
Studienarbeit_V10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014170  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000092c  08014330  08014330  00015330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014c5c  08014c5c  00016390  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08014c5c  08014c5c  00015c5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014c64  08014c64  00016390  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014c64  08014c64  00015c64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08014c68  08014c68  00015c68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000390  20000000  08014c6c  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002710  20000390  08014ffc  00016390  2**2
                  ALLOC
 10 .ram2         00002af8  10000000  10000000  00017000  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002aa0  20002aa0  00016aa0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00016390  2**0
                  CONTENTS, READONLY
 13 .debug_info   00037ee4  00000000  00000000  000163c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000063a5  00000000  00000000  0004e2a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000027c8  00000000  00000000  00054650  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ee7  00000000  00000000  00056e18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000339d6  00000000  00000000  00058cff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00030a8d  00000000  00000000  0008c6d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00134fc7  00000000  00000000  000bd162  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001f2129  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000acd4  00000000  00000000  001f216c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  001fce40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000390 	.word	0x20000390
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08014318 	.word	0x08014318

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000394 	.word	0x20000394
 80001fc:	08014318 	.word	0x08014318

08000200 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000200:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000202:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000206:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000290 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800020a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800020e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000212:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000214:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000216:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000218:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800021a:	d332      	bcc.n	8000282 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800021c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800021e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000220:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000222:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000224:	d314      	bcc.n	8000250 <_CheckCase2>

08000226 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000226:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000228:	19d0      	adds	r0, r2, r7
 800022a:	bf00      	nop

0800022c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800022c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000230:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000234:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000236:	d005      	beq.n	8000244 <_CSDone>
        LDRB     R3,[R1], #+1
 8000238:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000240:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000242:	d1f3      	bne.n	800022c <_LoopCopyStraight>

08000244 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000244:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000248:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800024a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800024e:	4770      	bx	lr

08000250 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000250:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000252:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000254:	d319      	bcc.n	800028a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000256:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000258:	1b12      	subs	r2, r2, r4

0800025a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800025e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000262:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000266:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000268:	d005      	beq.n	8000276 <_No2ChunkNeeded>

0800026a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800026e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000272:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyAfterWrapAround>

08000276 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000276:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800027a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800027c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800027e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000280:	4770      	bx	lr

08000282 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000282:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000284:	3801      	subs	r0, #1
        CMP      R0,R2
 8000286:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000288:	d2cd      	bcs.n	8000226 <_Case4>

0800028a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800028a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800028e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000290:	20001818 	.word	0x20001818

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	@ 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__aeabi_d2f>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a38:	bf24      	itt	cs
 8000a3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a42:	d90d      	bls.n	8000a60 <__aeabi_d2f+0x30>
 8000a44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a58:	bf08      	it	eq
 8000a5a:	f020 0001 	biceq.w	r0, r0, #1
 8000a5e:	4770      	bx	lr
 8000a60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a64:	d121      	bne.n	8000aaa <__aeabi_d2f+0x7a>
 8000a66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a6a:	bfbc      	itt	lt
 8000a6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	4770      	bxlt	lr
 8000a72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a7a:	f1c2 0218 	rsb	r2, r2, #24
 8000a7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000a82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a86:	fa20 f002 	lsr.w	r0, r0, r2
 8000a8a:	bf18      	it	ne
 8000a8c:	f040 0001 	orrne.w	r0, r0, #1
 8000a90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a9c:	ea40 000c 	orr.w	r0, r0, ip
 8000aa0:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa8:	e7cc      	b.n	8000a44 <__aeabi_d2f+0x14>
 8000aaa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aae:	d107      	bne.n	8000ac0 <__aeabi_d2f+0x90>
 8000ab0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab4:	bf1e      	ittt	ne
 8000ab6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000aba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000abe:	4770      	bxne	lr
 8000ac0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_uldivmod>:
 8000ad0:	b953      	cbnz	r3, 8000ae8 <__aeabi_uldivmod+0x18>
 8000ad2:	b94a      	cbnz	r2, 8000ae8 <__aeabi_uldivmod+0x18>
 8000ad4:	2900      	cmp	r1, #0
 8000ad6:	bf08      	it	eq
 8000ad8:	2800      	cmpeq	r0, #0
 8000ada:	bf1c      	itt	ne
 8000adc:	f04f 31ff 	movne.w	r1, #4294967295
 8000ae0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae4:	f000 b988 	b.w	8000df8 <__aeabi_idiv0>
 8000ae8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000af0:	f000 f806 	bl	8000b00 <__udivmoddi4>
 8000af4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000afc:	b004      	add	sp, #16
 8000afe:	4770      	bx	lr

08000b00 <__udivmoddi4>:
 8000b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b04:	9d08      	ldr	r5, [sp, #32]
 8000b06:	468e      	mov	lr, r1
 8000b08:	4604      	mov	r4, r0
 8000b0a:	4688      	mov	r8, r1
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d14a      	bne.n	8000ba6 <__udivmoddi4+0xa6>
 8000b10:	428a      	cmp	r2, r1
 8000b12:	4617      	mov	r7, r2
 8000b14:	d962      	bls.n	8000bdc <__udivmoddi4+0xdc>
 8000b16:	fab2 f682 	clz	r6, r2
 8000b1a:	b14e      	cbz	r6, 8000b30 <__udivmoddi4+0x30>
 8000b1c:	f1c6 0320 	rsb	r3, r6, #32
 8000b20:	fa01 f806 	lsl.w	r8, r1, r6
 8000b24:	fa20 f303 	lsr.w	r3, r0, r3
 8000b28:	40b7      	lsls	r7, r6
 8000b2a:	ea43 0808 	orr.w	r8, r3, r8
 8000b2e:	40b4      	lsls	r4, r6
 8000b30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b34:	fa1f fc87 	uxth.w	ip, r7
 8000b38:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b3c:	0c23      	lsrs	r3, r4, #16
 8000b3e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b42:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b46:	fb01 f20c 	mul.w	r2, r1, ip
 8000b4a:	429a      	cmp	r2, r3
 8000b4c:	d909      	bls.n	8000b62 <__udivmoddi4+0x62>
 8000b4e:	18fb      	adds	r3, r7, r3
 8000b50:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b54:	f080 80ea 	bcs.w	8000d2c <__udivmoddi4+0x22c>
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	f240 80e7 	bls.w	8000d2c <__udivmoddi4+0x22c>
 8000b5e:	3902      	subs	r1, #2
 8000b60:	443b      	add	r3, r7
 8000b62:	1a9a      	subs	r2, r3, r2
 8000b64:	b2a3      	uxth	r3, r4
 8000b66:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b6a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b72:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b76:	459c      	cmp	ip, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x8e>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b80:	f080 80d6 	bcs.w	8000d30 <__udivmoddi4+0x230>
 8000b84:	459c      	cmp	ip, r3
 8000b86:	f240 80d3 	bls.w	8000d30 <__udivmoddi4+0x230>
 8000b8a:	443b      	add	r3, r7
 8000b8c:	3802      	subs	r0, #2
 8000b8e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b92:	eba3 030c 	sub.w	r3, r3, ip
 8000b96:	2100      	movs	r1, #0
 8000b98:	b11d      	cbz	r5, 8000ba2 <__udivmoddi4+0xa2>
 8000b9a:	40f3      	lsrs	r3, r6
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e9c5 3200 	strd	r3, r2, [r5]
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d905      	bls.n	8000bb6 <__udivmoddi4+0xb6>
 8000baa:	b10d      	cbz	r5, 8000bb0 <__udivmoddi4+0xb0>
 8000bac:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4608      	mov	r0, r1
 8000bb4:	e7f5      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000bb6:	fab3 f183 	clz	r1, r3
 8000bba:	2900      	cmp	r1, #0
 8000bbc:	d146      	bne.n	8000c4c <__udivmoddi4+0x14c>
 8000bbe:	4573      	cmp	r3, lr
 8000bc0:	d302      	bcc.n	8000bc8 <__udivmoddi4+0xc8>
 8000bc2:	4282      	cmp	r2, r0
 8000bc4:	f200 8105 	bhi.w	8000dd2 <__udivmoddi4+0x2d2>
 8000bc8:	1a84      	subs	r4, r0, r2
 8000bca:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bce:	2001      	movs	r0, #1
 8000bd0:	4690      	mov	r8, r2
 8000bd2:	2d00      	cmp	r5, #0
 8000bd4:	d0e5      	beq.n	8000ba2 <__udivmoddi4+0xa2>
 8000bd6:	e9c5 4800 	strd	r4, r8, [r5]
 8000bda:	e7e2      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	f000 8090 	beq.w	8000d02 <__udivmoddi4+0x202>
 8000be2:	fab2 f682 	clz	r6, r2
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	f040 80a4 	bne.w	8000d34 <__udivmoddi4+0x234>
 8000bec:	1a8a      	subs	r2, r1, r2
 8000bee:	0c03      	lsrs	r3, r0, #16
 8000bf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf4:	b280      	uxth	r0, r0
 8000bf6:	b2bc      	uxth	r4, r7
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bfe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c06:	fb04 f20c 	mul.w	r2, r4, ip
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d907      	bls.n	8000c1e <__udivmoddi4+0x11e>
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c14:	d202      	bcs.n	8000c1c <__udivmoddi4+0x11c>
 8000c16:	429a      	cmp	r2, r3
 8000c18:	f200 80e0 	bhi.w	8000ddc <__udivmoddi4+0x2dc>
 8000c1c:	46c4      	mov	ip, r8
 8000c1e:	1a9b      	subs	r3, r3, r2
 8000c20:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c24:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c28:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c2c:	fb02 f404 	mul.w	r4, r2, r4
 8000c30:	429c      	cmp	r4, r3
 8000c32:	d907      	bls.n	8000c44 <__udivmoddi4+0x144>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x142>
 8000c3c:	429c      	cmp	r4, r3
 8000c3e:	f200 80ca 	bhi.w	8000dd6 <__udivmoddi4+0x2d6>
 8000c42:	4602      	mov	r2, r0
 8000c44:	1b1b      	subs	r3, r3, r4
 8000c46:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c4a:	e7a5      	b.n	8000b98 <__udivmoddi4+0x98>
 8000c4c:	f1c1 0620 	rsb	r6, r1, #32
 8000c50:	408b      	lsls	r3, r1
 8000c52:	fa22 f706 	lsr.w	r7, r2, r6
 8000c56:	431f      	orrs	r7, r3
 8000c58:	fa0e f401 	lsl.w	r4, lr, r1
 8000c5c:	fa20 f306 	lsr.w	r3, r0, r6
 8000c60:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c64:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c68:	4323      	orrs	r3, r4
 8000c6a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6e:	fa1f fc87 	uxth.w	ip, r7
 8000c72:	fbbe f0f9 	udiv	r0, lr, r9
 8000c76:	0c1c      	lsrs	r4, r3, #16
 8000c78:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c7c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c80:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c84:	45a6      	cmp	lr, r4
 8000c86:	fa02 f201 	lsl.w	r2, r2, r1
 8000c8a:	d909      	bls.n	8000ca0 <__udivmoddi4+0x1a0>
 8000c8c:	193c      	adds	r4, r7, r4
 8000c8e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c92:	f080 809c 	bcs.w	8000dce <__udivmoddi4+0x2ce>
 8000c96:	45a6      	cmp	lr, r4
 8000c98:	f240 8099 	bls.w	8000dce <__udivmoddi4+0x2ce>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	443c      	add	r4, r7
 8000ca0:	eba4 040e 	sub.w	r4, r4, lr
 8000ca4:	fa1f fe83 	uxth.w	lr, r3
 8000ca8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cac:	fb09 4413 	mls	r4, r9, r3, r4
 8000cb0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cb4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb8:	45a4      	cmp	ip, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1ce>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cc2:	f080 8082 	bcs.w	8000dca <__udivmoddi4+0x2ca>
 8000cc6:	45a4      	cmp	ip, r4
 8000cc8:	d97f      	bls.n	8000dca <__udivmoddi4+0x2ca>
 8000cca:	3b02      	subs	r3, #2
 8000ccc:	443c      	add	r4, r7
 8000cce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cd2:	eba4 040c 	sub.w	r4, r4, ip
 8000cd6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cda:	4564      	cmp	r4, ip
 8000cdc:	4673      	mov	r3, lr
 8000cde:	46e1      	mov	r9, ip
 8000ce0:	d362      	bcc.n	8000da8 <__udivmoddi4+0x2a8>
 8000ce2:	d05f      	beq.n	8000da4 <__udivmoddi4+0x2a4>
 8000ce4:	b15d      	cbz	r5, 8000cfe <__udivmoddi4+0x1fe>
 8000ce6:	ebb8 0203 	subs.w	r2, r8, r3
 8000cea:	eb64 0409 	sbc.w	r4, r4, r9
 8000cee:	fa04 f606 	lsl.w	r6, r4, r6
 8000cf2:	fa22 f301 	lsr.w	r3, r2, r1
 8000cf6:	431e      	orrs	r6, r3
 8000cf8:	40cc      	lsrs	r4, r1
 8000cfa:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfe:	2100      	movs	r1, #0
 8000d00:	e74f      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000d02:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d06:	0c01      	lsrs	r1, r0, #16
 8000d08:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d12:	463b      	mov	r3, r7
 8000d14:	4638      	mov	r0, r7
 8000d16:	463c      	mov	r4, r7
 8000d18:	46b8      	mov	r8, r7
 8000d1a:	46be      	mov	lr, r7
 8000d1c:	2620      	movs	r6, #32
 8000d1e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d22:	eba2 0208 	sub.w	r2, r2, r8
 8000d26:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d2a:	e766      	b.n	8000bfa <__udivmoddi4+0xfa>
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	e718      	b.n	8000b62 <__udivmoddi4+0x62>
 8000d30:	4610      	mov	r0, r2
 8000d32:	e72c      	b.n	8000b8e <__udivmoddi4+0x8e>
 8000d34:	f1c6 0220 	rsb	r2, r6, #32
 8000d38:	fa2e f302 	lsr.w	r3, lr, r2
 8000d3c:	40b7      	lsls	r7, r6
 8000d3e:	40b1      	lsls	r1, r6
 8000d40:	fa20 f202 	lsr.w	r2, r0, r2
 8000d44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d54:	0c11      	lsrs	r1, r2, #16
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb08 f904 	mul.w	r9, r8, r4
 8000d5e:	40b0      	lsls	r0, r6
 8000d60:	4589      	cmp	r9, r1
 8000d62:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d66:	b280      	uxth	r0, r0
 8000d68:	d93e      	bls.n	8000de8 <__udivmoddi4+0x2e8>
 8000d6a:	1879      	adds	r1, r7, r1
 8000d6c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d70:	d201      	bcs.n	8000d76 <__udivmoddi4+0x276>
 8000d72:	4589      	cmp	r9, r1
 8000d74:	d81f      	bhi.n	8000db6 <__udivmoddi4+0x2b6>
 8000d76:	eba1 0109 	sub.w	r1, r1, r9
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d86:	b292      	uxth	r2, r2
 8000d88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d8c:	4542      	cmp	r2, r8
 8000d8e:	d229      	bcs.n	8000de4 <__udivmoddi4+0x2e4>
 8000d90:	18ba      	adds	r2, r7, r2
 8000d92:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d96:	d2c4      	bcs.n	8000d22 <__udivmoddi4+0x222>
 8000d98:	4542      	cmp	r2, r8
 8000d9a:	d2c2      	bcs.n	8000d22 <__udivmoddi4+0x222>
 8000d9c:	f1a9 0102 	sub.w	r1, r9, #2
 8000da0:	443a      	add	r2, r7
 8000da2:	e7be      	b.n	8000d22 <__udivmoddi4+0x222>
 8000da4:	45f0      	cmp	r8, lr
 8000da6:	d29d      	bcs.n	8000ce4 <__udivmoddi4+0x1e4>
 8000da8:	ebbe 0302 	subs.w	r3, lr, r2
 8000dac:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000db0:	3801      	subs	r0, #1
 8000db2:	46e1      	mov	r9, ip
 8000db4:	e796      	b.n	8000ce4 <__udivmoddi4+0x1e4>
 8000db6:	eba7 0909 	sub.w	r9, r7, r9
 8000dba:	4449      	add	r1, r9
 8000dbc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dc0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc4:	fb09 f804 	mul.w	r8, r9, r4
 8000dc8:	e7db      	b.n	8000d82 <__udivmoddi4+0x282>
 8000dca:	4673      	mov	r3, lr
 8000dcc:	e77f      	b.n	8000cce <__udivmoddi4+0x1ce>
 8000dce:	4650      	mov	r0, sl
 8000dd0:	e766      	b.n	8000ca0 <__udivmoddi4+0x1a0>
 8000dd2:	4608      	mov	r0, r1
 8000dd4:	e6fd      	b.n	8000bd2 <__udivmoddi4+0xd2>
 8000dd6:	443b      	add	r3, r7
 8000dd8:	3a02      	subs	r2, #2
 8000dda:	e733      	b.n	8000c44 <__udivmoddi4+0x144>
 8000ddc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000de0:	443b      	add	r3, r7
 8000de2:	e71c      	b.n	8000c1e <__udivmoddi4+0x11e>
 8000de4:	4649      	mov	r1, r9
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x222>
 8000de8:	eba1 0109 	sub.w	r1, r1, r9
 8000dec:	46c4      	mov	ip, r8
 8000dee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df2:	fb09 f804 	mul.w	r8, r9, r4
 8000df6:	e7c4      	b.n	8000d82 <__udivmoddi4+0x282>

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0

}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0
return 0;
 8000e0e:	2300      	movs	r3, #0
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
	...

08000e1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e20:	f000 ffeb 	bl	8001dfa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e24:	f000 f8b2 	bl	8000f8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e28:	f000 f9d0 	bl	80011cc <MX_GPIO_Init>
  MX_DMA_Init();
 8000e2c:	f000 f98c 	bl	8001148 <MX_DMA_Init>
  MX_I2C2_Init();
 8000e30:	f000 f8fe 	bl	8001030 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000e34:	f000 f93c 	bl	80010b0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000e38:	f007 ff86 	bl	8008d48 <osKernelInitialize>
	  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of I2C2available */
  I2C2availableHandle = osSemaphoreNew(1, 1, &I2C2available_attributes);
 8000e3c:	4a33      	ldr	r2, [pc, #204]	@ (8000f0c <main+0xf0>)
 8000e3e:	2101      	movs	r1, #1
 8000e40:	2001      	movs	r0, #1
 8000e42:	f008 f989 	bl	8009158 <osSemaphoreNew>
 8000e46:	4603      	mov	r3, r0
 8000e48:	4a31      	ldr	r2, [pc, #196]	@ (8000f10 <main+0xf4>)
 8000e4a:	6013      	str	r3, [r2, #0]

  /* creation of UART1available */
  UART1availableHandle = osSemaphoreNew(1, 1, &UART1available_attributes);
 8000e4c:	4a31      	ldr	r2, [pc, #196]	@ (8000f14 <main+0xf8>)
 8000e4e:	2101      	movs	r1, #1
 8000e50:	2001      	movs	r0, #1
 8000e52:	f008 f981 	bl	8009158 <osSemaphoreNew>
 8000e56:	4603      	mov	r3, r0
 8000e58:	4a2f      	ldr	r2, [pc, #188]	@ (8000f18 <main+0xfc>)
 8000e5a:	6013      	str	r3, [r2, #0]
	  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000e5c:	4a2f      	ldr	r2, [pc, #188]	@ (8000f1c <main+0x100>)
 8000e5e:	2100      	movs	r1, #0
 8000e60:	482f      	ldr	r0, [pc, #188]	@ (8000f20 <main+0x104>)
 8000e62:	f007 ffd0 	bl	8008e06 <osThreadNew>
 8000e66:	4603      	mov	r3, r0
 8000e68:	4a2e      	ldr	r2, [pc, #184]	@ (8000f24 <main+0x108>)
 8000e6a:	6013      	str	r3, [r2, #0]

  /* creation of IMUTask */
  IMUTaskHandle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 8000e6c:	4a2e      	ldr	r2, [pc, #184]	@ (8000f28 <main+0x10c>)
 8000e6e:	2100      	movs	r1, #0
 8000e70:	482e      	ldr	r0, [pc, #184]	@ (8000f2c <main+0x110>)
 8000e72:	f007 ffc8 	bl	8008e06 <osThreadNew>
 8000e76:	4603      	mov	r3, r0
 8000e78:	4a2d      	ldr	r2, [pc, #180]	@ (8000f30 <main+0x114>)
 8000e7a:	6013      	str	r3, [r2, #0]

  /* creation of MagnetoTask */
  MagnetoTaskHandle = osThreadNew(Magneto_Task, NULL, &MagnetoTask_attributes);
 8000e7c:	4a2d      	ldr	r2, [pc, #180]	@ (8000f34 <main+0x118>)
 8000e7e:	2100      	movs	r1, #0
 8000e80:	482d      	ldr	r0, [pc, #180]	@ (8000f38 <main+0x11c>)
 8000e82:	f007 ffc0 	bl	8008e06 <osThreadNew>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4a2c      	ldr	r2, [pc, #176]	@ (8000f3c <main+0x120>)
 8000e8a:	6013      	str	r3, [r2, #0]

  /* creation of ToFTask */
  ToFTaskHandle = osThreadNew(ToF_Task, NULL, &ToFTask_attributes);
 8000e8c:	4a2c      	ldr	r2, [pc, #176]	@ (8000f40 <main+0x124>)
 8000e8e:	2100      	movs	r1, #0
 8000e90:	482c      	ldr	r0, [pc, #176]	@ (8000f44 <main+0x128>)
 8000e92:	f007 ffb8 	bl	8008e06 <osThreadNew>
 8000e96:	4603      	mov	r3, r0
 8000e98:	4a2b      	ldr	r2, [pc, #172]	@ (8000f48 <main+0x12c>)
 8000e9a:	6013      	str	r3, [r2, #0]

  /* creation of BaroTask */
  BaroTaskHandle = osThreadNew(Baro_Task, NULL, &BaroTask_attributes);
 8000e9c:	4a2b      	ldr	r2, [pc, #172]	@ (8000f4c <main+0x130>)
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	482b      	ldr	r0, [pc, #172]	@ (8000f50 <main+0x134>)
 8000ea2:	f007 ffb0 	bl	8008e06 <osThreadNew>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	4a2a      	ldr	r2, [pc, #168]	@ (8000f54 <main+0x138>)
 8000eaa:	6013      	str	r3, [r2, #0]

  /* creation of HumidityTask */
  HumidityTaskHandle = osThreadNew(Humidity_Task, NULL, &HumidityTask_attributes);
 8000eac:	4a2a      	ldr	r2, [pc, #168]	@ (8000f58 <main+0x13c>)
 8000eae:	2100      	movs	r1, #0
 8000eb0:	482a      	ldr	r0, [pc, #168]	@ (8000f5c <main+0x140>)
 8000eb2:	f007 ffa8 	bl	8008e06 <osThreadNew>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a29      	ldr	r2, [pc, #164]	@ (8000f60 <main+0x144>)
 8000eba:	6013      	str	r3, [r2, #0]

  /* creation of InitTask */
  InitTaskHandle = osThreadNew(Init_Task, NULL, &InitTask_attributes);
 8000ebc:	4a29      	ldr	r2, [pc, #164]	@ (8000f64 <main+0x148>)
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	4829      	ldr	r0, [pc, #164]	@ (8000f68 <main+0x14c>)
 8000ec2:	f007 ffa0 	bl	8008e06 <osThreadNew>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	4a28      	ldr	r2, [pc, #160]	@ (8000f6c <main+0x150>)
 8000eca:	6013      	str	r3, [r2, #0]

  /* creation of DataTransmitTas */
  DataTransmitTasHandle = osThreadNew(Data_Transmit_Task, NULL, &DataTransmitTas_attributes);
 8000ecc:	4a28      	ldr	r2, [pc, #160]	@ (8000f70 <main+0x154>)
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4828      	ldr	r0, [pc, #160]	@ (8000f74 <main+0x158>)
 8000ed2:	f007 ff98 	bl	8008e06 <osThreadNew>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a27      	ldr	r2, [pc, #156]	@ (8000f78 <main+0x15c>)
 8000eda:	6013      	str	r3, [r2, #0]

  /* creation of DataFilterTask */
  DataFilterTaskHandle = osThreadNew(Data_Filter_Task, NULL, &DataFilterTask_attributes);
 8000edc:	4a27      	ldr	r2, [pc, #156]	@ (8000f7c <main+0x160>)
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4827      	ldr	r0, [pc, #156]	@ (8000f80 <main+0x164>)
 8000ee2:	f007 ff90 	bl	8008e06 <osThreadNew>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	4a26      	ldr	r2, [pc, #152]	@ (8000f84 <main+0x168>)
 8000eea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* terminate the default Task because it just exists because of the STM23CubeIDE configuration set it mandatory - that is not needed because
   * a idle task is created by FreeRTOS anyway   */
  osThreadTerminate(defaultTaskHandle);
 8000eec:	4b0d      	ldr	r3, [pc, #52]	@ (8000f24 <main+0x108>)
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	f008 f81a 	bl	8008f2a <osThreadTerminate>
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  SEGGER_SYSVIEW_Conf();
 8000ef6:	f00d fb03 	bl	800e500 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 8000efa:	f00c fd85 	bl	800da08 <SEGGER_SYSVIEW_Start>
  SEGGER_SYSVIEW_PrintfHost("START");
 8000efe:	4822      	ldr	r0, [pc, #136]	@ (8000f88 <main+0x16c>)
 8000f00:	f00d fa80 	bl	800e404 <SEGGER_SYSVIEW_PrintfHost>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000f04:	f007 ff44 	bl	8008d90 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <main+0xec>
 8000f0c:	08014b5c 	.word	0x08014b5c
 8000f10:	2000063c 	.word	0x2000063c
 8000f14:	08014b6c 	.word	0x08014b6c
 8000f18:	20000640 	.word	0x20000640
 8000f1c:	08014a18 	.word	0x08014a18
 8000f20:	08001329 	.word	0x08001329
 8000f24:	20000618 	.word	0x20000618
 8000f28:	08014a3c 	.word	0x08014a3c
 8000f2c:	08001339 	.word	0x08001339
 8000f30:	2000061c 	.word	0x2000061c
 8000f34:	08014a60 	.word	0x08014a60
 8000f38:	08001399 	.word	0x08001399
 8000f3c:	20000620 	.word	0x20000620
 8000f40:	08014a84 	.word	0x08014a84
 8000f44:	080013ed 	.word	0x080013ed
 8000f48:	20000624 	.word	0x20000624
 8000f4c:	08014aa8 	.word	0x08014aa8
 8000f50:	0800142d 	.word	0x0800142d
 8000f54:	20000628 	.word	0x20000628
 8000f58:	08014acc 	.word	0x08014acc
 8000f5c:	0800146d 	.word	0x0800146d
 8000f60:	2000062c 	.word	0x2000062c
 8000f64:	08014af0 	.word	0x08014af0
 8000f68:	080014ad 	.word	0x080014ad
 8000f6c:	20000630 	.word	0x20000630
 8000f70:	08014b14 	.word	0x08014b14
 8000f74:	08001501 	.word	0x08001501
 8000f78:	20000634 	.word	0x20000634
 8000f7c:	08014b38 	.word	0x08014b38
 8000f80:	08001609 	.word	0x08001609
 8000f84:	20000638 	.word	0x20000638
 8000f88:	080143c0 	.word	0x080143c0

08000f8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b096      	sub	sp, #88	@ 0x58
 8000f90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f92:	f107 0314 	add.w	r3, r7, #20
 8000f96:	2244      	movs	r2, #68	@ 0x44
 8000f98:	2100      	movs	r1, #0
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f013 f8c4 	bl	8014128 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fa0:	463b      	mov	r3, r7
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	605a      	str	r2, [r3, #4]
 8000fa8:	609a      	str	r2, [r3, #8]
 8000faa:	60da      	str	r2, [r3, #12]
 8000fac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000fae:	2000      	movs	r0, #0
 8000fb0:	f003 ff7a 	bl	8004ea8 <HAL_PWREx_ControlVoltageScaling>
 8000fb4:	4603      	mov	r3, r0
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d001      	beq.n	8000fbe <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000fba:	f000 fb7f 	bl	80016bc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fbe:	2310      	movs	r3, #16
 8000fc0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000fca:	2360      	movs	r3, #96	@ 0x60
 8000fcc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fce:	2302      	movs	r3, #2
 8000fd0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000fda:	233c      	movs	r3, #60	@ 0x3c
 8000fdc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fde:	2302      	movs	r3, #2
 8000fe0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fe6:	2302      	movs	r3, #2
 8000fe8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fea:	f107 0314 	add.w	r3, r7, #20
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f003 fffe 	bl	8004ff0 <HAL_RCC_OscConfig>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d001      	beq.n	8000ffe <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ffa:	f000 fb5f 	bl	80016bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ffe:	230f      	movs	r3, #15
 8001000:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001002:	2303      	movs	r3, #3
 8001004:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001006:	2300      	movs	r3, #0
 8001008:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800100a:	2300      	movs	r3, #0
 800100c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800100e:	2300      	movs	r3, #0
 8001010:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001012:	463b      	mov	r3, r7
 8001014:	2105      	movs	r1, #5
 8001016:	4618      	mov	r0, r3
 8001018:	f004 fc04 	bl	8005824 <HAL_RCC_ClockConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001022:	f000 fb4b 	bl	80016bc <Error_Handler>
  }
}
 8001026:	bf00      	nop
 8001028:	3758      	adds	r7, #88	@ 0x58
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
	...

08001030 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001034:	4b1b      	ldr	r3, [pc, #108]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001036:	4a1c      	ldr	r2, [pc, #112]	@ (80010a8 <MX_I2C2_Init+0x78>)
 8001038:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10B21F61;
 800103a:	4b1a      	ldr	r3, [pc, #104]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800103c:	4a1b      	ldr	r2, [pc, #108]	@ (80010ac <MX_I2C2_Init+0x7c>)
 800103e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001040:	4b18      	ldr	r3, [pc, #96]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001042:	2200      	movs	r2, #0
 8001044:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001046:	4b17      	ldr	r3, [pc, #92]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001048:	2201      	movs	r2, #1
 800104a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800104c:	4b15      	ldr	r3, [pc, #84]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800104e:	2200      	movs	r2, #0
 8001050:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001052:	4b14      	ldr	r3, [pc, #80]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001058:	4b12      	ldr	r3, [pc, #72]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800105a:	2200      	movs	r2, #0
 800105c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800105e:	4b11      	ldr	r3, [pc, #68]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001064:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001066:	2200      	movs	r2, #0
 8001068:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800106a:	480e      	ldr	r0, [pc, #56]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800106c:	f001 fd2e 	bl	8002acc <HAL_I2C_Init>
 8001070:	4603      	mov	r3, r0
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001076:	f000 fb21 	bl	80016bc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800107a:	2100      	movs	r1, #0
 800107c:	4809      	ldr	r0, [pc, #36]	@ (80010a4 <MX_I2C2_Init+0x74>)
 800107e:	f003 fe5b 	bl	8004d38 <HAL_I2CEx_ConfigAnalogFilter>
 8001082:	4603      	mov	r3, r0
 8001084:	2b00      	cmp	r3, #0
 8001086:	d001      	beq.n	800108c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001088:	f000 fb18 	bl	80016bc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800108c:	2100      	movs	r1, #0
 800108e:	4805      	ldr	r0, [pc, #20]	@ (80010a4 <MX_I2C2_Init+0x74>)
 8001090:	f003 fe9d 	bl	8004dce <HAL_I2CEx_ConfigDigitalFilter>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800109a:	f000 fb0f 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800109e:	bf00      	nop
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	200003ac 	.word	0x200003ac
 80010a8:	40005800 	.word	0x40005800
 80010ac:	10b21f61 	.word	0x10b21f61

080010b0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010b4:	4b22      	ldr	r3, [pc, #136]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010b6:	4a23      	ldr	r2, [pc, #140]	@ (8001144 <MX_USART1_UART_Init+0x94>)
 80010b8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010ba:	4b21      	ldr	r3, [pc, #132]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010bc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010c0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010c2:	4b1f      	ldr	r3, [pc, #124]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010ce:	4b1c      	ldr	r3, [pc, #112]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010d6:	220c      	movs	r2, #12
 80010d8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010da:	4b19      	ldr	r3, [pc, #100]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010dc:	2200      	movs	r2, #0
 80010de:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010e0:	4b17      	ldr	r3, [pc, #92]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010e6:	4b16      	ldr	r3, [pc, #88]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010ec:	4b14      	ldr	r3, [pc, #80]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010f2:	4b13      	ldr	r3, [pc, #76]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010f8:	4811      	ldr	r0, [pc, #68]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 80010fa:	f006 f86d 	bl	80071d8 <HAL_UART_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001104:	f000 fada 	bl	80016bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001108:	2100      	movs	r1, #0
 800110a:	480d      	ldr	r0, [pc, #52]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 800110c:	f007 fb2f 	bl	800876e <HAL_UARTEx_SetTxFifoThreshold>
 8001110:	4603      	mov	r3, r0
 8001112:	2b00      	cmp	r3, #0
 8001114:	d001      	beq.n	800111a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001116:	f000 fad1 	bl	80016bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800111a:	2100      	movs	r1, #0
 800111c:	4808      	ldr	r0, [pc, #32]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 800111e:	f007 fb64 	bl	80087ea <HAL_UARTEx_SetRxFifoThreshold>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d001      	beq.n	800112c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001128:	f000 fac8 	bl	80016bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800112c:	4804      	ldr	r0, [pc, #16]	@ (8001140 <MX_USART1_UART_Init+0x90>)
 800112e:	f007 fae5 	bl	80086fc <HAL_UARTEx_DisableFifoMode>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001138:	f000 fac0 	bl	80016bc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800113c:	bf00      	nop
 800113e:	bd80      	pop	{r7, pc}
 8001140:	200004c0 	.word	0x200004c0
 8001144:	40013800 	.word	0x40013800

08001148 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800114e:	4b1e      	ldr	r3, [pc, #120]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001150:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001152:	4a1d      	ldr	r2, [pc, #116]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001154:	f043 0304 	orr.w	r3, r3, #4
 8001158:	6493      	str	r3, [r2, #72]	@ 0x48
 800115a:	4b1b      	ldr	r3, [pc, #108]	@ (80011c8 <MX_DMA_Init+0x80>)
 800115c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800115e:	f003 0304 	and.w	r3, r3, #4
 8001162:	607b      	str	r3, [r7, #4]
 8001164:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001166:	4b18      	ldr	r3, [pc, #96]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001168:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800116a:	4a17      	ldr	r2, [pc, #92]	@ (80011c8 <MX_DMA_Init+0x80>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	6493      	str	r3, [r2, #72]	@ 0x48
 8001172:	4b15      	ldr	r3, [pc, #84]	@ (80011c8 <MX_DMA_Init+0x80>)
 8001174:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	603b      	str	r3, [r7, #0]
 800117c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 7, 0);
 800117e:	2200      	movs	r2, #0
 8001180:	2107      	movs	r1, #7
 8001182:	200b      	movs	r0, #11
 8001184:	f000 ff6c 	bl	8002060 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001188:	200b      	movs	r0, #11
 800118a:	f000 ff85 	bl	8002098 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 8, 0);
 800118e:	2200      	movs	r2, #0
 8001190:	2108      	movs	r1, #8
 8001192:	200c      	movs	r0, #12
 8001194:	f000 ff64 	bl	8002060 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001198:	200c      	movs	r0, #12
 800119a:	f000 ff7d 	bl	8002098 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 11, 0);
 800119e:	2200      	movs	r2, #0
 80011a0:	210b      	movs	r1, #11
 80011a2:	200d      	movs	r0, #13
 80011a4:	f000 ff5c 	bl	8002060 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80011a8:	200d      	movs	r0, #13
 80011aa:	f000 ff75 	bl	8002098 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 11, 0);
 80011ae:	2200      	movs	r2, #0
 80011b0:	210b      	movs	r1, #11
 80011b2:	200e      	movs	r0, #14
 80011b4:	f000 ff54 	bl	8002060 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80011b8:	200e      	movs	r0, #14
 80011ba:	f000 ff6d 	bl	8002098 <HAL_NVIC_EnableIRQ>

}
 80011be:	bf00      	nop
 80011c0:	3708      	adds	r7, #8
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40021000 	.word	0x40021000

080011cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b08a      	sub	sp, #40	@ 0x28
 80011d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
 80011da:	605a      	str	r2, [r3, #4]
 80011dc:	609a      	str	r2, [r3, #8]
 80011de:	60da      	str	r2, [r3, #12]
 80011e0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e2:	4b4d      	ldr	r3, [pc, #308]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e6:	4a4c      	ldr	r2, [pc, #304]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011e8:	f043 0304 	orr.w	r3, r3, #4
 80011ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ee:	4b4a      	ldr	r3, [pc, #296]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f2:	f003 0304 	and.w	r3, r3, #4
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011fa:	4b47      	ldr	r3, [pc, #284]	@ (8001318 <MX_GPIO_Init+0x14c>)
 80011fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fe:	4a46      	ldr	r2, [pc, #280]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001200:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001204:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001206:	4b44      	ldr	r3, [pc, #272]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001208:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800120a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001212:	4b41      	ldr	r3, [pc, #260]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001214:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001216:	4a40      	ldr	r2, [pc, #256]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121e:	4b3e      	ldr	r3, [pc, #248]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001220:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	60bb      	str	r3, [r7, #8]
 8001228:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800122a:	4b3b      	ldr	r3, [pc, #236]	@ (8001318 <MX_GPIO_Init+0x14c>)
 800122c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122e:	4a3a      	ldr	r2, [pc, #232]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001230:	f043 0308 	orr.w	r3, r3, #8
 8001234:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001236:	4b38      	ldr	r3, [pc, #224]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001238:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800123a:	f003 0308 	and.w	r3, r3, #8
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001242:	4b35      	ldr	r3, [pc, #212]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001244:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001246:	4a34      	ldr	r2, [pc, #208]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001248:	f043 0301 	orr.w	r3, r3, #1
 800124c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800124e:	4b32      	ldr	r3, [pc, #200]	@ (8001318 <MX_GPIO_Init+0x14c>)
 8001250:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001252:	f003 0301 	and.w	r3, r3, #1
 8001256:	603b      	str	r3, [r7, #0]
 8001258:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800125a:	2200      	movs	r2, #0
 800125c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001260:	482e      	ldr	r0, [pc, #184]	@ (800131c <MX_GPIO_Init+0x150>)
 8001262:	f001 fc03 	bl	8002a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_RESET);
 8001266:	2200      	movs	r2, #0
 8001268:	2140      	movs	r1, #64	@ 0x40
 800126a:	482d      	ldr	r0, [pc, #180]	@ (8001320 <MX_GPIO_Init+0x154>)
 800126c:	f001 fbfe 	bl	8002a6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001270:	f44f 5304 	mov.w	r3, #8448	@ 0x2100
 8001274:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001276:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800127a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127c:	2300      	movs	r3, #0
 800127e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001280:	f107 0314 	add.w	r3, r7, #20
 8001284:	4619      	mov	r1, r3
 8001286:	4826      	ldr	r0, [pc, #152]	@ (8001320 <MX_GPIO_Init+0x154>)
 8001288:	f001 fa5e 	bl	8002748 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 800128c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001290:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001292:	2301      	movs	r3, #1
 8001294:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001296:	2300      	movs	r3, #0
 8001298:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800129a:	2300      	movs	r3, #0
 800129c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	481d      	ldr	r0, [pc, #116]	@ (800131c <MX_GPIO_Init+0x150>)
 80012a6:	f001 fa4f 	bl	8002748 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin HTS221_DRDY_EXTI15_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|HTS221_DRDY_EXTI15_Pin;
 80012aa:	f44f 430c 	mov.w	r3, #35840	@ 0x8c00
 80012ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80012b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	4619      	mov	r1, r3
 80012c0:	4818      	ldr	r0, [pc, #96]	@ (8001324 <MX_GPIO_Init+0x158>)
 80012c2:	f001 fa41 	bl	8002748 <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 80012c6:	2340      	movs	r3, #64	@ 0x40
 80012c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2300      	movs	r3, #0
 80012d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	4810      	ldr	r0, [pc, #64]	@ (8001320 <MX_GPIO_Init+0x154>)
 80012de:	f001 fa33 	bl	8002748 <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_GPIO1_EXTI7_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin;
 80012e2:	2380      	movs	r3, #128	@ 0x80
 80012e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012e6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VL53L0X_GPIO1_EXTI7_GPIO_Port, &GPIO_InitStruct);
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	4619      	mov	r1, r3
 80012f6:	480a      	ldr	r0, [pc, #40]	@ (8001320 <MX_GPIO_Init+0x154>)
 80012f8:	f001 fa26 	bl	8002748 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 10, 0);
 80012fc:	2200      	movs	r2, #0
 80012fe:	210a      	movs	r1, #10
 8001300:	2017      	movs	r0, #23
 8001302:	f000 fead 	bl	8002060 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	210a      	movs	r1, #10
 800130a:	2028      	movs	r0, #40	@ 0x28
 800130c:	f000 fea8 	bl	8002060 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8001310:	bf00      	nop
 8001312:	3728      	adds	r7, #40	@ 0x28
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40021000 	.word	0x40021000
 800131c:	48000400 	.word	0x48000400
 8001320:	48000800 	.word	0x48000800
 8001324:	48000c00 	.word	0x48000c00

08001328 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001330:	2001      	movs	r0, #1
 8001332:	f007 fef6 	bl	8009122 <osDelay>
 8001336:	e7fb      	b.n	8001330 <StartDefaultTask+0x8>

08001338 <IMU_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IMU_Task */
void IMU_Task(void *argument)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b084      	sub	sp, #16
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IMU_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001340:	2300      	movs	r3, #0
 8001342:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001344:	f04f 32ff 	mov.w	r2, #4294967295
 8001348:	2101      	movs	r1, #1
 800134a:	2001      	movs	r0, #1
 800134c:	f007 fe68 	bl	8009020 <osThreadFlagsWait>
	  osThreadFlagsSet(DataFilterTaskHandle, RAW_IMU_DATA_READY_FLAG | 0x1);
 8001350:	4b0f      	ldr	r3, [pc, #60]	@ (8001390 <IMU_Task+0x58>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f240 1101 	movw	r1, #257	@ 0x101
 8001358:	4618      	mov	r0, r3
 800135a:	f007 fe13 	bl	8008f84 <osThreadFlagsSet>


	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 800135e:	4b0d      	ldr	r3, [pc, #52]	@ (8001394 <IMU_Task+0x5c>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f04f 31ff 	mov.w	r1, #4294967295
 8001366:	4618      	mov	r0, r3
 8001368:	f007 ff80 	bl	800926c <osSemaphoreAcquire>

	  // Prfen, ob neue IMU-Daten vorliegen
	  HAL_status = LSM6DSL_data_ready();
 800136c:	f00d fb40 	bl	800e9f0 <LSM6DSL_data_ready>
 8001370:	4603      	mov	r3, r0
 8001372:	73fb      	strb	r3, [r7, #15]
	  osSemaphoreRelease(I2C2availableHandle);
 8001374:	4b07      	ldr	r3, [pc, #28]	@ (8001394 <IMU_Task+0x5c>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4618      	mov	r0, r3
 800137a:	f007 ffc9 	bl	8009310 <osSemaphoreRelease>

	  // Flagge: neue Sensorwerte vorhanden
	  osThreadFlagsSet(DataFilterTaskHandle, RAW_IMU_DATA_READY_FLAG);
 800137e:	4b04      	ldr	r3, [pc, #16]	@ (8001390 <IMU_Task+0x58>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001386:	4618      	mov	r0, r3
 8001388:	f007 fdfc 	bl	8008f84 <osThreadFlagsSet>
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 800138c:	bf00      	nop
 800138e:	e7d9      	b.n	8001344 <IMU_Task+0xc>
 8001390:	20000638 	.word	0x20000638
 8001394:	2000063c 	.word	0x2000063c

08001398 <Magneto_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Magneto_Task */
void Magneto_Task(void *argument)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b084      	sub	sp, #16
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Magneto_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 80013a0:	2300      	movs	r3, #0
 80013a2:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(MAG_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013a4:	f04f 32ff 	mov.w	r2, #4294967295
 80013a8:	2101      	movs	r1, #1
 80013aa:	2002      	movs	r0, #2
 80013ac:	f007 fe38 	bl	8009020 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 80013b0:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <Magneto_Task+0x4c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f04f 31ff 	mov.w	r1, #4294967295
 80013b8:	4618      	mov	r0, r3
 80013ba:	f007 ff57 	bl	800926c <osSemaphoreAcquire>

	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = LIS3MDL_data_ready();
 80013be:	f00d ff67 	bl	800f290 <LIS3MDL_data_ready>
 80013c2:	4603      	mov	r3, r0
 80013c4:	73fb      	strb	r3, [r7, #15]
	  osSemaphoreRelease(I2C2availableHandle);
 80013c6:	4b07      	ldr	r3, [pc, #28]	@ (80013e4 <Magneto_Task+0x4c>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f007 ffa0 	bl	8009310 <osSemaphoreRelease>

	  // Flagge: neue Sensorwerte vorhanden
	  osThreadFlagsSet(DataFilterTaskHandle, RAW_MAG_DATA_READY_FLAG);
 80013d0:	4b05      	ldr	r3, [pc, #20]	@ (80013e8 <Magneto_Task+0x50>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013d8:	4618      	mov	r0, r3
 80013da:	f007 fdd3 	bl	8008f84 <osThreadFlagsSet>
	  osThreadFlagsWait(MAG_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013de:	bf00      	nop
 80013e0:	e7e0      	b.n	80013a4 <Magneto_Task+0xc>
 80013e2:	bf00      	nop
 80013e4:	2000063c 	.word	0x2000063c
 80013e8:	20000638 	.word	0x20000638

080013ec <ToF_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ToF_Task */
void ToF_Task(void *argument)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ToF_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 80013f4:	2300      	movs	r3, #0
 80013f6:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(TOF_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013f8:	f04f 32ff 	mov.w	r2, #4294967295
 80013fc:	2101      	movs	r1, #1
 80013fe:	2010      	movs	r0, #16
 8001400:	f007 fe0e 	bl	8009020 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001404:	4b08      	ldr	r3, [pc, #32]	@ (8001428 <ToF_Task+0x3c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f04f 31ff 	mov.w	r1, #4294967295
 800140c:	4618      	mov	r0, r3
 800140e:	f007 ff2d 	bl	800926c <osSemaphoreAcquire>

	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = VL53L0X_data_ready();
 8001412:	f012 fe4d 	bl	80140b0 <VL53L0X_data_ready>
 8001416:	4603      	mov	r3, r0
 8001418:	73fb      	strb	r3, [r7, #15]
	  osSemaphoreRelease(I2C2availableHandle);
 800141a:	4b03      	ldr	r3, [pc, #12]	@ (8001428 <ToF_Task+0x3c>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4618      	mov	r0, r3
 8001420:	f007 ff76 	bl	8009310 <osSemaphoreRelease>
	  osThreadFlagsWait(TOF_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001424:	bf00      	nop
 8001426:	e7e7      	b.n	80013f8 <ToF_Task+0xc>
 8001428:	2000063c 	.word	0x2000063c

0800142c <Baro_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Baro_Task */
void Baro_Task(void *argument)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Baro_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001434:	2300      	movs	r3, #0
 8001436:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(BARO_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001438:	f04f 32ff 	mov.w	r2, #4294967295
 800143c:	2101      	movs	r1, #1
 800143e:	2004      	movs	r0, #4
 8001440:	f007 fdee 	bl	8009020 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001444:	4b08      	ldr	r3, [pc, #32]	@ (8001468 <Baro_Task+0x3c>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f04f 31ff 	mov.w	r1, #4294967295
 800144c:	4618      	mov	r0, r3
 800144e:	f007 ff0d 	bl	800926c <osSemaphoreAcquire>

	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = LPS22HB_data_ready();
 8001452:	f00d fc37 	bl	800ecc4 <LPS22HB_data_ready>
 8001456:	4603      	mov	r3, r0
 8001458:	73fb      	strb	r3, [r7, #15]
	  osSemaphoreRelease(I2C2availableHandle);
 800145a:	4b03      	ldr	r3, [pc, #12]	@ (8001468 <Baro_Task+0x3c>)
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4618      	mov	r0, r3
 8001460:	f007 ff56 	bl	8009310 <osSemaphoreRelease>
	  osThreadFlagsWait(BARO_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001464:	bf00      	nop
 8001466:	e7e7      	b.n	8001438 <Baro_Task+0xc>
 8001468:	2000063c 	.word	0x2000063c

0800146c <Humidity_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Humidity_Task */
void Humidity_Task(void *argument)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Humidity_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001474:	2300      	movs	r3, #0
 8001476:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  // Auf Aktivierungsflag warten
	  osThreadFlagsWait(HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001478:	f04f 32ff 	mov.w	r2, #4294967295
 800147c:	2101      	movs	r1, #1
 800147e:	2008      	movs	r0, #8
 8001480:	f007 fdce 	bl	8009020 <osThreadFlagsWait>

	  // I2C-Bus sichern
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001484:	4b08      	ldr	r3, [pc, #32]	@ (80014a8 <Humidity_Task+0x3c>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f04f 31ff 	mov.w	r1, #4294967295
 800148c:	4618      	mov	r0, r3
 800148e:	f007 feed 	bl	800926c <osSemaphoreAcquire>
	  // Prfen, ob neue Magnetometer-Daten vorliegen
	  HAL_status = HTS221_data_ready();
 8001492:	f00d fe35 	bl	800f100 <HTS221_data_ready>
 8001496:	4603      	mov	r3, r0
 8001498:	73fb      	strb	r3, [r7, #15]
	  osSemaphoreRelease(I2C2availableHandle);
 800149a:	4b03      	ldr	r3, [pc, #12]	@ (80014a8 <Humidity_Task+0x3c>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4618      	mov	r0, r3
 80014a0:	f007 ff36 	bl	8009310 <osSemaphoreRelease>
	  osThreadFlagsWait(HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80014a4:	bf00      	nop
 80014a6:	e7e7      	b.n	8001478 <Humidity_Task+0xc>
 80014a8:	2000063c 	.word	0x2000063c

080014ac <Init_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Init_Task */
void Init_Task(void *argument)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Init_Task */
  vl53l0x_initialize(); /* ToF */
 80014b4:	f012 fd12 	bl	8013edc <vl53l0x_initialize>
  HTS221_initialize();  /* Humidity */
 80014b8:	f00d fc94 	bl	800ede4 <HTS221_initialize>
  LPS22HB_initialize(); /* Barometer */
 80014bc:	f00d fb88 	bl	800ebd0 <LPS22HB_initialize>
  LSM6DSL_initialize(); /* IMU */
 80014c0:	f00d fa1c 	bl	800e8fc <LSM6DSL_initialize>
  LIS3MDL_initialize(); /* Magnetometer */
 80014c4:	f00d fe54 	bl	800f170 <LIS3MDL_initialize>

  /* initialisation mainly done -> clear interrupts in case they already are active and enable them */
  HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 80014c8:	2028      	movs	r0, #40	@ 0x28
 80014ca:	f000 fdf3 	bl	80020b4 <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 80014ce:	2017      	movs	r0, #23
 80014d0:	f000 fdf0 	bl	80020b4 <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80014d4:	2017      	movs	r0, #23
 80014d6:	f000 fddf 	bl	8002098 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80014da:	2028      	movs	r0, #40	@ 0x28
 80014dc:	f000 fddc 	bl	8002098 <HAL_NVIC_EnableIRQ>

  /* Initialise Filter */
  LSM6DSL_Filter_Init();
 80014e0:	f007 faf6 	bl	8008ad0 <LSM6DSL_Filter_Init>
  LIS3MDL_Filter_Init();
 80014e4:	f007 fb88 	bl	8008bf8 <LIS3MDL_Filter_Init>

  /* initialisation finally done --> terminate this task */
  osThreadTerminate(InitTaskHandle);
 80014e8:	4b04      	ldr	r3, [pc, #16]	@ (80014fc <Init_Task+0x50>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	4618      	mov	r0, r3
 80014ee:	f007 fd1c 	bl	8008f2a <osThreadTerminate>

  /* USER CODE END Init_Task */
}
 80014f2:	bf00      	nop
 80014f4:	3708      	adds	r7, #8
 80014f6:	46bd      	mov	sp, r7
 80014f8:	bd80      	pop	{r7, pc}
 80014fa:	bf00      	nop
 80014fc:	20000630 	.word	0x20000630

08001500 <Data_Transmit_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Data_Transmit_Task */
void Data_Transmit_Task(void *argument)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Data_Transmit_Task */
  /* Infinite loop */
  for(;;)
      {
		osThreadFlagsWait(FILTERED_DATA_READY_FLAG, osFlagsWaitAny, osWaitForever);
 8001508:	f04f 32ff 	mov.w	r2, #4294967295
 800150c:	2100      	movs	r1, #0
 800150e:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 8001512:	f007 fd85 	bl	8009020 <osThreadFlagsWait>
		SEGGER_SYSVIEW_PrintfHost("DataTransmit");
 8001516:	4833      	ldr	r0, [pc, #204]	@ (80015e4 <Data_Transmit_Task+0xe4>)
 8001518:	f00c ff74 	bl	800e404 <SEGGER_SYSVIEW_PrintfHost>
		osSemaphoreAcquire(UART1availableHandle, osWaitForever);
 800151c:	4b32      	ldr	r3, [pc, #200]	@ (80015e8 <Data_Transmit_Task+0xe8>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f04f 31ff 	mov.w	r1, #4294967295
 8001524:	4618      	mov	r0, r3
 8001526:	f007 fea1 	bl	800926c <osSemaphoreAcquire>

		transmit_data.delimiter = 0xDEADC0DE;
 800152a:	4b30      	ldr	r3, [pc, #192]	@ (80015ec <Data_Transmit_Task+0xec>)
 800152c:	4a30      	ldr	r2, [pc, #192]	@ (80015f0 <Data_Transmit_Task+0xf0>)
 800152e:	601a      	str	r2, [r3, #0]

		// Rohdaten kopieren
		transmit_data.acc_x = lsm6dsl_values.acc_x;
 8001530:	4b30      	ldr	r3, [pc, #192]	@ (80015f4 <Data_Transmit_Task+0xf4>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a2d      	ldr	r2, [pc, #180]	@ (80015ec <Data_Transmit_Task+0xec>)
 8001536:	6053      	str	r3, [r2, #4]
		transmit_data.acc_y = lsm6dsl_values.acc_y;
 8001538:	4b2e      	ldr	r3, [pc, #184]	@ (80015f4 <Data_Transmit_Task+0xf4>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	4a2b      	ldr	r2, [pc, #172]	@ (80015ec <Data_Transmit_Task+0xec>)
 800153e:	6093      	str	r3, [r2, #8]
		transmit_data.acc_z = lsm6dsl_values.acc_z;
 8001540:	4b2c      	ldr	r3, [pc, #176]	@ (80015f4 <Data_Transmit_Task+0xf4>)
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	4a29      	ldr	r2, [pc, #164]	@ (80015ec <Data_Transmit_Task+0xec>)
 8001546:	60d3      	str	r3, [r2, #12]
		transmit_data.gyro_x = lsm6dsl_values.gyro_x;
 8001548:	4b2a      	ldr	r3, [pc, #168]	@ (80015f4 <Data_Transmit_Task+0xf4>)
 800154a:	68db      	ldr	r3, [r3, #12]
 800154c:	4a27      	ldr	r2, [pc, #156]	@ (80015ec <Data_Transmit_Task+0xec>)
 800154e:	6113      	str	r3, [r2, #16]
		transmit_data.gyro_y = lsm6dsl_values.gyro_y;
 8001550:	4b28      	ldr	r3, [pc, #160]	@ (80015f4 <Data_Transmit_Task+0xf4>)
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	4a25      	ldr	r2, [pc, #148]	@ (80015ec <Data_Transmit_Task+0xec>)
 8001556:	6153      	str	r3, [r2, #20]
		transmit_data.gyro_z = lsm6dsl_values.gyro_z;
 8001558:	4b26      	ldr	r3, [pc, #152]	@ (80015f4 <Data_Transmit_Task+0xf4>)
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	4a23      	ldr	r2, [pc, #140]	@ (80015ec <Data_Transmit_Task+0xec>)
 800155e:	6193      	str	r3, [r2, #24]

		transmit_data.mag_x = lis3mdl_values.x;
 8001560:	4b25      	ldr	r3, [pc, #148]	@ (80015f8 <Data_Transmit_Task+0xf8>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a21      	ldr	r2, [pc, #132]	@ (80015ec <Data_Transmit_Task+0xec>)
 8001566:	6353      	str	r3, [r2, #52]	@ 0x34
		transmit_data.mag_y = lis3mdl_values.y;
 8001568:	4b23      	ldr	r3, [pc, #140]	@ (80015f8 <Data_Transmit_Task+0xf8>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	4a1f      	ldr	r2, [pc, #124]	@ (80015ec <Data_Transmit_Task+0xec>)
 800156e:	6393      	str	r3, [r2, #56]	@ 0x38
		transmit_data.mag_z = lis3mdl_values.z;
 8001570:	4b21      	ldr	r3, [pc, #132]	@ (80015f8 <Data_Transmit_Task+0xf8>)
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	4a1d      	ldr	r2, [pc, #116]	@ (80015ec <Data_Transmit_Task+0xec>)
 8001576:	63d3      	str	r3, [r2, #60]	@ 0x3c

		// Gefilterte Werte kopieren
		transmit_data.acc_x_filtered = lsm6dsl_filtered_values.acc_x;
 8001578:	4b20      	ldr	r3, [pc, #128]	@ (80015fc <Data_Transmit_Task+0xfc>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a1b      	ldr	r2, [pc, #108]	@ (80015ec <Data_Transmit_Task+0xec>)
 800157e:	61d3      	str	r3, [r2, #28]
		transmit_data.acc_y_filtered = lsm6dsl_filtered_values.acc_y;
 8001580:	4b1e      	ldr	r3, [pc, #120]	@ (80015fc <Data_Transmit_Task+0xfc>)
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	4a19      	ldr	r2, [pc, #100]	@ (80015ec <Data_Transmit_Task+0xec>)
 8001586:	6213      	str	r3, [r2, #32]
		transmit_data.acc_z_filtered = lsm6dsl_filtered_values.acc_z;
 8001588:	4b1c      	ldr	r3, [pc, #112]	@ (80015fc <Data_Transmit_Task+0xfc>)
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	4a17      	ldr	r2, [pc, #92]	@ (80015ec <Data_Transmit_Task+0xec>)
 800158e:	6253      	str	r3, [r2, #36]	@ 0x24
		transmit_data.gyro_x_filtered = lsm6dsl_filtered_values.gyro_x;
 8001590:	4b1a      	ldr	r3, [pc, #104]	@ (80015fc <Data_Transmit_Task+0xfc>)
 8001592:	68db      	ldr	r3, [r3, #12]
 8001594:	4a15      	ldr	r2, [pc, #84]	@ (80015ec <Data_Transmit_Task+0xec>)
 8001596:	6293      	str	r3, [r2, #40]	@ 0x28
		transmit_data.gyro_y_filtered = lsm6dsl_filtered_values.gyro_y;
 8001598:	4b18      	ldr	r3, [pc, #96]	@ (80015fc <Data_Transmit_Task+0xfc>)
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	4a13      	ldr	r2, [pc, #76]	@ (80015ec <Data_Transmit_Task+0xec>)
 800159e:	62d3      	str	r3, [r2, #44]	@ 0x2c
		transmit_data.gyro_z_filtered = lsm6dsl_filtered_values.gyro_z;
 80015a0:	4b16      	ldr	r3, [pc, #88]	@ (80015fc <Data_Transmit_Task+0xfc>)
 80015a2:	695b      	ldr	r3, [r3, #20]
 80015a4:	4a11      	ldr	r2, [pc, #68]	@ (80015ec <Data_Transmit_Task+0xec>)
 80015a6:	6313      	str	r3, [r2, #48]	@ 0x30

		transmit_data.mag_x_filtered = lis3mdl_filtered_values.x;
 80015a8:	4b15      	ldr	r3, [pc, #84]	@ (8001600 <Data_Transmit_Task+0x100>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4a0f      	ldr	r2, [pc, #60]	@ (80015ec <Data_Transmit_Task+0xec>)
 80015ae:	6413      	str	r3, [r2, #64]	@ 0x40
		transmit_data.mag_y_filtered = lis3mdl_filtered_values.y;
 80015b0:	4b13      	ldr	r3, [pc, #76]	@ (8001600 <Data_Transmit_Task+0x100>)
 80015b2:	685b      	ldr	r3, [r3, #4]
 80015b4:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <Data_Transmit_Task+0xec>)
 80015b6:	6453      	str	r3, [r2, #68]	@ 0x44
		transmit_data.mag_z_filtered = lis3mdl_filtered_values.z;
 80015b8:	4b11      	ldr	r3, [pc, #68]	@ (8001600 <Data_Transmit_Task+0x100>)
 80015ba:	689b      	ldr	r3, [r3, #8]
 80015bc:	4a0b      	ldr	r2, [pc, #44]	@ (80015ec <Data_Transmit_Task+0xec>)
 80015be:	6493      	str	r3, [r2, #72]	@ 0x48

		HAL_UART_Transmit_DMA(&huart1, (const uint8_t *)&transmit_data, sizeof(transmit_data));
 80015c0:	224c      	movs	r2, #76	@ 0x4c
 80015c2:	490a      	ldr	r1, [pc, #40]	@ (80015ec <Data_Transmit_Task+0xec>)
 80015c4:	480f      	ldr	r0, [pc, #60]	@ (8001604 <Data_Transmit_Task+0x104>)
 80015c6:	f005 fe57 	bl	8007278 <HAL_UART_Transmit_DMA>
		__HAL_DMA_DISABLE_IT(huart1.hdmatx, DMA_IT_HT );
 80015ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001604 <Data_Transmit_Task+0x104>)
 80015cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	681a      	ldr	r2, [r3, #0]
 80015d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <Data_Transmit_Task+0x104>)
 80015d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80015d6:	681b      	ldr	r3, [r3, #0]
 80015d8:	f022 0204 	bic.w	r2, r2, #4
 80015dc:	601a      	str	r2, [r3, #0]
		osThreadFlagsWait(FILTERED_DATA_READY_FLAG, osFlagsWaitAny, osWaitForever);
 80015de:	bf00      	nop
 80015e0:	e792      	b.n	8001508 <Data_Transmit_Task+0x8>
 80015e2:	bf00      	nop
 80015e4:	080143c8 	.word	0x080143c8
 80015e8:	20000640 	.word	0x20000640
 80015ec:	20000000 	.word	0x20000000
 80015f0:	4f5eadc1 	.word	0x4f5eadc1
 80015f4:	20002720 	.word	0x20002720
 80015f8:	2000276c 	.word	0x2000276c
 80015fc:	20000704 	.word	0x20000704
 8001600:	2000071c 	.word	0x2000071c
 8001604:	200004c0 	.word	0x200004c0

08001608 <Data_Filter_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Data_Filter_Task */
void Data_Filter_Task(void *argument)
{
 8001608:	b590      	push	{r4, r7, lr}
 800160a:	b089      	sub	sp, #36	@ 0x24
 800160c:	af04      	add	r7, sp, #16
 800160e:	6078      	str	r0, [r7, #4]
  for (;;)
  {
	#ifdef DEBUG
	debug_count_main++;
 8001610:	4b1d      	ldr	r3, [pc, #116]	@ (8001688 <Data_Filter_Task+0x80>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	3301      	adds	r3, #1
 8001616:	4a1c      	ldr	r2, [pc, #112]	@ (8001688 <Data_Filter_Task+0x80>)
 8001618:	6013      	str	r3, [r2, #0]
	#endif
    uint32_t flags = osThreadFlagsWait(RAW_IMU_DATA_READY_FLAG | RAW_MAG_DATA_READY_FLAG, osFlagsWaitAny, osWaitForever);
 800161a:	f04f 32ff 	mov.w	r2, #4294967295
 800161e:	2100      	movs	r1, #0
 8001620:	f44f 7040 	mov.w	r0, #768	@ 0x300
 8001624:	f007 fcfc 	bl	8009020 <osThreadFlagsWait>
 8001628:	60f8      	str	r0, [r7, #12]

    if (flags & RAW_IMU_DATA_READY_FLAG)
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001630:	2b00      	cmp	r3, #0
 8001632:	d009      	beq.n	8001648 <Data_Filter_Task+0x40>
    {
      // Filter nur aufrufen, globale Variable wird direkt aktualisiert
      LSM6DSL_Filter_Update(lsm6dsl_values);
 8001634:	4b15      	ldr	r3, [pc, #84]	@ (800168c <Data_Filter_Task+0x84>)
 8001636:	466c      	mov	r4, sp
 8001638:	f103 0210 	add.w	r2, r3, #16
 800163c:	ca07      	ldmia	r2, {r0, r1, r2}
 800163e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001642:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001644:	f007 fa6e 	bl	8008b24 <LSM6DSL_Filter_Update>
    }

    if (flags & RAW_MAG_DATA_READY_FLAG)
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800164e:	2b00      	cmp	r3, #0
 8001650:	d012      	beq.n	8001678 <Data_Filter_Task+0x70>
    {
      // Filter nur aufrufen, globale Variable wird direkt aktualisiert
      LIS3MDL_Filter_Update(lis3mdl_values);
 8001652:	4b0f      	ldr	r3, [pc, #60]	@ (8001690 <Data_Filter_Task+0x88>)
 8001654:	ed93 6a00 	vldr	s12, [r3]
 8001658:	edd3 6a01 	vldr	s13, [r3, #4]
 800165c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001660:	edd3 7a03 	vldr	s15, [r3, #12]
 8001664:	eeb0 0a46 	vmov.f32	s0, s12
 8001668:	eef0 0a66 	vmov.f32	s1, s13
 800166c:	eeb0 1a47 	vmov.f32	s2, s14
 8001670:	eef0 1a67 	vmov.f32	s3, s15
 8001674:	f007 fada 	bl	8008c2c <LIS3MDL_Filter_Update>
    }

    osThreadFlagsSet(DataTransmitTasHandle, FILTERED_DATA_READY_FLAG);
 8001678:	4b06      	ldr	r3, [pc, #24]	@ (8001694 <Data_Filter_Task+0x8c>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 8001680:	4618      	mov	r0, r3
 8001682:	f007 fc7f 	bl	8008f84 <osThreadFlagsSet>
  {
 8001686:	e7c3      	b.n	8001610 <Data_Filter_Task+0x8>
 8001688:	20000614 	.word	0x20000614
 800168c:	20002720 	.word	0x20002720
 8001690:	2000276c 	.word	0x2000276c
 8001694:	20000634 	.word	0x20000634

08001698 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a04      	ldr	r2, [pc, #16]	@ (80016b8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d101      	bne.n	80016ae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80016aa:	f000 fbbf 	bl	8001e2c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80016ae:	bf00      	nop
 80016b0:	3708      	adds	r7, #8
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40014800 	.word	0x40014800

080016bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c0:	b672      	cpsid	i
}
 80016c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state
   */
  __disable_irq();
  while (1) {
 80016c4:	bf00      	nop
 80016c6:	e7fd      	b.n	80016c4 <Error_Handler+0x8>

080016c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ce:	4b11      	ldr	r3, [pc, #68]	@ (8001714 <HAL_MspInit+0x4c>)
 80016d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016d2:	4a10      	ldr	r2, [pc, #64]	@ (8001714 <HAL_MspInit+0x4c>)
 80016d4:	f043 0301 	orr.w	r3, r3, #1
 80016d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80016da:	4b0e      	ldr	r3, [pc, #56]	@ (8001714 <HAL_MspInit+0x4c>)
 80016dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016de:	f003 0301 	and.w	r3, r3, #1
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001714 <HAL_MspInit+0x4c>)
 80016e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001714 <HAL_MspInit+0x4c>)
 80016ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80016f2:	4b08      	ldr	r3, [pc, #32]	@ (8001714 <HAL_MspInit+0x4c>)
 80016f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016fa:	603b      	str	r3, [r7, #0]
 80016fc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016fe:	2200      	movs	r2, #0
 8001700:	210f      	movs	r1, #15
 8001702:	f06f 0001 	mvn.w	r0, #1
 8001706:	f000 fcab 	bl	8002060 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	40021000 	.word	0x40021000

08001718 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b0ae      	sub	sp, #184	@ 0xb8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001730:	f107 0310 	add.w	r3, r7, #16
 8001734:	2294      	movs	r2, #148	@ 0x94
 8001736:	2100      	movs	r1, #0
 8001738:	4618      	mov	r0, r3
 800173a:	f012 fcf5 	bl	8014128 <memset>
  if(hi2c->Instance==I2C2)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4a4f      	ldr	r2, [pc, #316]	@ (8001880 <HAL_I2C_MspInit+0x168>)
 8001744:	4293      	cmp	r3, r2
 8001746:	f040 8096 	bne.w	8001876 <HAL_I2C_MspInit+0x15e>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 800174a:	2380      	movs	r3, #128	@ 0x80
 800174c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800174e:	2300      	movs	r3, #0
 8001750:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001752:	f107 0310 	add.w	r3, r7, #16
 8001756:	4618      	mov	r0, r3
 8001758:	f004 fb54 	bl	8005e04 <HAL_RCCEx_PeriphCLKConfig>
 800175c:	4603      	mov	r3, r0
 800175e:	2b00      	cmp	r3, #0
 8001760:	d001      	beq.n	8001766 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001762:	f7ff ffab 	bl	80016bc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001766:	4b47      	ldr	r3, [pc, #284]	@ (8001884 <HAL_I2C_MspInit+0x16c>)
 8001768:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176a:	4a46      	ldr	r2, [pc, #280]	@ (8001884 <HAL_I2C_MspInit+0x16c>)
 800176c:	f043 0302 	orr.w	r3, r3, #2
 8001770:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001772:	4b44      	ldr	r3, [pc, #272]	@ (8001884 <HAL_I2C_MspInit+0x16c>)
 8001774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001776:	f003 0302 	and.w	r3, r3, #2
 800177a:	60fb      	str	r3, [r7, #12]
 800177c:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 800177e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001782:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001786:	2312      	movs	r3, #18
 8001788:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800178c:	2301      	movs	r3, #1
 800178e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001792:	2303      	movs	r3, #3
 8001794:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001798:	2304      	movs	r3, #4
 800179a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017a2:	4619      	mov	r1, r3
 80017a4:	4838      	ldr	r0, [pc, #224]	@ (8001888 <HAL_I2C_MspInit+0x170>)
 80017a6:	f000 ffcf 	bl	8002748 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80017aa:	4b36      	ldr	r3, [pc, #216]	@ (8001884 <HAL_I2C_MspInit+0x16c>)
 80017ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ae:	4a35      	ldr	r2, [pc, #212]	@ (8001884 <HAL_I2C_MspInit+0x16c>)
 80017b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80017b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80017b6:	4b33      	ldr	r3, [pc, #204]	@ (8001884 <HAL_I2C_MspInit+0x16c>)
 80017b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017be:	60bb      	str	r3, [r7, #8]
 80017c0:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel1;
 80017c2:	4b32      	ldr	r3, [pc, #200]	@ (800188c <HAL_I2C_MspInit+0x174>)
 80017c4:	4a32      	ldr	r2, [pc, #200]	@ (8001890 <HAL_I2C_MspInit+0x178>)
 80017c6:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 80017c8:	4b30      	ldr	r3, [pc, #192]	@ (800188c <HAL_I2C_MspInit+0x174>)
 80017ca:	2212      	movs	r2, #18
 80017cc:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ce:	4b2f      	ldr	r3, [pc, #188]	@ (800188c <HAL_I2C_MspInit+0x174>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017d4:	4b2d      	ldr	r3, [pc, #180]	@ (800188c <HAL_I2C_MspInit+0x174>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017da:	4b2c      	ldr	r3, [pc, #176]	@ (800188c <HAL_I2C_MspInit+0x174>)
 80017dc:	2280      	movs	r2, #128	@ 0x80
 80017de:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017e0:	4b2a      	ldr	r3, [pc, #168]	@ (800188c <HAL_I2C_MspInit+0x174>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017e6:	4b29      	ldr	r3, [pc, #164]	@ (800188c <HAL_I2C_MspInit+0x174>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 80017ec:	4b27      	ldr	r3, [pc, #156]	@ (800188c <HAL_I2C_MspInit+0x174>)
 80017ee:	2200      	movs	r2, #0
 80017f0:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017f2:	4b26      	ldr	r3, [pc, #152]	@ (800188c <HAL_I2C_MspInit+0x174>)
 80017f4:	2200      	movs	r2, #0
 80017f6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 80017f8:	4824      	ldr	r0, [pc, #144]	@ (800188c <HAL_I2C_MspInit+0x174>)
 80017fa:	f000 fc69 	bl	80020d0 <HAL_DMA_Init>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d001      	beq.n	8001808 <HAL_I2C_MspInit+0xf0>
    {
      Error_Handler();
 8001804:	f7ff ff5a 	bl	80016bc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	4a20      	ldr	r2, [pc, #128]	@ (800188c <HAL_I2C_MspInit+0x174>)
 800180c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800180e:	4a1f      	ldr	r2, [pc, #124]	@ (800188c <HAL_I2C_MspInit+0x174>)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Channel2;
 8001814:	4b1f      	ldr	r3, [pc, #124]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 8001816:	4a20      	ldr	r2, [pc, #128]	@ (8001898 <HAL_I2C_MspInit+0x180>)
 8001818:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 800181a:	4b1e      	ldr	r3, [pc, #120]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 800181c:	2213      	movs	r2, #19
 800181e:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001820:	4b1c      	ldr	r3, [pc, #112]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 8001822:	2210      	movs	r2, #16
 8001824:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001826:	4b1b      	ldr	r3, [pc, #108]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 8001828:	2200      	movs	r2, #0
 800182a:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800182c:	4b19      	ldr	r3, [pc, #100]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 800182e:	2280      	movs	r2, #128	@ 0x80
 8001830:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001832:	4b18      	ldr	r3, [pc, #96]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 8001834:	2200      	movs	r2, #0
 8001836:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001838:	4b16      	ldr	r3, [pc, #88]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 800183a:	2200      	movs	r2, #0
 800183c:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 800183e:	4b15      	ldr	r3, [pc, #84]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 8001840:	2200      	movs	r2, #0
 8001842:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001844:	4b13      	ldr	r3, [pc, #76]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 8001846:	2200      	movs	r2, #0
 8001848:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 800184a:	4812      	ldr	r0, [pc, #72]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 800184c:	f000 fc40 	bl	80020d0 <HAL_DMA_Init>
 8001850:	4603      	mov	r3, r0
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <HAL_I2C_MspInit+0x142>
    {
      Error_Handler();
 8001856:	f7ff ff31 	bl	80016bc <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a0d      	ldr	r2, [pc, #52]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 800185e:	639a      	str	r2, [r3, #56]	@ 0x38
 8001860:	4a0c      	ldr	r2, [pc, #48]	@ (8001894 <HAL_I2C_MspInit+0x17c>)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 6, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2106      	movs	r1, #6
 800186a:	2021      	movs	r0, #33	@ 0x21
 800186c:	f000 fbf8 	bl	8002060 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8001870:	2021      	movs	r0, #33	@ 0x21
 8001872:	f000 fc11 	bl	8002098 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001876:	bf00      	nop
 8001878:	37b8      	adds	r7, #184	@ 0xb8
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40005800 	.word	0x40005800
 8001884:	40021000 	.word	0x40021000
 8001888:	48000400 	.word	0x48000400
 800188c:	20000400 	.word	0x20000400
 8001890:	40020008 	.word	0x40020008
 8001894:	20000460 	.word	0x20000460
 8001898:	4002001c 	.word	0x4002001c

0800189c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	b0ae      	sub	sp, #184	@ 0xb8
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018a4:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018a8:	2200      	movs	r2, #0
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	605a      	str	r2, [r3, #4]
 80018ae:	609a      	str	r2, [r3, #8]
 80018b0:	60da      	str	r2, [r3, #12]
 80018b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018b4:	f107 0310 	add.w	r3, r7, #16
 80018b8:	2294      	movs	r2, #148	@ 0x94
 80018ba:	2100      	movs	r1, #0
 80018bc:	4618      	mov	r0, r3
 80018be:	f012 fc33 	bl	8014128 <memset>
  if(huart->Instance==USART1)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	4a4f      	ldr	r2, [pc, #316]	@ (8001a04 <HAL_UART_MspInit+0x168>)
 80018c8:	4293      	cmp	r3, r2
 80018ca:	f040 8096 	bne.w	80019fa <HAL_UART_MspInit+0x15e>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018ce:	2301      	movs	r3, #1
 80018d0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018d2:	2300      	movs	r3, #0
 80018d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018d6:	f107 0310 	add.w	r3, r7, #16
 80018da:	4618      	mov	r0, r3
 80018dc:	f004 fa92 	bl	8005e04 <HAL_RCCEx_PeriphCLKConfig>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80018e6:	f7ff fee9 	bl	80016bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80018ea:	4b47      	ldr	r3, [pc, #284]	@ (8001a08 <HAL_UART_MspInit+0x16c>)
 80018ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018ee:	4a46      	ldr	r2, [pc, #280]	@ (8001a08 <HAL_UART_MspInit+0x16c>)
 80018f0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018f4:	6613      	str	r3, [r2, #96]	@ 0x60
 80018f6:	4b44      	ldr	r3, [pc, #272]	@ (8001a08 <HAL_UART_MspInit+0x16c>)
 80018f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018fa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001902:	4b41      	ldr	r3, [pc, #260]	@ (8001a08 <HAL_UART_MspInit+0x16c>)
 8001904:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001906:	4a40      	ldr	r2, [pc, #256]	@ (8001a08 <HAL_UART_MspInit+0x16c>)
 8001908:	f043 0302 	orr.w	r3, r3, #2
 800190c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800190e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a08 <HAL_UART_MspInit+0x16c>)
 8001910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 800191a:	23c0      	movs	r3, #192	@ 0xc0
 800191c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001920:	2302      	movs	r3, #2
 8001922:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001926:	2300      	movs	r3, #0
 8001928:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800192c:	2303      	movs	r3, #3
 800192e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001932:	2307      	movs	r3, #7
 8001934:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001938:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800193c:	4619      	mov	r1, r3
 800193e:	4833      	ldr	r0, [pc, #204]	@ (8001a0c <HAL_UART_MspInit+0x170>)
 8001940:	f000 ff02 	bl	8002748 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8001944:	4b32      	ldr	r3, [pc, #200]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 8001946:	4a33      	ldr	r2, [pc, #204]	@ (8001a14 <HAL_UART_MspInit+0x178>)
 8001948:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 800194a:	4b31      	ldr	r3, [pc, #196]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 800194c:	2218      	movs	r2, #24
 800194e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001950:	4b2f      	ldr	r3, [pc, #188]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 8001952:	2200      	movs	r2, #0
 8001954:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001956:	4b2e      	ldr	r3, [pc, #184]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 8001958:	2200      	movs	r2, #0
 800195a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800195c:	4b2c      	ldr	r3, [pc, #176]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 800195e:	2280      	movs	r2, #128	@ 0x80
 8001960:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001962:	4b2b      	ldr	r3, [pc, #172]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 8001964:	2200      	movs	r2, #0
 8001966:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001968:	4b29      	ldr	r3, [pc, #164]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 800196a:	2200      	movs	r2, #0
 800196c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800196e:	4b28      	ldr	r3, [pc, #160]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 8001970:	2200      	movs	r2, #0
 8001972:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001974:	4b26      	ldr	r3, [pc, #152]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 8001976:	2200      	movs	r2, #0
 8001978:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800197a:	4825      	ldr	r0, [pc, #148]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 800197c:	f000 fba8 	bl	80020d0 <HAL_DMA_Init>
 8001980:	4603      	mov	r3, r0
 8001982:	2b00      	cmp	r3, #0
 8001984:	d001      	beq.n	800198a <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 8001986:	f7ff fe99 	bl	80016bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	4a20      	ldr	r2, [pc, #128]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 800198e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001992:	4a1f      	ldr	r2, [pc, #124]	@ (8001a10 <HAL_UART_MspInit+0x174>)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001998:	4b1f      	ldr	r3, [pc, #124]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 800199a:	4a20      	ldr	r2, [pc, #128]	@ (8001a1c <HAL_UART_MspInit+0x180>)
 800199c:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 800199e:	4b1e      	ldr	r3, [pc, #120]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019a0:	2219      	movs	r2, #25
 80019a2:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019a4:	4b1c      	ldr	r3, [pc, #112]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019a6:	2210      	movs	r2, #16
 80019a8:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019aa:	4b1b      	ldr	r3, [pc, #108]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80019b0:	4b19      	ldr	r3, [pc, #100]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019b2:	2280      	movs	r2, #128	@ 0x80
 80019b4:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019b6:	4b18      	ldr	r3, [pc, #96]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019b8:	2200      	movs	r2, #0
 80019ba:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019bc:	4b16      	ldr	r3, [pc, #88]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019be:	2200      	movs	r2, #0
 80019c0:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80019c2:	4b15      	ldr	r3, [pc, #84]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80019c8:	4b13      	ldr	r3, [pc, #76]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80019ce:	4812      	ldr	r0, [pc, #72]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019d0:	f000 fb7e 	bl	80020d0 <HAL_DMA_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 80019da:	f7ff fe6f 	bl	80016bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a0d      	ldr	r2, [pc, #52]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019e2:	67da      	str	r2, [r3, #124]	@ 0x7c
 80019e4:	4a0c      	ldr	r2, [pc, #48]	@ (8001a18 <HAL_UART_MspInit+0x17c>)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 80019ea:	2200      	movs	r2, #0
 80019ec:	2106      	movs	r1, #6
 80019ee:	2025      	movs	r0, #37	@ 0x25
 80019f0:	f000 fb36 	bl	8002060 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80019f4:	2025      	movs	r0, #37	@ 0x25
 80019f6:	f000 fb4f 	bl	8002098 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80019fa:	bf00      	nop
 80019fc:	37b8      	adds	r7, #184	@ 0xb8
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40013800 	.word	0x40013800
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	48000400 	.word	0x48000400
 8001a10:	20000554 	.word	0x20000554
 8001a14:	40020030 	.word	0x40020030
 8001a18:	200005b4 	.word	0x200005b4
 8001a1c:	40020044 	.word	0x40020044

08001a20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08c      	sub	sp, #48	@ 0x30
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001a2e:	4b31      	ldr	r3, [pc, #196]	@ (8001af4 <HAL_InitTick+0xd4>)
 8001a30:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a32:	4a30      	ldr	r2, [pc, #192]	@ (8001af4 <HAL_InitTick+0xd4>)
 8001a34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a38:	6613      	str	r3, [r2, #96]	@ 0x60
 8001a3a:	4b2e      	ldr	r3, [pc, #184]	@ (8001af4 <HAL_InitTick+0xd4>)
 8001a3c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a3e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a42:	60bb      	str	r3, [r7, #8]
 8001a44:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001a46:	f107 020c 	add.w	r2, r7, #12
 8001a4a:	f107 0310 	add.w	r3, r7, #16
 8001a4e:	4611      	mov	r1, r2
 8001a50:	4618      	mov	r0, r3
 8001a52:	f004 f8e5 	bl	8005c20 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001a56:	f004 f8cd 	bl	8005bf4 <HAL_RCC_GetPCLK2Freq>
 8001a5a:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001a5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001a5e:	4a26      	ldr	r2, [pc, #152]	@ (8001af8 <HAL_InitTick+0xd8>)
 8001a60:	fba2 2303 	umull	r2, r3, r2, r3
 8001a64:	0c9b      	lsrs	r3, r3, #18
 8001a66:	3b01      	subs	r3, #1
 8001a68:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 8001a6a:	4b24      	ldr	r3, [pc, #144]	@ (8001afc <HAL_InitTick+0xdc>)
 8001a6c:	4a24      	ldr	r2, [pc, #144]	@ (8001b00 <HAL_InitTick+0xe0>)
 8001a6e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 8001a70:	4b22      	ldr	r3, [pc, #136]	@ (8001afc <HAL_InitTick+0xdc>)
 8001a72:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a76:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 8001a78:	4a20      	ldr	r2, [pc, #128]	@ (8001afc <HAL_InitTick+0xdc>)
 8001a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a7c:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 8001a7e:	4b1f      	ldr	r3, [pc, #124]	@ (8001afc <HAL_InitTick+0xdc>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a84:	4b1d      	ldr	r3, [pc, #116]	@ (8001afc <HAL_InitTick+0xdc>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <HAL_InitTick+0xdc>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 8001a90:	481a      	ldr	r0, [pc, #104]	@ (8001afc <HAL_InitTick+0xdc>)
 8001a92:	f004 fecf 	bl	8006834 <HAL_TIM_Base_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001a9c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d11b      	bne.n	8001adc <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 8001aa4:	4815      	ldr	r0, [pc, #84]	@ (8001afc <HAL_InitTick+0xdc>)
 8001aa6:	f004 ff33 	bl	8006910 <HAL_TIM_Base_Start_IT>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001ab0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d111      	bne.n	8001adc <HAL_InitTick+0xbc>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001ab8:	201a      	movs	r0, #26
 8001aba:	f000 faed 	bl	8002098 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2b0f      	cmp	r3, #15
 8001ac2:	d808      	bhi.n	8001ad6 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	6879      	ldr	r1, [r7, #4]
 8001ac8:	201a      	movs	r0, #26
 8001aca:	f000 fac9 	bl	8002060 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ace:	4a0d      	ldr	r2, [pc, #52]	@ (8001b04 <HAL_InitTick+0xe4>)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	6013      	str	r3, [r2, #0]
 8001ad4:	e002      	b.n	8001adc <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  HAL_TIM_RegisterCallback(&htim17, HAL_TIM_PERIOD_ELAPSED_CB_ID, TimeBase_TIM_PeriodElapsedCallback);
 8001adc:	4a0a      	ldr	r2, [pc, #40]	@ (8001b08 <HAL_InitTick+0xe8>)
 8001ade:	210e      	movs	r1, #14
 8001ae0:	4806      	ldr	r0, [pc, #24]	@ (8001afc <HAL_InitTick+0xdc>)
 8001ae2:	f005 f909 	bl	8006cf8 <HAL_TIM_RegisterCallback>

 /* Return function status */
  return status;
 8001ae6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	3730      	adds	r7, #48	@ 0x30
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40021000 	.word	0x40021000
 8001af8:	431bde83 	.word	0x431bde83
 8001afc:	20000644 	.word	0x20000644
 8001b00:	40014800 	.word	0x40014800
 8001b04:	20000050 	.word	0x20000050
 8001b08:	08001b0d 	.word	0x08001b0d

08001b0c <TimeBase_TIM_PeriodElapsedCallback>:
  * @param  htim TIM handle
  * @retval None
  */

void TimeBase_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  HAL_IncTick();
 8001b14:	f000 f98a 	bl	8001e2c <HAL_IncTick>
}
 8001b18:	bf00      	nop
 8001b1a:	3708      	adds	r7, #8
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b24:	bf00      	nop
 8001b26:	e7fd      	b.n	8001b24 <NMI_Handler+0x4>

08001b28 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b2c:	bf00      	nop
 8001b2e:	e7fd      	b.n	8001b2c <HardFault_Handler+0x4>

08001b30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b30:	b480      	push	{r7}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b34:	bf00      	nop
 8001b36:	e7fd      	b.n	8001b34 <MemManage_Handler+0x4>

08001b38 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b3c:	bf00      	nop
 8001b3e:	e7fd      	b.n	8001b3c <BusFault_Handler+0x4>

08001b40 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b44:	bf00      	nop
 8001b46:	e7fd      	b.n	8001b44 <UsageFault_Handler+0x4>

08001b48 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
	...

08001b58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001b5c:	f00c fa1c 	bl	800df98 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8001b60:	4803      	ldr	r0, [pc, #12]	@ (8001b70 <DMA1_Channel1_IRQHandler+0x18>)
 8001b62:	f000 fc93 	bl	800248c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001b66:	f00c fa59 	bl	800e01c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001b6a:	bf00      	nop
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	20000400 	.word	0x20000400

08001b74 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001b78:	f00c fa0e 	bl	800df98 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 8001b7c:	4803      	ldr	r0, [pc, #12]	@ (8001b8c <DMA1_Channel2_IRQHandler+0x18>)
 8001b7e:	f000 fc85 	bl	800248c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001b82:	f00c fa4b 	bl	800e01c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001b86:	bf00      	nop
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	20000460 	.word	0x20000460

08001b90 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001b94:	f00c fa00 	bl	800df98 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001b98:	4803      	ldr	r0, [pc, #12]	@ (8001ba8 <DMA1_Channel3_IRQHandler+0x18>)
 8001b9a:	f000 fc77 	bl	800248c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001b9e:	f00c fa3d 	bl	800e01c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000554 	.word	0x20000554

08001bac <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001bb0:	f00c f9f2 	bl	800df98 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001bb4:	4805      	ldr	r0, [pc, #20]	@ (8001bcc <DMA1_Channel4_IRQHandler+0x20>)
 8001bb6:	f000 fc69 	bl	800248c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  osSemaphoreRelease(UART1availableHandle);
 8001bba:	4b05      	ldr	r3, [pc, #20]	@ (8001bd0 <DMA1_Channel4_IRQHandler+0x24>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f007 fba6 	bl	8009310 <osSemaphoreRelease>
  SEGGER_SYSVIEW_RecordExitISR();
 8001bc4:	f00c fa2a 	bl	800e01c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001bc8:	bf00      	nop
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	200005b4 	.word	0x200005b4
 8001bd0:	20000640 	.word	0x20000640

08001bd4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001bd8:	f00c f9de 	bl	800df98 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001bdc:	2080      	movs	r0, #128	@ 0x80
 8001bde:	f000 ff5d 	bl	8002a9c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001be2:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001be6:	f000 ff59 	bl	8002a9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001bea:	f00c fa17 	bl	800e01c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
	...

08001bf4 <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001bf8:	4802      	ldr	r0, [pc, #8]	@ (8001c04 <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001bfa:	f004 fef9 	bl	80069f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	bd80      	pop	{r7, pc}
 8001c02:	bf00      	nop
 8001c04:	20000644 	.word	0x20000644

08001c08 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001c0c:	f00c f9c4 	bl	800df98 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001c10:	4803      	ldr	r0, [pc, #12]	@ (8001c20 <I2C2_EV_IRQHandler+0x18>)
 8001c12:	f001 fbc7 	bl	80033a4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001c16:	f00c fa01 	bl	800e01c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001c1a:	bf00      	nop
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	200003ac 	.word	0x200003ac

08001c24 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001c28:	f00c f9b6 	bl	800df98 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c2c:	4803      	ldr	r0, [pc, #12]	@ (8001c3c <USART1_IRQHandler+0x18>)
 8001c2e:	f005 fba3 	bl	8007378 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001c32:	f00c f9f3 	bl	800e01c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END USART1_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	200004c0 	.word	0x200004c0

08001c40 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001c44:	f00c f9a8 	bl	800df98 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8001c48:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001c4c:	f000 ff26 	bl	8002a9c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001c50:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001c54:	f000 ff22 	bl	8002a9c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001c58:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001c5c:	f000 ff1e 	bl	8002a9c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001c60:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001c64:	f000 ff1a 	bl	8002a9c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001c68:	f00c f9d8 	bl	800e01c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4603      	mov	r3, r0
 8001c78:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 8001c7a:	88fb      	ldrh	r3, [r7, #6]
 8001c7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c80:	d036      	beq.n	8001cf0 <HAL_GPIO_EXTI_Callback+0x80>
 8001c82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001c86:	dc5f      	bgt.n	8001d48 <HAL_GPIO_EXTI_Callback+0xd8>
 8001c88:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001c8c:	d00e      	beq.n	8001cac <HAL_GPIO_EXTI_Callback+0x3c>
 8001c8e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001c92:	dc59      	bgt.n	8001d48 <HAL_GPIO_EXTI_Callback+0xd8>
 8001c94:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c98:	d020      	beq.n	8001cdc <HAL_GPIO_EXTI_Callback+0x6c>
 8001c9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c9e:	dc53      	bgt.n	8001d48 <HAL_GPIO_EXTI_Callback+0xd8>
 8001ca0:	2b80      	cmp	r3, #128	@ 0x80
 8001ca2:	d047      	beq.n	8001d34 <HAL_GPIO_EXTI_Callback+0xc4>
 8001ca4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ca8:	d02c      	beq.n	8001d04 <HAL_GPIO_EXTI_Callback+0x94>
	case VL53L0X_GPIO1_EXTI7_Pin:
		osThreadFlagsSet(ToFTaskHandle, TOF_SENSOR_THREAD_ACTIVATE_FLAG);
		SEGGER_SYSVIEW_PrintfHost("ToF");
		break;
	default:
		break;
 8001caa:	e04d      	b.n	8001d48 <HAL_GPIO_EXTI_Callback+0xd8>
		osThreadFlagsSet(IMUTaskHandle, IMU_SENSOR_THREAD_ACTIVATE_FLAG);
 8001cac:	4b29      	ldr	r3, [pc, #164]	@ (8001d54 <HAL_GPIO_EXTI_Callback+0xe4>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	2101      	movs	r1, #1
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f007 f966 	bl	8008f84 <osThreadFlagsSet>
		if(osSemaphoreGetCount(UART1availableHandle) != 0)
 8001cb8:	4b27      	ldr	r3, [pc, #156]	@ (8001d58 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f007 fb6b 	bl	8009398 <osSemaphoreGetCount>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d005      	beq.n	8001cd4 <HAL_GPIO_EXTI_Callback+0x64>
			osThreadFlagsSet(DataTransmitTasHandle, IMU_SENSOR_THREAD_ACTIVATE_FLAG);
 8001cc8:	4b24      	ldr	r3, [pc, #144]	@ (8001d5c <HAL_GPIO_EXTI_Callback+0xec>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2101      	movs	r1, #1
 8001cce:	4618      	mov	r0, r3
 8001cd0:	f007 f958 	bl	8008f84 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("IMU");
 8001cd4:	4822      	ldr	r0, [pc, #136]	@ (8001d60 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001cd6:	f00c fb95 	bl	800e404 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001cda:	e036      	b.n	8001d4a <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(BaroTaskHandle, BARO_SENSOR_THREAD_ACTIVATE_FLAG);
 8001cdc:	4b21      	ldr	r3, [pc, #132]	@ (8001d64 <HAL_GPIO_EXTI_Callback+0xf4>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	2104      	movs	r1, #4
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f007 f94e 	bl	8008f84 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Baro");
 8001ce8:	481f      	ldr	r0, [pc, #124]	@ (8001d68 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001cea:	f00c fb8b 	bl	800e404 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001cee:	e02c      	b.n	8001d4a <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(HumidityTaskHandle, HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG);
 8001cf0:	4b1e      	ldr	r3, [pc, #120]	@ (8001d6c <HAL_GPIO_EXTI_Callback+0xfc>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	2108      	movs	r1, #8
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f007 f944 	bl	8008f84 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Humidity");
 8001cfc:	481c      	ldr	r0, [pc, #112]	@ (8001d70 <HAL_GPIO_EXTI_Callback+0x100>)
 8001cfe:	f00c fb81 	bl	800e404 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001d02:	e022      	b.n	8001d4a <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(MagnetoTaskHandle, MAG_SENSOR_THREAD_ACTIVATE_FLAG);
 8001d04:	4b1b      	ldr	r3, [pc, #108]	@ (8001d74 <HAL_GPIO_EXTI_Callback+0x104>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	2102      	movs	r1, #2
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f007 f93a 	bl	8008f84 <osThreadFlagsSet>
		if(osSemaphoreGetCount(UART1availableHandle) != 0)
 8001d10:	4b11      	ldr	r3, [pc, #68]	@ (8001d58 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f007 fb3f 	bl	8009398 <osSemaphoreGetCount>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d005      	beq.n	8001d2c <HAL_GPIO_EXTI_Callback+0xbc>
			osThreadFlagsSet(DataTransmitTasHandle, MAG_SENSOR_THREAD_ACTIVATE_FLAG);
 8001d20:	4b0e      	ldr	r3, [pc, #56]	@ (8001d5c <HAL_GPIO_EXTI_Callback+0xec>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2102      	movs	r1, #2
 8001d26:	4618      	mov	r0, r3
 8001d28:	f007 f92c 	bl	8008f84 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Magneto");
 8001d2c:	4812      	ldr	r0, [pc, #72]	@ (8001d78 <HAL_GPIO_EXTI_Callback+0x108>)
 8001d2e:	f00c fb69 	bl	800e404 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001d32:	e00a      	b.n	8001d4a <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(ToFTaskHandle, TOF_SENSOR_THREAD_ACTIVATE_FLAG);
 8001d34:	4b11      	ldr	r3, [pc, #68]	@ (8001d7c <HAL_GPIO_EXTI_Callback+0x10c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	2110      	movs	r1, #16
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f007 f922 	bl	8008f84 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("ToF");
 8001d40:	480f      	ldr	r0, [pc, #60]	@ (8001d80 <HAL_GPIO_EXTI_Callback+0x110>)
 8001d42:	f00c fb5f 	bl	800e404 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001d46:	e000      	b.n	8001d4a <HAL_GPIO_EXTI_Callback+0xda>
		break;
 8001d48:	bf00      	nop
	}
}
 8001d4a:	bf00      	nop
 8001d4c:	3708      	adds	r7, #8
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	2000061c 	.word	0x2000061c
 8001d58:	20000640 	.word	0x20000640
 8001d5c:	20000634 	.word	0x20000634
 8001d60:	080143d8 	.word	0x080143d8
 8001d64:	20000628 	.word	0x20000628
 8001d68:	080143dc 	.word	0x080143dc
 8001d6c:	2000062c 	.word	0x2000062c
 8001d70:	080143e4 	.word	0x080143e4
 8001d74:	20000620 	.word	0x20000620
 8001d78:	080143f0 	.word	0x080143f0
 8001d7c:	20000624 	.word	0x20000624
 8001d80:	080143f8 	.word	0x080143f8

08001d84 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001d88:	4b06      	ldr	r3, [pc, #24]	@ (8001da4 <SystemInit+0x20>)
 8001d8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d8e:	4a05      	ldr	r2, [pc, #20]	@ (8001da4 <SystemInit+0x20>)
 8001d90:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d94:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	e000ed00 	.word	0xe000ed00

08001da8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001da8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001de0 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001dac:	f7ff ffea 	bl	8001d84 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001db0:	480c      	ldr	r0, [pc, #48]	@ (8001de4 <LoopForever+0x6>)
  ldr r1, =_edata
 8001db2:	490d      	ldr	r1, [pc, #52]	@ (8001de8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001db4:	4a0d      	ldr	r2, [pc, #52]	@ (8001dec <LoopForever+0xe>)
  movs r3, #0
 8001db6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001db8:	e002      	b.n	8001dc0 <LoopCopyDataInit>

08001dba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001dbc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dbe:	3304      	adds	r3, #4

08001dc0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dc0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dc2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001dc4:	d3f9      	bcc.n	8001dba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8001df0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001dc8:	4c0a      	ldr	r4, [pc, #40]	@ (8001df4 <LoopForever+0x16>)
  movs r3, #0
 8001dca:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dcc:	e001      	b.n	8001dd2 <LoopFillZerobss>

08001dce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dd0:	3204      	adds	r2, #4

08001dd2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dd2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dd4:	d3fb      	bcc.n	8001dce <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dd6:	f012 fa0d 	bl	80141f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001dda:	f7ff f81f 	bl	8000e1c <main>

08001dde <LoopForever>:

LoopForever:
    b LoopForever
 8001dde:	e7fe      	b.n	8001dde <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001de0:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001de4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001de8:	20000390 	.word	0x20000390
  ldr r2, =_sidata
 8001dec:	08014c6c 	.word	0x08014c6c
  ldr r2, =_sbss
 8001df0:	20000390 	.word	0x20000390
  ldr r4, =_ebss
 8001df4:	20002aa0 	.word	0x20002aa0

08001df8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001df8:	e7fe      	b.n	8001df8 <ADC1_IRQHandler>

08001dfa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e04:	2003      	movs	r0, #3
 8001e06:	f000 f920 	bl	800204a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e0a:	200f      	movs	r0, #15
 8001e0c:	f7ff fe08 	bl	8001a20 <HAL_InitTick>
 8001e10:	4603      	mov	r3, r0
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d002      	beq.n	8001e1c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e16:	2301      	movs	r3, #1
 8001e18:	71fb      	strb	r3, [r7, #7]
 8001e1a:	e001      	b.n	8001e20 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e1c:	f7ff fc54 	bl	80016c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e20:	79fb      	ldrb	r3, [r7, #7]
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	3708      	adds	r7, #8
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd80      	pop	{r7, pc}
	...

08001e2c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e30:	4b06      	ldr	r3, [pc, #24]	@ (8001e4c <HAL_IncTick+0x20>)
 8001e32:	781b      	ldrb	r3, [r3, #0]
 8001e34:	461a      	mov	r2, r3
 8001e36:	4b06      	ldr	r3, [pc, #24]	@ (8001e50 <HAL_IncTick+0x24>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4413      	add	r3, r2
 8001e3c:	4a04      	ldr	r2, [pc, #16]	@ (8001e50 <HAL_IncTick+0x24>)
 8001e3e:	6013      	str	r3, [r2, #0]
}
 8001e40:	bf00      	nop
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr
 8001e4a:	bf00      	nop
 8001e4c:	20000054 	.word	0x20000054
 8001e50:	20000700 	.word	0x20000700

08001e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
  return uwTick;
 8001e58:	4b03      	ldr	r3, [pc, #12]	@ (8001e68 <HAL_GetTick+0x14>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
}
 8001e5c:	4618      	mov	r0, r3
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
 8001e66:	bf00      	nop
 8001e68:	20000700 	.word	0x20000700

08001e6c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b084      	sub	sp, #16
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e74:	f7ff ffee 	bl	8001e54 <HAL_GetTick>
 8001e78:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e84:	d005      	beq.n	8001e92 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e86:	4b0a      	ldr	r3, [pc, #40]	@ (8001eb0 <HAL_Delay+0x44>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	461a      	mov	r2, r3
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	4413      	add	r3, r2
 8001e90:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e92:	bf00      	nop
 8001e94:	f7ff ffde 	bl	8001e54 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	68fa      	ldr	r2, [r7, #12]
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d8f7      	bhi.n	8001e94 <HAL_Delay+0x28>
  {
  }
}
 8001ea4:	bf00      	nop
 8001ea6:	bf00      	nop
 8001ea8:	3710      	adds	r7, #16
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	20000054 	.word	0x20000054

08001eb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	f003 0307 	and.w	r3, r3, #7
 8001ec2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ec4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001eca:	68ba      	ldr	r2, [r7, #8]
 8001ecc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001edc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001ee0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ee4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ee6:	4a04      	ldr	r2, [pc, #16]	@ (8001ef8 <__NVIC_SetPriorityGrouping+0x44>)
 8001ee8:	68bb      	ldr	r3, [r7, #8]
 8001eea:	60d3      	str	r3, [r2, #12]
}
 8001eec:	bf00      	nop
 8001eee:	3714      	adds	r7, #20
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr
 8001ef8:	e000ed00 	.word	0xe000ed00

08001efc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f00:	4b04      	ldr	r3, [pc, #16]	@ (8001f14 <__NVIC_GetPriorityGrouping+0x18>)
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	0a1b      	lsrs	r3, r3, #8
 8001f06:	f003 0307 	and.w	r3, r3, #7
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	e000ed00 	.word	0xe000ed00

08001f18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f18:	b480      	push	{r7}
 8001f1a:	b083      	sub	sp, #12
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	db0b      	blt.n	8001f42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f2a:	79fb      	ldrb	r3, [r7, #7]
 8001f2c:	f003 021f 	and.w	r2, r3, #31
 8001f30:	4907      	ldr	r1, [pc, #28]	@ (8001f50 <__NVIC_EnableIRQ+0x38>)
 8001f32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f36:	095b      	lsrs	r3, r3, #5
 8001f38:	2001      	movs	r0, #1
 8001f3a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f42:	bf00      	nop
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	e000e100 	.word	0xe000e100

08001f54 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b083      	sub	sp, #12
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	db0c      	blt.n	8001f80 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f66:	79fb      	ldrb	r3, [r7, #7]
 8001f68:	f003 021f 	and.w	r2, r3, #31
 8001f6c:	4907      	ldr	r1, [pc, #28]	@ (8001f8c <__NVIC_ClearPendingIRQ+0x38>)
 8001f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f72:	095b      	lsrs	r3, r3, #5
 8001f74:	2001      	movs	r0, #1
 8001f76:	fa00 f202 	lsl.w	r2, r0, r2
 8001f7a:	3360      	adds	r3, #96	@ 0x60
 8001f7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f80:	bf00      	nop
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr
 8001f8c:	e000e100 	.word	0xe000e100

08001f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	4603      	mov	r3, r0
 8001f98:	6039      	str	r1, [r7, #0]
 8001f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	db0a      	blt.n	8001fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	490c      	ldr	r1, [pc, #48]	@ (8001fdc <__NVIC_SetPriority+0x4c>)
 8001faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fae:	0112      	lsls	r2, r2, #4
 8001fb0:	b2d2      	uxtb	r2, r2
 8001fb2:	440b      	add	r3, r1
 8001fb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fb8:	e00a      	b.n	8001fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	b2da      	uxtb	r2, r3
 8001fbe:	4908      	ldr	r1, [pc, #32]	@ (8001fe0 <__NVIC_SetPriority+0x50>)
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	3b04      	subs	r3, #4
 8001fc8:	0112      	lsls	r2, r2, #4
 8001fca:	b2d2      	uxtb	r2, r2
 8001fcc:	440b      	add	r3, r1
 8001fce:	761a      	strb	r2, [r3, #24]
}
 8001fd0:	bf00      	nop
 8001fd2:	370c      	adds	r7, #12
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr
 8001fdc:	e000e100 	.word	0xe000e100
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b089      	sub	sp, #36	@ 0x24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ff8:	69fb      	ldr	r3, [r7, #28]
 8001ffa:	f1c3 0307 	rsb	r3, r3, #7
 8001ffe:	2b04      	cmp	r3, #4
 8002000:	bf28      	it	cs
 8002002:	2304      	movcs	r3, #4
 8002004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	3304      	adds	r3, #4
 800200a:	2b06      	cmp	r3, #6
 800200c:	d902      	bls.n	8002014 <NVIC_EncodePriority+0x30>
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	3b03      	subs	r3, #3
 8002012:	e000      	b.n	8002016 <NVIC_EncodePriority+0x32>
 8002014:	2300      	movs	r3, #0
 8002016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002018:	f04f 32ff 	mov.w	r2, #4294967295
 800201c:	69bb      	ldr	r3, [r7, #24]
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43da      	mvns	r2, r3
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	401a      	ands	r2, r3
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800202c:	f04f 31ff 	mov.w	r1, #4294967295
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	fa01 f303 	lsl.w	r3, r1, r3
 8002036:	43d9      	mvns	r1, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800203c:	4313      	orrs	r3, r2
         );
}
 800203e:	4618      	mov	r0, r3
 8002040:	3724      	adds	r7, #36	@ 0x24
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f7ff ff2e 	bl	8001eb4 <__NVIC_SetPriorityGrouping>
}
 8002058:	bf00      	nop
 800205a:	3708      	adds	r7, #8
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	4603      	mov	r3, r0
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
 800206c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800206e:	2300      	movs	r3, #0
 8002070:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002072:	f7ff ff43 	bl	8001efc <__NVIC_GetPriorityGrouping>
 8002076:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002078:	687a      	ldr	r2, [r7, #4]
 800207a:	68b9      	ldr	r1, [r7, #8]
 800207c:	6978      	ldr	r0, [r7, #20]
 800207e:	f7ff ffb1 	bl	8001fe4 <NVIC_EncodePriority>
 8002082:	4602      	mov	r2, r0
 8002084:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002088:	4611      	mov	r1, r2
 800208a:	4618      	mov	r0, r3
 800208c:	f7ff ff80 	bl	8001f90 <__NVIC_SetPriority>
}
 8002090:	bf00      	nop
 8002092:	3718      	adds	r7, #24
 8002094:	46bd      	mov	sp, r7
 8002096:	bd80      	pop	{r7, pc}

08002098 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	4603      	mov	r3, r0
 80020a0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a6:	4618      	mov	r0, r3
 80020a8:	f7ff ff36 	bl	8001f18 <__NVIC_EnableIRQ>
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}

080020b4 <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b082      	sub	sp, #8
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4603      	mov	r3, r0
 80020bc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 80020be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff ff46 	bl	8001f54 <__NVIC_ClearPendingIRQ>
}
 80020c8:	bf00      	nop
 80020ca:	3708      	adds	r7, #8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}

080020d0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d101      	bne.n	80020e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80020de:	2301      	movs	r3, #1
 80020e0:	e08d      	b.n	80021fe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	461a      	mov	r2, r3
 80020e8:	4b47      	ldr	r3, [pc, #284]	@ (8002208 <HAL_DMA_Init+0x138>)
 80020ea:	429a      	cmp	r2, r3
 80020ec:	d80f      	bhi.n	800210e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	461a      	mov	r2, r3
 80020f4:	4b45      	ldr	r3, [pc, #276]	@ (800220c <HAL_DMA_Init+0x13c>)
 80020f6:	4413      	add	r3, r2
 80020f8:	4a45      	ldr	r2, [pc, #276]	@ (8002210 <HAL_DMA_Init+0x140>)
 80020fa:	fba2 2303 	umull	r2, r3, r2, r3
 80020fe:	091b      	lsrs	r3, r3, #4
 8002100:	009a      	lsls	r2, r3, #2
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	4a42      	ldr	r2, [pc, #264]	@ (8002214 <HAL_DMA_Init+0x144>)
 800210a:	641a      	str	r2, [r3, #64]	@ 0x40
 800210c:	e00e      	b.n	800212c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	461a      	mov	r2, r3
 8002114:	4b40      	ldr	r3, [pc, #256]	@ (8002218 <HAL_DMA_Init+0x148>)
 8002116:	4413      	add	r3, r2
 8002118:	4a3d      	ldr	r2, [pc, #244]	@ (8002210 <HAL_DMA_Init+0x140>)
 800211a:	fba2 2303 	umull	r2, r3, r2, r3
 800211e:	091b      	lsrs	r3, r3, #4
 8002120:	009a      	lsls	r2, r3, #2
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	4a3c      	ldr	r2, [pc, #240]	@ (800221c <HAL_DMA_Init+0x14c>)
 800212a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	2202      	movs	r2, #2
 8002130:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002142:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002146:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002150:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800215c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	699b      	ldr	r3, [r3, #24]
 8002162:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002168:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6a1b      	ldr	r3, [r3, #32]
 800216e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002170:	68fa      	ldr	r2, [r7, #12]
 8002172:	4313      	orrs	r3, r2
 8002174:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68fa      	ldr	r2, [r7, #12]
 800217c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800217e:	6878      	ldr	r0, [r7, #4]
 8002180:	f000 fa80 	bl	8002684 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	689b      	ldr	r3, [r3, #8]
 8002188:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800218c:	d102      	bne.n	8002194 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	2200      	movs	r2, #0
 8002192:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800219c:	b2d2      	uxtb	r2, r2
 800219e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021a4:	687a      	ldr	r2, [r7, #4]
 80021a6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80021a8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d010      	beq.n	80021d4 <HAL_DMA_Init+0x104>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b04      	cmp	r3, #4
 80021b8:	d80c      	bhi.n	80021d4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 faa0 	bl	8002700 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021c4:	2200      	movs	r2, #0
 80021c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	e008      	b.n	80021e6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	2200      	movs	r2, #0
 80021d8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	2200      	movs	r2, #0
 80021de:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2200      	movs	r2, #0
 80021ea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	2201      	movs	r2, #1
 80021f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3710      	adds	r7, #16
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	40020407 	.word	0x40020407
 800220c:	bffdfff8 	.word	0xbffdfff8
 8002210:	cccccccd 	.word	0xcccccccd
 8002214:	40020000 	.word	0x40020000
 8002218:	bffdfbf8 	.word	0xbffdfbf8
 800221c:	40020400 	.word	0x40020400

08002220 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	60f8      	str	r0, [r7, #12]
 8002228:	60b9      	str	r1, [r7, #8]
 800222a:	607a      	str	r2, [r7, #4]
 800222c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800222e:	2300      	movs	r3, #0
 8002230:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002238:	2b01      	cmp	r3, #1
 800223a:	d101      	bne.n	8002240 <HAL_DMA_Start_IT+0x20>
 800223c:	2302      	movs	r3, #2
 800223e:	e066      	b.n	800230e <HAL_DMA_Start_IT+0xee>
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b01      	cmp	r3, #1
 8002252:	d155      	bne.n	8002300 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2202      	movs	r2, #2
 8002258:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	2200      	movs	r2, #0
 8002260:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	f022 0201 	bic.w	r2, r2, #1
 8002270:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	687a      	ldr	r2, [r7, #4]
 8002276:	68b9      	ldr	r1, [r7, #8]
 8002278:	68f8      	ldr	r0, [r7, #12]
 800227a:	f000 f9c4 	bl	8002606 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002282:	2b00      	cmp	r3, #0
 8002284:	d008      	beq.n	8002298 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	681a      	ldr	r2, [r3, #0]
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f042 020e 	orr.w	r2, r2, #14
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	e00f      	b.n	80022b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	681a      	ldr	r2, [r3, #0]
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f022 0204 	bic.w	r2, r2, #4
 80022a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f042 020a 	orr.w	r2, r2, #10
 80022b6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d007      	beq.n	80022d6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80022d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022d4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d007      	beq.n	80022ee <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80022ec:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f042 0201 	orr.w	r2, r2, #1
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	e005      	b.n	800230c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2200      	movs	r2, #0
 8002304:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002308:	2302      	movs	r3, #2
 800230a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800230c:	7dfb      	ldrb	r3, [r7, #23]
}
 800230e:	4618      	mov	r0, r3
 8002310:	3718      	adds	r7, #24
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}

08002316 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002316:	b480      	push	{r7}
 8002318:	b085      	sub	sp, #20
 800231a:	af00      	add	r7, sp, #0
 800231c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800231e:	2300      	movs	r3, #0
 8002320:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002328:	b2db      	uxtb	r3, r3
 800232a:	2b02      	cmp	r3, #2
 800232c:	d008      	beq.n	8002340 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2204      	movs	r2, #4
 8002332:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2200      	movs	r2, #0
 8002338:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e040      	b.n	80023c2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f022 020e 	bic.w	r2, r2, #14
 800234e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002354:	681a      	ldr	r2, [r3, #0]
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800235a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800235e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	681a      	ldr	r2, [r3, #0]
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f022 0201 	bic.w	r2, r2, #1
 800236e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002374:	f003 021c 	and.w	r2, r3, #28
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800237c:	2101      	movs	r1, #1
 800237e:	fa01 f202 	lsl.w	r2, r1, r2
 8002382:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002388:	687a      	ldr	r2, [r7, #4]
 800238a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800238c:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002392:	2b00      	cmp	r3, #0
 8002394:	d00c      	beq.n	80023b0 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80023a4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023aa:	687a      	ldr	r2, [r7, #4]
 80023ac:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80023ae:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 80023c0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80023c2:	4618      	mov	r0, r3
 80023c4:	3714      	adds	r7, #20
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr

080023ce <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b084      	sub	sp, #16
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023d6:	2300      	movs	r3, #0
 80023d8:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d005      	beq.n	80023f2 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2204      	movs	r2, #4
 80023ea:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80023ec:	2301      	movs	r3, #1
 80023ee:	73fb      	strb	r3, [r7, #15]
 80023f0:	e047      	b.n	8002482 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f022 020e 	bic.w	r2, r2, #14
 8002400:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 0201 	bic.w	r2, r2, #1
 8002410:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800241c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002420:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002426:	f003 021c 	and.w	r2, r3, #28
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800242e:	2101      	movs	r1, #1
 8002430:	fa01 f202 	lsl.w	r2, r1, r2
 8002434:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800243a:	687a      	ldr	r2, [r7, #4]
 800243c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800243e:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002444:	2b00      	cmp	r3, #0
 8002446:	d00c      	beq.n	8002462 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800244c:	681a      	ldr	r2, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002452:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002456:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002460:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2201      	movs	r2, #1
 8002466:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2200      	movs	r2, #0
 800246e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002476:	2b00      	cmp	r3, #0
 8002478:	d003      	beq.n	8002482 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	4798      	blx	r3
    }
  }
  return status;
 8002482:	7bfb      	ldrb	r3, [r7, #15]
}
 8002484:	4618      	mov	r0, r3
 8002486:	3710      	adds	r7, #16
 8002488:	46bd      	mov	sp, r7
 800248a:	bd80      	pop	{r7, pc}

0800248c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b084      	sub	sp, #16
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a8:	f003 031c 	and.w	r3, r3, #28
 80024ac:	2204      	movs	r2, #4
 80024ae:	409a      	lsls	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	4013      	ands	r3, r2
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d026      	beq.n	8002506 <HAL_DMA_IRQHandler+0x7a>
 80024b8:	68bb      	ldr	r3, [r7, #8]
 80024ba:	f003 0304 	and.w	r3, r3, #4
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d021      	beq.n	8002506 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0320 	and.w	r3, r3, #32
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d107      	bne.n	80024e0 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f022 0204 	bic.w	r2, r2, #4
 80024de:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e4:	f003 021c 	and.w	r2, r3, #28
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ec:	2104      	movs	r1, #4
 80024ee:	fa01 f202 	lsl.w	r2, r1, r2
 80024f2:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d071      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002504:	e06c      	b.n	80025e0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800250a:	f003 031c 	and.w	r3, r3, #28
 800250e:	2202      	movs	r2, #2
 8002510:	409a      	lsls	r2, r3
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	4013      	ands	r3, r2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d02e      	beq.n	8002578 <HAL_DMA_IRQHandler+0xec>
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	f003 0302 	and.w	r3, r3, #2
 8002520:	2b00      	cmp	r3, #0
 8002522:	d029      	beq.n	8002578 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0320 	and.w	r3, r3, #32
 800252e:	2b00      	cmp	r3, #0
 8002530:	d10b      	bne.n	800254a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f022 020a 	bic.w	r2, r2, #10
 8002540:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2201      	movs	r2, #1
 8002546:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254e:	f003 021c 	and.w	r2, r3, #28
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002556:	2102      	movs	r1, #2
 8002558:	fa01 f202 	lsl.w	r2, r1, r2
 800255c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	2200      	movs	r2, #0
 8002562:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800256a:	2b00      	cmp	r3, #0
 800256c:	d038      	beq.n	80025e0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002576:	e033      	b.n	80025e0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257c:	f003 031c 	and.w	r3, r3, #28
 8002580:	2208      	movs	r2, #8
 8002582:	409a      	lsls	r2, r3
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4013      	ands	r3, r2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d02a      	beq.n	80025e2 <HAL_DMA_IRQHandler+0x156>
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	f003 0308 	and.w	r3, r3, #8
 8002592:	2b00      	cmp	r3, #0
 8002594:	d025      	beq.n	80025e2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	681a      	ldr	r2, [r3, #0]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f022 020e 	bic.w	r2, r2, #14
 80025a4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025aa:	f003 021c 	and.w	r2, r3, #28
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b2:	2101      	movs	r1, #1
 80025b4:	fa01 f202 	lsl.w	r2, r1, r2
 80025b8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	2201      	movs	r2, #1
 80025be:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2201      	movs	r2, #1
 80025c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2200      	movs	r2, #0
 80025cc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d004      	beq.n	80025e2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025dc:	6878      	ldr	r0, [r7, #4]
 80025de:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80025e0:	bf00      	nop
 80025e2:	bf00      	nop
}
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}

080025ea <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80025ea:	b480      	push	{r7}
 80025ec:	b083      	sub	sp, #12
 80025ee:	af00      	add	r7, sp, #0
 80025f0:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80025f8:	b2db      	uxtb	r3, r3
}
 80025fa:	4618      	mov	r0, r3
 80025fc:	370c      	adds	r7, #12
 80025fe:	46bd      	mov	sp, r7
 8002600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002604:	4770      	bx	lr

08002606 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002606:	b480      	push	{r7}
 8002608:	b085      	sub	sp, #20
 800260a:	af00      	add	r7, sp, #0
 800260c:	60f8      	str	r0, [r7, #12]
 800260e:	60b9      	str	r1, [r7, #8]
 8002610:	607a      	str	r2, [r7, #4]
 8002612:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002618:	68fa      	ldr	r2, [r7, #12]
 800261a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800261c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002622:	2b00      	cmp	r3, #0
 8002624:	d004      	beq.n	8002630 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800262a:	68fa      	ldr	r2, [r7, #12]
 800262c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800262e:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002634:	f003 021c 	and.w	r2, r3, #28
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263c:	2101      	movs	r1, #1
 800263e:	fa01 f202 	lsl.w	r2, r1, r2
 8002642:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	2b10      	cmp	r3, #16
 8002652:	d108      	bne.n	8002666 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	68ba      	ldr	r2, [r7, #8]
 8002662:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002664:	e007      	b.n	8002676 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68ba      	ldr	r2, [r7, #8]
 800266c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	60da      	str	r2, [r3, #12]
}
 8002676:	bf00      	nop
 8002678:	3714      	adds	r7, #20
 800267a:	46bd      	mov	sp, r7
 800267c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002680:	4770      	bx	lr
	...

08002684 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	461a      	mov	r2, r3
 8002692:	4b17      	ldr	r3, [pc, #92]	@ (80026f0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002694:	429a      	cmp	r2, r3
 8002696:	d80a      	bhi.n	80026ae <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800269c:	089b      	lsrs	r3, r3, #2
 800269e:	009b      	lsls	r3, r3, #2
 80026a0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80026a4:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 80026a8:	687a      	ldr	r2, [r7, #4]
 80026aa:	6493      	str	r3, [r2, #72]	@ 0x48
 80026ac:	e007      	b.n	80026be <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026b2:	089b      	lsrs	r3, r3, #2
 80026b4:	009a      	lsls	r2, r3, #2
 80026b6:	4b0f      	ldr	r3, [pc, #60]	@ (80026f4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80026b8:	4413      	add	r3, r2
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	3b08      	subs	r3, #8
 80026c6:	4a0c      	ldr	r2, [pc, #48]	@ (80026f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80026c8:	fba2 2303 	umull	r2, r3, r2, r3
 80026cc:	091b      	lsrs	r3, r3, #4
 80026ce:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	4a0a      	ldr	r2, [pc, #40]	@ (80026fc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80026d4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	f003 031f 	and.w	r3, r3, #31
 80026dc:	2201      	movs	r2, #1
 80026de:	409a      	lsls	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	40020407 	.word	0x40020407
 80026f4:	4002081c 	.word	0x4002081c
 80026f8:	cccccccd 	.word	0xcccccccd
 80026fc:	40020880 	.word	0x40020880

08002700 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	685b      	ldr	r3, [r3, #4]
 800270c:	b2db      	uxtb	r3, r3
 800270e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002710:	68fa      	ldr	r2, [r7, #12]
 8002712:	4b0b      	ldr	r3, [pc, #44]	@ (8002740 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002714:	4413      	add	r3, r2
 8002716:	009b      	lsls	r3, r3, #2
 8002718:	461a      	mov	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	4a08      	ldr	r2, [pc, #32]	@ (8002744 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002722:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	3b01      	subs	r3, #1
 8002728:	f003 0303 	and.w	r3, r3, #3
 800272c:	2201      	movs	r2, #1
 800272e:	409a      	lsls	r2, r3
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002734:	bf00      	nop
 8002736:	3714      	adds	r7, #20
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr
 8002740:	1000823f 	.word	0x1000823f
 8002744:	40020940 	.word	0x40020940

08002748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002752:	2300      	movs	r3, #0
 8002754:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002756:	e166      	b.n	8002a26 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	2101      	movs	r1, #1
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	fa01 f303 	lsl.w	r3, r1, r3
 8002764:	4013      	ands	r3, r2
 8002766:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2b00      	cmp	r3, #0
 800276c:	f000 8158 	beq.w	8002a20 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 0303 	and.w	r3, r3, #3
 8002778:	2b01      	cmp	r3, #1
 800277a:	d005      	beq.n	8002788 <HAL_GPIO_Init+0x40>
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d130      	bne.n	80027ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	2203      	movs	r2, #3
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	4013      	ands	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	68da      	ldr	r2, [r3, #12]
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027be:	2201      	movs	r2, #1
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43db      	mvns	r3, r3
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	4013      	ands	r3, r2
 80027cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	091b      	lsrs	r3, r3, #4
 80027d4:	f003 0201 	and.w	r2, r3, #1
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	fa02 f303 	lsl.w	r3, r2, r3
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d017      	beq.n	8002826 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	2203      	movs	r2, #3
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	43db      	mvns	r3, r3
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	4013      	ands	r3, r2
 800280c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d123      	bne.n	800287a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	08da      	lsrs	r2, r3, #3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	3208      	adds	r2, #8
 800283a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800283e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	f003 0307 	and.w	r3, r3, #7
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	220f      	movs	r2, #15
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43db      	mvns	r3, r3
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	4013      	ands	r3, r2
 8002854:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	691a      	ldr	r2, [r3, #16]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f003 0307 	and.w	r3, r3, #7
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	4313      	orrs	r3, r2
 800286a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	08da      	lsrs	r2, r3, #3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	3208      	adds	r2, #8
 8002874:	6939      	ldr	r1, [r7, #16]
 8002876:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	2203      	movs	r2, #3
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	43db      	mvns	r3, r3
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	4013      	ands	r3, r2
 8002890:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f003 0203 	and.w	r2, r3, #3
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	693a      	ldr	r2, [r7, #16]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f000 80b2 	beq.w	8002a20 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028bc:	4b61      	ldr	r3, [pc, #388]	@ (8002a44 <HAL_GPIO_Init+0x2fc>)
 80028be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028c0:	4a60      	ldr	r2, [pc, #384]	@ (8002a44 <HAL_GPIO_Init+0x2fc>)
 80028c2:	f043 0301 	orr.w	r3, r3, #1
 80028c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80028c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002a44 <HAL_GPIO_Init+0x2fc>)
 80028ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028d4:	4a5c      	ldr	r2, [pc, #368]	@ (8002a48 <HAL_GPIO_Init+0x300>)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	089b      	lsrs	r3, r3, #2
 80028da:	3302      	adds	r3, #2
 80028dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f003 0303 	and.w	r3, r3, #3
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	220f      	movs	r2, #15
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	4013      	ands	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028fe:	d02b      	beq.n	8002958 <HAL_GPIO_Init+0x210>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a52      	ldr	r2, [pc, #328]	@ (8002a4c <HAL_GPIO_Init+0x304>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d025      	beq.n	8002954 <HAL_GPIO_Init+0x20c>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a51      	ldr	r2, [pc, #324]	@ (8002a50 <HAL_GPIO_Init+0x308>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d01f      	beq.n	8002950 <HAL_GPIO_Init+0x208>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a50      	ldr	r2, [pc, #320]	@ (8002a54 <HAL_GPIO_Init+0x30c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d019      	beq.n	800294c <HAL_GPIO_Init+0x204>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a4f      	ldr	r2, [pc, #316]	@ (8002a58 <HAL_GPIO_Init+0x310>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d013      	beq.n	8002948 <HAL_GPIO_Init+0x200>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4a4e      	ldr	r2, [pc, #312]	@ (8002a5c <HAL_GPIO_Init+0x314>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d00d      	beq.n	8002944 <HAL_GPIO_Init+0x1fc>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a4d      	ldr	r2, [pc, #308]	@ (8002a60 <HAL_GPIO_Init+0x318>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d007      	beq.n	8002940 <HAL_GPIO_Init+0x1f8>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a4c      	ldr	r2, [pc, #304]	@ (8002a64 <HAL_GPIO_Init+0x31c>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d101      	bne.n	800293c <HAL_GPIO_Init+0x1f4>
 8002938:	2307      	movs	r3, #7
 800293a:	e00e      	b.n	800295a <HAL_GPIO_Init+0x212>
 800293c:	2308      	movs	r3, #8
 800293e:	e00c      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002940:	2306      	movs	r3, #6
 8002942:	e00a      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002944:	2305      	movs	r3, #5
 8002946:	e008      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002948:	2304      	movs	r3, #4
 800294a:	e006      	b.n	800295a <HAL_GPIO_Init+0x212>
 800294c:	2303      	movs	r3, #3
 800294e:	e004      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002950:	2302      	movs	r3, #2
 8002952:	e002      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002954:	2301      	movs	r3, #1
 8002956:	e000      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002958:	2300      	movs	r3, #0
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	f002 0203 	and.w	r2, r2, #3
 8002960:	0092      	lsls	r2, r2, #2
 8002962:	4093      	lsls	r3, r2
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	4313      	orrs	r3, r2
 8002968:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800296a:	4937      	ldr	r1, [pc, #220]	@ (8002a48 <HAL_GPIO_Init+0x300>)
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	089b      	lsrs	r3, r3, #2
 8002970:	3302      	adds	r3, #2
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002978:	4b3b      	ldr	r3, [pc, #236]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	43db      	mvns	r3, r3
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	4013      	ands	r3, r2
 8002986:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002994:	693a      	ldr	r2, [r7, #16]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	4313      	orrs	r3, r2
 800299a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800299c:	4a32      	ldr	r2, [pc, #200]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029a2:	4b31      	ldr	r3, [pc, #196]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	4013      	ands	r3, r2
 80029b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029c6:	4a28      	ldr	r2, [pc, #160]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029cc:	4b26      	ldr	r3, [pc, #152]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	4013      	ands	r3, r2
 80029da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029f0:	4a1d      	ldr	r2, [pc, #116]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80029f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	43db      	mvns	r3, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a1a:	4a13      	ldr	r2, [pc, #76]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	3301      	adds	r3, #1
 8002a24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f47f ae91 	bne.w	8002758 <HAL_GPIO_Init+0x10>
  }
}
 8002a36:	bf00      	nop
 8002a38:	bf00      	nop
 8002a3a:	371c      	adds	r7, #28
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	40021000 	.word	0x40021000
 8002a48:	40010000 	.word	0x40010000
 8002a4c:	48000400 	.word	0x48000400
 8002a50:	48000800 	.word	0x48000800
 8002a54:	48000c00 	.word	0x48000c00
 8002a58:	48001000 	.word	0x48001000
 8002a5c:	48001400 	.word	0x48001400
 8002a60:	48001800 	.word	0x48001800
 8002a64:	48001c00 	.word	0x48001c00
 8002a68:	40010400 	.word	0x40010400

08002a6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	460b      	mov	r3, r1
 8002a76:	807b      	strh	r3, [r7, #2]
 8002a78:	4613      	mov	r3, r2
 8002a7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a7c:	787b      	ldrb	r3, [r7, #1]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d003      	beq.n	8002a8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002a82:	887a      	ldrh	r2, [r7, #2]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002a88:	e002      	b.n	8002a90 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002a8a:	887a      	ldrh	r2, [r7, #2]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b082      	sub	sp, #8
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002aa6:	4b08      	ldr	r3, [pc, #32]	@ (8002ac8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002aa8:	695a      	ldr	r2, [r3, #20]
 8002aaa:	88fb      	ldrh	r3, [r7, #6]
 8002aac:	4013      	ands	r3, r2
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d006      	beq.n	8002ac0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ab2:	4a05      	ldr	r2, [pc, #20]	@ (8002ac8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ab4:	88fb      	ldrh	r3, [r7, #6]
 8002ab6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002ab8:	88fb      	ldrh	r3, [r7, #6]
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7ff f8d8 	bl	8001c70 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ac0:	bf00      	nop
 8002ac2:	3708      	adds	r7, #8
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40010400 	.word	0x40010400

08002acc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b082      	sub	sp, #8
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e08d      	b.n	8002bfa <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ae4:	b2db      	uxtb	r3, r3
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d106      	bne.n	8002af8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	2200      	movs	r2, #0
 8002aee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002af2:	6878      	ldr	r0, [r7, #4]
 8002af4:	f7fe fe10 	bl	8001718 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2224      	movs	r2, #36	@ 0x24
 8002afc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f022 0201 	bic.w	r2, r2, #1
 8002b0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	685a      	ldr	r2, [r3, #4]
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b1c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b2c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d107      	bne.n	8002b46 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	689a      	ldr	r2, [r3, #8]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b42:	609a      	str	r2, [r3, #8]
 8002b44:	e006      	b.n	8002b54 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	689a      	ldr	r2, [r3, #8]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002b52:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	68db      	ldr	r3, [r3, #12]
 8002b58:	2b02      	cmp	r3, #2
 8002b5a:	d108      	bne.n	8002b6e <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	685a      	ldr	r2, [r3, #4]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b6a:	605a      	str	r2, [r3, #4]
 8002b6c:	e007      	b.n	8002b7e <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b7c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	687a      	ldr	r2, [r7, #4]
 8002b86:	6812      	ldr	r2, [r2, #0]
 8002b88:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002b8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002b90:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	68da      	ldr	r2, [r3, #12]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ba0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	691a      	ldr	r2, [r3, #16]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	695b      	ldr	r3, [r3, #20]
 8002baa:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	699b      	ldr	r3, [r3, #24]
 8002bb2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	430a      	orrs	r2, r1
 8002bba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	69d9      	ldr	r1, [r3, #28]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a1a      	ldr	r2, [r3, #32]
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	681a      	ldr	r2, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0201 	orr.w	r2, r2, #1
 8002bda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2220      	movs	r2, #32
 8002be6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
	...

08002c04 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b08a      	sub	sp, #40	@ 0x28
 8002c08:	af02      	add	r7, sp, #8
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	607a      	str	r2, [r7, #4]
 8002c0e:	461a      	mov	r2, r3
 8002c10:	460b      	mov	r3, r1
 8002c12:	817b      	strh	r3, [r7, #10]
 8002c14:	4613      	mov	r3, r2
 8002c16:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	2b20      	cmp	r3, #32
 8002c26:	f040 80ef 	bne.w	8002e08 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	699b      	ldr	r3, [r3, #24]
 8002c30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c34:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c38:	d101      	bne.n	8002c3e <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	e0e5      	b.n	8002e0a <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d101      	bne.n	8002c4c <HAL_I2C_Master_Transmit_DMA+0x48>
 8002c48:	2302      	movs	r3, #2
 8002c4a:	e0de      	b.n	8002e0a <HAL_I2C_Master_Transmit_DMA+0x206>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	2221      	movs	r2, #33	@ 0x21
 8002c58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2210      	movs	r2, #16
 8002c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	2200      	movs	r2, #0
 8002c68:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	687a      	ldr	r2, [r7, #4]
 8002c6e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	893a      	ldrh	r2, [r7, #8]
 8002c74:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	4a66      	ldr	r2, [pc, #408]	@ (8002e14 <HAL_I2C_Master_Transmit_DMA+0x210>)
 8002c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	4a66      	ldr	r2, [pc, #408]	@ (8002e18 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8002c80:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	2bff      	cmp	r3, #255	@ 0xff
 8002c8a:	d906      	bls.n	8002c9a <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	22ff      	movs	r2, #255	@ 0xff
 8002c90:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002c92:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c96:	61fb      	str	r3, [r7, #28]
 8002c98:	e007      	b.n	8002caa <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c9e:	b29a      	uxth	r2, r3
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002ca4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ca8:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d01a      	beq.n	8002ce8 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb6:	781a      	ldrb	r2, [r3, #0]
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc2:	1c5a      	adds	r2, r3, #1
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ccc:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	3b01      	subs	r3, #1
 8002cd6:	b29a      	uxth	r2, r3
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ce0:	3b01      	subs	r3, #1
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d074      	beq.n	8002dda <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d022      	beq.n	8002d3e <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cfc:	4a47      	ldr	r2, [pc, #284]	@ (8002e1c <HAL_I2C_Master_Transmit_DMA+0x218>)
 8002cfe:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d04:	4a46      	ldr	r2, [pc, #280]	@ (8002e20 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8002d06:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d14:	2200      	movs	r2, #0
 8002d16:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d20:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002d28:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002d2e:	f7ff fa77 	bl	8002220 <HAL_DMA_Start_IT>
 8002d32:	4603      	mov	r3, r0
 8002d34:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002d36:	7dfb      	ldrb	r3, [r7, #23]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d13a      	bne.n	8002db2 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8002d3c:	e013      	b.n	8002d66 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2220      	movs	r2, #32
 8002d42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	2200      	movs	r2, #0
 8002d4a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d52:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8002d62:	2301      	movs	r3, #1
 8002d64:	e051      	b.n	8002e0a <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	b2da      	uxtb	r2, r3
 8002d70:	8979      	ldrh	r1, [r7, #10]
 8002d72:	4b2c      	ldr	r3, [pc, #176]	@ (8002e24 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f001 fec9 	bl	8004b10 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002d98:	2110      	movs	r1, #16
 8002d9a:	68f8      	ldr	r0, [r7, #12]
 8002d9c:	f001 feea 	bl	8004b74 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	681a      	ldr	r2, [r3, #0]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002dae:	601a      	str	r2, [r3, #0]
 8002db0:	e028      	b.n	8002e04 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	2220      	movs	r2, #32
 8002db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc6:	f043 0210 	orr.w	r2, r3, #16
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e017      	b.n	8002e0a <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	4a12      	ldr	r2, [pc, #72]	@ (8002e28 <HAL_I2C_Master_Transmit_DMA+0x224>)
 8002dde:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8002de0:	69bb      	ldr	r3, [r7, #24]
 8002de2:	b2da      	uxtb	r2, r3
 8002de4:	8979      	ldrh	r1, [r7, #10]
 8002de6:	4b0f      	ldr	r3, [pc, #60]	@ (8002e24 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8002de8:	9300      	str	r3, [sp, #0]
 8002dea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002dee:	68f8      	ldr	r0, [r7, #12]
 8002df0:	f001 fe8e 	bl	8004b10 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	2200      	movs	r2, #0
 8002df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002dfc:	2101      	movs	r1, #1
 8002dfe:	68f8      	ldr	r0, [r7, #12]
 8002e00:	f001 feb8 	bl	8004b74 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8002e04:	2300      	movs	r3, #0
 8002e06:	e000      	b.n	8002e0a <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002e08:	2302      	movs	r3, #2
  }
}
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	3720      	adds	r7, #32
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd80      	pop	{r7, pc}
 8002e12:	bf00      	nop
 8002e14:	ffff0000 	.word	0xffff0000
 8002e18:	08003935 	.word	0x08003935
 8002e1c:	0800495f 	.word	0x0800495f
 8002e20:	08004aa7 	.word	0x08004aa7
 8002e24:	80002000 	.word	0x80002000
 8002e28:	080034a9 	.word	0x080034a9

08002e2c <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b088      	sub	sp, #32
 8002e30:	af02      	add	r7, sp, #8
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	607a      	str	r2, [r7, #4]
 8002e36:	461a      	mov	r2, r3
 8002e38:	460b      	mov	r3, r1
 8002e3a:	817b      	strh	r3, [r7, #10]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	2b20      	cmp	r3, #32
 8002e4a:	f040 80cd 	bne.w	8002fe8 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e5c:	d101      	bne.n	8002e62 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8002e5e:	2302      	movs	r3, #2
 8002e60:	e0c3      	b.n	8002fea <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e68:	2b01      	cmp	r3, #1
 8002e6a:	d101      	bne.n	8002e70 <HAL_I2C_Master_Receive_DMA+0x44>
 8002e6c:	2302      	movs	r3, #2
 8002e6e:	e0bc      	b.n	8002fea <HAL_I2C_Master_Receive_DMA+0x1be>
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	2201      	movs	r2, #1
 8002e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	2222      	movs	r2, #34	@ 0x22
 8002e7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2210      	movs	r2, #16
 8002e84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	893a      	ldrh	r2, [r7, #8]
 8002e98:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	4a55      	ldr	r2, [pc, #340]	@ (8002ff4 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8002e9e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	4a55      	ldr	r2, [pc, #340]	@ (8002ff8 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8002ea4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	2bff      	cmp	r3, #255	@ 0xff
 8002eae:	d906      	bls.n	8002ebe <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = 1U;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002eb6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002eba:	617b      	str	r3, [r7, #20]
 8002ebc:	e007      	b.n	8002ece <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec2:	b29a      	uxth	r2, r3
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002ec8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002ecc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d070      	beq.n	8002fb8 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d020      	beq.n	8002f20 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee2:	4a46      	ldr	r2, [pc, #280]	@ (8002ffc <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8002ee4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eea:	4a45      	ldr	r2, [pc, #276]	@ (8003000 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8002eec:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002efa:	2200      	movs	r2, #0
 8002efc:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	3324      	adds	r3, #36	@ 0x24
 8002f08:	4619      	mov	r1, r3
 8002f0a:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002f10:	f7ff f986 	bl	8002220 <HAL_DMA_Start_IT>
 8002f14:	4603      	mov	r3, r0
 8002f16:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002f18:	7cfb      	ldrb	r3, [r7, #19]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d138      	bne.n	8002f90 <HAL_I2C_Master_Receive_DMA+0x164>
 8002f1e:	e013      	b.n	8002f48 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2220      	movs	r2, #32
 8002f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f34:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e050      	b.n	8002fea <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f4c:	b2da      	uxtb	r2, r3
 8002f4e:	8979      	ldrh	r1, [r7, #10]
 8002f50:	4b2c      	ldr	r3, [pc, #176]	@ (8003004 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	697b      	ldr	r3, [r7, #20]
 8002f56:	68f8      	ldr	r0, [r7, #12]
 8002f58:	f001 fdda 	bl	8004b10 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f60:	b29a      	uxth	r2, r3
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f66:	1ad3      	subs	r3, r2, r3
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002f76:	2110      	movs	r1, #16
 8002f78:	68f8      	ldr	r0, [r7, #12]
 8002f7a:	f001 fdfb 	bl	8004b74 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681a      	ldr	r2, [r3, #0]
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002f8c:	601a      	str	r2, [r3, #0]
 8002f8e:	e029      	b.n	8002fe4 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2220      	movs	r2, #32
 8002f94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa4:	f043 0210 	orr.w	r2, r3, #16
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e018      	b.n	8002fea <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	4a13      	ldr	r2, [pc, #76]	@ (8003008 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8002fbc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	8979      	ldrh	r1, [r7, #10]
 8002fc6:	4b0f      	ldr	r3, [pc, #60]	@ (8003004 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f001 fd9e 	bl	8004b10 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002fdc:	2102      	movs	r1, #2
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f001 fdc8 	bl	8004b74 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
 8002fe6:	e000      	b.n	8002fea <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8002fe8:	2302      	movs	r3, #2
  }
}
 8002fea:	4618      	mov	r0, r3
 8002fec:	3718      	adds	r7, #24
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	ffff0000 	.word	0xffff0000
 8002ff8:	08003935 	.word	0x08003935
 8002ffc:	080049f5 	.word	0x080049f5
 8003000:	08004aa7 	.word	0x08004aa7
 8003004:	80002400 	.word	0x80002400
 8003008:	080034a9 	.word	0x080034a9

0800300c <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 800300c:	b580      	push	{r7, lr}
 800300e:	b088      	sub	sp, #32
 8003010:	af02      	add	r7, sp, #8
 8003012:	60f8      	str	r0, [r7, #12]
 8003014:	4608      	mov	r0, r1
 8003016:	4611      	mov	r1, r2
 8003018:	461a      	mov	r2, r3
 800301a:	4603      	mov	r3, r0
 800301c:	817b      	strh	r3, [r7, #10]
 800301e:	460b      	mov	r3, r1
 8003020:	813b      	strh	r3, [r7, #8]
 8003022:	4613      	mov	r3, r2
 8003024:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800302c:	b2db      	uxtb	r3, r3
 800302e:	2b20      	cmp	r3, #32
 8003030:	f040 80c3 	bne.w	80031ba <HAL_I2C_Mem_Write_DMA+0x1ae>
  {
    if ((pData == NULL) || (Size == 0U))
 8003034:	6a3b      	ldr	r3, [r7, #32]
 8003036:	2b00      	cmp	r3, #0
 8003038:	d002      	beq.n	8003040 <HAL_I2C_Mem_Write_DMA+0x34>
 800303a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800303c:	2b00      	cmp	r3, #0
 800303e:	d105      	bne.n	800304c <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003046:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e0b7      	b.n	80031bc <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	699b      	ldr	r3, [r3, #24]
 8003052:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003056:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800305a:	d101      	bne.n	8003060 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 800305c:	2302      	movs	r3, #2
 800305e:	e0ad      	b.n	80031bc <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003066:	2b01      	cmp	r3, #1
 8003068:	d101      	bne.n	800306e <HAL_I2C_Mem_Write_DMA+0x62>
 800306a:	2302      	movs	r3, #2
 800306c:	e0a6      	b.n	80031bc <HAL_I2C_Mem_Write_DMA+0x1b0>
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2201      	movs	r2, #1
 8003072:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	2221      	movs	r2, #33	@ 0x21
 800307a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2240      	movs	r2, #64	@ 0x40
 8003082:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	6a3a      	ldr	r2, [r7, #32]
 8003090:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003096:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	4a4a      	ldr	r2, [pc, #296]	@ (80031c4 <HAL_I2C_Mem_Write_DMA+0x1b8>)
 800309c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	4a49      	ldr	r2, [pc, #292]	@ (80031c8 <HAL_I2C_Mem_Write_DMA+0x1bc>)
 80030a2:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 80030a4:	897a      	ldrh	r2, [r7, #10]
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	2bff      	cmp	r3, #255	@ 0xff
 80030b2:	d903      	bls.n	80030bc <HAL_I2C_Mem_Write_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	22ff      	movs	r2, #255	@ 0xff
 80030b8:	851a      	strh	r2, [r3, #40]	@ 0x28
 80030ba:	e004      	b.n	80030c6 <HAL_I2C_Mem_Write_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030c6:	88fb      	ldrh	r3, [r7, #6]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d109      	bne.n	80030e0 <HAL_I2C_Mem_Write_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80030cc:	893b      	ldrh	r3, [r7, #8]
 80030ce:	b2da      	uxtb	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f04f 32ff 	mov.w	r2, #4294967295
 80030dc:	651a      	str	r2, [r3, #80]	@ 0x50
 80030de:	e00b      	b.n	80030f8 <HAL_I2C_Mem_Write_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80030e0:	893b      	ldrh	r3, [r7, #8]
 80030e2:	0a1b      	lsrs	r3, r3, #8
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	b2da      	uxtb	r2, r3
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 80030ee:	893b      	ldrh	r3, [r7, #8]
 80030f0:	b2db      	uxtb	r3, r3
 80030f2:	461a      	mov	r2, r3
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmatx != NULL)
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d020      	beq.n	8003142 <HAL_I2C_Mem_Write_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003104:	4a31      	ldr	r2, [pc, #196]	@ (80031cc <HAL_I2C_Mem_Write_DMA+0x1c0>)
 8003106:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800310c:	4a30      	ldr	r2, [pc, #192]	@ (80031d0 <HAL_I2C_Mem_Write_DMA+0x1c4>)
 800310e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003114:	2200      	movs	r2, #0
 8003116:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800311c:	2200      	movs	r2, #0
 800311e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003124:	6a39      	ldr	r1, [r7, #32]
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	3328      	adds	r3, #40	@ 0x28
 800312c:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8003132:	f7ff f875 	bl	8002220 <HAL_DMA_Start_IT>
 8003136:	4603      	mov	r3, r0
 8003138:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800313a:	7dfb      	ldrb	r3, [r7, #23]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d128      	bne.n	8003192 <HAL_I2C_Mem_Write_DMA+0x186>
 8003140:	e013      	b.n	800316a <HAL_I2C_Mem_Write_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2220      	movs	r2, #32
 8003146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003156:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e028      	b.n	80031bc <HAL_I2C_Mem_Write_DMA+0x1b0>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800316a:	88fb      	ldrh	r3, [r7, #6]
 800316c:	b2da      	uxtb	r2, r3
 800316e:	8979      	ldrh	r1, [r7, #10]
 8003170:	4b18      	ldr	r3, [pc, #96]	@ (80031d4 <HAL_I2C_Mem_Write_DMA+0x1c8>)
 8003172:	9300      	str	r3, [sp, #0]
 8003174:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003178:	68f8      	ldr	r0, [r7, #12]
 800317a:	f001 fcc9 	bl	8004b10 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003186:	2101      	movs	r1, #1
 8003188:	68f8      	ldr	r0, [r7, #12]
 800318a:	f001 fcf3 	bl	8004b74 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 800318e:	2300      	movs	r3, #0
 8003190:	e014      	b.n	80031bc <HAL_I2C_Mem_Write_DMA+0x1b0>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2220      	movs	r2, #32
 8003196:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031a6:	f043 0210 	orr.w	r2, r3, #16
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2200      	movs	r2, #0
 80031b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e000      	b.n	80031bc <HAL_I2C_Mem_Write_DMA+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 80031ba:	2302      	movs	r3, #2
  }
}
 80031bc:	4618      	mov	r0, r3
 80031be:	3718      	adds	r7, #24
 80031c0:	46bd      	mov	sp, r7
 80031c2:	bd80      	pop	{r7, pc}
 80031c4:	ffff0000 	.word	0xffff0000
 80031c8:	08003b39 	.word	0x08003b39
 80031cc:	0800495f 	.word	0x0800495f
 80031d0:	08004aa7 	.word	0x08004aa7
 80031d4:	80002000 	.word	0x80002000

080031d8 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b088      	sub	sp, #32
 80031dc:	af02      	add	r7, sp, #8
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	4608      	mov	r0, r1
 80031e2:	4611      	mov	r1, r2
 80031e4:	461a      	mov	r2, r3
 80031e6:	4603      	mov	r3, r0
 80031e8:	817b      	strh	r3, [r7, #10]
 80031ea:	460b      	mov	r3, r1
 80031ec:	813b      	strh	r3, [r7, #8]
 80031ee:	4613      	mov	r3, r2
 80031f0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b20      	cmp	r3, #32
 80031fc:	f040 80c2 	bne.w	8003384 <HAL_I2C_Mem_Read_DMA+0x1ac>
  {
    if ((pData == NULL) || (Size == 0U))
 8003200:	6a3b      	ldr	r3, [r7, #32]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d002      	beq.n	800320c <HAL_I2C_Mem_Read_DMA+0x34>
 8003206:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003208:	2b00      	cmp	r3, #0
 800320a:	d105      	bne.n	8003218 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003212:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e0b6      	b.n	8003386 <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	699b      	ldr	r3, [r3, #24]
 800321e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003222:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003226:	d101      	bne.n	800322c <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8003228:	2302      	movs	r3, #2
 800322a:	e0ac      	b.n	8003386 <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003232:	2b01      	cmp	r3, #1
 8003234:	d101      	bne.n	800323a <HAL_I2C_Mem_Read_DMA+0x62>
 8003236:	2302      	movs	r3, #2
 8003238:	e0a5      	b.n	8003386 <HAL_I2C_Mem_Read_DMA+0x1ae>
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	2201      	movs	r2, #1
 800323e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2222      	movs	r2, #34	@ 0x22
 8003246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	2240      	movs	r2, #64	@ 0x40
 800324e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2200      	movs	r2, #0
 8003256:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	6a3a      	ldr	r2, [r7, #32]
 800325c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003262:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	4a4a      	ldr	r2, [pc, #296]	@ (8003390 <HAL_I2C_Mem_Read_DMA+0x1b8>)
 8003268:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	4a49      	ldr	r2, [pc, #292]	@ (8003394 <HAL_I2C_Mem_Read_DMA+0x1bc>)
 800326e:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8003270:	897a      	ldrh	r2, [r7, #10]
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800327a:	b29b      	uxth	r3, r3
 800327c:	2bff      	cmp	r3, #255	@ 0xff
 800327e:	d903      	bls.n	8003288 <HAL_I2C_Mem_Read_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	22ff      	movs	r2, #255	@ 0xff
 8003284:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003286:	e004      	b.n	8003292 <HAL_I2C_Mem_Read_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800328c:	b29a      	uxth	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003292:	88fb      	ldrh	r3, [r7, #6]
 8003294:	2b01      	cmp	r3, #1
 8003296:	d109      	bne.n	80032ac <HAL_I2C_Mem_Read_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003298:	893b      	ldrh	r3, [r7, #8]
 800329a:	b2da      	uxtb	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	f04f 32ff 	mov.w	r2, #4294967295
 80032a8:	651a      	str	r2, [r3, #80]	@ 0x50
 80032aa:	e00b      	b.n	80032c4 <HAL_I2C_Mem_Read_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80032ac:	893b      	ldrh	r3, [r7, #8]
 80032ae:	0a1b      	lsrs	r3, r3, #8
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	b2da      	uxtb	r2, r3
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 80032ba:	893b      	ldrh	r3, [r7, #8]
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	461a      	mov	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d020      	beq.n	800330e <HAL_I2C_Mem_Read_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d0:	4a31      	ldr	r2, [pc, #196]	@ (8003398 <HAL_I2C_Mem_Read_DMA+0x1c0>)
 80032d2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d8:	4a30      	ldr	r2, [pc, #192]	@ (800339c <HAL_I2C_Mem_Read_DMA+0x1c4>)
 80032da:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032e0:	2200      	movs	r2, #0
 80032e2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032e8:	2200      	movs	r2, #0
 80032ea:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	3324      	adds	r3, #36	@ 0x24
 80032f6:	4619      	mov	r1, r3
 80032f8:	6a3a      	ldr	r2, [r7, #32]
                                       hi2c->XferSize);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 80032fe:	f7fe ff8f 	bl	8002220 <HAL_DMA_Start_IT>
 8003302:	4603      	mov	r3, r0
 8003304:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8003306:	7dfb      	ldrb	r3, [r7, #23]
 8003308:	2b00      	cmp	r3, #0
 800330a:	d127      	bne.n	800335c <HAL_I2C_Mem_Read_DMA+0x184>
 800330c:	e013      	b.n	8003336 <HAL_I2C_Mem_Read_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	2220      	movs	r2, #32
 8003312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003322:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003332:	2301      	movs	r3, #1
 8003334:	e027      	b.n	8003386 <HAL_I2C_Mem_Read_DMA+0x1ae>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003336:	88fb      	ldrh	r3, [r7, #6]
 8003338:	b2da      	uxtb	r2, r3
 800333a:	8979      	ldrh	r1, [r7, #10]
 800333c:	4b18      	ldr	r3, [pc, #96]	@ (80033a0 <HAL_I2C_Mem_Read_DMA+0x1c8>)
 800333e:	9300      	str	r3, [sp, #0]
 8003340:	2300      	movs	r3, #0
 8003342:	68f8      	ldr	r0, [r7, #12]
 8003344:	f001 fbe4 	bl	8004b10 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	2200      	movs	r2, #0
 800334c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003350:	2101      	movs	r1, #1
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f001 fc0e 	bl	8004b74 <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8003358:	2300      	movs	r3, #0
 800335a:	e014      	b.n	8003386 <HAL_I2C_Mem_Read_DMA+0x1ae>
      hi2c->State     = HAL_I2C_STATE_READY;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2220      	movs	r2, #32
 8003360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003370:	f043 0210 	orr.w	r2, r3, #16
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	2200      	movs	r2, #0
 800337c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e000      	b.n	8003386 <HAL_I2C_Mem_Read_DMA+0x1ae>
  }
  else
  {
    return HAL_BUSY;
 8003384:	2302      	movs	r3, #2
  }
}
 8003386:	4618      	mov	r0, r3
 8003388:	3718      	adds	r7, #24
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	ffff0000 	.word	0xffff0000
 8003394:	08003b39 	.word	0x08003b39
 8003398:	080049f5 	.word	0x080049f5
 800339c:	08004aa7 	.word	0x08004aa7
 80033a0:	80002000 	.word	0x80002000

080033a4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b084      	sub	sp, #16
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699b      	ldr	r3, [r3, #24]
 80033b2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d005      	beq.n	80033d0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033c8:	68ba      	ldr	r2, [r7, #8]
 80033ca:	68f9      	ldr	r1, [r7, #12]
 80033cc:	6878      	ldr	r0, [r7, #4]
 80033ce:	4798      	blx	r3
  }
}
 80033d0:	bf00      	nop
 80033d2:	3710      	adds	r7, #16
 80033d4:	46bd      	mov	sp, r7
 80033d6:	bd80      	pop	{r7, pc}

080033d8 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80033d8:	b480      	push	{r7}
 80033da:	b083      	sub	sp, #12
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80033e0:	bf00      	nop
 80033e2:	370c      	adds	r7, #12
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80033ec:	b480      	push	{r7}
 80033ee:	b083      	sub	sp, #12
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80033f4:	bf00      	nop
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003408:	bf00      	nop
 800340a:	370c      	adds	r7, #12
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr

08003414 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800341c:	bf00      	nop
 800341e:	370c      	adds	r7, #12
 8003420:	46bd      	mov	sp, r7
 8003422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003426:	4770      	bx	lr

08003428 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003428:	b480      	push	{r7}
 800342a:	b083      	sub	sp, #12
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
 8003430:	460b      	mov	r3, r1
 8003432:	70fb      	strb	r3, [r7, #3]
 8003434:	4613      	mov	r3, r2
 8003436:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003438:	bf00      	nop
 800343a:	370c      	adds	r7, #12
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr

08003444 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003444:	b480      	push	{r7}
 8003446:	b083      	sub	sp, #12
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800344c:	bf00      	nop
 800344e:	370c      	adds	r7, #12
 8003450:	46bd      	mov	sp, r7
 8003452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003456:	4770      	bx	lr

08003458 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003458:	b480      	push	{r7}
 800345a:	b083      	sub	sp, #12
 800345c:	af00      	add	r7, sp, #0
 800345e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003460:	bf00      	nop
 8003462:	370c      	adds	r7, #12
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr

0800346c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800346c:	b480      	push	{r7}
 800346e:	b083      	sub	sp, #12
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003480:	b480      	push	{r7}
 8003482:	b083      	sub	sp, #12
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003488:	bf00      	nop
 800348a:	370c      	adds	r7, #12
 800348c:	46bd      	mov	sp, r7
 800348e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003492:	4770      	bx	lr

08003494 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003494:	b480      	push	{r7}
 8003496:	b083      	sub	sp, #12
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800349c:	bf00      	nop
 800349e:	370c      	adds	r7, #12
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr

080034a8 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b088      	sub	sp, #32
 80034ac:	af02      	add	r7, sp, #8
 80034ae:	60f8      	str	r0, [r7, #12]
 80034b0:	60b9      	str	r1, [r7, #8]
 80034b2:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d101      	bne.n	80034c6 <I2C_Master_ISR_IT+0x1e>
 80034c2:	2302      	movs	r3, #2
 80034c4:	e12e      	b.n	8003724 <I2C_Master_ISR_IT+0x27c>
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2201      	movs	r2, #1
 80034ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	091b      	lsrs	r3, r3, #4
 80034d2:	f003 0301 	and.w	r3, r3, #1
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d013      	beq.n	8003502 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	091b      	lsrs	r3, r3, #4
 80034de:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d00d      	beq.n	8003502 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	2210      	movs	r2, #16
 80034ec:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f2:	f043 0204 	orr.w	r2, r3, #4
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f001 fa0b 	bl	8004916 <I2C_Flush_TXDR>
 8003500:	e0fb      	b.n	80036fa <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	089b      	lsrs	r3, r3, #2
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d023      	beq.n	8003556 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	089b      	lsrs	r3, r3, #2
 8003512:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003516:	2b00      	cmp	r3, #0
 8003518:	d01d      	beq.n	8003556 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	f023 0304 	bic.w	r3, r3, #4
 8003520:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352c:	b2d2      	uxtb	r2, r2
 800352e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003534:	1c5a      	adds	r2, r3, #1
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800353e:	3b01      	subs	r3, #1
 8003540:	b29a      	uxth	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800354a:	b29b      	uxth	r3, r3
 800354c:	3b01      	subs	r3, #1
 800354e:	b29a      	uxth	r2, r3
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003554:	e0d1      	b.n	80036fa <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	099b      	lsrs	r3, r3, #6
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b00      	cmp	r3, #0
 8003560:	d12a      	bne.n	80035b8 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	085b      	lsrs	r3, r3, #1
 8003566:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 800356a:	2b00      	cmp	r3, #0
 800356c:	d024      	beq.n	80035b8 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	085b      	lsrs	r3, r3, #1
 8003572:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003576:	2b00      	cmp	r3, #0
 8003578:	d01e      	beq.n	80035b8 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357e:	b29b      	uxth	r3, r3
 8003580:	2b00      	cmp	r3, #0
 8003582:	f000 80ba 	beq.w	80036fa <I2C_Master_ISR_IT+0x252>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800358a:	781a      	ldrb	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003596:	1c5a      	adds	r2, r3, #1
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035a0:	3b01      	subs	r3, #1
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035ac:	b29b      	uxth	r3, r3
 80035ae:	3b01      	subs	r3, #1
 80035b0:	b29a      	uxth	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 80035b6:	e0a0      	b.n	80036fa <I2C_Master_ISR_IT+0x252>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	09db      	lsrs	r3, r3, #7
 80035bc:	f003 0301 	and.w	r3, r3, #1
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d06b      	beq.n	800369c <I2C_Master_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	099b      	lsrs	r3, r3, #6
 80035c8:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d065      	beq.n	800369c <I2C_Master_ISR_IT+0x1f4>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d4:	b29b      	uxth	r3, r3
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d04e      	beq.n	8003678 <I2C_Master_ISR_IT+0x1d0>
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d14a      	bne.n	8003678 <I2C_Master_ISR_IT+0x1d0>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	685b      	ldr	r3, [r3, #4]
 80035e8:	b29b      	uxth	r3, r3
 80035ea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80035ee:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	2bff      	cmp	r3, #255	@ 0xff
 80035f8:	d91c      	bls.n	8003634 <I2C_Master_ISR_IT+0x18c>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	699b      	ldr	r3, [r3, #24]
 8003600:	0c1b      	lsrs	r3, r3, #16
 8003602:	b2db      	uxtb	r3, r3
 8003604:	f003 0301 	and.w	r3, r3, #1
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b01      	cmp	r3, #1
 800360c:	d103      	bne.n	8003616 <I2C_Master_ISR_IT+0x16e>
        {
          hi2c->XferSize = 1U;
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	2201      	movs	r2, #1
 8003612:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003614:	e002      	b.n	800361c <I2C_Master_ISR_IT+0x174>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	22ff      	movs	r2, #255	@ 0xff
 800361a:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003620:	b2da      	uxtb	r2, r3
 8003622:	8a79      	ldrh	r1, [r7, #18]
 8003624:	2300      	movs	r3, #0
 8003626:	9300      	str	r3, [sp, #0]
 8003628:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f001 fa6f 	bl	8004b10 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003632:	e032      	b.n	800369a <I2C_Master_ISR_IT+0x1f2>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003638:	b29a      	uxth	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003642:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003646:	d00b      	beq.n	8003660 <I2C_Master_ISR_IT+0x1b8>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800364c:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003652:	8a79      	ldrh	r1, [r7, #18]
 8003654:	2000      	movs	r0, #0
 8003656:	9000      	str	r0, [sp, #0]
 8003658:	68f8      	ldr	r0, [r7, #12]
 800365a:	f001 fa59 	bl	8004b10 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800365e:	e01c      	b.n	800369a <I2C_Master_ISR_IT+0x1f2>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003664:	b2da      	uxtb	r2, r3
 8003666:	8a79      	ldrh	r1, [r7, #18]
 8003668:	2300      	movs	r3, #0
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003670:	68f8      	ldr	r0, [r7, #12]
 8003672:	f001 fa4d 	bl	8004b10 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003676:	e010      	b.n	800369a <I2C_Master_ISR_IT+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003682:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003686:	d003      	beq.n	8003690 <I2C_Master_ISR_IT+0x1e8>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 fd08 	bl	800409e <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800368e:	e034      	b.n	80036fa <I2C_Master_ISR_IT+0x252>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003690:	2140      	movs	r1, #64	@ 0x40
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f001 f828 	bl	80046e8 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003698:	e02f      	b.n	80036fa <I2C_Master_ISR_IT+0x252>
 800369a:	e02e      	b.n	80036fa <I2C_Master_ISR_IT+0x252>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 800369c:	697b      	ldr	r3, [r7, #20]
 800369e:	099b      	lsrs	r3, r3, #6
 80036a0:	f003 0301 	and.w	r3, r3, #1
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d028      	beq.n	80036fa <I2C_Master_ISR_IT+0x252>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	099b      	lsrs	r3, r3, #6
 80036ac:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d022      	beq.n	80036fa <I2C_Master_ISR_IT+0x252>
  {
    if (hi2c->XferCount == 0U)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d119      	bne.n	80036f2 <I2C_Master_ISR_IT+0x24a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036c8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036cc:	d015      	beq.n	80036fa <I2C_Master_ISR_IT+0x252>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d2:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036d6:	d108      	bne.n	80036ea <I2C_Master_ISR_IT+0x242>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	685a      	ldr	r2, [r3, #4]
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80036e6:	605a      	str	r2, [r3, #4]
 80036e8:	e007      	b.n	80036fa <I2C_Master_ISR_IT+0x252>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80036ea:	68f8      	ldr	r0, [r7, #12]
 80036ec:	f000 fcd7 	bl	800409e <I2C_ITMasterSeqCplt>
 80036f0:	e003      	b.n	80036fa <I2C_Master_ISR_IT+0x252>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80036f2:	2140      	movs	r1, #64	@ 0x40
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 fff7 	bl	80046e8 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80036fa:	697b      	ldr	r3, [r7, #20]
 80036fc:	095b      	lsrs	r3, r3, #5
 80036fe:	f003 0301 	and.w	r3, r3, #1
 8003702:	2b00      	cmp	r3, #0
 8003704:	d009      	beq.n	800371a <I2C_Master_ISR_IT+0x272>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	095b      	lsrs	r3, r3, #5
 800370a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <I2C_Master_ISR_IT+0x272>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8003712:	6979      	ldr	r1, [r7, #20]
 8003714:	68f8      	ldr	r0, [r7, #12]
 8003716:	f000 fd5d 	bl	80041d4 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2200      	movs	r2, #0
 800371e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3718      	adds	r7, #24
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	b086      	sub	sp, #24
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800373c:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003748:	2b01      	cmp	r3, #1
 800374a:	d101      	bne.n	8003750 <I2C_Slave_ISR_IT+0x24>
 800374c:	2302      	movs	r3, #2
 800374e:	e0ed      	b.n	800392c <I2C_Slave_ISR_IT+0x200>
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003758:	693b      	ldr	r3, [r7, #16]
 800375a:	095b      	lsrs	r3, r3, #5
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00a      	beq.n	800377a <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	095b      	lsrs	r3, r3, #5
 8003768:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800376c:	2b00      	cmp	r3, #0
 800376e:	d004      	beq.n	800377a <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003770:	6939      	ldr	r1, [r7, #16]
 8003772:	68f8      	ldr	r0, [r7, #12]
 8003774:	f000 fdf8 	bl	8004368 <I2C_ITSlaveCplt>
 8003778:	e0d3      	b.n	8003922 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	091b      	lsrs	r3, r3, #4
 800377e:	f003 0301 	and.w	r3, r3, #1
 8003782:	2b00      	cmp	r3, #0
 8003784:	d04d      	beq.n	8003822 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	091b      	lsrs	r3, r3, #4
 800378a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800378e:	2b00      	cmp	r3, #0
 8003790:	d047      	beq.n	8003822 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003796:	b29b      	uxth	r3, r3
 8003798:	2b00      	cmp	r3, #0
 800379a:	d128      	bne.n	80037ee <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	2b28      	cmp	r3, #40	@ 0x28
 80037a6:	d108      	bne.n	80037ba <I2C_Slave_ISR_IT+0x8e>
 80037a8:	697b      	ldr	r3, [r7, #20]
 80037aa:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80037ae:	d104      	bne.n	80037ba <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80037b0:	6939      	ldr	r1, [r7, #16]
 80037b2:	68f8      	ldr	r0, [r7, #12]
 80037b4:	f000 ff42 	bl	800463c <I2C_ITListenCplt>
 80037b8:	e032      	b.n	8003820 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80037c0:	b2db      	uxtb	r3, r3
 80037c2:	2b29      	cmp	r3, #41	@ 0x29
 80037c4:	d10e      	bne.n	80037e4 <I2C_Slave_ISR_IT+0xb8>
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037cc:	d00a      	beq.n	80037e4 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2210      	movs	r2, #16
 80037d4:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80037d6:	68f8      	ldr	r0, [r7, #12]
 80037d8:	f001 f89d 	bl	8004916 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	f000 fc9b 	bl	8004118 <I2C_ITSlaveSeqCplt>
 80037e2:	e01d      	b.n	8003820 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	2210      	movs	r2, #16
 80037ea:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80037ec:	e096      	b.n	800391c <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	2210      	movs	r2, #16
 80037f4:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fa:	f043 0204 	orr.w	r2, r3, #4
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003802:	697b      	ldr	r3, [r7, #20]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d004      	beq.n	8003812 <I2C_Slave_ISR_IT+0xe6>
 8003808:	697b      	ldr	r3, [r7, #20]
 800380a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800380e:	f040 8085 	bne.w	800391c <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003816:	4619      	mov	r1, r3
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f000 ff65 	bl	80046e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800381e:	e07d      	b.n	800391c <I2C_Slave_ISR_IT+0x1f0>
 8003820:	e07c      	b.n	800391c <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	089b      	lsrs	r3, r3, #2
 8003826:	f003 0301 	and.w	r3, r3, #1
 800382a:	2b00      	cmp	r3, #0
 800382c:	d030      	beq.n	8003890 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	089b      	lsrs	r3, r3, #2
 8003832:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003836:	2b00      	cmp	r3, #0
 8003838:	d02a      	beq.n	8003890 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800383e:	b29b      	uxth	r3, r3
 8003840:	2b00      	cmp	r3, #0
 8003842:	d018      	beq.n	8003876 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800384e:	b2d2      	uxtb	r2, r2
 8003850:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	1c5a      	adds	r2, r3, #1
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003860:	3b01      	subs	r3, #1
 8003862:	b29a      	uxth	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800386c:	b29b      	uxth	r3, r3
 800386e:	3b01      	subs	r3, #1
 8003870:	b29a      	uxth	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b00      	cmp	r3, #0
 800387e:	d14f      	bne.n	8003920 <I2C_Slave_ISR_IT+0x1f4>
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003886:	d04b      	beq.n	8003920 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8003888:	68f8      	ldr	r0, [r7, #12]
 800388a:	f000 fc45 	bl	8004118 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800388e:	e047      	b.n	8003920 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	08db      	lsrs	r3, r3, #3
 8003894:	f003 0301 	and.w	r3, r3, #1
 8003898:	2b00      	cmp	r3, #0
 800389a:	d00a      	beq.n	80038b2 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	08db      	lsrs	r3, r3, #3
 80038a0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d004      	beq.n	80038b2 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80038a8:	6939      	ldr	r1, [r7, #16]
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 fb73 	bl	8003f96 <I2C_ITAddrCplt>
 80038b0:	e037      	b.n	8003922 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80038b2:	693b      	ldr	r3, [r7, #16]
 80038b4:	085b      	lsrs	r3, r3, #1
 80038b6:	f003 0301 	and.w	r3, r3, #1
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d031      	beq.n	8003922 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	085b      	lsrs	r3, r3, #1
 80038c2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d02b      	beq.n	8003922 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d018      	beq.n	8003906 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038d8:	781a      	ldrb	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038e4:	1c5a      	adds	r2, r3, #1
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038ee:	b29b      	uxth	r3, r3
 80038f0:	3b01      	subs	r3, #1
 80038f2:	b29a      	uxth	r2, r3
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038fc:	3b01      	subs	r3, #1
 80038fe:	b29a      	uxth	r2, r3
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003904:	e00d      	b.n	8003922 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800390c:	d002      	beq.n	8003914 <I2C_Slave_ISR_IT+0x1e8>
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d106      	bne.n	8003922 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003914:	68f8      	ldr	r0, [r7, #12]
 8003916:	f000 fbff 	bl	8004118 <I2C_ITSlaveSeqCplt>
 800391a:	e002      	b.n	8003922 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 800391c:	bf00      	nop
 800391e:	e000      	b.n	8003922 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8003920:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800392a:	2300      	movs	r3, #0
}
 800392c:	4618      	mov	r0, r3
 800392e:	3718      	adds	r7, #24
 8003930:	46bd      	mov	sp, r7
 8003932:	bd80      	pop	{r7, pc}

08003934 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b088      	sub	sp, #32
 8003938:	af02      	add	r7, sp, #8
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	60b9      	str	r1, [r7, #8]
 800393e:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003946:	2b01      	cmp	r3, #1
 8003948:	d101      	bne.n	800394e <I2C_Master_ISR_DMA+0x1a>
 800394a:	2302      	movs	r3, #2
 800394c:	e0f0      	b.n	8003b30 <I2C_Master_ISR_DMA+0x1fc>
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2201      	movs	r2, #1
 8003952:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	091b      	lsrs	r3, r3, #4
 800395a:	f003 0301 	and.w	r3, r3, #1
 800395e:	2b00      	cmp	r3, #0
 8003960:	d017      	beq.n	8003992 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	091b      	lsrs	r3, r3, #4
 8003966:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800396a:	2b00      	cmp	r3, #0
 800396c:	d011      	beq.n	8003992 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	2210      	movs	r2, #16
 8003974:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800397a:	f043 0204 	orr.w	r2, r3, #4
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003982:	2120      	movs	r1, #32
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f001 f8f5 	bl	8004b74 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800398a:	68f8      	ldr	r0, [r7, #12]
 800398c:	f000 ffc3 	bl	8004916 <I2C_Flush_TXDR>
 8003990:	e0c9      	b.n	8003b26 <I2C_Master_ISR_DMA+0x1f2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003992:	68bb      	ldr	r3, [r7, #8]
 8003994:	09db      	lsrs	r3, r3, #7
 8003996:	f003 0301 	and.w	r3, r3, #1
 800399a:	2b00      	cmp	r3, #0
 800399c:	f000 8081 	beq.w	8003aa2 <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	099b      	lsrs	r3, r3, #6
 80039a4:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d07a      	beq.n	8003aa2 <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681a      	ldr	r2, [r3, #0]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80039ba:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039c0:	b29b      	uxth	r3, r3
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d05c      	beq.n	8003a80 <I2C_Master_ISR_DMA+0x14c>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	b29b      	uxth	r3, r3
 80039ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039d2:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039d8:	b29b      	uxth	r3, r3
 80039da:	2bff      	cmp	r3, #255	@ 0xff
 80039dc:	d914      	bls.n	8003a08 <I2C_Master_ISR_DMA+0xd4>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	699b      	ldr	r3, [r3, #24]
 80039e4:	0c1b      	lsrs	r3, r3, #16
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	f003 0301 	and.w	r3, r3, #1
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d103      	bne.n	80039fa <I2C_Master_ISR_DMA+0xc6>
        {
          hi2c->XferSize = 1U;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	2201      	movs	r2, #1
 80039f6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80039f8:	e002      	b.n	8003a00 <I2C_Master_ISR_DMA+0xcc>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	22ff      	movs	r2, #255	@ 0xff
 80039fe:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8003a00:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	e010      	b.n	8003a2a <I2C_Master_ISR_DMA+0xf6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a0c:	b29a      	uxth	r2, r3
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a16:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003a1a:	d003      	beq.n	8003a24 <I2C_Master_ISR_DMA+0xf0>
        {
          xfermode = hi2c->XferOptions;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a20:	617b      	str	r3, [r7, #20]
 8003a22:	e002      	b.n	8003a2a <I2C_Master_ISR_DMA+0xf6>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8003a24:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003a28:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a2e:	b2da      	uxtb	r2, r3
 8003a30:	8a79      	ldrh	r1, [r7, #18]
 8003a32:	2300      	movs	r3, #0
 8003a34:	9300      	str	r3, [sp, #0]
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f001 f869 	bl	8004b10 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a42:	b29a      	uxth	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a48:	1ad3      	subs	r3, r2, r3
 8003a4a:	b29a      	uxth	r2, r3
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b22      	cmp	r3, #34	@ 0x22
 8003a5a:	d108      	bne.n	8003a6e <I2C_Master_ISR_DMA+0x13a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003a6a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003a6c:	e05b      	b.n	8003b26 <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	681a      	ldr	r2, [r3, #0]
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a7c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003a7e:	e052      	b.n	8003b26 <I2C_Master_ISR_DMA+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a8a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003a8e:	d003      	beq.n	8003a98 <I2C_Master_ISR_DMA+0x164>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003a90:	68f8      	ldr	r0, [r7, #12]
 8003a92:	f000 fb04 	bl	800409e <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8003a96:	e046      	b.n	8003b26 <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003a98:	2140      	movs	r1, #64	@ 0x40
 8003a9a:	68f8      	ldr	r0, [r7, #12]
 8003a9c:	f000 fe24 	bl	80046e8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003aa0:	e041      	b.n	8003b26 <I2C_Master_ISR_DMA+0x1f2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003aa2:	68bb      	ldr	r3, [r7, #8]
 8003aa4:	099b      	lsrs	r3, r3, #6
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d029      	beq.n	8003b02 <I2C_Master_ISR_DMA+0x1ce>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	099b      	lsrs	r3, r3, #6
 8003ab2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d023      	beq.n	8003b02 <I2C_Master_ISR_DMA+0x1ce>
  {
    if (hi2c->XferCount == 0U)
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003abe:	b29b      	uxth	r3, r3
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d119      	bne.n	8003af8 <I2C_Master_ISR_DMA+0x1c4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ace:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003ad2:	d027      	beq.n	8003b24 <I2C_Master_ISR_DMA+0x1f0>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ad8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003adc:	d108      	bne.n	8003af0 <I2C_Master_ISR_DMA+0x1bc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	685a      	ldr	r2, [r3, #4]
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003aec:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003aee:	e019      	b.n	8003b24 <I2C_Master_ISR_DMA+0x1f0>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003af0:	68f8      	ldr	r0, [r7, #12]
 8003af2:	f000 fad4 	bl	800409e <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8003af6:	e015      	b.n	8003b24 <I2C_Master_ISR_DMA+0x1f0>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003af8:	2140      	movs	r1, #64	@ 0x40
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	f000 fdf4 	bl	80046e8 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003b00:	e010      	b.n	8003b24 <I2C_Master_ISR_DMA+0x1f0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b02:	68bb      	ldr	r3, [r7, #8]
 8003b04:	095b      	lsrs	r3, r3, #5
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d00b      	beq.n	8003b26 <I2C_Master_ISR_DMA+0x1f2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	095b      	lsrs	r3, r3, #5
 8003b12:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d005      	beq.n	8003b26 <I2C_Master_ISR_DMA+0x1f2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003b1a:	68b9      	ldr	r1, [r7, #8]
 8003b1c:	68f8      	ldr	r0, [r7, #12]
 8003b1e:	f000 fb59 	bl	80041d4 <I2C_ITMasterCplt>
 8003b22:	e000      	b.n	8003b26 <I2C_Master_ISR_DMA+0x1f2>
    if (hi2c->XferCount == 0U)
 8003b24:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003b2e:	2300      	movs	r3, #0
}
 8003b30:	4618      	mov	r0, r3
 8003b32:	3718      	adds	r7, #24
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b088      	sub	sp, #32
 8003b3c:	af02      	add	r7, sp, #8
 8003b3e:	60f8      	str	r0, [r7, #12]
 8003b40:	60b9      	str	r1, [r7, #8]
 8003b42:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8003b44:	4b94      	ldr	r3, [pc, #592]	@ (8003d98 <I2C_Mem_ISR_DMA+0x260>)
 8003b46:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d101      	bne.n	8003b56 <I2C_Mem_ISR_DMA+0x1e>
 8003b52:	2302      	movs	r3, #2
 8003b54:	e139      	b.n	8003dca <I2C_Mem_ISR_DMA+0x292>
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2201      	movs	r2, #1
 8003b5a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	091b      	lsrs	r3, r3, #4
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d017      	beq.n	8003b9a <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	091b      	lsrs	r3, r3, #4
 8003b6e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d011      	beq.n	8003b9a <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2210      	movs	r2, #16
 8003b7c:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b82:	f043 0204 	orr.w	r2, r3, #4
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8003b8a:	2120      	movs	r1, #32
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f000 fff1 	bl	8004b74 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003b92:	68f8      	ldr	r0, [r7, #12]
 8003b94:	f000 febf 	bl	8004916 <I2C_Flush_TXDR>
 8003b98:	e112      	b.n	8003dc0 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003b9a:	68bb      	ldr	r3, [r7, #8]
 8003b9c:	085b      	lsrs	r3, r3, #1
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d00f      	beq.n	8003bc6 <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	085b      	lsrs	r3, r3, #1
 8003baa:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d009      	beq.n	8003bc6 <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003bba:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f04f 32ff 	mov.w	r2, #4294967295
 8003bc2:	651a      	str	r2, [r3, #80]	@ 0x50
 8003bc4:	e0fc      	b.n	8003dc0 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	09db      	lsrs	r3, r3, #7
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d06e      	beq.n	8003cb0 <I2C_Mem_ISR_DMA+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	099b      	lsrs	r3, r3, #6
 8003bd6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d068      	beq.n	8003cb0 <I2C_Mem_ISR_DMA+0x178>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003bde:	2101      	movs	r1, #1
 8003be0:	68f8      	ldr	r0, [r7, #12]
 8003be2:	f001 f84b 	bl	8004c7c <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003be6:	2110      	movs	r1, #16
 8003be8:	68f8      	ldr	r0, [r7, #12]
 8003bea:	f000 ffc3 	bl	8004b74 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d056      	beq.n	8003ca6 <I2C_Mem_ISR_DMA+0x16e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bfc:	b29b      	uxth	r3, r3
 8003bfe:	2bff      	cmp	r3, #255	@ 0xff
 8003c00:	d91e      	bls.n	8003c40 <I2C_Mem_ISR_DMA+0x108>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	0c1b      	lsrs	r3, r3, #16
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2b01      	cmp	r3, #1
 8003c14:	d103      	bne.n	8003c1e <I2C_Mem_ISR_DMA+0xe6>
        {
          hi2c->XferSize = 1U;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003c1c:	e002      	b.n	8003c24 <I2C_Mem_ISR_DMA+0xec>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	22ff      	movs	r2, #255	@ 0xff
 8003c22:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c28:	b299      	uxth	r1, r3
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c2e:	b2da      	uxtb	r2, r3
 8003c30:	2300      	movs	r3, #0
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003c38:	68f8      	ldr	r0, [r7, #12]
 8003c3a:	f000 ff69 	bl	8004b10 <I2C_TransferConfig>
 8003c3e:	e011      	b.n	8003c64 <I2C_Mem_ISR_DMA+0x12c>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c44:	b29a      	uxth	r2, r3
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c4e:	b299      	uxth	r1, r3
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c54:	b2da      	uxtb	r2, r3
 8003c56:	2300      	movs	r3, #0
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f000 ff56 	bl	8004b10 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003c6e:	1ad3      	subs	r3, r2, r3
 8003c70:	b29a      	uxth	r2, r3
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	2b22      	cmp	r3, #34	@ 0x22
 8003c80:	d108      	bne.n	8003c94 <I2C_Mem_ISR_DMA+0x15c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	681a      	ldr	r2, [r3, #0]
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003c90:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003c92:	e095      	b.n	8003dc0 <I2C_Mem_ISR_DMA+0x288>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	681a      	ldr	r2, [r3, #0]
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003ca2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003ca4:	e08c      	b.n	8003dc0 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003ca6:	2140      	movs	r1, #64	@ 0x40
 8003ca8:	68f8      	ldr	r0, [r7, #12]
 8003caa:	f000 fd1d 	bl	80046e8 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003cae:	e087      	b.n	8003dc0 <I2C_Mem_ISR_DMA+0x288>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	099b      	lsrs	r3, r3, #6
 8003cb4:	f003 0301 	and.w	r3, r3, #1
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d071      	beq.n	8003da0 <I2C_Mem_ISR_DMA+0x268>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	099b      	lsrs	r3, r3, #6
 8003cc0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d06b      	beq.n	8003da0 <I2C_Mem_ISR_DMA+0x268>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003cc8:	2101      	movs	r1, #1
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	f000 ffd6 	bl	8004c7c <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003cd0:	2110      	movs	r1, #16
 8003cd2:	68f8      	ldr	r0, [r7, #12]
 8003cd4:	f000 ff4e 	bl	8004b74 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b22      	cmp	r3, #34	@ 0x22
 8003ce2:	d101      	bne.n	8003ce8 <I2C_Mem_ISR_DMA+0x1b0>
    {
      direction = I2C_GENERATE_START_READ;
 8003ce4:	4b2d      	ldr	r3, [pc, #180]	@ (8003d9c <I2C_Mem_ISR_DMA+0x264>)
 8003ce6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	2bff      	cmp	r3, #255	@ 0xff
 8003cf0:	d91e      	bls.n	8003d30 <I2C_Mem_ISR_DMA+0x1f8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	0c1b      	lsrs	r3, r3, #16
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	f003 0301 	and.w	r3, r3, #1
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d103      	bne.n	8003d0e <I2C_Mem_ISR_DMA+0x1d6>
      {
        hi2c->XferSize = 1U;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	2201      	movs	r2, #1
 8003d0a:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003d0c:	e002      	b.n	8003d14 <I2C_Mem_ISR_DMA+0x1dc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	22ff      	movs	r2, #255	@ 0xff
 8003d12:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d18:	b299      	uxth	r1, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d1e:	b2da      	uxtb	r2, r3
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	9300      	str	r3, [sp, #0]
 8003d24:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d28:	68f8      	ldr	r0, [r7, #12]
 8003d2a:	f000 fef1 	bl	8004b10 <I2C_TransferConfig>
 8003d2e:	e011      	b.n	8003d54 <I2C_Mem_ISR_DMA+0x21c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3e:	b299      	uxth	r1, r3
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d44:	b2da      	uxtb	r2, r3
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	9300      	str	r3, [sp, #0]
 8003d4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003d4e:	68f8      	ldr	r0, [r7, #12]
 8003d50:	f000 fede 	bl	8004b10 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	b29a      	uxth	r2, r3
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b22      	cmp	r3, #34	@ 0x22
 8003d70:	d108      	bne.n	8003d84 <I2C_Mem_ISR_DMA+0x24c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003d80:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d82:	e01d      	b.n	8003dc0 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003d92:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003d94:	e014      	b.n	8003dc0 <I2C_Mem_ISR_DMA+0x288>
 8003d96:	bf00      	nop
 8003d98:	80002000 	.word	0x80002000
 8003d9c:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003da0:	68bb      	ldr	r3, [r7, #8]
 8003da2:	095b      	lsrs	r3, r3, #5
 8003da4:	f003 0301 	and.w	r3, r3, #1
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d009      	beq.n	8003dc0 <I2C_Mem_ISR_DMA+0x288>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	095b      	lsrs	r3, r3, #5
 8003db0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d003      	beq.n	8003dc0 <I2C_Mem_ISR_DMA+0x288>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003db8:	68b9      	ldr	r1, [r7, #8]
 8003dba:	68f8      	ldr	r0, [r7, #12]
 8003dbc:	f000 fa0a 	bl	80041d4 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	3718      	adds	r7, #24
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop

08003dd4 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b088      	sub	sp, #32
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	60f8      	str	r0, [r7, #12]
 8003ddc:	60b9      	str	r1, [r7, #8]
 8003dde:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003de4:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003df0:	2b01      	cmp	r3, #1
 8003df2:	d101      	bne.n	8003df8 <I2C_Slave_ISR_DMA+0x24>
 8003df4:	2302      	movs	r3, #2
 8003df6:	e0ca      	b.n	8003f8e <I2C_Slave_ISR_DMA+0x1ba>
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	095b      	lsrs	r3, r3, #5
 8003e04:	f003 0301 	and.w	r3, r3, #1
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d00a      	beq.n	8003e22 <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	095b      	lsrs	r3, r3, #5
 8003e10:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d004      	beq.n	8003e22 <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003e18:	68b9      	ldr	r1, [r7, #8]
 8003e1a:	68f8      	ldr	r0, [r7, #12]
 8003e1c:	f000 faa4 	bl	8004368 <I2C_ITSlaveCplt>
 8003e20:	e0b0      	b.n	8003f84 <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	091b      	lsrs	r3, r3, #4
 8003e26:	f003 0301 	and.w	r3, r3, #1
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	f000 809a 	beq.w	8003f64 <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	091b      	lsrs	r3, r3, #4
 8003e34:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	f000 8093 	beq.w	8003f64 <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	0b9b      	lsrs	r3, r3, #14
 8003e42:	f003 0301 	and.w	r3, r3, #1
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d105      	bne.n	8003e56 <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	0bdb      	lsrs	r3, r3, #15
 8003e4e:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d07f      	beq.n	8003f56 <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d00d      	beq.n	8003e7a <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	0bdb      	lsrs	r3, r3, #15
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d007      	beq.n	8003e7a <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d101      	bne.n	8003e7a <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8003e76:	2301      	movs	r3, #1
 8003e78:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00d      	beq.n	8003e9e <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	0b9b      	lsrs	r3, r3, #14
 8003e86:	f003 0301 	and.w	r3, r3, #1
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d007      	beq.n	8003e9e <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	685b      	ldr	r3, [r3, #4]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d101      	bne.n	8003e9e <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	2b01      	cmp	r3, #1
 8003ea2:	d128      	bne.n	8003ef6 <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	2b28      	cmp	r3, #40	@ 0x28
 8003eae:	d108      	bne.n	8003ec2 <I2C_Slave_ISR_DMA+0xee>
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003eb6:	d104      	bne.n	8003ec2 <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003eb8:	68b9      	ldr	r1, [r7, #8]
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f000 fbbe 	bl	800463c <I2C_ITListenCplt>
 8003ec0:	e048      	b.n	8003f54 <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	2b29      	cmp	r3, #41	@ 0x29
 8003ecc:	d10e      	bne.n	8003eec <I2C_Slave_ISR_DMA+0x118>
 8003ece:	69bb      	ldr	r3, [r7, #24]
 8003ed0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ed4:	d00a      	beq.n	8003eec <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	2210      	movs	r2, #16
 8003edc:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003ede:	68f8      	ldr	r0, [r7, #12]
 8003ee0:	f000 fd19 	bl	8004916 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003ee4:	68f8      	ldr	r0, [r7, #12]
 8003ee6:	f000 f917 	bl	8004118 <I2C_ITSlaveSeqCplt>
 8003eea:	e033      	b.n	8003f54 <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2210      	movs	r2, #16
 8003ef2:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003ef4:	e034      	b.n	8003f60 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2210      	movs	r2, #16
 8003efc:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f02:	f043 0204 	orr.w	r2, r3, #4
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f10:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d003      	beq.n	8003f20 <I2C_Slave_ISR_DMA+0x14c>
 8003f18:	69bb      	ldr	r3, [r7, #24]
 8003f1a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f1e:	d11f      	bne.n	8003f60 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003f20:	7dfb      	ldrb	r3, [r7, #23]
 8003f22:	2b21      	cmp	r3, #33	@ 0x21
 8003f24:	d002      	beq.n	8003f2c <I2C_Slave_ISR_DMA+0x158>
 8003f26:	7dfb      	ldrb	r3, [r7, #23]
 8003f28:	2b29      	cmp	r3, #41	@ 0x29
 8003f2a:	d103      	bne.n	8003f34 <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	2221      	movs	r2, #33	@ 0x21
 8003f30:	631a      	str	r2, [r3, #48]	@ 0x30
 8003f32:	e008      	b.n	8003f46 <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003f34:	7dfb      	ldrb	r3, [r7, #23]
 8003f36:	2b22      	cmp	r3, #34	@ 0x22
 8003f38:	d002      	beq.n	8003f40 <I2C_Slave_ISR_DMA+0x16c>
 8003f3a:	7dfb      	ldrb	r3, [r7, #23]
 8003f3c:	2b2a      	cmp	r3, #42	@ 0x2a
 8003f3e:	d102      	bne.n	8003f46 <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2222      	movs	r2, #34	@ 0x22
 8003f44:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f4a:	4619      	mov	r1, r3
 8003f4c:	68f8      	ldr	r0, [r7, #12]
 8003f4e:	f000 fbcb 	bl	80046e8 <I2C_ITError>
      if (treatdmanack == 1U)
 8003f52:	e005      	b.n	8003f60 <I2C_Slave_ISR_DMA+0x18c>
 8003f54:	e004      	b.n	8003f60 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	2210      	movs	r2, #16
 8003f5c:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003f5e:	e011      	b.n	8003f84 <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8003f60:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003f62:	e00f      	b.n	8003f84 <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	08db      	lsrs	r3, r3, #3
 8003f68:	f003 0301 	and.w	r3, r3, #1
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d009      	beq.n	8003f84 <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	08db      	lsrs	r3, r3, #3
 8003f74:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d003      	beq.n	8003f84 <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003f7c:	68b9      	ldr	r1, [r7, #8]
 8003f7e:	68f8      	ldr	r0, [r7, #12]
 8003f80:	f000 f809 	bl	8003f96 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	2200      	movs	r2, #0
 8003f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	3720      	adds	r7, #32
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}

08003f96 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003f96:	b580      	push	{r7, lr}
 8003f98:	b084      	sub	sp, #16
 8003f9a:	af00      	add	r7, sp, #0
 8003f9c:	6078      	str	r0, [r7, #4]
 8003f9e:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fa6:	b2db      	uxtb	r3, r3
 8003fa8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003fac:	2b28      	cmp	r3, #40	@ 0x28
 8003fae:	d16a      	bne.n	8004086 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	0c1b      	lsrs	r3, r3, #16
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	0c1b      	lsrs	r3, r3, #16
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003fce:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	689b      	ldr	r3, [r3, #8]
 8003fd6:	b29b      	uxth	r3, r3
 8003fd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003fdc:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	68db      	ldr	r3, [r3, #12]
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003fea:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	2b02      	cmp	r3, #2
 8003ff2:	d138      	bne.n	8004066 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003ff4:	897b      	ldrh	r3, [r7, #10]
 8003ff6:	09db      	lsrs	r3, r3, #7
 8003ff8:	b29a      	uxth	r2, r3
 8003ffa:	89bb      	ldrh	r3, [r7, #12]
 8003ffc:	4053      	eors	r3, r2
 8003ffe:	b29b      	uxth	r3, r3
 8004000:	f003 0306 	and.w	r3, r3, #6
 8004004:	2b00      	cmp	r3, #0
 8004006:	d11c      	bne.n	8004042 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004008:	897b      	ldrh	r3, [r7, #10]
 800400a:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004010:	1c5a      	adds	r2, r3, #1
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800401a:	2b02      	cmp	r3, #2
 800401c:	d13b      	bne.n	8004096 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2208      	movs	r2, #8
 800402a:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004034:	89ba      	ldrh	r2, [r7, #12]
 8004036:	7bfb      	ldrb	r3, [r7, #15]
 8004038:	4619      	mov	r1, r3
 800403a:	6878      	ldr	r0, [r7, #4]
 800403c:	f7ff f9f4 	bl	8003428 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004040:	e029      	b.n	8004096 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004042:	893b      	ldrh	r3, [r7, #8]
 8004044:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004046:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f000 fe16 	bl	8004c7c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004058:	89ba      	ldrh	r2, [r7, #12]
 800405a:	7bfb      	ldrb	r3, [r7, #15]
 800405c:	4619      	mov	r1, r3
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f7ff f9e2 	bl	8003428 <HAL_I2C_AddrCallback>
}
 8004064:	e017      	b.n	8004096 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8004066:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 fe06 	bl	8004c7c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2200      	movs	r2, #0
 8004074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8004078:	89ba      	ldrh	r2, [r7, #12]
 800407a:	7bfb      	ldrb	r3, [r7, #15]
 800407c:	4619      	mov	r1, r3
 800407e:	6878      	ldr	r0, [r7, #4]
 8004080:	f7ff f9d2 	bl	8003428 <HAL_I2C_AddrCallback>
}
 8004084:	e007      	b.n	8004096 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	2208      	movs	r2, #8
 800408c:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8004096:	bf00      	nop
 8004098:	3710      	adds	r7, #16
 800409a:	46bd      	mov	sp, r7
 800409c:	bd80      	pop	{r7, pc}

0800409e <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800409e:	b580      	push	{r7, lr}
 80040a0:	b082      	sub	sp, #8
 80040a2:	af00      	add	r7, sp, #0
 80040a4:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	2200      	movs	r2, #0
 80040aa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b21      	cmp	r3, #33	@ 0x21
 80040b8:	d115      	bne.n	80040e6 <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	2220      	movs	r2, #32
 80040be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2211      	movs	r2, #17
 80040c6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80040ce:	2101      	movs	r1, #1
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 fdd3 	bl	8004c7c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f7ff f97a 	bl	80033d8 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80040e4:	e014      	b.n	8004110 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2220      	movs	r2, #32
 80040ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2212      	movs	r2, #18
 80040f2:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80040fa:	2102      	movs	r1, #2
 80040fc:	6878      	ldr	r0, [r7, #4]
 80040fe:	f000 fdbd 	bl	8004c7c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7ff f96e 	bl	80033ec <HAL_I2C_MasterRxCpltCallback>
}
 8004110:	bf00      	nop
 8004112:	3708      	adds	r7, #8
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}

08004118 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b084      	sub	sp, #16
 800411c:	af00      	add	r7, sp, #0
 800411e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	0b9b      	lsrs	r3, r3, #14
 8004134:	f003 0301 	and.w	r3, r3, #1
 8004138:	2b00      	cmp	r3, #0
 800413a:	d008      	beq.n	800414e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800414a:	601a      	str	r2, [r3, #0]
 800414c:	e00d      	b.n	800416a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	0bdb      	lsrs	r3, r3, #15
 8004152:	f003 0301 	and.w	r3, r3, #1
 8004156:	2b00      	cmp	r3, #0
 8004158:	d007      	beq.n	800416a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	681a      	ldr	r2, [r3, #0]
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004168:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b29      	cmp	r3, #41	@ 0x29
 8004174:	d112      	bne.n	800419c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2228      	movs	r2, #40	@ 0x28
 800417a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2221      	movs	r2, #33	@ 0x21
 8004182:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004184:	2101      	movs	r1, #1
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f000 fd78 	bl	8004c7c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f7ff f933 	bl	8003400 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800419a:	e017      	b.n	80041cc <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041a2:	b2db      	uxtb	r3, r3
 80041a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80041a6:	d111      	bne.n	80041cc <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2228      	movs	r2, #40	@ 0x28
 80041ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2222      	movs	r2, #34	@ 0x22
 80041b4:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80041b6:	2102      	movs	r1, #2
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f000 fd5f 	bl	8004c7c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f7ff f924 	bl	8003414 <HAL_I2C_SlaveRxCpltCallback>
}
 80041cc:	bf00      	nop
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b086      	sub	sp, #24
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
 80041dc:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80041de:	683b      	ldr	r3, [r7, #0]
 80041e0:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	2220      	movs	r2, #32
 80041e8:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b21      	cmp	r3, #33	@ 0x21
 80041f4:	d107      	bne.n	8004206 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80041f6:	2101      	movs	r1, #1
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f000 fd3f 	bl	8004c7c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2211      	movs	r2, #17
 8004202:	631a      	str	r2, [r3, #48]	@ 0x30
 8004204:	e00c      	b.n	8004220 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b22      	cmp	r3, #34	@ 0x22
 8004210:	d106      	bne.n	8004220 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004212:	2102      	movs	r1, #2
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f000 fd31 	bl	8004c7c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2212      	movs	r2, #18
 800421e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	6859      	ldr	r1, [r3, #4]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681a      	ldr	r2, [r3, #0]
 800422a:	4b4d      	ldr	r3, [pc, #308]	@ (8004360 <I2C_ITMasterCplt+0x18c>)
 800422c:	400b      	ands	r3, r1
 800422e:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2200      	movs	r2, #0
 8004234:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	4a4a      	ldr	r2, [pc, #296]	@ (8004364 <I2C_ITMasterCplt+0x190>)
 800423a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 800423c:	697b      	ldr	r3, [r7, #20]
 800423e:	091b      	lsrs	r3, r3, #4
 8004240:	f003 0301 	and.w	r3, r3, #1
 8004244:	2b00      	cmp	r3, #0
 8004246:	d009      	beq.n	800425c <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	2210      	movs	r2, #16
 800424e:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004254:	f043 0204 	orr.w	r2, r3, #4
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004262:	b2db      	uxtb	r3, r3
 8004264:	2b60      	cmp	r3, #96	@ 0x60
 8004266:	d10b      	bne.n	8004280 <I2C_ITMasterCplt+0xac>
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	089b      	lsrs	r3, r3, #2
 800426c:	f003 0301 	and.w	r3, r3, #1
 8004270:	2b00      	cmp	r3, #0
 8004272:	d005      	beq.n	8004280 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800427a:	b2db      	uxtb	r3, r3
 800427c:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800427e:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004280:	6878      	ldr	r0, [r7, #4]
 8004282:	f000 fb48 	bl	8004916 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800428a:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004292:	b2db      	uxtb	r3, r3
 8004294:	2b60      	cmp	r3, #96	@ 0x60
 8004296:	d002      	beq.n	800429e <I2C_ITMasterCplt+0xca>
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d006      	beq.n	80042ac <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a2:	4619      	mov	r1, r3
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 fa1f 	bl	80046e8 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80042aa:	e054      	b.n	8004356 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042b2:	b2db      	uxtb	r3, r3
 80042b4:	2b21      	cmp	r3, #33	@ 0x21
 80042b6:	d124      	bne.n	8004302 <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2220      	movs	r2, #32
 80042bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2200      	movs	r2, #0
 80042c4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042cc:	b2db      	uxtb	r3, r3
 80042ce:	2b40      	cmp	r3, #64	@ 0x40
 80042d0:	d10b      	bne.n	80042ea <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff f8b8 	bl	8003458 <HAL_I2C_MemTxCpltCallback>
}
 80042e8:	e035      	b.n	8004356 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	2200      	movs	r2, #0
 80042f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f7ff f86c 	bl	80033d8 <HAL_I2C_MasterTxCpltCallback>
}
 8004300:	e029      	b.n	8004356 <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004308:	b2db      	uxtb	r3, r3
 800430a:	2b22      	cmp	r3, #34	@ 0x22
 800430c:	d123      	bne.n	8004356 <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2220      	movs	r2, #32
 8004312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2200      	movs	r2, #0
 800431a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b40      	cmp	r3, #64	@ 0x40
 8004326:	d10b      	bne.n	8004340 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2200      	movs	r2, #0
 800432c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004338:	6878      	ldr	r0, [r7, #4]
 800433a:	f7ff f897 	bl	800346c <HAL_I2C_MemRxCpltCallback>
}
 800433e:	e00a      	b.n	8004356 <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f7ff f84b 	bl	80033ec <HAL_I2C_MasterRxCpltCallback>
}
 8004356:	bf00      	nop
 8004358:	3718      	adds	r7, #24
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	fe00e800 	.word	0xfe00e800
 8004364:	ffff0000 	.word	0xffff0000

08004368 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b086      	sub	sp, #24
 800436c:	af00      	add	r7, sp, #0
 800436e:	6078      	str	r0, [r7, #4]
 8004370:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004382:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800438a:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	2220      	movs	r2, #32
 8004392:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004394:	7afb      	ldrb	r3, [r7, #11]
 8004396:	2b21      	cmp	r3, #33	@ 0x21
 8004398:	d002      	beq.n	80043a0 <I2C_ITSlaveCplt+0x38>
 800439a:	7afb      	ldrb	r3, [r7, #11]
 800439c:	2b29      	cmp	r3, #41	@ 0x29
 800439e:	d108      	bne.n	80043b2 <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80043a0:	f248 0101 	movw	r1, #32769	@ 0x8001
 80043a4:	6878      	ldr	r0, [r7, #4]
 80043a6:	f000 fc69 	bl	8004c7c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	2221      	movs	r2, #33	@ 0x21
 80043ae:	631a      	str	r2, [r3, #48]	@ 0x30
 80043b0:	e019      	b.n	80043e6 <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80043b2:	7afb      	ldrb	r3, [r7, #11]
 80043b4:	2b22      	cmp	r3, #34	@ 0x22
 80043b6:	d002      	beq.n	80043be <I2C_ITSlaveCplt+0x56>
 80043b8:	7afb      	ldrb	r3, [r7, #11]
 80043ba:	2b2a      	cmp	r3, #42	@ 0x2a
 80043bc:	d108      	bne.n	80043d0 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80043be:	f248 0102 	movw	r1, #32770	@ 0x8002
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f000 fc5a 	bl	8004c7c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2222      	movs	r2, #34	@ 0x22
 80043cc:	631a      	str	r2, [r3, #48]	@ 0x30
 80043ce:	e00a      	b.n	80043e6 <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 80043d0:	7afb      	ldrb	r3, [r7, #11]
 80043d2:	2b28      	cmp	r3, #40	@ 0x28
 80043d4:	d107      	bne.n	80043e6 <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 80043d6:	f248 0103 	movw	r1, #32771	@ 0x8003
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 fc4e 	bl	8004c7c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	685a      	ldr	r2, [r3, #4]
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80043f4:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	6859      	ldr	r1, [r3, #4]
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681a      	ldr	r2, [r3, #0]
 8004400:	4b8c      	ldr	r3, [pc, #560]	@ (8004634 <I2C_ITSlaveCplt+0x2cc>)
 8004402:	400b      	ands	r3, r1
 8004404:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 fa85 	bl	8004916 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	0b9b      	lsrs	r3, r3, #14
 8004410:	f003 0301 	and.w	r3, r3, #1
 8004414:	2b00      	cmp	r3, #0
 8004416:	d013      	beq.n	8004440 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004426:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800442c:	2b00      	cmp	r3, #0
 800442e:	d020      	beq.n	8004472 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	685b      	ldr	r3, [r3, #4]
 8004438:	b29a      	uxth	r2, r3
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800443e:	e018      	b.n	8004472 <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	0bdb      	lsrs	r3, r3, #15
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d012      	beq.n	8004472 <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	681a      	ldr	r2, [r3, #0]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800445a:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004460:	2b00      	cmp	r3, #0
 8004462:	d006      	beq.n	8004472 <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	685b      	ldr	r3, [r3, #4]
 800446c:	b29a      	uxth	r2, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	089b      	lsrs	r3, r3, #2
 8004476:	f003 0301 	and.w	r3, r3, #1
 800447a:	2b00      	cmp	r3, #0
 800447c:	d020      	beq.n	80044c0 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f023 0304 	bic.w	r3, r3, #4
 8004484:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004490:	b2d2      	uxtb	r2, r2
 8004492:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004498:	1c5a      	adds	r2, r3, #1
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d00c      	beq.n	80044c0 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044aa:	3b01      	subs	r3, #1
 80044ac:	b29a      	uxth	r2, r3
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	3b01      	subs	r3, #1
 80044ba:	b29a      	uxth	r2, r3
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044c4:	b29b      	uxth	r3, r3
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d005      	beq.n	80044d6 <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044ce:	f043 0204 	orr.w	r2, r3, #4
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044d6:	697b      	ldr	r3, [r7, #20]
 80044d8:	091b      	lsrs	r3, r3, #4
 80044da:	f003 0301 	and.w	r3, r3, #1
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d04a      	beq.n	8004578 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	091b      	lsrs	r3, r3, #4
 80044e6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d044      	beq.n	8004578 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d128      	bne.n	800454a <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044fe:	b2db      	uxtb	r3, r3
 8004500:	2b28      	cmp	r3, #40	@ 0x28
 8004502:	d108      	bne.n	8004516 <I2C_ITSlaveCplt+0x1ae>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800450a:	d104      	bne.n	8004516 <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800450c:	6979      	ldr	r1, [r7, #20]
 800450e:	6878      	ldr	r0, [r7, #4]
 8004510:	f000 f894 	bl	800463c <I2C_ITListenCplt>
 8004514:	e030      	b.n	8004578 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800451c:	b2db      	uxtb	r3, r3
 800451e:	2b29      	cmp	r3, #41	@ 0x29
 8004520:	d10e      	bne.n	8004540 <I2C_ITSlaveCplt+0x1d8>
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004528:	d00a      	beq.n	8004540 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	2210      	movs	r2, #16
 8004530:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f9ef 	bl	8004916 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004538:	6878      	ldr	r0, [r7, #4]
 800453a:	f7ff fded 	bl	8004118 <I2C_ITSlaveSeqCplt>
 800453e:	e01b      	b.n	8004578 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	2210      	movs	r2, #16
 8004546:	61da      	str	r2, [r3, #28]
 8004548:	e016      	b.n	8004578 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2210      	movs	r2, #16
 8004550:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004556:	f043 0204 	orr.w	r2, r3, #4
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d003      	beq.n	800456c <I2C_ITSlaveCplt+0x204>
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800456a:	d105      	bne.n	8004578 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004570:	4619      	mov	r1, r3
 8004572:	6878      	ldr	r0, [r7, #4]
 8004574:	f000 f8b8 	bl	80046e8 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2200      	movs	r2, #0
 800457c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2200      	movs	r2, #0
 8004584:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800458a:	2b00      	cmp	r3, #0
 800458c:	d010      	beq.n	80045b0 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004592:	4619      	mov	r1, r3
 8004594:	6878      	ldr	r0, [r7, #4]
 8004596:	f000 f8a7 	bl	80046e8 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045a0:	b2db      	uxtb	r3, r3
 80045a2:	2b28      	cmp	r3, #40	@ 0x28
 80045a4:	d141      	bne.n	800462a <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80045a6:	6979      	ldr	r1, [r7, #20]
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f000 f847 	bl	800463c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80045ae:	e03c      	b.n	800462a <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80045b8:	d014      	beq.n	80045e4 <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 80045ba:	6878      	ldr	r0, [r7, #4]
 80045bc:	f7ff fdac 	bl	8004118 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004638 <I2C_ITSlaveCplt+0x2d0>)
 80045c4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2220      	movs	r2, #32
 80045ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2200      	movs	r2, #0
 80045d2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f7fe ff31 	bl	8003444 <HAL_I2C_ListenCpltCallback>
}
 80045e2:	e022      	b.n	800462a <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b22      	cmp	r3, #34	@ 0x22
 80045ee:	d10e      	bne.n	800460e <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	2200      	movs	r2, #0
 80045fc:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f7fe ff04 	bl	8003414 <HAL_I2C_SlaveRxCpltCallback>
}
 800460c:	e00d      	b.n	800462a <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	2220      	movs	r2, #32
 8004612:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2200      	movs	r2, #0
 8004620:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f7fe feeb 	bl	8003400 <HAL_I2C_SlaveTxCpltCallback>
}
 800462a:	bf00      	nop
 800462c:	3718      	adds	r7, #24
 800462e:	46bd      	mov	sp, r7
 8004630:	bd80      	pop	{r7, pc}
 8004632:	bf00      	nop
 8004634:	fe00e800 	.word	0xfe00e800
 8004638:	ffff0000 	.word	0xffff0000

0800463c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a26      	ldr	r2, [pc, #152]	@ (80046e4 <I2C_ITListenCplt+0xa8>)
 800464a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2220      	movs	r2, #32
 8004656:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	2200      	movs	r2, #0
 8004666:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004668:	683b      	ldr	r3, [r7, #0]
 800466a:	089b      	lsrs	r3, r3, #2
 800466c:	f003 0301 	and.w	r3, r3, #1
 8004670:	2b00      	cmp	r3, #0
 8004672:	d022      	beq.n	80046ba <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800467e:	b2d2      	uxtb	r2, r2
 8004680:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004686:	1c5a      	adds	r2, r3, #1
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004690:	2b00      	cmp	r3, #0
 8004692:	d012      	beq.n	80046ba <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004698:	3b01      	subs	r3, #1
 800469a:	b29a      	uxth	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046a4:	b29b      	uxth	r3, r3
 80046a6:	3b01      	subs	r3, #1
 80046a8:	b29a      	uxth	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046b2:	f043 0204 	orr.w	r2, r3, #4
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80046ba:	f248 0103 	movw	r1, #32771	@ 0x8003
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 fadc 	bl	8004c7c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	2210      	movs	r2, #16
 80046ca:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f7fe feb5 	bl	8003444 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80046da:	bf00      	nop
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
 80046e2:	bf00      	nop
 80046e4:	ffff0000 	.word	0xffff0000

080046e8 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80046e8:	b580      	push	{r7, lr}
 80046ea:	b084      	sub	sp, #16
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
 80046f0:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80046f8:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a6d      	ldr	r2, [pc, #436]	@ (80048bc <I2C_ITError+0x1d4>)
 8004706:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2200      	movs	r2, #0
 800470c:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	431a      	orrs	r2, r3
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 800471a:	7bfb      	ldrb	r3, [r7, #15]
 800471c:	2b28      	cmp	r3, #40	@ 0x28
 800471e:	d005      	beq.n	800472c <I2C_ITError+0x44>
 8004720:	7bfb      	ldrb	r3, [r7, #15]
 8004722:	2b29      	cmp	r3, #41	@ 0x29
 8004724:	d002      	beq.n	800472c <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004726:	7bfb      	ldrb	r3, [r7, #15]
 8004728:	2b2a      	cmp	r3, #42	@ 0x2a
 800472a:	d10b      	bne.n	8004744 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800472c:	2103      	movs	r1, #3
 800472e:	6878      	ldr	r0, [r7, #4]
 8004730:	f000 faa4 	bl	8004c7c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2228      	movs	r2, #40	@ 0x28
 8004738:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	4a60      	ldr	r2, [pc, #384]	@ (80048c0 <I2C_ITError+0x1d8>)
 8004740:	635a      	str	r2, [r3, #52]	@ 0x34
 8004742:	e030      	b.n	80047a6 <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004744:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004748:	6878      	ldr	r0, [r7, #4]
 800474a:	f000 fa97 	bl	8004c7c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800474e:	6878      	ldr	r0, [r7, #4]
 8004750:	f000 f8e1 	bl	8004916 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800475a:	b2db      	uxtb	r3, r3
 800475c:	2b60      	cmp	r3, #96	@ 0x60
 800475e:	d01f      	beq.n	80047a0 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2220      	movs	r2, #32
 8004764:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	699b      	ldr	r3, [r3, #24]
 800476e:	f003 0320 	and.w	r3, r3, #32
 8004772:	2b20      	cmp	r3, #32
 8004774:	d114      	bne.n	80047a0 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	f003 0310 	and.w	r3, r3, #16
 8004780:	2b10      	cmp	r3, #16
 8004782:	d109      	bne.n	8004798 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	2210      	movs	r2, #16
 800478a:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004790:	f043 0204 	orr.w	r2, r3, #4
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	2220      	movs	r2, #32
 800479e:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2200      	movs	r2, #0
 80047a4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047aa:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d039      	beq.n	8004828 <I2C_ITError+0x140>
 80047b4:	68bb      	ldr	r3, [r7, #8]
 80047b6:	2b11      	cmp	r3, #17
 80047b8:	d002      	beq.n	80047c0 <I2C_ITError+0xd8>
 80047ba:	68bb      	ldr	r3, [r7, #8]
 80047bc:	2b21      	cmp	r3, #33	@ 0x21
 80047be:	d133      	bne.n	8004828 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047ce:	d107      	bne.n	80047e0 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	681a      	ldr	r2, [r3, #0]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047de:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e4:	4618      	mov	r0, r3
 80047e6:	f7fd ff00 	bl	80025ea <HAL_DMA_GetState>
 80047ea:	4603      	mov	r3, r0
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d017      	beq.n	8004820 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047f4:	4a33      	ldr	r2, [pc, #204]	@ (80048c4 <I2C_ITError+0x1dc>)
 80047f6:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	2200      	movs	r2, #0
 80047fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004804:	4618      	mov	r0, r3
 8004806:	f7fd fde2 	bl	80023ce <HAL_DMA_Abort_IT>
 800480a:	4603      	mov	r3, r0
 800480c:	2b00      	cmp	r3, #0
 800480e:	d04d      	beq.n	80048ac <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004814:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004816:	687a      	ldr	r2, [r7, #4]
 8004818:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800481a:	4610      	mov	r0, r2
 800481c:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800481e:	e045      	b.n	80048ac <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 f851 	bl	80048c8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004826:	e041      	b.n	80048ac <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800482c:	2b00      	cmp	r3, #0
 800482e:	d039      	beq.n	80048a4 <I2C_ITError+0x1bc>
 8004830:	68bb      	ldr	r3, [r7, #8]
 8004832:	2b12      	cmp	r3, #18
 8004834:	d002      	beq.n	800483c <I2C_ITError+0x154>
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	2b22      	cmp	r3, #34	@ 0x22
 800483a:	d133      	bne.n	80048a4 <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004846:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800484a:	d107      	bne.n	800485c <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800485a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004860:	4618      	mov	r0, r3
 8004862:	f7fd fec2 	bl	80025ea <HAL_DMA_GetState>
 8004866:	4603      	mov	r3, r0
 8004868:	2b01      	cmp	r3, #1
 800486a:	d017      	beq.n	800489c <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004870:	4a14      	ldr	r2, [pc, #80]	@ (80048c4 <I2C_ITError+0x1dc>)
 8004872:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004880:	4618      	mov	r0, r3
 8004882:	f7fd fda4 	bl	80023ce <HAL_DMA_Abort_IT>
 8004886:	4603      	mov	r3, r0
 8004888:	2b00      	cmp	r3, #0
 800488a:	d011      	beq.n	80048b0 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004890:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004896:	4610      	mov	r0, r2
 8004898:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800489a:	e009      	b.n	80048b0 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800489c:	6878      	ldr	r0, [r7, #4]
 800489e:	f000 f813 	bl	80048c8 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048a2:	e005      	b.n	80048b0 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80048a4:	6878      	ldr	r0, [r7, #4]
 80048a6:	f000 f80f 	bl	80048c8 <I2C_TreatErrorCallback>
  }
}
 80048aa:	e002      	b.n	80048b2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80048ac:	bf00      	nop
 80048ae:	e000      	b.n	80048b2 <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80048b0:	bf00      	nop
}
 80048b2:	bf00      	nop
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}
 80048ba:	bf00      	nop
 80048bc:	ffff0000 	.word	0xffff0000
 80048c0:	0800372d 	.word	0x0800372d
 80048c4:	08004ad5 	.word	0x08004ad5

080048c8 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b082      	sub	sp, #8
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048d6:	b2db      	uxtb	r3, r3
 80048d8:	2b60      	cmp	r3, #96	@ 0x60
 80048da:	d10e      	bne.n	80048fa <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2220      	movs	r2, #32
 80048e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80048f2:	6878      	ldr	r0, [r7, #4]
 80048f4:	f7fe fdce 	bl	8003494 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80048f8:	e009      	b.n	800490e <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	2200      	movs	r2, #0
 80048fe:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	f7fe fdb9 	bl	8003480 <HAL_I2C_ErrorCallback>
}
 800490e:	bf00      	nop
 8004910:	3708      	adds	r7, #8
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004916:	b480      	push	{r7}
 8004918:	b083      	sub	sp, #12
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	f003 0302 	and.w	r3, r3, #2
 8004928:	2b02      	cmp	r3, #2
 800492a:	d103      	bne.n	8004934 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	2200      	movs	r2, #0
 8004932:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	699b      	ldr	r3, [r3, #24]
 800493a:	f003 0301 	and.w	r3, r3, #1
 800493e:	2b01      	cmp	r3, #1
 8004940:	d007      	beq.n	8004952 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	699a      	ldr	r2, [r3, #24]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f042 0201 	orr.w	r2, r2, #1
 8004950:	619a      	str	r2, [r3, #24]
  }
}
 8004952:	bf00      	nop
 8004954:	370c      	adds	r7, #12
 8004956:	46bd      	mov	sp, r7
 8004958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495c:	4770      	bx	lr

0800495e <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800495e:	b580      	push	{r7, lr}
 8004960:	b084      	sub	sp, #16
 8004962:	af00      	add	r7, sp, #0
 8004964:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800496a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800497a:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004980:	b29b      	uxth	r3, r3
 8004982:	2b00      	cmp	r3, #0
 8004984:	d104      	bne.n	8004990 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004986:	2120      	movs	r1, #32
 8004988:	68f8      	ldr	r0, [r7, #12]
 800498a:	f000 f8f3 	bl	8004b74 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800498e:	e02d      	b.n	80049ec <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004994:	68fa      	ldr	r2, [r7, #12]
 8004996:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004998:	441a      	add	r2, r3
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	2bff      	cmp	r3, #255	@ 0xff
 80049a6:	d903      	bls.n	80049b0 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	22ff      	movs	r2, #255	@ 0xff
 80049ac:	851a      	strh	r2, [r3, #40]	@ 0x28
 80049ae:	e004      	b.n	80049ba <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049b4:	b29a      	uxth	r2, r3
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c2:	4619      	mov	r1, r3
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	3328      	adds	r3, #40	@ 0x28
 80049ca:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80049d0:	f7fd fc26 	bl	8002220 <HAL_DMA_Start_IT>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d004      	beq.n	80049e4 <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80049da:	2110      	movs	r1, #16
 80049dc:	68f8      	ldr	r0, [r7, #12]
 80049de:	f7ff fe83 	bl	80046e8 <I2C_ITError>
}
 80049e2:	e003      	b.n	80049ec <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80049e4:	2140      	movs	r1, #64	@ 0x40
 80049e6:	68f8      	ldr	r0, [r7, #12]
 80049e8:	f000 f8c4 	bl	8004b74 <I2C_Enable_IRQ>
}
 80049ec:	bf00      	nop
 80049ee:	3710      	adds	r7, #16
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}

080049f4 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b084      	sub	sp, #16
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a00:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a10:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a16:	b29b      	uxth	r3, r3
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d104      	bne.n	8004a26 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004a1c:	2120      	movs	r1, #32
 8004a1e:	68f8      	ldr	r0, [r7, #12]
 8004a20:	f000 f8a8 	bl	8004b74 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8004a24:	e03b      	b.n	8004a9e <I2C_DMAMasterReceiveCplt+0xaa>
    hi2c->pBuffPtr += hi2c->XferSize;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a2a:	68fa      	ldr	r2, [r7, #12]
 8004a2c:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004a2e:	441a      	add	r2, r3
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	2bff      	cmp	r3, #255	@ 0xff
 8004a3c:	d911      	bls.n	8004a62 <I2C_DMAMasterReceiveCplt+0x6e>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	699b      	ldr	r3, [r3, #24]
 8004a44:	0c1b      	lsrs	r3, r3, #16
 8004a46:	b2db      	uxtb	r3, r3
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	b2db      	uxtb	r3, r3
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d103      	bne.n	8004a5a <I2C_DMAMasterReceiveCplt+0x66>
        hi2c->XferSize = 1U;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2201      	movs	r2, #1
 8004a56:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004a58:	e008      	b.n	8004a6c <I2C_DMAMasterReceiveCplt+0x78>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	22ff      	movs	r2, #255	@ 0xff
 8004a5e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004a60:	e004      	b.n	8004a6c <I2C_DMAMasterReceiveCplt+0x78>
      hi2c->XferSize = hi2c->XferCount;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a66:	b29a      	uxth	r2, r3
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	3324      	adds	r3, #36	@ 0x24
 8004a76:	4619      	mov	r1, r3
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a7c:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8004a82:	f7fd fbcd 	bl	8002220 <HAL_DMA_Start_IT>
 8004a86:	4603      	mov	r3, r0
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d004      	beq.n	8004a96 <I2C_DMAMasterReceiveCplt+0xa2>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004a8c:	2110      	movs	r1, #16
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f7ff fe2a 	bl	80046e8 <I2C_ITError>
}
 8004a94:	e003      	b.n	8004a9e <I2C_DMAMasterReceiveCplt+0xaa>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8004a96:	2140      	movs	r1, #64	@ 0x40
 8004a98:	68f8      	ldr	r0, [r7, #12]
 8004a9a:	f000 f86b 	bl	8004b74 <I2C_Enable_IRQ>
}
 8004a9e:	bf00      	nop
 8004aa0:	3710      	adds	r7, #16
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	bd80      	pop	{r7, pc}

08004aa6 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8004aa6:	b580      	push	{r7, lr}
 8004aa8:	b084      	sub	sp, #16
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ab2:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	685a      	ldr	r2, [r3, #4]
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ac2:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004ac4:	2110      	movs	r1, #16
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f7ff fe0e 	bl	80046e8 <I2C_ITError>
}
 8004acc:	bf00      	nop
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ae0:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aee:	2200      	movs	r2, #0
 8004af0:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004afe:	2200      	movs	r2, #0
 8004b00:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004b02:	68f8      	ldr	r0, [r7, #12]
 8004b04:	f7ff fee0 	bl	80048c8 <I2C_TreatErrorCallback>
}
 8004b08:	bf00      	nop
 8004b0a:	3710      	adds	r7, #16
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}

08004b10 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b087      	sub	sp, #28
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	607b      	str	r3, [r7, #4]
 8004b1a:	460b      	mov	r3, r1
 8004b1c:	817b      	strh	r3, [r7, #10]
 8004b1e:	4613      	mov	r3, r2
 8004b20:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b22:	897b      	ldrh	r3, [r7, #10]
 8004b24:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b28:	7a7b      	ldrb	r3, [r7, #9]
 8004b2a:	041b      	lsls	r3, r3, #16
 8004b2c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b30:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004b36:	6a3b      	ldr	r3, [r7, #32]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004b3e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	685a      	ldr	r2, [r3, #4]
 8004b46:	6a3b      	ldr	r3, [r7, #32]
 8004b48:	0d5b      	lsrs	r3, r3, #21
 8004b4a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8004b4e:	4b08      	ldr	r3, [pc, #32]	@ (8004b70 <I2C_TransferConfig+0x60>)
 8004b50:	430b      	orrs	r3, r1
 8004b52:	43db      	mvns	r3, r3
 8004b54:	ea02 0103 	and.w	r1, r2, r3
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	697a      	ldr	r2, [r7, #20]
 8004b5e:	430a      	orrs	r2, r1
 8004b60:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004b62:	bf00      	nop
 8004b64:	371c      	adds	r7, #28
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	03ff63ff 	.word	0x03ff63ff

08004b74 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b085      	sub	sp, #20
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
 8004b7c:	460b      	mov	r3, r1
 8004b7e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004b80:	2300      	movs	r3, #0
 8004b82:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b88:	4a39      	ldr	r2, [pc, #228]	@ (8004c70 <I2C_Enable_IRQ+0xfc>)
 8004b8a:	4293      	cmp	r3, r2
 8004b8c:	d032      	beq.n	8004bf4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 8004b92:	4a38      	ldr	r2, [pc, #224]	@ (8004c74 <I2C_Enable_IRQ+0x100>)
 8004b94:	4293      	cmp	r3, r2
 8004b96:	d02d      	beq.n	8004bf4 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004b9c:	4a36      	ldr	r2, [pc, #216]	@ (8004c78 <I2C_Enable_IRQ+0x104>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d028      	beq.n	8004bf4 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004ba2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	da03      	bge.n	8004bb2 <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004bb0:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004bb2:	887b      	ldrh	r3, [r7, #2]
 8004bb4:	f003 0301 	and.w	r3, r3, #1
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d003      	beq.n	8004bc4 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004bc2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004bc4:	887b      	ldrh	r3, [r7, #2]
 8004bc6:	f003 0302 	and.w	r3, r3, #2
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d003      	beq.n	8004bd6 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004bd4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004bd6:	887b      	ldrh	r3, [r7, #2]
 8004bd8:	2b10      	cmp	r3, #16
 8004bda:	d103      	bne.n	8004be4 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004be2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004be4:	887b      	ldrh	r3, [r7, #2]
 8004be6:	2b20      	cmp	r3, #32
 8004be8:	d133      	bne.n	8004c52 <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	f043 0320 	orr.w	r3, r3, #32
 8004bf0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004bf2:	e02e      	b.n	8004c52 <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004bf4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	da03      	bge.n	8004c04 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004c02:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004c04:	887b      	ldrh	r3, [r7, #2]
 8004c06:	f003 0301 	and.w	r3, r3, #1
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d003      	beq.n	8004c16 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004c14:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004c16:	887b      	ldrh	r3, [r7, #2]
 8004c18:	f003 0302 	and.w	r3, r3, #2
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d003      	beq.n	8004c28 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004c26:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004c28:	887b      	ldrh	r3, [r7, #2]
 8004c2a:	2b10      	cmp	r3, #16
 8004c2c:	d103      	bne.n	8004c36 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004c34:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004c36:	887b      	ldrh	r3, [r7, #2]
 8004c38:	2b20      	cmp	r3, #32
 8004c3a:	d103      	bne.n	8004c44 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004c42:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004c44:	887b      	ldrh	r3, [r7, #2]
 8004c46:	2b40      	cmp	r3, #64	@ 0x40
 8004c48:	d103      	bne.n	8004c52 <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c50:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	6819      	ldr	r1, [r3, #0]
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	68fa      	ldr	r2, [r7, #12]
 8004c5e:	430a      	orrs	r2, r1
 8004c60:	601a      	str	r2, [r3, #0]
}
 8004c62:	bf00      	nop
 8004c64:	3714      	adds	r7, #20
 8004c66:	46bd      	mov	sp, r7
 8004c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c6c:	4770      	bx	lr
 8004c6e:	bf00      	nop
 8004c70:	08003935 	.word	0x08003935
 8004c74:	08003dd5 	.word	0x08003dd5
 8004c78:	08003b39 	.word	0x08003b39

08004c7c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004c7c:	b480      	push	{r7}
 8004c7e:	b085      	sub	sp, #20
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
 8004c84:	460b      	mov	r3, r1
 8004c86:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004c8c:	887b      	ldrh	r3, [r7, #2]
 8004c8e:	f003 0301 	and.w	r3, r3, #1
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00f      	beq.n	8004cb6 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8004c9c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004caa:	2b28      	cmp	r3, #40	@ 0x28
 8004cac:	d003      	beq.n	8004cb6 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004cb4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004cb6:	887b      	ldrh	r3, [r7, #2]
 8004cb8:	f003 0302 	and.w	r3, r3, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d00f      	beq.n	8004ce0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8004cc6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cce:	b2db      	uxtb	r3, r3
 8004cd0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004cd4:	2b28      	cmp	r3, #40	@ 0x28
 8004cd6:	d003      	beq.n	8004ce0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004cde:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004ce0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	da03      	bge.n	8004cf0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004cee:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004cf0:	887b      	ldrh	r3, [r7, #2]
 8004cf2:	2b10      	cmp	r3, #16
 8004cf4:	d103      	bne.n	8004cfe <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004cfc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004cfe:	887b      	ldrh	r3, [r7, #2]
 8004d00:	2b20      	cmp	r3, #32
 8004d02:	d103      	bne.n	8004d0c <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f043 0320 	orr.w	r3, r3, #32
 8004d0a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004d0c:	887b      	ldrh	r3, [r7, #2]
 8004d0e:	2b40      	cmp	r3, #64	@ 0x40
 8004d10:	d103      	bne.n	8004d1a <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d18:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	6819      	ldr	r1, [r3, #0]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	43da      	mvns	r2, r3
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	400a      	ands	r2, r1
 8004d2a:	601a      	str	r2, [r3, #0]
}
 8004d2c:	bf00      	nop
 8004d2e:	3714      	adds	r7, #20
 8004d30:	46bd      	mov	sp, r7
 8004d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d36:	4770      	bx	lr

08004d38 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	b083      	sub	sp, #12
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b20      	cmp	r3, #32
 8004d4c:	d138      	bne.n	8004dc0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d101      	bne.n	8004d5c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004d58:	2302      	movs	r3, #2
 8004d5a:	e032      	b.n	8004dc2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2224      	movs	r2, #36	@ 0x24
 8004d68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681a      	ldr	r2, [r3, #0]
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f022 0201 	bic.w	r2, r2, #1
 8004d7a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004d8a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	6819      	ldr	r1, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	683a      	ldr	r2, [r7, #0]
 8004d98:	430a      	orrs	r2, r1
 8004d9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	681a      	ldr	r2, [r3, #0]
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f042 0201 	orr.w	r2, r2, #1
 8004daa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2220      	movs	r2, #32
 8004db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	e000      	b.n	8004dc2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004dc0:	2302      	movs	r3, #2
  }
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	370c      	adds	r7, #12
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dcc:	4770      	bx	lr

08004dce <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b085      	sub	sp, #20
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
 8004dd6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	2b20      	cmp	r3, #32
 8004de2:	d139      	bne.n	8004e58 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dea:	2b01      	cmp	r3, #1
 8004dec:	d101      	bne.n	8004df2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004dee:	2302      	movs	r3, #2
 8004df0:	e033      	b.n	8004e5a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	2201      	movs	r2, #1
 8004df6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	2224      	movs	r2, #36	@ 0x24
 8004dfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	681a      	ldr	r2, [r3, #0]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	f022 0201 	bic.w	r2, r2, #1
 8004e10:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004e20:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	021b      	lsls	r3, r3, #8
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	4313      	orrs	r3, r2
 8004e2a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68fa      	ldr	r2, [r7, #12]
 8004e32:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	f042 0201 	orr.w	r2, r2, #1
 8004e42:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2220      	movs	r2, #32
 8004e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e54:	2300      	movs	r3, #0
 8004e56:	e000      	b.n	8004e5a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004e58:	2302      	movs	r3, #2
  }
}
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	3714      	adds	r7, #20
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e64:	4770      	bx	lr
	...

08004e68 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004e6c:	4b0d      	ldr	r3, [pc, #52]	@ (8004ea4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004e74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e78:	d102      	bne.n	8004e80 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004e7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004e7e:	e00b      	b.n	8004e98 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004e80:	4b08      	ldr	r3, [pc, #32]	@ (8004ea4 <HAL_PWREx_GetVoltageRange+0x3c>)
 8004e82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004e8e:	d102      	bne.n	8004e96 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004e90:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004e94:	e000      	b.n	8004e98 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004e96:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004e98:	4618      	mov	r0, r3
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea0:	4770      	bx	lr
 8004ea2:	bf00      	nop
 8004ea4:	40007000 	.word	0x40007000

08004ea8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b085      	sub	sp, #20
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d141      	bne.n	8004f3a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004eb6:	4b4b      	ldr	r3, [pc, #300]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ebe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ec2:	d131      	bne.n	8004f28 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004ec4:	4b47      	ldr	r3, [pc, #284]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ec6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004eca:	4a46      	ldr	r2, [pc, #280]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ecc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ed0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ed4:	4b43      	ldr	r3, [pc, #268]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004edc:	4a41      	ldr	r2, [pc, #260]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ede:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004ee2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004ee4:	4b40      	ldr	r3, [pc, #256]	@ (8004fe8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	2232      	movs	r2, #50	@ 0x32
 8004eea:	fb02 f303 	mul.w	r3, r2, r3
 8004eee:	4a3f      	ldr	r2, [pc, #252]	@ (8004fec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef4:	0c9b      	lsrs	r3, r3, #18
 8004ef6:	3301      	adds	r3, #1
 8004ef8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004efa:	e002      	b.n	8004f02 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	3b01      	subs	r3, #1
 8004f00:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f02:	4b38      	ldr	r3, [pc, #224]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f04:	695b      	ldr	r3, [r3, #20]
 8004f06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f0e:	d102      	bne.n	8004f16 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d1f2      	bne.n	8004efc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004f16:	4b33      	ldr	r3, [pc, #204]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f18:	695b      	ldr	r3, [r3, #20]
 8004f1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f1e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f22:	d158      	bne.n	8004fd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004f24:	2303      	movs	r3, #3
 8004f26:	e057      	b.n	8004fd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f28:	4b2e      	ldr	r3, [pc, #184]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f2e:	4a2d      	ldr	r2, [pc, #180]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f34:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004f38:	e04d      	b.n	8004fd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f40:	d141      	bne.n	8004fc6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f42:	4b28      	ldr	r3, [pc, #160]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004f4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f4e:	d131      	bne.n	8004fb4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004f50:	4b24      	ldr	r3, [pc, #144]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f52:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f56:	4a23      	ldr	r2, [pc, #140]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f5c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f60:	4b20      	ldr	r3, [pc, #128]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004f68:	4a1e      	ldr	r2, [pc, #120]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f6a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f6e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004f70:	4b1d      	ldr	r3, [pc, #116]	@ (8004fe8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	2232      	movs	r2, #50	@ 0x32
 8004f76:	fb02 f303 	mul.w	r3, r2, r3
 8004f7a:	4a1c      	ldr	r2, [pc, #112]	@ (8004fec <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004f7c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f80:	0c9b      	lsrs	r3, r3, #18
 8004f82:	3301      	adds	r3, #1
 8004f84:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f86:	e002      	b.n	8004f8e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f8e:	4b15      	ldr	r3, [pc, #84]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f90:	695b      	ldr	r3, [r3, #20]
 8004f92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f9a:	d102      	bne.n	8004fa2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d1f2      	bne.n	8004f88 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004fa2:	4b10      	ldr	r3, [pc, #64]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa4:	695b      	ldr	r3, [r3, #20]
 8004fa6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004faa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fae:	d112      	bne.n	8004fd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	e011      	b.n	8004fd8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fb6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004fba:	4a0a      	ldr	r2, [pc, #40]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fbc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004fc0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004fc4:	e007      	b.n	8004fd6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004fc6:	4b07      	ldr	r3, [pc, #28]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004fce:	4a05      	ldr	r2, [pc, #20]	@ (8004fe4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fd0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fd4:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3714      	adds	r7, #20
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr
 8004fe4:	40007000 	.word	0x40007000
 8004fe8:	2000004c 	.word	0x2000004c
 8004fec:	431bde83 	.word	0x431bde83

08004ff0 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b088      	sub	sp, #32
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d102      	bne.n	8005004 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004ffe:	2301      	movs	r3, #1
 8005000:	f000 bc08 	b.w	8005814 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005004:	4b96      	ldr	r3, [pc, #600]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005006:	689b      	ldr	r3, [r3, #8]
 8005008:	f003 030c 	and.w	r3, r3, #12
 800500c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800500e:	4b94      	ldr	r3, [pc, #592]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	f003 0303 	and.w	r3, r3, #3
 8005016:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 0310 	and.w	r3, r3, #16
 8005020:	2b00      	cmp	r3, #0
 8005022:	f000 80e4 	beq.w	80051ee <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d007      	beq.n	800503c <HAL_RCC_OscConfig+0x4c>
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	2b0c      	cmp	r3, #12
 8005030:	f040 808b 	bne.w	800514a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005034:	697b      	ldr	r3, [r7, #20]
 8005036:	2b01      	cmp	r3, #1
 8005038:	f040 8087 	bne.w	800514a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800503c:	4b88      	ldr	r3, [pc, #544]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0302 	and.w	r3, r3, #2
 8005044:	2b00      	cmp	r3, #0
 8005046:	d005      	beq.n	8005054 <HAL_RCC_OscConfig+0x64>
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	699b      	ldr	r3, [r3, #24]
 800504c:	2b00      	cmp	r3, #0
 800504e:	d101      	bne.n	8005054 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005050:	2301      	movs	r3, #1
 8005052:	e3df      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6a1a      	ldr	r2, [r3, #32]
 8005058:	4b81      	ldr	r3, [pc, #516]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f003 0308 	and.w	r3, r3, #8
 8005060:	2b00      	cmp	r3, #0
 8005062:	d004      	beq.n	800506e <HAL_RCC_OscConfig+0x7e>
 8005064:	4b7e      	ldr	r3, [pc, #504]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800506c:	e005      	b.n	800507a <HAL_RCC_OscConfig+0x8a>
 800506e:	4b7c      	ldr	r3, [pc, #496]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005070:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005074:	091b      	lsrs	r3, r3, #4
 8005076:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800507a:	4293      	cmp	r3, r2
 800507c:	d223      	bcs.n	80050c6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	6a1b      	ldr	r3, [r3, #32]
 8005082:	4618      	mov	r0, r3
 8005084:	f000 fdfe 	bl	8005c84 <RCC_SetFlashLatencyFromMSIRange>
 8005088:	4603      	mov	r3, r0
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e3c0      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005092:	4b73      	ldr	r3, [pc, #460]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a72      	ldr	r2, [pc, #456]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005098:	f043 0308 	orr.w	r3, r3, #8
 800509c:	6013      	str	r3, [r2, #0]
 800509e:	4b70      	ldr	r3, [pc, #448]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6a1b      	ldr	r3, [r3, #32]
 80050aa:	496d      	ldr	r1, [pc, #436]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050b0:	4b6b      	ldr	r3, [pc, #428]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	69db      	ldr	r3, [r3, #28]
 80050bc:	021b      	lsls	r3, r3, #8
 80050be:	4968      	ldr	r1, [pc, #416]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80050c0:	4313      	orrs	r3, r2
 80050c2:	604b      	str	r3, [r1, #4]
 80050c4:	e025      	b.n	8005112 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050c6:	4b66      	ldr	r3, [pc, #408]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a65      	ldr	r2, [pc, #404]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80050cc:	f043 0308 	orr.w	r3, r3, #8
 80050d0:	6013      	str	r3, [r2, #0]
 80050d2:	4b63      	ldr	r3, [pc, #396]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6a1b      	ldr	r3, [r3, #32]
 80050de:	4960      	ldr	r1, [pc, #384]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80050e0:	4313      	orrs	r3, r2
 80050e2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050e4:	4b5e      	ldr	r3, [pc, #376]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	69db      	ldr	r3, [r3, #28]
 80050f0:	021b      	lsls	r3, r3, #8
 80050f2:	495b      	ldr	r1, [pc, #364]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80050f4:	4313      	orrs	r3, r2
 80050f6:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80050f8:	69bb      	ldr	r3, [r7, #24]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d109      	bne.n	8005112 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a1b      	ldr	r3, [r3, #32]
 8005102:	4618      	mov	r0, r3
 8005104:	f000 fdbe 	bl	8005c84 <RCC_SetFlashLatencyFromMSIRange>
 8005108:	4603      	mov	r3, r0
 800510a:	2b00      	cmp	r3, #0
 800510c:	d001      	beq.n	8005112 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e380      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005112:	f000 fcc1 	bl	8005a98 <HAL_RCC_GetSysClockFreq>
 8005116:	4602      	mov	r2, r0
 8005118:	4b51      	ldr	r3, [pc, #324]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 800511a:	689b      	ldr	r3, [r3, #8]
 800511c:	091b      	lsrs	r3, r3, #4
 800511e:	f003 030f 	and.w	r3, r3, #15
 8005122:	4950      	ldr	r1, [pc, #320]	@ (8005264 <HAL_RCC_OscConfig+0x274>)
 8005124:	5ccb      	ldrb	r3, [r1, r3]
 8005126:	f003 031f 	and.w	r3, r3, #31
 800512a:	fa22 f303 	lsr.w	r3, r2, r3
 800512e:	4a4e      	ldr	r2, [pc, #312]	@ (8005268 <HAL_RCC_OscConfig+0x278>)
 8005130:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005132:	4b4e      	ldr	r3, [pc, #312]	@ (800526c <HAL_RCC_OscConfig+0x27c>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	4618      	mov	r0, r3
 8005138:	f7fc fc72 	bl	8001a20 <HAL_InitTick>
 800513c:	4603      	mov	r3, r0
 800513e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005140:	7bfb      	ldrb	r3, [r7, #15]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d052      	beq.n	80051ec <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005146:	7bfb      	ldrb	r3, [r7, #15]
 8005148:	e364      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	699b      	ldr	r3, [r3, #24]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d032      	beq.n	80051b8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005152:	4b43      	ldr	r3, [pc, #268]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a42      	ldr	r2, [pc, #264]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005158:	f043 0301 	orr.w	r3, r3, #1
 800515c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800515e:	f7fc fe79 	bl	8001e54 <HAL_GetTick>
 8005162:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005164:	e008      	b.n	8005178 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005166:	f7fc fe75 	bl	8001e54 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	2b02      	cmp	r3, #2
 8005172:	d901      	bls.n	8005178 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005174:	2303      	movs	r3, #3
 8005176:	e34d      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005178:	4b39      	ldr	r3, [pc, #228]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0302 	and.w	r3, r3, #2
 8005180:	2b00      	cmp	r3, #0
 8005182:	d0f0      	beq.n	8005166 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005184:	4b36      	ldr	r3, [pc, #216]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a35      	ldr	r2, [pc, #212]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 800518a:	f043 0308 	orr.w	r3, r3, #8
 800518e:	6013      	str	r3, [r2, #0]
 8005190:	4b33      	ldr	r3, [pc, #204]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a1b      	ldr	r3, [r3, #32]
 800519c:	4930      	ldr	r1, [pc, #192]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 800519e:	4313      	orrs	r3, r2
 80051a0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051a2:	4b2f      	ldr	r3, [pc, #188]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80051a4:	685b      	ldr	r3, [r3, #4]
 80051a6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	69db      	ldr	r3, [r3, #28]
 80051ae:	021b      	lsls	r3, r3, #8
 80051b0:	492b      	ldr	r1, [pc, #172]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80051b2:	4313      	orrs	r3, r2
 80051b4:	604b      	str	r3, [r1, #4]
 80051b6:	e01a      	b.n	80051ee <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80051b8:	4b29      	ldr	r3, [pc, #164]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a28      	ldr	r2, [pc, #160]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80051be:	f023 0301 	bic.w	r3, r3, #1
 80051c2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80051c4:	f7fc fe46 	bl	8001e54 <HAL_GetTick>
 80051c8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051ca:	e008      	b.n	80051de <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80051cc:	f7fc fe42 	bl	8001e54 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e31a      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051de:	4b20      	ldr	r3, [pc, #128]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 0302 	and.w	r3, r3, #2
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f0      	bne.n	80051cc <HAL_RCC_OscConfig+0x1dc>
 80051ea:	e000      	b.n	80051ee <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0301 	and.w	r3, r3, #1
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d073      	beq.n	80052e2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	2b08      	cmp	r3, #8
 80051fe:	d005      	beq.n	800520c <HAL_RCC_OscConfig+0x21c>
 8005200:	69bb      	ldr	r3, [r7, #24]
 8005202:	2b0c      	cmp	r3, #12
 8005204:	d10e      	bne.n	8005224 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005206:	697b      	ldr	r3, [r7, #20]
 8005208:	2b03      	cmp	r3, #3
 800520a:	d10b      	bne.n	8005224 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800520c:	4b14      	ldr	r3, [pc, #80]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005214:	2b00      	cmp	r3, #0
 8005216:	d063      	beq.n	80052e0 <HAL_RCC_OscConfig+0x2f0>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	685b      	ldr	r3, [r3, #4]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d15f      	bne.n	80052e0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e2f7      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800522c:	d106      	bne.n	800523c <HAL_RCC_OscConfig+0x24c>
 800522e:	4b0c      	ldr	r3, [pc, #48]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a0b      	ldr	r2, [pc, #44]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005234:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005238:	6013      	str	r3, [r2, #0]
 800523a:	e025      	b.n	8005288 <HAL_RCC_OscConfig+0x298>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005244:	d114      	bne.n	8005270 <HAL_RCC_OscConfig+0x280>
 8005246:	4b06      	ldr	r3, [pc, #24]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4a05      	ldr	r2, [pc, #20]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 800524c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005250:	6013      	str	r3, [r2, #0]
 8005252:	4b03      	ldr	r3, [pc, #12]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a02      	ldr	r2, [pc, #8]	@ (8005260 <HAL_RCC_OscConfig+0x270>)
 8005258:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800525c:	6013      	str	r3, [r2, #0]
 800525e:	e013      	b.n	8005288 <HAL_RCC_OscConfig+0x298>
 8005260:	40021000 	.word	0x40021000
 8005264:	08014b7c 	.word	0x08014b7c
 8005268:	2000004c 	.word	0x2000004c
 800526c:	20000050 	.word	0x20000050
 8005270:	4ba0      	ldr	r3, [pc, #640]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a9f      	ldr	r2, [pc, #636]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005276:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800527a:	6013      	str	r3, [r2, #0]
 800527c:	4b9d      	ldr	r3, [pc, #628]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a9c      	ldr	r2, [pc, #624]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005282:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005286:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d013      	beq.n	80052b8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005290:	f7fc fde0 	bl	8001e54 <HAL_GetTick>
 8005294:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005296:	e008      	b.n	80052aa <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005298:	f7fc fddc 	bl	8001e54 <HAL_GetTick>
 800529c:	4602      	mov	r2, r0
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	1ad3      	subs	r3, r2, r3
 80052a2:	2b64      	cmp	r3, #100	@ 0x64
 80052a4:	d901      	bls.n	80052aa <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80052a6:	2303      	movs	r3, #3
 80052a8:	e2b4      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052aa:	4b92      	ldr	r3, [pc, #584]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d0f0      	beq.n	8005298 <HAL_RCC_OscConfig+0x2a8>
 80052b6:	e014      	b.n	80052e2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052b8:	f7fc fdcc 	bl	8001e54 <HAL_GetTick>
 80052bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80052be:	e008      	b.n	80052d2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052c0:	f7fc fdc8 	bl	8001e54 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	2b64      	cmp	r3, #100	@ 0x64
 80052cc:	d901      	bls.n	80052d2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	e2a0      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80052d2:	4b88      	ldr	r3, [pc, #544]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d1f0      	bne.n	80052c0 <HAL_RCC_OscConfig+0x2d0>
 80052de:	e000      	b.n	80052e2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0302 	and.w	r3, r3, #2
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d060      	beq.n	80053b0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80052ee:	69bb      	ldr	r3, [r7, #24]
 80052f0:	2b04      	cmp	r3, #4
 80052f2:	d005      	beq.n	8005300 <HAL_RCC_OscConfig+0x310>
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	2b0c      	cmp	r3, #12
 80052f8:	d119      	bne.n	800532e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80052fa:	697b      	ldr	r3, [r7, #20]
 80052fc:	2b02      	cmp	r3, #2
 80052fe:	d116      	bne.n	800532e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005300:	4b7c      	ldr	r3, [pc, #496]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005308:	2b00      	cmp	r3, #0
 800530a:	d005      	beq.n	8005318 <HAL_RCC_OscConfig+0x328>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d101      	bne.n	8005318 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	e27d      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005318:	4b76      	ldr	r3, [pc, #472]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	691b      	ldr	r3, [r3, #16]
 8005324:	061b      	lsls	r3, r3, #24
 8005326:	4973      	ldr	r1, [pc, #460]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005328:	4313      	orrs	r3, r2
 800532a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800532c:	e040      	b.n	80053b0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	2b00      	cmp	r3, #0
 8005334:	d023      	beq.n	800537e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005336:	4b6f      	ldr	r3, [pc, #444]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	4a6e      	ldr	r2, [pc, #440]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 800533c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005340:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005342:	f7fc fd87 	bl	8001e54 <HAL_GetTick>
 8005346:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005348:	e008      	b.n	800535c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800534a:	f7fc fd83 	bl	8001e54 <HAL_GetTick>
 800534e:	4602      	mov	r2, r0
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	1ad3      	subs	r3, r2, r3
 8005354:	2b02      	cmp	r3, #2
 8005356:	d901      	bls.n	800535c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e25b      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800535c:	4b65      	ldr	r3, [pc, #404]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005364:	2b00      	cmp	r3, #0
 8005366:	d0f0      	beq.n	800534a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005368:	4b62      	ldr	r3, [pc, #392]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	691b      	ldr	r3, [r3, #16]
 8005374:	061b      	lsls	r3, r3, #24
 8005376:	495f      	ldr	r1, [pc, #380]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005378:	4313      	orrs	r3, r2
 800537a:	604b      	str	r3, [r1, #4]
 800537c:	e018      	b.n	80053b0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800537e:	4b5d      	ldr	r3, [pc, #372]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a5c      	ldr	r2, [pc, #368]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005384:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005388:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800538a:	f7fc fd63 	bl	8001e54 <HAL_GetTick>
 800538e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005390:	e008      	b.n	80053a4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005392:	f7fc fd5f 	bl	8001e54 <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	2b02      	cmp	r3, #2
 800539e:	d901      	bls.n	80053a4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e237      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80053a4:	4b53      	ldr	r3, [pc, #332]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d1f0      	bne.n	8005392 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f003 0308 	and.w	r3, r3, #8
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d03c      	beq.n	8005436 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	695b      	ldr	r3, [r3, #20]
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d01c      	beq.n	80053fe <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053c4:	4b4b      	ldr	r3, [pc, #300]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80053c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053ca:	4a4a      	ldr	r2, [pc, #296]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80053cc:	f043 0301 	orr.w	r3, r3, #1
 80053d0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053d4:	f7fc fd3e 	bl	8001e54 <HAL_GetTick>
 80053d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053da:	e008      	b.n	80053ee <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053dc:	f7fc fd3a 	bl	8001e54 <HAL_GetTick>
 80053e0:	4602      	mov	r2, r0
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	1ad3      	subs	r3, r2, r3
 80053e6:	2b02      	cmp	r3, #2
 80053e8:	d901      	bls.n	80053ee <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80053ea:	2303      	movs	r3, #3
 80053ec:	e212      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053ee:	4b41      	ldr	r3, [pc, #260]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80053f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053f4:	f003 0302 	and.w	r3, r3, #2
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d0ef      	beq.n	80053dc <HAL_RCC_OscConfig+0x3ec>
 80053fc:	e01b      	b.n	8005436 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80053fe:	4b3d      	ldr	r3, [pc, #244]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005400:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005404:	4a3b      	ldr	r2, [pc, #236]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005406:	f023 0301 	bic.w	r3, r3, #1
 800540a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800540e:	f7fc fd21 	bl	8001e54 <HAL_GetTick>
 8005412:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005414:	e008      	b.n	8005428 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005416:	f7fc fd1d 	bl	8001e54 <HAL_GetTick>
 800541a:	4602      	mov	r2, r0
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	1ad3      	subs	r3, r2, r3
 8005420:	2b02      	cmp	r3, #2
 8005422:	d901      	bls.n	8005428 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005424:	2303      	movs	r3, #3
 8005426:	e1f5      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005428:	4b32      	ldr	r3, [pc, #200]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 800542a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800542e:	f003 0302 	and.w	r3, r3, #2
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1ef      	bne.n	8005416 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f003 0304 	and.w	r3, r3, #4
 800543e:	2b00      	cmp	r3, #0
 8005440:	f000 80a6 	beq.w	8005590 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005444:	2300      	movs	r3, #0
 8005446:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005448:	4b2a      	ldr	r3, [pc, #168]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 800544a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800544c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10d      	bne.n	8005470 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005454:	4b27      	ldr	r3, [pc, #156]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005458:	4a26      	ldr	r2, [pc, #152]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 800545a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800545e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005460:	4b24      	ldr	r3, [pc, #144]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 8005462:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005468:	60bb      	str	r3, [r7, #8]
 800546a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800546c:	2301      	movs	r3, #1
 800546e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005470:	4b21      	ldr	r3, [pc, #132]	@ (80054f8 <HAL_RCC_OscConfig+0x508>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005478:	2b00      	cmp	r3, #0
 800547a:	d118      	bne.n	80054ae <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800547c:	4b1e      	ldr	r3, [pc, #120]	@ (80054f8 <HAL_RCC_OscConfig+0x508>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4a1d      	ldr	r2, [pc, #116]	@ (80054f8 <HAL_RCC_OscConfig+0x508>)
 8005482:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005486:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005488:	f7fc fce4 	bl	8001e54 <HAL_GetTick>
 800548c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800548e:	e008      	b.n	80054a2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005490:	f7fc fce0 	bl	8001e54 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	2b02      	cmp	r3, #2
 800549c:	d901      	bls.n	80054a2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800549e:	2303      	movs	r3, #3
 80054a0:	e1b8      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80054a2:	4b15      	ldr	r3, [pc, #84]	@ (80054f8 <HAL_RCC_OscConfig+0x508>)
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d0f0      	beq.n	8005490 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	689b      	ldr	r3, [r3, #8]
 80054b2:	2b01      	cmp	r3, #1
 80054b4:	d108      	bne.n	80054c8 <HAL_RCC_OscConfig+0x4d8>
 80054b6:	4b0f      	ldr	r3, [pc, #60]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80054b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054bc:	4a0d      	ldr	r2, [pc, #52]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80054be:	f043 0301 	orr.w	r3, r3, #1
 80054c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054c6:	e029      	b.n	800551c <HAL_RCC_OscConfig+0x52c>
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	2b05      	cmp	r3, #5
 80054ce:	d115      	bne.n	80054fc <HAL_RCC_OscConfig+0x50c>
 80054d0:	4b08      	ldr	r3, [pc, #32]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80054d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054d6:	4a07      	ldr	r2, [pc, #28]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80054d8:	f043 0304 	orr.w	r3, r3, #4
 80054dc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054e0:	4b04      	ldr	r3, [pc, #16]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80054e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80054e6:	4a03      	ldr	r2, [pc, #12]	@ (80054f4 <HAL_RCC_OscConfig+0x504>)
 80054e8:	f043 0301 	orr.w	r3, r3, #1
 80054ec:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80054f0:	e014      	b.n	800551c <HAL_RCC_OscConfig+0x52c>
 80054f2:	bf00      	nop
 80054f4:	40021000 	.word	0x40021000
 80054f8:	40007000 	.word	0x40007000
 80054fc:	4b9d      	ldr	r3, [pc, #628]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80054fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005502:	4a9c      	ldr	r2, [pc, #624]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 8005504:	f023 0301 	bic.w	r3, r3, #1
 8005508:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800550c:	4b99      	ldr	r3, [pc, #612]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 800550e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005512:	4a98      	ldr	r2, [pc, #608]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 8005514:	f023 0304 	bic.w	r3, r3, #4
 8005518:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d016      	beq.n	8005552 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005524:	f7fc fc96 	bl	8001e54 <HAL_GetTick>
 8005528:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800552a:	e00a      	b.n	8005542 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800552c:	f7fc fc92 	bl	8001e54 <HAL_GetTick>
 8005530:	4602      	mov	r2, r0
 8005532:	693b      	ldr	r3, [r7, #16]
 8005534:	1ad3      	subs	r3, r2, r3
 8005536:	f241 3288 	movw	r2, #5000	@ 0x1388
 800553a:	4293      	cmp	r3, r2
 800553c:	d901      	bls.n	8005542 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800553e:	2303      	movs	r3, #3
 8005540:	e168      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005542:	4b8c      	ldr	r3, [pc, #560]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 8005544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d0ed      	beq.n	800552c <HAL_RCC_OscConfig+0x53c>
 8005550:	e015      	b.n	800557e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005552:	f7fc fc7f 	bl	8001e54 <HAL_GetTick>
 8005556:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005558:	e00a      	b.n	8005570 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800555a:	f7fc fc7b 	bl	8001e54 <HAL_GetTick>
 800555e:	4602      	mov	r2, r0
 8005560:	693b      	ldr	r3, [r7, #16]
 8005562:	1ad3      	subs	r3, r2, r3
 8005564:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005568:	4293      	cmp	r3, r2
 800556a:	d901      	bls.n	8005570 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e151      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005570:	4b80      	ldr	r3, [pc, #512]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 8005572:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005576:	f003 0302 	and.w	r3, r3, #2
 800557a:	2b00      	cmp	r3, #0
 800557c:	d1ed      	bne.n	800555a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800557e:	7ffb      	ldrb	r3, [r7, #31]
 8005580:	2b01      	cmp	r3, #1
 8005582:	d105      	bne.n	8005590 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005584:	4b7b      	ldr	r3, [pc, #492]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 8005586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005588:	4a7a      	ldr	r2, [pc, #488]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 800558a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800558e:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0320 	and.w	r3, r3, #32
 8005598:	2b00      	cmp	r3, #0
 800559a:	d03c      	beq.n	8005616 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d01c      	beq.n	80055de <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80055a4:	4b73      	ldr	r3, [pc, #460]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80055a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055aa:	4a72      	ldr	r2, [pc, #456]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80055ac:	f043 0301 	orr.w	r3, r3, #1
 80055b0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055b4:	f7fc fc4e 	bl	8001e54 <HAL_GetTick>
 80055b8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80055ba:	e008      	b.n	80055ce <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055bc:	f7fc fc4a 	bl	8001e54 <HAL_GetTick>
 80055c0:	4602      	mov	r2, r0
 80055c2:	693b      	ldr	r3, [r7, #16]
 80055c4:	1ad3      	subs	r3, r2, r3
 80055c6:	2b02      	cmp	r3, #2
 80055c8:	d901      	bls.n	80055ce <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80055ca:	2303      	movs	r3, #3
 80055cc:	e122      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80055ce:	4b69      	ldr	r3, [pc, #420]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80055d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d0ef      	beq.n	80055bc <HAL_RCC_OscConfig+0x5cc>
 80055dc:	e01b      	b.n	8005616 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80055de:	4b65      	ldr	r3, [pc, #404]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80055e0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80055e4:	4a63      	ldr	r2, [pc, #396]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80055e6:	f023 0301 	bic.w	r3, r3, #1
 80055ea:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055ee:	f7fc fc31 	bl	8001e54 <HAL_GetTick>
 80055f2:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055f4:	e008      	b.n	8005608 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055f6:	f7fc fc2d 	bl	8001e54 <HAL_GetTick>
 80055fa:	4602      	mov	r2, r0
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	1ad3      	subs	r3, r2, r3
 8005600:	2b02      	cmp	r3, #2
 8005602:	d901      	bls.n	8005608 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005604:	2303      	movs	r3, #3
 8005606:	e105      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005608:	4b5a      	ldr	r3, [pc, #360]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 800560a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800560e:	f003 0302 	and.w	r3, r3, #2
 8005612:	2b00      	cmp	r3, #0
 8005614:	d1ef      	bne.n	80055f6 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800561a:	2b00      	cmp	r3, #0
 800561c:	f000 80f9 	beq.w	8005812 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005624:	2b02      	cmp	r3, #2
 8005626:	f040 80cf 	bne.w	80057c8 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800562a:	4b52      	ldr	r3, [pc, #328]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005630:	697b      	ldr	r3, [r7, #20]
 8005632:	f003 0203 	and.w	r2, r3, #3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800563a:	429a      	cmp	r2, r3
 800563c:	d12c      	bne.n	8005698 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005648:	3b01      	subs	r3, #1
 800564a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800564c:	429a      	cmp	r2, r3
 800564e:	d123      	bne.n	8005698 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800565a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800565c:	429a      	cmp	r2, r3
 800565e:	d11b      	bne.n	8005698 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800566c:	429a      	cmp	r2, r3
 800566e:	d113      	bne.n	8005698 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800567a:	085b      	lsrs	r3, r3, #1
 800567c:	3b01      	subs	r3, #1
 800567e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005680:	429a      	cmp	r2, r3
 8005682:	d109      	bne.n	8005698 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800568e:	085b      	lsrs	r3, r3, #1
 8005690:	3b01      	subs	r3, #1
 8005692:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005694:	429a      	cmp	r2, r3
 8005696:	d071      	beq.n	800577c <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	2b0c      	cmp	r3, #12
 800569c:	d068      	beq.n	8005770 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800569e:	4b35      	ldr	r3, [pc, #212]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d105      	bne.n	80056b6 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80056aa:	4b32      	ldr	r3, [pc, #200]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d001      	beq.n	80056ba <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80056b6:	2301      	movs	r3, #1
 80056b8:	e0ac      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80056ba:	4b2e      	ldr	r3, [pc, #184]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a2d      	ldr	r2, [pc, #180]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80056c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056c4:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80056c6:	f7fc fbc5 	bl	8001e54 <HAL_GetTick>
 80056ca:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056cc:	e008      	b.n	80056e0 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056ce:	f7fc fbc1 	bl	8001e54 <HAL_GetTick>
 80056d2:	4602      	mov	r2, r0
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	1ad3      	subs	r3, r2, r3
 80056d8:	2b02      	cmp	r3, #2
 80056da:	d901      	bls.n	80056e0 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e099      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056e0:	4b24      	ldr	r3, [pc, #144]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d1f0      	bne.n	80056ce <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056ec:	4b21      	ldr	r3, [pc, #132]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 80056ee:	68da      	ldr	r2, [r3, #12]
 80056f0:	4b21      	ldr	r3, [pc, #132]	@ (8005778 <HAL_RCC_OscConfig+0x788>)
 80056f2:	4013      	ands	r3, r2
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80056f8:	687a      	ldr	r2, [r7, #4]
 80056fa:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80056fc:	3a01      	subs	r2, #1
 80056fe:	0112      	lsls	r2, r2, #4
 8005700:	4311      	orrs	r1, r2
 8005702:	687a      	ldr	r2, [r7, #4]
 8005704:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005706:	0212      	lsls	r2, r2, #8
 8005708:	4311      	orrs	r1, r2
 800570a:	687a      	ldr	r2, [r7, #4]
 800570c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800570e:	0852      	lsrs	r2, r2, #1
 8005710:	3a01      	subs	r2, #1
 8005712:	0552      	lsls	r2, r2, #21
 8005714:	4311      	orrs	r1, r2
 8005716:	687a      	ldr	r2, [r7, #4]
 8005718:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800571a:	0852      	lsrs	r2, r2, #1
 800571c:	3a01      	subs	r2, #1
 800571e:	0652      	lsls	r2, r2, #25
 8005720:	4311      	orrs	r1, r2
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005726:	06d2      	lsls	r2, r2, #27
 8005728:	430a      	orrs	r2, r1
 800572a:	4912      	ldr	r1, [pc, #72]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 800572c:	4313      	orrs	r3, r2
 800572e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005730:	4b10      	ldr	r3, [pc, #64]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	4a0f      	ldr	r2, [pc, #60]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 8005736:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800573a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800573c:	4b0d      	ldr	r3, [pc, #52]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 800573e:	68db      	ldr	r3, [r3, #12]
 8005740:	4a0c      	ldr	r2, [pc, #48]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 8005742:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005746:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005748:	f7fc fb84 	bl	8001e54 <HAL_GetTick>
 800574c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800574e:	e008      	b.n	8005762 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005750:	f7fc fb80 	bl	8001e54 <HAL_GetTick>
 8005754:	4602      	mov	r2, r0
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	2b02      	cmp	r3, #2
 800575c:	d901      	bls.n	8005762 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	e058      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005762:	4b04      	ldr	r3, [pc, #16]	@ (8005774 <HAL_RCC_OscConfig+0x784>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d0f0      	beq.n	8005750 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800576e:	e050      	b.n	8005812 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e04f      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
 8005774:	40021000 	.word	0x40021000
 8005778:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800577c:	4b27      	ldr	r3, [pc, #156]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005784:	2b00      	cmp	r3, #0
 8005786:	d144      	bne.n	8005812 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005788:	4b24      	ldr	r3, [pc, #144]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4a23      	ldr	r2, [pc, #140]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 800578e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005792:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005794:	4b21      	ldr	r3, [pc, #132]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 8005796:	68db      	ldr	r3, [r3, #12]
 8005798:	4a20      	ldr	r2, [pc, #128]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 800579a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800579e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80057a0:	f7fc fb58 	bl	8001e54 <HAL_GetTick>
 80057a4:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057a6:	e008      	b.n	80057ba <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057a8:	f7fc fb54 	bl	8001e54 <HAL_GetTick>
 80057ac:	4602      	mov	r2, r0
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	1ad3      	subs	r3, r2, r3
 80057b2:	2b02      	cmp	r3, #2
 80057b4:	d901      	bls.n	80057ba <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80057b6:	2303      	movs	r3, #3
 80057b8:	e02c      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057ba:	4b18      	ldr	r3, [pc, #96]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d0f0      	beq.n	80057a8 <HAL_RCC_OscConfig+0x7b8>
 80057c6:	e024      	b.n	8005812 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80057c8:	69bb      	ldr	r3, [r7, #24]
 80057ca:	2b0c      	cmp	r3, #12
 80057cc:	d01f      	beq.n	800580e <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057ce:	4b13      	ldr	r3, [pc, #76]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4a12      	ldr	r2, [pc, #72]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 80057d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80057d8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057da:	f7fc fb3b 	bl	8001e54 <HAL_GetTick>
 80057de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057e0:	e008      	b.n	80057f4 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057e2:	f7fc fb37 	bl	8001e54 <HAL_GetTick>
 80057e6:	4602      	mov	r2, r0
 80057e8:	693b      	ldr	r3, [r7, #16]
 80057ea:	1ad3      	subs	r3, r2, r3
 80057ec:	2b02      	cmp	r3, #2
 80057ee:	d901      	bls.n	80057f4 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80057f0:	2303      	movs	r3, #3
 80057f2:	e00f      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057f4:	4b09      	ldr	r3, [pc, #36]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d1f0      	bne.n	80057e2 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005800:	4b06      	ldr	r3, [pc, #24]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 8005802:	68da      	ldr	r2, [r3, #12]
 8005804:	4905      	ldr	r1, [pc, #20]	@ (800581c <HAL_RCC_OscConfig+0x82c>)
 8005806:	4b06      	ldr	r3, [pc, #24]	@ (8005820 <HAL_RCC_OscConfig+0x830>)
 8005808:	4013      	ands	r3, r2
 800580a:	60cb      	str	r3, [r1, #12]
 800580c:	e001      	b.n	8005812 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800580e:	2301      	movs	r3, #1
 8005810:	e000      	b.n	8005814 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8005812:	2300      	movs	r3, #0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3720      	adds	r7, #32
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	40021000 	.word	0x40021000
 8005820:	feeefffc 	.word	0xfeeefffc

08005824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b086      	sub	sp, #24
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
 800582c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800582e:	2300      	movs	r3, #0
 8005830:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2b00      	cmp	r3, #0
 8005836:	d101      	bne.n	800583c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005838:	2301      	movs	r3, #1
 800583a:	e11d      	b.n	8005a78 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800583c:	4b90      	ldr	r3, [pc, #576]	@ (8005a80 <HAL_RCC_ClockConfig+0x25c>)
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 030f 	and.w	r3, r3, #15
 8005844:	683a      	ldr	r2, [r7, #0]
 8005846:	429a      	cmp	r2, r3
 8005848:	d910      	bls.n	800586c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800584a:	4b8d      	ldr	r3, [pc, #564]	@ (8005a80 <HAL_RCC_ClockConfig+0x25c>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f023 020f 	bic.w	r2, r3, #15
 8005852:	498b      	ldr	r1, [pc, #556]	@ (8005a80 <HAL_RCC_ClockConfig+0x25c>)
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	4313      	orrs	r3, r2
 8005858:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800585a:	4b89      	ldr	r3, [pc, #548]	@ (8005a80 <HAL_RCC_ClockConfig+0x25c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f003 030f 	and.w	r3, r3, #15
 8005862:	683a      	ldr	r2, [r7, #0]
 8005864:	429a      	cmp	r2, r3
 8005866:	d001      	beq.n	800586c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005868:	2301      	movs	r3, #1
 800586a:	e105      	b.n	8005a78 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f003 0302 	and.w	r3, r3, #2
 8005874:	2b00      	cmp	r3, #0
 8005876:	d010      	beq.n	800589a <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689a      	ldr	r2, [r3, #8]
 800587c:	4b81      	ldr	r3, [pc, #516]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 800587e:	689b      	ldr	r3, [r3, #8]
 8005880:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005884:	429a      	cmp	r2, r3
 8005886:	d908      	bls.n	800589a <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005888:	4b7e      	ldr	r3, [pc, #504]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	497b      	ldr	r1, [pc, #492]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 8005896:	4313      	orrs	r3, r2
 8005898:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0301 	and.w	r3, r3, #1
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d079      	beq.n	800599a <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	685b      	ldr	r3, [r3, #4]
 80058aa:	2b03      	cmp	r3, #3
 80058ac:	d11e      	bne.n	80058ec <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058ae:	4b75      	ldr	r3, [pc, #468]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80058ba:	2301      	movs	r3, #1
 80058bc:	e0dc      	b.n	8005a78 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80058be:	f000 fa3b 	bl	8005d38 <RCC_GetSysClockFreqFromPLLSource>
 80058c2:	4603      	mov	r3, r0
 80058c4:	4a70      	ldr	r2, [pc, #448]	@ (8005a88 <HAL_RCC_ClockConfig+0x264>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d946      	bls.n	8005958 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80058ca:	4b6e      	ldr	r3, [pc, #440]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 80058cc:	689b      	ldr	r3, [r3, #8]
 80058ce:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d140      	bne.n	8005958 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80058d6:	4b6b      	ldr	r3, [pc, #428]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 80058d8:	689b      	ldr	r3, [r3, #8]
 80058da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80058de:	4a69      	ldr	r2, [pc, #420]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 80058e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80058e4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80058e6:	2380      	movs	r3, #128	@ 0x80
 80058e8:	617b      	str	r3, [r7, #20]
 80058ea:	e035      	b.n	8005958 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	2b02      	cmp	r3, #2
 80058f2:	d107      	bne.n	8005904 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058f4:	4b63      	ldr	r3, [pc, #396]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d115      	bne.n	800592c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e0b9      	b.n	8005a78 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	2b00      	cmp	r3, #0
 800590a:	d107      	bne.n	800591c <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800590c:	4b5d      	ldr	r3, [pc, #372]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0302 	and.w	r3, r3, #2
 8005914:	2b00      	cmp	r3, #0
 8005916:	d109      	bne.n	800592c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e0ad      	b.n	8005a78 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800591c:	4b59      	ldr	r3, [pc, #356]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005924:	2b00      	cmp	r3, #0
 8005926:	d101      	bne.n	800592c <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005928:	2301      	movs	r3, #1
 800592a:	e0a5      	b.n	8005a78 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800592c:	f000 f8b4 	bl	8005a98 <HAL_RCC_GetSysClockFreq>
 8005930:	4603      	mov	r3, r0
 8005932:	4a55      	ldr	r2, [pc, #340]	@ (8005a88 <HAL_RCC_ClockConfig+0x264>)
 8005934:	4293      	cmp	r3, r2
 8005936:	d90f      	bls.n	8005958 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005938:	4b52      	ldr	r3, [pc, #328]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d109      	bne.n	8005958 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005944:	4b4f      	ldr	r3, [pc, #316]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800594c:	4a4d      	ldr	r2, [pc, #308]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 800594e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005952:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005954:	2380      	movs	r3, #128	@ 0x80
 8005956:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005958:	4b4a      	ldr	r3, [pc, #296]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 800595a:	689b      	ldr	r3, [r3, #8]
 800595c:	f023 0203 	bic.w	r2, r3, #3
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	4947      	ldr	r1, [pc, #284]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 8005966:	4313      	orrs	r3, r2
 8005968:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800596a:	f7fc fa73 	bl	8001e54 <HAL_GetTick>
 800596e:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005970:	e00a      	b.n	8005988 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005972:	f7fc fa6f 	bl	8001e54 <HAL_GetTick>
 8005976:	4602      	mov	r2, r0
 8005978:	693b      	ldr	r3, [r7, #16]
 800597a:	1ad3      	subs	r3, r2, r3
 800597c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005980:	4293      	cmp	r3, r2
 8005982:	d901      	bls.n	8005988 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005984:	2303      	movs	r3, #3
 8005986:	e077      	b.n	8005a78 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005988:	4b3e      	ldr	r3, [pc, #248]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	f003 020c 	and.w	r2, r3, #12
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	685b      	ldr	r3, [r3, #4]
 8005994:	009b      	lsls	r3, r3, #2
 8005996:	429a      	cmp	r2, r3
 8005998:	d1eb      	bne.n	8005972 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	2b80      	cmp	r3, #128	@ 0x80
 800599e:	d105      	bne.n	80059ac <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80059a0:	4b38      	ldr	r3, [pc, #224]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 80059a2:	689b      	ldr	r3, [r3, #8]
 80059a4:	4a37      	ldr	r2, [pc, #220]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 80059a6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80059aa:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	f003 0302 	and.w	r3, r3, #2
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d010      	beq.n	80059da <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	689a      	ldr	r2, [r3, #8]
 80059bc:	4b31      	ldr	r3, [pc, #196]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d208      	bcs.n	80059da <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80059c8:	4b2e      	ldr	r3, [pc, #184]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	689b      	ldr	r3, [r3, #8]
 80059d4:	492b      	ldr	r1, [pc, #172]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 80059d6:	4313      	orrs	r3, r2
 80059d8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059da:	4b29      	ldr	r3, [pc, #164]	@ (8005a80 <HAL_RCC_ClockConfig+0x25c>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f003 030f 	and.w	r3, r3, #15
 80059e2:	683a      	ldr	r2, [r7, #0]
 80059e4:	429a      	cmp	r2, r3
 80059e6:	d210      	bcs.n	8005a0a <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059e8:	4b25      	ldr	r3, [pc, #148]	@ (8005a80 <HAL_RCC_ClockConfig+0x25c>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f023 020f 	bic.w	r2, r3, #15
 80059f0:	4923      	ldr	r1, [pc, #140]	@ (8005a80 <HAL_RCC_ClockConfig+0x25c>)
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	4313      	orrs	r3, r2
 80059f6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059f8:	4b21      	ldr	r3, [pc, #132]	@ (8005a80 <HAL_RCC_ClockConfig+0x25c>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	f003 030f 	and.w	r3, r3, #15
 8005a00:	683a      	ldr	r2, [r7, #0]
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d001      	beq.n	8005a0a <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8005a06:	2301      	movs	r3, #1
 8005a08:	e036      	b.n	8005a78 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0304 	and.w	r3, r3, #4
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d008      	beq.n	8005a28 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005a16:	4b1b      	ldr	r3, [pc, #108]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	4918      	ldr	r1, [pc, #96]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 8005a24:	4313      	orrs	r3, r2
 8005a26:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	f003 0308 	and.w	r3, r3, #8
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d009      	beq.n	8005a48 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a34:	4b13      	ldr	r3, [pc, #76]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 8005a36:	689b      	ldr	r3, [r3, #8]
 8005a38:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	691b      	ldr	r3, [r3, #16]
 8005a40:	00db      	lsls	r3, r3, #3
 8005a42:	4910      	ldr	r1, [pc, #64]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 8005a44:	4313      	orrs	r3, r2
 8005a46:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005a48:	f000 f826 	bl	8005a98 <HAL_RCC_GetSysClockFreq>
 8005a4c:	4602      	mov	r2, r0
 8005a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a84 <HAL_RCC_ClockConfig+0x260>)
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	091b      	lsrs	r3, r3, #4
 8005a54:	f003 030f 	and.w	r3, r3, #15
 8005a58:	490c      	ldr	r1, [pc, #48]	@ (8005a8c <HAL_RCC_ClockConfig+0x268>)
 8005a5a:	5ccb      	ldrb	r3, [r1, r3]
 8005a5c:	f003 031f 	and.w	r3, r3, #31
 8005a60:	fa22 f303 	lsr.w	r3, r2, r3
 8005a64:	4a0a      	ldr	r2, [pc, #40]	@ (8005a90 <HAL_RCC_ClockConfig+0x26c>)
 8005a66:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005a68:	4b0a      	ldr	r3, [pc, #40]	@ (8005a94 <HAL_RCC_ClockConfig+0x270>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f7fb ffd7 	bl	8001a20 <HAL_InitTick>
 8005a72:	4603      	mov	r3, r0
 8005a74:	73fb      	strb	r3, [r7, #15]

  return status;
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a78:	4618      	mov	r0, r3
 8005a7a:	3718      	adds	r7, #24
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	40022000 	.word	0x40022000
 8005a84:	40021000 	.word	0x40021000
 8005a88:	04c4b400 	.word	0x04c4b400
 8005a8c:	08014b7c 	.word	0x08014b7c
 8005a90:	2000004c 	.word	0x2000004c
 8005a94:	20000050 	.word	0x20000050

08005a98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a98:	b480      	push	{r7}
 8005a9a:	b089      	sub	sp, #36	@ 0x24
 8005a9c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	61fb      	str	r3, [r7, #28]
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005aa6:	4b3e      	ldr	r3, [pc, #248]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	f003 030c 	and.w	r3, r3, #12
 8005aae:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005ab0:	4b3b      	ldr	r3, [pc, #236]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	f003 0303 	and.w	r3, r3, #3
 8005ab8:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d005      	beq.n	8005acc <HAL_RCC_GetSysClockFreq+0x34>
 8005ac0:	693b      	ldr	r3, [r7, #16]
 8005ac2:	2b0c      	cmp	r3, #12
 8005ac4:	d121      	bne.n	8005b0a <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d11e      	bne.n	8005b0a <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005acc:	4b34      	ldr	r3, [pc, #208]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0308 	and.w	r3, r3, #8
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d107      	bne.n	8005ae8 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005ad8:	4b31      	ldr	r3, [pc, #196]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ada:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ade:	0a1b      	lsrs	r3, r3, #8
 8005ae0:	f003 030f 	and.w	r3, r3, #15
 8005ae4:	61fb      	str	r3, [r7, #28]
 8005ae6:	e005      	b.n	8005af4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005ae8:	4b2d      	ldr	r3, [pc, #180]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	091b      	lsrs	r3, r3, #4
 8005aee:	f003 030f 	and.w	r3, r3, #15
 8005af2:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005af4:	4a2b      	ldr	r2, [pc, #172]	@ (8005ba4 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005afc:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d10d      	bne.n	8005b20 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005b04:	69fb      	ldr	r3, [r7, #28]
 8005b06:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005b08:	e00a      	b.n	8005b20 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005b0a:	693b      	ldr	r3, [r7, #16]
 8005b0c:	2b04      	cmp	r3, #4
 8005b0e:	d102      	bne.n	8005b16 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005b10:	4b25      	ldr	r3, [pc, #148]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005b12:	61bb      	str	r3, [r7, #24]
 8005b14:	e004      	b.n	8005b20 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005b16:	693b      	ldr	r3, [r7, #16]
 8005b18:	2b08      	cmp	r3, #8
 8005b1a:	d101      	bne.n	8005b20 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005b1c:	4b23      	ldr	r3, [pc, #140]	@ (8005bac <HAL_RCC_GetSysClockFreq+0x114>)
 8005b1e:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005b20:	693b      	ldr	r3, [r7, #16]
 8005b22:	2b0c      	cmp	r3, #12
 8005b24:	d134      	bne.n	8005b90 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005b26:	4b1e      	ldr	r3, [pc, #120]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	f003 0303 	and.w	r3, r3, #3
 8005b2e:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	2b02      	cmp	r3, #2
 8005b34:	d003      	beq.n	8005b3e <HAL_RCC_GetSysClockFreq+0xa6>
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	2b03      	cmp	r3, #3
 8005b3a:	d003      	beq.n	8005b44 <HAL_RCC_GetSysClockFreq+0xac>
 8005b3c:	e005      	b.n	8005b4a <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005b3e:	4b1a      	ldr	r3, [pc, #104]	@ (8005ba8 <HAL_RCC_GetSysClockFreq+0x110>)
 8005b40:	617b      	str	r3, [r7, #20]
      break;
 8005b42:	e005      	b.n	8005b50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005b44:	4b19      	ldr	r3, [pc, #100]	@ (8005bac <HAL_RCC_GetSysClockFreq+0x114>)
 8005b46:	617b      	str	r3, [r7, #20]
      break;
 8005b48:	e002      	b.n	8005b50 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	617b      	str	r3, [r7, #20]
      break;
 8005b4e:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b50:	4b13      	ldr	r3, [pc, #76]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b52:	68db      	ldr	r3, [r3, #12]
 8005b54:	091b      	lsrs	r3, r3, #4
 8005b56:	f003 030f 	and.w	r3, r3, #15
 8005b5a:	3301      	adds	r3, #1
 8005b5c:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005b5e:	4b10      	ldr	r3, [pc, #64]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	0a1b      	lsrs	r3, r3, #8
 8005b64:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	fb03 f202 	mul.w	r2, r3, r2
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b74:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b76:	4b0a      	ldr	r3, [pc, #40]	@ (8005ba0 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b78:	68db      	ldr	r3, [r3, #12]
 8005b7a:	0e5b      	lsrs	r3, r3, #25
 8005b7c:	f003 0303 	and.w	r3, r3, #3
 8005b80:	3301      	adds	r3, #1
 8005b82:	005b      	lsls	r3, r3, #1
 8005b84:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005b86:	697a      	ldr	r2, [r7, #20]
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b8e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005b90:	69bb      	ldr	r3, [r7, #24]
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3724      	adds	r7, #36	@ 0x24
 8005b96:	46bd      	mov	sp, r7
 8005b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9c:	4770      	bx	lr
 8005b9e:	bf00      	nop
 8005ba0:	40021000 	.word	0x40021000
 8005ba4:	08014b94 	.word	0x08014b94
 8005ba8:	00f42400 	.word	0x00f42400
 8005bac:	007a1200 	.word	0x007a1200

08005bb0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bb0:	b480      	push	{r7}
 8005bb2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bb4:	4b03      	ldr	r3, [pc, #12]	@ (8005bc4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
}
 8005bb8:	4618      	mov	r0, r3
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	2000004c 	.word	0x2000004c

08005bc8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005bcc:	f7ff fff0 	bl	8005bb0 <HAL_RCC_GetHCLKFreq>
 8005bd0:	4602      	mov	r2, r0
 8005bd2:	4b06      	ldr	r3, [pc, #24]	@ (8005bec <HAL_RCC_GetPCLK1Freq+0x24>)
 8005bd4:	689b      	ldr	r3, [r3, #8]
 8005bd6:	0a1b      	lsrs	r3, r3, #8
 8005bd8:	f003 0307 	and.w	r3, r3, #7
 8005bdc:	4904      	ldr	r1, [pc, #16]	@ (8005bf0 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005bde:	5ccb      	ldrb	r3, [r1, r3]
 8005be0:	f003 031f 	and.w	r3, r3, #31
 8005be4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005be8:	4618      	mov	r0, r3
 8005bea:	bd80      	pop	{r7, pc}
 8005bec:	40021000 	.word	0x40021000
 8005bf0:	08014b8c 	.word	0x08014b8c

08005bf4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005bf8:	f7ff ffda 	bl	8005bb0 <HAL_RCC_GetHCLKFreq>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	4b06      	ldr	r3, [pc, #24]	@ (8005c18 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	0adb      	lsrs	r3, r3, #11
 8005c04:	f003 0307 	and.w	r3, r3, #7
 8005c08:	4904      	ldr	r1, [pc, #16]	@ (8005c1c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005c0a:	5ccb      	ldrb	r3, [r1, r3]
 8005c0c:	f003 031f 	and.w	r3, r3, #31
 8005c10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c14:	4618      	mov	r0, r3
 8005c16:	bd80      	pop	{r7, pc}
 8005c18:	40021000 	.word	0x40021000
 8005c1c:	08014b8c 	.word	0x08014b8c

08005c20 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b083      	sub	sp, #12
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	220f      	movs	r2, #15
 8005c2e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005c30:	4b12      	ldr	r3, [pc, #72]	@ (8005c7c <HAL_RCC_GetClockConfig+0x5c>)
 8005c32:	689b      	ldr	r3, [r3, #8]
 8005c34:	f003 0203 	and.w	r2, r3, #3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005c3c:	4b0f      	ldr	r3, [pc, #60]	@ (8005c7c <HAL_RCC_GetClockConfig+0x5c>)
 8005c3e:	689b      	ldr	r3, [r3, #8]
 8005c40:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005c48:	4b0c      	ldr	r3, [pc, #48]	@ (8005c7c <HAL_RCC_GetClockConfig+0x5c>)
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005c54:	4b09      	ldr	r3, [pc, #36]	@ (8005c7c <HAL_RCC_GetClockConfig+0x5c>)
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	08db      	lsrs	r3, r3, #3
 8005c5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005c62:	4b07      	ldr	r3, [pc, #28]	@ (8005c80 <HAL_RCC_GetClockConfig+0x60>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 020f 	and.w	r2, r3, #15
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	601a      	str	r2, [r3, #0]
}
 8005c6e:	bf00      	nop
 8005c70:	370c      	adds	r7, #12
 8005c72:	46bd      	mov	sp, r7
 8005c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c78:	4770      	bx	lr
 8005c7a:	bf00      	nop
 8005c7c:	40021000 	.word	0x40021000
 8005c80:	40022000 	.word	0x40022000

08005c84 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005c84:	b580      	push	{r7, lr}
 8005c86:	b086      	sub	sp, #24
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005c8c:	2300      	movs	r3, #0
 8005c8e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005c90:	4b27      	ldr	r3, [pc, #156]	@ (8005d30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005c92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d003      	beq.n	8005ca4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005c9c:	f7ff f8e4 	bl	8004e68 <HAL_PWREx_GetVoltageRange>
 8005ca0:	6178      	str	r0, [r7, #20]
 8005ca2:	e014      	b.n	8005cce <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ca4:	4b22      	ldr	r3, [pc, #136]	@ (8005d30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005ca6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005ca8:	4a21      	ldr	r2, [pc, #132]	@ (8005d30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005caa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cae:	6593      	str	r3, [r2, #88]	@ 0x58
 8005cb0:	4b1f      	ldr	r3, [pc, #124]	@ (8005d30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005cb8:	60fb      	str	r3, [r7, #12]
 8005cba:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005cbc:	f7ff f8d4 	bl	8004e68 <HAL_PWREx_GetVoltageRange>
 8005cc0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8005d30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cc6:	4a1a      	ldr	r2, [pc, #104]	@ (8005d30 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005cc8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ccc:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005cce:	697b      	ldr	r3, [r7, #20]
 8005cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005cd4:	d10b      	bne.n	8005cee <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	2b80      	cmp	r3, #128	@ 0x80
 8005cda:	d913      	bls.n	8005d04 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	2ba0      	cmp	r3, #160	@ 0xa0
 8005ce0:	d902      	bls.n	8005ce8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005ce2:	2302      	movs	r3, #2
 8005ce4:	613b      	str	r3, [r7, #16]
 8005ce6:	e00d      	b.n	8005d04 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005ce8:	2301      	movs	r3, #1
 8005cea:	613b      	str	r3, [r7, #16]
 8005cec:	e00a      	b.n	8005d04 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	2b7f      	cmp	r3, #127	@ 0x7f
 8005cf2:	d902      	bls.n	8005cfa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005cf4:	2302      	movs	r3, #2
 8005cf6:	613b      	str	r3, [r7, #16]
 8005cf8:	e004      	b.n	8005d04 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2b70      	cmp	r3, #112	@ 0x70
 8005cfe:	d101      	bne.n	8005d04 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005d00:	2301      	movs	r3, #1
 8005d02:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005d04:	4b0b      	ldr	r3, [pc, #44]	@ (8005d34 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f023 020f 	bic.w	r2, r3, #15
 8005d0c:	4909      	ldr	r1, [pc, #36]	@ (8005d34 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005d0e:	693b      	ldr	r3, [r7, #16]
 8005d10:	4313      	orrs	r3, r2
 8005d12:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005d14:	4b07      	ldr	r3, [pc, #28]	@ (8005d34 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f003 030f 	and.w	r3, r3, #15
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d001      	beq.n	8005d26 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005d22:	2301      	movs	r3, #1
 8005d24:	e000      	b.n	8005d28 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005d26:	2300      	movs	r3, #0
}
 8005d28:	4618      	mov	r0, r3
 8005d2a:	3718      	adds	r7, #24
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	bd80      	pop	{r7, pc}
 8005d30:	40021000 	.word	0x40021000
 8005d34:	40022000 	.word	0x40022000

08005d38 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005d38:	b480      	push	{r7}
 8005d3a:	b087      	sub	sp, #28
 8005d3c:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005d3e:	4b2d      	ldr	r3, [pc, #180]	@ (8005df4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f003 0303 	and.w	r3, r3, #3
 8005d46:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	2b03      	cmp	r3, #3
 8005d4c:	d00b      	beq.n	8005d66 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	2b03      	cmp	r3, #3
 8005d52:	d825      	bhi.n	8005da0 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2b01      	cmp	r3, #1
 8005d58:	d008      	beq.n	8005d6c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2b02      	cmp	r3, #2
 8005d5e:	d11f      	bne.n	8005da0 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005d60:	4b25      	ldr	r3, [pc, #148]	@ (8005df8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005d62:	613b      	str	r3, [r7, #16]
    break;
 8005d64:	e01f      	b.n	8005da6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005d66:	4b25      	ldr	r3, [pc, #148]	@ (8005dfc <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005d68:	613b      	str	r3, [r7, #16]
    break;
 8005d6a:	e01c      	b.n	8005da6 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005d6c:	4b21      	ldr	r3, [pc, #132]	@ (8005df4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0308 	and.w	r3, r3, #8
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d107      	bne.n	8005d88 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005d78:	4b1e      	ldr	r3, [pc, #120]	@ (8005df4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d7e:	0a1b      	lsrs	r3, r3, #8
 8005d80:	f003 030f 	and.w	r3, r3, #15
 8005d84:	617b      	str	r3, [r7, #20]
 8005d86:	e005      	b.n	8005d94 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005d88:	4b1a      	ldr	r3, [pc, #104]	@ (8005df4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	091b      	lsrs	r3, r3, #4
 8005d8e:	f003 030f 	and.w	r3, r3, #15
 8005d92:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005d94:	4a1a      	ldr	r2, [pc, #104]	@ (8005e00 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d9c:	613b      	str	r3, [r7, #16]
    break;
 8005d9e:	e002      	b.n	8005da6 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005da0:	2300      	movs	r3, #0
 8005da2:	613b      	str	r3, [r7, #16]
    break;
 8005da4:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005da6:	4b13      	ldr	r3, [pc, #76]	@ (8005df4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005da8:	68db      	ldr	r3, [r3, #12]
 8005daa:	091b      	lsrs	r3, r3, #4
 8005dac:	f003 030f 	and.w	r3, r3, #15
 8005db0:	3301      	adds	r3, #1
 8005db2:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005db4:	4b0f      	ldr	r3, [pc, #60]	@ (8005df4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	0a1b      	lsrs	r3, r3, #8
 8005dba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005dbe:	693a      	ldr	r2, [r7, #16]
 8005dc0:	fb03 f202 	mul.w	r2, r3, r2
 8005dc4:	68bb      	ldr	r3, [r7, #8]
 8005dc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dca:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005dcc:	4b09      	ldr	r3, [pc, #36]	@ (8005df4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	0e5b      	lsrs	r3, r3, #25
 8005dd2:	f003 0303 	and.w	r3, r3, #3
 8005dd6:	3301      	adds	r3, #1
 8005dd8:	005b      	lsls	r3, r3, #1
 8005dda:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005ddc:	693a      	ldr	r2, [r7, #16]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	fbb2 f3f3 	udiv	r3, r2, r3
 8005de4:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005de6:	683b      	ldr	r3, [r7, #0]
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	371c      	adds	r7, #28
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr
 8005df4:	40021000 	.word	0x40021000
 8005df8:	00f42400 	.word	0x00f42400
 8005dfc:	007a1200 	.word	0x007a1200
 8005e00:	08014b94 	.word	0x08014b94

08005e04 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e04:	b580      	push	{r7, lr}
 8005e06:	b086      	sub	sp, #24
 8005e08:	af00      	add	r7, sp, #0
 8005e0a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005e10:	2300      	movs	r3, #0
 8005e12:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e1c:	2b00      	cmp	r3, #0
 8005e1e:	d040      	beq.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e24:	2b80      	cmp	r3, #128	@ 0x80
 8005e26:	d02a      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005e28:	2b80      	cmp	r3, #128	@ 0x80
 8005e2a:	d825      	bhi.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e2c:	2b60      	cmp	r3, #96	@ 0x60
 8005e2e:	d026      	beq.n	8005e7e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005e30:	2b60      	cmp	r3, #96	@ 0x60
 8005e32:	d821      	bhi.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e34:	2b40      	cmp	r3, #64	@ 0x40
 8005e36:	d006      	beq.n	8005e46 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005e38:	2b40      	cmp	r3, #64	@ 0x40
 8005e3a:	d81d      	bhi.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d009      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005e40:	2b20      	cmp	r3, #32
 8005e42:	d010      	beq.n	8005e66 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005e44:	e018      	b.n	8005e78 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005e46:	4b89      	ldr	r3, [pc, #548]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e48:	68db      	ldr	r3, [r3, #12]
 8005e4a:	4a88      	ldr	r2, [pc, #544]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e50:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e52:	e015      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	3304      	adds	r3, #4
 8005e58:	2100      	movs	r1, #0
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f000 fb02 	bl	8006464 <RCCEx_PLLSAI1_Config>
 8005e60:	4603      	mov	r3, r0
 8005e62:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e64:	e00c      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	3320      	adds	r3, #32
 8005e6a:	2100      	movs	r1, #0
 8005e6c:	4618      	mov	r0, r3
 8005e6e:	f000 fbed 	bl	800664c <RCCEx_PLLSAI2_Config>
 8005e72:	4603      	mov	r3, r0
 8005e74:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005e76:	e003      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	74fb      	strb	r3, [r7, #19]
      break;
 8005e7c:	e000      	b.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005e7e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005e80:	7cfb      	ldrb	r3, [r7, #19]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d10b      	bne.n	8005e9e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e86:	4b79      	ldr	r3, [pc, #484]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e88:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005e8c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005e94:	4975      	ldr	r1, [pc, #468]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e96:	4313      	orrs	r3, r2
 8005e98:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005e9c:	e001      	b.n	8005ea2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e9e:	7cfb      	ldrb	r3, [r7, #19]
 8005ea0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d047      	beq.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005eb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005eb6:	d030      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005eb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ebc:	d82a      	bhi.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005ebe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ec2:	d02a      	beq.n	8005f1a <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005ec4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ec8:	d824      	bhi.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005eca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ece:	d008      	beq.n	8005ee2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005ed0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ed4:	d81e      	bhi.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d00a      	beq.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005eda:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ede:	d010      	beq.n	8005f02 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005ee0:	e018      	b.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005ee2:	4b62      	ldr	r3, [pc, #392]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	4a61      	ldr	r2, [pc, #388]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ee8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005eec:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005eee:	e015      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	3304      	adds	r3, #4
 8005ef4:	2100      	movs	r1, #0
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 fab4 	bl	8006464 <RCCEx_PLLSAI1_Config>
 8005efc:	4603      	mov	r3, r0
 8005efe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005f00:	e00c      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	3320      	adds	r3, #32
 8005f06:	2100      	movs	r1, #0
 8005f08:	4618      	mov	r0, r3
 8005f0a:	f000 fb9f 	bl	800664c <RCCEx_PLLSAI2_Config>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005f12:	e003      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005f14:	2301      	movs	r3, #1
 8005f16:	74fb      	strb	r3, [r7, #19]
      break;
 8005f18:	e000      	b.n	8005f1c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005f1a:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005f1c:	7cfb      	ldrb	r3, [r7, #19]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d10b      	bne.n	8005f3a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005f22:	4b52      	ldr	r3, [pc, #328]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f24:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005f28:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f30:	494e      	ldr	r1, [pc, #312]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f32:	4313      	orrs	r3, r2
 8005f34:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005f38:	e001      	b.n	8005f3e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005f3a:	7cfb      	ldrb	r3, [r7, #19]
 8005f3c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f000 809f 	beq.w	800608a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005f50:	4b46      	ldr	r3, [pc, #280]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f52:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f54:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d101      	bne.n	8005f60 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	e000      	b.n	8005f62 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005f60:	2300      	movs	r3, #0
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d00d      	beq.n	8005f82 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f66:	4b41      	ldr	r3, [pc, #260]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f6a:	4a40      	ldr	r2, [pc, #256]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f70:	6593      	str	r3, [r2, #88]	@ 0x58
 8005f72:	4b3e      	ldr	r3, [pc, #248]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005f76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f7a:	60bb      	str	r3, [r7, #8]
 8005f7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005f82:	4b3b      	ldr	r3, [pc, #236]	@ (8006070 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a3a      	ldr	r2, [pc, #232]	@ (8006070 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005f88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f8c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005f8e:	f7fb ff61 	bl	8001e54 <HAL_GetTick>
 8005f92:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005f94:	e009      	b.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f96:	f7fb ff5d 	bl	8001e54 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d902      	bls.n	8005faa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	74fb      	strb	r3, [r7, #19]
        break;
 8005fa8:	e005      	b.n	8005fb6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005faa:	4b31      	ldr	r3, [pc, #196]	@ (8006070 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d0ef      	beq.n	8005f96 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005fb6:	7cfb      	ldrb	r3, [r7, #19]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d15b      	bne.n	8006074 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005fbc:	4b2b      	ldr	r3, [pc, #172]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fc2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fc6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d01f      	beq.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fd4:	697a      	ldr	r2, [r7, #20]
 8005fd6:	429a      	cmp	r2, r3
 8005fd8:	d019      	beq.n	800600e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005fda:	4b24      	ldr	r3, [pc, #144]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fe0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005fe4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005fe6:	4b21      	ldr	r3, [pc, #132]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fe8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005fec:	4a1f      	ldr	r2, [pc, #124]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005fee:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ff2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ff8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ffc:	4a1b      	ldr	r2, [pc, #108]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ffe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006002:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006006:	4a19      	ldr	r2, [pc, #100]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006008:	697b      	ldr	r3, [r7, #20]
 800600a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800600e:	697b      	ldr	r3, [r7, #20]
 8006010:	f003 0301 	and.w	r3, r3, #1
 8006014:	2b00      	cmp	r3, #0
 8006016:	d016      	beq.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006018:	f7fb ff1c 	bl	8001e54 <HAL_GetTick>
 800601c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800601e:	e00b      	b.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006020:	f7fb ff18 	bl	8001e54 <HAL_GetTick>
 8006024:	4602      	mov	r2, r0
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	1ad3      	subs	r3, r2, r3
 800602a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800602e:	4293      	cmp	r3, r2
 8006030:	d902      	bls.n	8006038 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8006032:	2303      	movs	r3, #3
 8006034:	74fb      	strb	r3, [r7, #19]
            break;
 8006036:	e006      	b.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006038:	4b0c      	ldr	r3, [pc, #48]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800603a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800603e:	f003 0302 	and.w	r3, r3, #2
 8006042:	2b00      	cmp	r3, #0
 8006044:	d0ec      	beq.n	8006020 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8006046:	7cfb      	ldrb	r3, [r7, #19]
 8006048:	2b00      	cmp	r3, #0
 800604a:	d10c      	bne.n	8006066 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800604c:	4b07      	ldr	r3, [pc, #28]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800604e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006052:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800605c:	4903      	ldr	r1, [pc, #12]	@ (800606c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800605e:	4313      	orrs	r3, r2
 8006060:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006064:	e008      	b.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006066:	7cfb      	ldrb	r3, [r7, #19]
 8006068:	74bb      	strb	r3, [r7, #18]
 800606a:	e005      	b.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800606c:	40021000 	.word	0x40021000
 8006070:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006074:	7cfb      	ldrb	r3, [r7, #19]
 8006076:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006078:	7c7b      	ldrb	r3, [r7, #17]
 800607a:	2b01      	cmp	r3, #1
 800607c:	d105      	bne.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800607e:	4ba0      	ldr	r3, [pc, #640]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006082:	4a9f      	ldr	r2, [pc, #636]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006084:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006088:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f003 0301 	and.w	r3, r3, #1
 8006092:	2b00      	cmp	r3, #0
 8006094:	d00a      	beq.n	80060ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006096:	4b9a      	ldr	r3, [pc, #616]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800609c:	f023 0203 	bic.w	r2, r3, #3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80060a4:	4996      	ldr	r1, [pc, #600]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f003 0302 	and.w	r3, r3, #2
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d00a      	beq.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80060b8:	4b91      	ldr	r3, [pc, #580]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060be:	f023 020c 	bic.w	r2, r3, #12
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060c6:	498e      	ldr	r1, [pc, #568]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060c8:	4313      	orrs	r3, r2
 80060ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f003 0304 	and.w	r3, r3, #4
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d00a      	beq.n	80060f0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80060da:	4b89      	ldr	r3, [pc, #548]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80060e0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e8:	4985      	ldr	r1, [pc, #532]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060ea:	4313      	orrs	r3, r2
 80060ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 0308 	and.w	r3, r3, #8
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d00a      	beq.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80060fc:	4b80      	ldr	r3, [pc, #512]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006102:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800610a:	497d      	ldr	r1, [pc, #500]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800610c:	4313      	orrs	r3, r2
 800610e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f003 0310 	and.w	r3, r3, #16
 800611a:	2b00      	cmp	r3, #0
 800611c:	d00a      	beq.n	8006134 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800611e:	4b78      	ldr	r3, [pc, #480]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006124:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800612c:	4974      	ldr	r1, [pc, #464]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800612e:	4313      	orrs	r3, r2
 8006130:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f003 0320 	and.w	r3, r3, #32
 800613c:	2b00      	cmp	r3, #0
 800613e:	d00a      	beq.n	8006156 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006140:	4b6f      	ldr	r3, [pc, #444]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006142:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006146:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800614e:	496c      	ldr	r1, [pc, #432]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006150:	4313      	orrs	r3, r2
 8006152:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800615e:	2b00      	cmp	r3, #0
 8006160:	d00a      	beq.n	8006178 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006162:	4b67      	ldr	r3, [pc, #412]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006164:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006168:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006170:	4963      	ldr	r1, [pc, #396]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006172:	4313      	orrs	r3, r2
 8006174:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006180:	2b00      	cmp	r3, #0
 8006182:	d00a      	beq.n	800619a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006184:	4b5e      	ldr	r3, [pc, #376]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006186:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800618a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006192:	495b      	ldr	r1, [pc, #364]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006194:	4313      	orrs	r3, r2
 8006196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d00a      	beq.n	80061bc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80061a6:	4b56      	ldr	r3, [pc, #344]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061ac:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80061b4:	4952      	ldr	r1, [pc, #328]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061b6:	4313      	orrs	r3, r2
 80061b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00a      	beq.n	80061de <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80061c8:	4b4d      	ldr	r3, [pc, #308]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061ce:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061d6:	494a      	ldr	r1, [pc, #296]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061d8:	4313      	orrs	r3, r2
 80061da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d00a      	beq.n	8006200 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80061ea:	4b45      	ldr	r3, [pc, #276]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061f0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061f8:	4941      	ldr	r1, [pc, #260]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80061fa:	4313      	orrs	r3, r2
 80061fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006208:	2b00      	cmp	r3, #0
 800620a:	d00a      	beq.n	8006222 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800620c:	4b3c      	ldr	r3, [pc, #240]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800620e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006212:	f023 0203 	bic.w	r2, r3, #3
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800621a:	4939      	ldr	r1, [pc, #228]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800621c:	4313      	orrs	r3, r2
 800621e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800622a:	2b00      	cmp	r3, #0
 800622c:	d028      	beq.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800622e:	4b34      	ldr	r3, [pc, #208]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006230:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006234:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800623c:	4930      	ldr	r1, [pc, #192]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800623e:	4313      	orrs	r3, r2
 8006240:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006248:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800624c:	d106      	bne.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800624e:	4b2c      	ldr	r3, [pc, #176]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006250:	68db      	ldr	r3, [r3, #12]
 8006252:	4a2b      	ldr	r2, [pc, #172]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006258:	60d3      	str	r3, [r2, #12]
 800625a:	e011      	b.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006260:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006264:	d10c      	bne.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	3304      	adds	r3, #4
 800626a:	2101      	movs	r1, #1
 800626c:	4618      	mov	r0, r3
 800626e:	f000 f8f9 	bl	8006464 <RCCEx_PLLSAI1_Config>
 8006272:	4603      	mov	r3, r0
 8006274:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006276:	7cfb      	ldrb	r3, [r7, #19]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d001      	beq.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800627c:	7cfb      	ldrb	r3, [r7, #19]
 800627e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006288:	2b00      	cmp	r3, #0
 800628a:	d04d      	beq.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006290:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006294:	d108      	bne.n	80062a8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8006296:	4b1a      	ldr	r3, [pc, #104]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006298:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800629c:	4a18      	ldr	r2, [pc, #96]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800629e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80062a2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80062a6:	e012      	b.n	80062ce <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 80062a8:	4b15      	ldr	r3, [pc, #84]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062aa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80062ae:	4a14      	ldr	r2, [pc, #80]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062b0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80062b4:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80062b8:	4b11      	ldr	r3, [pc, #68]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062be:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062c6:	490e      	ldr	r1, [pc, #56]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062c8:	4313      	orrs	r3, r2
 80062ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80062d6:	d106      	bne.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062d8:	4b09      	ldr	r3, [pc, #36]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	4a08      	ldr	r2, [pc, #32]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062de:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062e2:	60d3      	str	r3, [r2, #12]
 80062e4:	e020      	b.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80062ea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80062ee:	d109      	bne.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80062f0:	4b03      	ldr	r3, [pc, #12]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062f2:	68db      	ldr	r3, [r3, #12]
 80062f4:	4a02      	ldr	r2, [pc, #8]	@ (8006300 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80062f6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062fa:	60d3      	str	r3, [r2, #12]
 80062fc:	e014      	b.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80062fe:	bf00      	nop
 8006300:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006308:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800630c:	d10c      	bne.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	3304      	adds	r3, #4
 8006312:	2101      	movs	r1, #1
 8006314:	4618      	mov	r0, r3
 8006316:	f000 f8a5 	bl	8006464 <RCCEx_PLLSAI1_Config>
 800631a:	4603      	mov	r3, r0
 800631c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800631e:	7cfb      	ldrb	r3, [r7, #19]
 8006320:	2b00      	cmp	r3, #0
 8006322:	d001      	beq.n	8006328 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8006324:	7cfb      	ldrb	r3, [r7, #19]
 8006326:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006330:	2b00      	cmp	r3, #0
 8006332:	d028      	beq.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006334:	4b4a      	ldr	r3, [pc, #296]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006336:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800633a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006342:	4947      	ldr	r1, [pc, #284]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006344:	4313      	orrs	r3, r2
 8006346:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800634e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006352:	d106      	bne.n	8006362 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006354:	4b42      	ldr	r3, [pc, #264]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	4a41      	ldr	r2, [pc, #260]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800635a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800635e:	60d3      	str	r3, [r2, #12]
 8006360:	e011      	b.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006366:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800636a:	d10c      	bne.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	3304      	adds	r3, #4
 8006370:	2101      	movs	r1, #1
 8006372:	4618      	mov	r0, r3
 8006374:	f000 f876 	bl	8006464 <RCCEx_PLLSAI1_Config>
 8006378:	4603      	mov	r3, r0
 800637a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800637c:	7cfb      	ldrb	r3, [r7, #19]
 800637e:	2b00      	cmp	r3, #0
 8006380:	d001      	beq.n	8006386 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8006382:	7cfb      	ldrb	r3, [r7, #19]
 8006384:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800638e:	2b00      	cmp	r3, #0
 8006390:	d01e      	beq.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006392:	4b33      	ldr	r3, [pc, #204]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006394:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006398:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063a2:	492f      	ldr	r1, [pc, #188]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80063b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80063b4:	d10c      	bne.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	3304      	adds	r3, #4
 80063ba:	2102      	movs	r1, #2
 80063bc:	4618      	mov	r0, r3
 80063be:	f000 f851 	bl	8006464 <RCCEx_PLLSAI1_Config>
 80063c2:	4603      	mov	r3, r0
 80063c4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80063c6:	7cfb      	ldrb	r3, [r7, #19]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d001      	beq.n	80063d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80063cc:	7cfb      	ldrb	r3, [r7, #19]
 80063ce:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d00b      	beq.n	80063f4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80063dc:	4b20      	ldr	r3, [pc, #128]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80063e2:	f023 0204 	bic.w	r2, r3, #4
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063ec:	491c      	ldr	r1, [pc, #112]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80063ee:	4313      	orrs	r3, r2
 80063f0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d00b      	beq.n	8006418 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006400:	4b17      	ldr	r3, [pc, #92]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006402:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006406:	f023 0218 	bic.w	r2, r3, #24
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006410:	4913      	ldr	r1, [pc, #76]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006412:	4313      	orrs	r3, r2
 8006414:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006420:	2b00      	cmp	r3, #0
 8006422:	d017      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006424:	4b0e      	ldr	r3, [pc, #56]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006426:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800642a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006434:	490a      	ldr	r1, [pc, #40]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006436:	4313      	orrs	r3, r2
 8006438:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006442:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006446:	d105      	bne.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006448:	4b05      	ldr	r3, [pc, #20]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	4a04      	ldr	r2, [pc, #16]	@ (8006460 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800644e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006452:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006454:	7cbb      	ldrb	r3, [r7, #18]
}
 8006456:	4618      	mov	r0, r3
 8006458:	3718      	adds	r7, #24
 800645a:	46bd      	mov	sp, r7
 800645c:	bd80      	pop	{r7, pc}
 800645e:	bf00      	nop
 8006460:	40021000 	.word	0x40021000

08006464 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006464:	b580      	push	{r7, lr}
 8006466:	b084      	sub	sp, #16
 8006468:	af00      	add	r7, sp, #0
 800646a:	6078      	str	r0, [r7, #4]
 800646c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800646e:	2300      	movs	r3, #0
 8006470:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006472:	4b72      	ldr	r3, [pc, #456]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	f003 0303 	and.w	r3, r3, #3
 800647a:	2b00      	cmp	r3, #0
 800647c:	d00e      	beq.n	800649c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800647e:	4b6f      	ldr	r3, [pc, #444]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	f003 0203 	and.w	r2, r3, #3
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	429a      	cmp	r2, r3
 800648c:	d103      	bne.n	8006496 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
       ||
 8006492:	2b00      	cmp	r3, #0
 8006494:	d142      	bne.n	800651c <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006496:	2301      	movs	r3, #1
 8006498:	73fb      	strb	r3, [r7, #15]
 800649a:	e03f      	b.n	800651c <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2b03      	cmp	r3, #3
 80064a2:	d018      	beq.n	80064d6 <RCCEx_PLLSAI1_Config+0x72>
 80064a4:	2b03      	cmp	r3, #3
 80064a6:	d825      	bhi.n	80064f4 <RCCEx_PLLSAI1_Config+0x90>
 80064a8:	2b01      	cmp	r3, #1
 80064aa:	d002      	beq.n	80064b2 <RCCEx_PLLSAI1_Config+0x4e>
 80064ac:	2b02      	cmp	r3, #2
 80064ae:	d009      	beq.n	80064c4 <RCCEx_PLLSAI1_Config+0x60>
 80064b0:	e020      	b.n	80064f4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80064b2:	4b62      	ldr	r3, [pc, #392]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	f003 0302 	and.w	r3, r3, #2
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d11d      	bne.n	80064fa <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80064c2:	e01a      	b.n	80064fa <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80064c4:	4b5d      	ldr	r3, [pc, #372]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d116      	bne.n	80064fe <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80064d0:	2301      	movs	r3, #1
 80064d2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80064d4:	e013      	b.n	80064fe <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80064d6:	4b59      	ldr	r3, [pc, #356]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d10f      	bne.n	8006502 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80064e2:	4b56      	ldr	r3, [pc, #344]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d109      	bne.n	8006502 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80064f2:	e006      	b.n	8006502 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80064f4:	2301      	movs	r3, #1
 80064f6:	73fb      	strb	r3, [r7, #15]
      break;
 80064f8:	e004      	b.n	8006504 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80064fa:	bf00      	nop
 80064fc:	e002      	b.n	8006504 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80064fe:	bf00      	nop
 8006500:	e000      	b.n	8006504 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006502:	bf00      	nop
    }

    if(status == HAL_OK)
 8006504:	7bfb      	ldrb	r3, [r7, #15]
 8006506:	2b00      	cmp	r3, #0
 8006508:	d108      	bne.n	800651c <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800650a:	4b4c      	ldr	r3, [pc, #304]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	f023 0203 	bic.w	r2, r3, #3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4949      	ldr	r1, [pc, #292]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006518:	4313      	orrs	r3, r2
 800651a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800651c:	7bfb      	ldrb	r3, [r7, #15]
 800651e:	2b00      	cmp	r3, #0
 8006520:	f040 8086 	bne.w	8006630 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006524:	4b45      	ldr	r3, [pc, #276]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	4a44      	ldr	r2, [pc, #272]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 800652a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800652e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006530:	f7fb fc90 	bl	8001e54 <HAL_GetTick>
 8006534:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006536:	e009      	b.n	800654c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006538:	f7fb fc8c 	bl	8001e54 <HAL_GetTick>
 800653c:	4602      	mov	r2, r0
 800653e:	68bb      	ldr	r3, [r7, #8]
 8006540:	1ad3      	subs	r3, r2, r3
 8006542:	2b02      	cmp	r3, #2
 8006544:	d902      	bls.n	800654c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006546:	2303      	movs	r3, #3
 8006548:	73fb      	strb	r3, [r7, #15]
        break;
 800654a:	e005      	b.n	8006558 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800654c:	4b3b      	ldr	r3, [pc, #236]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006554:	2b00      	cmp	r3, #0
 8006556:	d1ef      	bne.n	8006538 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006558:	7bfb      	ldrb	r3, [r7, #15]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d168      	bne.n	8006630 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	2b00      	cmp	r3, #0
 8006562:	d113      	bne.n	800658c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006564:	4b35      	ldr	r3, [pc, #212]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006566:	691a      	ldr	r2, [r3, #16]
 8006568:	4b35      	ldr	r3, [pc, #212]	@ (8006640 <RCCEx_PLLSAI1_Config+0x1dc>)
 800656a:	4013      	ands	r3, r2
 800656c:	687a      	ldr	r2, [r7, #4]
 800656e:	6892      	ldr	r2, [r2, #8]
 8006570:	0211      	lsls	r1, r2, #8
 8006572:	687a      	ldr	r2, [r7, #4]
 8006574:	68d2      	ldr	r2, [r2, #12]
 8006576:	06d2      	lsls	r2, r2, #27
 8006578:	4311      	orrs	r1, r2
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	6852      	ldr	r2, [r2, #4]
 800657e:	3a01      	subs	r2, #1
 8006580:	0112      	lsls	r2, r2, #4
 8006582:	430a      	orrs	r2, r1
 8006584:	492d      	ldr	r1, [pc, #180]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006586:	4313      	orrs	r3, r2
 8006588:	610b      	str	r3, [r1, #16]
 800658a:	e02d      	b.n	80065e8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800658c:	683b      	ldr	r3, [r7, #0]
 800658e:	2b01      	cmp	r3, #1
 8006590:	d115      	bne.n	80065be <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006592:	4b2a      	ldr	r3, [pc, #168]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006594:	691a      	ldr	r2, [r3, #16]
 8006596:	4b2b      	ldr	r3, [pc, #172]	@ (8006644 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006598:	4013      	ands	r3, r2
 800659a:	687a      	ldr	r2, [r7, #4]
 800659c:	6892      	ldr	r2, [r2, #8]
 800659e:	0211      	lsls	r1, r2, #8
 80065a0:	687a      	ldr	r2, [r7, #4]
 80065a2:	6912      	ldr	r2, [r2, #16]
 80065a4:	0852      	lsrs	r2, r2, #1
 80065a6:	3a01      	subs	r2, #1
 80065a8:	0552      	lsls	r2, r2, #21
 80065aa:	4311      	orrs	r1, r2
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	6852      	ldr	r2, [r2, #4]
 80065b0:	3a01      	subs	r2, #1
 80065b2:	0112      	lsls	r2, r2, #4
 80065b4:	430a      	orrs	r2, r1
 80065b6:	4921      	ldr	r1, [pc, #132]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 80065b8:	4313      	orrs	r3, r2
 80065ba:	610b      	str	r3, [r1, #16]
 80065bc:	e014      	b.n	80065e8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80065be:	4b1f      	ldr	r3, [pc, #124]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 80065c0:	691a      	ldr	r2, [r3, #16]
 80065c2:	4b21      	ldr	r3, [pc, #132]	@ (8006648 <RCCEx_PLLSAI1_Config+0x1e4>)
 80065c4:	4013      	ands	r3, r2
 80065c6:	687a      	ldr	r2, [r7, #4]
 80065c8:	6892      	ldr	r2, [r2, #8]
 80065ca:	0211      	lsls	r1, r2, #8
 80065cc:	687a      	ldr	r2, [r7, #4]
 80065ce:	6952      	ldr	r2, [r2, #20]
 80065d0:	0852      	lsrs	r2, r2, #1
 80065d2:	3a01      	subs	r2, #1
 80065d4:	0652      	lsls	r2, r2, #25
 80065d6:	4311      	orrs	r1, r2
 80065d8:	687a      	ldr	r2, [r7, #4]
 80065da:	6852      	ldr	r2, [r2, #4]
 80065dc:	3a01      	subs	r2, #1
 80065de:	0112      	lsls	r2, r2, #4
 80065e0:	430a      	orrs	r2, r1
 80065e2:	4916      	ldr	r1, [pc, #88]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 80065e4:	4313      	orrs	r3, r2
 80065e6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80065e8:	4b14      	ldr	r3, [pc, #80]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	4a13      	ldr	r2, [pc, #76]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 80065ee:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80065f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065f4:	f7fb fc2e 	bl	8001e54 <HAL_GetTick>
 80065f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80065fa:	e009      	b.n	8006610 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80065fc:	f7fb fc2a 	bl	8001e54 <HAL_GetTick>
 8006600:	4602      	mov	r2, r0
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	1ad3      	subs	r3, r2, r3
 8006606:	2b02      	cmp	r3, #2
 8006608:	d902      	bls.n	8006610 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800660a:	2303      	movs	r3, #3
 800660c:	73fb      	strb	r3, [r7, #15]
          break;
 800660e:	e005      	b.n	800661c <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006610:	4b0a      	ldr	r3, [pc, #40]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006618:	2b00      	cmp	r3, #0
 800661a:	d0ef      	beq.n	80065fc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800661c:	7bfb      	ldrb	r3, [r7, #15]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d106      	bne.n	8006630 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006622:	4b06      	ldr	r3, [pc, #24]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 8006624:	691a      	ldr	r2, [r3, #16]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	699b      	ldr	r3, [r3, #24]
 800662a:	4904      	ldr	r1, [pc, #16]	@ (800663c <RCCEx_PLLSAI1_Config+0x1d8>)
 800662c:	4313      	orrs	r3, r2
 800662e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006630:	7bfb      	ldrb	r3, [r7, #15]
}
 8006632:	4618      	mov	r0, r3
 8006634:	3710      	adds	r7, #16
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	40021000 	.word	0x40021000
 8006640:	07ff800f 	.word	0x07ff800f
 8006644:	ff9f800f 	.word	0xff9f800f
 8006648:	f9ff800f 	.word	0xf9ff800f

0800664c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800664c:	b580      	push	{r7, lr}
 800664e:	b084      	sub	sp, #16
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006656:	2300      	movs	r3, #0
 8006658:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800665a:	4b72      	ldr	r3, [pc, #456]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 800665c:	68db      	ldr	r3, [r3, #12]
 800665e:	f003 0303 	and.w	r3, r3, #3
 8006662:	2b00      	cmp	r3, #0
 8006664:	d00e      	beq.n	8006684 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006666:	4b6f      	ldr	r3, [pc, #444]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006668:	68db      	ldr	r3, [r3, #12]
 800666a:	f003 0203 	and.w	r2, r3, #3
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	429a      	cmp	r2, r3
 8006674:	d103      	bne.n	800667e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
       ||
 800667a:	2b00      	cmp	r3, #0
 800667c:	d142      	bne.n	8006704 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800667e:	2301      	movs	r3, #1
 8006680:	73fb      	strb	r3, [r7, #15]
 8006682:	e03f      	b.n	8006704 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	2b03      	cmp	r3, #3
 800668a:	d018      	beq.n	80066be <RCCEx_PLLSAI2_Config+0x72>
 800668c:	2b03      	cmp	r3, #3
 800668e:	d825      	bhi.n	80066dc <RCCEx_PLLSAI2_Config+0x90>
 8006690:	2b01      	cmp	r3, #1
 8006692:	d002      	beq.n	800669a <RCCEx_PLLSAI2_Config+0x4e>
 8006694:	2b02      	cmp	r3, #2
 8006696:	d009      	beq.n	80066ac <RCCEx_PLLSAI2_Config+0x60>
 8006698:	e020      	b.n	80066dc <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800669a:	4b62      	ldr	r3, [pc, #392]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	f003 0302 	and.w	r3, r3, #2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d11d      	bne.n	80066e2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
 80066a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066aa:	e01a      	b.n	80066e2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80066ac:	4b5d      	ldr	r3, [pc, #372]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d116      	bne.n	80066e6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066bc:	e013      	b.n	80066e6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80066be:	4b59      	ldr	r3, [pc, #356]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d10f      	bne.n	80066ea <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80066ca:	4b56      	ldr	r3, [pc, #344]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d109      	bne.n	80066ea <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80066d6:	2301      	movs	r3, #1
 80066d8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80066da:	e006      	b.n	80066ea <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	73fb      	strb	r3, [r7, #15]
      break;
 80066e0:	e004      	b.n	80066ec <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80066e2:	bf00      	nop
 80066e4:	e002      	b.n	80066ec <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80066e6:	bf00      	nop
 80066e8:	e000      	b.n	80066ec <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80066ea:	bf00      	nop
    }

    if(status == HAL_OK)
 80066ec:	7bfb      	ldrb	r3, [r7, #15]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d108      	bne.n	8006704 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80066f2:	4b4c      	ldr	r3, [pc, #304]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	f023 0203 	bic.w	r2, r3, #3
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	4949      	ldr	r1, [pc, #292]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006700:	4313      	orrs	r3, r2
 8006702:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006704:	7bfb      	ldrb	r3, [r7, #15]
 8006706:	2b00      	cmp	r3, #0
 8006708:	f040 8086 	bne.w	8006818 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800670c:	4b45      	ldr	r3, [pc, #276]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	4a44      	ldr	r2, [pc, #272]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006712:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006716:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006718:	f7fb fb9c 	bl	8001e54 <HAL_GetTick>
 800671c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800671e:	e009      	b.n	8006734 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006720:	f7fb fb98 	bl	8001e54 <HAL_GetTick>
 8006724:	4602      	mov	r2, r0
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	1ad3      	subs	r3, r2, r3
 800672a:	2b02      	cmp	r3, #2
 800672c:	d902      	bls.n	8006734 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	73fb      	strb	r3, [r7, #15]
        break;
 8006732:	e005      	b.n	8006740 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006734:	4b3b      	ldr	r3, [pc, #236]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800673c:	2b00      	cmp	r3, #0
 800673e:	d1ef      	bne.n	8006720 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006740:	7bfb      	ldrb	r3, [r7, #15]
 8006742:	2b00      	cmp	r3, #0
 8006744:	d168      	bne.n	8006818 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d113      	bne.n	8006774 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800674c:	4b35      	ldr	r3, [pc, #212]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 800674e:	695a      	ldr	r2, [r3, #20]
 8006750:	4b35      	ldr	r3, [pc, #212]	@ (8006828 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006752:	4013      	ands	r3, r2
 8006754:	687a      	ldr	r2, [r7, #4]
 8006756:	6892      	ldr	r2, [r2, #8]
 8006758:	0211      	lsls	r1, r2, #8
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	68d2      	ldr	r2, [r2, #12]
 800675e:	06d2      	lsls	r2, r2, #27
 8006760:	4311      	orrs	r1, r2
 8006762:	687a      	ldr	r2, [r7, #4]
 8006764:	6852      	ldr	r2, [r2, #4]
 8006766:	3a01      	subs	r2, #1
 8006768:	0112      	lsls	r2, r2, #4
 800676a:	430a      	orrs	r2, r1
 800676c:	492d      	ldr	r1, [pc, #180]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 800676e:	4313      	orrs	r3, r2
 8006770:	614b      	str	r3, [r1, #20]
 8006772:	e02d      	b.n	80067d0 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	2b01      	cmp	r3, #1
 8006778:	d115      	bne.n	80067a6 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800677a:	4b2a      	ldr	r3, [pc, #168]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 800677c:	695a      	ldr	r2, [r3, #20]
 800677e:	4b2b      	ldr	r3, [pc, #172]	@ (800682c <RCCEx_PLLSAI2_Config+0x1e0>)
 8006780:	4013      	ands	r3, r2
 8006782:	687a      	ldr	r2, [r7, #4]
 8006784:	6892      	ldr	r2, [r2, #8]
 8006786:	0211      	lsls	r1, r2, #8
 8006788:	687a      	ldr	r2, [r7, #4]
 800678a:	6912      	ldr	r2, [r2, #16]
 800678c:	0852      	lsrs	r2, r2, #1
 800678e:	3a01      	subs	r2, #1
 8006790:	0552      	lsls	r2, r2, #21
 8006792:	4311      	orrs	r1, r2
 8006794:	687a      	ldr	r2, [r7, #4]
 8006796:	6852      	ldr	r2, [r2, #4]
 8006798:	3a01      	subs	r2, #1
 800679a:	0112      	lsls	r2, r2, #4
 800679c:	430a      	orrs	r2, r1
 800679e:	4921      	ldr	r1, [pc, #132]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067a0:	4313      	orrs	r3, r2
 80067a2:	614b      	str	r3, [r1, #20]
 80067a4:	e014      	b.n	80067d0 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80067a6:	4b1f      	ldr	r3, [pc, #124]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067a8:	695a      	ldr	r2, [r3, #20]
 80067aa:	4b21      	ldr	r3, [pc, #132]	@ (8006830 <RCCEx_PLLSAI2_Config+0x1e4>)
 80067ac:	4013      	ands	r3, r2
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	6892      	ldr	r2, [r2, #8]
 80067b2:	0211      	lsls	r1, r2, #8
 80067b4:	687a      	ldr	r2, [r7, #4]
 80067b6:	6952      	ldr	r2, [r2, #20]
 80067b8:	0852      	lsrs	r2, r2, #1
 80067ba:	3a01      	subs	r2, #1
 80067bc:	0652      	lsls	r2, r2, #25
 80067be:	4311      	orrs	r1, r2
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	6852      	ldr	r2, [r2, #4]
 80067c4:	3a01      	subs	r2, #1
 80067c6:	0112      	lsls	r2, r2, #4
 80067c8:	430a      	orrs	r2, r1
 80067ca:	4916      	ldr	r1, [pc, #88]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067cc:	4313      	orrs	r3, r2
 80067ce:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80067d0:	4b14      	ldr	r3, [pc, #80]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a13      	ldr	r2, [pc, #76]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80067da:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067dc:	f7fb fb3a 	bl	8001e54 <HAL_GetTick>
 80067e0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80067e2:	e009      	b.n	80067f8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80067e4:	f7fb fb36 	bl	8001e54 <HAL_GetTick>
 80067e8:	4602      	mov	r2, r0
 80067ea:	68bb      	ldr	r3, [r7, #8]
 80067ec:	1ad3      	subs	r3, r2, r3
 80067ee:	2b02      	cmp	r3, #2
 80067f0:	d902      	bls.n	80067f8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80067f2:	2303      	movs	r3, #3
 80067f4:	73fb      	strb	r3, [r7, #15]
          break;
 80067f6:	e005      	b.n	8006804 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80067f8:	4b0a      	ldr	r3, [pc, #40]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006800:	2b00      	cmp	r3, #0
 8006802:	d0ef      	beq.n	80067e4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006804:	7bfb      	ldrb	r3, [r7, #15]
 8006806:	2b00      	cmp	r3, #0
 8006808:	d106      	bne.n	8006818 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800680a:	4b06      	ldr	r3, [pc, #24]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 800680c:	695a      	ldr	r2, [r3, #20]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	699b      	ldr	r3, [r3, #24]
 8006812:	4904      	ldr	r1, [pc, #16]	@ (8006824 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006814:	4313      	orrs	r3, r2
 8006816:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006818:	7bfb      	ldrb	r3, [r7, #15]
}
 800681a:	4618      	mov	r0, r3
 800681c:	3710      	adds	r7, #16
 800681e:	46bd      	mov	sp, r7
 8006820:	bd80      	pop	{r7, pc}
 8006822:	bf00      	nop
 8006824:	40021000 	.word	0x40021000
 8006828:	07ff800f 	.word	0x07ff800f
 800682c:	ff9f800f 	.word	0xff9f800f
 8006830:	f9ff800f 	.word	0xf9ff800f

08006834 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006834:	b580      	push	{r7, lr}
 8006836:	b082      	sub	sp, #8
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2b00      	cmp	r3, #0
 8006840:	d101      	bne.n	8006846 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006842:	2301      	movs	r3, #1
 8006844:	e054      	b.n	80068f0 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800684c:	b2db      	uxtb	r3, r3
 800684e:	2b00      	cmp	r3, #0
 8006850:	d111      	bne.n	8006876 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f000 fc36 	bl	80070cc <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006864:	2b00      	cmp	r3, #0
 8006866:	d102      	bne.n	800686e <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a23      	ldr	r2, [pc, #140]	@ (80068f8 <HAL_TIM_Base_Init+0xc4>)
 800686c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006872:	6878      	ldr	r0, [r7, #4]
 8006874:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	2202      	movs	r2, #2
 800687a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681a      	ldr	r2, [r3, #0]
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	3304      	adds	r3, #4
 8006886:	4619      	mov	r1, r3
 8006888:	4610      	mov	r0, r2
 800688a:	f000 fb79 	bl	8006f80 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2201      	movs	r2, #1
 8006892:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2201      	movs	r2, #1
 800689a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2201      	movs	r2, #1
 80068a2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2201      	movs	r2, #1
 80068aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2201      	movs	r2, #1
 80068b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2201      	movs	r2, #1
 80068ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2201      	movs	r2, #1
 80068c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2201      	movs	r2, #1
 80068d2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2201      	movs	r2, #1
 80068e2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2201      	movs	r2, #1
 80068ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80068ee:	2300      	movs	r3, #0
}
 80068f0:	4618      	mov	r0, r3
 80068f2:	3708      	adds	r7, #8
 80068f4:	46bd      	mov	sp, r7
 80068f6:	bd80      	pop	{r7, pc}
 80068f8:	080068fd 	.word	0x080068fd

080068fc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80068fc:	b480      	push	{r7}
 80068fe:	b083      	sub	sp, #12
 8006900:	af00      	add	r7, sp, #0
 8006902:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8006904:	bf00      	nop
 8006906:	370c      	adds	r7, #12
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr

08006910 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006910:	b480      	push	{r7}
 8006912:	b085      	sub	sp, #20
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800691e:	b2db      	uxtb	r3, r3
 8006920:	2b01      	cmp	r3, #1
 8006922:	d001      	beq.n	8006928 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	e04f      	b.n	80069c8 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	2202      	movs	r2, #2
 800692c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	68da      	ldr	r2, [r3, #12]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f042 0201 	orr.w	r2, r2, #1
 800693e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	4a23      	ldr	r2, [pc, #140]	@ (80069d4 <HAL_TIM_Base_Start_IT+0xc4>)
 8006946:	4293      	cmp	r3, r2
 8006948:	d01d      	beq.n	8006986 <HAL_TIM_Base_Start_IT+0x76>
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006952:	d018      	beq.n	8006986 <HAL_TIM_Base_Start_IT+0x76>
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	4a1f      	ldr	r2, [pc, #124]	@ (80069d8 <HAL_TIM_Base_Start_IT+0xc8>)
 800695a:	4293      	cmp	r3, r2
 800695c:	d013      	beq.n	8006986 <HAL_TIM_Base_Start_IT+0x76>
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	4a1e      	ldr	r2, [pc, #120]	@ (80069dc <HAL_TIM_Base_Start_IT+0xcc>)
 8006964:	4293      	cmp	r3, r2
 8006966:	d00e      	beq.n	8006986 <HAL_TIM_Base_Start_IT+0x76>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4a1c      	ldr	r2, [pc, #112]	@ (80069e0 <HAL_TIM_Base_Start_IT+0xd0>)
 800696e:	4293      	cmp	r3, r2
 8006970:	d009      	beq.n	8006986 <HAL_TIM_Base_Start_IT+0x76>
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a1b      	ldr	r2, [pc, #108]	@ (80069e4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006978:	4293      	cmp	r3, r2
 800697a:	d004      	beq.n	8006986 <HAL_TIM_Base_Start_IT+0x76>
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4a19      	ldr	r2, [pc, #100]	@ (80069e8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006982:	4293      	cmp	r3, r2
 8006984:	d115      	bne.n	80069b2 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	689a      	ldr	r2, [r3, #8]
 800698c:	4b17      	ldr	r3, [pc, #92]	@ (80069ec <HAL_TIM_Base_Start_IT+0xdc>)
 800698e:	4013      	ands	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	2b06      	cmp	r3, #6
 8006996:	d015      	beq.n	80069c4 <HAL_TIM_Base_Start_IT+0xb4>
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800699e:	d011      	beq.n	80069c4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f042 0201 	orr.w	r2, r2, #1
 80069ae:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069b0:	e008      	b.n	80069c4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f042 0201 	orr.w	r2, r2, #1
 80069c0:	601a      	str	r2, [r3, #0]
 80069c2:	e000      	b.n	80069c6 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80069c4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80069c6:	2300      	movs	r3, #0
}
 80069c8:	4618      	mov	r0, r3
 80069ca:	3714      	adds	r7, #20
 80069cc:	46bd      	mov	sp, r7
 80069ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d2:	4770      	bx	lr
 80069d4:	40012c00 	.word	0x40012c00
 80069d8:	40000400 	.word	0x40000400
 80069dc:	40000800 	.word	0x40000800
 80069e0:	40000c00 	.word	0x40000c00
 80069e4:	40013400 	.word	0x40013400
 80069e8:	40014000 	.word	0x40014000
 80069ec:	00010007 	.word	0x00010007

080069f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b084      	sub	sp, #16
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	f003 0302 	and.w	r3, r3, #2
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d026      	beq.n	8006a60 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f003 0302 	and.w	r3, r3, #2
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d021      	beq.n	8006a60 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f06f 0202 	mvn.w	r2, #2
 8006a24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	699b      	ldr	r3, [r3, #24]
 8006a32:	f003 0303 	and.w	r3, r3, #3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d005      	beq.n	8006a46 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	4798      	blx	r3
 8006a44:	e009      	b.n	8006a5a <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006a4c:	6878      	ldr	r0, [r7, #4]
 8006a4e:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006a60:	68bb      	ldr	r3, [r7, #8]
 8006a62:	f003 0304 	and.w	r3, r3, #4
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d026      	beq.n	8006ab8 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	f003 0304 	and.w	r3, r3, #4
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	d021      	beq.n	8006ab8 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	f06f 0204 	mvn.w	r2, #4
 8006a7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2202      	movs	r2, #2
 8006a82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	699b      	ldr	r3, [r3, #24]
 8006a8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d005      	beq.n	8006a9e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a98:	6878      	ldr	r0, [r7, #4]
 8006a9a:	4798      	blx	r3
 8006a9c:	e009      	b.n	8006ab2 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006ab8:	68bb      	ldr	r3, [r7, #8]
 8006aba:	f003 0308 	and.w	r3, r3, #8
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d026      	beq.n	8006b10 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f003 0308 	and.w	r3, r3, #8
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d021      	beq.n	8006b10 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f06f 0208 	mvn.w	r2, #8
 8006ad4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2204      	movs	r2, #4
 8006ada:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	69db      	ldr	r3, [r3, #28]
 8006ae2:	f003 0303 	and.w	r3, r3, #3
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d005      	beq.n	8006af6 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	4798      	blx	r3
 8006af4:	e009      	b.n	8006b0a <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006afc:	6878      	ldr	r0, [r7, #4]
 8006afe:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006b06:	6878      	ldr	r0, [r7, #4]
 8006b08:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	f003 0310 	and.w	r3, r3, #16
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d026      	beq.n	8006b68 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f003 0310 	and.w	r3, r3, #16
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d021      	beq.n	8006b68 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f06f 0210 	mvn.w	r2, #16
 8006b2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2208      	movs	r2, #8
 8006b32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	69db      	ldr	r3, [r3, #28]
 8006b3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d005      	beq.n	8006b4e <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b48:	6878      	ldr	r0, [r7, #4]
 8006b4a:	4798      	blx	r3
 8006b4c:	e009      	b.n	8006b62 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006b54:	6878      	ldr	r0, [r7, #4]
 8006b56:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	2200      	movs	r2, #0
 8006b66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006b68:	68bb      	ldr	r3, [r7, #8]
 8006b6a:	f003 0301 	and.w	r3, r3, #1
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00e      	beq.n	8006b90 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	f003 0301 	and.w	r3, r3, #1
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d009      	beq.n	8006b90 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	f06f 0201 	mvn.w	r2, #1
 8006b84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006b8c:	6878      	ldr	r0, [r7, #4]
 8006b8e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d104      	bne.n	8006ba4 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d00e      	beq.n	8006bc2 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d009      	beq.n	8006bc2 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006bc2:	68bb      	ldr	r3, [r7, #8]
 8006bc4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d00e      	beq.n	8006bea <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006bd2:	2b00      	cmp	r3, #0
 8006bd4:	d009      	beq.n	8006bea <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006bde:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006bea:	68bb      	ldr	r3, [r7, #8]
 8006bec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d00e      	beq.n	8006c12 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d009      	beq.n	8006c12 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006c06:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006c0e:	6878      	ldr	r0, [r7, #4]
 8006c10:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	f003 0320 	and.w	r3, r3, #32
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	d00e      	beq.n	8006c3a <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	f003 0320 	and.w	r3, r3, #32
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d009      	beq.n	8006c3a <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f06f 0220 	mvn.w	r2, #32
 8006c2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c3a:	bf00      	nop
 8006c3c:	3710      	adds	r7, #16
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	bd80      	pop	{r7, pc}

08006c42 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006c42:	b480      	push	{r7}
 8006c44:	b083      	sub	sp, #12
 8006c46:	af00      	add	r7, sp, #0
 8006c48:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8006c4a:	bf00      	nop
 8006c4c:	370c      	adds	r7, #12
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr

08006c56 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c56:	b480      	push	{r7}
 8006c58:	b083      	sub	sp, #12
 8006c5a:	af00      	add	r7, sp, #0
 8006c5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006c5e:	bf00      	nop
 8006c60:	370c      	adds	r7, #12
 8006c62:	46bd      	mov	sp, r7
 8006c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c68:	4770      	bx	lr

08006c6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006c6a:	b480      	push	{r7}
 8006c6c:	b083      	sub	sp, #12
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006c72:	bf00      	nop
 8006c74:	370c      	adds	r7, #12
 8006c76:	46bd      	mov	sp, r7
 8006c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7c:	4770      	bx	lr

08006c7e <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006c7e:	b480      	push	{r7}
 8006c80:	b083      	sub	sp, #12
 8006c82:	af00      	add	r7, sp, #0
 8006c84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006c86:	bf00      	nop
 8006c88:	370c      	adds	r7, #12
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c90:	4770      	bx	lr

08006c92 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006c92:	b480      	push	{r7}
 8006c94:	b083      	sub	sp, #12
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006c9a:	bf00      	nop
 8006c9c:	370c      	adds	r7, #12
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca4:	4770      	bx	lr

08006ca6 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006ca6:	b480      	push	{r7}
 8006ca8:	b083      	sub	sp, #12
 8006caa:	af00      	add	r7, sp, #0
 8006cac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006cae:	bf00      	nop
 8006cb0:	370c      	adds	r7, #12
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb8:	4770      	bx	lr

08006cba <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006cba:	b480      	push	{r7}
 8006cbc:	b083      	sub	sp, #12
 8006cbe:	af00      	add	r7, sp, #0
 8006cc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006cc2:	bf00      	nop
 8006cc4:	370c      	adds	r7, #12
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ccc:	4770      	bx	lr

08006cce <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006cce:	b480      	push	{r7}
 8006cd0:	b083      	sub	sp, #12
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8006cd6:	bf00      	nop
 8006cd8:	370c      	adds	r7, #12
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b083      	sub	sp, #12
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006cea:	bf00      	nop
 8006cec:	370c      	adds	r7, #12
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr
	...

08006cf8 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8006cf8:	b480      	push	{r7}
 8006cfa:	b087      	sub	sp, #28
 8006cfc:	af00      	add	r7, sp, #0
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	460b      	mov	r3, r1
 8006d02:	607a      	str	r2, [r7, #4]
 8006d04:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006d06:	2300      	movs	r3, #0
 8006d08:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d101      	bne.n	8006d14 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006d10:	2301      	movs	r3, #1
 8006d12:	e12e      	b.n	8006f72 <HAL_TIM_RegisterCallback+0x27a>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d1a:	b2db      	uxtb	r3, r3
 8006d1c:	2b01      	cmp	r3, #1
 8006d1e:	f040 80c1 	bne.w	8006ea4 <HAL_TIM_RegisterCallback+0x1ac>
  {
    switch (CallbackID)
 8006d22:	7afb      	ldrb	r3, [r7, #11]
 8006d24:	2b1b      	cmp	r3, #27
 8006d26:	f200 80ba 	bhi.w	8006e9e <HAL_TIM_RegisterCallback+0x1a6>
 8006d2a:	a201      	add	r2, pc, #4	@ (adr r2, 8006d30 <HAL_TIM_RegisterCallback+0x38>)
 8006d2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d30:	08006da1 	.word	0x08006da1
 8006d34:	08006da9 	.word	0x08006da9
 8006d38:	08006db1 	.word	0x08006db1
 8006d3c:	08006db9 	.word	0x08006db9
 8006d40:	08006dc1 	.word	0x08006dc1
 8006d44:	08006dc9 	.word	0x08006dc9
 8006d48:	08006dd1 	.word	0x08006dd1
 8006d4c:	08006dd9 	.word	0x08006dd9
 8006d50:	08006de1 	.word	0x08006de1
 8006d54:	08006de9 	.word	0x08006de9
 8006d58:	08006df1 	.word	0x08006df1
 8006d5c:	08006df9 	.word	0x08006df9
 8006d60:	08006e01 	.word	0x08006e01
 8006d64:	08006e09 	.word	0x08006e09
 8006d68:	08006e13 	.word	0x08006e13
 8006d6c:	08006e1d 	.word	0x08006e1d
 8006d70:	08006e27 	.word	0x08006e27
 8006d74:	08006e31 	.word	0x08006e31
 8006d78:	08006e3b 	.word	0x08006e3b
 8006d7c:	08006e45 	.word	0x08006e45
 8006d80:	08006e4f 	.word	0x08006e4f
 8006d84:	08006e59 	.word	0x08006e59
 8006d88:	08006e63 	.word	0x08006e63
 8006d8c:	08006e6d 	.word	0x08006e6d
 8006d90:	08006e77 	.word	0x08006e77
 8006d94:	08006e81 	.word	0x08006e81
 8006d98:	08006e8b 	.word	0x08006e8b
 8006d9c:	08006e95 	.word	0x08006e95
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006da6:	e0e3      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	687a      	ldr	r2, [r7, #4]
 8006dac:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006dae:	e0df      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	687a      	ldr	r2, [r7, #4]
 8006db4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006db6:	e0db      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8006db8:	68fb      	ldr	r3, [r7, #12]
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006dbe:	e0d7      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	687a      	ldr	r2, [r7, #4]
 8006dc4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006dc6:	e0d3      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006dce:	e0cf      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	687a      	ldr	r2, [r7, #4]
 8006dd4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006dd6:	e0cb      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006dde:	e0c7      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	687a      	ldr	r2, [r7, #4]
 8006de4:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006de6:	e0c3      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	687a      	ldr	r2, [r7, #4]
 8006dec:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006dee:	e0bf      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006df6:	e0bb      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	687a      	ldr	r2, [r7, #4]
 8006dfc:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006dfe:	e0b7      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	687a      	ldr	r2, [r7, #4]
 8006e04:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006e06:	e0b3      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006e10:	e0ae      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8006e1a:	e0a9      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	687a      	ldr	r2, [r7, #4]
 8006e20:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8006e24:	e0a4      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	687a      	ldr	r2, [r7, #4]
 8006e2a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8006e2e:	e09f      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	687a      	ldr	r2, [r7, #4]
 8006e34:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8006e38:	e09a      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006e42:	e095      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	687a      	ldr	r2, [r7, #4]
 8006e48:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006e4c:	e090      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	687a      	ldr	r2, [r7, #4]
 8006e52:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006e56:	e08b      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	687a      	ldr	r2, [r7, #4]
 8006e5c:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006e60:	e086      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	687a      	ldr	r2, [r7, #4]
 8006e66:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8006e6a:	e081      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006e74:	e07c      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	687a      	ldr	r2, [r7, #4]
 8006e7a:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006e7e:	e077      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	687a      	ldr	r2, [r7, #4]
 8006e84:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006e88:	e072      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	687a      	ldr	r2, [r7, #4]
 8006e8e:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8006e92:	e06d      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	687a      	ldr	r2, [r7, #4]
 8006e98:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8006e9c:	e068      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	75fb      	strb	r3, [r7, #23]
        break;
 8006ea2:	e065      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006eaa:	b2db      	uxtb	r3, r3
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d15d      	bne.n	8006f6c <HAL_TIM_RegisterCallback+0x274>
  {
    switch (CallbackID)
 8006eb0:	7afb      	ldrb	r3, [r7, #11]
 8006eb2:	2b0d      	cmp	r3, #13
 8006eb4:	d857      	bhi.n	8006f66 <HAL_TIM_RegisterCallback+0x26e>
 8006eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8006ebc <HAL_TIM_RegisterCallback+0x1c4>)
 8006eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ebc:	08006ef5 	.word	0x08006ef5
 8006ec0:	08006efd 	.word	0x08006efd
 8006ec4:	08006f05 	.word	0x08006f05
 8006ec8:	08006f0d 	.word	0x08006f0d
 8006ecc:	08006f15 	.word	0x08006f15
 8006ed0:	08006f1d 	.word	0x08006f1d
 8006ed4:	08006f25 	.word	0x08006f25
 8006ed8:	08006f2d 	.word	0x08006f2d
 8006edc:	08006f35 	.word	0x08006f35
 8006ee0:	08006f3d 	.word	0x08006f3d
 8006ee4:	08006f45 	.word	0x08006f45
 8006ee8:	08006f4d 	.word	0x08006f4d
 8006eec:	08006f55 	.word	0x08006f55
 8006ef0:	08006f5d 	.word	0x08006f5d
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	687a      	ldr	r2, [r7, #4]
 8006ef8:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006efa:	e039      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	687a      	ldr	r2, [r7, #4]
 8006f00:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006f02:	e035      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	687a      	ldr	r2, [r7, #4]
 8006f08:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006f0a:	e031      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	687a      	ldr	r2, [r7, #4]
 8006f10:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006f12:	e02d      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	687a      	ldr	r2, [r7, #4]
 8006f18:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006f1a:	e029      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	687a      	ldr	r2, [r7, #4]
 8006f20:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006f22:	e025      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006f2a:	e021      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	687a      	ldr	r2, [r7, #4]
 8006f30:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006f32:	e01d      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	687a      	ldr	r2, [r7, #4]
 8006f38:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006f3a:	e019      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	687a      	ldr	r2, [r7, #4]
 8006f40:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006f42:	e015      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006f4a:	e011      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8006f4c:	68fb      	ldr	r3, [r7, #12]
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006f52:	e00d      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	687a      	ldr	r2, [r7, #4]
 8006f58:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006f5a:	e009      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006f64:	e004      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006f66:	2301      	movs	r3, #1
 8006f68:	75fb      	strb	r3, [r7, #23]
        break;
 8006f6a:	e001      	b.n	8006f70 <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006f70:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f72:	4618      	mov	r0, r3
 8006f74:	371c      	adds	r7, #28
 8006f76:	46bd      	mov	sp, r7
 8006f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f7c:	4770      	bx	lr
 8006f7e:	bf00      	nop

08006f80 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b085      	sub	sp, #20
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	6078      	str	r0, [r7, #4]
 8006f88:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	4a46      	ldr	r2, [pc, #280]	@ (80070ac <TIM_Base_SetConfig+0x12c>)
 8006f94:	4293      	cmp	r3, r2
 8006f96:	d013      	beq.n	8006fc0 <TIM_Base_SetConfig+0x40>
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006f9e:	d00f      	beq.n	8006fc0 <TIM_Base_SetConfig+0x40>
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	4a43      	ldr	r2, [pc, #268]	@ (80070b0 <TIM_Base_SetConfig+0x130>)
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	d00b      	beq.n	8006fc0 <TIM_Base_SetConfig+0x40>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	4a42      	ldr	r2, [pc, #264]	@ (80070b4 <TIM_Base_SetConfig+0x134>)
 8006fac:	4293      	cmp	r3, r2
 8006fae:	d007      	beq.n	8006fc0 <TIM_Base_SetConfig+0x40>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	4a41      	ldr	r2, [pc, #260]	@ (80070b8 <TIM_Base_SetConfig+0x138>)
 8006fb4:	4293      	cmp	r3, r2
 8006fb6:	d003      	beq.n	8006fc0 <TIM_Base_SetConfig+0x40>
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	4a40      	ldr	r2, [pc, #256]	@ (80070bc <TIM_Base_SetConfig+0x13c>)
 8006fbc:	4293      	cmp	r3, r2
 8006fbe:	d108      	bne.n	8006fd2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	685b      	ldr	r3, [r3, #4]
 8006fcc:	68fa      	ldr	r2, [r7, #12]
 8006fce:	4313      	orrs	r3, r2
 8006fd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	4a35      	ldr	r2, [pc, #212]	@ (80070ac <TIM_Base_SetConfig+0x12c>)
 8006fd6:	4293      	cmp	r3, r2
 8006fd8:	d01f      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fe0:	d01b      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	4a32      	ldr	r2, [pc, #200]	@ (80070b0 <TIM_Base_SetConfig+0x130>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d017      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	4a31      	ldr	r2, [pc, #196]	@ (80070b4 <TIM_Base_SetConfig+0x134>)
 8006fee:	4293      	cmp	r3, r2
 8006ff0:	d013      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	4a30      	ldr	r2, [pc, #192]	@ (80070b8 <TIM_Base_SetConfig+0x138>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d00f      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	4a2f      	ldr	r2, [pc, #188]	@ (80070bc <TIM_Base_SetConfig+0x13c>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d00b      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	4a2e      	ldr	r2, [pc, #184]	@ (80070c0 <TIM_Base_SetConfig+0x140>)
 8007006:	4293      	cmp	r3, r2
 8007008:	d007      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	4a2d      	ldr	r2, [pc, #180]	@ (80070c4 <TIM_Base_SetConfig+0x144>)
 800700e:	4293      	cmp	r3, r2
 8007010:	d003      	beq.n	800701a <TIM_Base_SetConfig+0x9a>
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	4a2c      	ldr	r2, [pc, #176]	@ (80070c8 <TIM_Base_SetConfig+0x148>)
 8007016:	4293      	cmp	r3, r2
 8007018:	d108      	bne.n	800702c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007020:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007022:	683b      	ldr	r3, [r7, #0]
 8007024:	68db      	ldr	r3, [r3, #12]
 8007026:	68fa      	ldr	r2, [r7, #12]
 8007028:	4313      	orrs	r3, r2
 800702a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	695b      	ldr	r3, [r3, #20]
 8007036:	4313      	orrs	r3, r2
 8007038:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	68fa      	ldr	r2, [r7, #12]
 800703e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	689a      	ldr	r2, [r3, #8]
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007048:	683b      	ldr	r3, [r7, #0]
 800704a:	681a      	ldr	r2, [r3, #0]
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	4a16      	ldr	r2, [pc, #88]	@ (80070ac <TIM_Base_SetConfig+0x12c>)
 8007054:	4293      	cmp	r3, r2
 8007056:	d00f      	beq.n	8007078 <TIM_Base_SetConfig+0xf8>
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	4a18      	ldr	r2, [pc, #96]	@ (80070bc <TIM_Base_SetConfig+0x13c>)
 800705c:	4293      	cmp	r3, r2
 800705e:	d00b      	beq.n	8007078 <TIM_Base_SetConfig+0xf8>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	4a17      	ldr	r2, [pc, #92]	@ (80070c0 <TIM_Base_SetConfig+0x140>)
 8007064:	4293      	cmp	r3, r2
 8007066:	d007      	beq.n	8007078 <TIM_Base_SetConfig+0xf8>
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	4a16      	ldr	r2, [pc, #88]	@ (80070c4 <TIM_Base_SetConfig+0x144>)
 800706c:	4293      	cmp	r3, r2
 800706e:	d003      	beq.n	8007078 <TIM_Base_SetConfig+0xf8>
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	4a15      	ldr	r2, [pc, #84]	@ (80070c8 <TIM_Base_SetConfig+0x148>)
 8007074:	4293      	cmp	r3, r2
 8007076:	d103      	bne.n	8007080 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	691a      	ldr	r2, [r3, #16]
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	691b      	ldr	r3, [r3, #16]
 800708a:	f003 0301 	and.w	r3, r3, #1
 800708e:	2b01      	cmp	r3, #1
 8007090:	d105      	bne.n	800709e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	691b      	ldr	r3, [r3, #16]
 8007096:	f023 0201 	bic.w	r2, r3, #1
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	611a      	str	r2, [r3, #16]
  }
}
 800709e:	bf00      	nop
 80070a0:	3714      	adds	r7, #20
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop
 80070ac:	40012c00 	.word	0x40012c00
 80070b0:	40000400 	.word	0x40000400
 80070b4:	40000800 	.word	0x40000800
 80070b8:	40000c00 	.word	0x40000c00
 80070bc:	40013400 	.word	0x40013400
 80070c0:	40014000 	.word	0x40014000
 80070c4:	40014400 	.word	0x40014400
 80070c8:	40014800 	.word	0x40014800

080070cc <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 80070cc:	b480      	push	{r7}
 80070ce:	b083      	sub	sp, #12
 80070d0:	af00      	add	r7, sp, #0
 80070d2:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	4a1e      	ldr	r2, [pc, #120]	@ (8007150 <TIM_ResetCallback+0x84>)
 80070d8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	4a1d      	ldr	r2, [pc, #116]	@ (8007154 <TIM_ResetCallback+0x88>)
 80070e0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	4a1c      	ldr	r2, [pc, #112]	@ (8007158 <TIM_ResetCallback+0x8c>)
 80070e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	4a1b      	ldr	r2, [pc, #108]	@ (800715c <TIM_ResetCallback+0x90>)
 80070f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	4a1a      	ldr	r2, [pc, #104]	@ (8007160 <TIM_ResetCallback+0x94>)
 80070f8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	4a19      	ldr	r2, [pc, #100]	@ (8007164 <TIM_ResetCallback+0x98>)
 8007100:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4a18      	ldr	r2, [pc, #96]	@ (8007168 <TIM_ResetCallback+0x9c>)
 8007108:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	4a17      	ldr	r2, [pc, #92]	@ (800716c <TIM_ResetCallback+0xa0>)
 8007110:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	4a16      	ldr	r2, [pc, #88]	@ (8007170 <TIM_ResetCallback+0xa4>)
 8007118:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	4a15      	ldr	r2, [pc, #84]	@ (8007174 <TIM_ResetCallback+0xa8>)
 8007120:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	4a14      	ldr	r2, [pc, #80]	@ (8007178 <TIM_ResetCallback+0xac>)
 8007128:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	4a13      	ldr	r2, [pc, #76]	@ (800717c <TIM_ResetCallback+0xb0>)
 8007130:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	4a12      	ldr	r2, [pc, #72]	@ (8007180 <TIM_ResetCallback+0xb4>)
 8007138:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	4a11      	ldr	r2, [pc, #68]	@ (8007184 <TIM_ResetCallback+0xb8>)
 8007140:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 8007144:	bf00      	nop
 8007146:	370c      	adds	r7, #12
 8007148:	46bd      	mov	sp, r7
 800714a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714e:	4770      	bx	lr
 8007150:	08001699 	.word	0x08001699
 8007154:	08006c43 	.word	0x08006c43
 8007158:	08006cbb 	.word	0x08006cbb
 800715c:	08006ccf 	.word	0x08006ccf
 8007160:	08006c6b 	.word	0x08006c6b
 8007164:	08006c7f 	.word	0x08006c7f
 8007168:	08006c57 	.word	0x08006c57
 800716c:	08006c93 	.word	0x08006c93
 8007170:	08006ca7 	.word	0x08006ca7
 8007174:	08006ce3 	.word	0x08006ce3
 8007178:	08007189 	.word	0x08007189
 800717c:	0800719d 	.word	0x0800719d
 8007180:	080071b1 	.word	0x080071b1
 8007184:	080071c5 	.word	0x080071c5

08007188 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007190:	bf00      	nop
 8007192:	370c      	adds	r7, #12
 8007194:	46bd      	mov	sp, r7
 8007196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800719a:	4770      	bx	lr

0800719c <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800719c:	b480      	push	{r7}
 800719e:	b083      	sub	sp, #12
 80071a0:	af00      	add	r7, sp, #0
 80071a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80071a4:	bf00      	nop
 80071a6:	370c      	adds	r7, #12
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80071b0:	b480      	push	{r7}
 80071b2:	b083      	sub	sp, #12
 80071b4:	af00      	add	r7, sp, #0
 80071b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80071b8:	bf00      	nop
 80071ba:	370c      	adds	r7, #12
 80071bc:	46bd      	mov	sp, r7
 80071be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071c2:	4770      	bx	lr

080071c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80071c4:	b480      	push	{r7}
 80071c6:	b083      	sub	sp, #12
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80071cc:	bf00      	nop
 80071ce:	370c      	adds	r7, #12
 80071d0:	46bd      	mov	sp, r7
 80071d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d6:	4770      	bx	lr

080071d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80071d8:	b580      	push	{r7, lr}
 80071da:	b082      	sub	sp, #8
 80071dc:	af00      	add	r7, sp, #0
 80071de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d101      	bne.n	80071ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	e042      	b.n	8007270 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d106      	bne.n	8007202 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	2200      	movs	r2, #0
 80071f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80071fc:	6878      	ldr	r0, [r7, #4]
 80071fe:	f7fa fb4d 	bl	800189c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2224      	movs	r2, #36	@ 0x24
 8007206:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	681a      	ldr	r2, [r3, #0]
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f022 0201 	bic.w	r2, r2, #1
 8007218:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800721e:	2b00      	cmp	r3, #0
 8007220:	d002      	beq.n	8007228 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f000 ff10 	bl	8008048 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007228:	6878      	ldr	r0, [r7, #4]
 800722a:	f000 fc11 	bl	8007a50 <UART_SetConfig>
 800722e:	4603      	mov	r3, r0
 8007230:	2b01      	cmp	r3, #1
 8007232:	d101      	bne.n	8007238 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007234:	2301      	movs	r3, #1
 8007236:	e01b      	b.n	8007270 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	685a      	ldr	r2, [r3, #4]
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007246:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	689a      	ldr	r2, [r3, #8]
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007256:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	f042 0201 	orr.w	r2, r2, #1
 8007266:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007268:	6878      	ldr	r0, [r7, #4]
 800726a:	f000 ff8f 	bl	800818c <UART_CheckIdleState>
 800726e:	4603      	mov	r3, r0
}
 8007270:	4618      	mov	r0, r3
 8007272:	3708      	adds	r7, #8
 8007274:	46bd      	mov	sp, r7
 8007276:	bd80      	pop	{r7, pc}

08007278 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b08a      	sub	sp, #40	@ 0x28
 800727c:	af00      	add	r7, sp, #0
 800727e:	60f8      	str	r0, [r7, #12]
 8007280:	60b9      	str	r1, [r7, #8]
 8007282:	4613      	mov	r3, r2
 8007284:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800728c:	2b20      	cmp	r3, #32
 800728e:	d167      	bne.n	8007360 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007290:	68bb      	ldr	r3, [r7, #8]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d002      	beq.n	800729c <HAL_UART_Transmit_DMA+0x24>
 8007296:	88fb      	ldrh	r3, [r7, #6]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d101      	bne.n	80072a0 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800729c:	2301      	movs	r3, #1
 800729e:	e060      	b.n	8007362 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	68ba      	ldr	r2, [r7, #8]
 80072a4:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	88fa      	ldrh	r2, [r7, #6]
 80072aa:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	88fa      	ldrh	r2, [r7, #6]
 80072b2:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2200      	movs	r2, #0
 80072ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	2221      	movs	r2, #33	@ 0x21
 80072c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072ca:	2b00      	cmp	r3, #0
 80072cc:	d028      	beq.n	8007320 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072d2:	4a26      	ldr	r2, [pc, #152]	@ (800736c <HAL_UART_Transmit_DMA+0xf4>)
 80072d4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072da:	4a25      	ldr	r2, [pc, #148]	@ (8007370 <HAL_UART_Transmit_DMA+0xf8>)
 80072dc:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80072de:	68fb      	ldr	r3, [r7, #12]
 80072e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072e2:	4a24      	ldr	r2, [pc, #144]	@ (8007374 <HAL_UART_Transmit_DMA+0xfc>)
 80072e4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80072ea:	2200      	movs	r2, #0
 80072ec:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072f6:	4619      	mov	r1, r3
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	3328      	adds	r3, #40	@ 0x28
 80072fe:	461a      	mov	r2, r3
 8007300:	88fb      	ldrh	r3, [r7, #6]
 8007302:	f7fa ff8d 	bl	8002220 <HAL_DMA_Start_IT>
 8007306:	4603      	mov	r3, r0
 8007308:	2b00      	cmp	r3, #0
 800730a:	d009      	beq.n	8007320 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	2210      	movs	r2, #16
 8007310:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	2220      	movs	r2, #32
 8007318:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	e020      	b.n	8007362 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	2240      	movs	r2, #64	@ 0x40
 8007326:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	3308      	adds	r3, #8
 800732e:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007330:	697b      	ldr	r3, [r7, #20]
 8007332:	e853 3f00 	ldrex	r3, [r3]
 8007336:	613b      	str	r3, [r7, #16]
   return(result);
 8007338:	693b      	ldr	r3, [r7, #16]
 800733a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800733e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	3308      	adds	r3, #8
 8007346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007348:	623a      	str	r2, [r7, #32]
 800734a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800734c:	69f9      	ldr	r1, [r7, #28]
 800734e:	6a3a      	ldr	r2, [r7, #32]
 8007350:	e841 2300 	strex	r3, r2, [r1]
 8007354:	61bb      	str	r3, [r7, #24]
   return(result);
 8007356:	69bb      	ldr	r3, [r7, #24]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d1e5      	bne.n	8007328 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800735c:	2300      	movs	r3, #0
 800735e:	e000      	b.n	8007362 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8007360:	2302      	movs	r3, #2
  }
}
 8007362:	4618      	mov	r0, r3
 8007364:	3728      	adds	r7, #40	@ 0x28
 8007366:	46bd      	mov	sp, r7
 8007368:	bd80      	pop	{r7, pc}
 800736a:	bf00      	nop
 800736c:	08008509 	.word	0x08008509
 8007370:	080085a3 	.word	0x080085a3
 8007374:	080085bf 	.word	0x080085bf

08007378 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007378:	b580      	push	{r7, lr}
 800737a:	b0ba      	sub	sp, #232	@ 0xe8
 800737c:	af00      	add	r7, sp, #0
 800737e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	69db      	ldr	r3, [r3, #28]
 8007386:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	689b      	ldr	r3, [r3, #8]
 800739a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800739e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80073a2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80073a6:	4013      	ands	r3, r2
 80073a8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80073ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d11b      	bne.n	80073ec <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80073b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80073b8:	f003 0320 	and.w	r3, r3, #32
 80073bc:	2b00      	cmp	r3, #0
 80073be:	d015      	beq.n	80073ec <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80073c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80073c4:	f003 0320 	and.w	r3, r3, #32
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d105      	bne.n	80073d8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80073cc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80073d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d009      	beq.n	80073ec <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f000 8300 	beq.w	80079e2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	4798      	blx	r3
      }
      return;
 80073ea:	e2fa      	b.n	80079e2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 80073ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	f000 8123 	beq.w	800763c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80073f6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80073fa:	4b8d      	ldr	r3, [pc, #564]	@ (8007630 <HAL_UART_IRQHandler+0x2b8>)
 80073fc:	4013      	ands	r3, r2
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d106      	bne.n	8007410 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007402:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007406:	4b8b      	ldr	r3, [pc, #556]	@ (8007634 <HAL_UART_IRQHandler+0x2bc>)
 8007408:	4013      	ands	r3, r2
 800740a:	2b00      	cmp	r3, #0
 800740c:	f000 8116 	beq.w	800763c <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007410:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007414:	f003 0301 	and.w	r3, r3, #1
 8007418:	2b00      	cmp	r3, #0
 800741a:	d011      	beq.n	8007440 <HAL_UART_IRQHandler+0xc8>
 800741c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007420:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007424:	2b00      	cmp	r3, #0
 8007426:	d00b      	beq.n	8007440 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	2201      	movs	r2, #1
 800742e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007436:	f043 0201 	orr.w	r2, r3, #1
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007440:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007444:	f003 0302 	and.w	r3, r3, #2
 8007448:	2b00      	cmp	r3, #0
 800744a:	d011      	beq.n	8007470 <HAL_UART_IRQHandler+0xf8>
 800744c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007450:	f003 0301 	and.w	r3, r3, #1
 8007454:	2b00      	cmp	r3, #0
 8007456:	d00b      	beq.n	8007470 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	2202      	movs	r2, #2
 800745e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007466:	f043 0204 	orr.w	r2, r3, #4
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007470:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007474:	f003 0304 	and.w	r3, r3, #4
 8007478:	2b00      	cmp	r3, #0
 800747a:	d011      	beq.n	80074a0 <HAL_UART_IRQHandler+0x128>
 800747c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007480:	f003 0301 	and.w	r3, r3, #1
 8007484:	2b00      	cmp	r3, #0
 8007486:	d00b      	beq.n	80074a0 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2204      	movs	r2, #4
 800748e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007496:	f043 0202 	orr.w	r2, r3, #2
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 80074a0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074a4:	f003 0308 	and.w	r3, r3, #8
 80074a8:	2b00      	cmp	r3, #0
 80074aa:	d017      	beq.n	80074dc <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80074ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074b0:	f003 0320 	and.w	r3, r3, #32
 80074b4:	2b00      	cmp	r3, #0
 80074b6:	d105      	bne.n	80074c4 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80074b8:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80074bc:	4b5c      	ldr	r3, [pc, #368]	@ (8007630 <HAL_UART_IRQHandler+0x2b8>)
 80074be:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d00b      	beq.n	80074dc <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	2208      	movs	r2, #8
 80074ca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80074d2:	f043 0208 	orr.w	r2, r3, #8
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80074dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d012      	beq.n	800750e <HAL_UART_IRQHandler+0x196>
 80074e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074ec:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d00c      	beq.n	800750e <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80074fc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007504:	f043 0220 	orr.w	r2, r3, #32
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007514:	2b00      	cmp	r3, #0
 8007516:	f000 8266 	beq.w	80079e6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800751a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800751e:	f003 0320 	and.w	r3, r3, #32
 8007522:	2b00      	cmp	r3, #0
 8007524:	d013      	beq.n	800754e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007526:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800752a:	f003 0320 	and.w	r3, r3, #32
 800752e:	2b00      	cmp	r3, #0
 8007530:	d105      	bne.n	800753e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007532:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007536:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800753a:	2b00      	cmp	r3, #0
 800753c:	d007      	beq.n	800754e <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007542:	2b00      	cmp	r3, #0
 8007544:	d003      	beq.n	800754e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800754a:	6878      	ldr	r0, [r7, #4]
 800754c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007554:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	689b      	ldr	r3, [r3, #8]
 800755e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007562:	2b40      	cmp	r3, #64	@ 0x40
 8007564:	d005      	beq.n	8007572 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007566:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800756a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800756e:	2b00      	cmp	r3, #0
 8007570:	d054      	beq.n	800761c <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007572:	6878      	ldr	r0, [r7, #4]
 8007574:	f000 ff62 	bl	800843c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	689b      	ldr	r3, [r3, #8]
 800757e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007582:	2b40      	cmp	r3, #64	@ 0x40
 8007584:	d146      	bne.n	8007614 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	3308      	adds	r3, #8
 800758c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007590:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007594:	e853 3f00 	ldrex	r3, [r3]
 8007598:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800759c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80075a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	3308      	adds	r3, #8
 80075ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80075b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80075b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80075be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80075c2:	e841 2300 	strex	r3, r2, [r1]
 80075c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80075ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	d1d9      	bne.n	8007586 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d017      	beq.n	800760c <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075e2:	4a15      	ldr	r2, [pc, #84]	@ (8007638 <HAL_UART_IRQHandler+0x2c0>)
 80075e4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075ec:	4618      	mov	r0, r3
 80075ee:	f7fa feee 	bl	80023ce <HAL_DMA_Abort_IT>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d019      	beq.n	800762c <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80075fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007600:	687a      	ldr	r2, [r7, #4]
 8007602:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007606:	4610      	mov	r0, r2
 8007608:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800760a:	e00f      	b.n	800762c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800760c:	6878      	ldr	r0, [r7, #4]
 800760e:	f000 fa09 	bl	8007a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007612:	e00b      	b.n	800762c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fa05 	bl	8007a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800761a:	e007      	b.n	800762c <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800761c:	6878      	ldr	r0, [r7, #4]
 800761e:	f000 fa01 	bl	8007a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	2200      	movs	r2, #0
 8007626:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800762a:	e1dc      	b.n	80079e6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800762c:	bf00      	nop
    return;
 800762e:	e1da      	b.n	80079e6 <HAL_UART_IRQHandler+0x66e>
 8007630:	10000001 	.word	0x10000001
 8007634:	04000120 	.word	0x04000120
 8007638:	0800863f 	.word	0x0800863f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007640:	2b01      	cmp	r3, #1
 8007642:	f040 8170 	bne.w	8007926 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007646:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800764a:	f003 0310 	and.w	r3, r3, #16
 800764e:	2b00      	cmp	r3, #0
 8007650:	f000 8169 	beq.w	8007926 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007654:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007658:	f003 0310 	and.w	r3, r3, #16
 800765c:	2b00      	cmp	r3, #0
 800765e:	f000 8162 	beq.w	8007926 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	2210      	movs	r2, #16
 8007668:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	689b      	ldr	r3, [r3, #8]
 8007670:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007674:	2b40      	cmp	r3, #64	@ 0x40
 8007676:	f040 80d8 	bne.w	800782a <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007688:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800768c:	2b00      	cmp	r3, #0
 800768e:	f000 80af 	beq.w	80077f0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007698:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800769c:	429a      	cmp	r2, r3
 800769e:	f080 80a7 	bcs.w	80077f0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80076a8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	f003 0320 	and.w	r3, r3, #32
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	f040 8087 	bne.w	80077ce <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80076cc:	e853 3f00 	ldrex	r3, [r3]
 80076d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80076d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80076d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80076dc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	461a      	mov	r2, r3
 80076e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80076ea:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80076ee:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80076f6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80076fa:	e841 2300 	strex	r3, r2, [r1]
 80076fe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007702:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007706:	2b00      	cmp	r3, #0
 8007708:	d1da      	bne.n	80076c0 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	3308      	adds	r3, #8
 8007710:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007712:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007714:	e853 3f00 	ldrex	r3, [r3]
 8007718:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800771a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800771c:	f023 0301 	bic.w	r3, r3, #1
 8007720:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	3308      	adds	r3, #8
 800772a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800772e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007732:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007734:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007736:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800773a:	e841 2300 	strex	r3, r2, [r1]
 800773e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007740:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1e1      	bne.n	800770a <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	3308      	adds	r3, #8
 800774c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007750:	e853 3f00 	ldrex	r3, [r3]
 8007754:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007756:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007758:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800775c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	3308      	adds	r3, #8
 8007766:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800776a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800776c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007770:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007772:	e841 2300 	strex	r3, r2, [r1]
 8007776:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007778:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800777a:	2b00      	cmp	r3, #0
 800777c:	d1e3      	bne.n	8007746 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2220      	movs	r2, #32
 8007782:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007792:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007794:	e853 3f00 	ldrex	r3, [r3]
 8007798:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800779a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800779c:	f023 0310 	bic.w	r3, r3, #16
 80077a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	461a      	mov	r2, r3
 80077aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80077ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80077b0:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b2:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80077b4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80077b6:	e841 2300 	strex	r3, r2, [r1]
 80077ba:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80077bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d1e4      	bne.n	800778c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80077c8:	4618      	mov	r0, r3
 80077ca:	f7fa fda4 	bl	8002316 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2202      	movs	r2, #2
 80077d2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80077e0:	b29b      	uxth	r3, r3
 80077e2:	1ad3      	subs	r3, r2, r3
 80077e4:	b29b      	uxth	r3, r3
 80077e6:	4619      	mov	r1, r3
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 f925 	bl	8007a38 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80077ee:	e0fc      	b.n	80079ea <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80077f6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80077fa:	429a      	cmp	r2, r3
 80077fc:	f040 80f5 	bne.w	80079ea <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f003 0320 	and.w	r3, r3, #32
 800780e:	2b20      	cmp	r3, #32
 8007810:	f040 80eb 	bne.w	80079ea <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	2202      	movs	r2, #2
 8007818:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007820:	4619      	mov	r1, r3
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 f908 	bl	8007a38 <HAL_UARTEx_RxEventCallback>
      return;
 8007828:	e0df      	b.n	80079ea <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007836:	b29b      	uxth	r3, r3
 8007838:	1ad3      	subs	r3, r2, r3
 800783a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007844:	b29b      	uxth	r3, r3
 8007846:	2b00      	cmp	r3, #0
 8007848:	f000 80d1 	beq.w	80079ee <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800784c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007850:	2b00      	cmp	r3, #0
 8007852:	f000 80cc 	beq.w	80079ee <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800785c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800785e:	e853 3f00 	ldrex	r3, [r3]
 8007862:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007866:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800786a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	461a      	mov	r2, r3
 8007874:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007878:	647b      	str	r3, [r7, #68]	@ 0x44
 800787a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800787c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800787e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007880:	e841 2300 	strex	r3, r2, [r1]
 8007884:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1e4      	bne.n	8007856 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	3308      	adds	r3, #8
 8007892:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007896:	e853 3f00 	ldrex	r3, [r3]
 800789a:	623b      	str	r3, [r7, #32]
   return(result);
 800789c:	6a3b      	ldr	r3, [r7, #32]
 800789e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80078a2:	f023 0301 	bic.w	r3, r3, #1
 80078a6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	3308      	adds	r3, #8
 80078b0:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80078b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80078b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80078bc:	e841 2300 	strex	r3, r2, [r1]
 80078c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80078c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d1e1      	bne.n	800788c <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2220      	movs	r2, #32
 80078cc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	2200      	movs	r2, #0
 80078d4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2200      	movs	r2, #0
 80078da:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e2:	693b      	ldr	r3, [r7, #16]
 80078e4:	e853 3f00 	ldrex	r3, [r3]
 80078e8:	60fb      	str	r3, [r7, #12]
   return(result);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f023 0310 	bic.w	r3, r3, #16
 80078f0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	461a      	mov	r2, r3
 80078fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80078fe:	61fb      	str	r3, [r7, #28]
 8007900:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007902:	69b9      	ldr	r1, [r7, #24]
 8007904:	69fa      	ldr	r2, [r7, #28]
 8007906:	e841 2300 	strex	r3, r2, [r1]
 800790a:	617b      	str	r3, [r7, #20]
   return(result);
 800790c:	697b      	ldr	r3, [r7, #20]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1e4      	bne.n	80078dc <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2202      	movs	r2, #2
 8007916:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007918:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800791c:	4619      	mov	r1, r3
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f000 f88a 	bl	8007a38 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007924:	e063      	b.n	80079ee <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007926:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800792a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800792e:	2b00      	cmp	r3, #0
 8007930:	d00e      	beq.n	8007950 <HAL_UART_IRQHandler+0x5d8>
 8007932:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007936:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800793a:	2b00      	cmp	r3, #0
 800793c:	d008      	beq.n	8007950 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007946:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007948:	6878      	ldr	r0, [r7, #4]
 800794a:	f000 feb9 	bl	80086c0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800794e:	e051      	b.n	80079f4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007950:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007954:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007958:	2b00      	cmp	r3, #0
 800795a:	d014      	beq.n	8007986 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800795c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007960:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007964:	2b00      	cmp	r3, #0
 8007966:	d105      	bne.n	8007974 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007968:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800796c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007970:	2b00      	cmp	r3, #0
 8007972:	d008      	beq.n	8007986 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007978:	2b00      	cmp	r3, #0
 800797a:	d03a      	beq.n	80079f2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	4798      	blx	r3
    }
    return;
 8007984:	e035      	b.n	80079f2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007986:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800798a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800798e:	2b00      	cmp	r3, #0
 8007990:	d009      	beq.n	80079a6 <HAL_UART_IRQHandler+0x62e>
 8007992:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007996:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800799a:	2b00      	cmp	r3, #0
 800799c:	d003      	beq.n	80079a6 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800799e:	6878      	ldr	r0, [r7, #4]
 80079a0:	f000 fe63 	bl	800866a <UART_EndTransmit_IT>
    return;
 80079a4:	e026      	b.n	80079f4 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80079a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d009      	beq.n	80079c6 <HAL_UART_IRQHandler+0x64e>
 80079b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079b6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d003      	beq.n	80079c6 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80079be:	6878      	ldr	r0, [r7, #4]
 80079c0:	f000 fe92 	bl	80086e8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079c4:	e016      	b.n	80079f4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80079c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80079ca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d010      	beq.n	80079f4 <HAL_UART_IRQHandler+0x67c>
 80079d2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	da0c      	bge.n	80079f4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80079da:	6878      	ldr	r0, [r7, #4]
 80079dc:	f000 fe7a 	bl	80086d4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80079e0:	e008      	b.n	80079f4 <HAL_UART_IRQHandler+0x67c>
      return;
 80079e2:	bf00      	nop
 80079e4:	e006      	b.n	80079f4 <HAL_UART_IRQHandler+0x67c>
    return;
 80079e6:	bf00      	nop
 80079e8:	e004      	b.n	80079f4 <HAL_UART_IRQHandler+0x67c>
      return;
 80079ea:	bf00      	nop
 80079ec:	e002      	b.n	80079f4 <HAL_UART_IRQHandler+0x67c>
      return;
 80079ee:	bf00      	nop
 80079f0:	e000      	b.n	80079f4 <HAL_UART_IRQHandler+0x67c>
    return;
 80079f2:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 80079f4:	37e8      	adds	r7, #232	@ 0xe8
 80079f6:	46bd      	mov	sp, r7
 80079f8:	bd80      	pop	{r7, pc}
 80079fa:	bf00      	nop

080079fc <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079fc:	b480      	push	{r7}
 80079fe:	b083      	sub	sp, #12
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8007a04:	bf00      	nop
 8007a06:	370c      	adds	r7, #12
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a0e:	4770      	bx	lr

08007a10 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007a10:	b480      	push	{r7}
 8007a12:	b083      	sub	sp, #12
 8007a14:	af00      	add	r7, sp, #0
 8007a16:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007a18:	bf00      	nop
 8007a1a:	370c      	adds	r7, #12
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a22:	4770      	bx	lr

08007a24 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a24:	b480      	push	{r7}
 8007a26:	b083      	sub	sp, #12
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007a2c:	bf00      	nop
 8007a2e:	370c      	adds	r7, #12
 8007a30:	46bd      	mov	sp, r7
 8007a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a36:	4770      	bx	lr

08007a38 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b083      	sub	sp, #12
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	460b      	mov	r3, r1
 8007a42:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a44:	bf00      	nop
 8007a46:	370c      	adds	r7, #12
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr

08007a50 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007a54:	b08c      	sub	sp, #48	@ 0x30
 8007a56:	af00      	add	r7, sp, #0
 8007a58:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007a5a:	2300      	movs	r3, #0
 8007a5c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007a60:	697b      	ldr	r3, [r7, #20]
 8007a62:	689a      	ldr	r2, [r3, #8]
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	431a      	orrs	r2, r3
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	695b      	ldr	r3, [r3, #20]
 8007a6e:	431a      	orrs	r2, r3
 8007a70:	697b      	ldr	r3, [r7, #20]
 8007a72:	69db      	ldr	r3, [r3, #28]
 8007a74:	4313      	orrs	r3, r2
 8007a76:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007a78:	697b      	ldr	r3, [r7, #20]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	4baa      	ldr	r3, [pc, #680]	@ (8007d28 <UART_SetConfig+0x2d8>)
 8007a80:	4013      	ands	r3, r2
 8007a82:	697a      	ldr	r2, [r7, #20]
 8007a84:	6812      	ldr	r2, [r2, #0]
 8007a86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a88:	430b      	orrs	r3, r1
 8007a8a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	68da      	ldr	r2, [r3, #12]
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	430a      	orrs	r2, r1
 8007aa0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007aa2:	697b      	ldr	r3, [r7, #20]
 8007aa4:	699b      	ldr	r3, [r3, #24]
 8007aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007aa8:	697b      	ldr	r3, [r7, #20]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	4a9f      	ldr	r2, [pc, #636]	@ (8007d2c <UART_SetConfig+0x2dc>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d004      	beq.n	8007abc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	6a1b      	ldr	r3, [r3, #32]
 8007ab6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007abc:	697b      	ldr	r3, [r7, #20]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	689b      	ldr	r3, [r3, #8]
 8007ac2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8007ac6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	6812      	ldr	r2, [r2, #0]
 8007ace:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ad0:	430b      	orrs	r3, r1
 8007ad2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ada:	f023 010f 	bic.w	r1, r3, #15
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007ae2:	697b      	ldr	r3, [r7, #20]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	430a      	orrs	r2, r1
 8007ae8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	4a90      	ldr	r2, [pc, #576]	@ (8007d30 <UART_SetConfig+0x2e0>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d125      	bne.n	8007b40 <UART_SetConfig+0xf0>
 8007af4:	4b8f      	ldr	r3, [pc, #572]	@ (8007d34 <UART_SetConfig+0x2e4>)
 8007af6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007afa:	f003 0303 	and.w	r3, r3, #3
 8007afe:	2b03      	cmp	r3, #3
 8007b00:	d81a      	bhi.n	8007b38 <UART_SetConfig+0xe8>
 8007b02:	a201      	add	r2, pc, #4	@ (adr r2, 8007b08 <UART_SetConfig+0xb8>)
 8007b04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b08:	08007b19 	.word	0x08007b19
 8007b0c:	08007b29 	.word	0x08007b29
 8007b10:	08007b21 	.word	0x08007b21
 8007b14:	08007b31 	.word	0x08007b31
 8007b18:	2301      	movs	r3, #1
 8007b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b1e:	e116      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007b20:	2302      	movs	r3, #2
 8007b22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b26:	e112      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007b28:	2304      	movs	r3, #4
 8007b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b2e:	e10e      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007b30:	2308      	movs	r3, #8
 8007b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b36:	e10a      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007b38:	2310      	movs	r3, #16
 8007b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b3e:	e106      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	4a7c      	ldr	r2, [pc, #496]	@ (8007d38 <UART_SetConfig+0x2e8>)
 8007b46:	4293      	cmp	r3, r2
 8007b48:	d138      	bne.n	8007bbc <UART_SetConfig+0x16c>
 8007b4a:	4b7a      	ldr	r3, [pc, #488]	@ (8007d34 <UART_SetConfig+0x2e4>)
 8007b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b50:	f003 030c 	and.w	r3, r3, #12
 8007b54:	2b0c      	cmp	r3, #12
 8007b56:	d82d      	bhi.n	8007bb4 <UART_SetConfig+0x164>
 8007b58:	a201      	add	r2, pc, #4	@ (adr r2, 8007b60 <UART_SetConfig+0x110>)
 8007b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b5e:	bf00      	nop
 8007b60:	08007b95 	.word	0x08007b95
 8007b64:	08007bb5 	.word	0x08007bb5
 8007b68:	08007bb5 	.word	0x08007bb5
 8007b6c:	08007bb5 	.word	0x08007bb5
 8007b70:	08007ba5 	.word	0x08007ba5
 8007b74:	08007bb5 	.word	0x08007bb5
 8007b78:	08007bb5 	.word	0x08007bb5
 8007b7c:	08007bb5 	.word	0x08007bb5
 8007b80:	08007b9d 	.word	0x08007b9d
 8007b84:	08007bb5 	.word	0x08007bb5
 8007b88:	08007bb5 	.word	0x08007bb5
 8007b8c:	08007bb5 	.word	0x08007bb5
 8007b90:	08007bad 	.word	0x08007bad
 8007b94:	2300      	movs	r3, #0
 8007b96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b9a:	e0d8      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007b9c:	2302      	movs	r3, #2
 8007b9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ba2:	e0d4      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007ba4:	2304      	movs	r3, #4
 8007ba6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007baa:	e0d0      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007bac:	2308      	movs	r3, #8
 8007bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bb2:	e0cc      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007bb4:	2310      	movs	r3, #16
 8007bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bba:	e0c8      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007bbc:	697b      	ldr	r3, [r7, #20]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a5e      	ldr	r2, [pc, #376]	@ (8007d3c <UART_SetConfig+0x2ec>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d125      	bne.n	8007c12 <UART_SetConfig+0x1c2>
 8007bc6:	4b5b      	ldr	r3, [pc, #364]	@ (8007d34 <UART_SetConfig+0x2e4>)
 8007bc8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007bcc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007bd0:	2b30      	cmp	r3, #48	@ 0x30
 8007bd2:	d016      	beq.n	8007c02 <UART_SetConfig+0x1b2>
 8007bd4:	2b30      	cmp	r3, #48	@ 0x30
 8007bd6:	d818      	bhi.n	8007c0a <UART_SetConfig+0x1ba>
 8007bd8:	2b20      	cmp	r3, #32
 8007bda:	d00a      	beq.n	8007bf2 <UART_SetConfig+0x1a2>
 8007bdc:	2b20      	cmp	r3, #32
 8007bde:	d814      	bhi.n	8007c0a <UART_SetConfig+0x1ba>
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d002      	beq.n	8007bea <UART_SetConfig+0x19a>
 8007be4:	2b10      	cmp	r3, #16
 8007be6:	d008      	beq.n	8007bfa <UART_SetConfig+0x1aa>
 8007be8:	e00f      	b.n	8007c0a <UART_SetConfig+0x1ba>
 8007bea:	2300      	movs	r3, #0
 8007bec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bf0:	e0ad      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007bf2:	2302      	movs	r3, #2
 8007bf4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007bf8:	e0a9      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007bfa:	2304      	movs	r3, #4
 8007bfc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c00:	e0a5      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007c02:	2308      	movs	r3, #8
 8007c04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c08:	e0a1      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007c0a:	2310      	movs	r3, #16
 8007c0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c10:	e09d      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007c12:	697b      	ldr	r3, [r7, #20]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	4a4a      	ldr	r2, [pc, #296]	@ (8007d40 <UART_SetConfig+0x2f0>)
 8007c18:	4293      	cmp	r3, r2
 8007c1a:	d125      	bne.n	8007c68 <UART_SetConfig+0x218>
 8007c1c:	4b45      	ldr	r3, [pc, #276]	@ (8007d34 <UART_SetConfig+0x2e4>)
 8007c1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c22:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007c26:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c28:	d016      	beq.n	8007c58 <UART_SetConfig+0x208>
 8007c2a:	2bc0      	cmp	r3, #192	@ 0xc0
 8007c2c:	d818      	bhi.n	8007c60 <UART_SetConfig+0x210>
 8007c2e:	2b80      	cmp	r3, #128	@ 0x80
 8007c30:	d00a      	beq.n	8007c48 <UART_SetConfig+0x1f8>
 8007c32:	2b80      	cmp	r3, #128	@ 0x80
 8007c34:	d814      	bhi.n	8007c60 <UART_SetConfig+0x210>
 8007c36:	2b00      	cmp	r3, #0
 8007c38:	d002      	beq.n	8007c40 <UART_SetConfig+0x1f0>
 8007c3a:	2b40      	cmp	r3, #64	@ 0x40
 8007c3c:	d008      	beq.n	8007c50 <UART_SetConfig+0x200>
 8007c3e:	e00f      	b.n	8007c60 <UART_SetConfig+0x210>
 8007c40:	2300      	movs	r3, #0
 8007c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c46:	e082      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007c48:	2302      	movs	r3, #2
 8007c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c4e:	e07e      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007c50:	2304      	movs	r3, #4
 8007c52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c56:	e07a      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007c58:	2308      	movs	r3, #8
 8007c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c5e:	e076      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007c60:	2310      	movs	r3, #16
 8007c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007c66:	e072      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	4a35      	ldr	r2, [pc, #212]	@ (8007d44 <UART_SetConfig+0x2f4>)
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d12a      	bne.n	8007cc8 <UART_SetConfig+0x278>
 8007c72:	4b30      	ldr	r3, [pc, #192]	@ (8007d34 <UART_SetConfig+0x2e4>)
 8007c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007c78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007c7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c80:	d01a      	beq.n	8007cb8 <UART_SetConfig+0x268>
 8007c82:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007c86:	d81b      	bhi.n	8007cc0 <UART_SetConfig+0x270>
 8007c88:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c8c:	d00c      	beq.n	8007ca8 <UART_SetConfig+0x258>
 8007c8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007c92:	d815      	bhi.n	8007cc0 <UART_SetConfig+0x270>
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d003      	beq.n	8007ca0 <UART_SetConfig+0x250>
 8007c98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c9c:	d008      	beq.n	8007cb0 <UART_SetConfig+0x260>
 8007c9e:	e00f      	b.n	8007cc0 <UART_SetConfig+0x270>
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ca6:	e052      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007ca8:	2302      	movs	r3, #2
 8007caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cae:	e04e      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007cb0:	2304      	movs	r3, #4
 8007cb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cb6:	e04a      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007cb8:	2308      	movs	r3, #8
 8007cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cbe:	e046      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007cc0:	2310      	movs	r3, #16
 8007cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007cc6:	e042      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	4a17      	ldr	r2, [pc, #92]	@ (8007d2c <UART_SetConfig+0x2dc>)
 8007cce:	4293      	cmp	r3, r2
 8007cd0:	d13a      	bne.n	8007d48 <UART_SetConfig+0x2f8>
 8007cd2:	4b18      	ldr	r3, [pc, #96]	@ (8007d34 <UART_SetConfig+0x2e4>)
 8007cd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cd8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007cdc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ce0:	d01a      	beq.n	8007d18 <UART_SetConfig+0x2c8>
 8007ce2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007ce6:	d81b      	bhi.n	8007d20 <UART_SetConfig+0x2d0>
 8007ce8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cec:	d00c      	beq.n	8007d08 <UART_SetConfig+0x2b8>
 8007cee:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007cf2:	d815      	bhi.n	8007d20 <UART_SetConfig+0x2d0>
 8007cf4:	2b00      	cmp	r3, #0
 8007cf6:	d003      	beq.n	8007d00 <UART_SetConfig+0x2b0>
 8007cf8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cfc:	d008      	beq.n	8007d10 <UART_SetConfig+0x2c0>
 8007cfe:	e00f      	b.n	8007d20 <UART_SetConfig+0x2d0>
 8007d00:	2300      	movs	r3, #0
 8007d02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d06:	e022      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007d08:	2302      	movs	r3, #2
 8007d0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d0e:	e01e      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007d10:	2304      	movs	r3, #4
 8007d12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d16:	e01a      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007d18:	2308      	movs	r3, #8
 8007d1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d1e:	e016      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007d20:	2310      	movs	r3, #16
 8007d22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007d26:	e012      	b.n	8007d4e <UART_SetConfig+0x2fe>
 8007d28:	cfff69f3 	.word	0xcfff69f3
 8007d2c:	40008000 	.word	0x40008000
 8007d30:	40013800 	.word	0x40013800
 8007d34:	40021000 	.word	0x40021000
 8007d38:	40004400 	.word	0x40004400
 8007d3c:	40004800 	.word	0x40004800
 8007d40:	40004c00 	.word	0x40004c00
 8007d44:	40005000 	.word	0x40005000
 8007d48:	2310      	movs	r3, #16
 8007d4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	4aae      	ldr	r2, [pc, #696]	@ (800800c <UART_SetConfig+0x5bc>)
 8007d54:	4293      	cmp	r3, r2
 8007d56:	f040 8097 	bne.w	8007e88 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d5a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007d5e:	2b08      	cmp	r3, #8
 8007d60:	d823      	bhi.n	8007daa <UART_SetConfig+0x35a>
 8007d62:	a201      	add	r2, pc, #4	@ (adr r2, 8007d68 <UART_SetConfig+0x318>)
 8007d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d68:	08007d8d 	.word	0x08007d8d
 8007d6c:	08007dab 	.word	0x08007dab
 8007d70:	08007d95 	.word	0x08007d95
 8007d74:	08007dab 	.word	0x08007dab
 8007d78:	08007d9b 	.word	0x08007d9b
 8007d7c:	08007dab 	.word	0x08007dab
 8007d80:	08007dab 	.word	0x08007dab
 8007d84:	08007dab 	.word	0x08007dab
 8007d88:	08007da3 	.word	0x08007da3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d8c:	f7fd ff1c 	bl	8005bc8 <HAL_RCC_GetPCLK1Freq>
 8007d90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d92:	e010      	b.n	8007db6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d94:	4b9e      	ldr	r3, [pc, #632]	@ (8008010 <UART_SetConfig+0x5c0>)
 8007d96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d98:	e00d      	b.n	8007db6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d9a:	f7fd fe7d 	bl	8005a98 <HAL_RCC_GetSysClockFreq>
 8007d9e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007da0:	e009      	b.n	8007db6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007da2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007da6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007da8:	e005      	b.n	8007db6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007daa:	2300      	movs	r3, #0
 8007dac:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007db4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	f000 8130 	beq.w	800801e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007dbe:	697b      	ldr	r3, [r7, #20]
 8007dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dc2:	4a94      	ldr	r2, [pc, #592]	@ (8008014 <UART_SetConfig+0x5c4>)
 8007dc4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007dc8:	461a      	mov	r2, r3
 8007dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8007dd0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	685a      	ldr	r2, [r3, #4]
 8007dd6:	4613      	mov	r3, r2
 8007dd8:	005b      	lsls	r3, r3, #1
 8007dda:	4413      	add	r3, r2
 8007ddc:	69ba      	ldr	r2, [r7, #24]
 8007dde:	429a      	cmp	r2, r3
 8007de0:	d305      	bcc.n	8007dee <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007de8:	69ba      	ldr	r2, [r7, #24]
 8007dea:	429a      	cmp	r2, r3
 8007dec:	d903      	bls.n	8007df6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007dee:	2301      	movs	r3, #1
 8007df0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007df4:	e113      	b.n	800801e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007df6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007df8:	2200      	movs	r2, #0
 8007dfa:	60bb      	str	r3, [r7, #8]
 8007dfc:	60fa      	str	r2, [r7, #12]
 8007dfe:	697b      	ldr	r3, [r7, #20]
 8007e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e02:	4a84      	ldr	r2, [pc, #528]	@ (8008014 <UART_SetConfig+0x5c4>)
 8007e04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e08:	b29b      	uxth	r3, r3
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	603b      	str	r3, [r7, #0]
 8007e0e:	607a      	str	r2, [r7, #4]
 8007e10:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007e14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007e18:	f7f8 fe5a 	bl	8000ad0 <__aeabi_uldivmod>
 8007e1c:	4602      	mov	r2, r0
 8007e1e:	460b      	mov	r3, r1
 8007e20:	4610      	mov	r0, r2
 8007e22:	4619      	mov	r1, r3
 8007e24:	f04f 0200 	mov.w	r2, #0
 8007e28:	f04f 0300 	mov.w	r3, #0
 8007e2c:	020b      	lsls	r3, r1, #8
 8007e2e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007e32:	0202      	lsls	r2, r0, #8
 8007e34:	6979      	ldr	r1, [r7, #20]
 8007e36:	6849      	ldr	r1, [r1, #4]
 8007e38:	0849      	lsrs	r1, r1, #1
 8007e3a:	2000      	movs	r0, #0
 8007e3c:	460c      	mov	r4, r1
 8007e3e:	4605      	mov	r5, r0
 8007e40:	eb12 0804 	adds.w	r8, r2, r4
 8007e44:	eb43 0905 	adc.w	r9, r3, r5
 8007e48:	697b      	ldr	r3, [r7, #20]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	469a      	mov	sl, r3
 8007e50:	4693      	mov	fp, r2
 8007e52:	4652      	mov	r2, sl
 8007e54:	465b      	mov	r3, fp
 8007e56:	4640      	mov	r0, r8
 8007e58:	4649      	mov	r1, r9
 8007e5a:	f7f8 fe39 	bl	8000ad0 <__aeabi_uldivmod>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	460b      	mov	r3, r1
 8007e62:	4613      	mov	r3, r2
 8007e64:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007e66:	6a3b      	ldr	r3, [r7, #32]
 8007e68:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007e6c:	d308      	bcc.n	8007e80 <UART_SetConfig+0x430>
 8007e6e:	6a3b      	ldr	r3, [r7, #32]
 8007e70:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007e74:	d204      	bcs.n	8007e80 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	6a3a      	ldr	r2, [r7, #32]
 8007e7c:	60da      	str	r2, [r3, #12]
 8007e7e:	e0ce      	b.n	800801e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007e86:	e0ca      	b.n	800801e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007e88:	697b      	ldr	r3, [r7, #20]
 8007e8a:	69db      	ldr	r3, [r3, #28]
 8007e8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007e90:	d166      	bne.n	8007f60 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007e92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007e96:	2b08      	cmp	r3, #8
 8007e98:	d827      	bhi.n	8007eea <UART_SetConfig+0x49a>
 8007e9a:	a201      	add	r2, pc, #4	@ (adr r2, 8007ea0 <UART_SetConfig+0x450>)
 8007e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ea0:	08007ec5 	.word	0x08007ec5
 8007ea4:	08007ecd 	.word	0x08007ecd
 8007ea8:	08007ed5 	.word	0x08007ed5
 8007eac:	08007eeb 	.word	0x08007eeb
 8007eb0:	08007edb 	.word	0x08007edb
 8007eb4:	08007eeb 	.word	0x08007eeb
 8007eb8:	08007eeb 	.word	0x08007eeb
 8007ebc:	08007eeb 	.word	0x08007eeb
 8007ec0:	08007ee3 	.word	0x08007ee3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ec4:	f7fd fe80 	bl	8005bc8 <HAL_RCC_GetPCLK1Freq>
 8007ec8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007eca:	e014      	b.n	8007ef6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ecc:	f7fd fe92 	bl	8005bf4 <HAL_RCC_GetPCLK2Freq>
 8007ed0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ed2:	e010      	b.n	8007ef6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ed4:	4b4e      	ldr	r3, [pc, #312]	@ (8008010 <UART_SetConfig+0x5c0>)
 8007ed6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ed8:	e00d      	b.n	8007ef6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007eda:	f7fd fddd 	bl	8005a98 <HAL_RCC_GetSysClockFreq>
 8007ede:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007ee0:	e009      	b.n	8007ef6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007ee2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007ee6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007ee8:	e005      	b.n	8007ef6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007eea:	2300      	movs	r3, #0
 8007eec:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007eee:	2301      	movs	r3, #1
 8007ef0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007ef4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	f000 8090 	beq.w	800801e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f02:	4a44      	ldr	r2, [pc, #272]	@ (8008014 <UART_SetConfig+0x5c4>)
 8007f04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f08:	461a      	mov	r2, r3
 8007f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f10:	005a      	lsls	r2, r3, #1
 8007f12:	697b      	ldr	r3, [r7, #20]
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	085b      	lsrs	r3, r3, #1
 8007f18:	441a      	add	r2, r3
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	685b      	ldr	r3, [r3, #4]
 8007f1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f22:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f24:	6a3b      	ldr	r3, [r7, #32]
 8007f26:	2b0f      	cmp	r3, #15
 8007f28:	d916      	bls.n	8007f58 <UART_SetConfig+0x508>
 8007f2a:	6a3b      	ldr	r3, [r7, #32]
 8007f2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f30:	d212      	bcs.n	8007f58 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f32:	6a3b      	ldr	r3, [r7, #32]
 8007f34:	b29b      	uxth	r3, r3
 8007f36:	f023 030f 	bic.w	r3, r3, #15
 8007f3a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f3c:	6a3b      	ldr	r3, [r7, #32]
 8007f3e:	085b      	lsrs	r3, r3, #1
 8007f40:	b29b      	uxth	r3, r3
 8007f42:	f003 0307 	and.w	r3, r3, #7
 8007f46:	b29a      	uxth	r2, r3
 8007f48:	8bfb      	ldrh	r3, [r7, #30]
 8007f4a:	4313      	orrs	r3, r2
 8007f4c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	8bfa      	ldrh	r2, [r7, #30]
 8007f54:	60da      	str	r2, [r3, #12]
 8007f56:	e062      	b.n	800801e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007f5e:	e05e      	b.n	800801e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f60:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007f64:	2b08      	cmp	r3, #8
 8007f66:	d828      	bhi.n	8007fba <UART_SetConfig+0x56a>
 8007f68:	a201      	add	r2, pc, #4	@ (adr r2, 8007f70 <UART_SetConfig+0x520>)
 8007f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f6e:	bf00      	nop
 8007f70:	08007f95 	.word	0x08007f95
 8007f74:	08007f9d 	.word	0x08007f9d
 8007f78:	08007fa5 	.word	0x08007fa5
 8007f7c:	08007fbb 	.word	0x08007fbb
 8007f80:	08007fab 	.word	0x08007fab
 8007f84:	08007fbb 	.word	0x08007fbb
 8007f88:	08007fbb 	.word	0x08007fbb
 8007f8c:	08007fbb 	.word	0x08007fbb
 8007f90:	08007fb3 	.word	0x08007fb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f94:	f7fd fe18 	bl	8005bc8 <HAL_RCC_GetPCLK1Freq>
 8007f98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007f9a:	e014      	b.n	8007fc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f9c:	f7fd fe2a 	bl	8005bf4 <HAL_RCC_GetPCLK2Freq>
 8007fa0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007fa2:	e010      	b.n	8007fc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fa4:	4b1a      	ldr	r3, [pc, #104]	@ (8008010 <UART_SetConfig+0x5c0>)
 8007fa6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007fa8:	e00d      	b.n	8007fc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007faa:	f7fd fd75 	bl	8005a98 <HAL_RCC_GetSysClockFreq>
 8007fae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007fb0:	e009      	b.n	8007fc6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fb2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007fb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007fb8:	e005      	b.n	8007fc6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007fba:	2300      	movs	r3, #0
 8007fbc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007fbe:	2301      	movs	r3, #1
 8007fc0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007fc4:	bf00      	nop
    }

    if (pclk != 0U)
 8007fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d028      	beq.n	800801e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fcc:	697b      	ldr	r3, [r7, #20]
 8007fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd0:	4a10      	ldr	r2, [pc, #64]	@ (8008014 <UART_SetConfig+0x5c4>)
 8007fd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007fd6:	461a      	mov	r2, r3
 8007fd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fda:	fbb3 f2f2 	udiv	r2, r3, r2
 8007fde:	697b      	ldr	r3, [r7, #20]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	085b      	lsrs	r3, r3, #1
 8007fe4:	441a      	add	r2, r3
 8007fe6:	697b      	ldr	r3, [r7, #20]
 8007fe8:	685b      	ldr	r3, [r3, #4]
 8007fea:	fbb2 f3f3 	udiv	r3, r2, r3
 8007fee:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007ff0:	6a3b      	ldr	r3, [r7, #32]
 8007ff2:	2b0f      	cmp	r3, #15
 8007ff4:	d910      	bls.n	8008018 <UART_SetConfig+0x5c8>
 8007ff6:	6a3b      	ldr	r3, [r7, #32]
 8007ff8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007ffc:	d20c      	bcs.n	8008018 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007ffe:	6a3b      	ldr	r3, [r7, #32]
 8008000:	b29a      	uxth	r2, r3
 8008002:	697b      	ldr	r3, [r7, #20]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	60da      	str	r2, [r3, #12]
 8008008:	e009      	b.n	800801e <UART_SetConfig+0x5ce>
 800800a:	bf00      	nop
 800800c:	40008000 	.word	0x40008000
 8008010:	00f42400 	.word	0x00f42400
 8008014:	08014bc4 	.word	0x08014bc4
      }
      else
      {
        ret = HAL_ERROR;
 8008018:	2301      	movs	r3, #1
 800801a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800801e:	697b      	ldr	r3, [r7, #20]
 8008020:	2201      	movs	r2, #1
 8008022:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	2201      	movs	r2, #1
 800802a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800802e:	697b      	ldr	r3, [r7, #20]
 8008030:	2200      	movs	r2, #0
 8008032:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	2200      	movs	r2, #0
 8008038:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800803a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800803e:	4618      	mov	r0, r3
 8008040:	3730      	adds	r7, #48	@ 0x30
 8008042:	46bd      	mov	sp, r7
 8008044:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08008048 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008048:	b480      	push	{r7}
 800804a:	b083      	sub	sp, #12
 800804c:	af00      	add	r7, sp, #0
 800804e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008054:	f003 0308 	and.w	r3, r3, #8
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00a      	beq.n	8008072 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	430a      	orrs	r2, r1
 8008070:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008076:	f003 0301 	and.w	r3, r3, #1
 800807a:	2b00      	cmp	r3, #0
 800807c:	d00a      	beq.n	8008094 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	685b      	ldr	r3, [r3, #4]
 8008084:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	430a      	orrs	r2, r1
 8008092:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008098:	f003 0302 	and.w	r3, r3, #2
 800809c:	2b00      	cmp	r3, #0
 800809e:	d00a      	beq.n	80080b6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	685b      	ldr	r3, [r3, #4]
 80080a6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	430a      	orrs	r2, r1
 80080b4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080ba:	f003 0304 	and.w	r3, r3, #4
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d00a      	beq.n	80080d8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	430a      	orrs	r2, r1
 80080d6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080dc:	f003 0310 	and.w	r3, r3, #16
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d00a      	beq.n	80080fa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	689b      	ldr	r3, [r3, #8]
 80080ea:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	430a      	orrs	r2, r1
 80080f8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80080fe:	f003 0320 	and.w	r3, r3, #32
 8008102:	2b00      	cmp	r3, #0
 8008104:	d00a      	beq.n	800811c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	689b      	ldr	r3, [r3, #8]
 800810c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	430a      	orrs	r2, r1
 800811a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008124:	2b00      	cmp	r3, #0
 8008126:	d01a      	beq.n	800815e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	430a      	orrs	r2, r1
 800813c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008142:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008146:	d10a      	bne.n	800815e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	685b      	ldr	r3, [r3, #4]
 800814e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	430a      	orrs	r2, r1
 800815c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008166:	2b00      	cmp	r3, #0
 8008168:	d00a      	beq.n	8008180 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	685b      	ldr	r3, [r3, #4]
 8008170:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	430a      	orrs	r2, r1
 800817e:	605a      	str	r2, [r3, #4]
  }
}
 8008180:	bf00      	nop
 8008182:	370c      	adds	r7, #12
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800818c:	b580      	push	{r7, lr}
 800818e:	b098      	sub	sp, #96	@ 0x60
 8008190:	af02      	add	r7, sp, #8
 8008192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2200      	movs	r2, #0
 8008198:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800819c:	f7f9 fe5a 	bl	8001e54 <HAL_GetTick>
 80081a0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f003 0308 	and.w	r3, r3, #8
 80081ac:	2b08      	cmp	r3, #8
 80081ae:	d12f      	bne.n	8008210 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081b0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80081b4:	9300      	str	r3, [sp, #0]
 80081b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081b8:	2200      	movs	r2, #0
 80081ba:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 f88e 	bl	80082e0 <UART_WaitOnFlagUntilTimeout>
 80081c4:	4603      	mov	r3, r0
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d022      	beq.n	8008210 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80081d2:	e853 3f00 	ldrex	r3, [r3]
 80081d6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80081d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80081da:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80081de:	653b      	str	r3, [r7, #80]	@ 0x50
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	461a      	mov	r2, r3
 80081e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80081e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80081ea:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081ec:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80081ee:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081f0:	e841 2300 	strex	r3, r2, [r1]
 80081f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80081f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d1e6      	bne.n	80081ca <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80081fc:	687b      	ldr	r3, [r7, #4]
 80081fe:	2220      	movs	r2, #32
 8008200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2200      	movs	r2, #0
 8008208:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800820c:	2303      	movs	r3, #3
 800820e:	e063      	b.n	80082d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f003 0304 	and.w	r3, r3, #4
 800821a:	2b04      	cmp	r3, #4
 800821c:	d149      	bne.n	80082b2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800821e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008222:	9300      	str	r3, [sp, #0]
 8008224:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008226:	2200      	movs	r2, #0
 8008228:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800822c:	6878      	ldr	r0, [r7, #4]
 800822e:	f000 f857 	bl	80082e0 <UART_WaitOnFlagUntilTimeout>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d03c      	beq.n	80082b2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800823e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008240:	e853 3f00 	ldrex	r3, [r3]
 8008244:	623b      	str	r3, [r7, #32]
   return(result);
 8008246:	6a3b      	ldr	r3, [r7, #32]
 8008248:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800824c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	461a      	mov	r2, r3
 8008254:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008256:	633b      	str	r3, [r7, #48]	@ 0x30
 8008258:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800825c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800825e:	e841 2300 	strex	r3, r2, [r1]
 8008262:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008266:	2b00      	cmp	r3, #0
 8008268:	d1e6      	bne.n	8008238 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	3308      	adds	r3, #8
 8008270:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008272:	693b      	ldr	r3, [r7, #16]
 8008274:	e853 3f00 	ldrex	r3, [r3]
 8008278:	60fb      	str	r3, [r7, #12]
   return(result);
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	f023 0301 	bic.w	r3, r3, #1
 8008280:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	3308      	adds	r3, #8
 8008288:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800828a:	61fa      	str	r2, [r7, #28]
 800828c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800828e:	69b9      	ldr	r1, [r7, #24]
 8008290:	69fa      	ldr	r2, [r7, #28]
 8008292:	e841 2300 	strex	r3, r2, [r1]
 8008296:	617b      	str	r3, [r7, #20]
   return(result);
 8008298:	697b      	ldr	r3, [r7, #20]
 800829a:	2b00      	cmp	r3, #0
 800829c:	d1e5      	bne.n	800826a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	2220      	movs	r2, #32
 80082a2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	2200      	movs	r2, #0
 80082aa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082ae:	2303      	movs	r3, #3
 80082b0:	e012      	b.n	80082d8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2220      	movs	r2, #32
 80082b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2220      	movs	r2, #32
 80082be:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	2200      	movs	r2, #0
 80082cc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2200      	movs	r2, #0
 80082d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80082d6:	2300      	movs	r3, #0
}
 80082d8:	4618      	mov	r0, r3
 80082da:	3758      	adds	r7, #88	@ 0x58
 80082dc:	46bd      	mov	sp, r7
 80082de:	bd80      	pop	{r7, pc}

080082e0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80082e0:	b580      	push	{r7, lr}
 80082e2:	b084      	sub	sp, #16
 80082e4:	af00      	add	r7, sp, #0
 80082e6:	60f8      	str	r0, [r7, #12]
 80082e8:	60b9      	str	r1, [r7, #8]
 80082ea:	603b      	str	r3, [r7, #0]
 80082ec:	4613      	mov	r3, r2
 80082ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80082f0:	e04f      	b.n	8008392 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80082f2:	69bb      	ldr	r3, [r7, #24]
 80082f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082f8:	d04b      	beq.n	8008392 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80082fa:	f7f9 fdab 	bl	8001e54 <HAL_GetTick>
 80082fe:	4602      	mov	r2, r0
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	1ad3      	subs	r3, r2, r3
 8008304:	69ba      	ldr	r2, [r7, #24]
 8008306:	429a      	cmp	r2, r3
 8008308:	d302      	bcc.n	8008310 <UART_WaitOnFlagUntilTimeout+0x30>
 800830a:	69bb      	ldr	r3, [r7, #24]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d101      	bne.n	8008314 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008310:	2303      	movs	r3, #3
 8008312:	e04e      	b.n	80083b2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f003 0304 	and.w	r3, r3, #4
 800831e:	2b00      	cmp	r3, #0
 8008320:	d037      	beq.n	8008392 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008322:	68bb      	ldr	r3, [r7, #8]
 8008324:	2b80      	cmp	r3, #128	@ 0x80
 8008326:	d034      	beq.n	8008392 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	2b40      	cmp	r3, #64	@ 0x40
 800832c:	d031      	beq.n	8008392 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	69db      	ldr	r3, [r3, #28]
 8008334:	f003 0308 	and.w	r3, r3, #8
 8008338:	2b08      	cmp	r3, #8
 800833a:	d110      	bne.n	800835e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2208      	movs	r2, #8
 8008342:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008344:	68f8      	ldr	r0, [r7, #12]
 8008346:	f000 f879 	bl	800843c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2208      	movs	r2, #8
 800834e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	e029      	b.n	80083b2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	69db      	ldr	r3, [r3, #28]
 8008364:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008368:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800836c:	d111      	bne.n	8008392 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008376:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008378:	68f8      	ldr	r0, [r7, #12]
 800837a:	f000 f85f 	bl	800843c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2220      	movs	r2, #32
 8008382:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	2200      	movs	r2, #0
 800838a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800838e:	2303      	movs	r3, #3
 8008390:	e00f      	b.n	80083b2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	69da      	ldr	r2, [r3, #28]
 8008398:	68bb      	ldr	r3, [r7, #8]
 800839a:	4013      	ands	r3, r2
 800839c:	68ba      	ldr	r2, [r7, #8]
 800839e:	429a      	cmp	r2, r3
 80083a0:	bf0c      	ite	eq
 80083a2:	2301      	moveq	r3, #1
 80083a4:	2300      	movne	r3, #0
 80083a6:	b2db      	uxtb	r3, r3
 80083a8:	461a      	mov	r2, r3
 80083aa:	79fb      	ldrb	r3, [r7, #7]
 80083ac:	429a      	cmp	r2, r3
 80083ae:	d0a0      	beq.n	80082f2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80083b0:	2300      	movs	r3, #0
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3710      	adds	r7, #16
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bd80      	pop	{r7, pc}

080083ba <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80083ba:	b480      	push	{r7}
 80083bc:	b08f      	sub	sp, #60	@ 0x3c
 80083be:	af00      	add	r7, sp, #0
 80083c0:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083c8:	6a3b      	ldr	r3, [r7, #32]
 80083ca:	e853 3f00 	ldrex	r3, [r3]
 80083ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80083d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	461a      	mov	r2, r3
 80083de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083e2:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80083e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80083e8:	e841 2300 	strex	r3, r2, [r1]
 80083ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80083ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d1e6      	bne.n	80083c2 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	3308      	adds	r3, #8
 80083fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	e853 3f00 	ldrex	r3, [r3]
 8008402:	60bb      	str	r3, [r7, #8]
   return(result);
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800840a:	633b      	str	r3, [r7, #48]	@ 0x30
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	3308      	adds	r3, #8
 8008412:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008414:	61ba      	str	r2, [r7, #24]
 8008416:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008418:	6979      	ldr	r1, [r7, #20]
 800841a:	69ba      	ldr	r2, [r7, #24]
 800841c:	e841 2300 	strex	r3, r2, [r1]
 8008420:	613b      	str	r3, [r7, #16]
   return(result);
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d1e5      	bne.n	80083f4 <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	2220      	movs	r2, #32
 800842c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008430:	bf00      	nop
 8008432:	373c      	adds	r7, #60	@ 0x3c
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr

0800843c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800843c:	b480      	push	{r7}
 800843e:	b095      	sub	sp, #84	@ 0x54
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800844a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800844c:	e853 3f00 	ldrex	r3, [r3]
 8008450:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008454:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008458:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	461a      	mov	r2, r3
 8008460:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008462:	643b      	str	r3, [r7, #64]	@ 0x40
 8008464:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008466:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008468:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800846a:	e841 2300 	strex	r3, r2, [r1]
 800846e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008470:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008472:	2b00      	cmp	r3, #0
 8008474:	d1e6      	bne.n	8008444 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008476:	687b      	ldr	r3, [r7, #4]
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	3308      	adds	r3, #8
 800847c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800847e:	6a3b      	ldr	r3, [r7, #32]
 8008480:	e853 3f00 	ldrex	r3, [r3]
 8008484:	61fb      	str	r3, [r7, #28]
   return(result);
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800848c:	f023 0301 	bic.w	r3, r3, #1
 8008490:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	3308      	adds	r3, #8
 8008498:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800849a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800849c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800849e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80084a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80084a2:	e841 2300 	strex	r3, r2, [r1]
 80084a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80084a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d1e3      	bne.n	8008476 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80084b2:	2b01      	cmp	r3, #1
 80084b4:	d118      	bne.n	80084e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	e853 3f00 	ldrex	r3, [r3]
 80084c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80084c4:	68bb      	ldr	r3, [r7, #8]
 80084c6:	f023 0310 	bic.w	r3, r3, #16
 80084ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	461a      	mov	r2, r3
 80084d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80084d4:	61bb      	str	r3, [r7, #24]
 80084d6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084d8:	6979      	ldr	r1, [r7, #20]
 80084da:	69ba      	ldr	r2, [r7, #24]
 80084dc:	e841 2300 	strex	r3, r2, [r1]
 80084e0:	613b      	str	r3, [r7, #16]
   return(result);
 80084e2:	693b      	ldr	r3, [r7, #16]
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d1e6      	bne.n	80084b6 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	2220      	movs	r2, #32
 80084ec:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	2200      	movs	r2, #0
 80084f4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2200      	movs	r2, #0
 80084fa:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80084fc:	bf00      	nop
 80084fe:	3754      	adds	r7, #84	@ 0x54
 8008500:	46bd      	mov	sp, r7
 8008502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008506:	4770      	bx	lr

08008508 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b090      	sub	sp, #64	@ 0x40
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008514:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	f003 0320 	and.w	r3, r3, #32
 8008520:	2b00      	cmp	r3, #0
 8008522:	d137      	bne.n	8008594 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8008524:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008526:	2200      	movs	r2, #0
 8008528:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800852c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	3308      	adds	r3, #8
 8008532:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008534:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008536:	e853 3f00 	ldrex	r3, [r3]
 800853a:	623b      	str	r3, [r7, #32]
   return(result);
 800853c:	6a3b      	ldr	r3, [r7, #32]
 800853e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008542:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	3308      	adds	r3, #8
 800854a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800854c:	633a      	str	r2, [r7, #48]	@ 0x30
 800854e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008550:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008552:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008554:	e841 2300 	strex	r3, r2, [r1]
 8008558:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800855a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800855c:	2b00      	cmp	r3, #0
 800855e:	d1e5      	bne.n	800852c <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008560:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008566:	693b      	ldr	r3, [r7, #16]
 8008568:	e853 3f00 	ldrex	r3, [r3]
 800856c:	60fb      	str	r3, [r7, #12]
   return(result);
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008574:	637b      	str	r3, [r7, #52]	@ 0x34
 8008576:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	461a      	mov	r2, r3
 800857c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800857e:	61fb      	str	r3, [r7, #28]
 8008580:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008582:	69b9      	ldr	r1, [r7, #24]
 8008584:	69fa      	ldr	r2, [r7, #28]
 8008586:	e841 2300 	strex	r3, r2, [r1]
 800858a:	617b      	str	r3, [r7, #20]
   return(result);
 800858c:	697b      	ldr	r3, [r7, #20]
 800858e:	2b00      	cmp	r3, #0
 8008590:	d1e6      	bne.n	8008560 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008592:	e002      	b.n	800859a <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8008594:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8008596:	f7ff fa31 	bl	80079fc <HAL_UART_TxCpltCallback>
}
 800859a:	bf00      	nop
 800859c:	3740      	adds	r7, #64	@ 0x40
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}

080085a2 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80085a2:	b580      	push	{r7, lr}
 80085a4:	b084      	sub	sp, #16
 80085a6:	af00      	add	r7, sp, #0
 80085a8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085ae:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80085b0:	68f8      	ldr	r0, [r7, #12]
 80085b2:	f7ff fa2d 	bl	8007a10 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085b6:	bf00      	nop
 80085b8:	3710      	adds	r7, #16
 80085ba:	46bd      	mov	sp, r7
 80085bc:	bd80      	pop	{r7, pc}

080085be <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80085be:	b580      	push	{r7, lr}
 80085c0:	b086      	sub	sp, #24
 80085c2:	af00      	add	r7, sp, #0
 80085c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80085ca:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80085d2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80085d4:	697b      	ldr	r3, [r7, #20]
 80085d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80085da:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80085dc:	697b      	ldr	r3, [r7, #20]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	689b      	ldr	r3, [r3, #8]
 80085e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80085e6:	2b80      	cmp	r3, #128	@ 0x80
 80085e8:	d109      	bne.n	80085fe <UART_DMAError+0x40>
 80085ea:	693b      	ldr	r3, [r7, #16]
 80085ec:	2b21      	cmp	r3, #33	@ 0x21
 80085ee:	d106      	bne.n	80085fe <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80085f0:	697b      	ldr	r3, [r7, #20]
 80085f2:	2200      	movs	r2, #0
 80085f4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80085f8:	6978      	ldr	r0, [r7, #20]
 80085fa:	f7ff fede 	bl	80083ba <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80085fe:	697b      	ldr	r3, [r7, #20]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	689b      	ldr	r3, [r3, #8]
 8008604:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008608:	2b40      	cmp	r3, #64	@ 0x40
 800860a:	d109      	bne.n	8008620 <UART_DMAError+0x62>
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2b22      	cmp	r3, #34	@ 0x22
 8008610:	d106      	bne.n	8008620 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	2200      	movs	r2, #0
 8008616:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800861a:	6978      	ldr	r0, [r7, #20]
 800861c:	f7ff ff0e 	bl	800843c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008620:	697b      	ldr	r3, [r7, #20]
 8008622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008626:	f043 0210 	orr.w	r2, r3, #16
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008630:	6978      	ldr	r0, [r7, #20]
 8008632:	f7ff f9f7 	bl	8007a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008636:	bf00      	nop
 8008638:	3718      	adds	r7, #24
 800863a:	46bd      	mov	sp, r7
 800863c:	bd80      	pop	{r7, pc}

0800863e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800863e:	b580      	push	{r7, lr}
 8008640:	b084      	sub	sp, #16
 8008642:	af00      	add	r7, sp, #0
 8008644:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800864a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	2200      	movs	r2, #0
 8008650:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	2200      	movs	r2, #0
 8008658:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800865c:	68f8      	ldr	r0, [r7, #12]
 800865e:	f7ff f9e1 	bl	8007a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008662:	bf00      	nop
 8008664:	3710      	adds	r7, #16
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}

0800866a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800866a:	b580      	push	{r7, lr}
 800866c:	b088      	sub	sp, #32
 800866e:	af00      	add	r7, sp, #0
 8008670:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	e853 3f00 	ldrex	r3, [r3]
 800867e:	60bb      	str	r3, [r7, #8]
   return(result);
 8008680:	68bb      	ldr	r3, [r7, #8]
 8008682:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008686:	61fb      	str	r3, [r7, #28]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	461a      	mov	r2, r3
 800868e:	69fb      	ldr	r3, [r7, #28]
 8008690:	61bb      	str	r3, [r7, #24]
 8008692:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008694:	6979      	ldr	r1, [r7, #20]
 8008696:	69ba      	ldr	r2, [r7, #24]
 8008698:	e841 2300 	strex	r3, r2, [r1]
 800869c:	613b      	str	r3, [r7, #16]
   return(result);
 800869e:	693b      	ldr	r3, [r7, #16]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d1e6      	bne.n	8008672 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	2220      	movs	r2, #32
 80086a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	2200      	movs	r2, #0
 80086b0:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f7ff f9a2 	bl	80079fc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80086b8:	bf00      	nop
 80086ba:	3720      	adds	r7, #32
 80086bc:	46bd      	mov	sp, r7
 80086be:	bd80      	pop	{r7, pc}

080086c0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b083      	sub	sp, #12
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80086c8:	bf00      	nop
 80086ca:	370c      	adds	r7, #12
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b083      	sub	sp, #12
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80086dc:	bf00      	nop
 80086de:	370c      	adds	r7, #12
 80086e0:	46bd      	mov	sp, r7
 80086e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e6:	4770      	bx	lr

080086e8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80086e8:	b480      	push	{r7}
 80086ea:	b083      	sub	sp, #12
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80086f0:	bf00      	nop
 80086f2:	370c      	adds	r7, #12
 80086f4:	46bd      	mov	sp, r7
 80086f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086fa:	4770      	bx	lr

080086fc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80086fc:	b480      	push	{r7}
 80086fe:	b085      	sub	sp, #20
 8008700:	af00      	add	r7, sp, #0
 8008702:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800870a:	2b01      	cmp	r3, #1
 800870c:	d101      	bne.n	8008712 <HAL_UARTEx_DisableFifoMode+0x16>
 800870e:	2302      	movs	r3, #2
 8008710:	e027      	b.n	8008762 <HAL_UARTEx_DisableFifoMode+0x66>
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2201      	movs	r2, #1
 8008716:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2224      	movs	r2, #36	@ 0x24
 800871e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f022 0201 	bic.w	r2, r2, #1
 8008738:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008740:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	68fa      	ldr	r2, [r7, #12]
 800874e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2220      	movs	r2, #32
 8008754:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	2200      	movs	r2, #0
 800875c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008760:	2300      	movs	r3, #0
}
 8008762:	4618      	mov	r0, r3
 8008764:	3714      	adds	r7, #20
 8008766:	46bd      	mov	sp, r7
 8008768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800876c:	4770      	bx	lr

0800876e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800876e:	b580      	push	{r7, lr}
 8008770:	b084      	sub	sp, #16
 8008772:	af00      	add	r7, sp, #0
 8008774:	6078      	str	r0, [r7, #4]
 8008776:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800877e:	2b01      	cmp	r3, #1
 8008780:	d101      	bne.n	8008786 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008782:	2302      	movs	r3, #2
 8008784:	e02d      	b.n	80087e2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	2201      	movs	r2, #1
 800878a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	2224      	movs	r2, #36	@ 0x24
 8008792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	681b      	ldr	r3, [r3, #0]
 80087a8:	f022 0201 	bic.w	r2, r2, #1
 80087ac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	689b      	ldr	r3, [r3, #8]
 80087b4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	681b      	ldr	r3, [r3, #0]
 80087bc:	683a      	ldr	r2, [r7, #0]
 80087be:	430a      	orrs	r2, r1
 80087c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087c2:	6878      	ldr	r0, [r7, #4]
 80087c4:	f000 f850 	bl	8008868 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	68fa      	ldr	r2, [r7, #12]
 80087ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087d0:	687b      	ldr	r3, [r7, #4]
 80087d2:	2220      	movs	r2, #32
 80087d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	2200      	movs	r2, #0
 80087dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80087e0:	2300      	movs	r3, #0
}
 80087e2:	4618      	mov	r0, r3
 80087e4:	3710      	adds	r7, #16
 80087e6:	46bd      	mov	sp, r7
 80087e8:	bd80      	pop	{r7, pc}

080087ea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80087ea:	b580      	push	{r7, lr}
 80087ec:	b084      	sub	sp, #16
 80087ee:	af00      	add	r7, sp, #0
 80087f0:	6078      	str	r0, [r7, #4]
 80087f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d101      	bne.n	8008802 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80087fe:	2302      	movs	r3, #2
 8008800:	e02d      	b.n	800885e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	2201      	movs	r2, #1
 8008806:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	2224      	movs	r2, #36	@ 0x24
 800880e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	681a      	ldr	r2, [r3, #0]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	f022 0201 	bic.w	r2, r2, #1
 8008828:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	681b      	ldr	r3, [r3, #0]
 800882e:	689b      	ldr	r3, [r3, #8]
 8008830:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	683a      	ldr	r2, [r7, #0]
 800883a:	430a      	orrs	r2, r1
 800883c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800883e:	6878      	ldr	r0, [r7, #4]
 8008840:	f000 f812 	bl	8008868 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2220      	movs	r2, #32
 8008850:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800885c:	2300      	movs	r3, #0
}
 800885e:	4618      	mov	r0, r3
 8008860:	3710      	adds	r7, #16
 8008862:	46bd      	mov	sp, r7
 8008864:	bd80      	pop	{r7, pc}
	...

08008868 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008868:	b480      	push	{r7}
 800886a:	b085      	sub	sp, #20
 800886c:	af00      	add	r7, sp, #0
 800886e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008874:	2b00      	cmp	r3, #0
 8008876:	d108      	bne.n	800888a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2201      	movs	r2, #1
 800887c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	2201      	movs	r2, #1
 8008884:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008888:	e031      	b.n	80088ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800888a:	2308      	movs	r3, #8
 800888c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800888e:	2308      	movs	r3, #8
 8008890:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	0e5b      	lsrs	r3, r3, #25
 800889a:	b2db      	uxtb	r3, r3
 800889c:	f003 0307 	and.w	r3, r3, #7
 80088a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	689b      	ldr	r3, [r3, #8]
 80088a8:	0f5b      	lsrs	r3, r3, #29
 80088aa:	b2db      	uxtb	r3, r3
 80088ac:	f003 0307 	and.w	r3, r3, #7
 80088b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80088b2:	7bbb      	ldrb	r3, [r7, #14]
 80088b4:	7b3a      	ldrb	r2, [r7, #12]
 80088b6:	4911      	ldr	r1, [pc, #68]	@ (80088fc <UARTEx_SetNbDataToProcess+0x94>)
 80088b8:	5c8a      	ldrb	r2, [r1, r2]
 80088ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80088be:	7b3a      	ldrb	r2, [r7, #12]
 80088c0:	490f      	ldr	r1, [pc, #60]	@ (8008900 <UARTEx_SetNbDataToProcess+0x98>)
 80088c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80088c4:	fb93 f3f2 	sdiv	r3, r3, r2
 80088c8:	b29a      	uxth	r2, r3
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088d0:	7bfb      	ldrb	r3, [r7, #15]
 80088d2:	7b7a      	ldrb	r2, [r7, #13]
 80088d4:	4909      	ldr	r1, [pc, #36]	@ (80088fc <UARTEx_SetNbDataToProcess+0x94>)
 80088d6:	5c8a      	ldrb	r2, [r1, r2]
 80088d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80088dc:	7b7a      	ldrb	r2, [r7, #13]
 80088de:	4908      	ldr	r1, [pc, #32]	@ (8008900 <UARTEx_SetNbDataToProcess+0x98>)
 80088e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80088e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80088e6:	b29a      	uxth	r2, r3
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80088ee:	bf00      	nop
 80088f0:	3714      	adds	r7, #20
 80088f2:	46bd      	mov	sp, r7
 80088f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088f8:	4770      	bx	lr
 80088fa:	bf00      	nop
 80088fc:	08014bdc 	.word	0x08014bdc
 8008900:	08014be4 	.word	0x08014be4

08008904 <Biquad_Process>:

/* ============================================================
 * Single biquad (DF2 Transposed)
 * ============================================================ */
static inline float Biquad_Process(Biquad *bq, float x)
{
 8008904:	b480      	push	{r7}
 8008906:	b085      	sub	sp, #20
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
 800890c:	ed87 0a00 	vstr	s0, [r7]
    float w = x - bq->a1 * bq->z1 - bq->a2 * bq->z2;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	ed93 7a03 	vldr	s14, [r3, #12]
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	edd3 7a05 	vldr	s15, [r3, #20]
 800891c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008920:	ed97 7a00 	vldr	s14, [r7]
 8008924:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	edd3 6a04 	vldr	s13, [r3, #16]
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	edd3 7a06 	vldr	s15, [r3, #24]
 8008934:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008938:	ee77 7a67 	vsub.f32	s15, s14, s15
 800893c:	edc7 7a03 	vstr	s15, [r7, #12]
    float y = bq->b0 * w + bq->b1 * bq->z1 + bq->b2 * bq->z2;
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	ed93 7a00 	vldr	s14, [r3]
 8008946:	edd7 7a03 	vldr	s15, [r7, #12]
 800894a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	edd3 6a01 	vldr	s13, [r3, #4]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	edd3 7a05 	vldr	s15, [r3, #20]
 800895a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800895e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	edd3 6a02 	vldr	s13, [r3, #8]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	edd3 7a06 	vldr	s15, [r3, #24]
 800896e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8008972:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008976:	edc7 7a02 	vstr	s15, [r7, #8]

    bq->z2 = bq->z1;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	695a      	ldr	r2, [r3, #20]
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	619a      	str	r2, [r3, #24]
    bq->z1 = w;
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	68fa      	ldr	r2, [r7, #12]
 8008986:	615a      	str	r2, [r3, #20]

    return y;
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	ee07 3a90 	vmov	s15, r3
}
 800898e:	eeb0 0a67 	vmov.f32	s0, s15
 8008992:	3714      	adds	r7, #20
 8008994:	46bd      	mov	sp, r7
 8008996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899a:	4770      	bx	lr

0800899c <Filter_Process>:

/* ============================================================
 * Process through 3 SOS sections
 * ============================================================ */
static inline float Filter_Process(Biquad *chain, float x)
{
 800899c:	b580      	push	{r7, lr}
 800899e:	b084      	sub	sp, #16
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
 80089a4:	ed87 0a00 	vstr	s0, [r7]
    float y = x;
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < 3; i++)
 80089ac:	2300      	movs	r3, #0
 80089ae:	60bb      	str	r3, [r7, #8]
 80089b0:	e011      	b.n	80089d6 <Filter_Process+0x3a>
    {
        y = Biquad_Process(&chain[i], y);
 80089b2:	68ba      	ldr	r2, [r7, #8]
 80089b4:	4613      	mov	r3, r2
 80089b6:	00db      	lsls	r3, r3, #3
 80089b8:	1a9b      	subs	r3, r3, r2
 80089ba:	009b      	lsls	r3, r3, #2
 80089bc:	461a      	mov	r2, r3
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	4413      	add	r3, r2
 80089c2:	ed97 0a03 	vldr	s0, [r7, #12]
 80089c6:	4618      	mov	r0, r3
 80089c8:	f7ff ff9c 	bl	8008904 <Biquad_Process>
 80089cc:	ed87 0a03 	vstr	s0, [r7, #12]
    for (int i = 0; i < 3; i++)
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	3301      	adds	r3, #1
 80089d4:	60bb      	str	r3, [r7, #8]
 80089d6:	68bb      	ldr	r3, [r7, #8]
 80089d8:	2b02      	cmp	r3, #2
 80089da:	ddea      	ble.n	80089b2 <Filter_Process+0x16>
    }
    return y;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	ee07 3a90 	vmov	s15, r3
}
 80089e2:	eeb0 0a67 	vmov.f32	s0, s15
 80089e6:	3710      	adds	r7, #16
 80089e8:	46bd      	mov	sp, r7
 80089ea:	bd80      	pop	{r7, pc}

080089ec <Init_Biquad_Chain>:

/* ============================================================
 * Initialize one biquad chain
 * ============================================================ */
static void Init_Biquad_Chain(Biquad *chain)
{
 80089ec:	b580      	push	{r7, lr}
 80089ee:	b084      	sub	sp, #16
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
    memset(chain, 0, 3 * sizeof(Biquad));
 80089f4:	2254      	movs	r2, #84	@ 0x54
 80089f6:	2100      	movs	r1, #0
 80089f8:	6878      	ldr	r0, [r7, #4]
 80089fa:	f00b fb95 	bl	8014128 <memset>
    for (int i = 0; i < 3; i++)
 80089fe:	2300      	movs	r3, #0
 8008a00:	60fb      	str	r3, [r7, #12]
 8008a02:	e05b      	b.n	8008abc <Init_Biquad_Chain+0xd0>
    {
        chain[i].b0 = sos[i][0];
 8008a04:	68fa      	ldr	r2, [r7, #12]
 8008a06:	4613      	mov	r3, r2
 8008a08:	00db      	lsls	r3, r3, #3
 8008a0a:	1a9b      	subs	r3, r3, r2
 8008a0c:	009b      	lsls	r3, r3, #2
 8008a0e:	461a      	mov	r2, r3
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	1899      	adds	r1, r3, r2
 8008a14:	482d      	ldr	r0, [pc, #180]	@ (8008acc <Init_Biquad_Chain+0xe0>)
 8008a16:	68fa      	ldr	r2, [r7, #12]
 8008a18:	4613      	mov	r3, r2
 8008a1a:	005b      	lsls	r3, r3, #1
 8008a1c:	4413      	add	r3, r2
 8008a1e:	00db      	lsls	r3, r3, #3
 8008a20:	4403      	add	r3, r0
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	600b      	str	r3, [r1, #0]
        chain[i].b1 = sos[i][1];
 8008a26:	68fa      	ldr	r2, [r7, #12]
 8008a28:	4613      	mov	r3, r2
 8008a2a:	00db      	lsls	r3, r3, #3
 8008a2c:	1a9b      	subs	r3, r3, r2
 8008a2e:	009b      	lsls	r3, r3, #2
 8008a30:	461a      	mov	r2, r3
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	1899      	adds	r1, r3, r2
 8008a36:	4825      	ldr	r0, [pc, #148]	@ (8008acc <Init_Biquad_Chain+0xe0>)
 8008a38:	68fa      	ldr	r2, [r7, #12]
 8008a3a:	4613      	mov	r3, r2
 8008a3c:	005b      	lsls	r3, r3, #1
 8008a3e:	4413      	add	r3, r2
 8008a40:	00db      	lsls	r3, r3, #3
 8008a42:	4403      	add	r3, r0
 8008a44:	3304      	adds	r3, #4
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	604b      	str	r3, [r1, #4]
        chain[i].b2 = sos[i][2];
 8008a4a:	68fa      	ldr	r2, [r7, #12]
 8008a4c:	4613      	mov	r3, r2
 8008a4e:	00db      	lsls	r3, r3, #3
 8008a50:	1a9b      	subs	r3, r3, r2
 8008a52:	009b      	lsls	r3, r3, #2
 8008a54:	461a      	mov	r2, r3
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	1899      	adds	r1, r3, r2
 8008a5a:	481c      	ldr	r0, [pc, #112]	@ (8008acc <Init_Biquad_Chain+0xe0>)
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	4613      	mov	r3, r2
 8008a60:	005b      	lsls	r3, r3, #1
 8008a62:	4413      	add	r3, r2
 8008a64:	00db      	lsls	r3, r3, #3
 8008a66:	4403      	add	r3, r0
 8008a68:	3308      	adds	r3, #8
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	608b      	str	r3, [r1, #8]
        chain[i].a1 = sos[i][4];
 8008a6e:	68fa      	ldr	r2, [r7, #12]
 8008a70:	4613      	mov	r3, r2
 8008a72:	00db      	lsls	r3, r3, #3
 8008a74:	1a9b      	subs	r3, r3, r2
 8008a76:	009b      	lsls	r3, r3, #2
 8008a78:	461a      	mov	r2, r3
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	1899      	adds	r1, r3, r2
 8008a7e:	4813      	ldr	r0, [pc, #76]	@ (8008acc <Init_Biquad_Chain+0xe0>)
 8008a80:	68fa      	ldr	r2, [r7, #12]
 8008a82:	4613      	mov	r3, r2
 8008a84:	005b      	lsls	r3, r3, #1
 8008a86:	4413      	add	r3, r2
 8008a88:	00db      	lsls	r3, r3, #3
 8008a8a:	4403      	add	r3, r0
 8008a8c:	3310      	adds	r3, #16
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	60cb      	str	r3, [r1, #12]
        chain[i].a2 = sos[i][5];
 8008a92:	68fa      	ldr	r2, [r7, #12]
 8008a94:	4613      	mov	r3, r2
 8008a96:	00db      	lsls	r3, r3, #3
 8008a98:	1a9b      	subs	r3, r3, r2
 8008a9a:	009b      	lsls	r3, r3, #2
 8008a9c:	461a      	mov	r2, r3
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	1899      	adds	r1, r3, r2
 8008aa2:	480a      	ldr	r0, [pc, #40]	@ (8008acc <Init_Biquad_Chain+0xe0>)
 8008aa4:	68fa      	ldr	r2, [r7, #12]
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	005b      	lsls	r3, r3, #1
 8008aaa:	4413      	add	r3, r2
 8008aac:	00db      	lsls	r3, r3, #3
 8008aae:	4403      	add	r3, r0
 8008ab0:	3314      	adds	r3, #20
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	610b      	str	r3, [r1, #16]
    for (int i = 0; i < 3; i++)
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	3301      	adds	r3, #1
 8008aba:	60fb      	str	r3, [r7, #12]
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2b02      	cmp	r3, #2
 8008ac0:	dda0      	ble.n	8008a04 <Init_Biquad_Chain+0x18>
    }
}
 8008ac2:	bf00      	nop
 8008ac4:	bf00      	nop
 8008ac6:	3710      	adds	r7, #16
 8008ac8:	46bd      	mov	sp, r7
 8008aca:	bd80      	pop	{r7, pc}
 8008acc:	08014bec 	.word	0x08014bec

08008ad0 <LSM6DSL_Filter_Init>:

/* ============================================================
 * LSM6DSL FILTER INIT
 * ============================================================ */
void LSM6DSL_Filter_Init(void)
{
 8008ad0:	b580      	push	{r7, lr}
 8008ad2:	af00      	add	r7, sp, #0
#ifdef DEBUG
debug_count++;
 8008ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8008b08 <LSM6DSL_Filter_Init+0x38>)
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	3301      	adds	r3, #1
 8008ada:	4a0b      	ldr	r2, [pc, #44]	@ (8008b08 <LSM6DSL_Filter_Init+0x38>)
 8008adc:	6013      	str	r3, [r2, #0]
#endif
    Init_Biquad_Chain(acc_x_biquads);
 8008ade:	480b      	ldr	r0, [pc, #44]	@ (8008b0c <LSM6DSL_Filter_Init+0x3c>)
 8008ae0:	f7ff ff84 	bl	80089ec <Init_Biquad_Chain>
    Init_Biquad_Chain(acc_y_biquads);
 8008ae4:	480a      	ldr	r0, [pc, #40]	@ (8008b10 <LSM6DSL_Filter_Init+0x40>)
 8008ae6:	f7ff ff81 	bl	80089ec <Init_Biquad_Chain>
    Init_Biquad_Chain(acc_z_biquads);
 8008aea:	480a      	ldr	r0, [pc, #40]	@ (8008b14 <LSM6DSL_Filter_Init+0x44>)
 8008aec:	f7ff ff7e 	bl	80089ec <Init_Biquad_Chain>

    Init_Biquad_Chain(gyro_x_biquads);
 8008af0:	4809      	ldr	r0, [pc, #36]	@ (8008b18 <LSM6DSL_Filter_Init+0x48>)
 8008af2:	f7ff ff7b 	bl	80089ec <Init_Biquad_Chain>
    Init_Biquad_Chain(gyro_y_biquads);
 8008af6:	4809      	ldr	r0, [pc, #36]	@ (8008b1c <LSM6DSL_Filter_Init+0x4c>)
 8008af8:	f7ff ff78 	bl	80089ec <Init_Biquad_Chain>
    Init_Biquad_Chain(gyro_z_biquads);
 8008afc:	4808      	ldr	r0, [pc, #32]	@ (8008b20 <LSM6DSL_Filter_Init+0x50>)
 8008afe:	f7ff ff75 	bl	80089ec <Init_Biquad_Chain>
}
 8008b02:	bf00      	nop
 8008b04:	bd80      	pop	{r7, pc}
 8008b06:	bf00      	nop
 8008b08:	20000728 	.word	0x20000728
 8008b0c:	2000072c 	.word	0x2000072c
 8008b10:	20000780 	.word	0x20000780
 8008b14:	200007d4 	.word	0x200007d4
 8008b18:	20000828 	.word	0x20000828
 8008b1c:	2000087c 	.word	0x2000087c
 8008b20:	200008d0 	.word	0x200008d0

08008b24 <LSM6DSL_Filter_Update>:

/* ============================================================
 * LSM6DSL FILTER UPDATE
 * ============================================================ */
void LSM6DSL_Filter_Update(LSM6DSL_VALUES current)
{
 8008b24:	b084      	sub	sp, #16
 8008b26:	b580      	push	{r7, lr}
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	f107 0c08 	add.w	ip, r7, #8
 8008b2e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	#ifdef DEBUG
	debug_count++;
 8008b32:	4b29      	ldr	r3, [pc, #164]	@ (8008bd8 <LSM6DSL_Filter_Update+0xb4>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	3301      	adds	r3, #1
 8008b38:	4a27      	ldr	r2, [pc, #156]	@ (8008bd8 <LSM6DSL_Filter_Update+0xb4>)
 8008b3a:	6013      	str	r3, [r2, #0]
	#endif
	lsm6dsl_filtered_values.acc_x = Filter_Process(acc_x_biquads, current.acc_x);
 8008b3c:	edd7 7a02 	vldr	s15, [r7, #8]
 8008b40:	eeb0 0a67 	vmov.f32	s0, s15
 8008b44:	4825      	ldr	r0, [pc, #148]	@ (8008bdc <LSM6DSL_Filter_Update+0xb8>)
 8008b46:	f7ff ff29 	bl	800899c <Filter_Process>
 8008b4a:	eef0 7a40 	vmov.f32	s15, s0
 8008b4e:	4b24      	ldr	r3, [pc, #144]	@ (8008be0 <LSM6DSL_Filter_Update+0xbc>)
 8008b50:	edc3 7a00 	vstr	s15, [r3]
	lsm6dsl_filtered_values.acc_y = Filter_Process(acc_y_biquads, current.acc_y);
 8008b54:	edd7 7a03 	vldr	s15, [r7, #12]
 8008b58:	eeb0 0a67 	vmov.f32	s0, s15
 8008b5c:	4821      	ldr	r0, [pc, #132]	@ (8008be4 <LSM6DSL_Filter_Update+0xc0>)
 8008b5e:	f7ff ff1d 	bl	800899c <Filter_Process>
 8008b62:	eef0 7a40 	vmov.f32	s15, s0
 8008b66:	4b1e      	ldr	r3, [pc, #120]	@ (8008be0 <LSM6DSL_Filter_Update+0xbc>)
 8008b68:	edc3 7a01 	vstr	s15, [r3, #4]
	lsm6dsl_filtered_values.acc_z = Filter_Process(acc_z_biquads, current.acc_z);
 8008b6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8008b70:	eeb0 0a67 	vmov.f32	s0, s15
 8008b74:	481c      	ldr	r0, [pc, #112]	@ (8008be8 <LSM6DSL_Filter_Update+0xc4>)
 8008b76:	f7ff ff11 	bl	800899c <Filter_Process>
 8008b7a:	eef0 7a40 	vmov.f32	s15, s0
 8008b7e:	4b18      	ldr	r3, [pc, #96]	@ (8008be0 <LSM6DSL_Filter_Update+0xbc>)
 8008b80:	edc3 7a02 	vstr	s15, [r3, #8]
	lsm6dsl_filtered_values.gyro_x = Filter_Process(gyro_x_biquads, current.gyro_x);
 8008b84:	edd7 7a05 	vldr	s15, [r7, #20]
 8008b88:	eeb0 0a67 	vmov.f32	s0, s15
 8008b8c:	4817      	ldr	r0, [pc, #92]	@ (8008bec <LSM6DSL_Filter_Update+0xc8>)
 8008b8e:	f7ff ff05 	bl	800899c <Filter_Process>
 8008b92:	eef0 7a40 	vmov.f32	s15, s0
 8008b96:	4b12      	ldr	r3, [pc, #72]	@ (8008be0 <LSM6DSL_Filter_Update+0xbc>)
 8008b98:	edc3 7a03 	vstr	s15, [r3, #12]
	lsm6dsl_filtered_values.gyro_y = Filter_Process(gyro_y_biquads, current.gyro_y);
 8008b9c:	edd7 7a06 	vldr	s15, [r7, #24]
 8008ba0:	eeb0 0a67 	vmov.f32	s0, s15
 8008ba4:	4812      	ldr	r0, [pc, #72]	@ (8008bf0 <LSM6DSL_Filter_Update+0xcc>)
 8008ba6:	f7ff fef9 	bl	800899c <Filter_Process>
 8008baa:	eef0 7a40 	vmov.f32	s15, s0
 8008bae:	4b0c      	ldr	r3, [pc, #48]	@ (8008be0 <LSM6DSL_Filter_Update+0xbc>)
 8008bb0:	edc3 7a04 	vstr	s15, [r3, #16]
	lsm6dsl_filtered_values.gyro_z = Filter_Process(gyro_z_biquads, current.gyro_z);
 8008bb4:	edd7 7a07 	vldr	s15, [r7, #28]
 8008bb8:	eeb0 0a67 	vmov.f32	s0, s15
 8008bbc:	480d      	ldr	r0, [pc, #52]	@ (8008bf4 <LSM6DSL_Filter_Update+0xd0>)
 8008bbe:	f7ff feed 	bl	800899c <Filter_Process>
 8008bc2:	eef0 7a40 	vmov.f32	s15, s0
 8008bc6:	4b06      	ldr	r3, [pc, #24]	@ (8008be0 <LSM6DSL_Filter_Update+0xbc>)
 8008bc8:	edc3 7a05 	vstr	s15, [r3, #20]
}
 8008bcc:	bf00      	nop
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008bd4:	b004      	add	sp, #16
 8008bd6:	4770      	bx	lr
 8008bd8:	20000728 	.word	0x20000728
 8008bdc:	2000072c 	.word	0x2000072c
 8008be0:	20000704 	.word	0x20000704
 8008be4:	20000780 	.word	0x20000780
 8008be8:	200007d4 	.word	0x200007d4
 8008bec:	20000828 	.word	0x20000828
 8008bf0:	2000087c 	.word	0x2000087c
 8008bf4:	200008d0 	.word	0x200008d0

08008bf8 <LIS3MDL_Filter_Init>:

/* ============================================================
 * LIS3MDL FILTER INIT
 * ============================================================ */
void LIS3MDL_Filter_Init(void)
{
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	af00      	add	r7, sp, #0
#ifdef DEBUG
debug_count++;
 8008bfc:	4b07      	ldr	r3, [pc, #28]	@ (8008c1c <LIS3MDL_Filter_Init+0x24>)
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	3301      	adds	r3, #1
 8008c02:	4a06      	ldr	r2, [pc, #24]	@ (8008c1c <LIS3MDL_Filter_Init+0x24>)
 8008c04:	6013      	str	r3, [r2, #0]
#endif
    Init_Biquad_Chain(mag_x_biquads);
 8008c06:	4806      	ldr	r0, [pc, #24]	@ (8008c20 <LIS3MDL_Filter_Init+0x28>)
 8008c08:	f7ff fef0 	bl	80089ec <Init_Biquad_Chain>
    Init_Biquad_Chain(mag_y_biquads);
 8008c0c:	4805      	ldr	r0, [pc, #20]	@ (8008c24 <LIS3MDL_Filter_Init+0x2c>)
 8008c0e:	f7ff feed 	bl	80089ec <Init_Biquad_Chain>
    Init_Biquad_Chain(mag_z_biquads);
 8008c12:	4805      	ldr	r0, [pc, #20]	@ (8008c28 <LIS3MDL_Filter_Init+0x30>)
 8008c14:	f7ff feea 	bl	80089ec <Init_Biquad_Chain>
}
 8008c18:	bf00      	nop
 8008c1a:	bd80      	pop	{r7, pc}
 8008c1c:	20000728 	.word	0x20000728
 8008c20:	20000924 	.word	0x20000924
 8008c24:	20000978 	.word	0x20000978
 8008c28:	200009cc 	.word	0x200009cc

08008c2c <LIS3MDL_Filter_Update>:

/* ============================================================
 * LIS3MDL FILTER UPDATE
 * ============================================================ */
void LIS3MDL_Filter_Update(LIS3MDL_VALUES current)
{
 8008c2c:	b580      	push	{r7, lr}
 8008c2e:	b084      	sub	sp, #16
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	eeb0 6a40 	vmov.f32	s12, s0
 8008c36:	eef0 6a60 	vmov.f32	s13, s1
 8008c3a:	eeb0 7a41 	vmov.f32	s14, s2
 8008c3e:	eef0 7a61 	vmov.f32	s15, s3
 8008c42:	ed87 6a00 	vstr	s12, [r7]
 8008c46:	edc7 6a01 	vstr	s13, [r7, #4]
 8008c4a:	ed87 7a02 	vstr	s14, [r7, #8]
 8008c4e:	edc7 7a03 	vstr	s15, [r7, #12]
#ifdef DEBUG
debug_count++;
 8008c52:	4b16      	ldr	r3, [pc, #88]	@ (8008cac <LIS3MDL_Filter_Update+0x80>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	3301      	adds	r3, #1
 8008c58:	4a14      	ldr	r2, [pc, #80]	@ (8008cac <LIS3MDL_Filter_Update+0x80>)
 8008c5a:	6013      	str	r3, [r2, #0]
#endif
    lis3mdl_filtered_values.x = Filter_Process(mag_x_biquads, current.x);
 8008c5c:	edd7 7a00 	vldr	s15, [r7]
 8008c60:	eeb0 0a67 	vmov.f32	s0, s15
 8008c64:	4812      	ldr	r0, [pc, #72]	@ (8008cb0 <LIS3MDL_Filter_Update+0x84>)
 8008c66:	f7ff fe99 	bl	800899c <Filter_Process>
 8008c6a:	eef0 7a40 	vmov.f32	s15, s0
 8008c6e:	4b11      	ldr	r3, [pc, #68]	@ (8008cb4 <LIS3MDL_Filter_Update+0x88>)
 8008c70:	edc3 7a00 	vstr	s15, [r3]
    lis3mdl_filtered_values.y = Filter_Process(mag_y_biquads, current.y);
 8008c74:	edd7 7a01 	vldr	s15, [r7, #4]
 8008c78:	eeb0 0a67 	vmov.f32	s0, s15
 8008c7c:	480e      	ldr	r0, [pc, #56]	@ (8008cb8 <LIS3MDL_Filter_Update+0x8c>)
 8008c7e:	f7ff fe8d 	bl	800899c <Filter_Process>
 8008c82:	eef0 7a40 	vmov.f32	s15, s0
 8008c86:	4b0b      	ldr	r3, [pc, #44]	@ (8008cb4 <LIS3MDL_Filter_Update+0x88>)
 8008c88:	edc3 7a01 	vstr	s15, [r3, #4]
    lis3mdl_filtered_values.z = Filter_Process(mag_z_biquads, current.z);
 8008c8c:	edd7 7a02 	vldr	s15, [r7, #8]
 8008c90:	eeb0 0a67 	vmov.f32	s0, s15
 8008c94:	4809      	ldr	r0, [pc, #36]	@ (8008cbc <LIS3MDL_Filter_Update+0x90>)
 8008c96:	f7ff fe81 	bl	800899c <Filter_Process>
 8008c9a:	eef0 7a40 	vmov.f32	s15, s0
 8008c9e:	4b05      	ldr	r3, [pc, #20]	@ (8008cb4 <LIS3MDL_Filter_Update+0x88>)
 8008ca0:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8008ca4:	bf00      	nop
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}
 8008cac:	20000728 	.word	0x20000728
 8008cb0:	20000924 	.word	0x20000924
 8008cb4:	2000071c 	.word	0x2000071c
 8008cb8:	20000978 	.word	0x20000978
 8008cbc:	200009cc 	.word	0x200009cc

08008cc0 <__NVIC_SetPriority>:
{
 8008cc0:	b480      	push	{r7}
 8008cc2:	b083      	sub	sp, #12
 8008cc4:	af00      	add	r7, sp, #0
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	6039      	str	r1, [r7, #0]
 8008cca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008ccc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	db0a      	blt.n	8008cea <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cd4:	683b      	ldr	r3, [r7, #0]
 8008cd6:	b2da      	uxtb	r2, r3
 8008cd8:	490c      	ldr	r1, [pc, #48]	@ (8008d0c <__NVIC_SetPriority+0x4c>)
 8008cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008cde:	0112      	lsls	r2, r2, #4
 8008ce0:	b2d2      	uxtb	r2, r2
 8008ce2:	440b      	add	r3, r1
 8008ce4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008ce8:	e00a      	b.n	8008d00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008cea:	683b      	ldr	r3, [r7, #0]
 8008cec:	b2da      	uxtb	r2, r3
 8008cee:	4908      	ldr	r1, [pc, #32]	@ (8008d10 <__NVIC_SetPriority+0x50>)
 8008cf0:	79fb      	ldrb	r3, [r7, #7]
 8008cf2:	f003 030f 	and.w	r3, r3, #15
 8008cf6:	3b04      	subs	r3, #4
 8008cf8:	0112      	lsls	r2, r2, #4
 8008cfa:	b2d2      	uxtb	r2, r2
 8008cfc:	440b      	add	r3, r1
 8008cfe:	761a      	strb	r2, [r3, #24]
}
 8008d00:	bf00      	nop
 8008d02:	370c      	adds	r7, #12
 8008d04:	46bd      	mov	sp, r7
 8008d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0a:	4770      	bx	lr
 8008d0c:	e000e100 	.word	0xe000e100
 8008d10:	e000ed00 	.word	0xe000ed00

08008d14 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8008d14:	b580      	push	{r7, lr}
 8008d16:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8008d18:	4b05      	ldr	r3, [pc, #20]	@ (8008d30 <SysTick_Handler+0x1c>)
 8008d1a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8008d1c:	f002 fcb8 	bl	800b690 <xTaskGetSchedulerState>
 8008d20:	4603      	mov	r3, r0
 8008d22:	2b01      	cmp	r3, #1
 8008d24:	d001      	beq.n	8008d2a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8008d26:	f003 fdcf 	bl	800c8c8 <xPortSysTickHandler>
  }
}
 8008d2a:	bf00      	nop
 8008d2c:	bd80      	pop	{r7, pc}
 8008d2e:	bf00      	nop
 8008d30:	e000e010 	.word	0xe000e010

08008d34 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8008d34:	b580      	push	{r7, lr}
 8008d36:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8008d38:	2100      	movs	r1, #0
 8008d3a:	f06f 0004 	mvn.w	r0, #4
 8008d3e:	f7ff ffbf 	bl	8008cc0 <__NVIC_SetPriority>
#endif
}
 8008d42:	bf00      	nop
 8008d44:	bd80      	pop	{r7, pc}
	...

08008d48 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008d48:	b480      	push	{r7}
 8008d4a:	b083      	sub	sp, #12
 8008d4c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d4e:	f3ef 8305 	mrs	r3, IPSR
 8008d52:	603b      	str	r3, [r7, #0]
  return(result);
 8008d54:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d003      	beq.n	8008d62 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008d5a:	f06f 0305 	mvn.w	r3, #5
 8008d5e:	607b      	str	r3, [r7, #4]
 8008d60:	e00c      	b.n	8008d7c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008d62:	4b0a      	ldr	r3, [pc, #40]	@ (8008d8c <osKernelInitialize+0x44>)
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d105      	bne.n	8008d76 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008d6a:	4b08      	ldr	r3, [pc, #32]	@ (8008d8c <osKernelInitialize+0x44>)
 8008d6c:	2201      	movs	r2, #1
 8008d6e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008d70:	2300      	movs	r3, #0
 8008d72:	607b      	str	r3, [r7, #4]
 8008d74:	e002      	b.n	8008d7c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008d76:	f04f 33ff 	mov.w	r3, #4294967295
 8008d7a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008d7c:	687b      	ldr	r3, [r7, #4]
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	370c      	adds	r7, #12
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr
 8008d8a:	bf00      	nop
 8008d8c:	20000a20 	.word	0x20000a20

08008d90 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008d90:	b580      	push	{r7, lr}
 8008d92:	b082      	sub	sp, #8
 8008d94:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d96:	f3ef 8305 	mrs	r3, IPSR
 8008d9a:	603b      	str	r3, [r7, #0]
  return(result);
 8008d9c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d003      	beq.n	8008daa <osKernelStart+0x1a>
    stat = osErrorISR;
 8008da2:	f06f 0305 	mvn.w	r3, #5
 8008da6:	607b      	str	r3, [r7, #4]
 8008da8:	e010      	b.n	8008dcc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008daa:	4b0b      	ldr	r3, [pc, #44]	@ (8008dd8 <osKernelStart+0x48>)
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	2b01      	cmp	r3, #1
 8008db0:	d109      	bne.n	8008dc6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008db2:	f7ff ffbf 	bl	8008d34 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008db6:	4b08      	ldr	r3, [pc, #32]	@ (8008dd8 <osKernelStart+0x48>)
 8008db8:	2202      	movs	r2, #2
 8008dba:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008dbc:	f001 ff68 	bl	800ac90 <vTaskStartScheduler>
      stat = osOK;
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	607b      	str	r3, [r7, #4]
 8008dc4:	e002      	b.n	8008dcc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008dc6:	f04f 33ff 	mov.w	r3, #4294967295
 8008dca:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008dcc:	687b      	ldr	r3, [r7, #4]
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3708      	adds	r7, #8
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}
 8008dd6:	bf00      	nop
 8008dd8:	20000a20 	.word	0x20000a20

08008ddc <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008ddc:	b580      	push	{r7, lr}
 8008dde:	b082      	sub	sp, #8
 8008de0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008de2:	f3ef 8305 	mrs	r3, IPSR
 8008de6:	603b      	str	r3, [r7, #0]
  return(result);
 8008de8:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d003      	beq.n	8008df6 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8008dee:	f002 f895 	bl	800af1c <xTaskGetTickCountFromISR>
 8008df2:	6078      	str	r0, [r7, #4]
 8008df4:	e002      	b.n	8008dfc <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8008df6:	f002 f881 	bl	800aefc <xTaskGetTickCount>
 8008dfa:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8008dfc:	687b      	ldr	r3, [r7, #4]
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3708      	adds	r7, #8
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b08e      	sub	sp, #56	@ 0x38
 8008e0a:	af04      	add	r7, sp, #16
 8008e0c:	60f8      	str	r0, [r7, #12]
 8008e0e:	60b9      	str	r1, [r7, #8]
 8008e10:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008e12:	2300      	movs	r3, #0
 8008e14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e16:	f3ef 8305 	mrs	r3, IPSR
 8008e1a:	617b      	str	r3, [r7, #20]
  return(result);
 8008e1c:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d17e      	bne.n	8008f20 <osThreadNew+0x11a>
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d07b      	beq.n	8008f20 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008e28:	2380      	movs	r3, #128	@ 0x80
 8008e2a:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008e2c:	2318      	movs	r3, #24
 8008e2e:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008e30:	2300      	movs	r3, #0
 8008e32:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8008e34:	f04f 33ff 	mov.w	r3, #4294967295
 8008e38:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d045      	beq.n	8008ecc <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d002      	beq.n	8008e4e <osThreadNew+0x48>
        name = attr->name;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	699b      	ldr	r3, [r3, #24]
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d002      	beq.n	8008e5c <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	699b      	ldr	r3, [r3, #24]
 8008e5a:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008e5c:	69fb      	ldr	r3, [r7, #28]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d008      	beq.n	8008e74 <osThreadNew+0x6e>
 8008e62:	69fb      	ldr	r3, [r7, #28]
 8008e64:	2b38      	cmp	r3, #56	@ 0x38
 8008e66:	d805      	bhi.n	8008e74 <osThreadNew+0x6e>
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	f003 0301 	and.w	r3, r3, #1
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d001      	beq.n	8008e78 <osThreadNew+0x72>
        return (NULL);
 8008e74:	2300      	movs	r3, #0
 8008e76:	e054      	b.n	8008f22 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	695b      	ldr	r3, [r3, #20]
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d003      	beq.n	8008e88 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	695b      	ldr	r3, [r3, #20]
 8008e84:	089b      	lsrs	r3, r3, #2
 8008e86:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	689b      	ldr	r3, [r3, #8]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d00e      	beq.n	8008eae <osThreadNew+0xa8>
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	68db      	ldr	r3, [r3, #12]
 8008e94:	2bab      	cmp	r3, #171	@ 0xab
 8008e96:	d90a      	bls.n	8008eae <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d006      	beq.n	8008eae <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	695b      	ldr	r3, [r3, #20]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d002      	beq.n	8008eae <osThreadNew+0xa8>
        mem = 1;
 8008ea8:	2301      	movs	r3, #1
 8008eaa:	61bb      	str	r3, [r7, #24]
 8008eac:	e010      	b.n	8008ed0 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	689b      	ldr	r3, [r3, #8]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d10c      	bne.n	8008ed0 <osThreadNew+0xca>
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	68db      	ldr	r3, [r3, #12]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d108      	bne.n	8008ed0 <osThreadNew+0xca>
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	691b      	ldr	r3, [r3, #16]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d104      	bne.n	8008ed0 <osThreadNew+0xca>
          mem = 0;
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	61bb      	str	r3, [r7, #24]
 8008eca:	e001      	b.n	8008ed0 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008ecc:	2300      	movs	r3, #0
 8008ece:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008ed0:	69bb      	ldr	r3, [r7, #24]
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d110      	bne.n	8008ef8 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008eda:	687a      	ldr	r2, [r7, #4]
 8008edc:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008ede:	9202      	str	r2, [sp, #8]
 8008ee0:	9301      	str	r3, [sp, #4]
 8008ee2:	69fb      	ldr	r3, [r7, #28]
 8008ee4:	9300      	str	r3, [sp, #0]
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	6a3a      	ldr	r2, [r7, #32]
 8008eea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008eec:	68f8      	ldr	r0, [r7, #12]
 8008eee:	f001 fbc5 	bl	800a67c <xTaskCreateStatic>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	613b      	str	r3, [r7, #16]
 8008ef6:	e013      	b.n	8008f20 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008ef8:	69bb      	ldr	r3, [r7, #24]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d110      	bne.n	8008f20 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008efe:	6a3b      	ldr	r3, [r7, #32]
 8008f00:	b29a      	uxth	r2, r3
 8008f02:	f107 0310 	add.w	r3, r7, #16
 8008f06:	9301      	str	r3, [sp, #4]
 8008f08:	69fb      	ldr	r3, [r7, #28]
 8008f0a:	9300      	str	r3, [sp, #0]
 8008f0c:	68bb      	ldr	r3, [r7, #8]
 8008f0e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008f10:	68f8      	ldr	r0, [r7, #12]
 8008f12:	f001 fc13 	bl	800a73c <xTaskCreate>
 8008f16:	4603      	mov	r3, r0
 8008f18:	2b01      	cmp	r3, #1
 8008f1a:	d001      	beq.n	8008f20 <osThreadNew+0x11a>
            hTask = NULL;
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008f20:	693b      	ldr	r3, [r7, #16]
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3728      	adds	r7, #40	@ 0x28
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}

08008f2a <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 8008f2a:	b580      	push	{r7, lr}
 8008f2c:	b086      	sub	sp, #24
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008f36:	f3ef 8305 	mrs	r3, IPSR
 8008f3a:	60bb      	str	r3, [r7, #8]
  return(result);
 8008f3c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d003      	beq.n	8008f4a <osThreadTerminate+0x20>
    stat = osErrorISR;
 8008f42:	f06f 0305 	mvn.w	r3, #5
 8008f46:	617b      	str	r3, [r7, #20]
 8008f48:	e017      	b.n	8008f7a <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 8008f4a:	693b      	ldr	r3, [r7, #16]
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d103      	bne.n	8008f58 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 8008f50:	f06f 0303 	mvn.w	r3, #3
 8008f54:	617b      	str	r3, [r7, #20]
 8008f56:	e010      	b.n	8008f7a <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8008f58:	6938      	ldr	r0, [r7, #16]
 8008f5a:	f001 fe31 	bl	800abc0 <eTaskGetState>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8008f62:	7bfb      	ldrb	r3, [r7, #15]
 8008f64:	2b04      	cmp	r3, #4
 8008f66:	d005      	beq.n	8008f74 <osThreadTerminate+0x4a>
      stat = osOK;
 8008f68:	2300      	movs	r3, #0
 8008f6a:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8008f6c:	6938      	ldr	r0, [r7, #16]
 8008f6e:	f001 fd63 	bl	800aa38 <vTaskDelete>
 8008f72:	e002      	b.n	8008f7a <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8008f74:	f06f 0302 	mvn.w	r3, #2
 8008f78:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8008f7a:	697b      	ldr	r3, [r7, #20]
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3718      	adds	r7, #24
 8008f80:	46bd      	mov	sp, r7
 8008f82:	bd80      	pop	{r7, pc}

08008f84 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b088      	sub	sp, #32
 8008f88:	af02      	add	r7, sp, #8
 8008f8a:	6078      	str	r0, [r7, #4]
 8008f8c:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d002      	beq.n	8008f9e <osThreadFlagsSet+0x1a>
 8008f98:	683b      	ldr	r3, [r7, #0]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	da03      	bge.n	8008fa6 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8008f9e:	f06f 0303 	mvn.w	r3, #3
 8008fa2:	60fb      	str	r3, [r7, #12]
 8008fa4:	e035      	b.n	8009012 <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8008fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8008faa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008fac:	f3ef 8305 	mrs	r3, IPSR
 8008fb0:	613b      	str	r3, [r7, #16]
  return(result);
 8008fb2:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d01f      	beq.n	8008ff8 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8008fbc:	f107 0308 	add.w	r3, r7, #8
 8008fc0:	9300      	str	r3, [sp, #0]
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	6839      	ldr	r1, [r7, #0]
 8008fc8:	6978      	ldr	r0, [r7, #20]
 8008fca:	f002 fe21 	bl	800bc10 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8008fce:	f107 030c 	add.w	r3, r7, #12
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	9200      	str	r2, [sp, #0]
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	2100      	movs	r1, #0
 8008fda:	6978      	ldr	r0, [r7, #20]
 8008fdc:	f002 fe18 	bl	800bc10 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8008fe0:	68bb      	ldr	r3, [r7, #8]
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d015      	beq.n	8009012 <osThreadFlagsSet+0x8e>
 8008fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800901c <osThreadFlagsSet+0x98>)
 8008fe8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fec:	601a      	str	r2, [r3, #0]
 8008fee:	f3bf 8f4f 	dsb	sy
 8008ff2:	f3bf 8f6f 	isb	sy
 8008ff6:	e00c      	b.n	8009012 <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8008ff8:	2300      	movs	r3, #0
 8008ffa:	2201      	movs	r2, #1
 8008ffc:	6839      	ldr	r1, [r7, #0]
 8008ffe:	6978      	ldr	r0, [r7, #20]
 8009000:	f002 fd40 	bl	800ba84 <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8009004:	f107 030c 	add.w	r3, r7, #12
 8009008:	2200      	movs	r2, #0
 800900a:	2100      	movs	r1, #0
 800900c:	6978      	ldr	r0, [r7, #20]
 800900e:	f002 fd39 	bl	800ba84 <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8009012:	68fb      	ldr	r3, [r7, #12]
}
 8009014:	4618      	mov	r0, r3
 8009016:	3718      	adds	r7, #24
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}
 800901c:	e000ed04 	.word	0xe000ed04

08009020 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8009020:	b580      	push	{r7, lr}
 8009022:	b08c      	sub	sp, #48	@ 0x30
 8009024:	af00      	add	r7, sp, #0
 8009026:	60f8      	str	r0, [r7, #12]
 8009028:	60b9      	str	r1, [r7, #8]
 800902a:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800902c:	f3ef 8305 	mrs	r3, IPSR
 8009030:	617b      	str	r3, [r7, #20]
  return(result);
 8009032:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8009034:	2b00      	cmp	r3, #0
 8009036:	d003      	beq.n	8009040 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8009038:	f06f 0305 	mvn.w	r3, #5
 800903c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800903e:	e06b      	b.n	8009118 <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	2b00      	cmp	r3, #0
 8009044:	da03      	bge.n	800904e <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8009046:	f06f 0303 	mvn.w	r3, #3
 800904a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800904c:	e064      	b.n	8009118 <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	f003 0302 	and.w	r3, r3, #2
 8009054:	2b00      	cmp	r3, #0
 8009056:	d002      	beq.n	800905e <osThreadFlagsWait+0x3e>
      clear = 0U;
 8009058:	2300      	movs	r3, #0
 800905a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800905c:	e001      	b.n	8009062 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8009062:	2300      	movs	r3, #0
 8009064:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 800906a:	f001 ff47 	bl	800aefc <xTaskGetTickCount>
 800906e:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8009070:	f107 0210 	add.w	r2, r7, #16
 8009074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009076:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009078:	2000      	movs	r0, #0
 800907a:	f002 fca3 	bl	800b9c4 <xTaskNotifyWait>
 800907e:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	2b01      	cmp	r3, #1
 8009084:	d137      	bne.n	80090f6 <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8009086:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	4013      	ands	r3, r2
 800908c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009092:	4313      	orrs	r3, r2
 8009094:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8009096:	68bb      	ldr	r3, [r7, #8]
 8009098:	f003 0301 	and.w	r3, r3, #1
 800909c:	2b00      	cmp	r3, #0
 800909e:	d00c      	beq.n	80090ba <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 80090a0:	68fa      	ldr	r2, [r7, #12]
 80090a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090a4:	4013      	ands	r3, r2
 80090a6:	68fa      	ldr	r2, [r7, #12]
 80090a8:	429a      	cmp	r2, r3
 80090aa:	d032      	beq.n	8009112 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10f      	bne.n	80090d2 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 80090b2:	f06f 0302 	mvn.w	r3, #2
 80090b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 80090b8:	e02e      	b.n	8009118 <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 80090ba:	68fa      	ldr	r2, [r7, #12]
 80090bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090be:	4013      	ands	r3, r2
 80090c0:	2b00      	cmp	r3, #0
 80090c2:	d128      	bne.n	8009116 <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d103      	bne.n	80090d2 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 80090ca:	f06f 0302 	mvn.w	r3, #2
 80090ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 80090d0:	e022      	b.n	8009118 <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 80090d2:	f001 ff13 	bl	800aefc <xTaskGetTickCount>
 80090d6:	4602      	mov	r2, r0
 80090d8:	6a3b      	ldr	r3, [r7, #32]
 80090da:	1ad3      	subs	r3, r2, r3
 80090dc:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 80090de:	69ba      	ldr	r2, [r7, #24]
 80090e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e2:	429a      	cmp	r2, r3
 80090e4:	d902      	bls.n	80090ec <osThreadFlagsWait+0xcc>
          tout  = 0;
 80090e6:	2300      	movs	r3, #0
 80090e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80090ea:	e00e      	b.n	800910a <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 80090ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80090ee:	69bb      	ldr	r3, [r7, #24]
 80090f0:	1ad3      	subs	r3, r2, r3
 80090f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80090f4:	e009      	b.n	800910a <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d103      	bne.n	8009104 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 80090fc:	f06f 0302 	mvn.w	r3, #2
 8009100:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009102:	e002      	b.n	800910a <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8009104:	f06f 0301 	mvn.w	r3, #1
 8009108:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 800910a:	69fb      	ldr	r3, [r7, #28]
 800910c:	2b00      	cmp	r3, #0
 800910e:	d1af      	bne.n	8009070 <osThreadFlagsWait+0x50>
 8009110:	e002      	b.n	8009118 <osThreadFlagsWait+0xf8>
            break;
 8009112:	bf00      	nop
 8009114:	e000      	b.n	8009118 <osThreadFlagsWait+0xf8>
            break;
 8009116:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8009118:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800911a:	4618      	mov	r0, r3
 800911c:	3730      	adds	r7, #48	@ 0x30
 800911e:	46bd      	mov	sp, r7
 8009120:	bd80      	pop	{r7, pc}

08009122 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009122:	b580      	push	{r7, lr}
 8009124:	b084      	sub	sp, #16
 8009126:	af00      	add	r7, sp, #0
 8009128:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800912a:	f3ef 8305 	mrs	r3, IPSR
 800912e:	60bb      	str	r3, [r7, #8]
  return(result);
 8009130:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009132:	2b00      	cmp	r3, #0
 8009134:	d003      	beq.n	800913e <osDelay+0x1c>
    stat = osErrorISR;
 8009136:	f06f 0305 	mvn.w	r3, #5
 800913a:	60fb      	str	r3, [r7, #12]
 800913c:	e007      	b.n	800914e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800913e:	2300      	movs	r3, #0
 8009140:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2b00      	cmp	r3, #0
 8009146:	d002      	beq.n	800914e <osDelay+0x2c>
      vTaskDelay(ticks);
 8009148:	6878      	ldr	r0, [r7, #4]
 800914a:	f001 fd03 	bl	800ab54 <vTaskDelay>
    }
  }

  return (stat);
 800914e:	68fb      	ldr	r3, [r7, #12]
}
 8009150:	4618      	mov	r0, r3
 8009152:	3710      	adds	r7, #16
 8009154:	46bd      	mov	sp, r7
 8009156:	bd80      	pop	{r7, pc}

08009158 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8009158:	b580      	push	{r7, lr}
 800915a:	b08a      	sub	sp, #40	@ 0x28
 800915c:	af02      	add	r7, sp, #8
 800915e:	60f8      	str	r0, [r7, #12]
 8009160:	60b9      	str	r1, [r7, #8]
 8009162:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8009164:	2300      	movs	r3, #0
 8009166:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009168:	f3ef 8305 	mrs	r3, IPSR
 800916c:	613b      	str	r3, [r7, #16]
  return(result);
 800916e:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8009170:	2b00      	cmp	r3, #0
 8009172:	d175      	bne.n	8009260 <osSemaphoreNew+0x108>
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d072      	beq.n	8009260 <osSemaphoreNew+0x108>
 800917a:	68ba      	ldr	r2, [r7, #8]
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	429a      	cmp	r2, r3
 8009180:	d86e      	bhi.n	8009260 <osSemaphoreNew+0x108>
    mem = -1;
 8009182:	f04f 33ff 	mov.w	r3, #4294967295
 8009186:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d015      	beq.n	80091ba <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	689b      	ldr	r3, [r3, #8]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d006      	beq.n	80091a4 <osSemaphoreNew+0x4c>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	68db      	ldr	r3, [r3, #12]
 800919a:	2b4f      	cmp	r3, #79	@ 0x4f
 800919c:	d902      	bls.n	80091a4 <osSemaphoreNew+0x4c>
        mem = 1;
 800919e:	2301      	movs	r3, #1
 80091a0:	61bb      	str	r3, [r7, #24]
 80091a2:	e00c      	b.n	80091be <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	2b00      	cmp	r3, #0
 80091aa:	d108      	bne.n	80091be <osSemaphoreNew+0x66>
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	2b00      	cmp	r3, #0
 80091b2:	d104      	bne.n	80091be <osSemaphoreNew+0x66>
          mem = 0;
 80091b4:	2300      	movs	r3, #0
 80091b6:	61bb      	str	r3, [r7, #24]
 80091b8:	e001      	b.n	80091be <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80091ba:	2300      	movs	r3, #0
 80091bc:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80091be:	69bb      	ldr	r3, [r7, #24]
 80091c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091c4:	d04c      	beq.n	8009260 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	2b01      	cmp	r3, #1
 80091ca:	d128      	bne.n	800921e <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80091cc:	69bb      	ldr	r3, [r7, #24]
 80091ce:	2b01      	cmp	r3, #1
 80091d0:	d10a      	bne.n	80091e8 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	689b      	ldr	r3, [r3, #8]
 80091d6:	2203      	movs	r2, #3
 80091d8:	9200      	str	r2, [sp, #0]
 80091da:	2200      	movs	r2, #0
 80091dc:	2100      	movs	r1, #0
 80091de:	2001      	movs	r0, #1
 80091e0:	f000 fa4c 	bl	800967c <xQueueGenericCreateStatic>
 80091e4:	61f8      	str	r0, [r7, #28]
 80091e6:	e005      	b.n	80091f4 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80091e8:	2203      	movs	r2, #3
 80091ea:	2100      	movs	r1, #0
 80091ec:	2001      	movs	r0, #1
 80091ee:	f000 fac2 	bl	8009776 <xQueueGenericCreate>
 80091f2:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80091f4:	69fb      	ldr	r3, [r7, #28]
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	d022      	beq.n	8009240 <osSemaphoreNew+0xe8>
 80091fa:	68bb      	ldr	r3, [r7, #8]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d01f      	beq.n	8009240 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009200:	2300      	movs	r3, #0
 8009202:	2200      	movs	r2, #0
 8009204:	2100      	movs	r1, #0
 8009206:	69f8      	ldr	r0, [r7, #28]
 8009208:	f000 fb82 	bl	8009910 <xQueueGenericSend>
 800920c:	4603      	mov	r3, r0
 800920e:	2b01      	cmp	r3, #1
 8009210:	d016      	beq.n	8009240 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8009212:	69f8      	ldr	r0, [r7, #28]
 8009214:	f001 f85e 	bl	800a2d4 <vQueueDelete>
            hSemaphore = NULL;
 8009218:	2300      	movs	r3, #0
 800921a:	61fb      	str	r3, [r7, #28]
 800921c:	e010      	b.n	8009240 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800921e:	69bb      	ldr	r3, [r7, #24]
 8009220:	2b01      	cmp	r3, #1
 8009222:	d108      	bne.n	8009236 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	689b      	ldr	r3, [r3, #8]
 8009228:	461a      	mov	r2, r3
 800922a:	68b9      	ldr	r1, [r7, #8]
 800922c:	68f8      	ldr	r0, [r7, #12]
 800922e:	f000 fb00 	bl	8009832 <xQueueCreateCountingSemaphoreStatic>
 8009232:	61f8      	str	r0, [r7, #28]
 8009234:	e004      	b.n	8009240 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8009236:	68b9      	ldr	r1, [r7, #8]
 8009238:	68f8      	ldr	r0, [r7, #12]
 800923a:	f000 fb33 	bl	80098a4 <xQueueCreateCountingSemaphore>
 800923e:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8009240:	69fb      	ldr	r3, [r7, #28]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d00c      	beq.n	8009260 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	2b00      	cmp	r3, #0
 800924a:	d003      	beq.n	8009254 <osSemaphoreNew+0xfc>
          name = attr->name;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	617b      	str	r3, [r7, #20]
 8009252:	e001      	b.n	8009258 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8009254:	2300      	movs	r3, #0
 8009256:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8009258:	6979      	ldr	r1, [r7, #20]
 800925a:	69f8      	ldr	r0, [r7, #28]
 800925c:	f001 f986 	bl	800a56c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8009260:	69fb      	ldr	r3, [r7, #28]
}
 8009262:	4618      	mov	r0, r3
 8009264:	3720      	adds	r7, #32
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}
	...

0800926c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800926c:	b580      	push	{r7, lr}
 800926e:	b086      	sub	sp, #24
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800927a:	2300      	movs	r3, #0
 800927c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	2b00      	cmp	r3, #0
 8009282:	d103      	bne.n	800928c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8009284:	f06f 0303 	mvn.w	r3, #3
 8009288:	617b      	str	r3, [r7, #20]
 800928a:	e039      	b.n	8009300 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800928c:	f3ef 8305 	mrs	r3, IPSR
 8009290:	60fb      	str	r3, [r7, #12]
  return(result);
 8009292:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009294:	2b00      	cmp	r3, #0
 8009296:	d022      	beq.n	80092de <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d003      	beq.n	80092a6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800929e:	f06f 0303 	mvn.w	r3, #3
 80092a2:	617b      	str	r3, [r7, #20]
 80092a4:	e02c      	b.n	8009300 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80092a6:	2300      	movs	r3, #0
 80092a8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80092aa:	f107 0308 	add.w	r3, r7, #8
 80092ae:	461a      	mov	r2, r3
 80092b0:	2100      	movs	r1, #0
 80092b2:	6938      	ldr	r0, [r7, #16]
 80092b4:	f000 ff4e 	bl	800a154 <xQueueReceiveFromISR>
 80092b8:	4603      	mov	r3, r0
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d003      	beq.n	80092c6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80092be:	f06f 0302 	mvn.w	r3, #2
 80092c2:	617b      	str	r3, [r7, #20]
 80092c4:	e01c      	b.n	8009300 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80092c6:	68bb      	ldr	r3, [r7, #8]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	d019      	beq.n	8009300 <osSemaphoreAcquire+0x94>
 80092cc:	4b0f      	ldr	r3, [pc, #60]	@ (800930c <osSemaphoreAcquire+0xa0>)
 80092ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092d2:	601a      	str	r2, [r3, #0]
 80092d4:	f3bf 8f4f 	dsb	sy
 80092d8:	f3bf 8f6f 	isb	sy
 80092dc:	e010      	b.n	8009300 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80092de:	6839      	ldr	r1, [r7, #0]
 80092e0:	6938      	ldr	r0, [r7, #16]
 80092e2:	f000 fe27 	bl	8009f34 <xQueueSemaphoreTake>
 80092e6:	4603      	mov	r3, r0
 80092e8:	2b01      	cmp	r3, #1
 80092ea:	d009      	beq.n	8009300 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	d003      	beq.n	80092fa <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80092f2:	f06f 0301 	mvn.w	r3, #1
 80092f6:	617b      	str	r3, [r7, #20]
 80092f8:	e002      	b.n	8009300 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80092fa:	f06f 0302 	mvn.w	r3, #2
 80092fe:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8009300:	697b      	ldr	r3, [r7, #20]
}
 8009302:	4618      	mov	r0, r3
 8009304:	3718      	adds	r7, #24
 8009306:	46bd      	mov	sp, r7
 8009308:	bd80      	pop	{r7, pc}
 800930a:	bf00      	nop
 800930c:	e000ed04 	.word	0xe000ed04

08009310 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8009310:	b580      	push	{r7, lr}
 8009312:	b086      	sub	sp, #24
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800931c:	2300      	movs	r3, #0
 800931e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8009320:	693b      	ldr	r3, [r7, #16]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d103      	bne.n	800932e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8009326:	f06f 0303 	mvn.w	r3, #3
 800932a:	617b      	str	r3, [r7, #20]
 800932c:	e02c      	b.n	8009388 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800932e:	f3ef 8305 	mrs	r3, IPSR
 8009332:	60fb      	str	r3, [r7, #12]
  return(result);
 8009334:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8009336:	2b00      	cmp	r3, #0
 8009338:	d01a      	beq.n	8009370 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800933a:	2300      	movs	r3, #0
 800933c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800933e:	f107 0308 	add.w	r3, r7, #8
 8009342:	4619      	mov	r1, r3
 8009344:	6938      	ldr	r0, [r7, #16]
 8009346:	f000 fc83 	bl	8009c50 <xQueueGiveFromISR>
 800934a:	4603      	mov	r3, r0
 800934c:	2b01      	cmp	r3, #1
 800934e:	d003      	beq.n	8009358 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8009350:	f06f 0302 	mvn.w	r3, #2
 8009354:	617b      	str	r3, [r7, #20]
 8009356:	e017      	b.n	8009388 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8009358:	68bb      	ldr	r3, [r7, #8]
 800935a:	2b00      	cmp	r3, #0
 800935c:	d014      	beq.n	8009388 <osSemaphoreRelease+0x78>
 800935e:	4b0d      	ldr	r3, [pc, #52]	@ (8009394 <osSemaphoreRelease+0x84>)
 8009360:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009364:	601a      	str	r2, [r3, #0]
 8009366:	f3bf 8f4f 	dsb	sy
 800936a:	f3bf 8f6f 	isb	sy
 800936e:	e00b      	b.n	8009388 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8009370:	2300      	movs	r3, #0
 8009372:	2200      	movs	r2, #0
 8009374:	2100      	movs	r1, #0
 8009376:	6938      	ldr	r0, [r7, #16]
 8009378:	f000 faca 	bl	8009910 <xQueueGenericSend>
 800937c:	4603      	mov	r3, r0
 800937e:	2b01      	cmp	r3, #1
 8009380:	d002      	beq.n	8009388 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8009382:	f06f 0302 	mvn.w	r3, #2
 8009386:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8009388:	697b      	ldr	r3, [r7, #20]
}
 800938a:	4618      	mov	r0, r3
 800938c:	3718      	adds	r7, #24
 800938e:	46bd      	mov	sp, r7
 8009390:	bd80      	pop	{r7, pc}
 8009392:	bf00      	nop
 8009394:	e000ed04 	.word	0xe000ed04

08009398 <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 8009398:	b580      	push	{r7, lr}
 800939a:	b086      	sub	sp, #24
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 80093a4:	693b      	ldr	r3, [r7, #16]
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d102      	bne.n	80093b0 <osSemaphoreGetCount+0x18>
    count = 0U;
 80093aa:	2300      	movs	r3, #0
 80093ac:	617b      	str	r3, [r7, #20]
 80093ae:	e00e      	b.n	80093ce <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80093b0:	f3ef 8305 	mrs	r3, IPSR
 80093b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80093b6:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d004      	beq.n	80093c6 <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 80093bc:	6938      	ldr	r0, [r7, #16]
 80093be:	f000 ff6a 	bl	800a296 <uxQueueMessagesWaitingFromISR>
 80093c2:	6178      	str	r0, [r7, #20]
 80093c4:	e003      	b.n	80093ce <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 80093c6:	6938      	ldr	r0, [r7, #16]
 80093c8:	f000 ff46 	bl	800a258 <uxQueueMessagesWaiting>
 80093cc:	6178      	str	r0, [r7, #20]
  }

  return (count);
 80093ce:	697b      	ldr	r3, [r7, #20]
}
 80093d0:	4618      	mov	r0, r3
 80093d2:	3718      	adds	r7, #24
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}

080093d8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80093d8:	b480      	push	{r7}
 80093da:	b085      	sub	sp, #20
 80093dc:	af00      	add	r7, sp, #0
 80093de:	60f8      	str	r0, [r7, #12]
 80093e0:	60b9      	str	r1, [r7, #8]
 80093e2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	4a07      	ldr	r2, [pc, #28]	@ (8009404 <vApplicationGetIdleTaskMemory+0x2c>)
 80093e8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	4a06      	ldr	r2, [pc, #24]	@ (8009408 <vApplicationGetIdleTaskMemory+0x30>)
 80093ee:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	2280      	movs	r2, #128	@ 0x80
 80093f4:	601a      	str	r2, [r3, #0]
}
 80093f6:	bf00      	nop
 80093f8:	3714      	adds	r7, #20
 80093fa:	46bd      	mov	sp, r7
 80093fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009400:	4770      	bx	lr
 8009402:	bf00      	nop
 8009404:	20000a24 	.word	0x20000a24
 8009408:	20000ad0 	.word	0x20000ad0

0800940c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800940c:	b480      	push	{r7}
 800940e:	b085      	sub	sp, #20
 8009410:	af00      	add	r7, sp, #0
 8009412:	60f8      	str	r0, [r7, #12]
 8009414:	60b9      	str	r1, [r7, #8]
 8009416:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	4a07      	ldr	r2, [pc, #28]	@ (8009438 <vApplicationGetTimerTaskMemory+0x2c>)
 800941c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800941e:	68bb      	ldr	r3, [r7, #8]
 8009420:	4a06      	ldr	r2, [pc, #24]	@ (800943c <vApplicationGetTimerTaskMemory+0x30>)
 8009422:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800942a:	601a      	str	r2, [r3, #0]
}
 800942c:	bf00      	nop
 800942e:	3714      	adds	r7, #20
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr
 8009438:	20000cd0 	.word	0x20000cd0
 800943c:	20000d7c 	.word	0x20000d7c

08009440 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009440:	b480      	push	{r7}
 8009442:	b083      	sub	sp, #12
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	f103 0208 	add.w	r2, r3, #8
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	f04f 32ff 	mov.w	r2, #4294967295
 8009458:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	f103 0208 	add.w	r2, r3, #8
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	f103 0208 	add.w	r2, r3, #8
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2200      	movs	r2, #0
 8009472:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009474:	bf00      	nop
 8009476:	370c      	adds	r7, #12
 8009478:	46bd      	mov	sp, r7
 800947a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947e:	4770      	bx	lr

08009480 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009480:	b480      	push	{r7}
 8009482:	b083      	sub	sp, #12
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2200      	movs	r2, #0
 800948c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800948e:	bf00      	nop
 8009490:	370c      	adds	r7, #12
 8009492:	46bd      	mov	sp, r7
 8009494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009498:	4770      	bx	lr

0800949a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800949a:	b480      	push	{r7}
 800949c:	b085      	sub	sp, #20
 800949e:	af00      	add	r7, sp, #0
 80094a0:	6078      	str	r0, [r7, #4]
 80094a2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80094a4:	687b      	ldr	r3, [r7, #4]
 80094a6:	685b      	ldr	r3, [r3, #4]
 80094a8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80094aa:	683b      	ldr	r3, [r7, #0]
 80094ac:	68fa      	ldr	r2, [r7, #12]
 80094ae:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	689a      	ldr	r2, [r3, #8]
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80094b8:	68fb      	ldr	r3, [r7, #12]
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	683a      	ldr	r2, [r7, #0]
 80094be:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	683a      	ldr	r2, [r7, #0]
 80094c4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80094c6:	683b      	ldr	r3, [r7, #0]
 80094c8:	687a      	ldr	r2, [r7, #4]
 80094ca:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	681b      	ldr	r3, [r3, #0]
 80094d0:	1c5a      	adds	r2, r3, #1
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	601a      	str	r2, [r3, #0]
}
 80094d6:	bf00      	nop
 80094d8:	3714      	adds	r7, #20
 80094da:	46bd      	mov	sp, r7
 80094dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094e0:	4770      	bx	lr

080094e2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80094e2:	b480      	push	{r7}
 80094e4:	b085      	sub	sp, #20
 80094e6:	af00      	add	r7, sp, #0
 80094e8:	6078      	str	r0, [r7, #4]
 80094ea:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80094ec:	683b      	ldr	r3, [r7, #0]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80094f2:	68bb      	ldr	r3, [r7, #8]
 80094f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094f8:	d103      	bne.n	8009502 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	691b      	ldr	r3, [r3, #16]
 80094fe:	60fb      	str	r3, [r7, #12]
 8009500:	e00c      	b.n	800951c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	3308      	adds	r3, #8
 8009506:	60fb      	str	r3, [r7, #12]
 8009508:	e002      	b.n	8009510 <vListInsert+0x2e>
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	60fb      	str	r3, [r7, #12]
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	685b      	ldr	r3, [r3, #4]
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	68ba      	ldr	r2, [r7, #8]
 8009518:	429a      	cmp	r2, r3
 800951a:	d2f6      	bcs.n	800950a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	685a      	ldr	r2, [r3, #4]
 8009520:	683b      	ldr	r3, [r7, #0]
 8009522:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	685b      	ldr	r3, [r3, #4]
 8009528:	683a      	ldr	r2, [r7, #0]
 800952a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800952c:	683b      	ldr	r3, [r7, #0]
 800952e:	68fa      	ldr	r2, [r7, #12]
 8009530:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	683a      	ldr	r2, [r7, #0]
 8009536:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009538:	683b      	ldr	r3, [r7, #0]
 800953a:	687a      	ldr	r2, [r7, #4]
 800953c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	1c5a      	adds	r2, r3, #1
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	601a      	str	r2, [r3, #0]
}
 8009548:	bf00      	nop
 800954a:	3714      	adds	r7, #20
 800954c:	46bd      	mov	sp, r7
 800954e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009552:	4770      	bx	lr

08009554 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009554:	b480      	push	{r7}
 8009556:	b085      	sub	sp, #20
 8009558:	af00      	add	r7, sp, #0
 800955a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	691b      	ldr	r3, [r3, #16]
 8009560:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	685b      	ldr	r3, [r3, #4]
 8009566:	687a      	ldr	r2, [r7, #4]
 8009568:	6892      	ldr	r2, [r2, #8]
 800956a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	689b      	ldr	r3, [r3, #8]
 8009570:	687a      	ldr	r2, [r7, #4]
 8009572:	6852      	ldr	r2, [r2, #4]
 8009574:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	685b      	ldr	r3, [r3, #4]
 800957a:	687a      	ldr	r2, [r7, #4]
 800957c:	429a      	cmp	r2, r3
 800957e:	d103      	bne.n	8009588 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	689a      	ldr	r2, [r3, #8]
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	2200      	movs	r2, #0
 800958c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	1e5a      	subs	r2, r3, #1
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	681b      	ldr	r3, [r3, #0]
}
 800959c:	4618      	mov	r0, r3
 800959e:	3714      	adds	r7, #20
 80095a0:	46bd      	mov	sp, r7
 80095a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095a6:	4770      	bx	lr

080095a8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b084      	sub	sp, #16
 80095ac:	af00      	add	r7, sp, #0
 80095ae:	6078      	str	r0, [r7, #4]
 80095b0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	d10b      	bne.n	80095d4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80095bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80095c0:	f383 8811 	msr	BASEPRI, r3
 80095c4:	f3bf 8f6f 	isb	sy
 80095c8:	f3bf 8f4f 	dsb	sy
 80095cc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80095ce:	bf00      	nop
 80095d0:	bf00      	nop
 80095d2:	e7fd      	b.n	80095d0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80095d4:	f003 f8e8 	bl	800c7a8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	68fb      	ldr	r3, [r7, #12]
 80095de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80095e0:	68f9      	ldr	r1, [r7, #12]
 80095e2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80095e4:	fb01 f303 	mul.w	r3, r1, r3
 80095e8:	441a      	add	r2, r3
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	2200      	movs	r2, #0
 80095f2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681a      	ldr	r2, [r3, #0]
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	681a      	ldr	r2, [r3, #0]
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009604:	3b01      	subs	r3, #1
 8009606:	68f9      	ldr	r1, [r7, #12]
 8009608:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800960a:	fb01 f303 	mul.w	r3, r1, r3
 800960e:	441a      	add	r2, r3
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	22ff      	movs	r2, #255	@ 0xff
 8009618:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	22ff      	movs	r2, #255	@ 0xff
 8009620:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009624:	683b      	ldr	r3, [r7, #0]
 8009626:	2b00      	cmp	r3, #0
 8009628:	d114      	bne.n	8009654 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	691b      	ldr	r3, [r3, #16]
 800962e:	2b00      	cmp	r3, #0
 8009630:	d01a      	beq.n	8009668 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	3310      	adds	r3, #16
 8009636:	4618      	mov	r0, r3
 8009638:	f001 fe28 	bl	800b28c <xTaskRemoveFromEventList>
 800963c:	4603      	mov	r3, r0
 800963e:	2b00      	cmp	r3, #0
 8009640:	d012      	beq.n	8009668 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009642:	4b0d      	ldr	r3, [pc, #52]	@ (8009678 <xQueueGenericReset+0xd0>)
 8009644:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009648:	601a      	str	r2, [r3, #0]
 800964a:	f3bf 8f4f 	dsb	sy
 800964e:	f3bf 8f6f 	isb	sy
 8009652:	e009      	b.n	8009668 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	3310      	adds	r3, #16
 8009658:	4618      	mov	r0, r3
 800965a:	f7ff fef1 	bl	8009440 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	3324      	adds	r3, #36	@ 0x24
 8009662:	4618      	mov	r0, r3
 8009664:	f7ff feec 	bl	8009440 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009668:	f003 f8d0 	bl	800c80c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800966c:	2301      	movs	r3, #1
}
 800966e:	4618      	mov	r0, r3
 8009670:	3710      	adds	r7, #16
 8009672:	46bd      	mov	sp, r7
 8009674:	bd80      	pop	{r7, pc}
 8009676:	bf00      	nop
 8009678:	e000ed04 	.word	0xe000ed04

0800967c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800967c:	b580      	push	{r7, lr}
 800967e:	b08e      	sub	sp, #56	@ 0x38
 8009680:	af02      	add	r7, sp, #8
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	607a      	str	r2, [r7, #4]
 8009688:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d10b      	bne.n	80096a8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009694:	f383 8811 	msr	BASEPRI, r3
 8009698:	f3bf 8f6f 	isb	sy
 800969c:	f3bf 8f4f 	dsb	sy
 80096a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80096a2:	bf00      	nop
 80096a4:	bf00      	nop
 80096a6:	e7fd      	b.n	80096a4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80096a8:	683b      	ldr	r3, [r7, #0]
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d10b      	bne.n	80096c6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80096ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096b2:	f383 8811 	msr	BASEPRI, r3
 80096b6:	f3bf 8f6f 	isb	sy
 80096ba:	f3bf 8f4f 	dsb	sy
 80096be:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80096c0:	bf00      	nop
 80096c2:	bf00      	nop
 80096c4:	e7fd      	b.n	80096c2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d002      	beq.n	80096d2 <xQueueGenericCreateStatic+0x56>
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d001      	beq.n	80096d6 <xQueueGenericCreateStatic+0x5a>
 80096d2:	2301      	movs	r3, #1
 80096d4:	e000      	b.n	80096d8 <xQueueGenericCreateStatic+0x5c>
 80096d6:	2300      	movs	r3, #0
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d10b      	bne.n	80096f4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80096dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e0:	f383 8811 	msr	BASEPRI, r3
 80096e4:	f3bf 8f6f 	isb	sy
 80096e8:	f3bf 8f4f 	dsb	sy
 80096ec:	623b      	str	r3, [r7, #32]
}
 80096ee:	bf00      	nop
 80096f0:	bf00      	nop
 80096f2:	e7fd      	b.n	80096f0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d102      	bne.n	8009700 <xQueueGenericCreateStatic+0x84>
 80096fa:	68bb      	ldr	r3, [r7, #8]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d101      	bne.n	8009704 <xQueueGenericCreateStatic+0x88>
 8009700:	2301      	movs	r3, #1
 8009702:	e000      	b.n	8009706 <xQueueGenericCreateStatic+0x8a>
 8009704:	2300      	movs	r3, #0
 8009706:	2b00      	cmp	r3, #0
 8009708:	d10b      	bne.n	8009722 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800970a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800970e:	f383 8811 	msr	BASEPRI, r3
 8009712:	f3bf 8f6f 	isb	sy
 8009716:	f3bf 8f4f 	dsb	sy
 800971a:	61fb      	str	r3, [r7, #28]
}
 800971c:	bf00      	nop
 800971e:	bf00      	nop
 8009720:	e7fd      	b.n	800971e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009722:	2350      	movs	r3, #80	@ 0x50
 8009724:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	2b50      	cmp	r3, #80	@ 0x50
 800972a:	d00b      	beq.n	8009744 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800972c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009730:	f383 8811 	msr	BASEPRI, r3
 8009734:	f3bf 8f6f 	isb	sy
 8009738:	f3bf 8f4f 	dsb	sy
 800973c:	61bb      	str	r3, [r7, #24]
}
 800973e:	bf00      	nop
 8009740:	bf00      	nop
 8009742:	e7fd      	b.n	8009740 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009744:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800974a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800974c:	2b00      	cmp	r3, #0
 800974e:	d00d      	beq.n	800976c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8009750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009752:	2201      	movs	r2, #1
 8009754:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009758:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800975c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800975e:	9300      	str	r3, [sp, #0]
 8009760:	4613      	mov	r3, r2
 8009762:	687a      	ldr	r2, [r7, #4]
 8009764:	68b9      	ldr	r1, [r7, #8]
 8009766:	68f8      	ldr	r0, [r7, #12]
 8009768:	f000 f840 	bl	80097ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800976c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800976e:	4618      	mov	r0, r3
 8009770:	3730      	adds	r7, #48	@ 0x30
 8009772:	46bd      	mov	sp, r7
 8009774:	bd80      	pop	{r7, pc}

08009776 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8009776:	b580      	push	{r7, lr}
 8009778:	b08a      	sub	sp, #40	@ 0x28
 800977a:	af02      	add	r7, sp, #8
 800977c:	60f8      	str	r0, [r7, #12]
 800977e:	60b9      	str	r1, [r7, #8]
 8009780:	4613      	mov	r3, r2
 8009782:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d10b      	bne.n	80097a2 <xQueueGenericCreate+0x2c>
	__asm volatile
 800978a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800978e:	f383 8811 	msr	BASEPRI, r3
 8009792:	f3bf 8f6f 	isb	sy
 8009796:	f3bf 8f4f 	dsb	sy
 800979a:	613b      	str	r3, [r7, #16]
}
 800979c:	bf00      	nop
 800979e:	bf00      	nop
 80097a0:	e7fd      	b.n	800979e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	68ba      	ldr	r2, [r7, #8]
 80097a6:	fb02 f303 	mul.w	r3, r2, r3
 80097aa:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80097ac:	69fb      	ldr	r3, [r7, #28]
 80097ae:	3350      	adds	r3, #80	@ 0x50
 80097b0:	4618      	mov	r0, r3
 80097b2:	f003 f91b 	bl	800c9ec <pvPortMalloc>
 80097b6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d011      	beq.n	80097e2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80097be:	69bb      	ldr	r3, [r7, #24]
 80097c0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	3350      	adds	r3, #80	@ 0x50
 80097c6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80097c8:	69bb      	ldr	r3, [r7, #24]
 80097ca:	2200      	movs	r2, #0
 80097cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80097d0:	79fa      	ldrb	r2, [r7, #7]
 80097d2:	69bb      	ldr	r3, [r7, #24]
 80097d4:	9300      	str	r3, [sp, #0]
 80097d6:	4613      	mov	r3, r2
 80097d8:	697a      	ldr	r2, [r7, #20]
 80097da:	68b9      	ldr	r1, [r7, #8]
 80097dc:	68f8      	ldr	r0, [r7, #12]
 80097de:	f000 f805 	bl	80097ec <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80097e2:	69bb      	ldr	r3, [r7, #24]
	}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3720      	adds	r7, #32
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}

080097ec <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b084      	sub	sp, #16
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	60f8      	str	r0, [r7, #12]
 80097f4:	60b9      	str	r1, [r7, #8]
 80097f6:	607a      	str	r2, [r7, #4]
 80097f8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d103      	bne.n	8009808 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009800:	69bb      	ldr	r3, [r7, #24]
 8009802:	69ba      	ldr	r2, [r7, #24]
 8009804:	601a      	str	r2, [r3, #0]
 8009806:	e002      	b.n	800980e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009808:	69bb      	ldr	r3, [r7, #24]
 800980a:	687a      	ldr	r2, [r7, #4]
 800980c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800980e:	69bb      	ldr	r3, [r7, #24]
 8009810:	68fa      	ldr	r2, [r7, #12]
 8009812:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8009814:	69bb      	ldr	r3, [r7, #24]
 8009816:	68ba      	ldr	r2, [r7, #8]
 8009818:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800981a:	2101      	movs	r1, #1
 800981c:	69b8      	ldr	r0, [r7, #24]
 800981e:	f7ff fec3 	bl	80095a8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8009822:	69bb      	ldr	r3, [r7, #24]
 8009824:	78fa      	ldrb	r2, [r7, #3]
 8009826:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800982a:	bf00      	nop
 800982c:	3710      	adds	r7, #16
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}

08009832 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8009832:	b580      	push	{r7, lr}
 8009834:	b08a      	sub	sp, #40	@ 0x28
 8009836:	af02      	add	r7, sp, #8
 8009838:	60f8      	str	r0, [r7, #12]
 800983a:	60b9      	str	r1, [r7, #8]
 800983c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d10b      	bne.n	800985c <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8009844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009848:	f383 8811 	msr	BASEPRI, r3
 800984c:	f3bf 8f6f 	isb	sy
 8009850:	f3bf 8f4f 	dsb	sy
 8009854:	61bb      	str	r3, [r7, #24]
}
 8009856:	bf00      	nop
 8009858:	bf00      	nop
 800985a:	e7fd      	b.n	8009858 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800985c:	68ba      	ldr	r2, [r7, #8]
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	429a      	cmp	r2, r3
 8009862:	d90b      	bls.n	800987c <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8009864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009868:	f383 8811 	msr	BASEPRI, r3
 800986c:	f3bf 8f6f 	isb	sy
 8009870:	f3bf 8f4f 	dsb	sy
 8009874:	617b      	str	r3, [r7, #20]
}
 8009876:	bf00      	nop
 8009878:	bf00      	nop
 800987a:	e7fd      	b.n	8009878 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800987c:	2302      	movs	r3, #2
 800987e:	9300      	str	r3, [sp, #0]
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	2200      	movs	r2, #0
 8009884:	2100      	movs	r1, #0
 8009886:	68f8      	ldr	r0, [r7, #12]
 8009888:	f7ff fef8 	bl	800967c <xQueueGenericCreateStatic>
 800988c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800988e:	69fb      	ldr	r3, [r7, #28]
 8009890:	2b00      	cmp	r3, #0
 8009892:	d002      	beq.n	800989a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009894:	69fb      	ldr	r3, [r7, #28]
 8009896:	68ba      	ldr	r2, [r7, #8]
 8009898:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800989a:	69fb      	ldr	r3, [r7, #28]
	}
 800989c:	4618      	mov	r0, r3
 800989e:	3720      	adds	r7, #32
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b086      	sub	sp, #24
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
 80098ac:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d10b      	bne.n	80098cc <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80098b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098b8:	f383 8811 	msr	BASEPRI, r3
 80098bc:	f3bf 8f6f 	isb	sy
 80098c0:	f3bf 8f4f 	dsb	sy
 80098c4:	613b      	str	r3, [r7, #16]
}
 80098c6:	bf00      	nop
 80098c8:	bf00      	nop
 80098ca:	e7fd      	b.n	80098c8 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80098cc:	683a      	ldr	r2, [r7, #0]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	429a      	cmp	r2, r3
 80098d2:	d90b      	bls.n	80098ec <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80098d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098d8:	f383 8811 	msr	BASEPRI, r3
 80098dc:	f3bf 8f6f 	isb	sy
 80098e0:	f3bf 8f4f 	dsb	sy
 80098e4:	60fb      	str	r3, [r7, #12]
}
 80098e6:	bf00      	nop
 80098e8:	bf00      	nop
 80098ea:	e7fd      	b.n	80098e8 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80098ec:	2202      	movs	r2, #2
 80098ee:	2100      	movs	r1, #0
 80098f0:	6878      	ldr	r0, [r7, #4]
 80098f2:	f7ff ff40 	bl	8009776 <xQueueGenericCreate>
 80098f6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80098f8:	697b      	ldr	r3, [r7, #20]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d002      	beq.n	8009904 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80098fe:	697b      	ldr	r3, [r7, #20]
 8009900:	683a      	ldr	r2, [r7, #0]
 8009902:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8009904:	697b      	ldr	r3, [r7, #20]
	}
 8009906:	4618      	mov	r0, r3
 8009908:	3718      	adds	r7, #24
 800990a:	46bd      	mov	sp, r7
 800990c:	bd80      	pop	{r7, pc}
	...

08009910 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8009910:	b580      	push	{r7, lr}
 8009912:	b08e      	sub	sp, #56	@ 0x38
 8009914:	af00      	add	r7, sp, #0
 8009916:	60f8      	str	r0, [r7, #12]
 8009918:	60b9      	str	r1, [r7, #8]
 800991a:	607a      	str	r2, [r7, #4]
 800991c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800991e:	2300      	movs	r3, #0
 8009920:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8009926:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009928:	2b00      	cmp	r3, #0
 800992a:	d10b      	bne.n	8009944 <xQueueGenericSend+0x34>
	__asm volatile
 800992c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009930:	f383 8811 	msr	BASEPRI, r3
 8009934:	f3bf 8f6f 	isb	sy
 8009938:	f3bf 8f4f 	dsb	sy
 800993c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800993e:	bf00      	nop
 8009940:	bf00      	nop
 8009942:	e7fd      	b.n	8009940 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	2b00      	cmp	r3, #0
 8009948:	d103      	bne.n	8009952 <xQueueGenericSend+0x42>
 800994a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800994c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800994e:	2b00      	cmp	r3, #0
 8009950:	d101      	bne.n	8009956 <xQueueGenericSend+0x46>
 8009952:	2301      	movs	r3, #1
 8009954:	e000      	b.n	8009958 <xQueueGenericSend+0x48>
 8009956:	2300      	movs	r3, #0
 8009958:	2b00      	cmp	r3, #0
 800995a:	d10b      	bne.n	8009974 <xQueueGenericSend+0x64>
	__asm volatile
 800995c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009960:	f383 8811 	msr	BASEPRI, r3
 8009964:	f3bf 8f6f 	isb	sy
 8009968:	f3bf 8f4f 	dsb	sy
 800996c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800996e:	bf00      	nop
 8009970:	bf00      	nop
 8009972:	e7fd      	b.n	8009970 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009974:	683b      	ldr	r3, [r7, #0]
 8009976:	2b02      	cmp	r3, #2
 8009978:	d103      	bne.n	8009982 <xQueueGenericSend+0x72>
 800997a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800997c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800997e:	2b01      	cmp	r3, #1
 8009980:	d101      	bne.n	8009986 <xQueueGenericSend+0x76>
 8009982:	2301      	movs	r3, #1
 8009984:	e000      	b.n	8009988 <xQueueGenericSend+0x78>
 8009986:	2300      	movs	r3, #0
 8009988:	2b00      	cmp	r3, #0
 800998a:	d10b      	bne.n	80099a4 <xQueueGenericSend+0x94>
	__asm volatile
 800998c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009990:	f383 8811 	msr	BASEPRI, r3
 8009994:	f3bf 8f6f 	isb	sy
 8009998:	f3bf 8f4f 	dsb	sy
 800999c:	623b      	str	r3, [r7, #32]
}
 800999e:	bf00      	nop
 80099a0:	bf00      	nop
 80099a2:	e7fd      	b.n	80099a0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80099a4:	f001 fe74 	bl	800b690 <xTaskGetSchedulerState>
 80099a8:	4603      	mov	r3, r0
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d102      	bne.n	80099b4 <xQueueGenericSend+0xa4>
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d101      	bne.n	80099b8 <xQueueGenericSend+0xa8>
 80099b4:	2301      	movs	r3, #1
 80099b6:	e000      	b.n	80099ba <xQueueGenericSend+0xaa>
 80099b8:	2300      	movs	r3, #0
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d10b      	bne.n	80099d6 <xQueueGenericSend+0xc6>
	__asm volatile
 80099be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099c2:	f383 8811 	msr	BASEPRI, r3
 80099c6:	f3bf 8f6f 	isb	sy
 80099ca:	f3bf 8f4f 	dsb	sy
 80099ce:	61fb      	str	r3, [r7, #28]
}
 80099d0:	bf00      	nop
 80099d2:	bf00      	nop
 80099d4:	e7fd      	b.n	80099d2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80099d6:	f002 fee7 	bl	800c7a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80099da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80099de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80099e2:	429a      	cmp	r2, r3
 80099e4:	d302      	bcc.n	80099ec <xQueueGenericSend+0xdc>
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	2b02      	cmp	r3, #2
 80099ea:	d129      	bne.n	8009a40 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80099ec:	683a      	ldr	r2, [r7, #0]
 80099ee:	68b9      	ldr	r1, [r7, #8]
 80099f0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80099f2:	f000 fcab 	bl	800a34c <prvCopyDataToQueue>
 80099f6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80099f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80099fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d010      	beq.n	8009a22 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009a00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a02:	3324      	adds	r3, #36	@ 0x24
 8009a04:	4618      	mov	r0, r3
 8009a06:	f001 fc41 	bl	800b28c <xTaskRemoveFromEventList>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d013      	beq.n	8009a38 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009a10:	4b3f      	ldr	r3, [pc, #252]	@ (8009b10 <xQueueGenericSend+0x200>)
 8009a12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a16:	601a      	str	r2, [r3, #0]
 8009a18:	f3bf 8f4f 	dsb	sy
 8009a1c:	f3bf 8f6f 	isb	sy
 8009a20:	e00a      	b.n	8009a38 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8009a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d007      	beq.n	8009a38 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8009a28:	4b39      	ldr	r3, [pc, #228]	@ (8009b10 <xQueueGenericSend+0x200>)
 8009a2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a2e:	601a      	str	r2, [r3, #0]
 8009a30:	f3bf 8f4f 	dsb	sy
 8009a34:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8009a38:	f002 fee8 	bl	800c80c <vPortExitCritical>
				return pdPASS;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	e063      	b.n	8009b08 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d103      	bne.n	8009a4e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009a46:	f002 fee1 	bl	800c80c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	e05c      	b.n	8009b08 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009a4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d106      	bne.n	8009a62 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009a54:	f107 0314 	add.w	r3, r7, #20
 8009a58:	4618      	mov	r0, r3
 8009a5a:	f001 fc7f 	bl	800b35c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009a5e:	2301      	movs	r3, #1
 8009a60:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009a62:	f002 fed3 	bl	800c80c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009a66:	f001 f999 	bl	800ad9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009a6a:	f002 fe9d 	bl	800c7a8 <vPortEnterCritical>
 8009a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009a74:	b25b      	sxtb	r3, r3
 8009a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a7a:	d103      	bne.n	8009a84 <xQueueGenericSend+0x174>
 8009a7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a7e:	2200      	movs	r2, #0
 8009a80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009a84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009a8a:	b25b      	sxtb	r3, r3
 8009a8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a90:	d103      	bne.n	8009a9a <xQueueGenericSend+0x18a>
 8009a92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009a94:	2200      	movs	r2, #0
 8009a96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009a9a:	f002 feb7 	bl	800c80c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009a9e:	1d3a      	adds	r2, r7, #4
 8009aa0:	f107 0314 	add.w	r3, r7, #20
 8009aa4:	4611      	mov	r1, r2
 8009aa6:	4618      	mov	r0, r3
 8009aa8:	f001 fc6e 	bl	800b388 <xTaskCheckForTimeOut>
 8009aac:	4603      	mov	r3, r0
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d124      	bne.n	8009afc <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009ab2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ab4:	f000 fd42 	bl	800a53c <prvIsQueueFull>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d018      	beq.n	8009af0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ac0:	3310      	adds	r3, #16
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	4611      	mov	r1, r2
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f001 fb8e 	bl	800b1e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009acc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009ace:	f000 fccd 	bl	800a46c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009ad2:	f001 f971 	bl	800adb8 <xTaskResumeAll>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f47f af7c 	bne.w	80099d6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8009ade:	4b0c      	ldr	r3, [pc, #48]	@ (8009b10 <xQueueGenericSend+0x200>)
 8009ae0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ae4:	601a      	str	r2, [r3, #0]
 8009ae6:	f3bf 8f4f 	dsb	sy
 8009aea:	f3bf 8f6f 	isb	sy
 8009aee:	e772      	b.n	80099d6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009af0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009af2:	f000 fcbb 	bl	800a46c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009af6:	f001 f95f 	bl	800adb8 <xTaskResumeAll>
 8009afa:	e76c      	b.n	80099d6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009afc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009afe:	f000 fcb5 	bl	800a46c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009b02:	f001 f959 	bl	800adb8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8009b06:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3738      	adds	r7, #56	@ 0x38
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}
 8009b10:	e000ed04 	.word	0xe000ed04

08009b14 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b090      	sub	sp, #64	@ 0x40
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	60f8      	str	r0, [r7, #12]
 8009b1c:	60b9      	str	r1, [r7, #8]
 8009b1e:	607a      	str	r2, [r7, #4]
 8009b20:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009b22:	68fb      	ldr	r3, [r7, #12]
 8009b24:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8009b26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	d10b      	bne.n	8009b44 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8009b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b30:	f383 8811 	msr	BASEPRI, r3
 8009b34:	f3bf 8f6f 	isb	sy
 8009b38:	f3bf 8f4f 	dsb	sy
 8009b3c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009b3e:	bf00      	nop
 8009b40:	bf00      	nop
 8009b42:	e7fd      	b.n	8009b40 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009b44:	68bb      	ldr	r3, [r7, #8]
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d103      	bne.n	8009b52 <xQueueGenericSendFromISR+0x3e>
 8009b4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d101      	bne.n	8009b56 <xQueueGenericSendFromISR+0x42>
 8009b52:	2301      	movs	r3, #1
 8009b54:	e000      	b.n	8009b58 <xQueueGenericSendFromISR+0x44>
 8009b56:	2300      	movs	r3, #0
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d10b      	bne.n	8009b74 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8009b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b60:	f383 8811 	msr	BASEPRI, r3
 8009b64:	f3bf 8f6f 	isb	sy
 8009b68:	f3bf 8f4f 	dsb	sy
 8009b6c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009b6e:	bf00      	nop
 8009b70:	bf00      	nop
 8009b72:	e7fd      	b.n	8009b70 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8009b74:	683b      	ldr	r3, [r7, #0]
 8009b76:	2b02      	cmp	r3, #2
 8009b78:	d103      	bne.n	8009b82 <xQueueGenericSendFromISR+0x6e>
 8009b7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b7c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009b7e:	2b01      	cmp	r3, #1
 8009b80:	d101      	bne.n	8009b86 <xQueueGenericSendFromISR+0x72>
 8009b82:	2301      	movs	r3, #1
 8009b84:	e000      	b.n	8009b88 <xQueueGenericSendFromISR+0x74>
 8009b86:	2300      	movs	r3, #0
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d10b      	bne.n	8009ba4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8009b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b90:	f383 8811 	msr	BASEPRI, r3
 8009b94:	f3bf 8f6f 	isb	sy
 8009b98:	f3bf 8f4f 	dsb	sy
 8009b9c:	623b      	str	r3, [r7, #32]
}
 8009b9e:	bf00      	nop
 8009ba0:	bf00      	nop
 8009ba2:	e7fd      	b.n	8009ba0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009ba4:	f002 fee0 	bl	800c968 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009ba8:	f3ef 8211 	mrs	r2, BASEPRI
 8009bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bb0:	f383 8811 	msr	BASEPRI, r3
 8009bb4:	f3bf 8f6f 	isb	sy
 8009bb8:	f3bf 8f4f 	dsb	sy
 8009bbc:	61fa      	str	r2, [r7, #28]
 8009bbe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8009bc0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009bc2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009bc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bc6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009bc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009bcc:	429a      	cmp	r2, r3
 8009bce:	d302      	bcc.n	8009bd6 <xQueueGenericSendFromISR+0xc2>
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	2b02      	cmp	r3, #2
 8009bd4:	d12f      	bne.n	8009c36 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009bd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bd8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009bdc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009be0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009be2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009be4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009be6:	683a      	ldr	r2, [r7, #0]
 8009be8:	68b9      	ldr	r1, [r7, #8]
 8009bea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009bec:	f000 fbae 	bl	800a34c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009bf0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8009bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bf8:	d112      	bne.n	8009c20 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009bfa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d016      	beq.n	8009c30 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c04:	3324      	adds	r3, #36	@ 0x24
 8009c06:	4618      	mov	r0, r3
 8009c08:	f001 fb40 	bl	800b28c <xTaskRemoveFromEventList>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d00e      	beq.n	8009c30 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d00b      	beq.n	8009c30 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	2201      	movs	r2, #1
 8009c1c:	601a      	str	r2, [r3, #0]
 8009c1e:	e007      	b.n	8009c30 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009c20:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8009c24:	3301      	adds	r3, #1
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	b25a      	sxtb	r2, r3
 8009c2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c2c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009c30:	2301      	movs	r3, #1
 8009c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8009c34:	e001      	b.n	8009c3a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009c36:	2300      	movs	r3, #0
 8009c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009c3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c3c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8009c44:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009c46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3740      	adds	r7, #64	@ 0x40
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}

08009c50 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b08e      	sub	sp, #56	@ 0x38
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009c5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d10b      	bne.n	8009c7c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8009c64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c68:	f383 8811 	msr	BASEPRI, r3
 8009c6c:	f3bf 8f6f 	isb	sy
 8009c70:	f3bf 8f4f 	dsb	sy
 8009c74:	623b      	str	r3, [r7, #32]
}
 8009c76:	bf00      	nop
 8009c78:	bf00      	nop
 8009c7a:	e7fd      	b.n	8009c78 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d00b      	beq.n	8009c9c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8009c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c88:	f383 8811 	msr	BASEPRI, r3
 8009c8c:	f3bf 8f6f 	isb	sy
 8009c90:	f3bf 8f4f 	dsb	sy
 8009c94:	61fb      	str	r3, [r7, #28]
}
 8009c96:	bf00      	nop
 8009c98:	bf00      	nop
 8009c9a:	e7fd      	b.n	8009c98 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d103      	bne.n	8009cac <xQueueGiveFromISR+0x5c>
 8009ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009ca6:	689b      	ldr	r3, [r3, #8]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d101      	bne.n	8009cb0 <xQueueGiveFromISR+0x60>
 8009cac:	2301      	movs	r3, #1
 8009cae:	e000      	b.n	8009cb2 <xQueueGiveFromISR+0x62>
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d10b      	bne.n	8009cce <xQueueGiveFromISR+0x7e>
	__asm volatile
 8009cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cba:	f383 8811 	msr	BASEPRI, r3
 8009cbe:	f3bf 8f6f 	isb	sy
 8009cc2:	f3bf 8f4f 	dsb	sy
 8009cc6:	61bb      	str	r3, [r7, #24]
}
 8009cc8:	bf00      	nop
 8009cca:	bf00      	nop
 8009ccc:	e7fd      	b.n	8009cca <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009cce:	f002 fe4b 	bl	800c968 <vPortValidateInterruptPriority>
	__asm volatile
 8009cd2:	f3ef 8211 	mrs	r2, BASEPRI
 8009cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009cda:	f383 8811 	msr	BASEPRI, r3
 8009cde:	f3bf 8f6f 	isb	sy
 8009ce2:	f3bf 8f4f 	dsb	sy
 8009ce6:	617a      	str	r2, [r7, #20]
 8009ce8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8009cea:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009cec:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009cf2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8009cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cf8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d22b      	bcs.n	8009d56 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d00:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009d04:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d0a:	1c5a      	adds	r2, r3, #1
 8009d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d0e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8009d10:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8009d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d18:	d112      	bne.n	8009d40 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d016      	beq.n	8009d50 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d24:	3324      	adds	r3, #36	@ 0x24
 8009d26:	4618      	mov	r0, r3
 8009d28:	f001 fab0 	bl	800b28c <xTaskRemoveFromEventList>
 8009d2c:	4603      	mov	r3, r0
 8009d2e:	2b00      	cmp	r3, #0
 8009d30:	d00e      	beq.n	8009d50 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009d32:	683b      	ldr	r3, [r7, #0]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d00b      	beq.n	8009d50 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	601a      	str	r2, [r3, #0]
 8009d3e:	e007      	b.n	8009d50 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8009d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009d44:	3301      	adds	r3, #1
 8009d46:	b2db      	uxtb	r3, r3
 8009d48:	b25a      	sxtb	r2, r3
 8009d4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009d50:	2301      	movs	r3, #1
 8009d52:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d54:	e001      	b.n	8009d5a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8009d56:	2300      	movs	r3, #0
 8009d58:	637b      	str	r3, [r7, #52]	@ 0x34
 8009d5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d5c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	f383 8811 	msr	BASEPRI, r3
}
 8009d64:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009d66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009d68:	4618      	mov	r0, r3
 8009d6a:	3738      	adds	r7, #56	@ 0x38
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bd80      	pop	{r7, pc}

08009d70 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b08c      	sub	sp, #48	@ 0x30
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	60f8      	str	r0, [r7, #12]
 8009d78:	60b9      	str	r1, [r7, #8]
 8009d7a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009d84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d10b      	bne.n	8009da2 <xQueueReceive+0x32>
	__asm volatile
 8009d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8e:	f383 8811 	msr	BASEPRI, r3
 8009d92:	f3bf 8f6f 	isb	sy
 8009d96:	f3bf 8f4f 	dsb	sy
 8009d9a:	623b      	str	r3, [r7, #32]
}
 8009d9c:	bf00      	nop
 8009d9e:	bf00      	nop
 8009da0:	e7fd      	b.n	8009d9e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d103      	bne.n	8009db0 <xQueueReceive+0x40>
 8009da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d101      	bne.n	8009db4 <xQueueReceive+0x44>
 8009db0:	2301      	movs	r3, #1
 8009db2:	e000      	b.n	8009db6 <xQueueReceive+0x46>
 8009db4:	2300      	movs	r3, #0
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d10b      	bne.n	8009dd2 <xQueueReceive+0x62>
	__asm volatile
 8009dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dbe:	f383 8811 	msr	BASEPRI, r3
 8009dc2:	f3bf 8f6f 	isb	sy
 8009dc6:	f3bf 8f4f 	dsb	sy
 8009dca:	61fb      	str	r3, [r7, #28]
}
 8009dcc:	bf00      	nop
 8009dce:	bf00      	nop
 8009dd0:	e7fd      	b.n	8009dce <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009dd2:	f001 fc5d 	bl	800b690 <xTaskGetSchedulerState>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d102      	bne.n	8009de2 <xQueueReceive+0x72>
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d101      	bne.n	8009de6 <xQueueReceive+0x76>
 8009de2:	2301      	movs	r3, #1
 8009de4:	e000      	b.n	8009de8 <xQueueReceive+0x78>
 8009de6:	2300      	movs	r3, #0
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d10b      	bne.n	8009e04 <xQueueReceive+0x94>
	__asm volatile
 8009dec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df0:	f383 8811 	msr	BASEPRI, r3
 8009df4:	f3bf 8f6f 	isb	sy
 8009df8:	f3bf 8f4f 	dsb	sy
 8009dfc:	61bb      	str	r3, [r7, #24]
}
 8009dfe:	bf00      	nop
 8009e00:	bf00      	nop
 8009e02:	e7fd      	b.n	8009e00 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009e04:	f002 fcd0 	bl	800c7a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e0c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e10:	2b00      	cmp	r3, #0
 8009e12:	d01f      	beq.n	8009e54 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009e14:	68b9      	ldr	r1, [r7, #8]
 8009e16:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009e18:	f000 fb02 	bl	800a420 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009e1e:	1e5a      	subs	r2, r3, #1
 8009e20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e22:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e26:	691b      	ldr	r3, [r3, #16]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d00f      	beq.n	8009e4c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009e2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e2e:	3310      	adds	r3, #16
 8009e30:	4618      	mov	r0, r3
 8009e32:	f001 fa2b 	bl	800b28c <xTaskRemoveFromEventList>
 8009e36:	4603      	mov	r3, r0
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d007      	beq.n	8009e4c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009e3c:	4b3c      	ldr	r3, [pc, #240]	@ (8009f30 <xQueueReceive+0x1c0>)
 8009e3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e42:	601a      	str	r2, [r3, #0]
 8009e44:	f3bf 8f4f 	dsb	sy
 8009e48:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009e4c:	f002 fcde 	bl	800c80c <vPortExitCritical>
				return pdPASS;
 8009e50:	2301      	movs	r3, #1
 8009e52:	e069      	b.n	8009f28 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d103      	bne.n	8009e62 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8009e5a:	f002 fcd7 	bl	800c80c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009e5e:	2300      	movs	r3, #0
 8009e60:	e062      	b.n	8009f28 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009e62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d106      	bne.n	8009e76 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8009e68:	f107 0310 	add.w	r3, r7, #16
 8009e6c:	4618      	mov	r0, r3
 8009e6e:	f001 fa75 	bl	800b35c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009e72:	2301      	movs	r3, #1
 8009e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009e76:	f002 fcc9 	bl	800c80c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8009e7a:	f000 ff8f 	bl	800ad9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009e7e:	f002 fc93 	bl	800c7a8 <vPortEnterCritical>
 8009e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009e88:	b25b      	sxtb	r3, r3
 8009e8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e8e:	d103      	bne.n	8009e98 <xQueueReceive+0x128>
 8009e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e92:	2200      	movs	r2, #0
 8009e94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e9a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009e9e:	b25b      	sxtb	r3, r3
 8009ea0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ea4:	d103      	bne.n	8009eae <xQueueReceive+0x13e>
 8009ea6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ea8:	2200      	movs	r2, #0
 8009eaa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009eae:	f002 fcad 	bl	800c80c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009eb2:	1d3a      	adds	r2, r7, #4
 8009eb4:	f107 0310 	add.w	r3, r7, #16
 8009eb8:	4611      	mov	r1, r2
 8009eba:	4618      	mov	r0, r3
 8009ebc:	f001 fa64 	bl	800b388 <xTaskCheckForTimeOut>
 8009ec0:	4603      	mov	r3, r0
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d123      	bne.n	8009f0e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009ec6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ec8:	f000 fb22 	bl	800a510 <prvIsQueueEmpty>
 8009ecc:	4603      	mov	r3, r0
 8009ece:	2b00      	cmp	r3, #0
 8009ed0:	d017      	beq.n	8009f02 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009ed2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ed4:	3324      	adds	r3, #36	@ 0x24
 8009ed6:	687a      	ldr	r2, [r7, #4]
 8009ed8:	4611      	mov	r1, r2
 8009eda:	4618      	mov	r0, r3
 8009edc:	f001 f984 	bl	800b1e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8009ee0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009ee2:	f000 fac3 	bl	800a46c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009ee6:	f000 ff67 	bl	800adb8 <xTaskResumeAll>
 8009eea:	4603      	mov	r3, r0
 8009eec:	2b00      	cmp	r3, #0
 8009eee:	d189      	bne.n	8009e04 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8009ef0:	4b0f      	ldr	r3, [pc, #60]	@ (8009f30 <xQueueReceive+0x1c0>)
 8009ef2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009ef6:	601a      	str	r2, [r3, #0]
 8009ef8:	f3bf 8f4f 	dsb	sy
 8009efc:	f3bf 8f6f 	isb	sy
 8009f00:	e780      	b.n	8009e04 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8009f02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f04:	f000 fab2 	bl	800a46c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009f08:	f000 ff56 	bl	800adb8 <xTaskResumeAll>
 8009f0c:	e77a      	b.n	8009e04 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009f0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f10:	f000 faac 	bl	800a46c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009f14:	f000 ff50 	bl	800adb8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009f18:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f1a:	f000 faf9 	bl	800a510 <prvIsQueueEmpty>
 8009f1e:	4603      	mov	r3, r0
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	f43f af6f 	beq.w	8009e04 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009f26:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	3730      	adds	r7, #48	@ 0x30
 8009f2c:	46bd      	mov	sp, r7
 8009f2e:	bd80      	pop	{r7, pc}
 8009f30:	e000ed04 	.word	0xe000ed04

08009f34 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009f34:	b580      	push	{r7, lr}
 8009f36:	b08e      	sub	sp, #56	@ 0x38
 8009f38:	af00      	add	r7, sp, #0
 8009f3a:	6078      	str	r0, [r7, #4]
 8009f3c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8009f46:	2300      	movs	r3, #0
 8009f48:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8009f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d10b      	bne.n	8009f68 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009f50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f54:	f383 8811 	msr	BASEPRI, r3
 8009f58:	f3bf 8f6f 	isb	sy
 8009f5c:	f3bf 8f4f 	dsb	sy
 8009f60:	623b      	str	r3, [r7, #32]
}
 8009f62:	bf00      	nop
 8009f64:	bf00      	nop
 8009f66:	e7fd      	b.n	8009f64 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009f68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d00b      	beq.n	8009f88 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f74:	f383 8811 	msr	BASEPRI, r3
 8009f78:	f3bf 8f6f 	isb	sy
 8009f7c:	f3bf 8f4f 	dsb	sy
 8009f80:	61fb      	str	r3, [r7, #28]
}
 8009f82:	bf00      	nop
 8009f84:	bf00      	nop
 8009f86:	e7fd      	b.n	8009f84 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009f88:	f001 fb82 	bl	800b690 <xTaskGetSchedulerState>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d102      	bne.n	8009f98 <xQueueSemaphoreTake+0x64>
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d101      	bne.n	8009f9c <xQueueSemaphoreTake+0x68>
 8009f98:	2301      	movs	r3, #1
 8009f9a:	e000      	b.n	8009f9e <xQueueSemaphoreTake+0x6a>
 8009f9c:	2300      	movs	r3, #0
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d10b      	bne.n	8009fba <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa6:	f383 8811 	msr	BASEPRI, r3
 8009faa:	f3bf 8f6f 	isb	sy
 8009fae:	f3bf 8f4f 	dsb	sy
 8009fb2:	61bb      	str	r3, [r7, #24]
}
 8009fb4:	bf00      	nop
 8009fb6:	bf00      	nop
 8009fb8:	e7fd      	b.n	8009fb6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8009fba:	f002 fbf5 	bl	800c7a8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009fbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fc0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fc2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d024      	beq.n	800a014 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8009fca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fcc:	1e5a      	subs	r2, r3, #1
 8009fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fd0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009fd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d104      	bne.n	8009fe4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009fda:	f001 fcdf 	bl	800b99c <pvTaskIncrementMutexHeldCount>
 8009fde:	4602      	mov	r2, r0
 8009fe0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fe4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fe6:	691b      	ldr	r3, [r3, #16]
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	d00f      	beq.n	800a00c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fee:	3310      	adds	r3, #16
 8009ff0:	4618      	mov	r0, r3
 8009ff2:	f001 f94b 	bl	800b28c <xTaskRemoveFromEventList>
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	2b00      	cmp	r3, #0
 8009ffa:	d007      	beq.n	800a00c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009ffc:	4b54      	ldr	r3, [pc, #336]	@ (800a150 <xQueueSemaphoreTake+0x21c>)
 8009ffe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a002:	601a      	str	r2, [r3, #0]
 800a004:	f3bf 8f4f 	dsb	sy
 800a008:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a00c:	f002 fbfe 	bl	800c80c <vPortExitCritical>
				return pdPASS;
 800a010:	2301      	movs	r3, #1
 800a012:	e098      	b.n	800a146 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	2b00      	cmp	r3, #0
 800a018:	d112      	bne.n	800a040 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800a01a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d00b      	beq.n	800a038 <xQueueSemaphoreTake+0x104>
	__asm volatile
 800a020:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a024:	f383 8811 	msr	BASEPRI, r3
 800a028:	f3bf 8f6f 	isb	sy
 800a02c:	f3bf 8f4f 	dsb	sy
 800a030:	617b      	str	r3, [r7, #20]
}
 800a032:	bf00      	nop
 800a034:	bf00      	nop
 800a036:	e7fd      	b.n	800a034 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800a038:	f002 fbe8 	bl	800c80c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a03c:	2300      	movs	r3, #0
 800a03e:	e082      	b.n	800a146 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a042:	2b00      	cmp	r3, #0
 800a044:	d106      	bne.n	800a054 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a046:	f107 030c 	add.w	r3, r7, #12
 800a04a:	4618      	mov	r0, r3
 800a04c:	f001 f986 	bl	800b35c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a050:	2301      	movs	r3, #1
 800a052:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a054:	f002 fbda 	bl	800c80c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a058:	f000 fea0 	bl	800ad9c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a05c:	f002 fba4 	bl	800c7a8 <vPortEnterCritical>
 800a060:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a062:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a066:	b25b      	sxtb	r3, r3
 800a068:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a06c:	d103      	bne.n	800a076 <xQueueSemaphoreTake+0x142>
 800a06e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a070:	2200      	movs	r2, #0
 800a072:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a078:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a07c:	b25b      	sxtb	r3, r3
 800a07e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a082:	d103      	bne.n	800a08c <xQueueSemaphoreTake+0x158>
 800a084:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a086:	2200      	movs	r2, #0
 800a088:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a08c:	f002 fbbe 	bl	800c80c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a090:	463a      	mov	r2, r7
 800a092:	f107 030c 	add.w	r3, r7, #12
 800a096:	4611      	mov	r1, r2
 800a098:	4618      	mov	r0, r3
 800a09a:	f001 f975 	bl	800b388 <xTaskCheckForTimeOut>
 800a09e:	4603      	mov	r3, r0
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d132      	bne.n	800a10a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a0a4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a0a6:	f000 fa33 	bl	800a510 <prvIsQueueEmpty>
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d026      	beq.n	800a0fe <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a0b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d109      	bne.n	800a0cc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800a0b8:	f002 fb76 	bl	800c7a8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a0bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0be:	689b      	ldr	r3, [r3, #8]
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	f001 fb03 	bl	800b6cc <xTaskPriorityInherit>
 800a0c6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800a0c8:	f002 fba0 	bl	800c80c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a0cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0ce:	3324      	adds	r3, #36	@ 0x24
 800a0d0:	683a      	ldr	r2, [r7, #0]
 800a0d2:	4611      	mov	r1, r2
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f001 f887 	bl	800b1e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a0da:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a0dc:	f000 f9c6 	bl	800a46c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a0e0:	f000 fe6a 	bl	800adb8 <xTaskResumeAll>
 800a0e4:	4603      	mov	r3, r0
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	f47f af67 	bne.w	8009fba <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800a0ec:	4b18      	ldr	r3, [pc, #96]	@ (800a150 <xQueueSemaphoreTake+0x21c>)
 800a0ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a0f2:	601a      	str	r2, [r3, #0]
 800a0f4:	f3bf 8f4f 	dsb	sy
 800a0f8:	f3bf 8f6f 	isb	sy
 800a0fc:	e75d      	b.n	8009fba <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800a0fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a100:	f000 f9b4 	bl	800a46c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a104:	f000 fe58 	bl	800adb8 <xTaskResumeAll>
 800a108:	e757      	b.n	8009fba <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800a10a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a10c:	f000 f9ae 	bl	800a46c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a110:	f000 fe52 	bl	800adb8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a114:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a116:	f000 f9fb 	bl	800a510 <prvIsQueueEmpty>
 800a11a:	4603      	mov	r3, r0
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	f43f af4c 	beq.w	8009fba <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800a122:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a124:	2b00      	cmp	r3, #0
 800a126:	d00d      	beq.n	800a144 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800a128:	f002 fb3e 	bl	800c7a8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800a12c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a12e:	f000 f8f5 	bl	800a31c <prvGetDisinheritPriorityAfterTimeout>
 800a132:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800a134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a136:	689b      	ldr	r3, [r3, #8]
 800a138:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800a13a:	4618      	mov	r0, r3
 800a13c:	f001 fba6 	bl	800b88c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800a140:	f002 fb64 	bl	800c80c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a144:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a146:	4618      	mov	r0, r3
 800a148:	3738      	adds	r7, #56	@ 0x38
 800a14a:	46bd      	mov	sp, r7
 800a14c:	bd80      	pop	{r7, pc}
 800a14e:	bf00      	nop
 800a150:	e000ed04 	.word	0xe000ed04

0800a154 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800a154:	b580      	push	{r7, lr}
 800a156:	b08e      	sub	sp, #56	@ 0x38
 800a158:	af00      	add	r7, sp, #0
 800a15a:	60f8      	str	r0, [r7, #12]
 800a15c:	60b9      	str	r1, [r7, #8]
 800a15e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a166:	2b00      	cmp	r3, #0
 800a168:	d10b      	bne.n	800a182 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800a16a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a16e:	f383 8811 	msr	BASEPRI, r3
 800a172:	f3bf 8f6f 	isb	sy
 800a176:	f3bf 8f4f 	dsb	sy
 800a17a:	623b      	str	r3, [r7, #32]
}
 800a17c:	bf00      	nop
 800a17e:	bf00      	nop
 800a180:	e7fd      	b.n	800a17e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a182:	68bb      	ldr	r3, [r7, #8]
 800a184:	2b00      	cmp	r3, #0
 800a186:	d103      	bne.n	800a190 <xQueueReceiveFromISR+0x3c>
 800a188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a18a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d101      	bne.n	800a194 <xQueueReceiveFromISR+0x40>
 800a190:	2301      	movs	r3, #1
 800a192:	e000      	b.n	800a196 <xQueueReceiveFromISR+0x42>
 800a194:	2300      	movs	r3, #0
 800a196:	2b00      	cmp	r3, #0
 800a198:	d10b      	bne.n	800a1b2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 800a19a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a19e:	f383 8811 	msr	BASEPRI, r3
 800a1a2:	f3bf 8f6f 	isb	sy
 800a1a6:	f3bf 8f4f 	dsb	sy
 800a1aa:	61fb      	str	r3, [r7, #28]
}
 800a1ac:	bf00      	nop
 800a1ae:	bf00      	nop
 800a1b0:	e7fd      	b.n	800a1ae <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a1b2:	f002 fbd9 	bl	800c968 <vPortValidateInterruptPriority>
	__asm volatile
 800a1b6:	f3ef 8211 	mrs	r2, BASEPRI
 800a1ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1be:	f383 8811 	msr	BASEPRI, r3
 800a1c2:	f3bf 8f6f 	isb	sy
 800a1c6:	f3bf 8f4f 	dsb	sy
 800a1ca:	61ba      	str	r2, [r7, #24]
 800a1cc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800a1ce:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a1d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a1d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1d6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a1d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d02f      	beq.n	800a23e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800a1de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a1e4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a1e8:	68b9      	ldr	r1, [r7, #8]
 800a1ea:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a1ec:	f000 f918 	bl	800a420 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a1f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f2:	1e5a      	subs	r2, r3, #1
 800a1f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1f6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 800a1f8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800a1fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a200:	d112      	bne.n	800a228 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a204:	691b      	ldr	r3, [r3, #16]
 800a206:	2b00      	cmp	r3, #0
 800a208:	d016      	beq.n	800a238 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a20a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a20c:	3310      	adds	r3, #16
 800a20e:	4618      	mov	r0, r3
 800a210:	f001 f83c 	bl	800b28c <xTaskRemoveFromEventList>
 800a214:	4603      	mov	r3, r0
 800a216:	2b00      	cmp	r3, #0
 800a218:	d00e      	beq.n	800a238 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d00b      	beq.n	800a238 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	2201      	movs	r2, #1
 800a224:	601a      	str	r2, [r3, #0]
 800a226:	e007      	b.n	800a238 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 800a228:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a22c:	3301      	adds	r3, #1
 800a22e:	b2db      	uxtb	r3, r3
 800a230:	b25a      	sxtb	r2, r3
 800a232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a234:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 800a238:	2301      	movs	r3, #1
 800a23a:	637b      	str	r3, [r7, #52]	@ 0x34
 800a23c:	e001      	b.n	800a242 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800a23e:	2300      	movs	r3, #0
 800a240:	637b      	str	r3, [r7, #52]	@ 0x34
 800a242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a244:	613b      	str	r3, [r7, #16]
	__asm volatile
 800a246:	693b      	ldr	r3, [r7, #16]
 800a248:	f383 8811 	msr	BASEPRI, r3
}
 800a24c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a24e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 800a250:	4618      	mov	r0, r3
 800a252:	3738      	adds	r7, #56	@ 0x38
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b084      	sub	sp, #16
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d10b      	bne.n	800a27e <uxQueueMessagesWaiting+0x26>
	__asm volatile
 800a266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a26a:	f383 8811 	msr	BASEPRI, r3
 800a26e:	f3bf 8f6f 	isb	sy
 800a272:	f3bf 8f4f 	dsb	sy
 800a276:	60bb      	str	r3, [r7, #8]
}
 800a278:	bf00      	nop
 800a27a:	bf00      	nop
 800a27c:	e7fd      	b.n	800a27a <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 800a27e:	f002 fa93 	bl	800c7a8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a286:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800a288:	f002 fac0 	bl	800c80c <vPortExitCritical>

	return uxReturn;
 800a28c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a28e:	4618      	mov	r0, r3
 800a290:	3710      	adds	r7, #16
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}

0800a296 <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 800a296:	b480      	push	{r7}
 800a298:	b087      	sub	sp, #28
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 800a2a2:	697b      	ldr	r3, [r7, #20]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d10b      	bne.n	800a2c0 <uxQueueMessagesWaitingFromISR+0x2a>
	__asm volatile
 800a2a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ac:	f383 8811 	msr	BASEPRI, r3
 800a2b0:	f3bf 8f6f 	isb	sy
 800a2b4:	f3bf 8f4f 	dsb	sy
 800a2b8:	60fb      	str	r3, [r7, #12]
}
 800a2ba:	bf00      	nop
 800a2bc:	bf00      	nop
 800a2be:	e7fd      	b.n	800a2bc <uxQueueMessagesWaitingFromISR+0x26>
	uxReturn = pxQueue->uxMessagesWaiting;
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a2c4:	613b      	str	r3, [r7, #16]

	return uxReturn;
 800a2c6:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 800a2c8:	4618      	mov	r0, r3
 800a2ca:	371c      	adds	r7, #28
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr

0800a2d4 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b084      	sub	sp, #16
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d10b      	bne.n	800a2fe <vQueueDelete+0x2a>
	__asm volatile
 800a2e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2ea:	f383 8811 	msr	BASEPRI, r3
 800a2ee:	f3bf 8f6f 	isb	sy
 800a2f2:	f3bf 8f4f 	dsb	sy
 800a2f6:	60bb      	str	r3, [r7, #8]
}
 800a2f8:	bf00      	nop
 800a2fa:	bf00      	nop
 800a2fc:	e7fd      	b.n	800a2fa <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 800a2fe:	68f8      	ldr	r0, [r7, #12]
 800a300:	f000 f95e 	bl	800a5c0 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800a30a:	2b00      	cmp	r3, #0
 800a30c:	d102      	bne.n	800a314 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 800a30e:	68f8      	ldr	r0, [r7, #12]
 800a310:	f002 fc3a 	bl	800cb88 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800a314:	bf00      	nop
 800a316:	3710      	adds	r7, #16
 800a318:	46bd      	mov	sp, r7
 800a31a:	bd80      	pop	{r7, pc}

0800a31c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800a31c:	b480      	push	{r7}
 800a31e:	b085      	sub	sp, #20
 800a320:	af00      	add	r7, sp, #0
 800a322:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d006      	beq.n	800a33a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800a336:	60fb      	str	r3, [r7, #12]
 800a338:	e001      	b.n	800a33e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800a33a:	2300      	movs	r3, #0
 800a33c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800a33e:	68fb      	ldr	r3, [r7, #12]
	}
 800a340:	4618      	mov	r0, r3
 800a342:	3714      	adds	r7, #20
 800a344:	46bd      	mov	sp, r7
 800a346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34a:	4770      	bx	lr

0800a34c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a34c:	b580      	push	{r7, lr}
 800a34e:	b086      	sub	sp, #24
 800a350:	af00      	add	r7, sp, #0
 800a352:	60f8      	str	r0, [r7, #12]
 800a354:	60b9      	str	r1, [r7, #8]
 800a356:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a358:	2300      	movs	r3, #0
 800a35a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a360:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a362:	68fb      	ldr	r3, [r7, #12]
 800a364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a366:	2b00      	cmp	r3, #0
 800a368:	d10d      	bne.n	800a386 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d14d      	bne.n	800a40e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	689b      	ldr	r3, [r3, #8]
 800a376:	4618      	mov	r0, r3
 800a378:	f001 fa14 	bl	800b7a4 <xTaskPriorityDisinherit>
 800a37c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	2200      	movs	r2, #0
 800a382:	609a      	str	r2, [r3, #8]
 800a384:	e043      	b.n	800a40e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	2b00      	cmp	r3, #0
 800a38a:	d119      	bne.n	800a3c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a38c:	68fb      	ldr	r3, [r7, #12]
 800a38e:	6858      	ldr	r0, [r3, #4]
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a394:	461a      	mov	r2, r3
 800a396:	68b9      	ldr	r1, [r7, #8]
 800a398:	f009 ff5a 	bl	8014250 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	685a      	ldr	r2, [r3, #4]
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3a4:	441a      	add	r2, r3
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	685a      	ldr	r2, [r3, #4]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	689b      	ldr	r3, [r3, #8]
 800a3b2:	429a      	cmp	r2, r3
 800a3b4:	d32b      	bcc.n	800a40e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	681a      	ldr	r2, [r3, #0]
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	605a      	str	r2, [r3, #4]
 800a3be:	e026      	b.n	800a40e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	68d8      	ldr	r0, [r3, #12]
 800a3c4:	68fb      	ldr	r3, [r7, #12]
 800a3c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3c8:	461a      	mov	r2, r3
 800a3ca:	68b9      	ldr	r1, [r7, #8]
 800a3cc:	f009 ff40 	bl	8014250 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	68da      	ldr	r2, [r3, #12]
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3d8:	425b      	negs	r3, r3
 800a3da:	441a      	add	r2, r3
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	68da      	ldr	r2, [r3, #12]
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	429a      	cmp	r2, r3
 800a3ea:	d207      	bcs.n	800a3fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	689a      	ldr	r2, [r3, #8]
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3f4:	425b      	negs	r3, r3
 800a3f6:	441a      	add	r2, r3
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	2b02      	cmp	r3, #2
 800a400:	d105      	bne.n	800a40e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d002      	beq.n	800a40e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	3b01      	subs	r3, #1
 800a40c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	1c5a      	adds	r2, r3, #1
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a416:	697b      	ldr	r3, [r7, #20]
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3718      	adds	r7, #24
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}

0800a420 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b082      	sub	sp, #8
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
 800a428:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d018      	beq.n	800a464 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	68da      	ldr	r2, [r3, #12]
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a43a:	441a      	add	r2, r3
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	68da      	ldr	r2, [r3, #12]
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	689b      	ldr	r3, [r3, #8]
 800a448:	429a      	cmp	r2, r3
 800a44a:	d303      	bcc.n	800a454 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681a      	ldr	r2, [r3, #0]
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	68d9      	ldr	r1, [r3, #12]
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a45c:	461a      	mov	r2, r3
 800a45e:	6838      	ldr	r0, [r7, #0]
 800a460:	f009 fef6 	bl	8014250 <memcpy>
	}
}
 800a464:	bf00      	nop
 800a466:	3708      	adds	r7, #8
 800a468:	46bd      	mov	sp, r7
 800a46a:	bd80      	pop	{r7, pc}

0800a46c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b084      	sub	sp, #16
 800a470:	af00      	add	r7, sp, #0
 800a472:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a474:	f002 f998 	bl	800c7a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a47e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a480:	e011      	b.n	800a4a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a486:	2b00      	cmp	r3, #0
 800a488:	d012      	beq.n	800a4b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	3324      	adds	r3, #36	@ 0x24
 800a48e:	4618      	mov	r0, r3
 800a490:	f000 fefc 	bl	800b28c <xTaskRemoveFromEventList>
 800a494:	4603      	mov	r3, r0
 800a496:	2b00      	cmp	r3, #0
 800a498:	d001      	beq.n	800a49e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a49a:	f000 ffd9 	bl	800b450 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a49e:	7bfb      	ldrb	r3, [r7, #15]
 800a4a0:	3b01      	subs	r3, #1
 800a4a2:	b2db      	uxtb	r3, r3
 800a4a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a4a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	dce9      	bgt.n	800a482 <prvUnlockQueue+0x16>
 800a4ae:	e000      	b.n	800a4b2 <prvUnlockQueue+0x46>
					break;
 800a4b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	22ff      	movs	r2, #255	@ 0xff
 800a4b6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a4ba:	f002 f9a7 	bl	800c80c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a4be:	f002 f973 	bl	800c7a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a4c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a4ca:	e011      	b.n	800a4f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	691b      	ldr	r3, [r3, #16]
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d012      	beq.n	800a4fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a4d4:	687b      	ldr	r3, [r7, #4]
 800a4d6:	3310      	adds	r3, #16
 800a4d8:	4618      	mov	r0, r3
 800a4da:	f000 fed7 	bl	800b28c <xTaskRemoveFromEventList>
 800a4de:	4603      	mov	r3, r0
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d001      	beq.n	800a4e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a4e4:	f000 ffb4 	bl	800b450 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a4e8:	7bbb      	ldrb	r3, [r7, #14]
 800a4ea:	3b01      	subs	r3, #1
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a4f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	dce9      	bgt.n	800a4cc <prvUnlockQueue+0x60>
 800a4f8:	e000      	b.n	800a4fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a4fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	22ff      	movs	r2, #255	@ 0xff
 800a500:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a504:	f002 f982 	bl	800c80c <vPortExitCritical>
}
 800a508:	bf00      	nop
 800a50a:	3710      	adds	r7, #16
 800a50c:	46bd      	mov	sp, r7
 800a50e:	bd80      	pop	{r7, pc}

0800a510 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b084      	sub	sp, #16
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a518:	f002 f946 	bl	800c7a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a520:	2b00      	cmp	r3, #0
 800a522:	d102      	bne.n	800a52a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a524:	2301      	movs	r3, #1
 800a526:	60fb      	str	r3, [r7, #12]
 800a528:	e001      	b.n	800a52e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a52a:	2300      	movs	r3, #0
 800a52c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a52e:	f002 f96d 	bl	800c80c <vPortExitCritical>

	return xReturn;
 800a532:	68fb      	ldr	r3, [r7, #12]
}
 800a534:	4618      	mov	r0, r3
 800a536:	3710      	adds	r7, #16
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}

0800a53c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a53c:	b580      	push	{r7, lr}
 800a53e:	b084      	sub	sp, #16
 800a540:	af00      	add	r7, sp, #0
 800a542:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a544:	f002 f930 	bl	800c7a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a550:	429a      	cmp	r2, r3
 800a552:	d102      	bne.n	800a55a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a554:	2301      	movs	r3, #1
 800a556:	60fb      	str	r3, [r7, #12]
 800a558:	e001      	b.n	800a55e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a55a:	2300      	movs	r3, #0
 800a55c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a55e:	f002 f955 	bl	800c80c <vPortExitCritical>

	return xReturn;
 800a562:	68fb      	ldr	r3, [r7, #12]
}
 800a564:	4618      	mov	r0, r3
 800a566:	3710      	adds	r7, #16
 800a568:	46bd      	mov	sp, r7
 800a56a:	bd80      	pop	{r7, pc}

0800a56c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a56c:	b480      	push	{r7}
 800a56e:	b085      	sub	sp, #20
 800a570:	af00      	add	r7, sp, #0
 800a572:	6078      	str	r0, [r7, #4]
 800a574:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a576:	2300      	movs	r3, #0
 800a578:	60fb      	str	r3, [r7, #12]
 800a57a:	e014      	b.n	800a5a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a57c:	4a0f      	ldr	r2, [pc, #60]	@ (800a5bc <vQueueAddToRegistry+0x50>)
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a584:	2b00      	cmp	r3, #0
 800a586:	d10b      	bne.n	800a5a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a588:	490c      	ldr	r1, [pc, #48]	@ (800a5bc <vQueueAddToRegistry+0x50>)
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	683a      	ldr	r2, [r7, #0]
 800a58e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a592:	4a0a      	ldr	r2, [pc, #40]	@ (800a5bc <vQueueAddToRegistry+0x50>)
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	00db      	lsls	r3, r3, #3
 800a598:	4413      	add	r3, r2
 800a59a:	687a      	ldr	r2, [r7, #4]
 800a59c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a59e:	e006      	b.n	800a5ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	3301      	adds	r3, #1
 800a5a4:	60fb      	str	r3, [r7, #12]
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2b07      	cmp	r3, #7
 800a5aa:	d9e7      	bls.n	800a57c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a5ac:	bf00      	nop
 800a5ae:	bf00      	nop
 800a5b0:	3714      	adds	r7, #20
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr
 800a5ba:	bf00      	nop
 800a5bc:	2000117c 	.word	0x2000117c

0800a5c0 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800a5c0:	b480      	push	{r7}
 800a5c2:	b085      	sub	sp, #20
 800a5c4:	af00      	add	r7, sp, #0
 800a5c6:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a5c8:	2300      	movs	r3, #0
 800a5ca:	60fb      	str	r3, [r7, #12]
 800a5cc:	e016      	b.n	800a5fc <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a5ce:	4a10      	ldr	r2, [pc, #64]	@ (800a610 <vQueueUnregisterQueue+0x50>)
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	00db      	lsls	r3, r3, #3
 800a5d4:	4413      	add	r3, r2
 800a5d6:	685b      	ldr	r3, [r3, #4]
 800a5d8:	687a      	ldr	r2, [r7, #4]
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	d10b      	bne.n	800a5f6 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 800a5de:	4a0c      	ldr	r2, [pc, #48]	@ (800a610 <vQueueUnregisterQueue+0x50>)
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	2100      	movs	r1, #0
 800a5e4:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a5e8:	4a09      	ldr	r2, [pc, #36]	@ (800a610 <vQueueUnregisterQueue+0x50>)
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	00db      	lsls	r3, r3, #3
 800a5ee:	4413      	add	r3, r2
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	605a      	str	r2, [r3, #4]
				break;
 800a5f4:	e006      	b.n	800a604 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	3301      	adds	r3, #1
 800a5fa:	60fb      	str	r3, [r7, #12]
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2b07      	cmp	r3, #7
 800a600:	d9e5      	bls.n	800a5ce <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800a602:	bf00      	nop
 800a604:	bf00      	nop
 800a606:	3714      	adds	r7, #20
 800a608:	46bd      	mov	sp, r7
 800a60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60e:	4770      	bx	lr
 800a610:	2000117c 	.word	0x2000117c

0800a614 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a614:	b580      	push	{r7, lr}
 800a616:	b086      	sub	sp, #24
 800a618:	af00      	add	r7, sp, #0
 800a61a:	60f8      	str	r0, [r7, #12]
 800a61c:	60b9      	str	r1, [r7, #8]
 800a61e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a624:	f002 f8c0 	bl	800c7a8 <vPortEnterCritical>
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a62e:	b25b      	sxtb	r3, r3
 800a630:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a634:	d103      	bne.n	800a63e <vQueueWaitForMessageRestricted+0x2a>
 800a636:	697b      	ldr	r3, [r7, #20]
 800a638:	2200      	movs	r2, #0
 800a63a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a63e:	697b      	ldr	r3, [r7, #20]
 800a640:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a644:	b25b      	sxtb	r3, r3
 800a646:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a64a:	d103      	bne.n	800a654 <vQueueWaitForMessageRestricted+0x40>
 800a64c:	697b      	ldr	r3, [r7, #20]
 800a64e:	2200      	movs	r2, #0
 800a650:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a654:	f002 f8da 	bl	800c80c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d106      	bne.n	800a66e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a660:	697b      	ldr	r3, [r7, #20]
 800a662:	3324      	adds	r3, #36	@ 0x24
 800a664:	687a      	ldr	r2, [r7, #4]
 800a666:	68b9      	ldr	r1, [r7, #8]
 800a668:	4618      	mov	r0, r3
 800a66a:	f000 fde3 	bl	800b234 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a66e:	6978      	ldr	r0, [r7, #20]
 800a670:	f7ff fefc 	bl	800a46c <prvUnlockQueue>
	}
 800a674:	bf00      	nop
 800a676:	3718      	adds	r7, #24
 800a678:	46bd      	mov	sp, r7
 800a67a:	bd80      	pop	{r7, pc}

0800a67c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a67c:	b580      	push	{r7, lr}
 800a67e:	b08e      	sub	sp, #56	@ 0x38
 800a680:	af04      	add	r7, sp, #16
 800a682:	60f8      	str	r0, [r7, #12]
 800a684:	60b9      	str	r1, [r7, #8]
 800a686:	607a      	str	r2, [r7, #4]
 800a688:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a68a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d10b      	bne.n	800a6a8 <xTaskCreateStatic+0x2c>
	__asm volatile
 800a690:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a694:	f383 8811 	msr	BASEPRI, r3
 800a698:	f3bf 8f6f 	isb	sy
 800a69c:	f3bf 8f4f 	dsb	sy
 800a6a0:	623b      	str	r3, [r7, #32]
}
 800a6a2:	bf00      	nop
 800a6a4:	bf00      	nop
 800a6a6:	e7fd      	b.n	800a6a4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a6a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d10b      	bne.n	800a6c6 <xTaskCreateStatic+0x4a>
	__asm volatile
 800a6ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6b2:	f383 8811 	msr	BASEPRI, r3
 800a6b6:	f3bf 8f6f 	isb	sy
 800a6ba:	f3bf 8f4f 	dsb	sy
 800a6be:	61fb      	str	r3, [r7, #28]
}
 800a6c0:	bf00      	nop
 800a6c2:	bf00      	nop
 800a6c4:	e7fd      	b.n	800a6c2 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a6c6:	23ac      	movs	r3, #172	@ 0xac
 800a6c8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a6ca:	693b      	ldr	r3, [r7, #16]
 800a6cc:	2bac      	cmp	r3, #172	@ 0xac
 800a6ce:	d00b      	beq.n	800a6e8 <xTaskCreateStatic+0x6c>
	__asm volatile
 800a6d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6d4:	f383 8811 	msr	BASEPRI, r3
 800a6d8:	f3bf 8f6f 	isb	sy
 800a6dc:	f3bf 8f4f 	dsb	sy
 800a6e0:	61bb      	str	r3, [r7, #24]
}
 800a6e2:	bf00      	nop
 800a6e4:	bf00      	nop
 800a6e6:	e7fd      	b.n	800a6e4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a6e8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a6ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d01e      	beq.n	800a72e <xTaskCreateStatic+0xb2>
 800a6f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d01b      	beq.n	800a72e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a6f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6f8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a6fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a6fe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a700:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a702:	2202      	movs	r2, #2
 800a704:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a708:	2300      	movs	r3, #0
 800a70a:	9303      	str	r3, [sp, #12]
 800a70c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a70e:	9302      	str	r3, [sp, #8]
 800a710:	f107 0314 	add.w	r3, r7, #20
 800a714:	9301      	str	r3, [sp, #4]
 800a716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a718:	9300      	str	r3, [sp, #0]
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	687a      	ldr	r2, [r7, #4]
 800a71e:	68b9      	ldr	r1, [r7, #8]
 800a720:	68f8      	ldr	r0, [r7, #12]
 800a722:	f000 f851 	bl	800a7c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a726:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a728:	f000 f8f8 	bl	800a91c <prvAddNewTaskToReadyList>
 800a72c:	e001      	b.n	800a732 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a72e:	2300      	movs	r3, #0
 800a730:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a732:	697b      	ldr	r3, [r7, #20]
	}
 800a734:	4618      	mov	r0, r3
 800a736:	3728      	adds	r7, #40	@ 0x28
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}

0800a73c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a73c:	b580      	push	{r7, lr}
 800a73e:	b08c      	sub	sp, #48	@ 0x30
 800a740:	af04      	add	r7, sp, #16
 800a742:	60f8      	str	r0, [r7, #12]
 800a744:	60b9      	str	r1, [r7, #8]
 800a746:	603b      	str	r3, [r7, #0]
 800a748:	4613      	mov	r3, r2
 800a74a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a74c:	88fb      	ldrh	r3, [r7, #6]
 800a74e:	009b      	lsls	r3, r3, #2
 800a750:	4618      	mov	r0, r3
 800a752:	f002 f94b 	bl	800c9ec <pvPortMalloc>
 800a756:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a758:	697b      	ldr	r3, [r7, #20]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d00e      	beq.n	800a77c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a75e:	20ac      	movs	r0, #172	@ 0xac
 800a760:	f002 f944 	bl	800c9ec <pvPortMalloc>
 800a764:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a766:	69fb      	ldr	r3, [r7, #28]
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d003      	beq.n	800a774 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a76c:	69fb      	ldr	r3, [r7, #28]
 800a76e:	697a      	ldr	r2, [r7, #20]
 800a770:	631a      	str	r2, [r3, #48]	@ 0x30
 800a772:	e005      	b.n	800a780 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a774:	6978      	ldr	r0, [r7, #20]
 800a776:	f002 fa07 	bl	800cb88 <vPortFree>
 800a77a:	e001      	b.n	800a780 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a77c:	2300      	movs	r3, #0
 800a77e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a780:	69fb      	ldr	r3, [r7, #28]
 800a782:	2b00      	cmp	r3, #0
 800a784:	d017      	beq.n	800a7b6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a786:	69fb      	ldr	r3, [r7, #28]
 800a788:	2200      	movs	r2, #0
 800a78a:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a78e:	88fa      	ldrh	r2, [r7, #6]
 800a790:	2300      	movs	r3, #0
 800a792:	9303      	str	r3, [sp, #12]
 800a794:	69fb      	ldr	r3, [r7, #28]
 800a796:	9302      	str	r3, [sp, #8]
 800a798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a79a:	9301      	str	r3, [sp, #4]
 800a79c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a79e:	9300      	str	r3, [sp, #0]
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	68b9      	ldr	r1, [r7, #8]
 800a7a4:	68f8      	ldr	r0, [r7, #12]
 800a7a6:	f000 f80f 	bl	800a7c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a7aa:	69f8      	ldr	r0, [r7, #28]
 800a7ac:	f000 f8b6 	bl	800a91c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	61bb      	str	r3, [r7, #24]
 800a7b4:	e002      	b.n	800a7bc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a7b6:	f04f 33ff 	mov.w	r3, #4294967295
 800a7ba:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a7bc:	69bb      	ldr	r3, [r7, #24]
	}
 800a7be:	4618      	mov	r0, r3
 800a7c0:	3720      	adds	r7, #32
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	bd80      	pop	{r7, pc}
	...

0800a7c8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b088      	sub	sp, #32
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	60f8      	str	r0, [r7, #12]
 800a7d0:	60b9      	str	r1, [r7, #8]
 800a7d2:	607a      	str	r2, [r7, #4]
 800a7d4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a7d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7d8:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	009b      	lsls	r3, r3, #2
 800a7de:	461a      	mov	r2, r3
 800a7e0:	21a5      	movs	r1, #165	@ 0xa5
 800a7e2:	f009 fca1 	bl	8014128 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a7e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a7e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a7f0:	3b01      	subs	r3, #1
 800a7f2:	009b      	lsls	r3, r3, #2
 800a7f4:	4413      	add	r3, r2
 800a7f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a7f8:	69bb      	ldr	r3, [r7, #24]
 800a7fa:	f023 0307 	bic.w	r3, r3, #7
 800a7fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a800:	69bb      	ldr	r3, [r7, #24]
 800a802:	f003 0307 	and.w	r3, r3, #7
 800a806:	2b00      	cmp	r3, #0
 800a808:	d00b      	beq.n	800a822 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a80a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a80e:	f383 8811 	msr	BASEPRI, r3
 800a812:	f3bf 8f6f 	isb	sy
 800a816:	f3bf 8f4f 	dsb	sy
 800a81a:	617b      	str	r3, [r7, #20]
}
 800a81c:	bf00      	nop
 800a81e:	bf00      	nop
 800a820:	e7fd      	b.n	800a81e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a822:	68bb      	ldr	r3, [r7, #8]
 800a824:	2b00      	cmp	r3, #0
 800a826:	d01f      	beq.n	800a868 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a828:	2300      	movs	r3, #0
 800a82a:	61fb      	str	r3, [r7, #28]
 800a82c:	e012      	b.n	800a854 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a82e:	68ba      	ldr	r2, [r7, #8]
 800a830:	69fb      	ldr	r3, [r7, #28]
 800a832:	4413      	add	r3, r2
 800a834:	7819      	ldrb	r1, [r3, #0]
 800a836:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a838:	69fb      	ldr	r3, [r7, #28]
 800a83a:	4413      	add	r3, r2
 800a83c:	3334      	adds	r3, #52	@ 0x34
 800a83e:	460a      	mov	r2, r1
 800a840:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800a842:	68ba      	ldr	r2, [r7, #8]
 800a844:	69fb      	ldr	r3, [r7, #28]
 800a846:	4413      	add	r3, r2
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d006      	beq.n	800a85c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a84e:	69fb      	ldr	r3, [r7, #28]
 800a850:	3301      	adds	r3, #1
 800a852:	61fb      	str	r3, [r7, #28]
 800a854:	69fb      	ldr	r3, [r7, #28]
 800a856:	2b0f      	cmp	r3, #15
 800a858:	d9e9      	bls.n	800a82e <prvInitialiseNewTask+0x66>
 800a85a:	e000      	b.n	800a85e <prvInitialiseNewTask+0x96>
			{
				break;
 800a85c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800a85e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a860:	2200      	movs	r2, #0
 800a862:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a866:	e003      	b.n	800a870 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800a868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a86a:	2200      	movs	r2, #0
 800a86c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a870:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a872:	2b37      	cmp	r3, #55	@ 0x37
 800a874:	d901      	bls.n	800a87a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a876:	2337      	movs	r3, #55	@ 0x37
 800a878:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800a87a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a87c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a87e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800a880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a882:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a884:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800a886:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a888:	2200      	movs	r2, #0
 800a88a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a88c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a88e:	3304      	adds	r3, #4
 800a890:	4618      	mov	r0, r3
 800a892:	f7fe fdf5 	bl	8009480 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a898:	3318      	adds	r3, #24
 800a89a:	4618      	mov	r0, r3
 800a89c:	f7fe fdf0 	bl	8009480 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a8a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8a4:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a8a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8a8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a8ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ae:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a8b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8b4:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800a8b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b8:	2200      	movs	r2, #0
 800a8ba:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800a8bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8be:	2200      	movs	r2, #0
 800a8c0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a8c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800a8cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ce:	3358      	adds	r3, #88	@ 0x58
 800a8d0:	224c      	movs	r2, #76	@ 0x4c
 800a8d2:	2100      	movs	r1, #0
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	f009 fc27 	bl	8014128 <memset>
 800a8da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8dc:	4a0c      	ldr	r2, [pc, #48]	@ (800a910 <prvInitialiseNewTask+0x148>)
 800a8de:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a8e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8e2:	4a0c      	ldr	r2, [pc, #48]	@ (800a914 <prvInitialiseNewTask+0x14c>)
 800a8e4:	661a      	str	r2, [r3, #96]	@ 0x60
 800a8e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8e8:	4a0b      	ldr	r2, [pc, #44]	@ (800a918 <prvInitialiseNewTask+0x150>)
 800a8ea:	665a      	str	r2, [r3, #100]	@ 0x64
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a8ec:	683a      	ldr	r2, [r7, #0]
 800a8ee:	68f9      	ldr	r1, [r7, #12]
 800a8f0:	69b8      	ldr	r0, [r7, #24]
 800a8f2:	f001 fe25 	bl	800c540 <pxPortInitialiseStack>
 800a8f6:	4602      	mov	r2, r0
 800a8f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8fa:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800a8fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d002      	beq.n	800a908 <prvInitialiseNewTask+0x140>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a904:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a906:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a908:	bf00      	nop
 800a90a:	3720      	adds	r7, #32
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}
 800a910:	20002960 	.word	0x20002960
 800a914:	200029c8 	.word	0x200029c8
 800a918:	20002a30 	.word	0x20002a30

0800a91c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800a91c:	b5b0      	push	{r4, r5, r7, lr}
 800a91e:	b084      	sub	sp, #16
 800a920:	af02      	add	r7, sp, #8
 800a922:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800a924:	f001 ff40 	bl	800c7a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800a928:	4b3c      	ldr	r3, [pc, #240]	@ (800aa1c <prvAddNewTaskToReadyList+0x100>)
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	3301      	adds	r3, #1
 800a92e:	4a3b      	ldr	r2, [pc, #236]	@ (800aa1c <prvAddNewTaskToReadyList+0x100>)
 800a930:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800a932:	4b3b      	ldr	r3, [pc, #236]	@ (800aa20 <prvAddNewTaskToReadyList+0x104>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d109      	bne.n	800a94e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800a93a:	4a39      	ldr	r2, [pc, #228]	@ (800aa20 <prvAddNewTaskToReadyList+0x104>)
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a940:	4b36      	ldr	r3, [pc, #216]	@ (800aa1c <prvAddNewTaskToReadyList+0x100>)
 800a942:	681b      	ldr	r3, [r3, #0]
 800a944:	2b01      	cmp	r3, #1
 800a946:	d110      	bne.n	800a96a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800a948:	f000 fda6 	bl	800b498 <prvInitialiseTaskLists>
 800a94c:	e00d      	b.n	800a96a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800a94e:	4b35      	ldr	r3, [pc, #212]	@ (800aa24 <prvAddNewTaskToReadyList+0x108>)
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	2b00      	cmp	r3, #0
 800a954:	d109      	bne.n	800a96a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a956:	4b32      	ldr	r3, [pc, #200]	@ (800aa20 <prvAddNewTaskToReadyList+0x104>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a960:	429a      	cmp	r2, r3
 800a962:	d802      	bhi.n	800a96a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800a964:	4a2e      	ldr	r2, [pc, #184]	@ (800aa20 <prvAddNewTaskToReadyList+0x104>)
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800a96a:	4b2f      	ldr	r3, [pc, #188]	@ (800aa28 <prvAddNewTaskToReadyList+0x10c>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	3301      	adds	r3, #1
 800a970:	4a2d      	ldr	r2, [pc, #180]	@ (800aa28 <prvAddNewTaskToReadyList+0x10c>)
 800a972:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a974:	4b2c      	ldr	r3, [pc, #176]	@ (800aa28 <prvAddNewTaskToReadyList+0x10c>)
 800a976:	681a      	ldr	r2, [r3, #0]
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d016      	beq.n	800a9b0 <prvAddNewTaskToReadyList+0x94>
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	4618      	mov	r0, r3
 800a986:	f003 fb81 	bl	800e08c <SEGGER_SYSVIEW_OnTaskCreate>
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	687b      	ldr	r3, [r7, #4]
 800a98e:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a99a:	461d      	mov	r5, r3
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	461c      	mov	r4, r3
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9a6:	1ae3      	subs	r3, r4, r3
 800a9a8:	9300      	str	r3, [sp, #0]
 800a9aa:	462b      	mov	r3, r5
 800a9ac:	f003 fe60 	bl	800e670 <SYSVIEW_AddTask>

		prvAddTaskToReadyList( pxNewTCB );
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f003 fbee 	bl	800e194 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9bc:	4b1b      	ldr	r3, [pc, #108]	@ (800aa2c <prvAddNewTaskToReadyList+0x110>)
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	429a      	cmp	r2, r3
 800a9c2:	d903      	bls.n	800a9cc <prvAddNewTaskToReadyList+0xb0>
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9c8:	4a18      	ldr	r2, [pc, #96]	@ (800aa2c <prvAddNewTaskToReadyList+0x110>)
 800a9ca:	6013      	str	r3, [r2, #0]
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9d0:	4613      	mov	r3, r2
 800a9d2:	009b      	lsls	r3, r3, #2
 800a9d4:	4413      	add	r3, r2
 800a9d6:	009b      	lsls	r3, r3, #2
 800a9d8:	4a15      	ldr	r2, [pc, #84]	@ (800aa30 <prvAddNewTaskToReadyList+0x114>)
 800a9da:	441a      	add	r2, r3
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	3304      	adds	r3, #4
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	4610      	mov	r0, r2
 800a9e4:	f7fe fd59 	bl	800949a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800a9e8:	f001 ff10 	bl	800c80c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800a9ec:	4b0d      	ldr	r3, [pc, #52]	@ (800aa24 <prvAddNewTaskToReadyList+0x108>)
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d00e      	beq.n	800aa12 <prvAddNewTaskToReadyList+0xf6>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800a9f4:	4b0a      	ldr	r3, [pc, #40]	@ (800aa20 <prvAddNewTaskToReadyList+0x104>)
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a9fa:	687b      	ldr	r3, [r7, #4]
 800a9fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9fe:	429a      	cmp	r2, r3
 800aa00:	d207      	bcs.n	800aa12 <prvAddNewTaskToReadyList+0xf6>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aa02:	4b0c      	ldr	r3, [pc, #48]	@ (800aa34 <prvAddNewTaskToReadyList+0x118>)
 800aa04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aa08:	601a      	str	r2, [r3, #0]
 800aa0a:	f3bf 8f4f 	dsb	sy
 800aa0e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aa12:	bf00      	nop
 800aa14:	3708      	adds	r7, #8
 800aa16:	46bd      	mov	sp, r7
 800aa18:	bdb0      	pop	{r4, r5, r7, pc}
 800aa1a:	bf00      	nop
 800aa1c:	20001690 	.word	0x20001690
 800aa20:	200011bc 	.word	0x200011bc
 800aa24:	2000169c 	.word	0x2000169c
 800aa28:	200016ac 	.word	0x200016ac
 800aa2c:	20001698 	.word	0x20001698
 800aa30:	200011c0 	.word	0x200011c0
 800aa34:	e000ed04 	.word	0xe000ed04

0800aa38 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800aa38:	b580      	push	{r7, lr}
 800aa3a:	b084      	sub	sp, #16
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800aa40:	f001 feb2 	bl	800c7a8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d102      	bne.n	800aa50 <vTaskDelete+0x18>
 800aa4a:	4b3a      	ldr	r3, [pc, #232]	@ (800ab34 <vTaskDelete+0xfc>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	e000      	b.n	800aa52 <vTaskDelete+0x1a>
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	3304      	adds	r3, #4
 800aa58:	4618      	mov	r0, r3
 800aa5a:	f7fe fd7b 	bl	8009554 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d004      	beq.n	800aa70 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	3318      	adds	r3, #24
 800aa6a:	4618      	mov	r0, r3
 800aa6c:	f7fe fd72 	bl	8009554 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800aa70:	4b31      	ldr	r3, [pc, #196]	@ (800ab38 <vTaskDelete+0x100>)
 800aa72:	681b      	ldr	r3, [r3, #0]
 800aa74:	3301      	adds	r3, #1
 800aa76:	4a30      	ldr	r2, [pc, #192]	@ (800ab38 <vTaskDelete+0x100>)
 800aa78:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800aa7a:	4b2e      	ldr	r3, [pc, #184]	@ (800ab34 <vTaskDelete+0xfc>)
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	68fa      	ldr	r2, [r7, #12]
 800aa80:	429a      	cmp	r2, r3
 800aa82:	d118      	bne.n	800aab6 <vTaskDelete+0x7e>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	3304      	adds	r3, #4
 800aa88:	4619      	mov	r1, r3
 800aa8a:	482c      	ldr	r0, [pc, #176]	@ (800ab3c <vTaskDelete+0x104>)
 800aa8c:	f7fe fd05 	bl	800949a <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800aa90:	4b2b      	ldr	r3, [pc, #172]	@ (800ab40 <vTaskDelete+0x108>)
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	3301      	adds	r3, #1
 800aa96:	4a2a      	ldr	r2, [pc, #168]	@ (800ab40 <vTaskDelete+0x108>)
 800aa98:	6013      	str	r3, [r2, #0]

				/* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
				portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
				traceTASK_DELETE( pxTCB );
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	4618      	mov	r0, r3
 800aa9e:	f003 fbbb 	bl	800e218 <SEGGER_SYSVIEW_ShrinkId>
 800aaa2:	4603      	mov	r3, r0
 800aaa4:	4619      	mov	r1, r3
 800aaa6:	20c3      	movs	r0, #195	@ 0xc3
 800aaa8:	f002 ff18 	bl	800d8dc <SEGGER_SYSVIEW_RecordU32>
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	4618      	mov	r0, r3
 800aab0:	f003 fe46 	bl	800e740 <SYSVIEW_DeleteTask>
 800aab4:	e016      	b.n	800aae4 <vTaskDelete+0xac>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800aab6:	4b23      	ldr	r3, [pc, #140]	@ (800ab44 <vTaskDelete+0x10c>)
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	3b01      	subs	r3, #1
 800aabc:	4a21      	ldr	r2, [pc, #132]	@ (800ab44 <vTaskDelete+0x10c>)
 800aabe:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	4618      	mov	r0, r3
 800aac4:	f003 fba8 	bl	800e218 <SEGGER_SYSVIEW_ShrinkId>
 800aac8:	4603      	mov	r3, r0
 800aaca:	4619      	mov	r1, r3
 800aacc:	20c3      	movs	r0, #195	@ 0xc3
 800aace:	f002 ff05 	bl	800d8dc <SEGGER_SYSVIEW_RecordU32>
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	4618      	mov	r0, r3
 800aad6:	f003 fe33 	bl	800e740 <SYSVIEW_DeleteTask>
				prvDeleteTCB( pxTCB );
 800aada:	68f8      	ldr	r0, [r7, #12]
 800aadc:	f000 fd82 	bl	800b5e4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800aae0:	f000 fdb6 	bl	800b650 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800aae4:	f001 fe92 	bl	800c80c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800aae8:	4b17      	ldr	r3, [pc, #92]	@ (800ab48 <vTaskDelete+0x110>)
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d01c      	beq.n	800ab2a <vTaskDelete+0xf2>
		{
			if( pxTCB == pxCurrentTCB )
 800aaf0:	4b10      	ldr	r3, [pc, #64]	@ (800ab34 <vTaskDelete+0xfc>)
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	68fa      	ldr	r2, [r7, #12]
 800aaf6:	429a      	cmp	r2, r3
 800aaf8:	d117      	bne.n	800ab2a <vTaskDelete+0xf2>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800aafa:	4b14      	ldr	r3, [pc, #80]	@ (800ab4c <vTaskDelete+0x114>)
 800aafc:	681b      	ldr	r3, [r3, #0]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d00b      	beq.n	800ab1a <vTaskDelete+0xe2>
	__asm volatile
 800ab02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab06:	f383 8811 	msr	BASEPRI, r3
 800ab0a:	f3bf 8f6f 	isb	sy
 800ab0e:	f3bf 8f4f 	dsb	sy
 800ab12:	60bb      	str	r3, [r7, #8]
}
 800ab14:	bf00      	nop
 800ab16:	bf00      	nop
 800ab18:	e7fd      	b.n	800ab16 <vTaskDelete+0xde>
				portYIELD_WITHIN_API();
 800ab1a:	4b0d      	ldr	r3, [pc, #52]	@ (800ab50 <vTaskDelete+0x118>)
 800ab1c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab20:	601a      	str	r2, [r3, #0]
 800ab22:	f3bf 8f4f 	dsb	sy
 800ab26:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ab2a:	bf00      	nop
 800ab2c:	3710      	adds	r7, #16
 800ab2e:	46bd      	mov	sp, r7
 800ab30:	bd80      	pop	{r7, pc}
 800ab32:	bf00      	nop
 800ab34:	200011bc 	.word	0x200011bc
 800ab38:	200016ac 	.word	0x200016ac
 800ab3c:	20001664 	.word	0x20001664
 800ab40:	20001678 	.word	0x20001678
 800ab44:	20001690 	.word	0x20001690
 800ab48:	2000169c 	.word	0x2000169c
 800ab4c:	200016b8 	.word	0x200016b8
 800ab50:	e000ed04 	.word	0xe000ed04

0800ab54 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ab54:	b580      	push	{r7, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	af00      	add	r7, sp, #0
 800ab5a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	d018      	beq.n	800ab98 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ab66:	4b14      	ldr	r3, [pc, #80]	@ (800abb8 <vTaskDelay+0x64>)
 800ab68:	681b      	ldr	r3, [r3, #0]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d00b      	beq.n	800ab86 <vTaskDelay+0x32>
	__asm volatile
 800ab6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab72:	f383 8811 	msr	BASEPRI, r3
 800ab76:	f3bf 8f6f 	isb	sy
 800ab7a:	f3bf 8f4f 	dsb	sy
 800ab7e:	60bb      	str	r3, [r7, #8]
}
 800ab80:	bf00      	nop
 800ab82:	bf00      	nop
 800ab84:	e7fd      	b.n	800ab82 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800ab86:	f000 f909 	bl	800ad9c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ab8a:	2100      	movs	r1, #0
 800ab8c:	6878      	ldr	r0, [r7, #4]
 800ab8e:	f001 f929 	bl	800bde4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ab92:	f000 f911 	bl	800adb8 <xTaskResumeAll>
 800ab96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	d107      	bne.n	800abae <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ab9e:	4b07      	ldr	r3, [pc, #28]	@ (800abbc <vTaskDelay+0x68>)
 800aba0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aba4:	601a      	str	r2, [r3, #0]
 800aba6:	f3bf 8f4f 	dsb	sy
 800abaa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800abae:	bf00      	nop
 800abb0:	3710      	adds	r7, #16
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd80      	pop	{r7, pc}
 800abb6:	bf00      	nop
 800abb8:	200016b8 	.word	0x200016b8
 800abbc:	e000ed04 	.word	0xe000ed04

0800abc0 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b088      	sub	sp, #32
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 800abcc:	69bb      	ldr	r3, [r7, #24]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d10b      	bne.n	800abea <eTaskGetState+0x2a>
	__asm volatile
 800abd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abd6:	f383 8811 	msr	BASEPRI, r3
 800abda:	f3bf 8f6f 	isb	sy
 800abde:	f3bf 8f4f 	dsb	sy
 800abe2:	60bb      	str	r3, [r7, #8]
}
 800abe4:	bf00      	nop
 800abe6:	bf00      	nop
 800abe8:	e7fd      	b.n	800abe6 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 800abea:	4b24      	ldr	r3, [pc, #144]	@ (800ac7c <eTaskGetState+0xbc>)
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	69ba      	ldr	r2, [r7, #24]
 800abf0:	429a      	cmp	r2, r3
 800abf2:	d102      	bne.n	800abfa <eTaskGetState+0x3a>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 800abf4:	2300      	movs	r3, #0
 800abf6:	77fb      	strb	r3, [r7, #31]
 800abf8:	e03a      	b.n	800ac70 <eTaskGetState+0xb0>
		}
		else
		{
			taskENTER_CRITICAL();
 800abfa:	f001 fdd5 	bl	800c7a8 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800abfe:	69bb      	ldr	r3, [r7, #24]
 800ac00:	695b      	ldr	r3, [r3, #20]
 800ac02:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 800ac04:	4b1e      	ldr	r3, [pc, #120]	@ (800ac80 <eTaskGetState+0xc0>)
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800ac0a:	4b1e      	ldr	r3, [pc, #120]	@ (800ac84 <eTaskGetState+0xc4>)
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 800ac10:	f001 fdfc 	bl	800c80c <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800ac14:	697a      	ldr	r2, [r7, #20]
 800ac16:	693b      	ldr	r3, [r7, #16]
 800ac18:	429a      	cmp	r2, r3
 800ac1a:	d003      	beq.n	800ac24 <eTaskGetState+0x64>
 800ac1c:	697a      	ldr	r2, [r7, #20]
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	429a      	cmp	r2, r3
 800ac22:	d102      	bne.n	800ac2a <eTaskGetState+0x6a>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 800ac24:	2302      	movs	r3, #2
 800ac26:	77fb      	strb	r3, [r7, #31]
 800ac28:	e022      	b.n	800ac70 <eTaskGetState+0xb0>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 800ac2a:	697b      	ldr	r3, [r7, #20]
 800ac2c:	4a16      	ldr	r2, [pc, #88]	@ (800ac88 <eTaskGetState+0xc8>)
 800ac2e:	4293      	cmp	r3, r2
 800ac30:	d112      	bne.n	800ac58 <eTaskGetState+0x98>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d10b      	bne.n	800ac52 <eTaskGetState+0x92>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 800ac3a:	69bb      	ldr	r3, [r7, #24]
 800ac3c:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800ac40:	b2db      	uxtb	r3, r3
 800ac42:	2b01      	cmp	r3, #1
 800ac44:	d102      	bne.n	800ac4c <eTaskGetState+0x8c>
							{
								eReturn = eBlocked;
 800ac46:	2302      	movs	r3, #2
 800ac48:	77fb      	strb	r3, [r7, #31]
 800ac4a:	e011      	b.n	800ac70 <eTaskGetState+0xb0>
							}
							else
							{
								eReturn = eSuspended;
 800ac4c:	2303      	movs	r3, #3
 800ac4e:	77fb      	strb	r3, [r7, #31]
 800ac50:	e00e      	b.n	800ac70 <eTaskGetState+0xb0>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 800ac52:	2302      	movs	r3, #2
 800ac54:	77fb      	strb	r3, [r7, #31]
 800ac56:	e00b      	b.n	800ac70 <eTaskGetState+0xb0>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800ac58:	697b      	ldr	r3, [r7, #20]
 800ac5a:	4a0c      	ldr	r2, [pc, #48]	@ (800ac8c <eTaskGetState+0xcc>)
 800ac5c:	4293      	cmp	r3, r2
 800ac5e:	d002      	beq.n	800ac66 <eTaskGetState+0xa6>
 800ac60:	697b      	ldr	r3, [r7, #20]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d102      	bne.n	800ac6c <eTaskGetState+0xac>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 800ac66:	2304      	movs	r3, #4
 800ac68:	77fb      	strb	r3, [r7, #31]
 800ac6a:	e001      	b.n	800ac70 <eTaskGetState+0xb0>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 800ac6c:	2301      	movs	r3, #1
 800ac6e:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 800ac70:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 800ac72:	4618      	mov	r0, r3
 800ac74:	3720      	adds	r7, #32
 800ac76:	46bd      	mov	sp, r7
 800ac78:	bd80      	pop	{r7, pc}
 800ac7a:	bf00      	nop
 800ac7c:	200011bc 	.word	0x200011bc
 800ac80:	20001648 	.word	0x20001648
 800ac84:	2000164c 	.word	0x2000164c
 800ac88:	2000167c 	.word	0x2000167c
 800ac8c:	20001664 	.word	0x20001664

0800ac90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b08a      	sub	sp, #40	@ 0x28
 800ac94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ac96:	2300      	movs	r3, #0
 800ac98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ac9a:	2300      	movs	r3, #0
 800ac9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ac9e:	463a      	mov	r2, r7
 800aca0:	1d39      	adds	r1, r7, #4
 800aca2:	f107 0308 	add.w	r3, r7, #8
 800aca6:	4618      	mov	r0, r3
 800aca8:	f7fe fb96 	bl	80093d8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800acac:	6839      	ldr	r1, [r7, #0]
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	68ba      	ldr	r2, [r7, #8]
 800acb2:	9202      	str	r2, [sp, #8]
 800acb4:	9301      	str	r3, [sp, #4]
 800acb6:	2300      	movs	r3, #0
 800acb8:	9300      	str	r3, [sp, #0]
 800acba:	2300      	movs	r3, #0
 800acbc:	460a      	mov	r2, r1
 800acbe:	492f      	ldr	r1, [pc, #188]	@ (800ad7c <vTaskStartScheduler+0xec>)
 800acc0:	482f      	ldr	r0, [pc, #188]	@ (800ad80 <vTaskStartScheduler+0xf0>)
 800acc2:	f7ff fcdb 	bl	800a67c <xTaskCreateStatic>
 800acc6:	4603      	mov	r3, r0
 800acc8:	4a2e      	ldr	r2, [pc, #184]	@ (800ad84 <vTaskStartScheduler+0xf4>)
 800acca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800accc:	4b2d      	ldr	r3, [pc, #180]	@ (800ad84 <vTaskStartScheduler+0xf4>)
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d002      	beq.n	800acda <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800acd4:	2301      	movs	r3, #1
 800acd6:	617b      	str	r3, [r7, #20]
 800acd8:	e001      	b.n	800acde <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800acda:	2300      	movs	r3, #0
 800acdc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800acde:	697b      	ldr	r3, [r7, #20]
 800ace0:	2b01      	cmp	r3, #1
 800ace2:	d102      	bne.n	800acea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ace4:	f001 f8d2 	bl	800be8c <xTimerCreateTimerTask>
 800ace8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800acea:	697b      	ldr	r3, [r7, #20]
 800acec:	2b01      	cmp	r3, #1
 800acee:	d130      	bne.n	800ad52 <vTaskStartScheduler+0xc2>
	__asm volatile
 800acf0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acf4:	f383 8811 	msr	BASEPRI, r3
 800acf8:	f3bf 8f6f 	isb	sy
 800acfc:	f3bf 8f4f 	dsb	sy
 800ad00:	613b      	str	r3, [r7, #16]
}
 800ad02:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800ad04:	4b20      	ldr	r3, [pc, #128]	@ (800ad88 <vTaskStartScheduler+0xf8>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	3358      	adds	r3, #88	@ 0x58
 800ad0a:	4a20      	ldr	r2, [pc, #128]	@ (800ad8c <vTaskStartScheduler+0xfc>)
 800ad0c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ad0e:	4b20      	ldr	r3, [pc, #128]	@ (800ad90 <vTaskStartScheduler+0x100>)
 800ad10:	f04f 32ff 	mov.w	r2, #4294967295
 800ad14:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ad16:	4b1f      	ldr	r3, [pc, #124]	@ (800ad94 <vTaskStartScheduler+0x104>)
 800ad18:	2201      	movs	r2, #1
 800ad1a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ad1c:	4b1e      	ldr	r3, [pc, #120]	@ (800ad98 <vTaskStartScheduler+0x108>)
 800ad1e:	2200      	movs	r2, #0
 800ad20:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800ad22:	f7f6 f86b 	bl	8000dfc <configureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();
 800ad26:	4b18      	ldr	r3, [pc, #96]	@ (800ad88 <vTaskStartScheduler+0xf8>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	3334      	adds	r3, #52	@ 0x34
 800ad2c:	2205      	movs	r2, #5
 800ad2e:	4913      	ldr	r1, [pc, #76]	@ (800ad7c <vTaskStartScheduler+0xec>)
 800ad30:	4618      	mov	r0, r3
 800ad32:	f009 f9e9 	bl	8014108 <memcmp>
 800ad36:	4603      	mov	r3, r0
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d005      	beq.n	800ad48 <vTaskStartScheduler+0xb8>
 800ad3c:	4b12      	ldr	r3, [pc, #72]	@ (800ad88 <vTaskStartScheduler+0xf8>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	4618      	mov	r0, r3
 800ad42:	f003 f9e5 	bl	800e110 <SEGGER_SYSVIEW_OnTaskStartExec>
 800ad46:	e001      	b.n	800ad4c <vTaskStartScheduler+0xbc>
 800ad48:	f003 f984 	bl	800e054 <SEGGER_SYSVIEW_OnIdle>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ad4c:	f001 fc88 	bl	800c660 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ad50:	e00f      	b.n	800ad72 <vTaskStartScheduler+0xe2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad58:	d10b      	bne.n	800ad72 <vTaskStartScheduler+0xe2>
	__asm volatile
 800ad5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad5e:	f383 8811 	msr	BASEPRI, r3
 800ad62:	f3bf 8f6f 	isb	sy
 800ad66:	f3bf 8f4f 	dsb	sy
 800ad6a:	60fb      	str	r3, [r7, #12]
}
 800ad6c:	bf00      	nop
 800ad6e:	bf00      	nop
 800ad70:	e7fd      	b.n	800ad6e <vTaskStartScheduler+0xde>
}
 800ad72:	bf00      	nop
 800ad74:	3718      	adds	r7, #24
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
 800ad7a:	bf00      	nop
 800ad7c:	080143fc 	.word	0x080143fc
 800ad80:	0800b469 	.word	0x0800b469
 800ad84:	200016b4 	.word	0x200016b4
 800ad88:	200011bc 	.word	0x200011bc
 800ad8c:	20000340 	.word	0x20000340
 800ad90:	200016b0 	.word	0x200016b0
 800ad94:	2000169c 	.word	0x2000169c
 800ad98:	20001694 	.word	0x20001694

0800ad9c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ada0:	4b04      	ldr	r3, [pc, #16]	@ (800adb4 <vTaskSuspendAll+0x18>)
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	3301      	adds	r3, #1
 800ada6:	4a03      	ldr	r2, [pc, #12]	@ (800adb4 <vTaskSuspendAll+0x18>)
 800ada8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800adaa:	bf00      	nop
 800adac:	46bd      	mov	sp, r7
 800adae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adb2:	4770      	bx	lr
 800adb4:	200016b8 	.word	0x200016b8

0800adb8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b084      	sub	sp, #16
 800adbc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800adbe:	2300      	movs	r3, #0
 800adc0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800adc2:	2300      	movs	r3, #0
 800adc4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800adc6:	4b44      	ldr	r3, [pc, #272]	@ (800aed8 <xTaskResumeAll+0x120>)
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	2b00      	cmp	r3, #0
 800adcc:	d10b      	bne.n	800ade6 <xTaskResumeAll+0x2e>
	__asm volatile
 800adce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add2:	f383 8811 	msr	BASEPRI, r3
 800add6:	f3bf 8f6f 	isb	sy
 800adda:	f3bf 8f4f 	dsb	sy
 800adde:	603b      	str	r3, [r7, #0]
}
 800ade0:	bf00      	nop
 800ade2:	bf00      	nop
 800ade4:	e7fd      	b.n	800ade2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ade6:	f001 fcdf 	bl	800c7a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800adea:	4b3b      	ldr	r3, [pc, #236]	@ (800aed8 <xTaskResumeAll+0x120>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	3b01      	subs	r3, #1
 800adf0:	4a39      	ldr	r2, [pc, #228]	@ (800aed8 <xTaskResumeAll+0x120>)
 800adf2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800adf4:	4b38      	ldr	r3, [pc, #224]	@ (800aed8 <xTaskResumeAll+0x120>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d166      	bne.n	800aeca <xTaskResumeAll+0x112>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800adfc:	4b37      	ldr	r3, [pc, #220]	@ (800aedc <xTaskResumeAll+0x124>)
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d062      	beq.n	800aeca <xTaskResumeAll+0x112>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae04:	e033      	b.n	800ae6e <xTaskResumeAll+0xb6>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ae06:	4b36      	ldr	r3, [pc, #216]	@ (800aee0 <xTaskResumeAll+0x128>)
 800ae08:	68db      	ldr	r3, [r3, #12]
 800ae0a:	68db      	ldr	r3, [r3, #12]
 800ae0c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	3318      	adds	r3, #24
 800ae12:	4618      	mov	r0, r3
 800ae14:	f7fe fb9e 	bl	8009554 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	3304      	adds	r3, #4
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f7fe fb99 	bl	8009554 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	4618      	mov	r0, r3
 800ae26:	f003 f9b5 	bl	800e194 <SEGGER_SYSVIEW_OnTaskStartReady>
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae2e:	4b2d      	ldr	r3, [pc, #180]	@ (800aee4 <xTaskResumeAll+0x12c>)
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	429a      	cmp	r2, r3
 800ae34:	d903      	bls.n	800ae3e <xTaskResumeAll+0x86>
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae3a:	4a2a      	ldr	r2, [pc, #168]	@ (800aee4 <xTaskResumeAll+0x12c>)
 800ae3c:	6013      	str	r3, [r2, #0]
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae42:	4613      	mov	r3, r2
 800ae44:	009b      	lsls	r3, r3, #2
 800ae46:	4413      	add	r3, r2
 800ae48:	009b      	lsls	r3, r3, #2
 800ae4a:	4a27      	ldr	r2, [pc, #156]	@ (800aee8 <xTaskResumeAll+0x130>)
 800ae4c:	441a      	add	r2, r3
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	3304      	adds	r3, #4
 800ae52:	4619      	mov	r1, r3
 800ae54:	4610      	mov	r0, r2
 800ae56:	f7fe fb20 	bl	800949a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ae5e:	4b23      	ldr	r3, [pc, #140]	@ (800aeec <xTaskResumeAll+0x134>)
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ae64:	429a      	cmp	r2, r3
 800ae66:	d302      	bcc.n	800ae6e <xTaskResumeAll+0xb6>
					{
						xYieldPending = pdTRUE;
 800ae68:	4b21      	ldr	r3, [pc, #132]	@ (800aef0 <xTaskResumeAll+0x138>)
 800ae6a:	2201      	movs	r2, #1
 800ae6c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ae6e:	4b1c      	ldr	r3, [pc, #112]	@ (800aee0 <xTaskResumeAll+0x128>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d1c7      	bne.n	800ae06 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d001      	beq.n	800ae80 <xTaskResumeAll+0xc8>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ae7c:	f000 fbe8 	bl	800b650 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ae80:	4b1c      	ldr	r3, [pc, #112]	@ (800aef4 <xTaskResumeAll+0x13c>)
 800ae82:	681b      	ldr	r3, [r3, #0]
 800ae84:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2b00      	cmp	r3, #0
 800ae8a:	d010      	beq.n	800aeae <xTaskResumeAll+0xf6>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ae8c:	f000 f858 	bl	800af40 <xTaskIncrementTick>
 800ae90:	4603      	mov	r3, r0
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d002      	beq.n	800ae9c <xTaskResumeAll+0xe4>
							{
								xYieldPending = pdTRUE;
 800ae96:	4b16      	ldr	r3, [pc, #88]	@ (800aef0 <xTaskResumeAll+0x138>)
 800ae98:	2201      	movs	r2, #1
 800ae9a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	3b01      	subs	r3, #1
 800aea0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	d1f1      	bne.n	800ae8c <xTaskResumeAll+0xd4>

						xPendedTicks = 0;
 800aea8:	4b12      	ldr	r3, [pc, #72]	@ (800aef4 <xTaskResumeAll+0x13c>)
 800aeaa:	2200      	movs	r2, #0
 800aeac:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800aeae:	4b10      	ldr	r3, [pc, #64]	@ (800aef0 <xTaskResumeAll+0x138>)
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	2b00      	cmp	r3, #0
 800aeb4:	d009      	beq.n	800aeca <xTaskResumeAll+0x112>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800aeb6:	2301      	movs	r3, #1
 800aeb8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800aeba:	4b0f      	ldr	r3, [pc, #60]	@ (800aef8 <xTaskResumeAll+0x140>)
 800aebc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aec0:	601a      	str	r2, [r3, #0]
 800aec2:	f3bf 8f4f 	dsb	sy
 800aec6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800aeca:	f001 fc9f 	bl	800c80c <vPortExitCritical>

	return xAlreadyYielded;
 800aece:	68bb      	ldr	r3, [r7, #8]
}
 800aed0:	4618      	mov	r0, r3
 800aed2:	3710      	adds	r7, #16
 800aed4:	46bd      	mov	sp, r7
 800aed6:	bd80      	pop	{r7, pc}
 800aed8:	200016b8 	.word	0x200016b8
 800aedc:	20001690 	.word	0x20001690
 800aee0:	20001650 	.word	0x20001650
 800aee4:	20001698 	.word	0x20001698
 800aee8:	200011c0 	.word	0x200011c0
 800aeec:	200011bc 	.word	0x200011bc
 800aef0:	200016a4 	.word	0x200016a4
 800aef4:	200016a0 	.word	0x200016a0
 800aef8:	e000ed04 	.word	0xe000ed04

0800aefc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800aefc:	b480      	push	{r7}
 800aefe:	b083      	sub	sp, #12
 800af00:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800af02:	4b05      	ldr	r3, [pc, #20]	@ (800af18 <xTaskGetTickCount+0x1c>)
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800af08:	687b      	ldr	r3, [r7, #4]
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	370c      	adds	r7, #12
 800af0e:	46bd      	mov	sp, r7
 800af10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af14:	4770      	bx	lr
 800af16:	bf00      	nop
 800af18:	20001694 	.word	0x20001694

0800af1c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b082      	sub	sp, #8
 800af20:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800af22:	f001 fd21 	bl	800c968 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800af26:	2300      	movs	r3, #0
 800af28:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800af2a:	4b04      	ldr	r3, [pc, #16]	@ (800af3c <xTaskGetTickCountFromISR+0x20>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800af30:	683b      	ldr	r3, [r7, #0]
}
 800af32:	4618      	mov	r0, r3
 800af34:	3708      	adds	r7, #8
 800af36:	46bd      	mov	sp, r7
 800af38:	bd80      	pop	{r7, pc}
 800af3a:	bf00      	nop
 800af3c:	20001694 	.word	0x20001694

0800af40 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800af40:	b580      	push	{r7, lr}
 800af42:	b086      	sub	sp, #24
 800af44:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800af46:	2300      	movs	r3, #0
 800af48:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800af4a:	4b51      	ldr	r3, [pc, #324]	@ (800b090 <xTaskIncrementTick+0x150>)
 800af4c:	681b      	ldr	r3, [r3, #0]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	f040 8094 	bne.w	800b07c <xTaskIncrementTick+0x13c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800af54:	4b4f      	ldr	r3, [pc, #316]	@ (800b094 <xTaskIncrementTick+0x154>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	3301      	adds	r3, #1
 800af5a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800af5c:	4a4d      	ldr	r2, [pc, #308]	@ (800b094 <xTaskIncrementTick+0x154>)
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800af62:	693b      	ldr	r3, [r7, #16]
 800af64:	2b00      	cmp	r3, #0
 800af66:	d121      	bne.n	800afac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800af68:	4b4b      	ldr	r3, [pc, #300]	@ (800b098 <xTaskIncrementTick+0x158>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	681b      	ldr	r3, [r3, #0]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d00b      	beq.n	800af8a <xTaskIncrementTick+0x4a>
	__asm volatile
 800af72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af76:	f383 8811 	msr	BASEPRI, r3
 800af7a:	f3bf 8f6f 	isb	sy
 800af7e:	f3bf 8f4f 	dsb	sy
 800af82:	603b      	str	r3, [r7, #0]
}
 800af84:	bf00      	nop
 800af86:	bf00      	nop
 800af88:	e7fd      	b.n	800af86 <xTaskIncrementTick+0x46>
 800af8a:	4b43      	ldr	r3, [pc, #268]	@ (800b098 <xTaskIncrementTick+0x158>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	60fb      	str	r3, [r7, #12]
 800af90:	4b42      	ldr	r3, [pc, #264]	@ (800b09c <xTaskIncrementTick+0x15c>)
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	4a40      	ldr	r2, [pc, #256]	@ (800b098 <xTaskIncrementTick+0x158>)
 800af96:	6013      	str	r3, [r2, #0]
 800af98:	4a40      	ldr	r2, [pc, #256]	@ (800b09c <xTaskIncrementTick+0x15c>)
 800af9a:	68fb      	ldr	r3, [r7, #12]
 800af9c:	6013      	str	r3, [r2, #0]
 800af9e:	4b40      	ldr	r3, [pc, #256]	@ (800b0a0 <xTaskIncrementTick+0x160>)
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	3301      	adds	r3, #1
 800afa4:	4a3e      	ldr	r2, [pc, #248]	@ (800b0a0 <xTaskIncrementTick+0x160>)
 800afa6:	6013      	str	r3, [r2, #0]
 800afa8:	f000 fb52 	bl	800b650 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800afac:	4b3d      	ldr	r3, [pc, #244]	@ (800b0a4 <xTaskIncrementTick+0x164>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	693a      	ldr	r2, [r7, #16]
 800afb2:	429a      	cmp	r2, r3
 800afb4:	d34d      	bcc.n	800b052 <xTaskIncrementTick+0x112>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800afb6:	4b38      	ldr	r3, [pc, #224]	@ (800b098 <xTaskIncrementTick+0x158>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d104      	bne.n	800afca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800afc0:	4b38      	ldr	r3, [pc, #224]	@ (800b0a4 <xTaskIncrementTick+0x164>)
 800afc2:	f04f 32ff 	mov.w	r2, #4294967295
 800afc6:	601a      	str	r2, [r3, #0]
					break;
 800afc8:	e043      	b.n	800b052 <xTaskIncrementTick+0x112>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800afca:	4b33      	ldr	r3, [pc, #204]	@ (800b098 <xTaskIncrementTick+0x158>)
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	68db      	ldr	r3, [r3, #12]
 800afd0:	68db      	ldr	r3, [r3, #12]
 800afd2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	685b      	ldr	r3, [r3, #4]
 800afd8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800afda:	693a      	ldr	r2, [r7, #16]
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	429a      	cmp	r2, r3
 800afe0:	d203      	bcs.n	800afea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800afe2:	4a30      	ldr	r2, [pc, #192]	@ (800b0a4 <xTaskIncrementTick+0x164>)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800afe8:	e033      	b.n	800b052 <xTaskIncrementTick+0x112>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	3304      	adds	r3, #4
 800afee:	4618      	mov	r0, r3
 800aff0:	f7fe fab0 	bl	8009554 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800aff4:	68bb      	ldr	r3, [r7, #8]
 800aff6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d004      	beq.n	800b006 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800affc:	68bb      	ldr	r3, [r7, #8]
 800affe:	3318      	adds	r3, #24
 800b000:	4618      	mov	r0, r3
 800b002:	f7fe faa7 	bl	8009554 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	4618      	mov	r0, r3
 800b00a:	f003 f8c3 	bl	800e194 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b012:	4b25      	ldr	r3, [pc, #148]	@ (800b0a8 <xTaskIncrementTick+0x168>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	429a      	cmp	r2, r3
 800b018:	d903      	bls.n	800b022 <xTaskIncrementTick+0xe2>
 800b01a:	68bb      	ldr	r3, [r7, #8]
 800b01c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b01e:	4a22      	ldr	r2, [pc, #136]	@ (800b0a8 <xTaskIncrementTick+0x168>)
 800b020:	6013      	str	r3, [r2, #0]
 800b022:	68bb      	ldr	r3, [r7, #8]
 800b024:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b026:	4613      	mov	r3, r2
 800b028:	009b      	lsls	r3, r3, #2
 800b02a:	4413      	add	r3, r2
 800b02c:	009b      	lsls	r3, r3, #2
 800b02e:	4a1f      	ldr	r2, [pc, #124]	@ (800b0ac <xTaskIncrementTick+0x16c>)
 800b030:	441a      	add	r2, r3
 800b032:	68bb      	ldr	r3, [r7, #8]
 800b034:	3304      	adds	r3, #4
 800b036:	4619      	mov	r1, r3
 800b038:	4610      	mov	r0, r2
 800b03a:	f7fe fa2e 	bl	800949a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b03e:	68bb      	ldr	r3, [r7, #8]
 800b040:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b042:	4b1b      	ldr	r3, [pc, #108]	@ (800b0b0 <xTaskIncrementTick+0x170>)
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b048:	429a      	cmp	r2, r3
 800b04a:	d3b4      	bcc.n	800afb6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800b04c:	2301      	movs	r3, #1
 800b04e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b050:	e7b1      	b.n	800afb6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b052:	4b17      	ldr	r3, [pc, #92]	@ (800b0b0 <xTaskIncrementTick+0x170>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b058:	4914      	ldr	r1, [pc, #80]	@ (800b0ac <xTaskIncrementTick+0x16c>)
 800b05a:	4613      	mov	r3, r2
 800b05c:	009b      	lsls	r3, r3, #2
 800b05e:	4413      	add	r3, r2
 800b060:	009b      	lsls	r3, r3, #2
 800b062:	440b      	add	r3, r1
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	2b01      	cmp	r3, #1
 800b068:	d901      	bls.n	800b06e <xTaskIncrementTick+0x12e>
			{
				xSwitchRequired = pdTRUE;
 800b06a:	2301      	movs	r3, #1
 800b06c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b06e:	4b11      	ldr	r3, [pc, #68]	@ (800b0b4 <xTaskIncrementTick+0x174>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d007      	beq.n	800b086 <xTaskIncrementTick+0x146>
			{
				xSwitchRequired = pdTRUE;
 800b076:	2301      	movs	r3, #1
 800b078:	617b      	str	r3, [r7, #20]
 800b07a:	e004      	b.n	800b086 <xTaskIncrementTick+0x146>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b07c:	4b0e      	ldr	r3, [pc, #56]	@ (800b0b8 <xTaskIncrementTick+0x178>)
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	3301      	adds	r3, #1
 800b082:	4a0d      	ldr	r2, [pc, #52]	@ (800b0b8 <xTaskIncrementTick+0x178>)
 800b084:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b086:	697b      	ldr	r3, [r7, #20]
}
 800b088:	4618      	mov	r0, r3
 800b08a:	3718      	adds	r7, #24
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}
 800b090:	200016b8 	.word	0x200016b8
 800b094:	20001694 	.word	0x20001694
 800b098:	20001648 	.word	0x20001648
 800b09c:	2000164c 	.word	0x2000164c
 800b0a0:	200016a8 	.word	0x200016a8
 800b0a4:	200016b0 	.word	0x200016b0
 800b0a8:	20001698 	.word	0x20001698
 800b0ac:	200011c0 	.word	0x200011c0
 800b0b0:	200011bc 	.word	0x200011bc
 800b0b4:	200016a4 	.word	0x200016a4
 800b0b8:	200016a0 	.word	0x200016a0

0800b0bc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b0c2:	4b40      	ldr	r3, [pc, #256]	@ (800b1c4 <vTaskSwitchContext+0x108>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d003      	beq.n	800b0d2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b0ca:	4b3f      	ldr	r3, [pc, #252]	@ (800b1c8 <vTaskSwitchContext+0x10c>)
 800b0cc:	2201      	movs	r2, #1
 800b0ce:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b0d0:	e073      	b.n	800b1ba <vTaskSwitchContext+0xfe>
		xYieldPending = pdFALSE;
 800b0d2:	4b3d      	ldr	r3, [pc, #244]	@ (800b1c8 <vTaskSwitchContext+0x10c>)
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 800b0d8:	f7f5 fe97 	bl	8000e0a <getRunTimeCounterValue>
 800b0dc:	4603      	mov	r3, r0
 800b0de:	4a3b      	ldr	r2, [pc, #236]	@ (800b1cc <vTaskSwitchContext+0x110>)
 800b0e0:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 800b0e2:	4b3a      	ldr	r3, [pc, #232]	@ (800b1cc <vTaskSwitchContext+0x110>)
 800b0e4:	681a      	ldr	r2, [r3, #0]
 800b0e6:	4b3a      	ldr	r3, [pc, #232]	@ (800b1d0 <vTaskSwitchContext+0x114>)
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	429a      	cmp	r2, r3
 800b0ec:	d909      	bls.n	800b102 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800b0ee:	4b39      	ldr	r3, [pc, #228]	@ (800b1d4 <vTaskSwitchContext+0x118>)
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b0f4:	4a35      	ldr	r2, [pc, #212]	@ (800b1cc <vTaskSwitchContext+0x110>)
 800b0f6:	6810      	ldr	r0, [r2, #0]
 800b0f8:	4a35      	ldr	r2, [pc, #212]	@ (800b1d0 <vTaskSwitchContext+0x114>)
 800b0fa:	6812      	ldr	r2, [r2, #0]
 800b0fc:	1a82      	subs	r2, r0, r2
 800b0fe:	440a      	add	r2, r1
 800b100:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 800b102:	4b32      	ldr	r3, [pc, #200]	@ (800b1cc <vTaskSwitchContext+0x110>)
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	4a32      	ldr	r2, [pc, #200]	@ (800b1d0 <vTaskSwitchContext+0x114>)
 800b108:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b10a:	4b33      	ldr	r3, [pc, #204]	@ (800b1d8 <vTaskSwitchContext+0x11c>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	60fb      	str	r3, [r7, #12]
 800b110:	e011      	b.n	800b136 <vTaskSwitchContext+0x7a>
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	2b00      	cmp	r3, #0
 800b116:	d10b      	bne.n	800b130 <vTaskSwitchContext+0x74>
	__asm volatile
 800b118:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b11c:	f383 8811 	msr	BASEPRI, r3
 800b120:	f3bf 8f6f 	isb	sy
 800b124:	f3bf 8f4f 	dsb	sy
 800b128:	607b      	str	r3, [r7, #4]
}
 800b12a:	bf00      	nop
 800b12c:	bf00      	nop
 800b12e:	e7fd      	b.n	800b12c <vTaskSwitchContext+0x70>
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	3b01      	subs	r3, #1
 800b134:	60fb      	str	r3, [r7, #12]
 800b136:	4929      	ldr	r1, [pc, #164]	@ (800b1dc <vTaskSwitchContext+0x120>)
 800b138:	68fa      	ldr	r2, [r7, #12]
 800b13a:	4613      	mov	r3, r2
 800b13c:	009b      	lsls	r3, r3, #2
 800b13e:	4413      	add	r3, r2
 800b140:	009b      	lsls	r3, r3, #2
 800b142:	440b      	add	r3, r1
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d0e3      	beq.n	800b112 <vTaskSwitchContext+0x56>
 800b14a:	68fa      	ldr	r2, [r7, #12]
 800b14c:	4613      	mov	r3, r2
 800b14e:	009b      	lsls	r3, r3, #2
 800b150:	4413      	add	r3, r2
 800b152:	009b      	lsls	r3, r3, #2
 800b154:	4a21      	ldr	r2, [pc, #132]	@ (800b1dc <vTaskSwitchContext+0x120>)
 800b156:	4413      	add	r3, r2
 800b158:	60bb      	str	r3, [r7, #8]
 800b15a:	68bb      	ldr	r3, [r7, #8]
 800b15c:	685b      	ldr	r3, [r3, #4]
 800b15e:	685a      	ldr	r2, [r3, #4]
 800b160:	68bb      	ldr	r3, [r7, #8]
 800b162:	605a      	str	r2, [r3, #4]
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	685a      	ldr	r2, [r3, #4]
 800b168:	68bb      	ldr	r3, [r7, #8]
 800b16a:	3308      	adds	r3, #8
 800b16c:	429a      	cmp	r2, r3
 800b16e:	d104      	bne.n	800b17a <vTaskSwitchContext+0xbe>
 800b170:	68bb      	ldr	r3, [r7, #8]
 800b172:	685b      	ldr	r3, [r3, #4]
 800b174:	685a      	ldr	r2, [r3, #4]
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	605a      	str	r2, [r3, #4]
 800b17a:	68bb      	ldr	r3, [r7, #8]
 800b17c:	685b      	ldr	r3, [r3, #4]
 800b17e:	68db      	ldr	r3, [r3, #12]
 800b180:	4a14      	ldr	r2, [pc, #80]	@ (800b1d4 <vTaskSwitchContext+0x118>)
 800b182:	6013      	str	r3, [r2, #0]
 800b184:	4a14      	ldr	r2, [pc, #80]	@ (800b1d8 <vTaskSwitchContext+0x11c>)
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 800b18a:	4b12      	ldr	r3, [pc, #72]	@ (800b1d4 <vTaskSwitchContext+0x118>)
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	3334      	adds	r3, #52	@ 0x34
 800b190:	2205      	movs	r2, #5
 800b192:	4913      	ldr	r1, [pc, #76]	@ (800b1e0 <vTaskSwitchContext+0x124>)
 800b194:	4618      	mov	r0, r3
 800b196:	f008 ffb7 	bl	8014108 <memcmp>
 800b19a:	4603      	mov	r3, r0
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d005      	beq.n	800b1ac <vTaskSwitchContext+0xf0>
 800b1a0:	4b0c      	ldr	r3, [pc, #48]	@ (800b1d4 <vTaskSwitchContext+0x118>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	f002 ffb3 	bl	800e110 <SEGGER_SYSVIEW_OnTaskStartExec>
 800b1aa:	e001      	b.n	800b1b0 <vTaskSwitchContext+0xf4>
 800b1ac:	f002 ff52 	bl	800e054 <SEGGER_SYSVIEW_OnIdle>
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b1b0:	4b08      	ldr	r3, [pc, #32]	@ (800b1d4 <vTaskSwitchContext+0x118>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	3358      	adds	r3, #88	@ 0x58
 800b1b6:	4a0b      	ldr	r2, [pc, #44]	@ (800b1e4 <vTaskSwitchContext+0x128>)
 800b1b8:	6013      	str	r3, [r2, #0]
}
 800b1ba:	bf00      	nop
 800b1bc:	3710      	adds	r7, #16
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	bd80      	pop	{r7, pc}
 800b1c2:	bf00      	nop
 800b1c4:	200016b8 	.word	0x200016b8
 800b1c8:	200016a4 	.word	0x200016a4
 800b1cc:	200016c0 	.word	0x200016c0
 800b1d0:	200016bc 	.word	0x200016bc
 800b1d4:	200011bc 	.word	0x200011bc
 800b1d8:	20001698 	.word	0x20001698
 800b1dc:	200011c0 	.word	0x200011c0
 800b1e0:	080143fc 	.word	0x080143fc
 800b1e4:	20000340 	.word	0x20000340

0800b1e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b1e8:	b580      	push	{r7, lr}
 800b1ea:	b084      	sub	sp, #16
 800b1ec:	af00      	add	r7, sp, #0
 800b1ee:	6078      	str	r0, [r7, #4]
 800b1f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d10b      	bne.n	800b210 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b1f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1fc:	f383 8811 	msr	BASEPRI, r3
 800b200:	f3bf 8f6f 	isb	sy
 800b204:	f3bf 8f4f 	dsb	sy
 800b208:	60fb      	str	r3, [r7, #12]
}
 800b20a:	bf00      	nop
 800b20c:	bf00      	nop
 800b20e:	e7fd      	b.n	800b20c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b210:	4b07      	ldr	r3, [pc, #28]	@ (800b230 <vTaskPlaceOnEventList+0x48>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	3318      	adds	r3, #24
 800b216:	4619      	mov	r1, r3
 800b218:	6878      	ldr	r0, [r7, #4]
 800b21a:	f7fe f962 	bl	80094e2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b21e:	2101      	movs	r1, #1
 800b220:	6838      	ldr	r0, [r7, #0]
 800b222:	f000 fddf 	bl	800bde4 <prvAddCurrentTaskToDelayedList>
}
 800b226:	bf00      	nop
 800b228:	3710      	adds	r7, #16
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}
 800b22e:	bf00      	nop
 800b230:	200011bc 	.word	0x200011bc

0800b234 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b234:	b580      	push	{r7, lr}
 800b236:	b086      	sub	sp, #24
 800b238:	af00      	add	r7, sp, #0
 800b23a:	60f8      	str	r0, [r7, #12]
 800b23c:	60b9      	str	r1, [r7, #8]
 800b23e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d10b      	bne.n	800b25e <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b24a:	f383 8811 	msr	BASEPRI, r3
 800b24e:	f3bf 8f6f 	isb	sy
 800b252:	f3bf 8f4f 	dsb	sy
 800b256:	617b      	str	r3, [r7, #20]
}
 800b258:	bf00      	nop
 800b25a:	bf00      	nop
 800b25c:	e7fd      	b.n	800b25a <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b25e:	4b0a      	ldr	r3, [pc, #40]	@ (800b288 <vTaskPlaceOnEventListRestricted+0x54>)
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	3318      	adds	r3, #24
 800b264:	4619      	mov	r1, r3
 800b266:	68f8      	ldr	r0, [r7, #12]
 800b268:	f7fe f917 	bl	800949a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	2b00      	cmp	r3, #0
 800b270:	d002      	beq.n	800b278 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b272:	f04f 33ff 	mov.w	r3, #4294967295
 800b276:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b278:	6879      	ldr	r1, [r7, #4]
 800b27a:	68b8      	ldr	r0, [r7, #8]
 800b27c:	f000 fdb2 	bl	800bde4 <prvAddCurrentTaskToDelayedList>
	}
 800b280:	bf00      	nop
 800b282:	3718      	adds	r7, #24
 800b284:	46bd      	mov	sp, r7
 800b286:	bd80      	pop	{r7, pc}
 800b288:	200011bc 	.word	0x200011bc

0800b28c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b28c:	b580      	push	{r7, lr}
 800b28e:	b086      	sub	sp, #24
 800b290:	af00      	add	r7, sp, #0
 800b292:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	68db      	ldr	r3, [r3, #12]
 800b298:	68db      	ldr	r3, [r3, #12]
 800b29a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b29c:	693b      	ldr	r3, [r7, #16]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d10b      	bne.n	800b2ba <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b2a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b2a6:	f383 8811 	msr	BASEPRI, r3
 800b2aa:	f3bf 8f6f 	isb	sy
 800b2ae:	f3bf 8f4f 	dsb	sy
 800b2b2:	60fb      	str	r3, [r7, #12]
}
 800b2b4:	bf00      	nop
 800b2b6:	bf00      	nop
 800b2b8:	e7fd      	b.n	800b2b6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b2ba:	693b      	ldr	r3, [r7, #16]
 800b2bc:	3318      	adds	r3, #24
 800b2be:	4618      	mov	r0, r3
 800b2c0:	f7fe f948 	bl	8009554 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b2c4:	4b1f      	ldr	r3, [pc, #124]	@ (800b344 <xTaskRemoveFromEventList+0xb8>)
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d121      	bne.n	800b310 <xTaskRemoveFromEventList+0x84>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b2cc:	693b      	ldr	r3, [r7, #16]
 800b2ce:	3304      	adds	r3, #4
 800b2d0:	4618      	mov	r0, r3
 800b2d2:	f7fe f93f 	bl	8009554 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b2d6:	693b      	ldr	r3, [r7, #16]
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f002 ff5b 	bl	800e194 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b2de:	693b      	ldr	r3, [r7, #16]
 800b2e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2e2:	4b19      	ldr	r3, [pc, #100]	@ (800b348 <xTaskRemoveFromEventList+0xbc>)
 800b2e4:	681b      	ldr	r3, [r3, #0]
 800b2e6:	429a      	cmp	r2, r3
 800b2e8:	d903      	bls.n	800b2f2 <xTaskRemoveFromEventList+0x66>
 800b2ea:	693b      	ldr	r3, [r7, #16]
 800b2ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2ee:	4a16      	ldr	r2, [pc, #88]	@ (800b348 <xTaskRemoveFromEventList+0xbc>)
 800b2f0:	6013      	str	r3, [r2, #0]
 800b2f2:	693b      	ldr	r3, [r7, #16]
 800b2f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2f6:	4613      	mov	r3, r2
 800b2f8:	009b      	lsls	r3, r3, #2
 800b2fa:	4413      	add	r3, r2
 800b2fc:	009b      	lsls	r3, r3, #2
 800b2fe:	4a13      	ldr	r2, [pc, #76]	@ (800b34c <xTaskRemoveFromEventList+0xc0>)
 800b300:	441a      	add	r2, r3
 800b302:	693b      	ldr	r3, [r7, #16]
 800b304:	3304      	adds	r3, #4
 800b306:	4619      	mov	r1, r3
 800b308:	4610      	mov	r0, r2
 800b30a:	f7fe f8c6 	bl	800949a <vListInsertEnd>
 800b30e:	e005      	b.n	800b31c <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b310:	693b      	ldr	r3, [r7, #16]
 800b312:	3318      	adds	r3, #24
 800b314:	4619      	mov	r1, r3
 800b316:	480e      	ldr	r0, [pc, #56]	@ (800b350 <xTaskRemoveFromEventList+0xc4>)
 800b318:	f7fe f8bf 	bl	800949a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b31c:	693b      	ldr	r3, [r7, #16]
 800b31e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b320:	4b0c      	ldr	r3, [pc, #48]	@ (800b354 <xTaskRemoveFromEventList+0xc8>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b326:	429a      	cmp	r2, r3
 800b328:	d905      	bls.n	800b336 <xTaskRemoveFromEventList+0xaa>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b32a:	2301      	movs	r3, #1
 800b32c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b32e:	4b0a      	ldr	r3, [pc, #40]	@ (800b358 <xTaskRemoveFromEventList+0xcc>)
 800b330:	2201      	movs	r2, #1
 800b332:	601a      	str	r2, [r3, #0]
 800b334:	e001      	b.n	800b33a <xTaskRemoveFromEventList+0xae>
	}
	else
	{
		xReturn = pdFALSE;
 800b336:	2300      	movs	r3, #0
 800b338:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b33a:	697b      	ldr	r3, [r7, #20]
}
 800b33c:	4618      	mov	r0, r3
 800b33e:	3718      	adds	r7, #24
 800b340:	46bd      	mov	sp, r7
 800b342:	bd80      	pop	{r7, pc}
 800b344:	200016b8 	.word	0x200016b8
 800b348:	20001698 	.word	0x20001698
 800b34c:	200011c0 	.word	0x200011c0
 800b350:	20001650 	.word	0x20001650
 800b354:	200011bc 	.word	0x200011bc
 800b358:	200016a4 	.word	0x200016a4

0800b35c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b35c:	b480      	push	{r7}
 800b35e:	b083      	sub	sp, #12
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b364:	4b06      	ldr	r3, [pc, #24]	@ (800b380 <vTaskInternalSetTimeOutState+0x24>)
 800b366:	681a      	ldr	r2, [r3, #0]
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b36c:	4b05      	ldr	r3, [pc, #20]	@ (800b384 <vTaskInternalSetTimeOutState+0x28>)
 800b36e:	681a      	ldr	r2, [r3, #0]
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	605a      	str	r2, [r3, #4]
}
 800b374:	bf00      	nop
 800b376:	370c      	adds	r7, #12
 800b378:	46bd      	mov	sp, r7
 800b37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b37e:	4770      	bx	lr
 800b380:	200016a8 	.word	0x200016a8
 800b384:	20001694 	.word	0x20001694

0800b388 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b088      	sub	sp, #32
 800b38c:	af00      	add	r7, sp, #0
 800b38e:	6078      	str	r0, [r7, #4]
 800b390:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	2b00      	cmp	r3, #0
 800b396:	d10b      	bne.n	800b3b0 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b39c:	f383 8811 	msr	BASEPRI, r3
 800b3a0:	f3bf 8f6f 	isb	sy
 800b3a4:	f3bf 8f4f 	dsb	sy
 800b3a8:	613b      	str	r3, [r7, #16]
}
 800b3aa:	bf00      	nop
 800b3ac:	bf00      	nop
 800b3ae:	e7fd      	b.n	800b3ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b3b0:	683b      	ldr	r3, [r7, #0]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d10b      	bne.n	800b3ce <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b3b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b3ba:	f383 8811 	msr	BASEPRI, r3
 800b3be:	f3bf 8f6f 	isb	sy
 800b3c2:	f3bf 8f4f 	dsb	sy
 800b3c6:	60fb      	str	r3, [r7, #12]
}
 800b3c8:	bf00      	nop
 800b3ca:	bf00      	nop
 800b3cc:	e7fd      	b.n	800b3ca <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b3ce:	f001 f9eb 	bl	800c7a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b3d2:	4b1d      	ldr	r3, [pc, #116]	@ (800b448 <xTaskCheckForTimeOut+0xc0>)
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	685b      	ldr	r3, [r3, #4]
 800b3dc:	69ba      	ldr	r2, [r7, #24]
 800b3de:	1ad3      	subs	r3, r2, r3
 800b3e0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b3e2:	683b      	ldr	r3, [r7, #0]
 800b3e4:	681b      	ldr	r3, [r3, #0]
 800b3e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b3ea:	d102      	bne.n	800b3f2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	61fb      	str	r3, [r7, #28]
 800b3f0:	e023      	b.n	800b43a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	681a      	ldr	r2, [r3, #0]
 800b3f6:	4b15      	ldr	r3, [pc, #84]	@ (800b44c <xTaskCheckForTimeOut+0xc4>)
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	429a      	cmp	r2, r3
 800b3fc:	d007      	beq.n	800b40e <xTaskCheckForTimeOut+0x86>
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	685b      	ldr	r3, [r3, #4]
 800b402:	69ba      	ldr	r2, [r7, #24]
 800b404:	429a      	cmp	r2, r3
 800b406:	d302      	bcc.n	800b40e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b408:	2301      	movs	r3, #1
 800b40a:	61fb      	str	r3, [r7, #28]
 800b40c:	e015      	b.n	800b43a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b40e:	683b      	ldr	r3, [r7, #0]
 800b410:	681b      	ldr	r3, [r3, #0]
 800b412:	697a      	ldr	r2, [r7, #20]
 800b414:	429a      	cmp	r2, r3
 800b416:	d20b      	bcs.n	800b430 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	681a      	ldr	r2, [r3, #0]
 800b41c:	697b      	ldr	r3, [r7, #20]
 800b41e:	1ad2      	subs	r2, r2, r3
 800b420:	683b      	ldr	r3, [r7, #0]
 800b422:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b424:	6878      	ldr	r0, [r7, #4]
 800b426:	f7ff ff99 	bl	800b35c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b42a:	2300      	movs	r3, #0
 800b42c:	61fb      	str	r3, [r7, #28]
 800b42e:	e004      	b.n	800b43a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	2200      	movs	r2, #0
 800b434:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b436:	2301      	movs	r3, #1
 800b438:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b43a:	f001 f9e7 	bl	800c80c <vPortExitCritical>

	return xReturn;
 800b43e:	69fb      	ldr	r3, [r7, #28]
}
 800b440:	4618      	mov	r0, r3
 800b442:	3720      	adds	r7, #32
 800b444:	46bd      	mov	sp, r7
 800b446:	bd80      	pop	{r7, pc}
 800b448:	20001694 	.word	0x20001694
 800b44c:	200016a8 	.word	0x200016a8

0800b450 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b450:	b480      	push	{r7}
 800b452:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b454:	4b03      	ldr	r3, [pc, #12]	@ (800b464 <vTaskMissedYield+0x14>)
 800b456:	2201      	movs	r2, #1
 800b458:	601a      	str	r2, [r3, #0]
}
 800b45a:	bf00      	nop
 800b45c:	46bd      	mov	sp, r7
 800b45e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b462:	4770      	bx	lr
 800b464:	200016a4 	.word	0x200016a4

0800b468 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b082      	sub	sp, #8
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b470:	f000 f852 	bl	800b518 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b474:	4b06      	ldr	r3, [pc, #24]	@ (800b490 <prvIdleTask+0x28>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	2b01      	cmp	r3, #1
 800b47a:	d9f9      	bls.n	800b470 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b47c:	4b05      	ldr	r3, [pc, #20]	@ (800b494 <prvIdleTask+0x2c>)
 800b47e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b482:	601a      	str	r2, [r3, #0]
 800b484:	f3bf 8f4f 	dsb	sy
 800b488:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b48c:	e7f0      	b.n	800b470 <prvIdleTask+0x8>
 800b48e:	bf00      	nop
 800b490:	200011c0 	.word	0x200011c0
 800b494:	e000ed04 	.word	0xe000ed04

0800b498 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b082      	sub	sp, #8
 800b49c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b49e:	2300      	movs	r3, #0
 800b4a0:	607b      	str	r3, [r7, #4]
 800b4a2:	e00c      	b.n	800b4be <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b4a4:	687a      	ldr	r2, [r7, #4]
 800b4a6:	4613      	mov	r3, r2
 800b4a8:	009b      	lsls	r3, r3, #2
 800b4aa:	4413      	add	r3, r2
 800b4ac:	009b      	lsls	r3, r3, #2
 800b4ae:	4a12      	ldr	r2, [pc, #72]	@ (800b4f8 <prvInitialiseTaskLists+0x60>)
 800b4b0:	4413      	add	r3, r2
 800b4b2:	4618      	mov	r0, r3
 800b4b4:	f7fd ffc4 	bl	8009440 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	607b      	str	r3, [r7, #4]
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	2b37      	cmp	r3, #55	@ 0x37
 800b4c2:	d9ef      	bls.n	800b4a4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b4c4:	480d      	ldr	r0, [pc, #52]	@ (800b4fc <prvInitialiseTaskLists+0x64>)
 800b4c6:	f7fd ffbb 	bl	8009440 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b4ca:	480d      	ldr	r0, [pc, #52]	@ (800b500 <prvInitialiseTaskLists+0x68>)
 800b4cc:	f7fd ffb8 	bl	8009440 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b4d0:	480c      	ldr	r0, [pc, #48]	@ (800b504 <prvInitialiseTaskLists+0x6c>)
 800b4d2:	f7fd ffb5 	bl	8009440 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b4d6:	480c      	ldr	r0, [pc, #48]	@ (800b508 <prvInitialiseTaskLists+0x70>)
 800b4d8:	f7fd ffb2 	bl	8009440 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b4dc:	480b      	ldr	r0, [pc, #44]	@ (800b50c <prvInitialiseTaskLists+0x74>)
 800b4de:	f7fd ffaf 	bl	8009440 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b4e2:	4b0b      	ldr	r3, [pc, #44]	@ (800b510 <prvInitialiseTaskLists+0x78>)
 800b4e4:	4a05      	ldr	r2, [pc, #20]	@ (800b4fc <prvInitialiseTaskLists+0x64>)
 800b4e6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b4e8:	4b0a      	ldr	r3, [pc, #40]	@ (800b514 <prvInitialiseTaskLists+0x7c>)
 800b4ea:	4a05      	ldr	r2, [pc, #20]	@ (800b500 <prvInitialiseTaskLists+0x68>)
 800b4ec:	601a      	str	r2, [r3, #0]
}
 800b4ee:	bf00      	nop
 800b4f0:	3708      	adds	r7, #8
 800b4f2:	46bd      	mov	sp, r7
 800b4f4:	bd80      	pop	{r7, pc}
 800b4f6:	bf00      	nop
 800b4f8:	200011c0 	.word	0x200011c0
 800b4fc:	20001620 	.word	0x20001620
 800b500:	20001634 	.word	0x20001634
 800b504:	20001650 	.word	0x20001650
 800b508:	20001664 	.word	0x20001664
 800b50c:	2000167c 	.word	0x2000167c
 800b510:	20001648 	.word	0x20001648
 800b514:	2000164c 	.word	0x2000164c

0800b518 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b082      	sub	sp, #8
 800b51c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b51e:	e019      	b.n	800b554 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b520:	f001 f942 	bl	800c7a8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b524:	4b10      	ldr	r3, [pc, #64]	@ (800b568 <prvCheckTasksWaitingTermination+0x50>)
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	68db      	ldr	r3, [r3, #12]
 800b52a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	3304      	adds	r3, #4
 800b530:	4618      	mov	r0, r3
 800b532:	f7fe f80f 	bl	8009554 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b536:	4b0d      	ldr	r3, [pc, #52]	@ (800b56c <prvCheckTasksWaitingTermination+0x54>)
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	3b01      	subs	r3, #1
 800b53c:	4a0b      	ldr	r2, [pc, #44]	@ (800b56c <prvCheckTasksWaitingTermination+0x54>)
 800b53e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b540:	4b0b      	ldr	r3, [pc, #44]	@ (800b570 <prvCheckTasksWaitingTermination+0x58>)
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	3b01      	subs	r3, #1
 800b546:	4a0a      	ldr	r2, [pc, #40]	@ (800b570 <prvCheckTasksWaitingTermination+0x58>)
 800b548:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b54a:	f001 f95f 	bl	800c80c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b54e:	6878      	ldr	r0, [r7, #4]
 800b550:	f000 f848 	bl	800b5e4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b554:	4b06      	ldr	r3, [pc, #24]	@ (800b570 <prvCheckTasksWaitingTermination+0x58>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d1e1      	bne.n	800b520 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b55c:	bf00      	nop
 800b55e:	bf00      	nop
 800b560:	3708      	adds	r7, #8
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	20001664 	.word	0x20001664
 800b56c:	20001690 	.word	0x20001690
 800b570:	20001678 	.word	0x20001678

0800b574 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
 800b574:	b480      	push	{r7}
 800b576:	b085      	sub	sp, #20
 800b578:	af00      	add	r7, sp, #0
 800b57a:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
 800b57c:	2300      	movs	r3, #0
 800b57e:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b580:	e005      	b.n	800b58e <prvTaskCheckFreeStackSpace+0x1a>
		{
			pucStackByte -= portSTACK_GROWTH;
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	3301      	adds	r3, #1
 800b586:	607b      	str	r3, [r7, #4]
			ulCount++;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	3301      	adds	r3, #1
 800b58c:	60fb      	str	r3, [r7, #12]
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	781b      	ldrb	r3, [r3, #0]
 800b592:	2ba5      	cmp	r3, #165	@ 0xa5
 800b594:	d0f5      	beq.n	800b582 <prvTaskCheckFreeStackSpace+0xe>
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
 800b596:	68fb      	ldr	r3, [r7, #12]
 800b598:	089b      	lsrs	r3, r3, #2
 800b59a:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	b29b      	uxth	r3, r3
	}
 800b5a0:	4618      	mov	r0, r3
 800b5a2:	3714      	adds	r7, #20
 800b5a4:	46bd      	mov	sp, r7
 800b5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5aa:	4770      	bx	lr

0800b5ac <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

	UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
	{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b086      	sub	sp, #24
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	uint8_t *pucEndOfStack;
	UBaseType_t uxReturn;

		pxTCB = prvGetTCBFromHandle( xTask );
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d102      	bne.n	800b5c0 <uxTaskGetStackHighWaterMark+0x14>
 800b5ba:	4b09      	ldr	r3, [pc, #36]	@ (800b5e0 <uxTaskGetStackHighWaterMark+0x34>)
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	e000      	b.n	800b5c2 <uxTaskGetStackHighWaterMark+0x16>
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	617b      	str	r3, [r7, #20]

		#if portSTACK_GROWTH < 0
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800b5c4:	697b      	ldr	r3, [r7, #20]
 800b5c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5c8:	613b      	str	r3, [r7, #16]
		{
			pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
		}
		#endif

		uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800b5ca:	6938      	ldr	r0, [r7, #16]
 800b5cc:	f7ff ffd2 	bl	800b574 <prvTaskCheckFreeStackSpace>
 800b5d0:	4603      	mov	r3, r0
 800b5d2:	60fb      	str	r3, [r7, #12]

		return uxReturn;
 800b5d4:	68fb      	ldr	r3, [r7, #12]
	}
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	3718      	adds	r7, #24
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd80      	pop	{r7, pc}
 800b5de:	bf00      	nop
 800b5e0:	200011bc 	.word	0x200011bc

0800b5e4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b084      	sub	sp, #16
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	3358      	adds	r3, #88	@ 0x58
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	f008 fda1 	bl	8014138 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d108      	bne.n	800b612 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b604:	4618      	mov	r0, r3
 800b606:	f001 fabf 	bl	800cb88 <vPortFree>
				vPortFree( pxTCB );
 800b60a:	6878      	ldr	r0, [r7, #4]
 800b60c:	f001 fabc 	bl	800cb88 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b610:	e019      	b.n	800b646 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b618:	2b01      	cmp	r3, #1
 800b61a:	d103      	bne.n	800b624 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b61c:	6878      	ldr	r0, [r7, #4]
 800b61e:	f001 fab3 	bl	800cb88 <vPortFree>
	}
 800b622:	e010      	b.n	800b646 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b62a:	2b02      	cmp	r3, #2
 800b62c:	d00b      	beq.n	800b646 <prvDeleteTCB+0x62>
	__asm volatile
 800b62e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b632:	f383 8811 	msr	BASEPRI, r3
 800b636:	f3bf 8f6f 	isb	sy
 800b63a:	f3bf 8f4f 	dsb	sy
 800b63e:	60fb      	str	r3, [r7, #12]
}
 800b640:	bf00      	nop
 800b642:	bf00      	nop
 800b644:	e7fd      	b.n	800b642 <prvDeleteTCB+0x5e>
	}
 800b646:	bf00      	nop
 800b648:	3710      	adds	r7, #16
 800b64a:	46bd      	mov	sp, r7
 800b64c:	bd80      	pop	{r7, pc}
	...

0800b650 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b650:	b480      	push	{r7}
 800b652:	b083      	sub	sp, #12
 800b654:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b656:	4b0c      	ldr	r3, [pc, #48]	@ (800b688 <prvResetNextTaskUnblockTime+0x38>)
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d104      	bne.n	800b66a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b660:	4b0a      	ldr	r3, [pc, #40]	@ (800b68c <prvResetNextTaskUnblockTime+0x3c>)
 800b662:	f04f 32ff 	mov.w	r2, #4294967295
 800b666:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b668:	e008      	b.n	800b67c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b66a:	4b07      	ldr	r3, [pc, #28]	@ (800b688 <prvResetNextTaskUnblockTime+0x38>)
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	68db      	ldr	r3, [r3, #12]
 800b670:	68db      	ldr	r3, [r3, #12]
 800b672:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	685b      	ldr	r3, [r3, #4]
 800b678:	4a04      	ldr	r2, [pc, #16]	@ (800b68c <prvResetNextTaskUnblockTime+0x3c>)
 800b67a:	6013      	str	r3, [r2, #0]
}
 800b67c:	bf00      	nop
 800b67e:	370c      	adds	r7, #12
 800b680:	46bd      	mov	sp, r7
 800b682:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b686:	4770      	bx	lr
 800b688:	20001648 	.word	0x20001648
 800b68c:	200016b0 	.word	0x200016b0

0800b690 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b690:	b480      	push	{r7}
 800b692:	b083      	sub	sp, #12
 800b694:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b696:	4b0b      	ldr	r3, [pc, #44]	@ (800b6c4 <xTaskGetSchedulerState+0x34>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d102      	bne.n	800b6a4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b69e:	2301      	movs	r3, #1
 800b6a0:	607b      	str	r3, [r7, #4]
 800b6a2:	e008      	b.n	800b6b6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b6a4:	4b08      	ldr	r3, [pc, #32]	@ (800b6c8 <xTaskGetSchedulerState+0x38>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	2b00      	cmp	r3, #0
 800b6aa:	d102      	bne.n	800b6b2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b6ac:	2302      	movs	r3, #2
 800b6ae:	607b      	str	r3, [r7, #4]
 800b6b0:	e001      	b.n	800b6b6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b6b2:	2300      	movs	r3, #0
 800b6b4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b6b6:	687b      	ldr	r3, [r7, #4]
	}
 800b6b8:	4618      	mov	r0, r3
 800b6ba:	370c      	adds	r7, #12
 800b6bc:	46bd      	mov	sp, r7
 800b6be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c2:	4770      	bx	lr
 800b6c4:	2000169c 	.word	0x2000169c
 800b6c8:	200016b8 	.word	0x200016b8

0800b6cc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800b6cc:	b580      	push	{r7, lr}
 800b6ce:	b084      	sub	sp, #16
 800b6d0:	af00      	add	r7, sp, #0
 800b6d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800b6d8:	2300      	movs	r3, #0
 800b6da:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	2b00      	cmp	r3, #0
 800b6e0:	d055      	beq.n	800b78e <xTaskPriorityInherit+0xc2>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b6e2:	68bb      	ldr	r3, [r7, #8]
 800b6e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b6e6:	4b2c      	ldr	r3, [pc, #176]	@ (800b798 <xTaskPriorityInherit+0xcc>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6ec:	429a      	cmp	r2, r3
 800b6ee:	d245      	bcs.n	800b77c <xTaskPriorityInherit+0xb0>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	699b      	ldr	r3, [r3, #24]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	db06      	blt.n	800b706 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b6f8:	4b27      	ldr	r3, [pc, #156]	@ (800b798 <xTaskPriorityInherit+0xcc>)
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6fe:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b702:	68bb      	ldr	r3, [r7, #8]
 800b704:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b706:	68bb      	ldr	r3, [r7, #8]
 800b708:	6959      	ldr	r1, [r3, #20]
 800b70a:	68bb      	ldr	r3, [r7, #8]
 800b70c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b70e:	4613      	mov	r3, r2
 800b710:	009b      	lsls	r3, r3, #2
 800b712:	4413      	add	r3, r2
 800b714:	009b      	lsls	r3, r3, #2
 800b716:	4a21      	ldr	r2, [pc, #132]	@ (800b79c <xTaskPriorityInherit+0xd0>)
 800b718:	4413      	add	r3, r2
 800b71a:	4299      	cmp	r1, r3
 800b71c:	d126      	bne.n	800b76c <xTaskPriorityInherit+0xa0>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	3304      	adds	r3, #4
 800b722:	4618      	mov	r0, r3
 800b724:	f7fd ff16 	bl	8009554 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b728:	4b1b      	ldr	r3, [pc, #108]	@ (800b798 <xTaskPriorityInherit+0xcc>)
 800b72a:	681b      	ldr	r3, [r3, #0]
 800b72c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	4618      	mov	r0, r3
 800b736:	f002 fd2d 	bl	800e194 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b73e:	4b18      	ldr	r3, [pc, #96]	@ (800b7a0 <xTaskPriorityInherit+0xd4>)
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	429a      	cmp	r2, r3
 800b744:	d903      	bls.n	800b74e <xTaskPriorityInherit+0x82>
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b74a:	4a15      	ldr	r2, [pc, #84]	@ (800b7a0 <xTaskPriorityInherit+0xd4>)
 800b74c:	6013      	str	r3, [r2, #0]
 800b74e:	68bb      	ldr	r3, [r7, #8]
 800b750:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b752:	4613      	mov	r3, r2
 800b754:	009b      	lsls	r3, r3, #2
 800b756:	4413      	add	r3, r2
 800b758:	009b      	lsls	r3, r3, #2
 800b75a:	4a10      	ldr	r2, [pc, #64]	@ (800b79c <xTaskPriorityInherit+0xd0>)
 800b75c:	441a      	add	r2, r3
 800b75e:	68bb      	ldr	r3, [r7, #8]
 800b760:	3304      	adds	r3, #4
 800b762:	4619      	mov	r1, r3
 800b764:	4610      	mov	r0, r2
 800b766:	f7fd fe98 	bl	800949a <vListInsertEnd>
 800b76a:	e004      	b.n	800b776 <xTaskPriorityInherit+0xaa>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b76c:	4b0a      	ldr	r3, [pc, #40]	@ (800b798 <xTaskPriorityInherit+0xcc>)
 800b76e:	681b      	ldr	r3, [r3, #0]
 800b770:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800b776:	2301      	movs	r3, #1
 800b778:	60fb      	str	r3, [r7, #12]
 800b77a:	e008      	b.n	800b78e <xTaskPriorityInherit+0xc2>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b77c:	68bb      	ldr	r3, [r7, #8]
 800b77e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b780:	4b05      	ldr	r3, [pc, #20]	@ (800b798 <xTaskPriorityInherit+0xcc>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b786:	429a      	cmp	r2, r3
 800b788:	d201      	bcs.n	800b78e <xTaskPriorityInherit+0xc2>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800b78a:	2301      	movs	r3, #1
 800b78c:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b78e:	68fb      	ldr	r3, [r7, #12]
	}
 800b790:	4618      	mov	r0, r3
 800b792:	3710      	adds	r7, #16
 800b794:	46bd      	mov	sp, r7
 800b796:	bd80      	pop	{r7, pc}
 800b798:	200011bc 	.word	0x200011bc
 800b79c:	200011c0 	.word	0x200011c0
 800b7a0:	20001698 	.word	0x20001698

0800b7a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b7a4:	b580      	push	{r7, lr}
 800b7a6:	b086      	sub	sp, #24
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d05c      	beq.n	800b874 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b7ba:	4b31      	ldr	r3, [pc, #196]	@ (800b880 <xTaskPriorityDisinherit+0xdc>)
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	693a      	ldr	r2, [r7, #16]
 800b7c0:	429a      	cmp	r2, r3
 800b7c2:	d00b      	beq.n	800b7dc <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b7c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7c8:	f383 8811 	msr	BASEPRI, r3
 800b7cc:	f3bf 8f6f 	isb	sy
 800b7d0:	f3bf 8f4f 	dsb	sy
 800b7d4:	60fb      	str	r3, [r7, #12]
}
 800b7d6:	bf00      	nop
 800b7d8:	bf00      	nop
 800b7da:	e7fd      	b.n	800b7d8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b7e0:	2b00      	cmp	r3, #0
 800b7e2:	d10b      	bne.n	800b7fc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b7e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7e8:	f383 8811 	msr	BASEPRI, r3
 800b7ec:	f3bf 8f6f 	isb	sy
 800b7f0:	f3bf 8f4f 	dsb	sy
 800b7f4:	60bb      	str	r3, [r7, #8]
}
 800b7f6:	bf00      	nop
 800b7f8:	bf00      	nop
 800b7fa:	e7fd      	b.n	800b7f8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b800:	1e5a      	subs	r2, r3, #1
 800b802:	693b      	ldr	r3, [r7, #16]
 800b804:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b806:	693b      	ldr	r3, [r7, #16]
 800b808:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b80a:	693b      	ldr	r3, [r7, #16]
 800b80c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b80e:	429a      	cmp	r2, r3
 800b810:	d030      	beq.n	800b874 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b812:	693b      	ldr	r3, [r7, #16]
 800b814:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b816:	2b00      	cmp	r3, #0
 800b818:	d12c      	bne.n	800b874 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b81a:	693b      	ldr	r3, [r7, #16]
 800b81c:	3304      	adds	r3, #4
 800b81e:	4618      	mov	r0, r3
 800b820:	f7fd fe98 	bl	8009554 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b824:	693b      	ldr	r3, [r7, #16]
 800b826:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b828:	693b      	ldr	r3, [r7, #16]
 800b82a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b82c:	693b      	ldr	r3, [r7, #16]
 800b82e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b830:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b834:	693b      	ldr	r3, [r7, #16]
 800b836:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b838:	693b      	ldr	r3, [r7, #16]
 800b83a:	4618      	mov	r0, r3
 800b83c:	f002 fcaa 	bl	800e194 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b840:	693b      	ldr	r3, [r7, #16]
 800b842:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b844:	4b0f      	ldr	r3, [pc, #60]	@ (800b884 <xTaskPriorityDisinherit+0xe0>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	429a      	cmp	r2, r3
 800b84a:	d903      	bls.n	800b854 <xTaskPriorityDisinherit+0xb0>
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b850:	4a0c      	ldr	r2, [pc, #48]	@ (800b884 <xTaskPriorityDisinherit+0xe0>)
 800b852:	6013      	str	r3, [r2, #0]
 800b854:	693b      	ldr	r3, [r7, #16]
 800b856:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b858:	4613      	mov	r3, r2
 800b85a:	009b      	lsls	r3, r3, #2
 800b85c:	4413      	add	r3, r2
 800b85e:	009b      	lsls	r3, r3, #2
 800b860:	4a09      	ldr	r2, [pc, #36]	@ (800b888 <xTaskPriorityDisinherit+0xe4>)
 800b862:	441a      	add	r2, r3
 800b864:	693b      	ldr	r3, [r7, #16]
 800b866:	3304      	adds	r3, #4
 800b868:	4619      	mov	r1, r3
 800b86a:	4610      	mov	r0, r2
 800b86c:	f7fd fe15 	bl	800949a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b870:	2301      	movs	r3, #1
 800b872:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b874:	697b      	ldr	r3, [r7, #20]
	}
 800b876:	4618      	mov	r0, r3
 800b878:	3718      	adds	r7, #24
 800b87a:	46bd      	mov	sp, r7
 800b87c:	bd80      	pop	{r7, pc}
 800b87e:	bf00      	nop
 800b880:	200011bc 	.word	0x200011bc
 800b884:	20001698 	.word	0x20001698
 800b888:	200011c0 	.word	0x200011c0

0800b88c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800b88c:	b580      	push	{r7, lr}
 800b88e:	b088      	sub	sp, #32
 800b890:	af00      	add	r7, sp, #0
 800b892:	6078      	str	r0, [r7, #4]
 800b894:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b89a:	2301      	movs	r3, #1
 800b89c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	2b00      	cmp	r3, #0
 800b8a2:	d070      	beq.n	800b986 <vTaskPriorityDisinheritAfterTimeout+0xfa>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800b8a4:	69bb      	ldr	r3, [r7, #24]
 800b8a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8a8:	2b00      	cmp	r3, #0
 800b8aa:	d10b      	bne.n	800b8c4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800b8ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8b0:	f383 8811 	msr	BASEPRI, r3
 800b8b4:	f3bf 8f6f 	isb	sy
 800b8b8:	f3bf 8f4f 	dsb	sy
 800b8bc:	60fb      	str	r3, [r7, #12]
}
 800b8be:	bf00      	nop
 800b8c0:	bf00      	nop
 800b8c2:	e7fd      	b.n	800b8c0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800b8c4:	69bb      	ldr	r3, [r7, #24]
 800b8c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b8c8:	683a      	ldr	r2, [r7, #0]
 800b8ca:	429a      	cmp	r2, r3
 800b8cc:	d902      	bls.n	800b8d4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800b8ce:	683b      	ldr	r3, [r7, #0]
 800b8d0:	61fb      	str	r3, [r7, #28]
 800b8d2:	e002      	b.n	800b8da <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800b8d4:	69bb      	ldr	r3, [r7, #24]
 800b8d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b8d8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800b8da:	69bb      	ldr	r3, [r7, #24]
 800b8dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b8de:	69fa      	ldr	r2, [r7, #28]
 800b8e0:	429a      	cmp	r2, r3
 800b8e2:	d050      	beq.n	800b986 <vTaskPriorityDisinheritAfterTimeout+0xfa>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800b8e4:	69bb      	ldr	r3, [r7, #24]
 800b8e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8e8:	697a      	ldr	r2, [r7, #20]
 800b8ea:	429a      	cmp	r2, r3
 800b8ec:	d14b      	bne.n	800b986 <vTaskPriorityDisinheritAfterTimeout+0xfa>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800b8ee:	4b28      	ldr	r3, [pc, #160]	@ (800b990 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800b8f0:	681b      	ldr	r3, [r3, #0]
 800b8f2:	69ba      	ldr	r2, [r7, #24]
 800b8f4:	429a      	cmp	r2, r3
 800b8f6:	d10b      	bne.n	800b910 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800b8f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8fc:	f383 8811 	msr	BASEPRI, r3
 800b900:	f3bf 8f6f 	isb	sy
 800b904:	f3bf 8f4f 	dsb	sy
 800b908:	60bb      	str	r3, [r7, #8]
}
 800b90a:	bf00      	nop
 800b90c:	bf00      	nop
 800b90e:	e7fd      	b.n	800b90c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800b910:	69bb      	ldr	r3, [r7, #24]
 800b912:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b914:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800b916:	69bb      	ldr	r3, [r7, #24]
 800b918:	69fa      	ldr	r2, [r7, #28]
 800b91a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800b91c:	69bb      	ldr	r3, [r7, #24]
 800b91e:	699b      	ldr	r3, [r3, #24]
 800b920:	2b00      	cmp	r3, #0
 800b922:	db04      	blt.n	800b92e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b924:	69fb      	ldr	r3, [r7, #28]
 800b926:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b92a:	69bb      	ldr	r3, [r7, #24]
 800b92c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800b92e:	69bb      	ldr	r3, [r7, #24]
 800b930:	6959      	ldr	r1, [r3, #20]
 800b932:	693a      	ldr	r2, [r7, #16]
 800b934:	4613      	mov	r3, r2
 800b936:	009b      	lsls	r3, r3, #2
 800b938:	4413      	add	r3, r2
 800b93a:	009b      	lsls	r3, r3, #2
 800b93c:	4a15      	ldr	r2, [pc, #84]	@ (800b994 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800b93e:	4413      	add	r3, r2
 800b940:	4299      	cmp	r1, r3
 800b942:	d120      	bne.n	800b986 <vTaskPriorityDisinheritAfterTimeout+0xfa>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b944:	69bb      	ldr	r3, [r7, #24]
 800b946:	3304      	adds	r3, #4
 800b948:	4618      	mov	r0, r3
 800b94a:	f7fd fe03 	bl	8009554 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800b94e:	69bb      	ldr	r3, [r7, #24]
 800b950:	4618      	mov	r0, r3
 800b952:	f002 fc1f 	bl	800e194 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b956:	69bb      	ldr	r3, [r7, #24]
 800b958:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b95a:	4b0f      	ldr	r3, [pc, #60]	@ (800b998 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	429a      	cmp	r2, r3
 800b960:	d903      	bls.n	800b96a <vTaskPriorityDisinheritAfterTimeout+0xde>
 800b962:	69bb      	ldr	r3, [r7, #24]
 800b964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b966:	4a0c      	ldr	r2, [pc, #48]	@ (800b998 <vTaskPriorityDisinheritAfterTimeout+0x10c>)
 800b968:	6013      	str	r3, [r2, #0]
 800b96a:	69bb      	ldr	r3, [r7, #24]
 800b96c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b96e:	4613      	mov	r3, r2
 800b970:	009b      	lsls	r3, r3, #2
 800b972:	4413      	add	r3, r2
 800b974:	009b      	lsls	r3, r3, #2
 800b976:	4a07      	ldr	r2, [pc, #28]	@ (800b994 <vTaskPriorityDisinheritAfterTimeout+0x108>)
 800b978:	441a      	add	r2, r3
 800b97a:	69bb      	ldr	r3, [r7, #24]
 800b97c:	3304      	adds	r3, #4
 800b97e:	4619      	mov	r1, r3
 800b980:	4610      	mov	r0, r2
 800b982:	f7fd fd8a 	bl	800949a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800b986:	bf00      	nop
 800b988:	3720      	adds	r7, #32
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}
 800b98e:	bf00      	nop
 800b990:	200011bc 	.word	0x200011bc
 800b994:	200011c0 	.word	0x200011c0
 800b998:	20001698 	.word	0x20001698

0800b99c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800b99c:	b480      	push	{r7}
 800b99e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800b9a0:	4b07      	ldr	r3, [pc, #28]	@ (800b9c0 <pvTaskIncrementMutexHeldCount+0x24>)
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	2b00      	cmp	r3, #0
 800b9a6:	d004      	beq.n	800b9b2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800b9a8:	4b05      	ldr	r3, [pc, #20]	@ (800b9c0 <pvTaskIncrementMutexHeldCount+0x24>)
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800b9ae:	3201      	adds	r2, #1
 800b9b0:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800b9b2:	4b03      	ldr	r3, [pc, #12]	@ (800b9c0 <pvTaskIncrementMutexHeldCount+0x24>)
 800b9b4:	681b      	ldr	r3, [r3, #0]
	}
 800b9b6:	4618      	mov	r0, r3
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9be:	4770      	bx	lr
 800b9c0:	200011bc 	.word	0x200011bc

0800b9c4 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800b9c4:	b580      	push	{r7, lr}
 800b9c6:	b086      	sub	sp, #24
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	60f8      	str	r0, [r7, #12]
 800b9cc:	60b9      	str	r1, [r7, #8]
 800b9ce:	607a      	str	r2, [r7, #4]
 800b9d0:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800b9d2:	f000 fee9 	bl	800c7a8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b9d6:	4b29      	ldr	r3, [pc, #164]	@ (800ba7c <xTaskNotifyWait+0xb8>)
 800b9d8:	681b      	ldr	r3, [r3, #0]
 800b9da:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800b9de:	b2db      	uxtb	r3, r3
 800b9e0:	2b02      	cmp	r3, #2
 800b9e2:	d01c      	beq.n	800ba1e <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800b9e4:	4b25      	ldr	r3, [pc, #148]	@ (800ba7c <xTaskNotifyWait+0xb8>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 800b9ec:	68fa      	ldr	r2, [r7, #12]
 800b9ee:	43d2      	mvns	r2, r2
 800b9f0:	400a      	ands	r2, r1
 800b9f2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b9f6:	4b21      	ldr	r3, [pc, #132]	@ (800ba7c <xTaskNotifyWait+0xb8>)
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	2201      	movs	r2, #1
 800b9fc:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

				if( xTicksToWait > ( TickType_t ) 0 )
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d00b      	beq.n	800ba1e <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800ba06:	2101      	movs	r1, #1
 800ba08:	6838      	ldr	r0, [r7, #0]
 800ba0a:	f000 f9eb 	bl	800bde4 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800ba0e:	4b1c      	ldr	r3, [pc, #112]	@ (800ba80 <xTaskNotifyWait+0xbc>)
 800ba10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ba14:	601a      	str	r2, [r3, #0]
 800ba16:	f3bf 8f4f 	dsb	sy
 800ba1a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800ba1e:	f000 fef5 	bl	800c80c <vPortExitCritical>

		taskENTER_CRITICAL();
 800ba22:	f000 fec1 	bl	800c7a8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d005      	beq.n	800ba38 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800ba2c:	4b13      	ldr	r3, [pc, #76]	@ (800ba7c <xTaskNotifyWait+0xb8>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800ba38:	4b10      	ldr	r3, [pc, #64]	@ (800ba7c <xTaskNotifyWait+0xb8>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800ba40:	b2db      	uxtb	r3, r3
 800ba42:	2b02      	cmp	r3, #2
 800ba44:	d002      	beq.n	800ba4c <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800ba46:	2300      	movs	r3, #0
 800ba48:	617b      	str	r3, [r7, #20]
 800ba4a:	e00a      	b.n	800ba62 <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800ba4c:	4b0b      	ldr	r3, [pc, #44]	@ (800ba7c <xTaskNotifyWait+0xb8>)
 800ba4e:	681b      	ldr	r3, [r3, #0]
 800ba50:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 800ba54:	68ba      	ldr	r2, [r7, #8]
 800ba56:	43d2      	mvns	r2, r2
 800ba58:	400a      	ands	r2, r1
 800ba5a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
				xReturn = pdTRUE;
 800ba5e:	2301      	movs	r3, #1
 800ba60:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ba62:	4b06      	ldr	r3, [pc, #24]	@ (800ba7c <xTaskNotifyWait+0xb8>)
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	2200      	movs	r2, #0
 800ba68:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8
		}
		taskEXIT_CRITICAL();
 800ba6c:	f000 fece 	bl	800c80c <vPortExitCritical>

		return xReturn;
 800ba70:	697b      	ldr	r3, [r7, #20]
	}
 800ba72:	4618      	mov	r0, r3
 800ba74:	3718      	adds	r7, #24
 800ba76:	46bd      	mov	sp, r7
 800ba78:	bd80      	pop	{r7, pc}
 800ba7a:	bf00      	nop
 800ba7c:	200011bc 	.word	0x200011bc
 800ba80:	e000ed04 	.word	0xe000ed04

0800ba84 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b08a      	sub	sp, #40	@ 0x28
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	60f8      	str	r0, [r7, #12]
 800ba8c:	60b9      	str	r1, [r7, #8]
 800ba8e:	603b      	str	r3, [r7, #0]
 800ba90:	4613      	mov	r3, r2
 800ba92:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800ba94:	2301      	movs	r3, #1
 800ba96:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d10b      	bne.n	800bab6 <xTaskGenericNotify+0x32>
	__asm volatile
 800ba9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800baa2:	f383 8811 	msr	BASEPRI, r3
 800baa6:	f3bf 8f6f 	isb	sy
 800baaa:	f3bf 8f4f 	dsb	sy
 800baae:	61bb      	str	r3, [r7, #24]
}
 800bab0:	bf00      	nop
 800bab2:	bf00      	nop
 800bab4:	e7fd      	b.n	800bab2 <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800baba:	f000 fe75 	bl	800c7a8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800babe:	683b      	ldr	r3, [r7, #0]
 800bac0:	2b00      	cmp	r3, #0
 800bac2:	d004      	beq.n	800bace <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800bac4:	6a3b      	ldr	r3, [r7, #32]
 800bac6:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800baca:	683b      	ldr	r3, [r7, #0]
 800bacc:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800bace:	6a3b      	ldr	r3, [r7, #32]
 800bad0:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800bad4:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800bad6:	6a3b      	ldr	r3, [r7, #32]
 800bad8:	2202      	movs	r2, #2
 800bada:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

			switch( eAction )
 800bade:	79fb      	ldrb	r3, [r7, #7]
 800bae0:	2b04      	cmp	r3, #4
 800bae2:	d82e      	bhi.n	800bb42 <xTaskGenericNotify+0xbe>
 800bae4:	a201      	add	r2, pc, #4	@ (adr r2, 800baec <xTaskGenericNotify+0x68>)
 800bae6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800baea:	bf00      	nop
 800baec:	0800bb67 	.word	0x0800bb67
 800baf0:	0800bb01 	.word	0x0800bb01
 800baf4:	0800bb13 	.word	0x0800bb13
 800baf8:	0800bb23 	.word	0x0800bb23
 800bafc:	0800bb2d 	.word	0x0800bb2d
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800bb00:	6a3b      	ldr	r3, [r7, #32]
 800bb02:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800bb06:	68bb      	ldr	r3, [r7, #8]
 800bb08:	431a      	orrs	r2, r3
 800bb0a:	6a3b      	ldr	r3, [r7, #32]
 800bb0c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800bb10:	e02c      	b.n	800bb6c <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800bb12:	6a3b      	ldr	r3, [r7, #32]
 800bb14:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bb18:	1c5a      	adds	r2, r3, #1
 800bb1a:	6a3b      	ldr	r3, [r7, #32]
 800bb1c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800bb20:	e024      	b.n	800bb6c <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800bb22:	6a3b      	ldr	r3, [r7, #32]
 800bb24:	68ba      	ldr	r2, [r7, #8]
 800bb26:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800bb2a:	e01f      	b.n	800bb6c <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800bb2c:	7ffb      	ldrb	r3, [r7, #31]
 800bb2e:	2b02      	cmp	r3, #2
 800bb30:	d004      	beq.n	800bb3c <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800bb32:	6a3b      	ldr	r3, [r7, #32]
 800bb34:	68ba      	ldr	r2, [r7, #8]
 800bb36:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800bb3a:	e017      	b.n	800bb6c <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800bb40:	e014      	b.n	800bb6c <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800bb42:	6a3b      	ldr	r3, [r7, #32]
 800bb44:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bb48:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb4c:	d00d      	beq.n	800bb6a <xTaskGenericNotify+0xe6>
	__asm volatile
 800bb4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb52:	f383 8811 	msr	BASEPRI, r3
 800bb56:	f3bf 8f6f 	isb	sy
 800bb5a:	f3bf 8f4f 	dsb	sy
 800bb5e:	617b      	str	r3, [r7, #20]
}
 800bb60:	bf00      	nop
 800bb62:	bf00      	nop
 800bb64:	e7fd      	b.n	800bb62 <xTaskGenericNotify+0xde>
					break;
 800bb66:	bf00      	nop
 800bb68:	e000      	b.n	800bb6c <xTaskGenericNotify+0xe8>

					break;
 800bb6a:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bb6c:	7ffb      	ldrb	r3, [r7, #31]
 800bb6e:	2b01      	cmp	r3, #1
 800bb70:	d13f      	bne.n	800bbf2 <xTaskGenericNotify+0x16e>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bb72:	6a3b      	ldr	r3, [r7, #32]
 800bb74:	3304      	adds	r3, #4
 800bb76:	4618      	mov	r0, r3
 800bb78:	f7fd fcec 	bl	8009554 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800bb7c:	6a3b      	ldr	r3, [r7, #32]
 800bb7e:	4618      	mov	r0, r3
 800bb80:	f002 fb08 	bl	800e194 <SEGGER_SYSVIEW_OnTaskStartReady>
 800bb84:	6a3b      	ldr	r3, [r7, #32]
 800bb86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb88:	4b1d      	ldr	r3, [pc, #116]	@ (800bc00 <xTaskGenericNotify+0x17c>)
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	429a      	cmp	r2, r3
 800bb8e:	d903      	bls.n	800bb98 <xTaskGenericNotify+0x114>
 800bb90:	6a3b      	ldr	r3, [r7, #32]
 800bb92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bb94:	4a1a      	ldr	r2, [pc, #104]	@ (800bc00 <xTaskGenericNotify+0x17c>)
 800bb96:	6013      	str	r3, [r2, #0]
 800bb98:	6a3b      	ldr	r3, [r7, #32]
 800bb9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bb9c:	4613      	mov	r3, r2
 800bb9e:	009b      	lsls	r3, r3, #2
 800bba0:	4413      	add	r3, r2
 800bba2:	009b      	lsls	r3, r3, #2
 800bba4:	4a17      	ldr	r2, [pc, #92]	@ (800bc04 <xTaskGenericNotify+0x180>)
 800bba6:	441a      	add	r2, r3
 800bba8:	6a3b      	ldr	r3, [r7, #32]
 800bbaa:	3304      	adds	r3, #4
 800bbac:	4619      	mov	r1, r3
 800bbae:	4610      	mov	r0, r2
 800bbb0:	f7fd fc73 	bl	800949a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800bbb4:	6a3b      	ldr	r3, [r7, #32]
 800bbb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d00b      	beq.n	800bbd4 <xTaskGenericNotify+0x150>
	__asm volatile
 800bbbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bbc0:	f383 8811 	msr	BASEPRI, r3
 800bbc4:	f3bf 8f6f 	isb	sy
 800bbc8:	f3bf 8f4f 	dsb	sy
 800bbcc:	613b      	str	r3, [r7, #16]
}
 800bbce:	bf00      	nop
 800bbd0:	bf00      	nop
 800bbd2:	e7fd      	b.n	800bbd0 <xTaskGenericNotify+0x14c>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bbd4:	6a3b      	ldr	r3, [r7, #32]
 800bbd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bbd8:	4b0b      	ldr	r3, [pc, #44]	@ (800bc08 <xTaskGenericNotify+0x184>)
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bbde:	429a      	cmp	r2, r3
 800bbe0:	d907      	bls.n	800bbf2 <xTaskGenericNotify+0x16e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800bbe2:	4b0a      	ldr	r3, [pc, #40]	@ (800bc0c <xTaskGenericNotify+0x188>)
 800bbe4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bbe8:	601a      	str	r2, [r3, #0]
 800bbea:	f3bf 8f4f 	dsb	sy
 800bbee:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800bbf2:	f000 fe0b 	bl	800c80c <vPortExitCritical>

		return xReturn;
 800bbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800bbf8:	4618      	mov	r0, r3
 800bbfa:	3728      	adds	r7, #40	@ 0x28
 800bbfc:	46bd      	mov	sp, r7
 800bbfe:	bd80      	pop	{r7, pc}
 800bc00:	20001698 	.word	0x20001698
 800bc04:	200011c0 	.word	0x200011c0
 800bc08:	200011bc 	.word	0x200011bc
 800bc0c:	e000ed04 	.word	0xe000ed04

0800bc10 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b08e      	sub	sp, #56	@ 0x38
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	60f8      	str	r0, [r7, #12]
 800bc18:	60b9      	str	r1, [r7, #8]
 800bc1a:	603b      	str	r3, [r7, #0]
 800bc1c:	4613      	mov	r3, r2
 800bc1e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800bc20:	2301      	movs	r3, #1
 800bc22:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800bc24:	68fb      	ldr	r3, [r7, #12]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d10b      	bne.n	800bc42 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800bc2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc2e:	f383 8811 	msr	BASEPRI, r3
 800bc32:	f3bf 8f6f 	isb	sy
 800bc36:	f3bf 8f4f 	dsb	sy
 800bc3a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bc3c:	bf00      	nop
 800bc3e:	bf00      	nop
 800bc40:	e7fd      	b.n	800bc3e <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bc42:	f000 fe91 	bl	800c968 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800bc4a:	f3ef 8211 	mrs	r2, BASEPRI
 800bc4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc52:	f383 8811 	msr	BASEPRI, r3
 800bc56:	f3bf 8f6f 	isb	sy
 800bc5a:	f3bf 8f4f 	dsb	sy
 800bc5e:	623a      	str	r2, [r7, #32]
 800bc60:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800bc62:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800bc64:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800bc66:	683b      	ldr	r3, [r7, #0]
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d004      	beq.n	800bc76 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800bc6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc6e:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800bc72:	683b      	ldr	r3, [r7, #0]
 800bc74:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800bc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc78:	f893 30a8 	ldrb.w	r3, [r3, #168]	@ 0xa8
 800bc7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800bc80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc82:	2202      	movs	r2, #2
 800bc84:	f883 20a8 	strb.w	r2, [r3, #168]	@ 0xa8

			switch( eAction )
 800bc88:	79fb      	ldrb	r3, [r7, #7]
 800bc8a:	2b04      	cmp	r3, #4
 800bc8c:	d82e      	bhi.n	800bcec <xTaskGenericNotifyFromISR+0xdc>
 800bc8e:	a201      	add	r2, pc, #4	@ (adr r2, 800bc94 <xTaskGenericNotifyFromISR+0x84>)
 800bc90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc94:	0800bd11 	.word	0x0800bd11
 800bc98:	0800bca9 	.word	0x0800bca9
 800bc9c:	0800bcbb 	.word	0x0800bcbb
 800bca0:	0800bccb 	.word	0x0800bccb
 800bca4:	0800bcd5 	.word	0x0800bcd5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800bca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcaa:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 800bcae:	68bb      	ldr	r3, [r7, #8]
 800bcb0:	431a      	orrs	r2, r3
 800bcb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcb4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800bcb8:	e02d      	b.n	800bd16 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800bcba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcbc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bcc0:	1c5a      	adds	r2, r3, #1
 800bcc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcc4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800bcc8:	e025      	b.n	800bd16 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800bcca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bccc:	68ba      	ldr	r2, [r7, #8]
 800bcce:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					break;
 800bcd2:	e020      	b.n	800bd16 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800bcd4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bcd8:	2b02      	cmp	r3, #2
 800bcda:	d004      	beq.n	800bce6 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800bcdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcde:	68ba      	ldr	r2, [r7, #8]
 800bce0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800bce4:	e017      	b.n	800bd16 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800bce6:	2300      	movs	r3, #0
 800bce8:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800bcea:	e014      	b.n	800bd16 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800bcec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bcee:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800bcf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bcf6:	d00d      	beq.n	800bd14 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800bcf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcfc:	f383 8811 	msr	BASEPRI, r3
 800bd00:	f3bf 8f6f 	isb	sy
 800bd04:	f3bf 8f4f 	dsb	sy
 800bd08:	61bb      	str	r3, [r7, #24]
}
 800bd0a:	bf00      	nop
 800bd0c:	bf00      	nop
 800bd0e:	e7fd      	b.n	800bd0c <xTaskGenericNotifyFromISR+0xfc>
					break;
 800bd10:	bf00      	nop
 800bd12:	e000      	b.n	800bd16 <xTaskGenericNotifyFromISR+0x106>
					break;
 800bd14:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bd16:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bd1a:	2b01      	cmp	r3, #1
 800bd1c:	d14b      	bne.n	800bdb6 <xTaskGenericNotifyFromISR+0x1a6>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800bd1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d00b      	beq.n	800bd3e <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800bd26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bd2a:	f383 8811 	msr	BASEPRI, r3
 800bd2e:	f3bf 8f6f 	isb	sy
 800bd32:	f3bf 8f4f 	dsb	sy
 800bd36:	617b      	str	r3, [r7, #20]
}
 800bd38:	bf00      	nop
 800bd3a:	bf00      	nop
 800bd3c:	e7fd      	b.n	800bd3a <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800bd3e:	4b23      	ldr	r3, [pc, #140]	@ (800bdcc <xTaskGenericNotifyFromISR+0x1bc>)
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d121      	bne.n	800bd8a <xTaskGenericNotifyFromISR+0x17a>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800bd46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd48:	3304      	adds	r3, #4
 800bd4a:	4618      	mov	r0, r3
 800bd4c:	f7fd fc02 	bl	8009554 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800bd50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd52:	4618      	mov	r0, r3
 800bd54:	f002 fa1e 	bl	800e194 <SEGGER_SYSVIEW_OnTaskStartReady>
 800bd58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd5a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd5c:	4b1c      	ldr	r3, [pc, #112]	@ (800bdd0 <xTaskGenericNotifyFromISR+0x1c0>)
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d903      	bls.n	800bd6c <xTaskGenericNotifyFromISR+0x15c>
 800bd64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bd68:	4a19      	ldr	r2, [pc, #100]	@ (800bdd0 <xTaskGenericNotifyFromISR+0x1c0>)
 800bd6a:	6013      	str	r3, [r2, #0]
 800bd6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd70:	4613      	mov	r3, r2
 800bd72:	009b      	lsls	r3, r3, #2
 800bd74:	4413      	add	r3, r2
 800bd76:	009b      	lsls	r3, r3, #2
 800bd78:	4a16      	ldr	r2, [pc, #88]	@ (800bdd4 <xTaskGenericNotifyFromISR+0x1c4>)
 800bd7a:	441a      	add	r2, r3
 800bd7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd7e:	3304      	adds	r3, #4
 800bd80:	4619      	mov	r1, r3
 800bd82:	4610      	mov	r0, r2
 800bd84:	f7fd fb89 	bl	800949a <vListInsertEnd>
 800bd88:	e005      	b.n	800bd96 <xTaskGenericNotifyFromISR+0x186>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800bd8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd8c:	3318      	adds	r3, #24
 800bd8e:	4619      	mov	r1, r3
 800bd90:	4811      	ldr	r0, [pc, #68]	@ (800bdd8 <xTaskGenericNotifyFromISR+0x1c8>)
 800bd92:	f7fd fb82 	bl	800949a <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800bd96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bd98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bd9a:	4b10      	ldr	r3, [pc, #64]	@ (800bddc <xTaskGenericNotifyFromISR+0x1cc>)
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bda0:	429a      	cmp	r2, r3
 800bda2:	d908      	bls.n	800bdb6 <xTaskGenericNotifyFromISR+0x1a6>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800bda4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bda6:	2b00      	cmp	r3, #0
 800bda8:	d002      	beq.n	800bdb0 <xTaskGenericNotifyFromISR+0x1a0>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800bdaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bdac:	2201      	movs	r2, #1
 800bdae:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800bdb0:	4b0b      	ldr	r3, [pc, #44]	@ (800bde0 <xTaskGenericNotifyFromISR+0x1d0>)
 800bdb2:	2201      	movs	r2, #1
 800bdb4:	601a      	str	r2, [r3, #0]
 800bdb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bdb8:	613b      	str	r3, [r7, #16]
	__asm volatile
 800bdba:	693b      	ldr	r3, [r7, #16]
 800bdbc:	f383 8811 	msr	BASEPRI, r3
}
 800bdc0:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800bdc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800bdc4:	4618      	mov	r0, r3
 800bdc6:	3738      	adds	r7, #56	@ 0x38
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}
 800bdcc:	200016b8 	.word	0x200016b8
 800bdd0:	20001698 	.word	0x20001698
 800bdd4:	200011c0 	.word	0x200011c0
 800bdd8:	20001650 	.word	0x20001650
 800bddc:	200011bc 	.word	0x200011bc
 800bde0:	200016a4 	.word	0x200016a4

0800bde4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800bde4:	b580      	push	{r7, lr}
 800bde6:	b084      	sub	sp, #16
 800bde8:	af00      	add	r7, sp, #0
 800bdea:	6078      	str	r0, [r7, #4]
 800bdec:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800bdee:	4b21      	ldr	r3, [pc, #132]	@ (800be74 <prvAddCurrentTaskToDelayedList+0x90>)
 800bdf0:	681b      	ldr	r3, [r3, #0]
 800bdf2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800bdf4:	4b20      	ldr	r3, [pc, #128]	@ (800be78 <prvAddCurrentTaskToDelayedList+0x94>)
 800bdf6:	681b      	ldr	r3, [r3, #0]
 800bdf8:	3304      	adds	r3, #4
 800bdfa:	4618      	mov	r0, r3
 800bdfc:	f7fd fbaa 	bl	8009554 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be06:	d10a      	bne.n	800be1e <prvAddCurrentTaskToDelayedList+0x3a>
 800be08:	683b      	ldr	r3, [r7, #0]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d007      	beq.n	800be1e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be0e:	4b1a      	ldr	r3, [pc, #104]	@ (800be78 <prvAddCurrentTaskToDelayedList+0x94>)
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	3304      	adds	r3, #4
 800be14:	4619      	mov	r1, r3
 800be16:	4819      	ldr	r0, [pc, #100]	@ (800be7c <prvAddCurrentTaskToDelayedList+0x98>)
 800be18:	f7fd fb3f 	bl	800949a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800be1c:	e026      	b.n	800be6c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800be1e:	68fa      	ldr	r2, [r7, #12]
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	4413      	add	r3, r2
 800be24:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800be26:	4b14      	ldr	r3, [pc, #80]	@ (800be78 <prvAddCurrentTaskToDelayedList+0x94>)
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	68ba      	ldr	r2, [r7, #8]
 800be2c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800be2e:	68ba      	ldr	r2, [r7, #8]
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	429a      	cmp	r2, r3
 800be34:	d209      	bcs.n	800be4a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be36:	4b12      	ldr	r3, [pc, #72]	@ (800be80 <prvAddCurrentTaskToDelayedList+0x9c>)
 800be38:	681a      	ldr	r2, [r3, #0]
 800be3a:	4b0f      	ldr	r3, [pc, #60]	@ (800be78 <prvAddCurrentTaskToDelayedList+0x94>)
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	3304      	adds	r3, #4
 800be40:	4619      	mov	r1, r3
 800be42:	4610      	mov	r0, r2
 800be44:	f7fd fb4d 	bl	80094e2 <vListInsert>
}
 800be48:	e010      	b.n	800be6c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800be4a:	4b0e      	ldr	r3, [pc, #56]	@ (800be84 <prvAddCurrentTaskToDelayedList+0xa0>)
 800be4c:	681a      	ldr	r2, [r3, #0]
 800be4e:	4b0a      	ldr	r3, [pc, #40]	@ (800be78 <prvAddCurrentTaskToDelayedList+0x94>)
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	3304      	adds	r3, #4
 800be54:	4619      	mov	r1, r3
 800be56:	4610      	mov	r0, r2
 800be58:	f7fd fb43 	bl	80094e2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800be5c:	4b0a      	ldr	r3, [pc, #40]	@ (800be88 <prvAddCurrentTaskToDelayedList+0xa4>)
 800be5e:	681b      	ldr	r3, [r3, #0]
 800be60:	68ba      	ldr	r2, [r7, #8]
 800be62:	429a      	cmp	r2, r3
 800be64:	d202      	bcs.n	800be6c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800be66:	4a08      	ldr	r2, [pc, #32]	@ (800be88 <prvAddCurrentTaskToDelayedList+0xa4>)
 800be68:	68bb      	ldr	r3, [r7, #8]
 800be6a:	6013      	str	r3, [r2, #0]
}
 800be6c:	bf00      	nop
 800be6e:	3710      	adds	r7, #16
 800be70:	46bd      	mov	sp, r7
 800be72:	bd80      	pop	{r7, pc}
 800be74:	20001694 	.word	0x20001694
 800be78:	200011bc 	.word	0x200011bc
 800be7c:	2000167c 	.word	0x2000167c
 800be80:	2000164c 	.word	0x2000164c
 800be84:	20001648 	.word	0x20001648
 800be88:	200016b0 	.word	0x200016b0

0800be8c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b08a      	sub	sp, #40	@ 0x28
 800be90:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800be92:	2300      	movs	r3, #0
 800be94:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800be96:	f000 fb13 	bl	800c4c0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800be9a:	4b1d      	ldr	r3, [pc, #116]	@ (800bf10 <xTimerCreateTimerTask+0x84>)
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d021      	beq.n	800bee6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bea2:	2300      	movs	r3, #0
 800bea4:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bea6:	2300      	movs	r3, #0
 800bea8:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800beaa:	1d3a      	adds	r2, r7, #4
 800beac:	f107 0108 	add.w	r1, r7, #8
 800beb0:	f107 030c 	add.w	r3, r7, #12
 800beb4:	4618      	mov	r0, r3
 800beb6:	f7fd faa9 	bl	800940c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800beba:	6879      	ldr	r1, [r7, #4]
 800bebc:	68bb      	ldr	r3, [r7, #8]
 800bebe:	68fa      	ldr	r2, [r7, #12]
 800bec0:	9202      	str	r2, [sp, #8]
 800bec2:	9301      	str	r3, [sp, #4]
 800bec4:	2302      	movs	r3, #2
 800bec6:	9300      	str	r3, [sp, #0]
 800bec8:	2300      	movs	r3, #0
 800beca:	460a      	mov	r2, r1
 800becc:	4911      	ldr	r1, [pc, #68]	@ (800bf14 <xTimerCreateTimerTask+0x88>)
 800bece:	4812      	ldr	r0, [pc, #72]	@ (800bf18 <xTimerCreateTimerTask+0x8c>)
 800bed0:	f7fe fbd4 	bl	800a67c <xTaskCreateStatic>
 800bed4:	4603      	mov	r3, r0
 800bed6:	4a11      	ldr	r2, [pc, #68]	@ (800bf1c <xTimerCreateTimerTask+0x90>)
 800bed8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800beda:	4b10      	ldr	r3, [pc, #64]	@ (800bf1c <xTimerCreateTimerTask+0x90>)
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d001      	beq.n	800bee6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bee2:	2301      	movs	r3, #1
 800bee4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bee6:	697b      	ldr	r3, [r7, #20]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	d10b      	bne.n	800bf04 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800beec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bef0:	f383 8811 	msr	BASEPRI, r3
 800bef4:	f3bf 8f6f 	isb	sy
 800bef8:	f3bf 8f4f 	dsb	sy
 800befc:	613b      	str	r3, [r7, #16]
}
 800befe:	bf00      	nop
 800bf00:	bf00      	nop
 800bf02:	e7fd      	b.n	800bf00 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bf04:	697b      	ldr	r3, [r7, #20]
}
 800bf06:	4618      	mov	r0, r3
 800bf08:	3718      	adds	r7, #24
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}
 800bf0e:	bf00      	nop
 800bf10:	200016f4 	.word	0x200016f4
 800bf14:	0801442c 	.word	0x0801442c
 800bf18:	0800c059 	.word	0x0800c059
 800bf1c:	200016f8 	.word	0x200016f8

0800bf20 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bf20:	b580      	push	{r7, lr}
 800bf22:	b08a      	sub	sp, #40	@ 0x28
 800bf24:	af00      	add	r7, sp, #0
 800bf26:	60f8      	str	r0, [r7, #12]
 800bf28:	60b9      	str	r1, [r7, #8]
 800bf2a:	607a      	str	r2, [r7, #4]
 800bf2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bf2e:	2300      	movs	r3, #0
 800bf30:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d10b      	bne.n	800bf50 <xTimerGenericCommand+0x30>
	__asm volatile
 800bf38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf3c:	f383 8811 	msr	BASEPRI, r3
 800bf40:	f3bf 8f6f 	isb	sy
 800bf44:	f3bf 8f4f 	dsb	sy
 800bf48:	623b      	str	r3, [r7, #32]
}
 800bf4a:	bf00      	nop
 800bf4c:	bf00      	nop
 800bf4e:	e7fd      	b.n	800bf4c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bf50:	4b19      	ldr	r3, [pc, #100]	@ (800bfb8 <xTimerGenericCommand+0x98>)
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d02a      	beq.n	800bfae <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bf58:	68bb      	ldr	r3, [r7, #8]
 800bf5a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bf64:	68bb      	ldr	r3, [r7, #8]
 800bf66:	2b05      	cmp	r3, #5
 800bf68:	dc18      	bgt.n	800bf9c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bf6a:	f7ff fb91 	bl	800b690 <xTaskGetSchedulerState>
 800bf6e:	4603      	mov	r3, r0
 800bf70:	2b02      	cmp	r3, #2
 800bf72:	d109      	bne.n	800bf88 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bf74:	4b10      	ldr	r3, [pc, #64]	@ (800bfb8 <xTimerGenericCommand+0x98>)
 800bf76:	6818      	ldr	r0, [r3, #0]
 800bf78:	f107 0110 	add.w	r1, r7, #16
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bf80:	f7fd fcc6 	bl	8009910 <xQueueGenericSend>
 800bf84:	6278      	str	r0, [r7, #36]	@ 0x24
 800bf86:	e012      	b.n	800bfae <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bf88:	4b0b      	ldr	r3, [pc, #44]	@ (800bfb8 <xTimerGenericCommand+0x98>)
 800bf8a:	6818      	ldr	r0, [r3, #0]
 800bf8c:	f107 0110 	add.w	r1, r7, #16
 800bf90:	2300      	movs	r3, #0
 800bf92:	2200      	movs	r2, #0
 800bf94:	f7fd fcbc 	bl	8009910 <xQueueGenericSend>
 800bf98:	6278      	str	r0, [r7, #36]	@ 0x24
 800bf9a:	e008      	b.n	800bfae <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bf9c:	4b06      	ldr	r3, [pc, #24]	@ (800bfb8 <xTimerGenericCommand+0x98>)
 800bf9e:	6818      	ldr	r0, [r3, #0]
 800bfa0:	f107 0110 	add.w	r1, r7, #16
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	683a      	ldr	r2, [r7, #0]
 800bfa8:	f7fd fdb4 	bl	8009b14 <xQueueGenericSendFromISR>
 800bfac:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bfae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bfb0:	4618      	mov	r0, r3
 800bfb2:	3728      	adds	r7, #40	@ 0x28
 800bfb4:	46bd      	mov	sp, r7
 800bfb6:	bd80      	pop	{r7, pc}
 800bfb8:	200016f4 	.word	0x200016f4

0800bfbc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bfbc:	b580      	push	{r7, lr}
 800bfbe:	b088      	sub	sp, #32
 800bfc0:	af02      	add	r7, sp, #8
 800bfc2:	6078      	str	r0, [r7, #4]
 800bfc4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bfc6:	4b23      	ldr	r3, [pc, #140]	@ (800c054 <prvProcessExpiredTimer+0x98>)
 800bfc8:	681b      	ldr	r3, [r3, #0]
 800bfca:	68db      	ldr	r3, [r3, #12]
 800bfcc:	68db      	ldr	r3, [r3, #12]
 800bfce:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bfd0:	697b      	ldr	r3, [r7, #20]
 800bfd2:	3304      	adds	r3, #4
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	f7fd fabd 	bl	8009554 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bfda:	697b      	ldr	r3, [r7, #20]
 800bfdc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bfe0:	f003 0304 	and.w	r3, r3, #4
 800bfe4:	2b00      	cmp	r3, #0
 800bfe6:	d023      	beq.n	800c030 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bfe8:	697b      	ldr	r3, [r7, #20]
 800bfea:	699a      	ldr	r2, [r3, #24]
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	18d1      	adds	r1, r2, r3
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	683a      	ldr	r2, [r7, #0]
 800bff4:	6978      	ldr	r0, [r7, #20]
 800bff6:	f000 f8d5 	bl	800c1a4 <prvInsertTimerInActiveList>
 800bffa:	4603      	mov	r3, r0
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d020      	beq.n	800c042 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c000:	2300      	movs	r3, #0
 800c002:	9300      	str	r3, [sp, #0]
 800c004:	2300      	movs	r3, #0
 800c006:	687a      	ldr	r2, [r7, #4]
 800c008:	2100      	movs	r1, #0
 800c00a:	6978      	ldr	r0, [r7, #20]
 800c00c:	f7ff ff88 	bl	800bf20 <xTimerGenericCommand>
 800c010:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800c012:	693b      	ldr	r3, [r7, #16]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d114      	bne.n	800c042 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800c018:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c01c:	f383 8811 	msr	BASEPRI, r3
 800c020:	f3bf 8f6f 	isb	sy
 800c024:	f3bf 8f4f 	dsb	sy
 800c028:	60fb      	str	r3, [r7, #12]
}
 800c02a:	bf00      	nop
 800c02c:	bf00      	nop
 800c02e:	e7fd      	b.n	800c02c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c036:	f023 0301 	bic.w	r3, r3, #1
 800c03a:	b2da      	uxtb	r2, r3
 800c03c:	697b      	ldr	r3, [r7, #20]
 800c03e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c042:	697b      	ldr	r3, [r7, #20]
 800c044:	6a1b      	ldr	r3, [r3, #32]
 800c046:	6978      	ldr	r0, [r7, #20]
 800c048:	4798      	blx	r3
}
 800c04a:	bf00      	nop
 800c04c:	3718      	adds	r7, #24
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
 800c052:	bf00      	nop
 800c054:	200016ec 	.word	0x200016ec

0800c058 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c060:	f107 0308 	add.w	r3, r7, #8
 800c064:	4618      	mov	r0, r3
 800c066:	f000 f859 	bl	800c11c <prvGetNextExpireTime>
 800c06a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	4619      	mov	r1, r3
 800c070:	68f8      	ldr	r0, [r7, #12]
 800c072:	f000 f805 	bl	800c080 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800c076:	f000 f8d7 	bl	800c228 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c07a:	bf00      	nop
 800c07c:	e7f0      	b.n	800c060 <prvTimerTask+0x8>
	...

0800c080 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b084      	sub	sp, #16
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
 800c088:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800c08a:	f7fe fe87 	bl	800ad9c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c08e:	f107 0308 	add.w	r3, r7, #8
 800c092:	4618      	mov	r0, r3
 800c094:	f000 f866 	bl	800c164 <prvSampleTimeNow>
 800c098:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800c09a:	68bb      	ldr	r3, [r7, #8]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d130      	bne.n	800c102 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c0a0:	683b      	ldr	r3, [r7, #0]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d10a      	bne.n	800c0bc <prvProcessTimerOrBlockTask+0x3c>
 800c0a6:	687a      	ldr	r2, [r7, #4]
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	429a      	cmp	r2, r3
 800c0ac:	d806      	bhi.n	800c0bc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800c0ae:	f7fe fe83 	bl	800adb8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c0b2:	68f9      	ldr	r1, [r7, #12]
 800c0b4:	6878      	ldr	r0, [r7, #4]
 800c0b6:	f7ff ff81 	bl	800bfbc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800c0ba:	e024      	b.n	800c106 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800c0bc:	683b      	ldr	r3, [r7, #0]
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d008      	beq.n	800c0d4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c0c2:	4b13      	ldr	r3, [pc, #76]	@ (800c110 <prvProcessTimerOrBlockTask+0x90>)
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	681b      	ldr	r3, [r3, #0]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d101      	bne.n	800c0d0 <prvProcessTimerOrBlockTask+0x50>
 800c0cc:	2301      	movs	r3, #1
 800c0ce:	e000      	b.n	800c0d2 <prvProcessTimerOrBlockTask+0x52>
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c0d4:	4b0f      	ldr	r3, [pc, #60]	@ (800c114 <prvProcessTimerOrBlockTask+0x94>)
 800c0d6:	6818      	ldr	r0, [r3, #0]
 800c0d8:	687a      	ldr	r2, [r7, #4]
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	1ad3      	subs	r3, r2, r3
 800c0de:	683a      	ldr	r2, [r7, #0]
 800c0e0:	4619      	mov	r1, r3
 800c0e2:	f7fe fa97 	bl	800a614 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800c0e6:	f7fe fe67 	bl	800adb8 <xTaskResumeAll>
 800c0ea:	4603      	mov	r3, r0
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	d10a      	bne.n	800c106 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800c0f0:	4b09      	ldr	r3, [pc, #36]	@ (800c118 <prvProcessTimerOrBlockTask+0x98>)
 800c0f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c0f6:	601a      	str	r2, [r3, #0]
 800c0f8:	f3bf 8f4f 	dsb	sy
 800c0fc:	f3bf 8f6f 	isb	sy
}
 800c100:	e001      	b.n	800c106 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800c102:	f7fe fe59 	bl	800adb8 <xTaskResumeAll>
}
 800c106:	bf00      	nop
 800c108:	3710      	adds	r7, #16
 800c10a:	46bd      	mov	sp, r7
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	bf00      	nop
 800c110:	200016f0 	.word	0x200016f0
 800c114:	200016f4 	.word	0x200016f4
 800c118:	e000ed04 	.word	0xe000ed04

0800c11c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800c11c:	b480      	push	{r7}
 800c11e:	b085      	sub	sp, #20
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c124:	4b0e      	ldr	r3, [pc, #56]	@ (800c160 <prvGetNextExpireTime+0x44>)
 800c126:	681b      	ldr	r3, [r3, #0]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d101      	bne.n	800c132 <prvGetNextExpireTime+0x16>
 800c12e:	2201      	movs	r2, #1
 800c130:	e000      	b.n	800c134 <prvGetNextExpireTime+0x18>
 800c132:	2200      	movs	r2, #0
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d105      	bne.n	800c14c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c140:	4b07      	ldr	r3, [pc, #28]	@ (800c160 <prvGetNextExpireTime+0x44>)
 800c142:	681b      	ldr	r3, [r3, #0]
 800c144:	68db      	ldr	r3, [r3, #12]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	60fb      	str	r3, [r7, #12]
 800c14a:	e001      	b.n	800c150 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800c14c:	2300      	movs	r3, #0
 800c14e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800c150:	68fb      	ldr	r3, [r7, #12]
}
 800c152:	4618      	mov	r0, r3
 800c154:	3714      	adds	r7, #20
 800c156:	46bd      	mov	sp, r7
 800c158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c15c:	4770      	bx	lr
 800c15e:	bf00      	nop
 800c160:	200016ec 	.word	0x200016ec

0800c164 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800c164:	b580      	push	{r7, lr}
 800c166:	b084      	sub	sp, #16
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800c16c:	f7fe fec6 	bl	800aefc <xTaskGetTickCount>
 800c170:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800c172:	4b0b      	ldr	r3, [pc, #44]	@ (800c1a0 <prvSampleTimeNow+0x3c>)
 800c174:	681b      	ldr	r3, [r3, #0]
 800c176:	68fa      	ldr	r2, [r7, #12]
 800c178:	429a      	cmp	r2, r3
 800c17a:	d205      	bcs.n	800c188 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800c17c:	f000 f93a 	bl	800c3f4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2201      	movs	r2, #1
 800c184:	601a      	str	r2, [r3, #0]
 800c186:	e002      	b.n	800c18e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2200      	movs	r2, #0
 800c18c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800c18e:	4a04      	ldr	r2, [pc, #16]	@ (800c1a0 <prvSampleTimeNow+0x3c>)
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800c194:	68fb      	ldr	r3, [r7, #12]
}
 800c196:	4618      	mov	r0, r3
 800c198:	3710      	adds	r7, #16
 800c19a:	46bd      	mov	sp, r7
 800c19c:	bd80      	pop	{r7, pc}
 800c19e:	bf00      	nop
 800c1a0:	200016fc 	.word	0x200016fc

0800c1a4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800c1a4:	b580      	push	{r7, lr}
 800c1a6:	b086      	sub	sp, #24
 800c1a8:	af00      	add	r7, sp, #0
 800c1aa:	60f8      	str	r0, [r7, #12]
 800c1ac:	60b9      	str	r1, [r7, #8]
 800c1ae:	607a      	str	r2, [r7, #4]
 800c1b0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	68ba      	ldr	r2, [r7, #8]
 800c1ba:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	68fa      	ldr	r2, [r7, #12]
 800c1c0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800c1c2:	68ba      	ldr	r2, [r7, #8]
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	429a      	cmp	r2, r3
 800c1c8:	d812      	bhi.n	800c1f0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c1ca:	687a      	ldr	r2, [r7, #4]
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	1ad2      	subs	r2, r2, r3
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	699b      	ldr	r3, [r3, #24]
 800c1d4:	429a      	cmp	r2, r3
 800c1d6:	d302      	bcc.n	800c1de <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800c1d8:	2301      	movs	r3, #1
 800c1da:	617b      	str	r3, [r7, #20]
 800c1dc:	e01b      	b.n	800c216 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c1de:	4b10      	ldr	r3, [pc, #64]	@ (800c220 <prvInsertTimerInActiveList+0x7c>)
 800c1e0:	681a      	ldr	r2, [r3, #0]
 800c1e2:	68fb      	ldr	r3, [r7, #12]
 800c1e4:	3304      	adds	r3, #4
 800c1e6:	4619      	mov	r1, r3
 800c1e8:	4610      	mov	r0, r2
 800c1ea:	f7fd f97a 	bl	80094e2 <vListInsert>
 800c1ee:	e012      	b.n	800c216 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c1f0:	687a      	ldr	r2, [r7, #4]
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	429a      	cmp	r2, r3
 800c1f6:	d206      	bcs.n	800c206 <prvInsertTimerInActiveList+0x62>
 800c1f8:	68ba      	ldr	r2, [r7, #8]
 800c1fa:	683b      	ldr	r3, [r7, #0]
 800c1fc:	429a      	cmp	r2, r3
 800c1fe:	d302      	bcc.n	800c206 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800c200:	2301      	movs	r3, #1
 800c202:	617b      	str	r3, [r7, #20]
 800c204:	e007      	b.n	800c216 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c206:	4b07      	ldr	r3, [pc, #28]	@ (800c224 <prvInsertTimerInActiveList+0x80>)
 800c208:	681a      	ldr	r2, [r3, #0]
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	3304      	adds	r3, #4
 800c20e:	4619      	mov	r1, r3
 800c210:	4610      	mov	r0, r2
 800c212:	f7fd f966 	bl	80094e2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800c216:	697b      	ldr	r3, [r7, #20]
}
 800c218:	4618      	mov	r0, r3
 800c21a:	3718      	adds	r7, #24
 800c21c:	46bd      	mov	sp, r7
 800c21e:	bd80      	pop	{r7, pc}
 800c220:	200016f0 	.word	0x200016f0
 800c224:	200016ec 	.word	0x200016ec

0800c228 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800c228:	b580      	push	{r7, lr}
 800c22a:	b08e      	sub	sp, #56	@ 0x38
 800c22c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c22e:	e0ce      	b.n	800c3ce <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	2b00      	cmp	r3, #0
 800c234:	da19      	bge.n	800c26a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c236:	1d3b      	adds	r3, r7, #4
 800c238:	3304      	adds	r3, #4
 800c23a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800c23c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d10b      	bne.n	800c25a <prvProcessReceivedCommands+0x32>
	__asm volatile
 800c242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c246:	f383 8811 	msr	BASEPRI, r3
 800c24a:	f3bf 8f6f 	isb	sy
 800c24e:	f3bf 8f4f 	dsb	sy
 800c252:	61fb      	str	r3, [r7, #28]
}
 800c254:	bf00      	nop
 800c256:	bf00      	nop
 800c258:	e7fd      	b.n	800c256 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c25a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c260:	6850      	ldr	r0, [r2, #4]
 800c262:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c264:	6892      	ldr	r2, [r2, #8]
 800c266:	4611      	mov	r1, r2
 800c268:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	f2c0 80ae 	blt.w	800c3ce <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c272:	68fb      	ldr	r3, [r7, #12]
 800c274:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800c276:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c278:	695b      	ldr	r3, [r3, #20]
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d004      	beq.n	800c288 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c280:	3304      	adds	r3, #4
 800c282:	4618      	mov	r0, r3
 800c284:	f7fd f966 	bl	8009554 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c288:	463b      	mov	r3, r7
 800c28a:	4618      	mov	r0, r3
 800c28c:	f7ff ff6a 	bl	800c164 <prvSampleTimeNow>
 800c290:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	2b09      	cmp	r3, #9
 800c296:	f200 8097 	bhi.w	800c3c8 <prvProcessReceivedCommands+0x1a0>
 800c29a:	a201      	add	r2, pc, #4	@ (adr r2, 800c2a0 <prvProcessReceivedCommands+0x78>)
 800c29c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2a0:	0800c2c9 	.word	0x0800c2c9
 800c2a4:	0800c2c9 	.word	0x0800c2c9
 800c2a8:	0800c2c9 	.word	0x0800c2c9
 800c2ac:	0800c33f 	.word	0x0800c33f
 800c2b0:	0800c353 	.word	0x0800c353
 800c2b4:	0800c39f 	.word	0x0800c39f
 800c2b8:	0800c2c9 	.word	0x0800c2c9
 800c2bc:	0800c2c9 	.word	0x0800c2c9
 800c2c0:	0800c33f 	.word	0x0800c33f
 800c2c4:	0800c353 	.word	0x0800c353
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c2c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2ca:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c2ce:	f043 0301 	orr.w	r3, r3, #1
 800c2d2:	b2da      	uxtb	r2, r3
 800c2d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2d6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c2da:	68ba      	ldr	r2, [r7, #8]
 800c2dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2de:	699b      	ldr	r3, [r3, #24]
 800c2e0:	18d1      	adds	r1, r2, r3
 800c2e2:	68bb      	ldr	r3, [r7, #8]
 800c2e4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2e8:	f7ff ff5c 	bl	800c1a4 <prvInsertTimerInActiveList>
 800c2ec:	4603      	mov	r3, r0
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	d06c      	beq.n	800c3cc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c2f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2f4:	6a1b      	ldr	r3, [r3, #32]
 800c2f6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c2f8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c2fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c2fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c300:	f003 0304 	and.w	r3, r3, #4
 800c304:	2b00      	cmp	r3, #0
 800c306:	d061      	beq.n	800c3cc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800c308:	68ba      	ldr	r2, [r7, #8]
 800c30a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c30c:	699b      	ldr	r3, [r3, #24]
 800c30e:	441a      	add	r2, r3
 800c310:	2300      	movs	r3, #0
 800c312:	9300      	str	r3, [sp, #0]
 800c314:	2300      	movs	r3, #0
 800c316:	2100      	movs	r1, #0
 800c318:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c31a:	f7ff fe01 	bl	800bf20 <xTimerGenericCommand>
 800c31e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800c320:	6a3b      	ldr	r3, [r7, #32]
 800c322:	2b00      	cmp	r3, #0
 800c324:	d152      	bne.n	800c3cc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800c326:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c32a:	f383 8811 	msr	BASEPRI, r3
 800c32e:	f3bf 8f6f 	isb	sy
 800c332:	f3bf 8f4f 	dsb	sy
 800c336:	61bb      	str	r3, [r7, #24]
}
 800c338:	bf00      	nop
 800c33a:	bf00      	nop
 800c33c:	e7fd      	b.n	800c33a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c33e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c340:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c344:	f023 0301 	bic.w	r3, r3, #1
 800c348:	b2da      	uxtb	r2, r3
 800c34a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c34c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c350:	e03d      	b.n	800c3ce <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800c352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c354:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c358:	f043 0301 	orr.w	r3, r3, #1
 800c35c:	b2da      	uxtb	r2, r3
 800c35e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c360:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c364:	68ba      	ldr	r2, [r7, #8]
 800c366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c368:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c36a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c36c:	699b      	ldr	r3, [r3, #24]
 800c36e:	2b00      	cmp	r3, #0
 800c370:	d10b      	bne.n	800c38a <prvProcessReceivedCommands+0x162>
	__asm volatile
 800c372:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c376:	f383 8811 	msr	BASEPRI, r3
 800c37a:	f3bf 8f6f 	isb	sy
 800c37e:	f3bf 8f4f 	dsb	sy
 800c382:	617b      	str	r3, [r7, #20]
}
 800c384:	bf00      	nop
 800c386:	bf00      	nop
 800c388:	e7fd      	b.n	800c386 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c38a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c38c:	699a      	ldr	r2, [r3, #24]
 800c38e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c390:	18d1      	adds	r1, r2, r3
 800c392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c394:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c396:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c398:	f7ff ff04 	bl	800c1a4 <prvInsertTimerInActiveList>
					break;
 800c39c:	e017      	b.n	800c3ce <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c39e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c3a4:	f003 0302 	and.w	r3, r3, #2
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d103      	bne.n	800c3b4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c3ac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c3ae:	f000 fbeb 	bl	800cb88 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c3b2:	e00c      	b.n	800c3ce <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c3b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c3ba:	f023 0301 	bic.w	r3, r3, #1
 800c3be:	b2da      	uxtb	r2, r3
 800c3c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c3c6:	e002      	b.n	800c3ce <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c3c8:	bf00      	nop
 800c3ca:	e000      	b.n	800c3ce <prvProcessReceivedCommands+0x1a6>
					break;
 800c3cc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c3ce:	4b08      	ldr	r3, [pc, #32]	@ (800c3f0 <prvProcessReceivedCommands+0x1c8>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	1d39      	adds	r1, r7, #4
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	4618      	mov	r0, r3
 800c3d8:	f7fd fcca 	bl	8009d70 <xQueueReceive>
 800c3dc:	4603      	mov	r3, r0
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	f47f af26 	bne.w	800c230 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c3e4:	bf00      	nop
 800c3e6:	bf00      	nop
 800c3e8:	3730      	adds	r7, #48	@ 0x30
 800c3ea:	46bd      	mov	sp, r7
 800c3ec:	bd80      	pop	{r7, pc}
 800c3ee:	bf00      	nop
 800c3f0:	200016f4 	.word	0x200016f4

0800c3f4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b088      	sub	sp, #32
 800c3f8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c3fa:	e049      	b.n	800c490 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c3fc:	4b2e      	ldr	r3, [pc, #184]	@ (800c4b8 <prvSwitchTimerLists+0xc4>)
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	68db      	ldr	r3, [r3, #12]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c406:	4b2c      	ldr	r3, [pc, #176]	@ (800c4b8 <prvSwitchTimerLists+0xc4>)
 800c408:	681b      	ldr	r3, [r3, #0]
 800c40a:	68db      	ldr	r3, [r3, #12]
 800c40c:	68db      	ldr	r3, [r3, #12]
 800c40e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	3304      	adds	r3, #4
 800c414:	4618      	mov	r0, r3
 800c416:	f7fd f89d 	bl	8009554 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	6a1b      	ldr	r3, [r3, #32]
 800c41e:	68f8      	ldr	r0, [r7, #12]
 800c420:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c428:	f003 0304 	and.w	r3, r3, #4
 800c42c:	2b00      	cmp	r3, #0
 800c42e:	d02f      	beq.n	800c490 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c430:	68fb      	ldr	r3, [r7, #12]
 800c432:	699b      	ldr	r3, [r3, #24]
 800c434:	693a      	ldr	r2, [r7, #16]
 800c436:	4413      	add	r3, r2
 800c438:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c43a:	68ba      	ldr	r2, [r7, #8]
 800c43c:	693b      	ldr	r3, [r7, #16]
 800c43e:	429a      	cmp	r2, r3
 800c440:	d90e      	bls.n	800c460 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	68ba      	ldr	r2, [r7, #8]
 800c446:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	68fa      	ldr	r2, [r7, #12]
 800c44c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c44e:	4b1a      	ldr	r3, [pc, #104]	@ (800c4b8 <prvSwitchTimerLists+0xc4>)
 800c450:	681a      	ldr	r2, [r3, #0]
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	3304      	adds	r3, #4
 800c456:	4619      	mov	r1, r3
 800c458:	4610      	mov	r0, r2
 800c45a:	f7fd f842 	bl	80094e2 <vListInsert>
 800c45e:	e017      	b.n	800c490 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c460:	2300      	movs	r3, #0
 800c462:	9300      	str	r3, [sp, #0]
 800c464:	2300      	movs	r3, #0
 800c466:	693a      	ldr	r2, [r7, #16]
 800c468:	2100      	movs	r1, #0
 800c46a:	68f8      	ldr	r0, [r7, #12]
 800c46c:	f7ff fd58 	bl	800bf20 <xTimerGenericCommand>
 800c470:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d10b      	bne.n	800c490 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c47c:	f383 8811 	msr	BASEPRI, r3
 800c480:	f3bf 8f6f 	isb	sy
 800c484:	f3bf 8f4f 	dsb	sy
 800c488:	603b      	str	r3, [r7, #0]
}
 800c48a:	bf00      	nop
 800c48c:	bf00      	nop
 800c48e:	e7fd      	b.n	800c48c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c490:	4b09      	ldr	r3, [pc, #36]	@ (800c4b8 <prvSwitchTimerLists+0xc4>)
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	2b00      	cmp	r3, #0
 800c498:	d1b0      	bne.n	800c3fc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c49a:	4b07      	ldr	r3, [pc, #28]	@ (800c4b8 <prvSwitchTimerLists+0xc4>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c4a0:	4b06      	ldr	r3, [pc, #24]	@ (800c4bc <prvSwitchTimerLists+0xc8>)
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	4a04      	ldr	r2, [pc, #16]	@ (800c4b8 <prvSwitchTimerLists+0xc4>)
 800c4a6:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c4a8:	4a04      	ldr	r2, [pc, #16]	@ (800c4bc <prvSwitchTimerLists+0xc8>)
 800c4aa:	697b      	ldr	r3, [r7, #20]
 800c4ac:	6013      	str	r3, [r2, #0]
}
 800c4ae:	bf00      	nop
 800c4b0:	3718      	adds	r7, #24
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	bd80      	pop	{r7, pc}
 800c4b6:	bf00      	nop
 800c4b8:	200016ec 	.word	0x200016ec
 800c4bc:	200016f0 	.word	0x200016f0

0800c4c0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c4c0:	b580      	push	{r7, lr}
 800c4c2:	b082      	sub	sp, #8
 800c4c4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c4c6:	f000 f96f 	bl	800c7a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c4ca:	4b15      	ldr	r3, [pc, #84]	@ (800c520 <prvCheckForValidListAndQueue+0x60>)
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d120      	bne.n	800c514 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c4d2:	4814      	ldr	r0, [pc, #80]	@ (800c524 <prvCheckForValidListAndQueue+0x64>)
 800c4d4:	f7fc ffb4 	bl	8009440 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c4d8:	4813      	ldr	r0, [pc, #76]	@ (800c528 <prvCheckForValidListAndQueue+0x68>)
 800c4da:	f7fc ffb1 	bl	8009440 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c4de:	4b13      	ldr	r3, [pc, #76]	@ (800c52c <prvCheckForValidListAndQueue+0x6c>)
 800c4e0:	4a10      	ldr	r2, [pc, #64]	@ (800c524 <prvCheckForValidListAndQueue+0x64>)
 800c4e2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c4e4:	4b12      	ldr	r3, [pc, #72]	@ (800c530 <prvCheckForValidListAndQueue+0x70>)
 800c4e6:	4a10      	ldr	r2, [pc, #64]	@ (800c528 <prvCheckForValidListAndQueue+0x68>)
 800c4e8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	9300      	str	r3, [sp, #0]
 800c4ee:	4b11      	ldr	r3, [pc, #68]	@ (800c534 <prvCheckForValidListAndQueue+0x74>)
 800c4f0:	4a11      	ldr	r2, [pc, #68]	@ (800c538 <prvCheckForValidListAndQueue+0x78>)
 800c4f2:	2110      	movs	r1, #16
 800c4f4:	200a      	movs	r0, #10
 800c4f6:	f7fd f8c1 	bl	800967c <xQueueGenericCreateStatic>
 800c4fa:	4603      	mov	r3, r0
 800c4fc:	4a08      	ldr	r2, [pc, #32]	@ (800c520 <prvCheckForValidListAndQueue+0x60>)
 800c4fe:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c500:	4b07      	ldr	r3, [pc, #28]	@ (800c520 <prvCheckForValidListAndQueue+0x60>)
 800c502:	681b      	ldr	r3, [r3, #0]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d005      	beq.n	800c514 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c508:	4b05      	ldr	r3, [pc, #20]	@ (800c520 <prvCheckForValidListAndQueue+0x60>)
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	490b      	ldr	r1, [pc, #44]	@ (800c53c <prvCheckForValidListAndQueue+0x7c>)
 800c50e:	4618      	mov	r0, r3
 800c510:	f7fe f82c 	bl	800a56c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c514:	f000 f97a 	bl	800c80c <vPortExitCritical>
}
 800c518:	bf00      	nop
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}
 800c51e:	bf00      	nop
 800c520:	200016f4 	.word	0x200016f4
 800c524:	200016c4 	.word	0x200016c4
 800c528:	200016d8 	.word	0x200016d8
 800c52c:	200016ec 	.word	0x200016ec
 800c530:	200016f0 	.word	0x200016f0
 800c534:	200017a0 	.word	0x200017a0
 800c538:	20001700 	.word	0x20001700
 800c53c:	08014434 	.word	0x08014434

0800c540 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c540:	b480      	push	{r7}
 800c542:	b085      	sub	sp, #20
 800c544:	af00      	add	r7, sp, #0
 800c546:	60f8      	str	r0, [r7, #12]
 800c548:	60b9      	str	r1, [r7, #8]
 800c54a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	3b04      	subs	r3, #4
 800c550:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c552:	68fb      	ldr	r3, [r7, #12]
 800c554:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c558:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	3b04      	subs	r3, #4
 800c55e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c560:	68bb      	ldr	r3, [r7, #8]
 800c562:	f023 0201 	bic.w	r2, r3, #1
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	3b04      	subs	r3, #4
 800c56e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c570:	4a0c      	ldr	r2, [pc, #48]	@ (800c5a4 <pxPortInitialiseStack+0x64>)
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c576:	68fb      	ldr	r3, [r7, #12]
 800c578:	3b14      	subs	r3, #20
 800c57a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c57c:	687a      	ldr	r2, [r7, #4]
 800c57e:	68fb      	ldr	r3, [r7, #12]
 800c580:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	3b04      	subs	r3, #4
 800c586:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c588:	68fb      	ldr	r3, [r7, #12]
 800c58a:	f06f 0202 	mvn.w	r2, #2
 800c58e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	3b20      	subs	r3, #32
 800c594:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c596:	68fb      	ldr	r3, [r7, #12]
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3714      	adds	r7, #20
 800c59c:	46bd      	mov	sp, r7
 800c59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5a2:	4770      	bx	lr
 800c5a4:	0800c5a9 	.word	0x0800c5a9

0800c5a8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c5a8:	b480      	push	{r7}
 800c5aa:	b085      	sub	sp, #20
 800c5ac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c5ae:	2300      	movs	r3, #0
 800c5b0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c5b2:	4b13      	ldr	r3, [pc, #76]	@ (800c600 <prvTaskExitError+0x58>)
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c5ba:	d00b      	beq.n	800c5d4 <prvTaskExitError+0x2c>
	__asm volatile
 800c5bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5c0:	f383 8811 	msr	BASEPRI, r3
 800c5c4:	f3bf 8f6f 	isb	sy
 800c5c8:	f3bf 8f4f 	dsb	sy
 800c5cc:	60fb      	str	r3, [r7, #12]
}
 800c5ce:	bf00      	nop
 800c5d0:	bf00      	nop
 800c5d2:	e7fd      	b.n	800c5d0 <prvTaskExitError+0x28>
	__asm volatile
 800c5d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5d8:	f383 8811 	msr	BASEPRI, r3
 800c5dc:	f3bf 8f6f 	isb	sy
 800c5e0:	f3bf 8f4f 	dsb	sy
 800c5e4:	60bb      	str	r3, [r7, #8]
}
 800c5e6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c5e8:	bf00      	nop
 800c5ea:	687b      	ldr	r3, [r7, #4]
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	d0fc      	beq.n	800c5ea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c5f0:	bf00      	nop
 800c5f2:	bf00      	nop
 800c5f4:	3714      	adds	r7, #20
 800c5f6:	46bd      	mov	sp, r7
 800c5f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fc:	4770      	bx	lr
 800c5fe:	bf00      	nop
 800c600:	20000058 	.word	0x20000058
	...

0800c610 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c610:	4b07      	ldr	r3, [pc, #28]	@ (800c630 <pxCurrentTCBConst2>)
 800c612:	6819      	ldr	r1, [r3, #0]
 800c614:	6808      	ldr	r0, [r1, #0]
 800c616:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c61a:	f380 8809 	msr	PSP, r0
 800c61e:	f3bf 8f6f 	isb	sy
 800c622:	f04f 0000 	mov.w	r0, #0
 800c626:	f380 8811 	msr	BASEPRI, r0
 800c62a:	4770      	bx	lr
 800c62c:	f3af 8000 	nop.w

0800c630 <pxCurrentTCBConst2>:
 800c630:	200011bc 	.word	0x200011bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c634:	bf00      	nop
 800c636:	bf00      	nop

0800c638 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c638:	4808      	ldr	r0, [pc, #32]	@ (800c65c <prvPortStartFirstTask+0x24>)
 800c63a:	6800      	ldr	r0, [r0, #0]
 800c63c:	6800      	ldr	r0, [r0, #0]
 800c63e:	f380 8808 	msr	MSP, r0
 800c642:	f04f 0000 	mov.w	r0, #0
 800c646:	f380 8814 	msr	CONTROL, r0
 800c64a:	b662      	cpsie	i
 800c64c:	b661      	cpsie	f
 800c64e:	f3bf 8f4f 	dsb	sy
 800c652:	f3bf 8f6f 	isb	sy
 800c656:	df00      	svc	0
 800c658:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c65a:	bf00      	nop
 800c65c:	e000ed08 	.word	0xe000ed08

0800c660 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c660:	b580      	push	{r7, lr}
 800c662:	b086      	sub	sp, #24
 800c664:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c666:	4b47      	ldr	r3, [pc, #284]	@ (800c784 <xPortStartScheduler+0x124>)
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	4a47      	ldr	r2, [pc, #284]	@ (800c788 <xPortStartScheduler+0x128>)
 800c66c:	4293      	cmp	r3, r2
 800c66e:	d10b      	bne.n	800c688 <xPortStartScheduler+0x28>
	__asm volatile
 800c670:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c674:	f383 8811 	msr	BASEPRI, r3
 800c678:	f3bf 8f6f 	isb	sy
 800c67c:	f3bf 8f4f 	dsb	sy
 800c680:	60fb      	str	r3, [r7, #12]
}
 800c682:	bf00      	nop
 800c684:	bf00      	nop
 800c686:	e7fd      	b.n	800c684 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c688:	4b3e      	ldr	r3, [pc, #248]	@ (800c784 <xPortStartScheduler+0x124>)
 800c68a:	681b      	ldr	r3, [r3, #0]
 800c68c:	4a3f      	ldr	r2, [pc, #252]	@ (800c78c <xPortStartScheduler+0x12c>)
 800c68e:	4293      	cmp	r3, r2
 800c690:	d10b      	bne.n	800c6aa <xPortStartScheduler+0x4a>
	__asm volatile
 800c692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c696:	f383 8811 	msr	BASEPRI, r3
 800c69a:	f3bf 8f6f 	isb	sy
 800c69e:	f3bf 8f4f 	dsb	sy
 800c6a2:	613b      	str	r3, [r7, #16]
}
 800c6a4:	bf00      	nop
 800c6a6:	bf00      	nop
 800c6a8:	e7fd      	b.n	800c6a6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c6aa:	4b39      	ldr	r3, [pc, #228]	@ (800c790 <xPortStartScheduler+0x130>)
 800c6ac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c6ae:	697b      	ldr	r3, [r7, #20]
 800c6b0:	781b      	ldrb	r3, [r3, #0]
 800c6b2:	b2db      	uxtb	r3, r3
 800c6b4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c6b6:	697b      	ldr	r3, [r7, #20]
 800c6b8:	22ff      	movs	r2, #255	@ 0xff
 800c6ba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c6bc:	697b      	ldr	r3, [r7, #20]
 800c6be:	781b      	ldrb	r3, [r3, #0]
 800c6c0:	b2db      	uxtb	r3, r3
 800c6c2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c6c4:	78fb      	ldrb	r3, [r7, #3]
 800c6c6:	b2db      	uxtb	r3, r3
 800c6c8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c6cc:	b2da      	uxtb	r2, r3
 800c6ce:	4b31      	ldr	r3, [pc, #196]	@ (800c794 <xPortStartScheduler+0x134>)
 800c6d0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c6d2:	4b31      	ldr	r3, [pc, #196]	@ (800c798 <xPortStartScheduler+0x138>)
 800c6d4:	2207      	movs	r2, #7
 800c6d6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c6d8:	e009      	b.n	800c6ee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c6da:	4b2f      	ldr	r3, [pc, #188]	@ (800c798 <xPortStartScheduler+0x138>)
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	3b01      	subs	r3, #1
 800c6e0:	4a2d      	ldr	r2, [pc, #180]	@ (800c798 <xPortStartScheduler+0x138>)
 800c6e2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c6e4:	78fb      	ldrb	r3, [r7, #3]
 800c6e6:	b2db      	uxtb	r3, r3
 800c6e8:	005b      	lsls	r3, r3, #1
 800c6ea:	b2db      	uxtb	r3, r3
 800c6ec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c6ee:	78fb      	ldrb	r3, [r7, #3]
 800c6f0:	b2db      	uxtb	r3, r3
 800c6f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c6f6:	2b80      	cmp	r3, #128	@ 0x80
 800c6f8:	d0ef      	beq.n	800c6da <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c6fa:	4b27      	ldr	r3, [pc, #156]	@ (800c798 <xPortStartScheduler+0x138>)
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	f1c3 0307 	rsb	r3, r3, #7
 800c702:	2b04      	cmp	r3, #4
 800c704:	d00b      	beq.n	800c71e <xPortStartScheduler+0xbe>
	__asm volatile
 800c706:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c70a:	f383 8811 	msr	BASEPRI, r3
 800c70e:	f3bf 8f6f 	isb	sy
 800c712:	f3bf 8f4f 	dsb	sy
 800c716:	60bb      	str	r3, [r7, #8]
}
 800c718:	bf00      	nop
 800c71a:	bf00      	nop
 800c71c:	e7fd      	b.n	800c71a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c71e:	4b1e      	ldr	r3, [pc, #120]	@ (800c798 <xPortStartScheduler+0x138>)
 800c720:	681b      	ldr	r3, [r3, #0]
 800c722:	021b      	lsls	r3, r3, #8
 800c724:	4a1c      	ldr	r2, [pc, #112]	@ (800c798 <xPortStartScheduler+0x138>)
 800c726:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c728:	4b1b      	ldr	r3, [pc, #108]	@ (800c798 <xPortStartScheduler+0x138>)
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c730:	4a19      	ldr	r2, [pc, #100]	@ (800c798 <xPortStartScheduler+0x138>)
 800c732:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	b2da      	uxtb	r2, r3
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c73c:	4b17      	ldr	r3, [pc, #92]	@ (800c79c <xPortStartScheduler+0x13c>)
 800c73e:	681b      	ldr	r3, [r3, #0]
 800c740:	4a16      	ldr	r2, [pc, #88]	@ (800c79c <xPortStartScheduler+0x13c>)
 800c742:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c746:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c748:	4b14      	ldr	r3, [pc, #80]	@ (800c79c <xPortStartScheduler+0x13c>)
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	4a13      	ldr	r2, [pc, #76]	@ (800c79c <xPortStartScheduler+0x13c>)
 800c74e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c752:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c754:	f000 f8da 	bl	800c90c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c758:	4b11      	ldr	r3, [pc, #68]	@ (800c7a0 <xPortStartScheduler+0x140>)
 800c75a:	2200      	movs	r2, #0
 800c75c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c75e:	f000 f8f9 	bl	800c954 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c762:	4b10      	ldr	r3, [pc, #64]	@ (800c7a4 <xPortStartScheduler+0x144>)
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	4a0f      	ldr	r2, [pc, #60]	@ (800c7a4 <xPortStartScheduler+0x144>)
 800c768:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c76c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c76e:	f7ff ff63 	bl	800c638 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c772:	f7fe fca3 	bl	800b0bc <vTaskSwitchContext>
	prvTaskExitError();
 800c776:	f7ff ff17 	bl	800c5a8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c77a:	2300      	movs	r3, #0
}
 800c77c:	4618      	mov	r0, r3
 800c77e:	3718      	adds	r7, #24
 800c780:	46bd      	mov	sp, r7
 800c782:	bd80      	pop	{r7, pc}
 800c784:	e000ed00 	.word	0xe000ed00
 800c788:	410fc271 	.word	0x410fc271
 800c78c:	410fc270 	.word	0x410fc270
 800c790:	e000e400 	.word	0xe000e400
 800c794:	200017f0 	.word	0x200017f0
 800c798:	200017f4 	.word	0x200017f4
 800c79c:	e000ed20 	.word	0xe000ed20
 800c7a0:	20000058 	.word	0x20000058
 800c7a4:	e000ef34 	.word	0xe000ef34

0800c7a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c7a8:	b480      	push	{r7}
 800c7aa:	b083      	sub	sp, #12
 800c7ac:	af00      	add	r7, sp, #0
	__asm volatile
 800c7ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7b2:	f383 8811 	msr	BASEPRI, r3
 800c7b6:	f3bf 8f6f 	isb	sy
 800c7ba:	f3bf 8f4f 	dsb	sy
 800c7be:	607b      	str	r3, [r7, #4]
}
 800c7c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c7c2:	4b10      	ldr	r3, [pc, #64]	@ (800c804 <vPortEnterCritical+0x5c>)
 800c7c4:	681b      	ldr	r3, [r3, #0]
 800c7c6:	3301      	adds	r3, #1
 800c7c8:	4a0e      	ldr	r2, [pc, #56]	@ (800c804 <vPortEnterCritical+0x5c>)
 800c7ca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c7cc:	4b0d      	ldr	r3, [pc, #52]	@ (800c804 <vPortEnterCritical+0x5c>)
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	2b01      	cmp	r3, #1
 800c7d2:	d110      	bne.n	800c7f6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c7d4:	4b0c      	ldr	r3, [pc, #48]	@ (800c808 <vPortEnterCritical+0x60>)
 800c7d6:	681b      	ldr	r3, [r3, #0]
 800c7d8:	b2db      	uxtb	r3, r3
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d00b      	beq.n	800c7f6 <vPortEnterCritical+0x4e>
	__asm volatile
 800c7de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7e2:	f383 8811 	msr	BASEPRI, r3
 800c7e6:	f3bf 8f6f 	isb	sy
 800c7ea:	f3bf 8f4f 	dsb	sy
 800c7ee:	603b      	str	r3, [r7, #0]
}
 800c7f0:	bf00      	nop
 800c7f2:	bf00      	nop
 800c7f4:	e7fd      	b.n	800c7f2 <vPortEnterCritical+0x4a>
	}
}
 800c7f6:	bf00      	nop
 800c7f8:	370c      	adds	r7, #12
 800c7fa:	46bd      	mov	sp, r7
 800c7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c800:	4770      	bx	lr
 800c802:	bf00      	nop
 800c804:	20000058 	.word	0x20000058
 800c808:	e000ed04 	.word	0xe000ed04

0800c80c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c80c:	b480      	push	{r7}
 800c80e:	b083      	sub	sp, #12
 800c810:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c812:	4b12      	ldr	r3, [pc, #72]	@ (800c85c <vPortExitCritical+0x50>)
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d10b      	bne.n	800c832 <vPortExitCritical+0x26>
	__asm volatile
 800c81a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c81e:	f383 8811 	msr	BASEPRI, r3
 800c822:	f3bf 8f6f 	isb	sy
 800c826:	f3bf 8f4f 	dsb	sy
 800c82a:	607b      	str	r3, [r7, #4]
}
 800c82c:	bf00      	nop
 800c82e:	bf00      	nop
 800c830:	e7fd      	b.n	800c82e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c832:	4b0a      	ldr	r3, [pc, #40]	@ (800c85c <vPortExitCritical+0x50>)
 800c834:	681b      	ldr	r3, [r3, #0]
 800c836:	3b01      	subs	r3, #1
 800c838:	4a08      	ldr	r2, [pc, #32]	@ (800c85c <vPortExitCritical+0x50>)
 800c83a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c83c:	4b07      	ldr	r3, [pc, #28]	@ (800c85c <vPortExitCritical+0x50>)
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	2b00      	cmp	r3, #0
 800c842:	d105      	bne.n	800c850 <vPortExitCritical+0x44>
 800c844:	2300      	movs	r3, #0
 800c846:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c848:	683b      	ldr	r3, [r7, #0]
 800c84a:	f383 8811 	msr	BASEPRI, r3
}
 800c84e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c850:	bf00      	nop
 800c852:	370c      	adds	r7, #12
 800c854:	46bd      	mov	sp, r7
 800c856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c85a:	4770      	bx	lr
 800c85c:	20000058 	.word	0x20000058

0800c860 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c860:	f3ef 8009 	mrs	r0, PSP
 800c864:	f3bf 8f6f 	isb	sy
 800c868:	4b15      	ldr	r3, [pc, #84]	@ (800c8c0 <pxCurrentTCBConst>)
 800c86a:	681a      	ldr	r2, [r3, #0]
 800c86c:	f01e 0f10 	tst.w	lr, #16
 800c870:	bf08      	it	eq
 800c872:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c876:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c87a:	6010      	str	r0, [r2, #0]
 800c87c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c880:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c884:	f380 8811 	msr	BASEPRI, r0
 800c888:	f3bf 8f4f 	dsb	sy
 800c88c:	f3bf 8f6f 	isb	sy
 800c890:	f7fe fc14 	bl	800b0bc <vTaskSwitchContext>
 800c894:	f04f 0000 	mov.w	r0, #0
 800c898:	f380 8811 	msr	BASEPRI, r0
 800c89c:	bc09      	pop	{r0, r3}
 800c89e:	6819      	ldr	r1, [r3, #0]
 800c8a0:	6808      	ldr	r0, [r1, #0]
 800c8a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8a6:	f01e 0f10 	tst.w	lr, #16
 800c8aa:	bf08      	it	eq
 800c8ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c8b0:	f380 8809 	msr	PSP, r0
 800c8b4:	f3bf 8f6f 	isb	sy
 800c8b8:	4770      	bx	lr
 800c8ba:	bf00      	nop
 800c8bc:	f3af 8000 	nop.w

0800c8c0 <pxCurrentTCBConst>:
 800c8c0:	200011bc 	.word	0x200011bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c8c4:	bf00      	nop
 800c8c6:	bf00      	nop

0800c8c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b082      	sub	sp, #8
 800c8cc:	af00      	add	r7, sp, #0
	__asm volatile
 800c8ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c8d2:	f383 8811 	msr	BASEPRI, r3
 800c8d6:	f3bf 8f6f 	isb	sy
 800c8da:	f3bf 8f4f 	dsb	sy
 800c8de:	607b      	str	r3, [r7, #4]
}
 800c8e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c8e2:	f7fe fb2d 	bl	800af40 <xTaskIncrementTick>
 800c8e6:	4603      	mov	r3, r0
 800c8e8:	2b00      	cmp	r3, #0
 800c8ea:	d003      	beq.n	800c8f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c8ec:	4b06      	ldr	r3, [pc, #24]	@ (800c908 <xPortSysTickHandler+0x40>)
 800c8ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c8f2:	601a      	str	r2, [r3, #0]
 800c8f4:	2300      	movs	r3, #0
 800c8f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c8f8:	683b      	ldr	r3, [r7, #0]
 800c8fa:	f383 8811 	msr	BASEPRI, r3
}
 800c8fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c900:	bf00      	nop
 800c902:	3708      	adds	r7, #8
 800c904:	46bd      	mov	sp, r7
 800c906:	bd80      	pop	{r7, pc}
 800c908:	e000ed04 	.word	0xe000ed04

0800c90c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c90c:	b480      	push	{r7}
 800c90e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c910:	4b0b      	ldr	r3, [pc, #44]	@ (800c940 <vPortSetupTimerInterrupt+0x34>)
 800c912:	2200      	movs	r2, #0
 800c914:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c916:	4b0b      	ldr	r3, [pc, #44]	@ (800c944 <vPortSetupTimerInterrupt+0x38>)
 800c918:	2200      	movs	r2, #0
 800c91a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c91c:	4b0a      	ldr	r3, [pc, #40]	@ (800c948 <vPortSetupTimerInterrupt+0x3c>)
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	4a0a      	ldr	r2, [pc, #40]	@ (800c94c <vPortSetupTimerInterrupt+0x40>)
 800c922:	fba2 2303 	umull	r2, r3, r2, r3
 800c926:	099b      	lsrs	r3, r3, #6
 800c928:	4a09      	ldr	r2, [pc, #36]	@ (800c950 <vPortSetupTimerInterrupt+0x44>)
 800c92a:	3b01      	subs	r3, #1
 800c92c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c92e:	4b04      	ldr	r3, [pc, #16]	@ (800c940 <vPortSetupTimerInterrupt+0x34>)
 800c930:	2207      	movs	r2, #7
 800c932:	601a      	str	r2, [r3, #0]
}
 800c934:	bf00      	nop
 800c936:	46bd      	mov	sp, r7
 800c938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c93c:	4770      	bx	lr
 800c93e:	bf00      	nop
 800c940:	e000e010 	.word	0xe000e010
 800c944:	e000e018 	.word	0xe000e018
 800c948:	2000004c 	.word	0x2000004c
 800c94c:	10624dd3 	.word	0x10624dd3
 800c950:	e000e014 	.word	0xe000e014

0800c954 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c954:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c964 <vPortEnableVFP+0x10>
 800c958:	6801      	ldr	r1, [r0, #0]
 800c95a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c95e:	6001      	str	r1, [r0, #0]
 800c960:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c962:	bf00      	nop
 800c964:	e000ed88 	.word	0xe000ed88

0800c968 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c968:	b480      	push	{r7}
 800c96a:	b085      	sub	sp, #20
 800c96c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c96e:	f3ef 8305 	mrs	r3, IPSR
 800c972:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2b0f      	cmp	r3, #15
 800c978:	d915      	bls.n	800c9a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c97a:	4a18      	ldr	r2, [pc, #96]	@ (800c9dc <vPortValidateInterruptPriority+0x74>)
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	4413      	add	r3, r2
 800c980:	781b      	ldrb	r3, [r3, #0]
 800c982:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c984:	4b16      	ldr	r3, [pc, #88]	@ (800c9e0 <vPortValidateInterruptPriority+0x78>)
 800c986:	781b      	ldrb	r3, [r3, #0]
 800c988:	7afa      	ldrb	r2, [r7, #11]
 800c98a:	429a      	cmp	r2, r3
 800c98c:	d20b      	bcs.n	800c9a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c98e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c992:	f383 8811 	msr	BASEPRI, r3
 800c996:	f3bf 8f6f 	isb	sy
 800c99a:	f3bf 8f4f 	dsb	sy
 800c99e:	607b      	str	r3, [r7, #4]
}
 800c9a0:	bf00      	nop
 800c9a2:	bf00      	nop
 800c9a4:	e7fd      	b.n	800c9a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c9a6:	4b0f      	ldr	r3, [pc, #60]	@ (800c9e4 <vPortValidateInterruptPriority+0x7c>)
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c9ae:	4b0e      	ldr	r3, [pc, #56]	@ (800c9e8 <vPortValidateInterruptPriority+0x80>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	429a      	cmp	r2, r3
 800c9b4:	d90b      	bls.n	800c9ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c9b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9ba:	f383 8811 	msr	BASEPRI, r3
 800c9be:	f3bf 8f6f 	isb	sy
 800c9c2:	f3bf 8f4f 	dsb	sy
 800c9c6:	603b      	str	r3, [r7, #0]
}
 800c9c8:	bf00      	nop
 800c9ca:	bf00      	nop
 800c9cc:	e7fd      	b.n	800c9ca <vPortValidateInterruptPriority+0x62>
	}
 800c9ce:	bf00      	nop
 800c9d0:	3714      	adds	r7, #20
 800c9d2:	46bd      	mov	sp, r7
 800c9d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d8:	4770      	bx	lr
 800c9da:	bf00      	nop
 800c9dc:	e000e3f0 	.word	0xe000e3f0
 800c9e0:	200017f0 	.word	0x200017f0
 800c9e4:	e000ed0c 	.word	0xe000ed0c
 800c9e8:	200017f4 	.word	0x200017f4

0800c9ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c9ec:	b580      	push	{r7, lr}
 800c9ee:	b08a      	sub	sp, #40	@ 0x28
 800c9f0:	af00      	add	r7, sp, #0
 800c9f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c9f8:	f7fe f9d0 	bl	800ad9c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c9fc:	4b5c      	ldr	r3, [pc, #368]	@ (800cb70 <pvPortMalloc+0x184>)
 800c9fe:	681b      	ldr	r3, [r3, #0]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	d101      	bne.n	800ca08 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ca04:	f000 f924 	bl	800cc50 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ca08:	4b5a      	ldr	r3, [pc, #360]	@ (800cb74 <pvPortMalloc+0x188>)
 800ca0a:	681a      	ldr	r2, [r3, #0]
 800ca0c:	687b      	ldr	r3, [r7, #4]
 800ca0e:	4013      	ands	r3, r2
 800ca10:	2b00      	cmp	r3, #0
 800ca12:	f040 8095 	bne.w	800cb40 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ca16:	687b      	ldr	r3, [r7, #4]
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d01e      	beq.n	800ca5a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ca1c:	2208      	movs	r2, #8
 800ca1e:	687b      	ldr	r3, [r7, #4]
 800ca20:	4413      	add	r3, r2
 800ca22:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ca24:	687b      	ldr	r3, [r7, #4]
 800ca26:	f003 0307 	and.w	r3, r3, #7
 800ca2a:	2b00      	cmp	r3, #0
 800ca2c:	d015      	beq.n	800ca5a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	f023 0307 	bic.w	r3, r3, #7
 800ca34:	3308      	adds	r3, #8
 800ca36:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ca38:	687b      	ldr	r3, [r7, #4]
 800ca3a:	f003 0307 	and.w	r3, r3, #7
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d00b      	beq.n	800ca5a <pvPortMalloc+0x6e>
	__asm volatile
 800ca42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca46:	f383 8811 	msr	BASEPRI, r3
 800ca4a:	f3bf 8f6f 	isb	sy
 800ca4e:	f3bf 8f4f 	dsb	sy
 800ca52:	617b      	str	r3, [r7, #20]
}
 800ca54:	bf00      	nop
 800ca56:	bf00      	nop
 800ca58:	e7fd      	b.n	800ca56 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d06f      	beq.n	800cb40 <pvPortMalloc+0x154>
 800ca60:	4b45      	ldr	r3, [pc, #276]	@ (800cb78 <pvPortMalloc+0x18c>)
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	687a      	ldr	r2, [r7, #4]
 800ca66:	429a      	cmp	r2, r3
 800ca68:	d86a      	bhi.n	800cb40 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ca6a:	4b44      	ldr	r3, [pc, #272]	@ (800cb7c <pvPortMalloc+0x190>)
 800ca6c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ca6e:	4b43      	ldr	r3, [pc, #268]	@ (800cb7c <pvPortMalloc+0x190>)
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ca74:	e004      	b.n	800ca80 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ca76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca78:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ca7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ca80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca82:	685b      	ldr	r3, [r3, #4]
 800ca84:	687a      	ldr	r2, [r7, #4]
 800ca86:	429a      	cmp	r2, r3
 800ca88:	d903      	bls.n	800ca92 <pvPortMalloc+0xa6>
 800ca8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ca8c:	681b      	ldr	r3, [r3, #0]
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d1f1      	bne.n	800ca76 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ca92:	4b37      	ldr	r3, [pc, #220]	@ (800cb70 <pvPortMalloc+0x184>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca98:	429a      	cmp	r2, r3
 800ca9a:	d051      	beq.n	800cb40 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ca9c:	6a3b      	ldr	r3, [r7, #32]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	2208      	movs	r2, #8
 800caa2:	4413      	add	r3, r2
 800caa4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800caa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caa8:	681a      	ldr	r2, [r3, #0]
 800caaa:	6a3b      	ldr	r3, [r7, #32]
 800caac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800caae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cab0:	685a      	ldr	r2, [r3, #4]
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	1ad2      	subs	r2, r2, r3
 800cab6:	2308      	movs	r3, #8
 800cab8:	005b      	lsls	r3, r3, #1
 800caba:	429a      	cmp	r2, r3
 800cabc:	d920      	bls.n	800cb00 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cabe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	4413      	add	r3, r2
 800cac4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cac6:	69bb      	ldr	r3, [r7, #24]
 800cac8:	f003 0307 	and.w	r3, r3, #7
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d00b      	beq.n	800cae8 <pvPortMalloc+0xfc>
	__asm volatile
 800cad0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cad4:	f383 8811 	msr	BASEPRI, r3
 800cad8:	f3bf 8f6f 	isb	sy
 800cadc:	f3bf 8f4f 	dsb	sy
 800cae0:	613b      	str	r3, [r7, #16]
}
 800cae2:	bf00      	nop
 800cae4:	bf00      	nop
 800cae6:	e7fd      	b.n	800cae4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caea:	685a      	ldr	r2, [r3, #4]
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	1ad2      	subs	r2, r2, r3
 800caf0:	69bb      	ldr	r3, [r7, #24]
 800caf2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800caf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800caf6:	687a      	ldr	r2, [r7, #4]
 800caf8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800cafa:	69b8      	ldr	r0, [r7, #24]
 800cafc:	f000 f90a 	bl	800cd14 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cb00:	4b1d      	ldr	r3, [pc, #116]	@ (800cb78 <pvPortMalloc+0x18c>)
 800cb02:	681a      	ldr	r2, [r3, #0]
 800cb04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb06:	685b      	ldr	r3, [r3, #4]
 800cb08:	1ad3      	subs	r3, r2, r3
 800cb0a:	4a1b      	ldr	r2, [pc, #108]	@ (800cb78 <pvPortMalloc+0x18c>)
 800cb0c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cb0e:	4b1a      	ldr	r3, [pc, #104]	@ (800cb78 <pvPortMalloc+0x18c>)
 800cb10:	681a      	ldr	r2, [r3, #0]
 800cb12:	4b1b      	ldr	r3, [pc, #108]	@ (800cb80 <pvPortMalloc+0x194>)
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	429a      	cmp	r2, r3
 800cb18:	d203      	bcs.n	800cb22 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cb1a:	4b17      	ldr	r3, [pc, #92]	@ (800cb78 <pvPortMalloc+0x18c>)
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	4a18      	ldr	r2, [pc, #96]	@ (800cb80 <pvPortMalloc+0x194>)
 800cb20:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800cb22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb24:	685a      	ldr	r2, [r3, #4]
 800cb26:	4b13      	ldr	r3, [pc, #76]	@ (800cb74 <pvPortMalloc+0x188>)
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	431a      	orrs	r2, r3
 800cb2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb2e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800cb30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb32:	2200      	movs	r2, #0
 800cb34:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800cb36:	4b13      	ldr	r3, [pc, #76]	@ (800cb84 <pvPortMalloc+0x198>)
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	3301      	adds	r3, #1
 800cb3c:	4a11      	ldr	r2, [pc, #68]	@ (800cb84 <pvPortMalloc+0x198>)
 800cb3e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800cb40:	f7fe f93a 	bl	800adb8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800cb44:	69fb      	ldr	r3, [r7, #28]
 800cb46:	f003 0307 	and.w	r3, r3, #7
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d00b      	beq.n	800cb66 <pvPortMalloc+0x17a>
	__asm volatile
 800cb4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cb52:	f383 8811 	msr	BASEPRI, r3
 800cb56:	f3bf 8f6f 	isb	sy
 800cb5a:	f3bf 8f4f 	dsb	sy
 800cb5e:	60fb      	str	r3, [r7, #12]
}
 800cb60:	bf00      	nop
 800cb62:	bf00      	nop
 800cb64:	e7fd      	b.n	800cb62 <pvPortMalloc+0x176>
	return pvReturn;
 800cb66:	69fb      	ldr	r3, [r7, #28]
}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	3728      	adds	r7, #40	@ 0x28
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	bd80      	pop	{r7, pc}
 800cb70:	20001800 	.word	0x20001800
 800cb74:	20001814 	.word	0x20001814
 800cb78:	20001804 	.word	0x20001804
 800cb7c:	200017f8 	.word	0x200017f8
 800cb80:	20001808 	.word	0x20001808
 800cb84:	2000180c 	.word	0x2000180c

0800cb88 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b086      	sub	sp, #24
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	2b00      	cmp	r3, #0
 800cb98:	d04f      	beq.n	800cc3a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800cb9a:	2308      	movs	r3, #8
 800cb9c:	425b      	negs	r3, r3
 800cb9e:	697a      	ldr	r2, [r7, #20]
 800cba0:	4413      	add	r3, r2
 800cba2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800cba4:	697b      	ldr	r3, [r7, #20]
 800cba6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800cba8:	693b      	ldr	r3, [r7, #16]
 800cbaa:	685a      	ldr	r2, [r3, #4]
 800cbac:	4b25      	ldr	r3, [pc, #148]	@ (800cc44 <vPortFree+0xbc>)
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	4013      	ands	r3, r2
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d10b      	bne.n	800cbce <vPortFree+0x46>
	__asm volatile
 800cbb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbba:	f383 8811 	msr	BASEPRI, r3
 800cbbe:	f3bf 8f6f 	isb	sy
 800cbc2:	f3bf 8f4f 	dsb	sy
 800cbc6:	60fb      	str	r3, [r7, #12]
}
 800cbc8:	bf00      	nop
 800cbca:	bf00      	nop
 800cbcc:	e7fd      	b.n	800cbca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800cbce:	693b      	ldr	r3, [r7, #16]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d00b      	beq.n	800cbee <vPortFree+0x66>
	__asm volatile
 800cbd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbda:	f383 8811 	msr	BASEPRI, r3
 800cbde:	f3bf 8f6f 	isb	sy
 800cbe2:	f3bf 8f4f 	dsb	sy
 800cbe6:	60bb      	str	r3, [r7, #8]
}
 800cbe8:	bf00      	nop
 800cbea:	bf00      	nop
 800cbec:	e7fd      	b.n	800cbea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800cbee:	693b      	ldr	r3, [r7, #16]
 800cbf0:	685a      	ldr	r2, [r3, #4]
 800cbf2:	4b14      	ldr	r3, [pc, #80]	@ (800cc44 <vPortFree+0xbc>)
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	4013      	ands	r3, r2
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d01e      	beq.n	800cc3a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800cbfc:	693b      	ldr	r3, [r7, #16]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	2b00      	cmp	r3, #0
 800cc02:	d11a      	bne.n	800cc3a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800cc04:	693b      	ldr	r3, [r7, #16]
 800cc06:	685a      	ldr	r2, [r3, #4]
 800cc08:	4b0e      	ldr	r3, [pc, #56]	@ (800cc44 <vPortFree+0xbc>)
 800cc0a:	681b      	ldr	r3, [r3, #0]
 800cc0c:	43db      	mvns	r3, r3
 800cc0e:	401a      	ands	r2, r3
 800cc10:	693b      	ldr	r3, [r7, #16]
 800cc12:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800cc14:	f7fe f8c2 	bl	800ad9c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800cc18:	693b      	ldr	r3, [r7, #16]
 800cc1a:	685a      	ldr	r2, [r3, #4]
 800cc1c:	4b0a      	ldr	r3, [pc, #40]	@ (800cc48 <vPortFree+0xc0>)
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	4413      	add	r3, r2
 800cc22:	4a09      	ldr	r2, [pc, #36]	@ (800cc48 <vPortFree+0xc0>)
 800cc24:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800cc26:	6938      	ldr	r0, [r7, #16]
 800cc28:	f000 f874 	bl	800cd14 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800cc2c:	4b07      	ldr	r3, [pc, #28]	@ (800cc4c <vPortFree+0xc4>)
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	3301      	adds	r3, #1
 800cc32:	4a06      	ldr	r2, [pc, #24]	@ (800cc4c <vPortFree+0xc4>)
 800cc34:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800cc36:	f7fe f8bf 	bl	800adb8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800cc3a:	bf00      	nop
 800cc3c:	3718      	adds	r7, #24
 800cc3e:	46bd      	mov	sp, r7
 800cc40:	bd80      	pop	{r7, pc}
 800cc42:	bf00      	nop
 800cc44:	20001814 	.word	0x20001814
 800cc48:	20001804 	.word	0x20001804
 800cc4c:	20001810 	.word	0x20001810

0800cc50 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800cc50:	b480      	push	{r7}
 800cc52:	b085      	sub	sp, #20
 800cc54:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800cc56:	f642 23f8 	movw	r3, #11000	@ 0x2af8
 800cc5a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800cc5c:	4b27      	ldr	r3, [pc, #156]	@ (800ccfc <prvHeapInit+0xac>)
 800cc5e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800cc60:	68fb      	ldr	r3, [r7, #12]
 800cc62:	f003 0307 	and.w	r3, r3, #7
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d00c      	beq.n	800cc84 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	3307      	adds	r3, #7
 800cc6e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cc70:	68fb      	ldr	r3, [r7, #12]
 800cc72:	f023 0307 	bic.w	r3, r3, #7
 800cc76:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800cc78:	68ba      	ldr	r2, [r7, #8]
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	1ad3      	subs	r3, r2, r3
 800cc7e:	4a1f      	ldr	r2, [pc, #124]	@ (800ccfc <prvHeapInit+0xac>)
 800cc80:	4413      	add	r3, r2
 800cc82:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800cc88:	4a1d      	ldr	r2, [pc, #116]	@ (800cd00 <prvHeapInit+0xb0>)
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800cc8e:	4b1c      	ldr	r3, [pc, #112]	@ (800cd00 <prvHeapInit+0xb0>)
 800cc90:	2200      	movs	r2, #0
 800cc92:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	68ba      	ldr	r2, [r7, #8]
 800cc98:	4413      	add	r3, r2
 800cc9a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800cc9c:	2208      	movs	r2, #8
 800cc9e:	68fb      	ldr	r3, [r7, #12]
 800cca0:	1a9b      	subs	r3, r3, r2
 800cca2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	f023 0307 	bic.w	r3, r3, #7
 800ccaa:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800ccac:	68fb      	ldr	r3, [r7, #12]
 800ccae:	4a15      	ldr	r2, [pc, #84]	@ (800cd04 <prvHeapInit+0xb4>)
 800ccb0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800ccb2:	4b14      	ldr	r3, [pc, #80]	@ (800cd04 <prvHeapInit+0xb4>)
 800ccb4:	681b      	ldr	r3, [r3, #0]
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800ccba:	4b12      	ldr	r3, [pc, #72]	@ (800cd04 <prvHeapInit+0xb4>)
 800ccbc:	681b      	ldr	r3, [r3, #0]
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ccc6:	683b      	ldr	r3, [r7, #0]
 800ccc8:	68fa      	ldr	r2, [r7, #12]
 800ccca:	1ad2      	subs	r2, r2, r3
 800cccc:	683b      	ldr	r3, [r7, #0]
 800ccce:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ccd0:	4b0c      	ldr	r3, [pc, #48]	@ (800cd04 <prvHeapInit+0xb4>)
 800ccd2:	681a      	ldr	r2, [r3, #0]
 800ccd4:	683b      	ldr	r3, [r7, #0]
 800ccd6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ccd8:	683b      	ldr	r3, [r7, #0]
 800ccda:	685b      	ldr	r3, [r3, #4]
 800ccdc:	4a0a      	ldr	r2, [pc, #40]	@ (800cd08 <prvHeapInit+0xb8>)
 800ccde:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	685b      	ldr	r3, [r3, #4]
 800cce4:	4a09      	ldr	r2, [pc, #36]	@ (800cd0c <prvHeapInit+0xbc>)
 800cce6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800cce8:	4b09      	ldr	r3, [pc, #36]	@ (800cd10 <prvHeapInit+0xc0>)
 800ccea:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ccee:	601a      	str	r2, [r3, #0]
}
 800ccf0:	bf00      	nop
 800ccf2:	3714      	adds	r7, #20
 800ccf4:	46bd      	mov	sp, r7
 800ccf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfa:	4770      	bx	lr
 800ccfc:	10000000 	.word	0x10000000
 800cd00:	200017f8 	.word	0x200017f8
 800cd04:	20001800 	.word	0x20001800
 800cd08:	20001808 	.word	0x20001808
 800cd0c:	20001804 	.word	0x20001804
 800cd10:	20001814 	.word	0x20001814

0800cd14 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800cd14:	b480      	push	{r7}
 800cd16:	b085      	sub	sp, #20
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800cd1c:	4b28      	ldr	r3, [pc, #160]	@ (800cdc0 <prvInsertBlockIntoFreeList+0xac>)
 800cd1e:	60fb      	str	r3, [r7, #12]
 800cd20:	e002      	b.n	800cd28 <prvInsertBlockIntoFreeList+0x14>
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	681b      	ldr	r3, [r3, #0]
 800cd26:	60fb      	str	r3, [r7, #12]
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	687a      	ldr	r2, [r7, #4]
 800cd2e:	429a      	cmp	r2, r3
 800cd30:	d8f7      	bhi.n	800cd22 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800cd32:	68fb      	ldr	r3, [r7, #12]
 800cd34:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800cd36:	68fb      	ldr	r3, [r7, #12]
 800cd38:	685b      	ldr	r3, [r3, #4]
 800cd3a:	68ba      	ldr	r2, [r7, #8]
 800cd3c:	4413      	add	r3, r2
 800cd3e:	687a      	ldr	r2, [r7, #4]
 800cd40:	429a      	cmp	r2, r3
 800cd42:	d108      	bne.n	800cd56 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	685a      	ldr	r2, [r3, #4]
 800cd48:	687b      	ldr	r3, [r7, #4]
 800cd4a:	685b      	ldr	r3, [r3, #4]
 800cd4c:	441a      	add	r2, r3
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	685b      	ldr	r3, [r3, #4]
 800cd5e:	68ba      	ldr	r2, [r7, #8]
 800cd60:	441a      	add	r2, r3
 800cd62:	68fb      	ldr	r3, [r7, #12]
 800cd64:	681b      	ldr	r3, [r3, #0]
 800cd66:	429a      	cmp	r2, r3
 800cd68:	d118      	bne.n	800cd9c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	681a      	ldr	r2, [r3, #0]
 800cd6e:	4b15      	ldr	r3, [pc, #84]	@ (800cdc4 <prvInsertBlockIntoFreeList+0xb0>)
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	429a      	cmp	r2, r3
 800cd74:	d00d      	beq.n	800cd92 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	685a      	ldr	r2, [r3, #4]
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	681b      	ldr	r3, [r3, #0]
 800cd7e:	685b      	ldr	r3, [r3, #4]
 800cd80:	441a      	add	r2, r3
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	681a      	ldr	r2, [r3, #0]
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	601a      	str	r2, [r3, #0]
 800cd90:	e008      	b.n	800cda4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800cd92:	4b0c      	ldr	r3, [pc, #48]	@ (800cdc4 <prvInsertBlockIntoFreeList+0xb0>)
 800cd94:	681a      	ldr	r2, [r3, #0]
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	601a      	str	r2, [r3, #0]
 800cd9a:	e003      	b.n	800cda4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	681a      	ldr	r2, [r3, #0]
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800cda4:	68fa      	ldr	r2, [r7, #12]
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	429a      	cmp	r2, r3
 800cdaa:	d002      	beq.n	800cdb2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	687a      	ldr	r2, [r7, #4]
 800cdb0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800cdb2:	bf00      	nop
 800cdb4:	3714      	adds	r7, #20
 800cdb6:	46bd      	mov	sp, r7
 800cdb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdbc:	4770      	bx	lr
 800cdbe:	bf00      	nop
 800cdc0:	200017f8 	.word	0x200017f8
 800cdc4:	20001800 	.word	0x20001800

0800cdc8 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800cdc8:	b580      	push	{r7, lr}
 800cdca:	b082      	sub	sp, #8
 800cdcc:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800cdce:	4b26      	ldr	r3, [pc, #152]	@ (800ce68 <_DoInit+0xa0>)
 800cdd0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800cdd2:	22a8      	movs	r2, #168	@ 0xa8
 800cdd4:	2100      	movs	r1, #0
 800cdd6:	6838      	ldr	r0, [r7, #0]
 800cdd8:	f007 f9a6 	bl	8014128 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800cddc:	683b      	ldr	r3, [r7, #0]
 800cdde:	2203      	movs	r2, #3
 800cde0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800cde2:	683b      	ldr	r3, [r7, #0]
 800cde4:	2203      	movs	r2, #3
 800cde6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800cde8:	683b      	ldr	r3, [r7, #0]
 800cdea:	4a20      	ldr	r2, [pc, #128]	@ (800ce6c <_DoInit+0xa4>)
 800cdec:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800cdee:	683b      	ldr	r3, [r7, #0]
 800cdf0:	4a1f      	ldr	r2, [pc, #124]	@ (800ce70 <_DoInit+0xa8>)
 800cdf2:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800cdf4:	683b      	ldr	r3, [r7, #0]
 800cdf6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800cdfa:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800cdfc:	683b      	ldr	r3, [r7, #0]
 800cdfe:	2200      	movs	r2, #0
 800ce00:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800ce02:	683b      	ldr	r3, [r7, #0]
 800ce04:	2200      	movs	r2, #0
 800ce06:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	2200      	movs	r2, #0
 800ce0c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800ce0e:	683b      	ldr	r3, [r7, #0]
 800ce10:	4a16      	ldr	r2, [pc, #88]	@ (800ce6c <_DoInit+0xa4>)
 800ce12:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	4a17      	ldr	r2, [pc, #92]	@ (800ce74 <_DoInit+0xac>)
 800ce18:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800ce1a:	683b      	ldr	r3, [r7, #0]
 800ce1c:	2210      	movs	r2, #16
 800ce1e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800ce20:	683b      	ldr	r3, [r7, #0]
 800ce22:	2200      	movs	r2, #0
 800ce24:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800ce26:	683b      	ldr	r3, [r7, #0]
 800ce28:	2200      	movs	r2, #0
 800ce2a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800ce2c:	683b      	ldr	r3, [r7, #0]
 800ce2e:	2200      	movs	r2, #0
 800ce30:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800ce32:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800ce36:	2300      	movs	r3, #0
 800ce38:	607b      	str	r3, [r7, #4]
 800ce3a:	e00c      	b.n	800ce56 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	f1c3 030f 	rsb	r3, r3, #15
 800ce42:	4a0d      	ldr	r2, [pc, #52]	@ (800ce78 <_DoInit+0xb0>)
 800ce44:	5cd1      	ldrb	r1, [r2, r3]
 800ce46:	683a      	ldr	r2, [r7, #0]
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	4413      	add	r3, r2
 800ce4c:	460a      	mov	r2, r1
 800ce4e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	3301      	adds	r3, #1
 800ce54:	607b      	str	r3, [r7, #4]
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	2b0f      	cmp	r3, #15
 800ce5a:	d9ef      	bls.n	800ce3c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800ce5c:	f3bf 8f5f 	dmb	sy
}
 800ce60:	bf00      	nop
 800ce62:	3708      	adds	r7, #8
 800ce64:	46bd      	mov	sp, r7
 800ce66:	bd80      	pop	{r7, pc}
 800ce68:	20001818 	.word	0x20001818
 800ce6c:	0801443c 	.word	0x0801443c
 800ce70:	200018c0 	.word	0x200018c0
 800ce74:	20001cc0 	.word	0x20001cc0
 800ce78:	08014c34 	.word	0x08014c34

0800ce7c <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800ce7c:	b580      	push	{r7, lr}
 800ce7e:	b08c      	sub	sp, #48	@ 0x30
 800ce80:	af00      	add	r7, sp, #0
 800ce82:	60f8      	str	r0, [r7, #12]
 800ce84:	60b9      	str	r1, [r7, #8]
 800ce86:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800ce88:	4b3e      	ldr	r3, [pc, #248]	@ (800cf84 <SEGGER_RTT_ReadNoLock+0x108>)
 800ce8a:	623b      	str	r3, [r7, #32]
 800ce8c:	6a3b      	ldr	r3, [r7, #32]
 800ce8e:	781b      	ldrb	r3, [r3, #0]
 800ce90:	b2db      	uxtb	r3, r3
 800ce92:	2b53      	cmp	r3, #83	@ 0x53
 800ce94:	d001      	beq.n	800ce9a <SEGGER_RTT_ReadNoLock+0x1e>
 800ce96:	f7ff ff97 	bl	800cdc8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800ce9a:	68fa      	ldr	r2, [r7, #12]
 800ce9c:	4613      	mov	r3, r2
 800ce9e:	005b      	lsls	r3, r3, #1
 800cea0:	4413      	add	r3, r2
 800cea2:	00db      	lsls	r3, r3, #3
 800cea4:	3360      	adds	r3, #96	@ 0x60
 800cea6:	4a37      	ldr	r2, [pc, #220]	@ (800cf84 <SEGGER_RTT_ReadNoLock+0x108>)
 800cea8:	4413      	add	r3, r2
 800ceaa:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800ceac:	68bb      	ldr	r3, [r7, #8]
 800ceae:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800ceb0:	69fb      	ldr	r3, [r7, #28]
 800ceb2:	691b      	ldr	r3, [r3, #16]
 800ceb4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800ceb6:	69fb      	ldr	r3, [r7, #28]
 800ceb8:	68db      	ldr	r3, [r3, #12]
 800ceba:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800cebc:	2300      	movs	r3, #0
 800cebe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800cec0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cec2:	69bb      	ldr	r3, [r7, #24]
 800cec4:	429a      	cmp	r2, r3
 800cec6:	d92b      	bls.n	800cf20 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800cec8:	69fb      	ldr	r3, [r7, #28]
 800ceca:	689a      	ldr	r2, [r3, #8]
 800cecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cece:	1ad3      	subs	r3, r2, r3
 800ced0:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800ced2:	697a      	ldr	r2, [r7, #20]
 800ced4:	687b      	ldr	r3, [r7, #4]
 800ced6:	4293      	cmp	r3, r2
 800ced8:	bf28      	it	cs
 800ceda:	4613      	movcs	r3, r2
 800cedc:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800cede:	69fb      	ldr	r3, [r7, #28]
 800cee0:	685a      	ldr	r2, [r3, #4]
 800cee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cee4:	4413      	add	r3, r2
 800cee6:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800cee8:	697a      	ldr	r2, [r7, #20]
 800ceea:	6939      	ldr	r1, [r7, #16]
 800ceec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ceee:	f007 f9af 	bl	8014250 <memcpy>
    NumBytesRead += NumBytesRem;
 800cef2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cef4:	697b      	ldr	r3, [r7, #20]
 800cef6:	4413      	add	r3, r2
 800cef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800cefa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cefc:	697b      	ldr	r3, [r7, #20]
 800cefe:	4413      	add	r3, r2
 800cf00:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800cf02:	687a      	ldr	r2, [r7, #4]
 800cf04:	697b      	ldr	r3, [r7, #20]
 800cf06:	1ad3      	subs	r3, r2, r3
 800cf08:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800cf0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf0c:	697b      	ldr	r3, [r7, #20]
 800cf0e:	4413      	add	r3, r2
 800cf10:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800cf12:	69fb      	ldr	r3, [r7, #28]
 800cf14:	689b      	ldr	r3, [r3, #8]
 800cf16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf18:	429a      	cmp	r2, r3
 800cf1a:	d101      	bne.n	800cf20 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800cf1c:	2300      	movs	r3, #0
 800cf1e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800cf20:	69ba      	ldr	r2, [r7, #24]
 800cf22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf24:	1ad3      	subs	r3, r2, r3
 800cf26:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800cf28:	697a      	ldr	r2, [r7, #20]
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	4293      	cmp	r3, r2
 800cf2e:	bf28      	it	cs
 800cf30:	4613      	movcs	r3, r2
 800cf32:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800cf34:	697b      	ldr	r3, [r7, #20]
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d019      	beq.n	800cf6e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800cf3a:	69fb      	ldr	r3, [r7, #28]
 800cf3c:	685a      	ldr	r2, [r3, #4]
 800cf3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf40:	4413      	add	r3, r2
 800cf42:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800cf44:	697a      	ldr	r2, [r7, #20]
 800cf46:	6939      	ldr	r1, [r7, #16]
 800cf48:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800cf4a:	f007 f981 	bl	8014250 <memcpy>
    NumBytesRead += NumBytesRem;
 800cf4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cf50:	697b      	ldr	r3, [r7, #20]
 800cf52:	4413      	add	r3, r2
 800cf54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800cf56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cf58:	697b      	ldr	r3, [r7, #20]
 800cf5a:	4413      	add	r3, r2
 800cf5c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800cf5e:	687a      	ldr	r2, [r7, #4]
 800cf60:	697b      	ldr	r3, [r7, #20]
 800cf62:	1ad3      	subs	r3, r2, r3
 800cf64:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800cf66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	4413      	add	r3, r2
 800cf6c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800cf6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	d002      	beq.n	800cf7a <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800cf74:	69fb      	ldr	r3, [r7, #28]
 800cf76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800cf78:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800cf7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	3730      	adds	r7, #48	@ 0x30
 800cf80:	46bd      	mov	sp, r7
 800cf82:	bd80      	pop	{r7, pc}
 800cf84:	20001818 	.word	0x20001818

0800cf88 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800cf88:	b580      	push	{r7, lr}
 800cf8a:	b088      	sub	sp, #32
 800cf8c:	af00      	add	r7, sp, #0
 800cf8e:	60f8      	str	r0, [r7, #12]
 800cf90:	60b9      	str	r1, [r7, #8]
 800cf92:	607a      	str	r2, [r7, #4]
 800cf94:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800cf96:	4b3d      	ldr	r3, [pc, #244]	@ (800d08c <SEGGER_RTT_AllocUpBuffer+0x104>)
 800cf98:	61bb      	str	r3, [r7, #24]
 800cf9a:	69bb      	ldr	r3, [r7, #24]
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	b2db      	uxtb	r3, r3
 800cfa0:	2b53      	cmp	r3, #83	@ 0x53
 800cfa2:	d001      	beq.n	800cfa8 <SEGGER_RTT_AllocUpBuffer+0x20>
 800cfa4:	f7ff ff10 	bl	800cdc8 <_DoInit>
  SEGGER_RTT_LOCK();
 800cfa8:	f3ef 8311 	mrs	r3, BASEPRI
 800cfac:	f04f 0120 	mov.w	r1, #32
 800cfb0:	f381 8811 	msr	BASEPRI, r1
 800cfb4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800cfb6:	4b35      	ldr	r3, [pc, #212]	@ (800d08c <SEGGER_RTT_AllocUpBuffer+0x104>)
 800cfb8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800cfba:	2300      	movs	r3, #0
 800cfbc:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800cfbe:	6939      	ldr	r1, [r7, #16]
 800cfc0:	69fb      	ldr	r3, [r7, #28]
 800cfc2:	1c5a      	adds	r2, r3, #1
 800cfc4:	4613      	mov	r3, r2
 800cfc6:	005b      	lsls	r3, r3, #1
 800cfc8:	4413      	add	r3, r2
 800cfca:	00db      	lsls	r3, r3, #3
 800cfcc:	440b      	add	r3, r1
 800cfce:	3304      	adds	r3, #4
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d008      	beq.n	800cfe8 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800cfd6:	69fb      	ldr	r3, [r7, #28]
 800cfd8:	3301      	adds	r3, #1
 800cfda:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800cfdc:	693b      	ldr	r3, [r7, #16]
 800cfde:	691b      	ldr	r3, [r3, #16]
 800cfe0:	69fa      	ldr	r2, [r7, #28]
 800cfe2:	429a      	cmp	r2, r3
 800cfe4:	dbeb      	blt.n	800cfbe <SEGGER_RTT_AllocUpBuffer+0x36>
 800cfe6:	e000      	b.n	800cfea <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800cfe8:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800cfea:	693b      	ldr	r3, [r7, #16]
 800cfec:	691b      	ldr	r3, [r3, #16]
 800cfee:	69fa      	ldr	r2, [r7, #28]
 800cff0:	429a      	cmp	r2, r3
 800cff2:	da3f      	bge.n	800d074 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800cff4:	6939      	ldr	r1, [r7, #16]
 800cff6:	69fb      	ldr	r3, [r7, #28]
 800cff8:	1c5a      	adds	r2, r3, #1
 800cffa:	4613      	mov	r3, r2
 800cffc:	005b      	lsls	r3, r3, #1
 800cffe:	4413      	add	r3, r2
 800d000:	00db      	lsls	r3, r3, #3
 800d002:	440b      	add	r3, r1
 800d004:	68fa      	ldr	r2, [r7, #12]
 800d006:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800d008:	6939      	ldr	r1, [r7, #16]
 800d00a:	69fb      	ldr	r3, [r7, #28]
 800d00c:	1c5a      	adds	r2, r3, #1
 800d00e:	4613      	mov	r3, r2
 800d010:	005b      	lsls	r3, r3, #1
 800d012:	4413      	add	r3, r2
 800d014:	00db      	lsls	r3, r3, #3
 800d016:	440b      	add	r3, r1
 800d018:	3304      	adds	r3, #4
 800d01a:	68ba      	ldr	r2, [r7, #8]
 800d01c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800d01e:	6939      	ldr	r1, [r7, #16]
 800d020:	69fa      	ldr	r2, [r7, #28]
 800d022:	4613      	mov	r3, r2
 800d024:	005b      	lsls	r3, r3, #1
 800d026:	4413      	add	r3, r2
 800d028:	00db      	lsls	r3, r3, #3
 800d02a:	440b      	add	r3, r1
 800d02c:	3320      	adds	r3, #32
 800d02e:	687a      	ldr	r2, [r7, #4]
 800d030:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800d032:	6939      	ldr	r1, [r7, #16]
 800d034:	69fa      	ldr	r2, [r7, #28]
 800d036:	4613      	mov	r3, r2
 800d038:	005b      	lsls	r3, r3, #1
 800d03a:	4413      	add	r3, r2
 800d03c:	00db      	lsls	r3, r3, #3
 800d03e:	440b      	add	r3, r1
 800d040:	3328      	adds	r3, #40	@ 0x28
 800d042:	2200      	movs	r2, #0
 800d044:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800d046:	6939      	ldr	r1, [r7, #16]
 800d048:	69fa      	ldr	r2, [r7, #28]
 800d04a:	4613      	mov	r3, r2
 800d04c:	005b      	lsls	r3, r3, #1
 800d04e:	4413      	add	r3, r2
 800d050:	00db      	lsls	r3, r3, #3
 800d052:	440b      	add	r3, r1
 800d054:	3324      	adds	r3, #36	@ 0x24
 800d056:	2200      	movs	r2, #0
 800d058:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800d05a:	6939      	ldr	r1, [r7, #16]
 800d05c:	69fa      	ldr	r2, [r7, #28]
 800d05e:	4613      	mov	r3, r2
 800d060:	005b      	lsls	r3, r3, #1
 800d062:	4413      	add	r3, r2
 800d064:	00db      	lsls	r3, r3, #3
 800d066:	440b      	add	r3, r1
 800d068:	332c      	adds	r3, #44	@ 0x2c
 800d06a:	683a      	ldr	r2, [r7, #0]
 800d06c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800d06e:	f3bf 8f5f 	dmb	sy
 800d072:	e002      	b.n	800d07a <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800d074:	f04f 33ff 	mov.w	r3, #4294967295
 800d078:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800d07a:	697b      	ldr	r3, [r7, #20]
 800d07c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800d080:	69fb      	ldr	r3, [r7, #28]
}
 800d082:	4618      	mov	r0, r3
 800d084:	3720      	adds	r7, #32
 800d086:	46bd      	mov	sp, r7
 800d088:	bd80      	pop	{r7, pc}
 800d08a:	bf00      	nop
 800d08c:	20001818 	.word	0x20001818

0800d090 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800d090:	b580      	push	{r7, lr}
 800d092:	b08a      	sub	sp, #40	@ 0x28
 800d094:	af00      	add	r7, sp, #0
 800d096:	60f8      	str	r0, [r7, #12]
 800d098:	60b9      	str	r1, [r7, #8]
 800d09a:	607a      	str	r2, [r7, #4]
 800d09c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800d09e:	4b21      	ldr	r3, [pc, #132]	@ (800d124 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800d0a0:	623b      	str	r3, [r7, #32]
 800d0a2:	6a3b      	ldr	r3, [r7, #32]
 800d0a4:	781b      	ldrb	r3, [r3, #0]
 800d0a6:	b2db      	uxtb	r3, r3
 800d0a8:	2b53      	cmp	r3, #83	@ 0x53
 800d0aa:	d001      	beq.n	800d0b0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800d0ac:	f7ff fe8c 	bl	800cdc8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800d0b0:	4b1c      	ldr	r3, [pc, #112]	@ (800d124 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800d0b2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800d0b4:	68fb      	ldr	r3, [r7, #12]
 800d0b6:	2b02      	cmp	r3, #2
 800d0b8:	d82c      	bhi.n	800d114 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800d0ba:	f3ef 8311 	mrs	r3, BASEPRI
 800d0be:	f04f 0120 	mov.w	r1, #32
 800d0c2:	f381 8811 	msr	BASEPRI, r1
 800d0c6:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800d0c8:	68fa      	ldr	r2, [r7, #12]
 800d0ca:	4613      	mov	r3, r2
 800d0cc:	005b      	lsls	r3, r3, #1
 800d0ce:	4413      	add	r3, r2
 800d0d0:	00db      	lsls	r3, r3, #3
 800d0d2:	3360      	adds	r3, #96	@ 0x60
 800d0d4:	69fa      	ldr	r2, [r7, #28]
 800d0d6:	4413      	add	r3, r2
 800d0d8:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800d0da:	68fb      	ldr	r3, [r7, #12]
 800d0dc:	2b00      	cmp	r3, #0
 800d0de:	d00e      	beq.n	800d0fe <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800d0e0:	697b      	ldr	r3, [r7, #20]
 800d0e2:	68ba      	ldr	r2, [r7, #8]
 800d0e4:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800d0e6:	697b      	ldr	r3, [r7, #20]
 800d0e8:	687a      	ldr	r2, [r7, #4]
 800d0ea:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800d0ec:	697b      	ldr	r3, [r7, #20]
 800d0ee:	683a      	ldr	r2, [r7, #0]
 800d0f0:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800d0f2:	697b      	ldr	r3, [r7, #20]
 800d0f4:	2200      	movs	r2, #0
 800d0f6:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800d0f8:	697b      	ldr	r3, [r7, #20]
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800d0fe:	697b      	ldr	r3, [r7, #20]
 800d100:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d102:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800d104:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800d108:	69bb      	ldr	r3, [r7, #24]
 800d10a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800d10e:	2300      	movs	r3, #0
 800d110:	627b      	str	r3, [r7, #36]	@ 0x24
 800d112:	e002      	b.n	800d11a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800d114:	f04f 33ff 	mov.w	r3, #4294967295
 800d118:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800d11a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d11c:	4618      	mov	r0, r3
 800d11e:	3728      	adds	r7, #40	@ 0x28
 800d120:	46bd      	mov	sp, r7
 800d122:	bd80      	pop	{r7, pc}
 800d124:	20001818 	.word	0x20001818

0800d128 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800d128:	b480      	push	{r7}
 800d12a:	b087      	sub	sp, #28
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	60f8      	str	r0, [r7, #12]
 800d130:	60b9      	str	r1, [r7, #8]
 800d132:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 800d134:	68bb      	ldr	r3, [r7, #8]
 800d136:	2b00      	cmp	r3, #0
 800d138:	d105      	bne.n	800d146 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 800d13a:	68fb      	ldr	r3, [r7, #12]
 800d13c:	1c5a      	adds	r2, r3, #1
 800d13e:	60fa      	str	r2, [r7, #12]
 800d140:	2200      	movs	r2, #0
 800d142:	701a      	strb	r2, [r3, #0]
 800d144:	e037      	b.n	800d1b6 <_EncodeStr+0x8e>
  } else {
    sStart = pText; // Remember start of string.
 800d146:	68bb      	ldr	r3, [r7, #8]
 800d148:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800d14a:	68fb      	ldr	r3, [r7, #12]
 800d14c:	1c5a      	adds	r2, r3, #1
 800d14e:	60fa      	str	r2, [r7, #12]
 800d150:	613b      	str	r3, [r7, #16]
#if (SEGGER_SYSVIEW_MAX_STRING_LEN >= 255)  // Length always encodes in 3 bytes
    pPayload += 2;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	3302      	adds	r3, #2
 800d156:	60fb      	str	r3, [r7, #12]
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800d158:	687b      	ldr	r3, [r7, #4]
 800d15a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d15e:	d90b      	bls.n	800d178 <_EncodeStr+0x50>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800d160:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d164:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 800d166:	e007      	b.n	800d178 <_EncodeStr+0x50>
      *pPayload++ = *pText++;
 800d168:	68ba      	ldr	r2, [r7, #8]
 800d16a:	1c53      	adds	r3, r2, #1
 800d16c:	60bb      	str	r3, [r7, #8]
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	1c59      	adds	r1, r3, #1
 800d172:	60f9      	str	r1, [r7, #12]
 800d174:	7812      	ldrb	r2, [r2, #0]
 800d176:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	1e5a      	subs	r2, r3, #1
 800d17c:	607a      	str	r2, [r7, #4]
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d003      	beq.n	800d18a <_EncodeStr+0x62>
 800d182:	68bb      	ldr	r3, [r7, #8]
 800d184:	781b      	ldrb	r3, [r3, #0]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d1ee      	bne.n	800d168 <_EncodeStr+0x40>
    }
    //
    // Save string length to buffer.
    //
#if (SEGGER_SYSVIEW_MAX_STRING_LEN >= 255)  // Length always encodes in 3 bytes
    Limit = (unsigned int)(pText - sStart);
 800d18a:	68ba      	ldr	r2, [r7, #8]
 800d18c:	697b      	ldr	r3, [r7, #20]
 800d18e:	1ad3      	subs	r3, r2, r3
 800d190:	607b      	str	r3, [r7, #4]
    *pLen++ = (U8)255;
 800d192:	693b      	ldr	r3, [r7, #16]
 800d194:	1c5a      	adds	r2, r3, #1
 800d196:	613a      	str	r2, [r7, #16]
 800d198:	22ff      	movs	r2, #255	@ 0xff
 800d19a:	701a      	strb	r2, [r3, #0]
    *pLen++ = (U8)((Limit >> 8) & 255);
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	0a19      	lsrs	r1, r3, #8
 800d1a0:	693b      	ldr	r3, [r7, #16]
 800d1a2:	1c5a      	adds	r2, r3, #1
 800d1a4:	613a      	str	r2, [r7, #16]
 800d1a6:	b2ca      	uxtb	r2, r1
 800d1a8:	701a      	strb	r2, [r3, #0]
    *pLen++ = (U8)(Limit & 255);
 800d1aa:	693b      	ldr	r3, [r7, #16]
 800d1ac:	1c5a      	adds	r2, r3, #1
 800d1ae:	613a      	str	r2, [r7, #16]
 800d1b0:	687a      	ldr	r2, [r7, #4]
 800d1b2:	b2d2      	uxtb	r2, r2
 800d1b4:	701a      	strb	r2, [r3, #0]
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
#endif
  }
  //
  return pPayload;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
}
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	371c      	adds	r7, #28
 800d1bc:	46bd      	mov	sp, r7
 800d1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1c2:	4770      	bx	lr

0800d1c4 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800d1c4:	b480      	push	{r7}
 800d1c6:	b083      	sub	sp, #12
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800d1cc:	687b      	ldr	r3, [r7, #4]
 800d1ce:	3307      	adds	r3, #7
}
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	370c      	adds	r7, #12
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1da:	4770      	bx	lr

0800d1dc <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b082      	sub	sp, #8
 800d1e0:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d1e2:	4b34      	ldr	r3, [pc, #208]	@ (800d2b4 <_HandleIncomingPacket+0xd8>)
 800d1e4:	7e1b      	ldrb	r3, [r3, #24]
 800d1e6:	4618      	mov	r0, r3
 800d1e8:	1cfb      	adds	r3, r7, #3
 800d1ea:	2201      	movs	r2, #1
 800d1ec:	4619      	mov	r1, r3
 800d1ee:	f7ff fe45 	bl	800ce7c <SEGGER_RTT_ReadNoLock>
 800d1f2:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d057      	beq.n	800d2aa <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800d1fa:	78fb      	ldrb	r3, [r7, #3]
 800d1fc:	2b80      	cmp	r3, #128	@ 0x80
 800d1fe:	d031      	beq.n	800d264 <_HandleIncomingPacket+0x88>
 800d200:	2b80      	cmp	r3, #128	@ 0x80
 800d202:	dc40      	bgt.n	800d286 <_HandleIncomingPacket+0xaa>
 800d204:	2b07      	cmp	r3, #7
 800d206:	dc15      	bgt.n	800d234 <_HandleIncomingPacket+0x58>
 800d208:	2b00      	cmp	r3, #0
 800d20a:	dd3c      	ble.n	800d286 <_HandleIncomingPacket+0xaa>
 800d20c:	3b01      	subs	r3, #1
 800d20e:	2b06      	cmp	r3, #6
 800d210:	d839      	bhi.n	800d286 <_HandleIncomingPacket+0xaa>
 800d212:	a201      	add	r2, pc, #4	@ (adr r2, 800d218 <_HandleIncomingPacket+0x3c>)
 800d214:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d218:	0800d23b 	.word	0x0800d23b
 800d21c:	0800d241 	.word	0x0800d241
 800d220:	0800d247 	.word	0x0800d247
 800d224:	0800d24d 	.word	0x0800d24d
 800d228:	0800d253 	.word	0x0800d253
 800d22c:	0800d259 	.word	0x0800d259
 800d230:	0800d25f 	.word	0x0800d25f
 800d234:	2b7f      	cmp	r3, #127	@ 0x7f
 800d236:	d033      	beq.n	800d2a0 <_HandleIncomingPacket+0xc4>
 800d238:	e025      	b.n	800d286 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800d23a:	f000 fbe5 	bl	800da08 <SEGGER_SYSVIEW_Start>
      break;
 800d23e:	e034      	b.n	800d2aa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800d240:	f000 fc9c 	bl	800db7c <SEGGER_SYSVIEW_Stop>
      break;
 800d244:	e031      	b.n	800d2aa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800d246:	f000 fe75 	bl	800df34 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800d24a:	e02e      	b.n	800d2aa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800d24c:	f000 fe3a 	bl	800dec4 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800d250:	e02b      	b.n	800d2aa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800d252:	f000 fcb9 	bl	800dbc8 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800d256:	e028      	b.n	800d2aa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800d258:	f001 f896 	bl	800e388 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800d25c:	e025      	b.n	800d2aa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800d25e:	f001 f875 	bl	800e34c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800d262:	e022      	b.n	800d2aa <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d264:	4b13      	ldr	r3, [pc, #76]	@ (800d2b4 <_HandleIncomingPacket+0xd8>)
 800d266:	7e1b      	ldrb	r3, [r3, #24]
 800d268:	4618      	mov	r0, r3
 800d26a:	1cfb      	adds	r3, r7, #3
 800d26c:	2201      	movs	r2, #1
 800d26e:	4619      	mov	r1, r3
 800d270:	f7ff fe04 	bl	800ce7c <SEGGER_RTT_ReadNoLock>
 800d274:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	2b00      	cmp	r3, #0
 800d27a:	d013      	beq.n	800d2a4 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800d27c:	78fb      	ldrb	r3, [r7, #3]
 800d27e:	4618      	mov	r0, r3
 800d280:	f000 ffda 	bl	800e238 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800d284:	e00e      	b.n	800d2a4 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800d286:	78fb      	ldrb	r3, [r7, #3]
 800d288:	b25b      	sxtb	r3, r3
 800d28a:	2b00      	cmp	r3, #0
 800d28c:	da0c      	bge.n	800d2a8 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d28e:	4b09      	ldr	r3, [pc, #36]	@ (800d2b4 <_HandleIncomingPacket+0xd8>)
 800d290:	7e1b      	ldrb	r3, [r3, #24]
 800d292:	4618      	mov	r0, r3
 800d294:	1cfb      	adds	r3, r7, #3
 800d296:	2201      	movs	r2, #1
 800d298:	4619      	mov	r1, r3
 800d29a:	f7ff fdef 	bl	800ce7c <SEGGER_RTT_ReadNoLock>
      }
      break;
 800d29e:	e003      	b.n	800d2a8 <_HandleIncomingPacket+0xcc>
      break;
 800d2a0:	bf00      	nop
 800d2a2:	e002      	b.n	800d2aa <_HandleIncomingPacket+0xce>
      break;
 800d2a4:	bf00      	nop
 800d2a6:	e000      	b.n	800d2aa <_HandleIncomingPacket+0xce>
      break;
 800d2a8:	bf00      	nop
    }
  }
}
 800d2aa:	bf00      	nop
 800d2ac:	3708      	adds	r7, #8
 800d2ae:	46bd      	mov	sp, r7
 800d2b0:	bd80      	pop	{r7, pc}
 800d2b2:	bf00      	nop
 800d2b4:	200024d8 	.word	0x200024d8

0800d2b8 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800d2b8:	b580      	push	{r7, lr}
 800d2ba:	b08c      	sub	sp, #48	@ 0x30
 800d2bc:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800d2be:	2301      	movs	r3, #1
 800d2c0:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800d2c2:	1d3b      	adds	r3, r7, #4
 800d2c4:	3301      	adds	r3, #1
 800d2c6:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800d2c8:	69fb      	ldr	r3, [r7, #28]
 800d2ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d2cc:	4b31      	ldr	r3, [pc, #196]	@ (800d394 <_TrySendOverflowPacket+0xdc>)
 800d2ce:	695b      	ldr	r3, [r3, #20]
 800d2d0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d2d2:	e00b      	b.n	800d2ec <_TrySendOverflowPacket+0x34>
 800d2d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2d6:	b2da      	uxtb	r2, r3
 800d2d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2da:	1c59      	adds	r1, r3, #1
 800d2dc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d2de:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d2e2:	b2d2      	uxtb	r2, r2
 800d2e4:	701a      	strb	r2, [r3, #0]
 800d2e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2e8:	09db      	lsrs	r3, r3, #7
 800d2ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d2ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d2ee:	2b7f      	cmp	r3, #127	@ 0x7f
 800d2f0:	d8f0      	bhi.n	800d2d4 <_TrySendOverflowPacket+0x1c>
 800d2f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d2f4:	1c5a      	adds	r2, r3, #1
 800d2f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d2f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d2fa:	b2d2      	uxtb	r2, r2
 800d2fc:	701a      	strb	r2, [r3, #0]
 800d2fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d300:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d302:	4b25      	ldr	r3, [pc, #148]	@ (800d398 <_TrySendOverflowPacket+0xe0>)
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 800d308:	4b22      	ldr	r3, [pc, #136]	@ (800d394 <_TrySendOverflowPacket+0xdc>)
 800d30a:	68db      	ldr	r3, [r3, #12]
 800d30c:	69ba      	ldr	r2, [r7, #24]
 800d30e:	1ad3      	subs	r3, r2, r3
 800d310:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800d312:	69fb      	ldr	r3, [r7, #28]
 800d314:	627b      	str	r3, [r7, #36]	@ 0x24
 800d316:	697b      	ldr	r3, [r7, #20]
 800d318:	623b      	str	r3, [r7, #32]
 800d31a:	e00b      	b.n	800d334 <_TrySendOverflowPacket+0x7c>
 800d31c:	6a3b      	ldr	r3, [r7, #32]
 800d31e:	b2da      	uxtb	r2, r3
 800d320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d322:	1c59      	adds	r1, r3, #1
 800d324:	6279      	str	r1, [r7, #36]	@ 0x24
 800d326:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d32a:	b2d2      	uxtb	r2, r2
 800d32c:	701a      	strb	r2, [r3, #0]
 800d32e:	6a3b      	ldr	r3, [r7, #32]
 800d330:	09db      	lsrs	r3, r3, #7
 800d332:	623b      	str	r3, [r7, #32]
 800d334:	6a3b      	ldr	r3, [r7, #32]
 800d336:	2b7f      	cmp	r3, #127	@ 0x7f
 800d338:	d8f0      	bhi.n	800d31c <_TrySendOverflowPacket+0x64>
 800d33a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d33c:	1c5a      	adds	r2, r3, #1
 800d33e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d340:	6a3a      	ldr	r2, [r7, #32]
 800d342:	b2d2      	uxtb	r2, r2
 800d344:	701a      	strb	r2, [r3, #0]
 800d346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d348:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800d34a:	4b12      	ldr	r3, [pc, #72]	@ (800d394 <_TrySendOverflowPacket+0xdc>)
 800d34c:	785b      	ldrb	r3, [r3, #1]
 800d34e:	4618      	mov	r0, r3
 800d350:	1d3b      	adds	r3, r7, #4
 800d352:	69fa      	ldr	r2, [r7, #28]
 800d354:	1ad3      	subs	r3, r2, r3
 800d356:	461a      	mov	r2, r3
 800d358:	1d3b      	adds	r3, r7, #4
 800d35a:	4619      	mov	r1, r3
 800d35c:	f7f2 ff50 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d360:	4603      	mov	r3, r0
 800d362:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800d364:	693b      	ldr	r3, [r7, #16]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d009      	beq.n	800d37e <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d36a:	4a0a      	ldr	r2, [pc, #40]	@ (800d394 <_TrySendOverflowPacket+0xdc>)
 800d36c:	69bb      	ldr	r3, [r7, #24]
 800d36e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800d370:	4b08      	ldr	r3, [pc, #32]	@ (800d394 <_TrySendOverflowPacket+0xdc>)
 800d372:	781b      	ldrb	r3, [r3, #0]
 800d374:	3b01      	subs	r3, #1
 800d376:	b2da      	uxtb	r2, r3
 800d378:	4b06      	ldr	r3, [pc, #24]	@ (800d394 <_TrySendOverflowPacket+0xdc>)
 800d37a:	701a      	strb	r2, [r3, #0]
 800d37c:	e004      	b.n	800d388 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800d37e:	4b05      	ldr	r3, [pc, #20]	@ (800d394 <_TrySendOverflowPacket+0xdc>)
 800d380:	695b      	ldr	r3, [r3, #20]
 800d382:	3301      	adds	r3, #1
 800d384:	4a03      	ldr	r2, [pc, #12]	@ (800d394 <_TrySendOverflowPacket+0xdc>)
 800d386:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800d388:	693b      	ldr	r3, [r7, #16]
}
 800d38a:	4618      	mov	r0, r3
 800d38c:	3730      	adds	r7, #48	@ 0x30
 800d38e:	46bd      	mov	sp, r7
 800d390:	bd80      	pop	{r7, pc}
 800d392:	bf00      	nop
 800d394:	200024d8 	.word	0x200024d8
 800d398:	e0001004 	.word	0xe0001004

0800d39c <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800d39c:	b580      	push	{r7, lr}
 800d39e:	b08a      	sub	sp, #40	@ 0x28
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	60f8      	str	r0, [r7, #12]
 800d3a4:	60b9      	str	r1, [r7, #8]
 800d3a6:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800d3a8:	4b98      	ldr	r3, [pc, #608]	@ (800d60c <_SendPacket+0x270>)
 800d3aa:	781b      	ldrb	r3, [r3, #0]
 800d3ac:	2b01      	cmp	r3, #1
 800d3ae:	d010      	beq.n	800d3d2 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800d3b0:	4b96      	ldr	r3, [pc, #600]	@ (800d60c <_SendPacket+0x270>)
 800d3b2:	781b      	ldrb	r3, [r3, #0]
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	f000 812d 	beq.w	800d614 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800d3ba:	4b94      	ldr	r3, [pc, #592]	@ (800d60c <_SendPacket+0x270>)
 800d3bc:	781b      	ldrb	r3, [r3, #0]
 800d3be:	2b02      	cmp	r3, #2
 800d3c0:	d109      	bne.n	800d3d6 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800d3c2:	f7ff ff79 	bl	800d2b8 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800d3c6:	4b91      	ldr	r3, [pc, #580]	@ (800d60c <_SendPacket+0x270>)
 800d3c8:	781b      	ldrb	r3, [r3, #0]
 800d3ca:	2b01      	cmp	r3, #1
 800d3cc:	f040 8124 	bne.w	800d618 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800d3d0:	e001      	b.n	800d3d6 <_SendPacket+0x3a>
    goto Send;
 800d3d2:	bf00      	nop
 800d3d4:	e000      	b.n	800d3d8 <_SendPacket+0x3c>
Send:
 800d3d6:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2b1f      	cmp	r3, #31
 800d3dc:	d809      	bhi.n	800d3f2 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800d3de:	4b8b      	ldr	r3, [pc, #556]	@ (800d60c <_SendPacket+0x270>)
 800d3e0:	69da      	ldr	r2, [r3, #28]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	fa22 f303 	lsr.w	r3, r2, r3
 800d3e8:	f003 0301 	and.w	r3, r3, #1
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	f040 8115 	bne.w	800d61c <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	2b17      	cmp	r3, #23
 800d3f6:	d807      	bhi.n	800d408 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	3b01      	subs	r3, #1
 800d3fc:	60fb      	str	r3, [r7, #12]
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	b2da      	uxtb	r2, r3
 800d402:	68fb      	ldr	r3, [r7, #12]
 800d404:	701a      	strb	r2, [r3, #0]
 800d406:	e0c4      	b.n	800d592 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800d408:	68ba      	ldr	r2, [r7, #8]
 800d40a:	68fb      	ldr	r3, [r7, #12]
 800d40c:	1ad3      	subs	r3, r2, r3
 800d40e:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800d410:	69fb      	ldr	r3, [r7, #28]
 800d412:	2b7f      	cmp	r3, #127	@ 0x7f
 800d414:	d912      	bls.n	800d43c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800d416:	69fb      	ldr	r3, [r7, #28]
 800d418:	09da      	lsrs	r2, r3, #7
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	3b01      	subs	r3, #1
 800d41e:	60fb      	str	r3, [r7, #12]
 800d420:	b2d2      	uxtb	r2, r2
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800d426:	69fb      	ldr	r3, [r7, #28]
 800d428:	b2db      	uxtb	r3, r3
 800d42a:	68fa      	ldr	r2, [r7, #12]
 800d42c:	3a01      	subs	r2, #1
 800d42e:	60fa      	str	r2, [r7, #12]
 800d430:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d434:	b2da      	uxtb	r2, r3
 800d436:	68fb      	ldr	r3, [r7, #12]
 800d438:	701a      	strb	r2, [r3, #0]
 800d43a:	e006      	b.n	800d44a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	3b01      	subs	r3, #1
 800d440:	60fb      	str	r3, [r7, #12]
 800d442:	69fb      	ldr	r3, [r7, #28]
 800d444:	b2da      	uxtb	r2, r3
 800d446:	68fb      	ldr	r3, [r7, #12]
 800d448:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	2b7e      	cmp	r3, #126	@ 0x7e
 800d44e:	d807      	bhi.n	800d460 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	3b01      	subs	r3, #1
 800d454:	60fb      	str	r3, [r7, #12]
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	b2da      	uxtb	r2, r3
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	701a      	strb	r2, [r3, #0]
 800d45e:	e098      	b.n	800d592 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d466:	d212      	bcs.n	800d48e <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	09da      	lsrs	r2, r3, #7
 800d46c:	68fb      	ldr	r3, [r7, #12]
 800d46e:	3b01      	subs	r3, #1
 800d470:	60fb      	str	r3, [r7, #12]
 800d472:	b2d2      	uxtb	r2, r2
 800d474:	68fb      	ldr	r3, [r7, #12]
 800d476:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	b2db      	uxtb	r3, r3
 800d47c:	68fa      	ldr	r2, [r7, #12]
 800d47e:	3a01      	subs	r2, #1
 800d480:	60fa      	str	r2, [r7, #12]
 800d482:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d486:	b2da      	uxtb	r2, r3
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	701a      	strb	r2, [r3, #0]
 800d48c:	e081      	b.n	800d592 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d494:	d21d      	bcs.n	800d4d2 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	0b9a      	lsrs	r2, r3, #14
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	3b01      	subs	r3, #1
 800d49e:	60fb      	str	r3, [r7, #12]
 800d4a0:	b2d2      	uxtb	r2, r2
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	09db      	lsrs	r3, r3, #7
 800d4aa:	b2db      	uxtb	r3, r3
 800d4ac:	68fa      	ldr	r2, [r7, #12]
 800d4ae:	3a01      	subs	r2, #1
 800d4b0:	60fa      	str	r2, [r7, #12]
 800d4b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d4b6:	b2da      	uxtb	r2, r3
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	b2db      	uxtb	r3, r3
 800d4c0:	68fa      	ldr	r2, [r7, #12]
 800d4c2:	3a01      	subs	r2, #1
 800d4c4:	60fa      	str	r2, [r7, #12]
 800d4c6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d4ca:	b2da      	uxtb	r2, r3
 800d4cc:	68fb      	ldr	r3, [r7, #12]
 800d4ce:	701a      	strb	r2, [r3, #0]
 800d4d0:	e05f      	b.n	800d592 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d4d8:	d228      	bcs.n	800d52c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	0d5a      	lsrs	r2, r3, #21
 800d4de:	68fb      	ldr	r3, [r7, #12]
 800d4e0:	3b01      	subs	r3, #1
 800d4e2:	60fb      	str	r3, [r7, #12]
 800d4e4:	b2d2      	uxtb	r2, r2
 800d4e6:	68fb      	ldr	r3, [r7, #12]
 800d4e8:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	0b9b      	lsrs	r3, r3, #14
 800d4ee:	b2db      	uxtb	r3, r3
 800d4f0:	68fa      	ldr	r2, [r7, #12]
 800d4f2:	3a01      	subs	r2, #1
 800d4f4:	60fa      	str	r2, [r7, #12]
 800d4f6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d4fa:	b2da      	uxtb	r2, r3
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	09db      	lsrs	r3, r3, #7
 800d504:	b2db      	uxtb	r3, r3
 800d506:	68fa      	ldr	r2, [r7, #12]
 800d508:	3a01      	subs	r2, #1
 800d50a:	60fa      	str	r2, [r7, #12]
 800d50c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d510:	b2da      	uxtb	r2, r3
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	b2db      	uxtb	r3, r3
 800d51a:	68fa      	ldr	r2, [r7, #12]
 800d51c:	3a01      	subs	r2, #1
 800d51e:	60fa      	str	r2, [r7, #12]
 800d520:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d524:	b2da      	uxtb	r2, r3
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	701a      	strb	r2, [r3, #0]
 800d52a:	e032      	b.n	800d592 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800d52c:	687b      	ldr	r3, [r7, #4]
 800d52e:	0f1a      	lsrs	r2, r3, #28
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	3b01      	subs	r3, #1
 800d534:	60fb      	str	r3, [r7, #12]
 800d536:	b2d2      	uxtb	r2, r2
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	0d5b      	lsrs	r3, r3, #21
 800d540:	b2db      	uxtb	r3, r3
 800d542:	68fa      	ldr	r2, [r7, #12]
 800d544:	3a01      	subs	r2, #1
 800d546:	60fa      	str	r2, [r7, #12]
 800d548:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d54c:	b2da      	uxtb	r2, r3
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	0b9b      	lsrs	r3, r3, #14
 800d556:	b2db      	uxtb	r3, r3
 800d558:	68fa      	ldr	r2, [r7, #12]
 800d55a:	3a01      	subs	r2, #1
 800d55c:	60fa      	str	r2, [r7, #12]
 800d55e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d562:	b2da      	uxtb	r2, r3
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d568:	687b      	ldr	r3, [r7, #4]
 800d56a:	09db      	lsrs	r3, r3, #7
 800d56c:	b2db      	uxtb	r3, r3
 800d56e:	68fa      	ldr	r2, [r7, #12]
 800d570:	3a01      	subs	r2, #1
 800d572:	60fa      	str	r2, [r7, #12]
 800d574:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d578:	b2da      	uxtb	r2, r3
 800d57a:	68fb      	ldr	r3, [r7, #12]
 800d57c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	b2db      	uxtb	r3, r3
 800d582:	68fa      	ldr	r2, [r7, #12]
 800d584:	3a01      	subs	r2, #1
 800d586:	60fa      	str	r2, [r7, #12]
 800d588:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d58c:	b2da      	uxtb	r2, r3
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d592:	4b1f      	ldr	r3, [pc, #124]	@ (800d610 <_SendPacket+0x274>)
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800d598:	4b1c      	ldr	r3, [pc, #112]	@ (800d60c <_SendPacket+0x270>)
 800d59a:	68db      	ldr	r3, [r3, #12]
 800d59c:	69ba      	ldr	r2, [r7, #24]
 800d59e:	1ad3      	subs	r3, r2, r3
 800d5a0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800d5a2:	68bb      	ldr	r3, [r7, #8]
 800d5a4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d5a6:	697b      	ldr	r3, [r7, #20]
 800d5a8:	623b      	str	r3, [r7, #32]
 800d5aa:	e00b      	b.n	800d5c4 <_SendPacket+0x228>
 800d5ac:	6a3b      	ldr	r3, [r7, #32]
 800d5ae:	b2da      	uxtb	r2, r3
 800d5b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5b2:	1c59      	adds	r1, r3, #1
 800d5b4:	6279      	str	r1, [r7, #36]	@ 0x24
 800d5b6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d5ba:	b2d2      	uxtb	r2, r2
 800d5bc:	701a      	strb	r2, [r3, #0]
 800d5be:	6a3b      	ldr	r3, [r7, #32]
 800d5c0:	09db      	lsrs	r3, r3, #7
 800d5c2:	623b      	str	r3, [r7, #32]
 800d5c4:	6a3b      	ldr	r3, [r7, #32]
 800d5c6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d5c8:	d8f0      	bhi.n	800d5ac <_SendPacket+0x210>
 800d5ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5cc:	1c5a      	adds	r2, r3, #1
 800d5ce:	627a      	str	r2, [r7, #36]	@ 0x24
 800d5d0:	6a3a      	ldr	r2, [r7, #32]
 800d5d2:	b2d2      	uxtb	r2, r2
 800d5d4:	701a      	strb	r2, [r3, #0]
 800d5d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d5d8:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800d5da:	4b0c      	ldr	r3, [pc, #48]	@ (800d60c <_SendPacket+0x270>)
 800d5dc:	785b      	ldrb	r3, [r3, #1]
 800d5de:	4618      	mov	r0, r3
 800d5e0:	68ba      	ldr	r2, [r7, #8]
 800d5e2:	68fb      	ldr	r3, [r7, #12]
 800d5e4:	1ad3      	subs	r3, r2, r3
 800d5e6:	461a      	mov	r2, r3
 800d5e8:	68f9      	ldr	r1, [r7, #12]
 800d5ea:	f7f2 fe09 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d5ee:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800d5f0:	693b      	ldr	r3, [r7, #16]
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d003      	beq.n	800d5fe <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d5f6:	4a05      	ldr	r2, [pc, #20]	@ (800d60c <_SendPacket+0x270>)
 800d5f8:	69bb      	ldr	r3, [r7, #24]
 800d5fa:	60d3      	str	r3, [r2, #12]
 800d5fc:	e00f      	b.n	800d61e <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800d5fe:	4b03      	ldr	r3, [pc, #12]	@ (800d60c <_SendPacket+0x270>)
 800d600:	781b      	ldrb	r3, [r3, #0]
 800d602:	3301      	adds	r3, #1
 800d604:	b2da      	uxtb	r2, r3
 800d606:	4b01      	ldr	r3, [pc, #4]	@ (800d60c <_SendPacket+0x270>)
 800d608:	701a      	strb	r2, [r3, #0]
 800d60a:	e008      	b.n	800d61e <_SendPacket+0x282>
 800d60c:	200024d8 	.word	0x200024d8
 800d610:	e0001004 	.word	0xe0001004
    goto SendDone;
 800d614:	bf00      	nop
 800d616:	e002      	b.n	800d61e <_SendPacket+0x282>
      goto SendDone;
 800d618:	bf00      	nop
 800d61a:	e000      	b.n	800d61e <_SendPacket+0x282>
      goto SendDone;
 800d61c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800d61e:	4b14      	ldr	r3, [pc, #80]	@ (800d670 <_SendPacket+0x2d4>)
 800d620:	7e1b      	ldrb	r3, [r3, #24]
 800d622:	4619      	mov	r1, r3
 800d624:	4a13      	ldr	r2, [pc, #76]	@ (800d674 <_SendPacket+0x2d8>)
 800d626:	460b      	mov	r3, r1
 800d628:	005b      	lsls	r3, r3, #1
 800d62a:	440b      	add	r3, r1
 800d62c:	00db      	lsls	r3, r3, #3
 800d62e:	4413      	add	r3, r2
 800d630:	336c      	adds	r3, #108	@ 0x6c
 800d632:	681a      	ldr	r2, [r3, #0]
 800d634:	4b0e      	ldr	r3, [pc, #56]	@ (800d670 <_SendPacket+0x2d4>)
 800d636:	7e1b      	ldrb	r3, [r3, #24]
 800d638:	4618      	mov	r0, r3
 800d63a:	490e      	ldr	r1, [pc, #56]	@ (800d674 <_SendPacket+0x2d8>)
 800d63c:	4603      	mov	r3, r0
 800d63e:	005b      	lsls	r3, r3, #1
 800d640:	4403      	add	r3, r0
 800d642:	00db      	lsls	r3, r3, #3
 800d644:	440b      	add	r3, r1
 800d646:	3370      	adds	r3, #112	@ 0x70
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	429a      	cmp	r2, r3
 800d64c:	d00b      	beq.n	800d666 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800d64e:	4b08      	ldr	r3, [pc, #32]	@ (800d670 <_SendPacket+0x2d4>)
 800d650:	789b      	ldrb	r3, [r3, #2]
 800d652:	2b00      	cmp	r3, #0
 800d654:	d107      	bne.n	800d666 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800d656:	4b06      	ldr	r3, [pc, #24]	@ (800d670 <_SendPacket+0x2d4>)
 800d658:	2201      	movs	r2, #1
 800d65a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800d65c:	f7ff fdbe 	bl	800d1dc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800d660:	4b03      	ldr	r3, [pc, #12]	@ (800d670 <_SendPacket+0x2d4>)
 800d662:	2200      	movs	r2, #0
 800d664:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800d666:	bf00      	nop
 800d668:	3728      	adds	r7, #40	@ 0x28
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}
 800d66e:	bf00      	nop
 800d670:	200024d8 	.word	0x200024d8
 800d674:	20001818 	.word	0x20001818

0800d678 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 800d678:	b580      	push	{r7, lr}
 800d67a:	b0a2      	sub	sp, #136	@ 0x88
 800d67c:	af00      	add	r7, sp, #0
 800d67e:	60f8      	str	r0, [r7, #12]
 800d680:	60b9      	str	r1, [r7, #8]
 800d682:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 800d684:	68fb      	ldr	r3, [r7, #12]
 800d686:	67fb      	str	r3, [r7, #124]	@ 0x7c
  NumArguments = 0;
 800d688:	2300      	movs	r3, #0
 800d68a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  for (;;) {
    c = *p++;
 800d68e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d690:	1c5a      	adds	r2, r3, #1
 800d692:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (c == 0) {
 800d69a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d69e:	2b00      	cmp	r3, #0
 800d6a0:	d01d      	beq.n	800d6de <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 800d6a2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800d6a6:	2b25      	cmp	r3, #37	@ 0x25
 800d6a8:	d1f1      	bne.n	800d68e <_VPrintHost+0x16>
      c = *p;
 800d6aa:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d6ac:	781b      	ldrb	r3, [r3, #0]
 800d6ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	681b      	ldr	r3, [r3, #0]
 800d6b6:	1d19      	adds	r1, r3, #4
 800d6b8:	687a      	ldr	r2, [r7, #4]
 800d6ba:	6011      	str	r1, [r2, #0]
 800d6bc:	6819      	ldr	r1, [r3, #0]
 800d6be:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d6c2:	1c5a      	adds	r2, r3, #1
 800d6c4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d6c8:	460a      	mov	r2, r1
 800d6ca:	009b      	lsls	r3, r3, #2
 800d6cc:	3388      	adds	r3, #136	@ 0x88
 800d6ce:	443b      	add	r3, r7
 800d6d0:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800d6d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d6d8:	2b10      	cmp	r3, #16
 800d6da:	d002      	beq.n	800d6e2 <_VPrintHost+0x6a>
    c = *p++;
 800d6dc:	e7d7      	b.n	800d68e <_VPrintHost+0x16>
      break;
 800d6de:	bf00      	nop
 800d6e0:	e000      	b.n	800d6e4 <_VPrintHost+0x6c>
        break;
 800d6e2:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 800d6e4:	f3ef 8311 	mrs	r3, BASEPRI
 800d6e8:	f04f 0120 	mov.w	r1, #32
 800d6ec:	f381 8811 	msr	BASEPRI, r1
 800d6f0:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d6f2:	4840      	ldr	r0, [pc, #256]	@ (800d7f4 <_VPrintHost+0x17c>)
 800d6f4:	f7ff fd66 	bl	800d1c4 <_PreparePacket>
 800d6f8:	6578      	str	r0, [r7, #84]	@ 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800d6fa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d6fe:	68f9      	ldr	r1, [r7, #12]
 800d700:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800d702:	f7ff fd11 	bl	800d128 <_EncodeStr>
 800d706:	67b8      	str	r0, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, Options);
 800d708:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d70a:	677b      	str	r3, [r7, #116]	@ 0x74
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	673b      	str	r3, [r7, #112]	@ 0x70
 800d710:	e00b      	b.n	800d72a <_VPrintHost+0xb2>
 800d712:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d714:	b2da      	uxtb	r2, r3
 800d716:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d718:	1c59      	adds	r1, r3, #1
 800d71a:	6779      	str	r1, [r7, #116]	@ 0x74
 800d71c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d720:	b2d2      	uxtb	r2, r2
 800d722:	701a      	strb	r2, [r3, #0]
 800d724:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d726:	09db      	lsrs	r3, r3, #7
 800d728:	673b      	str	r3, [r7, #112]	@ 0x70
 800d72a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d72c:	2b7f      	cmp	r3, #127	@ 0x7f
 800d72e:	d8f0      	bhi.n	800d712 <_VPrintHost+0x9a>
 800d730:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d732:	1c5a      	adds	r2, r3, #1
 800d734:	677a      	str	r2, [r7, #116]	@ 0x74
 800d736:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d738:	b2d2      	uxtb	r2, r2
 800d73a:	701a      	strb	r2, [r3, #0]
 800d73c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d73e:	67bb      	str	r3, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, NumArguments);
 800d740:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d742:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d744:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d748:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d74a:	e00b      	b.n	800d764 <_VPrintHost+0xec>
 800d74c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d74e:	b2da      	uxtb	r2, r3
 800d750:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d752:	1c59      	adds	r1, r3, #1
 800d754:	66f9      	str	r1, [r7, #108]	@ 0x6c
 800d756:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d75a:	b2d2      	uxtb	r2, r2
 800d75c:	701a      	strb	r2, [r3, #0]
 800d75e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d760:	09db      	lsrs	r3, r3, #7
 800d762:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d764:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d766:	2b7f      	cmp	r3, #127	@ 0x7f
 800d768:	d8f0      	bhi.n	800d74c <_VPrintHost+0xd4>
 800d76a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d76c:	1c5a      	adds	r2, r3, #1
 800d76e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d770:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d772:	b2d2      	uxtb	r2, r2
 800d774:	701a      	strb	r2, [r3, #0]
 800d776:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d778:	67bb      	str	r3, [r7, #120]	@ 0x78
    pParas = aParas;
 800d77a:	f107 0314 	add.w	r3, r7, #20
 800d77e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800d782:	e022      	b.n	800d7ca <_VPrintHost+0x152>
      ENCODE_U32(pPayload, (*pParas));
 800d784:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d786:	667b      	str	r3, [r7, #100]	@ 0x64
 800d788:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d78c:	681b      	ldr	r3, [r3, #0]
 800d78e:	663b      	str	r3, [r7, #96]	@ 0x60
 800d790:	e00b      	b.n	800d7aa <_VPrintHost+0x132>
 800d792:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d794:	b2da      	uxtb	r2, r3
 800d796:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d798:	1c59      	adds	r1, r3, #1
 800d79a:	6679      	str	r1, [r7, #100]	@ 0x64
 800d79c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d7a0:	b2d2      	uxtb	r2, r2
 800d7a2:	701a      	strb	r2, [r3, #0]
 800d7a4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d7a6:	09db      	lsrs	r3, r3, #7
 800d7a8:	663b      	str	r3, [r7, #96]	@ 0x60
 800d7aa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d7ac:	2b7f      	cmp	r3, #127	@ 0x7f
 800d7ae:	d8f0      	bhi.n	800d792 <_VPrintHost+0x11a>
 800d7b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d7b2:	1c5a      	adds	r2, r3, #1
 800d7b4:	667a      	str	r2, [r7, #100]	@ 0x64
 800d7b6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d7b8:	b2d2      	uxtb	r2, r2
 800d7ba:	701a      	strb	r2, [r3, #0]
 800d7bc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d7be:	67bb      	str	r3, [r7, #120]	@ 0x78
      pParas++;
 800d7c0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d7c4:	3304      	adds	r3, #4
 800d7c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800d7ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d7ce:	1e5a      	subs	r2, r3, #1
 800d7d0:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800d7d4:	2b00      	cmp	r3, #0
 800d7d6:	d1d5      	bne.n	800d784 <_VPrintHost+0x10c>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800d7d8:	221a      	movs	r2, #26
 800d7da:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800d7dc:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800d7de:	f7ff fddd 	bl	800d39c <_SendPacket>
    RECORD_END();
 800d7e2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d7e4:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 800d7e8:	2300      	movs	r3, #0
}
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	3788      	adds	r7, #136	@ 0x88
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	bd80      	pop	{r7, pc}
 800d7f2:	bf00      	nop
 800d7f4:	20002508 	.word	0x20002508

0800d7f8 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b086      	sub	sp, #24
 800d7fc:	af02      	add	r7, sp, #8
 800d7fe:	60f8      	str	r0, [r7, #12]
 800d800:	60b9      	str	r1, [r7, #8]
 800d802:	607a      	str	r2, [r7, #4]
 800d804:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d806:	2300      	movs	r3, #0
 800d808:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d80c:	4917      	ldr	r1, [pc, #92]	@ (800d86c <SEGGER_SYSVIEW_Init+0x74>)
 800d80e:	4818      	ldr	r0, [pc, #96]	@ (800d870 <SEGGER_SYSVIEW_Init+0x78>)
 800d810:	f7ff fbba 	bl	800cf88 <SEGGER_RTT_AllocUpBuffer>
 800d814:	4603      	mov	r3, r0
 800d816:	b2da      	uxtb	r2, r3
 800d818:	4b16      	ldr	r3, [pc, #88]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d81a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800d81c:	4b15      	ldr	r3, [pc, #84]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d81e:	785a      	ldrb	r2, [r3, #1]
 800d820:	4b14      	ldr	r3, [pc, #80]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d822:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800d824:	4b13      	ldr	r3, [pc, #76]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d826:	7e1b      	ldrb	r3, [r3, #24]
 800d828:	4618      	mov	r0, r3
 800d82a:	2300      	movs	r3, #0
 800d82c:	9300      	str	r3, [sp, #0]
 800d82e:	2308      	movs	r3, #8
 800d830:	4a11      	ldr	r2, [pc, #68]	@ (800d878 <SEGGER_SYSVIEW_Init+0x80>)
 800d832:	490f      	ldr	r1, [pc, #60]	@ (800d870 <SEGGER_SYSVIEW_Init+0x78>)
 800d834:	f7ff fc2c 	bl	800d090 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800d838:	4b0e      	ldr	r3, [pc, #56]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d83a:	2200      	movs	r2, #0
 800d83c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d83e:	4b0f      	ldr	r3, [pc, #60]	@ (800d87c <SEGGER_SYSVIEW_Init+0x84>)
 800d840:	681b      	ldr	r3, [r3, #0]
 800d842:	4a0c      	ldr	r2, [pc, #48]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d844:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800d846:	4a0b      	ldr	r2, [pc, #44]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800d84c:	4a09      	ldr	r2, [pc, #36]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800d852:	4a08      	ldr	r2, [pc, #32]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d854:	68bb      	ldr	r3, [r7, #8]
 800d856:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800d858:	4a06      	ldr	r2, [pc, #24]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d85a:	683b      	ldr	r3, [r7, #0]
 800d85c:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800d85e:	4b05      	ldr	r3, [pc, #20]	@ (800d874 <SEGGER_SYSVIEW_Init+0x7c>)
 800d860:	2200      	movs	r2, #0
 800d862:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800d864:	bf00      	nop
 800d866:	3710      	adds	r7, #16
 800d868:	46bd      	mov	sp, r7
 800d86a:	bd80      	pop	{r7, pc}
 800d86c:	20001cd0 	.word	0x20001cd0
 800d870:	08014450 	.word	0x08014450
 800d874:	200024d8 	.word	0x200024d8
 800d878:	200024d0 	.word	0x200024d0
 800d87c:	e0001004 	.word	0xe0001004

0800d880 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800d880:	b480      	push	{r7}
 800d882:	b083      	sub	sp, #12
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800d888:	4a04      	ldr	r2, [pc, #16]	@ (800d89c <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	6113      	str	r3, [r2, #16]
}
 800d88e:	bf00      	nop
 800d890:	370c      	adds	r7, #12
 800d892:	46bd      	mov	sp, r7
 800d894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d898:	4770      	bx	lr
 800d89a:	bf00      	nop
 800d89c:	200024d8 	.word	0x200024d8

0800d8a0 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800d8a0:	b580      	push	{r7, lr}
 800d8a2:	b084      	sub	sp, #16
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800d8a8:	f3ef 8311 	mrs	r3, BASEPRI
 800d8ac:	f04f 0120 	mov.w	r1, #32
 800d8b0:	f381 8811 	msr	BASEPRI, r1
 800d8b4:	60fb      	str	r3, [r7, #12]
 800d8b6:	4808      	ldr	r0, [pc, #32]	@ (800d8d8 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800d8b8:	f7ff fc84 	bl	800d1c4 <_PreparePacket>
 800d8bc:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800d8be:	687a      	ldr	r2, [r7, #4]
 800d8c0:	68b9      	ldr	r1, [r7, #8]
 800d8c2:	68b8      	ldr	r0, [r7, #8]
 800d8c4:	f7ff fd6a 	bl	800d39c <_SendPacket>
  RECORD_END();
 800d8c8:	68fb      	ldr	r3, [r7, #12]
 800d8ca:	f383 8811 	msr	BASEPRI, r3
}
 800d8ce:	bf00      	nop
 800d8d0:	3710      	adds	r7, #16
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	bd80      	pop	{r7, pc}
 800d8d6:	bf00      	nop
 800d8d8:	20002508 	.word	0x20002508

0800d8dc <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800d8dc:	b580      	push	{r7, lr}
 800d8de:	b088      	sub	sp, #32
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	6078      	str	r0, [r7, #4]
 800d8e4:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800d8e6:	f3ef 8311 	mrs	r3, BASEPRI
 800d8ea:	f04f 0120 	mov.w	r1, #32
 800d8ee:	f381 8811 	msr	BASEPRI, r1
 800d8f2:	617b      	str	r3, [r7, #20]
 800d8f4:	4816      	ldr	r0, [pc, #88]	@ (800d950 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800d8f6:	f7ff fc65 	bl	800d1c4 <_PreparePacket>
 800d8fa:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800d8fc:	693b      	ldr	r3, [r7, #16]
 800d8fe:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800d900:	68fb      	ldr	r3, [r7, #12]
 800d902:	61fb      	str	r3, [r7, #28]
 800d904:	683b      	ldr	r3, [r7, #0]
 800d906:	61bb      	str	r3, [r7, #24]
 800d908:	e00b      	b.n	800d922 <SEGGER_SYSVIEW_RecordU32+0x46>
 800d90a:	69bb      	ldr	r3, [r7, #24]
 800d90c:	b2da      	uxtb	r2, r3
 800d90e:	69fb      	ldr	r3, [r7, #28]
 800d910:	1c59      	adds	r1, r3, #1
 800d912:	61f9      	str	r1, [r7, #28]
 800d914:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d918:	b2d2      	uxtb	r2, r2
 800d91a:	701a      	strb	r2, [r3, #0]
 800d91c:	69bb      	ldr	r3, [r7, #24]
 800d91e:	09db      	lsrs	r3, r3, #7
 800d920:	61bb      	str	r3, [r7, #24]
 800d922:	69bb      	ldr	r3, [r7, #24]
 800d924:	2b7f      	cmp	r3, #127	@ 0x7f
 800d926:	d8f0      	bhi.n	800d90a <SEGGER_SYSVIEW_RecordU32+0x2e>
 800d928:	69fb      	ldr	r3, [r7, #28]
 800d92a:	1c5a      	adds	r2, r3, #1
 800d92c:	61fa      	str	r2, [r7, #28]
 800d92e:	69ba      	ldr	r2, [r7, #24]
 800d930:	b2d2      	uxtb	r2, r2
 800d932:	701a      	strb	r2, [r3, #0]
 800d934:	69fb      	ldr	r3, [r7, #28]
 800d936:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d938:	687a      	ldr	r2, [r7, #4]
 800d93a:	68f9      	ldr	r1, [r7, #12]
 800d93c:	6938      	ldr	r0, [r7, #16]
 800d93e:	f7ff fd2d 	bl	800d39c <_SendPacket>
  RECORD_END();
 800d942:	697b      	ldr	r3, [r7, #20]
 800d944:	f383 8811 	msr	BASEPRI, r3
}
 800d948:	bf00      	nop
 800d94a:	3720      	adds	r7, #32
 800d94c:	46bd      	mov	sp, r7
 800d94e:	bd80      	pop	{r7, pc}
 800d950:	20002508 	.word	0x20002508

0800d954 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800d954:	b580      	push	{r7, lr}
 800d956:	b08c      	sub	sp, #48	@ 0x30
 800d958:	af00      	add	r7, sp, #0
 800d95a:	60f8      	str	r0, [r7, #12]
 800d95c:	60b9      	str	r1, [r7, #8]
 800d95e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800d960:	f3ef 8311 	mrs	r3, BASEPRI
 800d964:	f04f 0120 	mov.w	r1, #32
 800d968:	f381 8811 	msr	BASEPRI, r1
 800d96c:	61fb      	str	r3, [r7, #28]
 800d96e:	4825      	ldr	r0, [pc, #148]	@ (800da04 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800d970:	f7ff fc28 	bl	800d1c4 <_PreparePacket>
 800d974:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800d976:	69bb      	ldr	r3, [r7, #24]
 800d978:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800d97a:	697b      	ldr	r3, [r7, #20]
 800d97c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d97e:	68bb      	ldr	r3, [r7, #8]
 800d980:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d982:	e00b      	b.n	800d99c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800d984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d986:	b2da      	uxtb	r2, r3
 800d988:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d98a:	1c59      	adds	r1, r3, #1
 800d98c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d98e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d992:	b2d2      	uxtb	r2, r2
 800d994:	701a      	strb	r2, [r3, #0]
 800d996:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d998:	09db      	lsrs	r3, r3, #7
 800d99a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d99c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d99e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d9a0:	d8f0      	bhi.n	800d984 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800d9a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9a4:	1c5a      	adds	r2, r3, #1
 800d9a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d9a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d9aa:	b2d2      	uxtb	r2, r2
 800d9ac:	701a      	strb	r2, [r3, #0]
 800d9ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d9b0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800d9b2:	697b      	ldr	r3, [r7, #20]
 800d9b4:	627b      	str	r3, [r7, #36]	@ 0x24
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	623b      	str	r3, [r7, #32]
 800d9ba:	e00b      	b.n	800d9d4 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800d9bc:	6a3b      	ldr	r3, [r7, #32]
 800d9be:	b2da      	uxtb	r2, r3
 800d9c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9c2:	1c59      	adds	r1, r3, #1
 800d9c4:	6279      	str	r1, [r7, #36]	@ 0x24
 800d9c6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d9ca:	b2d2      	uxtb	r2, r2
 800d9cc:	701a      	strb	r2, [r3, #0]
 800d9ce:	6a3b      	ldr	r3, [r7, #32]
 800d9d0:	09db      	lsrs	r3, r3, #7
 800d9d2:	623b      	str	r3, [r7, #32]
 800d9d4:	6a3b      	ldr	r3, [r7, #32]
 800d9d6:	2b7f      	cmp	r3, #127	@ 0x7f
 800d9d8:	d8f0      	bhi.n	800d9bc <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800d9da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9dc:	1c5a      	adds	r2, r3, #1
 800d9de:	627a      	str	r2, [r7, #36]	@ 0x24
 800d9e0:	6a3a      	ldr	r2, [r7, #32]
 800d9e2:	b2d2      	uxtb	r2, r2
 800d9e4:	701a      	strb	r2, [r3, #0]
 800d9e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9e8:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800d9ea:	68fa      	ldr	r2, [r7, #12]
 800d9ec:	6979      	ldr	r1, [r7, #20]
 800d9ee:	69b8      	ldr	r0, [r7, #24]
 800d9f0:	f7ff fcd4 	bl	800d39c <_SendPacket>
  RECORD_END();
 800d9f4:	69fb      	ldr	r3, [r7, #28]
 800d9f6:	f383 8811 	msr	BASEPRI, r3
}
 800d9fa:	bf00      	nop
 800d9fc:	3730      	adds	r7, #48	@ 0x30
 800d9fe:	46bd      	mov	sp, r7
 800da00:	bd80      	pop	{r7, pc}
 800da02:	bf00      	nop
 800da04:	20002508 	.word	0x20002508

0800da08 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800da08:	b580      	push	{r7, lr}
 800da0a:	b08c      	sub	sp, #48	@ 0x30
 800da0c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800da0e:	4b58      	ldr	r3, [pc, #352]	@ (800db70 <SEGGER_SYSVIEW_Start+0x168>)
 800da10:	2201      	movs	r2, #1
 800da12:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800da14:	f3ef 8311 	mrs	r3, BASEPRI
 800da18:	f04f 0120 	mov.w	r1, #32
 800da1c:	f381 8811 	msr	BASEPRI, r1
 800da20:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800da22:	4b53      	ldr	r3, [pc, #332]	@ (800db70 <SEGGER_SYSVIEW_Start+0x168>)
 800da24:	785b      	ldrb	r3, [r3, #1]
 800da26:	220a      	movs	r2, #10
 800da28:	4952      	ldr	r1, [pc, #328]	@ (800db74 <SEGGER_SYSVIEW_Start+0x16c>)
 800da2a:	4618      	mov	r0, r3
 800da2c:	f7f2 fbe8 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800da30:	68fb      	ldr	r3, [r7, #12]
 800da32:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800da36:	200a      	movs	r0, #10
 800da38:	f7ff ff32 	bl	800d8a0 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800da3c:	f3ef 8311 	mrs	r3, BASEPRI
 800da40:	f04f 0120 	mov.w	r1, #32
 800da44:	f381 8811 	msr	BASEPRI, r1
 800da48:	60bb      	str	r3, [r7, #8]
 800da4a:	484b      	ldr	r0, [pc, #300]	@ (800db78 <SEGGER_SYSVIEW_Start+0x170>)
 800da4c:	f7ff fbba 	bl	800d1c4 <_PreparePacket>
 800da50:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800da56:	683b      	ldr	r3, [r7, #0]
 800da58:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800da5a:	4b45      	ldr	r3, [pc, #276]	@ (800db70 <SEGGER_SYSVIEW_Start+0x168>)
 800da5c:	685b      	ldr	r3, [r3, #4]
 800da5e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da60:	e00b      	b.n	800da7a <SEGGER_SYSVIEW_Start+0x72>
 800da62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da64:	b2da      	uxtb	r2, r3
 800da66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da68:	1c59      	adds	r1, r3, #1
 800da6a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800da6c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800da70:	b2d2      	uxtb	r2, r2
 800da72:	701a      	strb	r2, [r3, #0]
 800da74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da76:	09db      	lsrs	r3, r3, #7
 800da78:	62bb      	str	r3, [r7, #40]	@ 0x28
 800da7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800da7c:	2b7f      	cmp	r3, #127	@ 0x7f
 800da7e:	d8f0      	bhi.n	800da62 <SEGGER_SYSVIEW_Start+0x5a>
 800da80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da82:	1c5a      	adds	r2, r3, #1
 800da84:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800da86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da88:	b2d2      	uxtb	r2, r2
 800da8a:	701a      	strb	r2, [r3, #0]
 800da8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800da8e:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800da90:	683b      	ldr	r3, [r7, #0]
 800da92:	627b      	str	r3, [r7, #36]	@ 0x24
 800da94:	4b36      	ldr	r3, [pc, #216]	@ (800db70 <SEGGER_SYSVIEW_Start+0x168>)
 800da96:	689b      	ldr	r3, [r3, #8]
 800da98:	623b      	str	r3, [r7, #32]
 800da9a:	e00b      	b.n	800dab4 <SEGGER_SYSVIEW_Start+0xac>
 800da9c:	6a3b      	ldr	r3, [r7, #32]
 800da9e:	b2da      	uxtb	r2, r3
 800daa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800daa2:	1c59      	adds	r1, r3, #1
 800daa4:	6279      	str	r1, [r7, #36]	@ 0x24
 800daa6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800daaa:	b2d2      	uxtb	r2, r2
 800daac:	701a      	strb	r2, [r3, #0]
 800daae:	6a3b      	ldr	r3, [r7, #32]
 800dab0:	09db      	lsrs	r3, r3, #7
 800dab2:	623b      	str	r3, [r7, #32]
 800dab4:	6a3b      	ldr	r3, [r7, #32]
 800dab6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dab8:	d8f0      	bhi.n	800da9c <SEGGER_SYSVIEW_Start+0x94>
 800daba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dabc:	1c5a      	adds	r2, r3, #1
 800dabe:	627a      	str	r2, [r7, #36]	@ 0x24
 800dac0:	6a3a      	ldr	r2, [r7, #32]
 800dac2:	b2d2      	uxtb	r2, r2
 800dac4:	701a      	strb	r2, [r3, #0]
 800dac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dac8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800daca:	683b      	ldr	r3, [r7, #0]
 800dacc:	61fb      	str	r3, [r7, #28]
 800dace:	4b28      	ldr	r3, [pc, #160]	@ (800db70 <SEGGER_SYSVIEW_Start+0x168>)
 800dad0:	691b      	ldr	r3, [r3, #16]
 800dad2:	61bb      	str	r3, [r7, #24]
 800dad4:	e00b      	b.n	800daee <SEGGER_SYSVIEW_Start+0xe6>
 800dad6:	69bb      	ldr	r3, [r7, #24]
 800dad8:	b2da      	uxtb	r2, r3
 800dada:	69fb      	ldr	r3, [r7, #28]
 800dadc:	1c59      	adds	r1, r3, #1
 800dade:	61f9      	str	r1, [r7, #28]
 800dae0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dae4:	b2d2      	uxtb	r2, r2
 800dae6:	701a      	strb	r2, [r3, #0]
 800dae8:	69bb      	ldr	r3, [r7, #24]
 800daea:	09db      	lsrs	r3, r3, #7
 800daec:	61bb      	str	r3, [r7, #24]
 800daee:	69bb      	ldr	r3, [r7, #24]
 800daf0:	2b7f      	cmp	r3, #127	@ 0x7f
 800daf2:	d8f0      	bhi.n	800dad6 <SEGGER_SYSVIEW_Start+0xce>
 800daf4:	69fb      	ldr	r3, [r7, #28]
 800daf6:	1c5a      	adds	r2, r3, #1
 800daf8:	61fa      	str	r2, [r7, #28]
 800dafa:	69ba      	ldr	r2, [r7, #24]
 800dafc:	b2d2      	uxtb	r2, r2
 800dafe:	701a      	strb	r2, [r3, #0]
 800db00:	69fb      	ldr	r3, [r7, #28]
 800db02:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800db04:	683b      	ldr	r3, [r7, #0]
 800db06:	617b      	str	r3, [r7, #20]
 800db08:	2300      	movs	r3, #0
 800db0a:	613b      	str	r3, [r7, #16]
 800db0c:	e00b      	b.n	800db26 <SEGGER_SYSVIEW_Start+0x11e>
 800db0e:	693b      	ldr	r3, [r7, #16]
 800db10:	b2da      	uxtb	r2, r3
 800db12:	697b      	ldr	r3, [r7, #20]
 800db14:	1c59      	adds	r1, r3, #1
 800db16:	6179      	str	r1, [r7, #20]
 800db18:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800db1c:	b2d2      	uxtb	r2, r2
 800db1e:	701a      	strb	r2, [r3, #0]
 800db20:	693b      	ldr	r3, [r7, #16]
 800db22:	09db      	lsrs	r3, r3, #7
 800db24:	613b      	str	r3, [r7, #16]
 800db26:	693b      	ldr	r3, [r7, #16]
 800db28:	2b7f      	cmp	r3, #127	@ 0x7f
 800db2a:	d8f0      	bhi.n	800db0e <SEGGER_SYSVIEW_Start+0x106>
 800db2c:	697b      	ldr	r3, [r7, #20]
 800db2e:	1c5a      	adds	r2, r3, #1
 800db30:	617a      	str	r2, [r7, #20]
 800db32:	693a      	ldr	r2, [r7, #16]
 800db34:	b2d2      	uxtb	r2, r2
 800db36:	701a      	strb	r2, [r3, #0]
 800db38:	697b      	ldr	r3, [r7, #20]
 800db3a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800db3c:	2218      	movs	r2, #24
 800db3e:	6839      	ldr	r1, [r7, #0]
 800db40:	6878      	ldr	r0, [r7, #4]
 800db42:	f7ff fc2b 	bl	800d39c <_SendPacket>
      RECORD_END();
 800db46:	68bb      	ldr	r3, [r7, #8]
 800db48:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800db4c:	4b08      	ldr	r3, [pc, #32]	@ (800db70 <SEGGER_SYSVIEW_Start+0x168>)
 800db4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db50:	2b00      	cmp	r3, #0
 800db52:	d002      	beq.n	800db5a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800db54:	4b06      	ldr	r3, [pc, #24]	@ (800db70 <SEGGER_SYSVIEW_Start+0x168>)
 800db56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db58:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800db5a:	f000 f9eb 	bl	800df34 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800db5e:	f000 f9b1 	bl	800dec4 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800db62:	f000 fc11 	bl	800e388 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800db66:	bf00      	nop
 800db68:	3730      	adds	r7, #48	@ 0x30
 800db6a:	46bd      	mov	sp, r7
 800db6c:	bd80      	pop	{r7, pc}
 800db6e:	bf00      	nop
 800db70:	200024d8 	.word	0x200024d8
 800db74:	08014c48 	.word	0x08014c48
 800db78:	20002508 	.word	0x20002508

0800db7c <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b082      	sub	sp, #8
 800db80:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800db82:	f3ef 8311 	mrs	r3, BASEPRI
 800db86:	f04f 0120 	mov.w	r1, #32
 800db8a:	f381 8811 	msr	BASEPRI, r1
 800db8e:	607b      	str	r3, [r7, #4]
 800db90:	480b      	ldr	r0, [pc, #44]	@ (800dbc0 <SEGGER_SYSVIEW_Stop+0x44>)
 800db92:	f7ff fb17 	bl	800d1c4 <_PreparePacket>
 800db96:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800db98:	4b0a      	ldr	r3, [pc, #40]	@ (800dbc4 <SEGGER_SYSVIEW_Stop+0x48>)
 800db9a:	781b      	ldrb	r3, [r3, #0]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d007      	beq.n	800dbb0 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800dba0:	220b      	movs	r2, #11
 800dba2:	6839      	ldr	r1, [r7, #0]
 800dba4:	6838      	ldr	r0, [r7, #0]
 800dba6:	f7ff fbf9 	bl	800d39c <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800dbaa:	4b06      	ldr	r3, [pc, #24]	@ (800dbc4 <SEGGER_SYSVIEW_Stop+0x48>)
 800dbac:	2200      	movs	r2, #0
 800dbae:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f383 8811 	msr	BASEPRI, r3
}
 800dbb6:	bf00      	nop
 800dbb8:	3708      	adds	r7, #8
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	bd80      	pop	{r7, pc}
 800dbbe:	bf00      	nop
 800dbc0:	20002508 	.word	0x20002508
 800dbc4:	200024d8 	.word	0x200024d8

0800dbc8 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800dbc8:	b580      	push	{r7, lr}
 800dbca:	b08c      	sub	sp, #48	@ 0x30
 800dbcc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800dbce:	f3ef 8311 	mrs	r3, BASEPRI
 800dbd2:	f04f 0120 	mov.w	r1, #32
 800dbd6:	f381 8811 	msr	BASEPRI, r1
 800dbda:	60fb      	str	r3, [r7, #12]
 800dbdc:	4845      	ldr	r0, [pc, #276]	@ (800dcf4 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800dbde:	f7ff faf1 	bl	800d1c4 <_PreparePacket>
 800dbe2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800dbe4:	68bb      	ldr	r3, [r7, #8]
 800dbe6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800dbec:	4b42      	ldr	r3, [pc, #264]	@ (800dcf8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dbee:	685b      	ldr	r3, [r3, #4]
 800dbf0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dbf2:	e00b      	b.n	800dc0c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800dbf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dbf6:	b2da      	uxtb	r2, r3
 800dbf8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dbfa:	1c59      	adds	r1, r3, #1
 800dbfc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800dbfe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc02:	b2d2      	uxtb	r2, r2
 800dc04:	701a      	strb	r2, [r3, #0]
 800dc06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc08:	09db      	lsrs	r3, r3, #7
 800dc0a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dc0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc0e:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc10:	d8f0      	bhi.n	800dbf4 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800dc12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc14:	1c5a      	adds	r2, r3, #1
 800dc16:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dc18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc1a:	b2d2      	uxtb	r2, r2
 800dc1c:	701a      	strb	r2, [r3, #0]
 800dc1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc20:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	627b      	str	r3, [r7, #36]	@ 0x24
 800dc26:	4b34      	ldr	r3, [pc, #208]	@ (800dcf8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dc28:	689b      	ldr	r3, [r3, #8]
 800dc2a:	623b      	str	r3, [r7, #32]
 800dc2c:	e00b      	b.n	800dc46 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800dc2e:	6a3b      	ldr	r3, [r7, #32]
 800dc30:	b2da      	uxtb	r2, r3
 800dc32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc34:	1c59      	adds	r1, r3, #1
 800dc36:	6279      	str	r1, [r7, #36]	@ 0x24
 800dc38:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc3c:	b2d2      	uxtb	r2, r2
 800dc3e:	701a      	strb	r2, [r3, #0]
 800dc40:	6a3b      	ldr	r3, [r7, #32]
 800dc42:	09db      	lsrs	r3, r3, #7
 800dc44:	623b      	str	r3, [r7, #32]
 800dc46:	6a3b      	ldr	r3, [r7, #32]
 800dc48:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc4a:	d8f0      	bhi.n	800dc2e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800dc4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc4e:	1c5a      	adds	r2, r3, #1
 800dc50:	627a      	str	r2, [r7, #36]	@ 0x24
 800dc52:	6a3a      	ldr	r2, [r7, #32]
 800dc54:	b2d2      	uxtb	r2, r2
 800dc56:	701a      	strb	r2, [r3, #0]
 800dc58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc5a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	61fb      	str	r3, [r7, #28]
 800dc60:	4b25      	ldr	r3, [pc, #148]	@ (800dcf8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dc62:	691b      	ldr	r3, [r3, #16]
 800dc64:	61bb      	str	r3, [r7, #24]
 800dc66:	e00b      	b.n	800dc80 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800dc68:	69bb      	ldr	r3, [r7, #24]
 800dc6a:	b2da      	uxtb	r2, r3
 800dc6c:	69fb      	ldr	r3, [r7, #28]
 800dc6e:	1c59      	adds	r1, r3, #1
 800dc70:	61f9      	str	r1, [r7, #28]
 800dc72:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc76:	b2d2      	uxtb	r2, r2
 800dc78:	701a      	strb	r2, [r3, #0]
 800dc7a:	69bb      	ldr	r3, [r7, #24]
 800dc7c:	09db      	lsrs	r3, r3, #7
 800dc7e:	61bb      	str	r3, [r7, #24]
 800dc80:	69bb      	ldr	r3, [r7, #24]
 800dc82:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc84:	d8f0      	bhi.n	800dc68 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800dc86:	69fb      	ldr	r3, [r7, #28]
 800dc88:	1c5a      	adds	r2, r3, #1
 800dc8a:	61fa      	str	r2, [r7, #28]
 800dc8c:	69ba      	ldr	r2, [r7, #24]
 800dc8e:	b2d2      	uxtb	r2, r2
 800dc90:	701a      	strb	r2, [r3, #0]
 800dc92:	69fb      	ldr	r3, [r7, #28]
 800dc94:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800dc96:	687b      	ldr	r3, [r7, #4]
 800dc98:	617b      	str	r3, [r7, #20]
 800dc9a:	2300      	movs	r3, #0
 800dc9c:	613b      	str	r3, [r7, #16]
 800dc9e:	e00b      	b.n	800dcb8 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800dca0:	693b      	ldr	r3, [r7, #16]
 800dca2:	b2da      	uxtb	r2, r3
 800dca4:	697b      	ldr	r3, [r7, #20]
 800dca6:	1c59      	adds	r1, r3, #1
 800dca8:	6179      	str	r1, [r7, #20]
 800dcaa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dcae:	b2d2      	uxtb	r2, r2
 800dcb0:	701a      	strb	r2, [r3, #0]
 800dcb2:	693b      	ldr	r3, [r7, #16]
 800dcb4:	09db      	lsrs	r3, r3, #7
 800dcb6:	613b      	str	r3, [r7, #16]
 800dcb8:	693b      	ldr	r3, [r7, #16]
 800dcba:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcbc:	d8f0      	bhi.n	800dca0 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800dcbe:	697b      	ldr	r3, [r7, #20]
 800dcc0:	1c5a      	adds	r2, r3, #1
 800dcc2:	617a      	str	r2, [r7, #20]
 800dcc4:	693a      	ldr	r2, [r7, #16]
 800dcc6:	b2d2      	uxtb	r2, r2
 800dcc8:	701a      	strb	r2, [r3, #0]
 800dcca:	697b      	ldr	r3, [r7, #20]
 800dccc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800dcce:	2218      	movs	r2, #24
 800dcd0:	6879      	ldr	r1, [r7, #4]
 800dcd2:	68b8      	ldr	r0, [r7, #8]
 800dcd4:	f7ff fb62 	bl	800d39c <_SendPacket>
  RECORD_END();
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800dcde:	4b06      	ldr	r3, [pc, #24]	@ (800dcf8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d002      	beq.n	800dcec <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800dce6:	4b04      	ldr	r3, [pc, #16]	@ (800dcf8 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800dce8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dcea:	4798      	blx	r3
  }
}
 800dcec:	bf00      	nop
 800dcee:	3730      	adds	r7, #48	@ 0x30
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	bd80      	pop	{r7, pc}
 800dcf4:	20002508 	.word	0x20002508
 800dcf8:	200024d8 	.word	0x200024d8

0800dcfc <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b092      	sub	sp, #72	@ 0x48
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800dd04:	f3ef 8311 	mrs	r3, BASEPRI
 800dd08:	f04f 0120 	mov.w	r1, #32
 800dd0c:	f381 8811 	msr	BASEPRI, r1
 800dd10:	617b      	str	r3, [r7, #20]
 800dd12:	486a      	ldr	r0, [pc, #424]	@ (800debc <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800dd14:	f7ff fa56 	bl	800d1c4 <_PreparePacket>
 800dd18:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800dd1a:	693b      	ldr	r3, [r7, #16]
 800dd1c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800dd1e:	68fb      	ldr	r3, [r7, #12]
 800dd20:	647b      	str	r3, [r7, #68]	@ 0x44
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681a      	ldr	r2, [r3, #0]
 800dd26:	4b66      	ldr	r3, [pc, #408]	@ (800dec0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800dd28:	691b      	ldr	r3, [r3, #16]
 800dd2a:	1ad3      	subs	r3, r2, r3
 800dd2c:	643b      	str	r3, [r7, #64]	@ 0x40
 800dd2e:	e00b      	b.n	800dd48 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800dd30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd32:	b2da      	uxtb	r2, r3
 800dd34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd36:	1c59      	adds	r1, r3, #1
 800dd38:	6479      	str	r1, [r7, #68]	@ 0x44
 800dd3a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd3e:	b2d2      	uxtb	r2, r2
 800dd40:	701a      	strb	r2, [r3, #0]
 800dd42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd44:	09db      	lsrs	r3, r3, #7
 800dd46:	643b      	str	r3, [r7, #64]	@ 0x40
 800dd48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800dd4a:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd4c:	d8f0      	bhi.n	800dd30 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800dd4e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd50:	1c5a      	adds	r2, r3, #1
 800dd52:	647a      	str	r2, [r7, #68]	@ 0x44
 800dd54:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dd56:	b2d2      	uxtb	r2, r2
 800dd58:	701a      	strb	r2, [r3, #0]
 800dd5a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dd5c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800dd5e:	68fb      	ldr	r3, [r7, #12]
 800dd60:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	689b      	ldr	r3, [r3, #8]
 800dd66:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dd68:	e00b      	b.n	800dd82 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800dd6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd6c:	b2da      	uxtb	r2, r3
 800dd6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd70:	1c59      	adds	r1, r3, #1
 800dd72:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800dd74:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dd78:	b2d2      	uxtb	r2, r2
 800dd7a:	701a      	strb	r2, [r3, #0]
 800dd7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd7e:	09db      	lsrs	r3, r3, #7
 800dd80:	63bb      	str	r3, [r7, #56]	@ 0x38
 800dd82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dd84:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd86:	d8f0      	bhi.n	800dd6a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800dd88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd8a:	1c5a      	adds	r2, r3, #1
 800dd8c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800dd8e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800dd90:	b2d2      	uxtb	r2, r2
 800dd92:	701a      	strb	r2, [r3, #0]
 800dd94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dd96:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	685b      	ldr	r3, [r3, #4]
 800dd9c:	2220      	movs	r2, #32
 800dd9e:	4619      	mov	r1, r3
 800dda0:	68f8      	ldr	r0, [r7, #12]
 800dda2:	f7ff f9c1 	bl	800d128 <_EncodeStr>
 800dda6:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800dda8:	2209      	movs	r2, #9
 800ddaa:	68f9      	ldr	r1, [r7, #12]
 800ddac:	6938      	ldr	r0, [r7, #16]
 800ddae:	f7ff faf5 	bl	800d39c <_SendPacket>
  //
  pPayload = pPayloadStart;
 800ddb2:	693b      	ldr	r3, [r7, #16]
 800ddb4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800ddb6:	68fb      	ldr	r3, [r7, #12]
 800ddb8:	637b      	str	r3, [r7, #52]	@ 0x34
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681a      	ldr	r2, [r3, #0]
 800ddbe:	4b40      	ldr	r3, [pc, #256]	@ (800dec0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800ddc0:	691b      	ldr	r3, [r3, #16]
 800ddc2:	1ad3      	subs	r3, r2, r3
 800ddc4:	633b      	str	r3, [r7, #48]	@ 0x30
 800ddc6:	e00b      	b.n	800dde0 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800ddc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ddca:	b2da      	uxtb	r2, r3
 800ddcc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddce:	1c59      	adds	r1, r3, #1
 800ddd0:	6379      	str	r1, [r7, #52]	@ 0x34
 800ddd2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ddd6:	b2d2      	uxtb	r2, r2
 800ddd8:	701a      	strb	r2, [r3, #0]
 800ddda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dddc:	09db      	lsrs	r3, r3, #7
 800ddde:	633b      	str	r3, [r7, #48]	@ 0x30
 800dde0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dde2:	2b7f      	cmp	r3, #127	@ 0x7f
 800dde4:	d8f0      	bhi.n	800ddc8 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800dde6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dde8:	1c5a      	adds	r2, r3, #1
 800ddea:	637a      	str	r2, [r7, #52]	@ 0x34
 800ddec:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ddee:	b2d2      	uxtb	r2, r2
 800ddf0:	701a      	strb	r2, [r3, #0]
 800ddf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ddf4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800ddf6:	68fb      	ldr	r3, [r7, #12]
 800ddf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	68db      	ldr	r3, [r3, #12]
 800ddfe:	62bb      	str	r3, [r7, #40]	@ 0x28
 800de00:	e00b      	b.n	800de1a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800de02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de04:	b2da      	uxtb	r2, r3
 800de06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de08:	1c59      	adds	r1, r3, #1
 800de0a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800de0c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de10:	b2d2      	uxtb	r2, r2
 800de12:	701a      	strb	r2, [r3, #0]
 800de14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de16:	09db      	lsrs	r3, r3, #7
 800de18:	62bb      	str	r3, [r7, #40]	@ 0x28
 800de1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800de1c:	2b7f      	cmp	r3, #127	@ 0x7f
 800de1e:	d8f0      	bhi.n	800de02 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800de20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de22:	1c5a      	adds	r2, r3, #1
 800de24:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800de26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800de28:	b2d2      	uxtb	r2, r2
 800de2a:	701a      	strb	r2, [r3, #0]
 800de2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800de2e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	627b      	str	r3, [r7, #36]	@ 0x24
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	691b      	ldr	r3, [r3, #16]
 800de38:	623b      	str	r3, [r7, #32]
 800de3a:	e00b      	b.n	800de54 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800de3c:	6a3b      	ldr	r3, [r7, #32]
 800de3e:	b2da      	uxtb	r2, r3
 800de40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de42:	1c59      	adds	r1, r3, #1
 800de44:	6279      	str	r1, [r7, #36]	@ 0x24
 800de46:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de4a:	b2d2      	uxtb	r2, r2
 800de4c:	701a      	strb	r2, [r3, #0]
 800de4e:	6a3b      	ldr	r3, [r7, #32]
 800de50:	09db      	lsrs	r3, r3, #7
 800de52:	623b      	str	r3, [r7, #32]
 800de54:	6a3b      	ldr	r3, [r7, #32]
 800de56:	2b7f      	cmp	r3, #127	@ 0x7f
 800de58:	d8f0      	bhi.n	800de3c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800de5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de5c:	1c5a      	adds	r2, r3, #1
 800de5e:	627a      	str	r2, [r7, #36]	@ 0x24
 800de60:	6a3a      	ldr	r2, [r7, #32]
 800de62:	b2d2      	uxtb	r2, r2
 800de64:	701a      	strb	r2, [r3, #0]
 800de66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de68:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800de6a:	68fb      	ldr	r3, [r7, #12]
 800de6c:	61fb      	str	r3, [r7, #28]
 800de6e:	687b      	ldr	r3, [r7, #4]
 800de70:	695b      	ldr	r3, [r3, #20]
 800de72:	61bb      	str	r3, [r7, #24]
 800de74:	e00b      	b.n	800de8e <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800de76:	69bb      	ldr	r3, [r7, #24]
 800de78:	b2da      	uxtb	r2, r3
 800de7a:	69fb      	ldr	r3, [r7, #28]
 800de7c:	1c59      	adds	r1, r3, #1
 800de7e:	61f9      	str	r1, [r7, #28]
 800de80:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de84:	b2d2      	uxtb	r2, r2
 800de86:	701a      	strb	r2, [r3, #0]
 800de88:	69bb      	ldr	r3, [r7, #24]
 800de8a:	09db      	lsrs	r3, r3, #7
 800de8c:	61bb      	str	r3, [r7, #24]
 800de8e:	69bb      	ldr	r3, [r7, #24]
 800de90:	2b7f      	cmp	r3, #127	@ 0x7f
 800de92:	d8f0      	bhi.n	800de76 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800de94:	69fb      	ldr	r3, [r7, #28]
 800de96:	1c5a      	adds	r2, r3, #1
 800de98:	61fa      	str	r2, [r7, #28]
 800de9a:	69ba      	ldr	r2, [r7, #24]
 800de9c:	b2d2      	uxtb	r2, r2
 800de9e:	701a      	strb	r2, [r3, #0]
 800dea0:	69fb      	ldr	r3, [r7, #28]
 800dea2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800dea4:	2215      	movs	r2, #21
 800dea6:	68f9      	ldr	r1, [r7, #12]
 800dea8:	6938      	ldr	r0, [r7, #16]
 800deaa:	f7ff fa77 	bl	800d39c <_SendPacket>
  RECORD_END();
 800deae:	697b      	ldr	r3, [r7, #20]
 800deb0:	f383 8811 	msr	BASEPRI, r3
}
 800deb4:	bf00      	nop
 800deb6:	3748      	adds	r7, #72	@ 0x48
 800deb8:	46bd      	mov	sp, r7
 800deba:	bd80      	pop	{r7, pc}
 800debc:	20002508 	.word	0x20002508
 800dec0:	200024d8 	.word	0x200024d8

0800dec4 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800dec4:	b580      	push	{r7, lr}
 800dec6:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800dec8:	4b07      	ldr	r3, [pc, #28]	@ (800dee8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800deca:	6a1b      	ldr	r3, [r3, #32]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d008      	beq.n	800dee2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800ded0:	4b05      	ldr	r3, [pc, #20]	@ (800dee8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800ded2:	6a1b      	ldr	r3, [r3, #32]
 800ded4:	685b      	ldr	r3, [r3, #4]
 800ded6:	2b00      	cmp	r3, #0
 800ded8:	d003      	beq.n	800dee2 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800deda:	4b03      	ldr	r3, [pc, #12]	@ (800dee8 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800dedc:	6a1b      	ldr	r3, [r3, #32]
 800dede:	685b      	ldr	r3, [r3, #4]
 800dee0:	4798      	blx	r3
  }
}
 800dee2:	bf00      	nop
 800dee4:	bd80      	pop	{r7, pc}
 800dee6:	bf00      	nop
 800dee8:	200024d8 	.word	0x200024d8

0800deec <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800deec:	b580      	push	{r7, lr}
 800deee:	b086      	sub	sp, #24
 800def0:	af00      	add	r7, sp, #0
 800def2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800def4:	f3ef 8311 	mrs	r3, BASEPRI
 800def8:	f04f 0120 	mov.w	r1, #32
 800defc:	f381 8811 	msr	BASEPRI, r1
 800df00:	617b      	str	r3, [r7, #20]
 800df02:	480b      	ldr	r0, [pc, #44]	@ (800df30 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800df04:	f7ff f95e 	bl	800d1c4 <_PreparePacket>
 800df08:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800df0a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800df0e:	6879      	ldr	r1, [r7, #4]
 800df10:	6938      	ldr	r0, [r7, #16]
 800df12:	f7ff f909 	bl	800d128 <_EncodeStr>
 800df16:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800df18:	220e      	movs	r2, #14
 800df1a:	68f9      	ldr	r1, [r7, #12]
 800df1c:	6938      	ldr	r0, [r7, #16]
 800df1e:	f7ff fa3d 	bl	800d39c <_SendPacket>
  RECORD_END();
 800df22:	697b      	ldr	r3, [r7, #20]
 800df24:	f383 8811 	msr	BASEPRI, r3
}
 800df28:	bf00      	nop
 800df2a:	3718      	adds	r7, #24
 800df2c:	46bd      	mov	sp, r7
 800df2e:	bd80      	pop	{r7, pc}
 800df30:	20002508 	.word	0x20002508

0800df34 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800df34:	b590      	push	{r4, r7, lr}
 800df36:	b083      	sub	sp, #12
 800df38:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800df3a:	4b15      	ldr	r3, [pc, #84]	@ (800df90 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800df3c:	6a1b      	ldr	r3, [r3, #32]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d01a      	beq.n	800df78 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800df42:	4b13      	ldr	r3, [pc, #76]	@ (800df90 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800df44:	6a1b      	ldr	r3, [r3, #32]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	2b00      	cmp	r3, #0
 800df4a:	d015      	beq.n	800df78 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800df4c:	4b10      	ldr	r3, [pc, #64]	@ (800df90 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800df4e:	6a1b      	ldr	r3, [r3, #32]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	4798      	blx	r3
 800df54:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800df58:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800df5a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800df5e:	f04f 0200 	mov.w	r2, #0
 800df62:	f04f 0300 	mov.w	r3, #0
 800df66:	000a      	movs	r2, r1
 800df68:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800df6a:	4613      	mov	r3, r2
 800df6c:	461a      	mov	r2, r3
 800df6e:	4621      	mov	r1, r4
 800df70:	200d      	movs	r0, #13
 800df72:	f7ff fcef 	bl	800d954 <SEGGER_SYSVIEW_RecordU32x2>
 800df76:	e006      	b.n	800df86 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800df78:	4b06      	ldr	r3, [pc, #24]	@ (800df94 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	4619      	mov	r1, r3
 800df7e:	200c      	movs	r0, #12
 800df80:	f7ff fcac 	bl	800d8dc <SEGGER_SYSVIEW_RecordU32>
  }
}
 800df84:	bf00      	nop
 800df86:	bf00      	nop
 800df88:	370c      	adds	r7, #12
 800df8a:	46bd      	mov	sp, r7
 800df8c:	bd90      	pop	{r4, r7, pc}
 800df8e:	bf00      	nop
 800df90:	200024d8 	.word	0x200024d8
 800df94:	e0001004 	.word	0xe0001004

0800df98 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800df98:	b580      	push	{r7, lr}
 800df9a:	b086      	sub	sp, #24
 800df9c:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800df9e:	f3ef 8311 	mrs	r3, BASEPRI
 800dfa2:	f04f 0120 	mov.w	r1, #32
 800dfa6:	f381 8811 	msr	BASEPRI, r1
 800dfaa:	60fb      	str	r3, [r7, #12]
 800dfac:	4819      	ldr	r0, [pc, #100]	@ (800e014 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800dfae:	f7ff f909 	bl	800d1c4 <_PreparePacket>
 800dfb2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800dfb4:	68bb      	ldr	r3, [r7, #8]
 800dfb6:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800dfb8:	4b17      	ldr	r3, [pc, #92]	@ (800e018 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800dfba:	681b      	ldr	r3, [r3, #0]
 800dfbc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800dfc0:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800dfc2:	687b      	ldr	r3, [r7, #4]
 800dfc4:	617b      	str	r3, [r7, #20]
 800dfc6:	683b      	ldr	r3, [r7, #0]
 800dfc8:	613b      	str	r3, [r7, #16]
 800dfca:	e00b      	b.n	800dfe4 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800dfcc:	693b      	ldr	r3, [r7, #16]
 800dfce:	b2da      	uxtb	r2, r3
 800dfd0:	697b      	ldr	r3, [r7, #20]
 800dfd2:	1c59      	adds	r1, r3, #1
 800dfd4:	6179      	str	r1, [r7, #20]
 800dfd6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dfda:	b2d2      	uxtb	r2, r2
 800dfdc:	701a      	strb	r2, [r3, #0]
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	09db      	lsrs	r3, r3, #7
 800dfe2:	613b      	str	r3, [r7, #16]
 800dfe4:	693b      	ldr	r3, [r7, #16]
 800dfe6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dfe8:	d8f0      	bhi.n	800dfcc <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800dfea:	697b      	ldr	r3, [r7, #20]
 800dfec:	1c5a      	adds	r2, r3, #1
 800dfee:	617a      	str	r2, [r7, #20]
 800dff0:	693a      	ldr	r2, [r7, #16]
 800dff2:	b2d2      	uxtb	r2, r2
 800dff4:	701a      	strb	r2, [r3, #0]
 800dff6:	697b      	ldr	r3, [r7, #20]
 800dff8:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800dffa:	2202      	movs	r2, #2
 800dffc:	6879      	ldr	r1, [r7, #4]
 800dffe:	68b8      	ldr	r0, [r7, #8]
 800e000:	f7ff f9cc 	bl	800d39c <_SendPacket>
  RECORD_END();
 800e004:	68fb      	ldr	r3, [r7, #12]
 800e006:	f383 8811 	msr	BASEPRI, r3
}
 800e00a:	bf00      	nop
 800e00c:	3718      	adds	r7, #24
 800e00e:	46bd      	mov	sp, r7
 800e010:	bd80      	pop	{r7, pc}
 800e012:	bf00      	nop
 800e014:	20002508 	.word	0x20002508
 800e018:	e000ed04 	.word	0xe000ed04

0800e01c <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800e01c:	b580      	push	{r7, lr}
 800e01e:	b082      	sub	sp, #8
 800e020:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e022:	f3ef 8311 	mrs	r3, BASEPRI
 800e026:	f04f 0120 	mov.w	r1, #32
 800e02a:	f381 8811 	msr	BASEPRI, r1
 800e02e:	607b      	str	r3, [r7, #4]
 800e030:	4807      	ldr	r0, [pc, #28]	@ (800e050 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800e032:	f7ff f8c7 	bl	800d1c4 <_PreparePacket>
 800e036:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800e038:	2203      	movs	r2, #3
 800e03a:	6839      	ldr	r1, [r7, #0]
 800e03c:	6838      	ldr	r0, [r7, #0]
 800e03e:	f7ff f9ad 	bl	800d39c <_SendPacket>
  RECORD_END();
 800e042:	687b      	ldr	r3, [r7, #4]
 800e044:	f383 8811 	msr	BASEPRI, r3
}
 800e048:	bf00      	nop
 800e04a:	3708      	adds	r7, #8
 800e04c:	46bd      	mov	sp, r7
 800e04e:	bd80      	pop	{r7, pc}
 800e050:	20002508 	.word	0x20002508

0800e054 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800e054:	b580      	push	{r7, lr}
 800e056:	b082      	sub	sp, #8
 800e058:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e05a:	f3ef 8311 	mrs	r3, BASEPRI
 800e05e:	f04f 0120 	mov.w	r1, #32
 800e062:	f381 8811 	msr	BASEPRI, r1
 800e066:	607b      	str	r3, [r7, #4]
 800e068:	4807      	ldr	r0, [pc, #28]	@ (800e088 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800e06a:	f7ff f8ab 	bl	800d1c4 <_PreparePacket>
 800e06e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800e070:	2211      	movs	r2, #17
 800e072:	6839      	ldr	r1, [r7, #0]
 800e074:	6838      	ldr	r0, [r7, #0]
 800e076:	f7ff f991 	bl	800d39c <_SendPacket>
  RECORD_END();
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	f383 8811 	msr	BASEPRI, r3
}
 800e080:	bf00      	nop
 800e082:	3708      	adds	r7, #8
 800e084:	46bd      	mov	sp, r7
 800e086:	bd80      	pop	{r7, pc}
 800e088:	20002508 	.word	0x20002508

0800e08c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800e08c:	b580      	push	{r7, lr}
 800e08e:	b088      	sub	sp, #32
 800e090:	af00      	add	r7, sp, #0
 800e092:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e094:	f3ef 8311 	mrs	r3, BASEPRI
 800e098:	f04f 0120 	mov.w	r1, #32
 800e09c:	f381 8811 	msr	BASEPRI, r1
 800e0a0:	617b      	str	r3, [r7, #20]
 800e0a2:	4819      	ldr	r0, [pc, #100]	@ (800e108 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800e0a4:	f7ff f88e 	bl	800d1c4 <_PreparePacket>
 800e0a8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e0aa:	693b      	ldr	r3, [r7, #16]
 800e0ac:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e0ae:	4b17      	ldr	r3, [pc, #92]	@ (800e10c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800e0b0:	691b      	ldr	r3, [r3, #16]
 800e0b2:	687a      	ldr	r2, [r7, #4]
 800e0b4:	1ad3      	subs	r3, r2, r3
 800e0b6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e0b8:	68fb      	ldr	r3, [r7, #12]
 800e0ba:	61fb      	str	r3, [r7, #28]
 800e0bc:	687b      	ldr	r3, [r7, #4]
 800e0be:	61bb      	str	r3, [r7, #24]
 800e0c0:	e00b      	b.n	800e0da <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800e0c2:	69bb      	ldr	r3, [r7, #24]
 800e0c4:	b2da      	uxtb	r2, r3
 800e0c6:	69fb      	ldr	r3, [r7, #28]
 800e0c8:	1c59      	adds	r1, r3, #1
 800e0ca:	61f9      	str	r1, [r7, #28]
 800e0cc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e0d0:	b2d2      	uxtb	r2, r2
 800e0d2:	701a      	strb	r2, [r3, #0]
 800e0d4:	69bb      	ldr	r3, [r7, #24]
 800e0d6:	09db      	lsrs	r3, r3, #7
 800e0d8:	61bb      	str	r3, [r7, #24]
 800e0da:	69bb      	ldr	r3, [r7, #24]
 800e0dc:	2b7f      	cmp	r3, #127	@ 0x7f
 800e0de:	d8f0      	bhi.n	800e0c2 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800e0e0:	69fb      	ldr	r3, [r7, #28]
 800e0e2:	1c5a      	adds	r2, r3, #1
 800e0e4:	61fa      	str	r2, [r7, #28]
 800e0e6:	69ba      	ldr	r2, [r7, #24]
 800e0e8:	b2d2      	uxtb	r2, r2
 800e0ea:	701a      	strb	r2, [r3, #0]
 800e0ec:	69fb      	ldr	r3, [r7, #28]
 800e0ee:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800e0f0:	2208      	movs	r2, #8
 800e0f2:	68f9      	ldr	r1, [r7, #12]
 800e0f4:	6938      	ldr	r0, [r7, #16]
 800e0f6:	f7ff f951 	bl	800d39c <_SendPacket>
  RECORD_END();
 800e0fa:	697b      	ldr	r3, [r7, #20]
 800e0fc:	f383 8811 	msr	BASEPRI, r3
}
 800e100:	bf00      	nop
 800e102:	3720      	adds	r7, #32
 800e104:	46bd      	mov	sp, r7
 800e106:	bd80      	pop	{r7, pc}
 800e108:	20002508 	.word	0x20002508
 800e10c:	200024d8 	.word	0x200024d8

0800e110 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800e110:	b580      	push	{r7, lr}
 800e112:	b088      	sub	sp, #32
 800e114:	af00      	add	r7, sp, #0
 800e116:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e118:	f3ef 8311 	mrs	r3, BASEPRI
 800e11c:	f04f 0120 	mov.w	r1, #32
 800e120:	f381 8811 	msr	BASEPRI, r1
 800e124:	617b      	str	r3, [r7, #20]
 800e126:	4819      	ldr	r0, [pc, #100]	@ (800e18c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800e128:	f7ff f84c 	bl	800d1c4 <_PreparePacket>
 800e12c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e12e:	693b      	ldr	r3, [r7, #16]
 800e130:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e132:	4b17      	ldr	r3, [pc, #92]	@ (800e190 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800e134:	691b      	ldr	r3, [r3, #16]
 800e136:	687a      	ldr	r2, [r7, #4]
 800e138:	1ad3      	subs	r3, r2, r3
 800e13a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e13c:	68fb      	ldr	r3, [r7, #12]
 800e13e:	61fb      	str	r3, [r7, #28]
 800e140:	687b      	ldr	r3, [r7, #4]
 800e142:	61bb      	str	r3, [r7, #24]
 800e144:	e00b      	b.n	800e15e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800e146:	69bb      	ldr	r3, [r7, #24]
 800e148:	b2da      	uxtb	r2, r3
 800e14a:	69fb      	ldr	r3, [r7, #28]
 800e14c:	1c59      	adds	r1, r3, #1
 800e14e:	61f9      	str	r1, [r7, #28]
 800e150:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e154:	b2d2      	uxtb	r2, r2
 800e156:	701a      	strb	r2, [r3, #0]
 800e158:	69bb      	ldr	r3, [r7, #24]
 800e15a:	09db      	lsrs	r3, r3, #7
 800e15c:	61bb      	str	r3, [r7, #24]
 800e15e:	69bb      	ldr	r3, [r7, #24]
 800e160:	2b7f      	cmp	r3, #127	@ 0x7f
 800e162:	d8f0      	bhi.n	800e146 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800e164:	69fb      	ldr	r3, [r7, #28]
 800e166:	1c5a      	adds	r2, r3, #1
 800e168:	61fa      	str	r2, [r7, #28]
 800e16a:	69ba      	ldr	r2, [r7, #24]
 800e16c:	b2d2      	uxtb	r2, r2
 800e16e:	701a      	strb	r2, [r3, #0]
 800e170:	69fb      	ldr	r3, [r7, #28]
 800e172:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800e174:	2204      	movs	r2, #4
 800e176:	68f9      	ldr	r1, [r7, #12]
 800e178:	6938      	ldr	r0, [r7, #16]
 800e17a:	f7ff f90f 	bl	800d39c <_SendPacket>
  RECORD_END();
 800e17e:	697b      	ldr	r3, [r7, #20]
 800e180:	f383 8811 	msr	BASEPRI, r3
}
 800e184:	bf00      	nop
 800e186:	3720      	adds	r7, #32
 800e188:	46bd      	mov	sp, r7
 800e18a:	bd80      	pop	{r7, pc}
 800e18c:	20002508 	.word	0x20002508
 800e190:	200024d8 	.word	0x200024d8

0800e194 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800e194:	b580      	push	{r7, lr}
 800e196:	b088      	sub	sp, #32
 800e198:	af00      	add	r7, sp, #0
 800e19a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e19c:	f3ef 8311 	mrs	r3, BASEPRI
 800e1a0:	f04f 0120 	mov.w	r1, #32
 800e1a4:	f381 8811 	msr	BASEPRI, r1
 800e1a8:	617b      	str	r3, [r7, #20]
 800e1aa:	4819      	ldr	r0, [pc, #100]	@ (800e210 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800e1ac:	f7ff f80a 	bl	800d1c4 <_PreparePacket>
 800e1b0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e1b2:	693b      	ldr	r3, [r7, #16]
 800e1b4:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e1b6:	4b17      	ldr	r3, [pc, #92]	@ (800e214 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800e1b8:	691b      	ldr	r3, [r3, #16]
 800e1ba:	687a      	ldr	r2, [r7, #4]
 800e1bc:	1ad3      	subs	r3, r2, r3
 800e1be:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e1c0:	68fb      	ldr	r3, [r7, #12]
 800e1c2:	61fb      	str	r3, [r7, #28]
 800e1c4:	687b      	ldr	r3, [r7, #4]
 800e1c6:	61bb      	str	r3, [r7, #24]
 800e1c8:	e00b      	b.n	800e1e2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800e1ca:	69bb      	ldr	r3, [r7, #24]
 800e1cc:	b2da      	uxtb	r2, r3
 800e1ce:	69fb      	ldr	r3, [r7, #28]
 800e1d0:	1c59      	adds	r1, r3, #1
 800e1d2:	61f9      	str	r1, [r7, #28]
 800e1d4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e1d8:	b2d2      	uxtb	r2, r2
 800e1da:	701a      	strb	r2, [r3, #0]
 800e1dc:	69bb      	ldr	r3, [r7, #24]
 800e1de:	09db      	lsrs	r3, r3, #7
 800e1e0:	61bb      	str	r3, [r7, #24]
 800e1e2:	69bb      	ldr	r3, [r7, #24]
 800e1e4:	2b7f      	cmp	r3, #127	@ 0x7f
 800e1e6:	d8f0      	bhi.n	800e1ca <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800e1e8:	69fb      	ldr	r3, [r7, #28]
 800e1ea:	1c5a      	adds	r2, r3, #1
 800e1ec:	61fa      	str	r2, [r7, #28]
 800e1ee:	69ba      	ldr	r2, [r7, #24]
 800e1f0:	b2d2      	uxtb	r2, r2
 800e1f2:	701a      	strb	r2, [r3, #0]
 800e1f4:	69fb      	ldr	r3, [r7, #28]
 800e1f6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800e1f8:	2206      	movs	r2, #6
 800e1fa:	68f9      	ldr	r1, [r7, #12]
 800e1fc:	6938      	ldr	r0, [r7, #16]
 800e1fe:	f7ff f8cd 	bl	800d39c <_SendPacket>
  RECORD_END();
 800e202:	697b      	ldr	r3, [r7, #20]
 800e204:	f383 8811 	msr	BASEPRI, r3
}
 800e208:	bf00      	nop
 800e20a:	3720      	adds	r7, #32
 800e20c:	46bd      	mov	sp, r7
 800e20e:	bd80      	pop	{r7, pc}
 800e210:	20002508 	.word	0x20002508
 800e214:	200024d8 	.word	0x200024d8

0800e218 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800e218:	b480      	push	{r7}
 800e21a:	b083      	sub	sp, #12
 800e21c:	af00      	add	r7, sp, #0
 800e21e:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800e220:	4b04      	ldr	r3, [pc, #16]	@ (800e234 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800e222:	691b      	ldr	r3, [r3, #16]
 800e224:	687a      	ldr	r2, [r7, #4]
 800e226:	1ad3      	subs	r3, r2, r3
}
 800e228:	4618      	mov	r0, r3
 800e22a:	370c      	adds	r7, #12
 800e22c:	46bd      	mov	sp, r7
 800e22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e232:	4770      	bx	lr
 800e234:	200024d8 	.word	0x200024d8

0800e238 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800e238:	b580      	push	{r7, lr}
 800e23a:	b08c      	sub	sp, #48	@ 0x30
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	4603      	mov	r3, r0
 800e240:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800e242:	4b40      	ldr	r3, [pc, #256]	@ (800e344 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	2b00      	cmp	r3, #0
 800e248:	d078      	beq.n	800e33c <SEGGER_SYSVIEW_SendModule+0x104>
    pModule = _pFirstModule;
 800e24a:	4b3e      	ldr	r3, [pc, #248]	@ (800e344 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800e250:	2300      	movs	r3, #0
 800e252:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e254:	e008      	b.n	800e268 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800e256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e258:	691b      	ldr	r3, [r3, #16]
 800e25a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800e25c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d007      	beq.n	800e272 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800e262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e264:	3301      	adds	r3, #1
 800e266:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e268:	79fb      	ldrb	r3, [r7, #7]
 800e26a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e26c:	429a      	cmp	r2, r3
 800e26e:	d3f2      	bcc.n	800e256 <SEGGER_SYSVIEW_SendModule+0x1e>
 800e270:	e000      	b.n	800e274 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800e272:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800e274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e276:	2b00      	cmp	r3, #0
 800e278:	d056      	beq.n	800e328 <SEGGER_SYSVIEW_SendModule+0xf0>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e27a:	f3ef 8311 	mrs	r3, BASEPRI
 800e27e:	f04f 0120 	mov.w	r1, #32
 800e282:	f381 8811 	msr	BASEPRI, r1
 800e286:	617b      	str	r3, [r7, #20]
 800e288:	482f      	ldr	r0, [pc, #188]	@ (800e348 <SEGGER_SYSVIEW_SendModule+0x110>)
 800e28a:	f7fe ff9b 	bl	800d1c4 <_PreparePacket>
 800e28e:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800e290:	693b      	ldr	r3, [r7, #16]
 800e292:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800e294:	68fb      	ldr	r3, [r7, #12]
 800e296:	627b      	str	r3, [r7, #36]	@ 0x24
 800e298:	79fb      	ldrb	r3, [r7, #7]
 800e29a:	623b      	str	r3, [r7, #32]
 800e29c:	e00b      	b.n	800e2b6 <SEGGER_SYSVIEW_SendModule+0x7e>
 800e29e:	6a3b      	ldr	r3, [r7, #32]
 800e2a0:	b2da      	uxtb	r2, r3
 800e2a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2a4:	1c59      	adds	r1, r3, #1
 800e2a6:	6279      	str	r1, [r7, #36]	@ 0x24
 800e2a8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e2ac:	b2d2      	uxtb	r2, r2
 800e2ae:	701a      	strb	r2, [r3, #0]
 800e2b0:	6a3b      	ldr	r3, [r7, #32]
 800e2b2:	09db      	lsrs	r3, r3, #7
 800e2b4:	623b      	str	r3, [r7, #32]
 800e2b6:	6a3b      	ldr	r3, [r7, #32]
 800e2b8:	2b7f      	cmp	r3, #127	@ 0x7f
 800e2ba:	d8f0      	bhi.n	800e29e <SEGGER_SYSVIEW_SendModule+0x66>
 800e2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2be:	1c5a      	adds	r2, r3, #1
 800e2c0:	627a      	str	r2, [r7, #36]	@ 0x24
 800e2c2:	6a3a      	ldr	r2, [r7, #32]
 800e2c4:	b2d2      	uxtb	r2, r2
 800e2c6:	701a      	strb	r2, [r3, #0]
 800e2c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2ca:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	61fb      	str	r3, [r7, #28]
 800e2d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e2d2:	689b      	ldr	r3, [r3, #8]
 800e2d4:	61bb      	str	r3, [r7, #24]
 800e2d6:	e00b      	b.n	800e2f0 <SEGGER_SYSVIEW_SendModule+0xb8>
 800e2d8:	69bb      	ldr	r3, [r7, #24]
 800e2da:	b2da      	uxtb	r2, r3
 800e2dc:	69fb      	ldr	r3, [r7, #28]
 800e2de:	1c59      	adds	r1, r3, #1
 800e2e0:	61f9      	str	r1, [r7, #28]
 800e2e2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e2e6:	b2d2      	uxtb	r2, r2
 800e2e8:	701a      	strb	r2, [r3, #0]
 800e2ea:	69bb      	ldr	r3, [r7, #24]
 800e2ec:	09db      	lsrs	r3, r3, #7
 800e2ee:	61bb      	str	r3, [r7, #24]
 800e2f0:	69bb      	ldr	r3, [r7, #24]
 800e2f2:	2b7f      	cmp	r3, #127	@ 0x7f
 800e2f4:	d8f0      	bhi.n	800e2d8 <SEGGER_SYSVIEW_SendModule+0xa0>
 800e2f6:	69fb      	ldr	r3, [r7, #28]
 800e2f8:	1c5a      	adds	r2, r3, #1
 800e2fa:	61fa      	str	r2, [r7, #28]
 800e2fc:	69ba      	ldr	r2, [r7, #24]
 800e2fe:	b2d2      	uxtb	r2, r2
 800e300:	701a      	strb	r2, [r3, #0]
 800e302:	69fb      	ldr	r3, [r7, #28]
 800e304:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e306:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e308:	681b      	ldr	r3, [r3, #0]
 800e30a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e30e:	4619      	mov	r1, r3
 800e310:	68f8      	ldr	r0, [r7, #12]
 800e312:	f7fe ff09 	bl	800d128 <_EncodeStr>
 800e316:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800e318:	2216      	movs	r2, #22
 800e31a:	68f9      	ldr	r1, [r7, #12]
 800e31c:	6938      	ldr	r0, [r7, #16]
 800e31e:	f7ff f83d 	bl	800d39c <_SendPacket>
      RECORD_END();
 800e322:	697b      	ldr	r3, [r7, #20]
 800e324:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800e328:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e32a:	2b00      	cmp	r3, #0
 800e32c:	d006      	beq.n	800e33c <SEGGER_SYSVIEW_SendModule+0x104>
 800e32e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e330:	68db      	ldr	r3, [r3, #12]
 800e332:	2b00      	cmp	r3, #0
 800e334:	d002      	beq.n	800e33c <SEGGER_SYSVIEW_SendModule+0x104>
      pModule->pfSendModuleDesc();
 800e336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e338:	68db      	ldr	r3, [r3, #12]
 800e33a:	4798      	blx	r3
    }
  }
}
 800e33c:	bf00      	nop
 800e33e:	3730      	adds	r7, #48	@ 0x30
 800e340:	46bd      	mov	sp, r7
 800e342:	bd80      	pop	{r7, pc}
 800e344:	20002500 	.word	0x20002500
 800e348:	20002508 	.word	0x20002508

0800e34c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800e34c:	b580      	push	{r7, lr}
 800e34e:	b082      	sub	sp, #8
 800e350:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800e352:	4b0c      	ldr	r3, [pc, #48]	@ (800e384 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800e354:	681b      	ldr	r3, [r3, #0]
 800e356:	2b00      	cmp	r3, #0
 800e358:	d00f      	beq.n	800e37a <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800e35a:	4b0a      	ldr	r3, [pc, #40]	@ (800e384 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800e360:	687b      	ldr	r3, [r7, #4]
 800e362:	68db      	ldr	r3, [r3, #12]
 800e364:	2b00      	cmp	r3, #0
 800e366:	d002      	beq.n	800e36e <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	68db      	ldr	r3, [r3, #12]
 800e36c:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	691b      	ldr	r3, [r3, #16]
 800e372:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	2b00      	cmp	r3, #0
 800e378:	d1f2      	bne.n	800e360 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800e37a:	bf00      	nop
 800e37c:	3708      	adds	r7, #8
 800e37e:	46bd      	mov	sp, r7
 800e380:	bd80      	pop	{r7, pc}
 800e382:	bf00      	nop
 800e384:	20002500 	.word	0x20002500

0800e388 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800e388:	b580      	push	{r7, lr}
 800e38a:	b086      	sub	sp, #24
 800e38c:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800e38e:	f3ef 8311 	mrs	r3, BASEPRI
 800e392:	f04f 0120 	mov.w	r1, #32
 800e396:	f381 8811 	msr	BASEPRI, r1
 800e39a:	60fb      	str	r3, [r7, #12]
 800e39c:	4817      	ldr	r0, [pc, #92]	@ (800e3fc <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800e39e:	f7fe ff11 	bl	800d1c4 <_PreparePacket>
 800e3a2:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800e3a4:	68bb      	ldr	r3, [r7, #8]
 800e3a6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	617b      	str	r3, [r7, #20]
 800e3ac:	4b14      	ldr	r3, [pc, #80]	@ (800e400 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800e3ae:	781b      	ldrb	r3, [r3, #0]
 800e3b0:	613b      	str	r3, [r7, #16]
 800e3b2:	e00b      	b.n	800e3cc <SEGGER_SYSVIEW_SendNumModules+0x44>
 800e3b4:	693b      	ldr	r3, [r7, #16]
 800e3b6:	b2da      	uxtb	r2, r3
 800e3b8:	697b      	ldr	r3, [r7, #20]
 800e3ba:	1c59      	adds	r1, r3, #1
 800e3bc:	6179      	str	r1, [r7, #20]
 800e3be:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e3c2:	b2d2      	uxtb	r2, r2
 800e3c4:	701a      	strb	r2, [r3, #0]
 800e3c6:	693b      	ldr	r3, [r7, #16]
 800e3c8:	09db      	lsrs	r3, r3, #7
 800e3ca:	613b      	str	r3, [r7, #16]
 800e3cc:	693b      	ldr	r3, [r7, #16]
 800e3ce:	2b7f      	cmp	r3, #127	@ 0x7f
 800e3d0:	d8f0      	bhi.n	800e3b4 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800e3d2:	697b      	ldr	r3, [r7, #20]
 800e3d4:	1c5a      	adds	r2, r3, #1
 800e3d6:	617a      	str	r2, [r7, #20]
 800e3d8:	693a      	ldr	r2, [r7, #16]
 800e3da:	b2d2      	uxtb	r2, r2
 800e3dc:	701a      	strb	r2, [r3, #0]
 800e3de:	697b      	ldr	r3, [r7, #20]
 800e3e0:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800e3e2:	221b      	movs	r2, #27
 800e3e4:	6879      	ldr	r1, [r7, #4]
 800e3e6:	68b8      	ldr	r0, [r7, #8]
 800e3e8:	f7fe ffd8 	bl	800d39c <_SendPacket>
  RECORD_END();
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	f383 8811 	msr	BASEPRI, r3
}
 800e3f2:	bf00      	nop
 800e3f4:	3718      	adds	r7, #24
 800e3f6:	46bd      	mov	sp, r7
 800e3f8:	bd80      	pop	{r7, pc}
 800e3fa:	bf00      	nop
 800e3fc:	20002508 	.word	0x20002508
 800e400:	20002504 	.word	0x20002504

0800e404 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 800e404:	b40f      	push	{r0, r1, r2, r3}
 800e406:	b580      	push	{r7, lr}
 800e408:	b082      	sub	sp, #8
 800e40a:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 800e40c:	f107 0314 	add.w	r3, r7, #20
 800e410:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800e412:	1d3b      	adds	r3, r7, #4
 800e414:	461a      	mov	r2, r3
 800e416:	2100      	movs	r1, #0
 800e418:	6938      	ldr	r0, [r7, #16]
 800e41a:	f7ff f92d 	bl	800d678 <_VPrintHost>
  va_end(ParamList);
#endif
}
 800e41e:	bf00      	nop
 800e420:	3708      	adds	r7, #8
 800e422:	46bd      	mov	sp, r7
 800e424:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e428:	b004      	add	sp, #16
 800e42a:	4770      	bx	lr

0800e42c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800e42c:	b580      	push	{r7, lr}
 800e42e:	b08a      	sub	sp, #40	@ 0x28
 800e430:	af00      	add	r7, sp, #0
 800e432:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e434:	f3ef 8311 	mrs	r3, BASEPRI
 800e438:	f04f 0120 	mov.w	r1, #32
 800e43c:	f381 8811 	msr	BASEPRI, r1
 800e440:	617b      	str	r3, [r7, #20]
 800e442:	4827      	ldr	r0, [pc, #156]	@ (800e4e0 <SEGGER_SYSVIEW_Warn+0xb4>)
 800e444:	f7fe febe 	bl	800d1c4 <_PreparePacket>
 800e448:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e44a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e44e:	6879      	ldr	r1, [r7, #4]
 800e450:	6938      	ldr	r0, [r7, #16]
 800e452:	f7fe fe69 	bl	800d128 <_EncodeStr>
 800e456:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800e458:	68fb      	ldr	r3, [r7, #12]
 800e45a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e45c:	2301      	movs	r3, #1
 800e45e:	623b      	str	r3, [r7, #32]
 800e460:	e00b      	b.n	800e47a <SEGGER_SYSVIEW_Warn+0x4e>
 800e462:	6a3b      	ldr	r3, [r7, #32]
 800e464:	b2da      	uxtb	r2, r3
 800e466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e468:	1c59      	adds	r1, r3, #1
 800e46a:	6279      	str	r1, [r7, #36]	@ 0x24
 800e46c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e470:	b2d2      	uxtb	r2, r2
 800e472:	701a      	strb	r2, [r3, #0]
 800e474:	6a3b      	ldr	r3, [r7, #32]
 800e476:	09db      	lsrs	r3, r3, #7
 800e478:	623b      	str	r3, [r7, #32]
 800e47a:	6a3b      	ldr	r3, [r7, #32]
 800e47c:	2b7f      	cmp	r3, #127	@ 0x7f
 800e47e:	d8f0      	bhi.n	800e462 <SEGGER_SYSVIEW_Warn+0x36>
 800e480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e482:	1c5a      	adds	r2, r3, #1
 800e484:	627a      	str	r2, [r7, #36]	@ 0x24
 800e486:	6a3a      	ldr	r2, [r7, #32]
 800e488:	b2d2      	uxtb	r2, r2
 800e48a:	701a      	strb	r2, [r3, #0]
 800e48c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e48e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	61fb      	str	r3, [r7, #28]
 800e494:	2300      	movs	r3, #0
 800e496:	61bb      	str	r3, [r7, #24]
 800e498:	e00b      	b.n	800e4b2 <SEGGER_SYSVIEW_Warn+0x86>
 800e49a:	69bb      	ldr	r3, [r7, #24]
 800e49c:	b2da      	uxtb	r2, r3
 800e49e:	69fb      	ldr	r3, [r7, #28]
 800e4a0:	1c59      	adds	r1, r3, #1
 800e4a2:	61f9      	str	r1, [r7, #28]
 800e4a4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e4a8:	b2d2      	uxtb	r2, r2
 800e4aa:	701a      	strb	r2, [r3, #0]
 800e4ac:	69bb      	ldr	r3, [r7, #24]
 800e4ae:	09db      	lsrs	r3, r3, #7
 800e4b0:	61bb      	str	r3, [r7, #24]
 800e4b2:	69bb      	ldr	r3, [r7, #24]
 800e4b4:	2b7f      	cmp	r3, #127	@ 0x7f
 800e4b6:	d8f0      	bhi.n	800e49a <SEGGER_SYSVIEW_Warn+0x6e>
 800e4b8:	69fb      	ldr	r3, [r7, #28]
 800e4ba:	1c5a      	adds	r2, r3, #1
 800e4bc:	61fa      	str	r2, [r7, #28]
 800e4be:	69ba      	ldr	r2, [r7, #24]
 800e4c0:	b2d2      	uxtb	r2, r2
 800e4c2:	701a      	strb	r2, [r3, #0]
 800e4c4:	69fb      	ldr	r3, [r7, #28]
 800e4c6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800e4c8:	221a      	movs	r2, #26
 800e4ca:	68f9      	ldr	r1, [r7, #12]
 800e4cc:	6938      	ldr	r0, [r7, #16]
 800e4ce:	f7fe ff65 	bl	800d39c <_SendPacket>
  RECORD_END();
 800e4d2:	697b      	ldr	r3, [r7, #20]
 800e4d4:	f383 8811 	msr	BASEPRI, r3
}
 800e4d8:	bf00      	nop
 800e4da:	3728      	adds	r7, #40	@ 0x28
 800e4dc:	46bd      	mov	sp, r7
 800e4de:	bd80      	pop	{r7, pc}
 800e4e0:	20002508 	.word	0x20002508

0800e4e4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800e4e8:	4803      	ldr	r0, [pc, #12]	@ (800e4f8 <_cbSendSystemDesc+0x14>)
 800e4ea:	f7ff fcff 	bl	800deec <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick, I#27=DMA_I2C2_RX, I#28=DMA_I2C2_TX, I#29=DMA_UART1_TX, I#30=DMA_UART_RX, I#39=EXTI9_5, I#49=I2C2_EV, I#53=UART1, I#56=EXTI15_10");
 800e4ee:	4803      	ldr	r0, [pc, #12]	@ (800e4fc <_cbSendSystemDesc+0x18>)
 800e4f0:	f7ff fcfc 	bl	800deec <SEGGER_SYSVIEW_SendSysDesc>
}
 800e4f4:	bf00      	nop
 800e4f6:	bd80      	pop	{r7, pc}
 800e4f8:	08014458 	.word	0x08014458
 800e4fc:	0801448c 	.word	0x0801448c

0800e500 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800e500:	b580      	push	{r7, lr}
 800e502:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800e504:	4b06      	ldr	r3, [pc, #24]	@ (800e520 <SEGGER_SYSVIEW_Conf+0x20>)
 800e506:	6818      	ldr	r0, [r3, #0]
 800e508:	4b05      	ldr	r3, [pc, #20]	@ (800e520 <SEGGER_SYSVIEW_Conf+0x20>)
 800e50a:	6819      	ldr	r1, [r3, #0]
 800e50c:	4b05      	ldr	r3, [pc, #20]	@ (800e524 <SEGGER_SYSVIEW_Conf+0x24>)
 800e50e:	4a06      	ldr	r2, [pc, #24]	@ (800e528 <SEGGER_SYSVIEW_Conf+0x28>)
 800e510:	f7ff f972 	bl	800d7f8 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800e514:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800e518:	f7ff f9b2 	bl	800d880 <SEGGER_SYSVIEW_SetRAMBase>
}
 800e51c:	bf00      	nop
 800e51e:	bd80      	pop	{r7, pc}
 800e520:	2000004c 	.word	0x2000004c
 800e524:	0800e4e5 	.word	0x0800e4e5
 800e528:	08014c54 	.word	0x08014c54

0800e52c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800e52c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e52e:	b085      	sub	sp, #20
 800e530:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800e532:	2300      	movs	r3, #0
 800e534:	607b      	str	r3, [r7, #4]
 800e536:	e048      	b.n	800e5ca <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 800e538:	4929      	ldr	r1, [pc, #164]	@ (800e5e0 <_cbSendTaskList+0xb4>)
 800e53a:	687a      	ldr	r2, [r7, #4]
 800e53c:	4613      	mov	r3, r2
 800e53e:	009b      	lsls	r3, r3, #2
 800e540:	4413      	add	r3, r2
 800e542:	009b      	lsls	r3, r3, #2
 800e544:	440b      	add	r3, r1
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	4618      	mov	r0, r3
 800e54a:	f7fd f82f 	bl	800b5ac <uxTaskGetStackHighWaterMark>
 800e54e:	4601      	mov	r1, r0
 800e550:	4823      	ldr	r0, [pc, #140]	@ (800e5e0 <_cbSendTaskList+0xb4>)
 800e552:	687a      	ldr	r2, [r7, #4]
 800e554:	4613      	mov	r3, r2
 800e556:	009b      	lsls	r3, r3, #2
 800e558:	4413      	add	r3, r2
 800e55a:	009b      	lsls	r3, r3, #2
 800e55c:	4403      	add	r3, r0
 800e55e:	3310      	adds	r3, #16
 800e560:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800e562:	491f      	ldr	r1, [pc, #124]	@ (800e5e0 <_cbSendTaskList+0xb4>)
 800e564:	687a      	ldr	r2, [r7, #4]
 800e566:	4613      	mov	r3, r2
 800e568:	009b      	lsls	r3, r3, #2
 800e56a:	4413      	add	r3, r2
 800e56c:	009b      	lsls	r3, r3, #2
 800e56e:	440b      	add	r3, r1
 800e570:	6818      	ldr	r0, [r3, #0]
 800e572:	491b      	ldr	r1, [pc, #108]	@ (800e5e0 <_cbSendTaskList+0xb4>)
 800e574:	687a      	ldr	r2, [r7, #4]
 800e576:	4613      	mov	r3, r2
 800e578:	009b      	lsls	r3, r3, #2
 800e57a:	4413      	add	r3, r2
 800e57c:	009b      	lsls	r3, r3, #2
 800e57e:	440b      	add	r3, r1
 800e580:	3304      	adds	r3, #4
 800e582:	6819      	ldr	r1, [r3, #0]
 800e584:	4c16      	ldr	r4, [pc, #88]	@ (800e5e0 <_cbSendTaskList+0xb4>)
 800e586:	687a      	ldr	r2, [r7, #4]
 800e588:	4613      	mov	r3, r2
 800e58a:	009b      	lsls	r3, r3, #2
 800e58c:	4413      	add	r3, r2
 800e58e:	009b      	lsls	r3, r3, #2
 800e590:	4423      	add	r3, r4
 800e592:	3308      	adds	r3, #8
 800e594:	681c      	ldr	r4, [r3, #0]
 800e596:	4d12      	ldr	r5, [pc, #72]	@ (800e5e0 <_cbSendTaskList+0xb4>)
 800e598:	687a      	ldr	r2, [r7, #4]
 800e59a:	4613      	mov	r3, r2
 800e59c:	009b      	lsls	r3, r3, #2
 800e59e:	4413      	add	r3, r2
 800e5a0:	009b      	lsls	r3, r3, #2
 800e5a2:	442b      	add	r3, r5
 800e5a4:	330c      	adds	r3, #12
 800e5a6:	681d      	ldr	r5, [r3, #0]
 800e5a8:	4e0d      	ldr	r6, [pc, #52]	@ (800e5e0 <_cbSendTaskList+0xb4>)
 800e5aa:	687a      	ldr	r2, [r7, #4]
 800e5ac:	4613      	mov	r3, r2
 800e5ae:	009b      	lsls	r3, r3, #2
 800e5b0:	4413      	add	r3, r2
 800e5b2:	009b      	lsls	r3, r3, #2
 800e5b4:	4433      	add	r3, r6
 800e5b6:	3310      	adds	r3, #16
 800e5b8:	681b      	ldr	r3, [r3, #0]
 800e5ba:	9300      	str	r3, [sp, #0]
 800e5bc:	462b      	mov	r3, r5
 800e5be:	4622      	mov	r2, r4
 800e5c0:	f000 f97a 	bl	800e8b8 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	3301      	adds	r3, #1
 800e5c8:	607b      	str	r3, [r7, #4]
 800e5ca:	4b06      	ldr	r3, [pc, #24]	@ (800e5e4 <_cbSendTaskList+0xb8>)
 800e5cc:	681b      	ldr	r3, [r3, #0]
 800e5ce:	687a      	ldr	r2, [r7, #4]
 800e5d0:	429a      	cmp	r2, r3
 800e5d2:	d3b1      	bcc.n	800e538 <_cbSendTaskList+0xc>
  }
}
 800e5d4:	bf00      	nop
 800e5d6:	bf00      	nop
 800e5d8:	370c      	adds	r7, #12
 800e5da:	46bd      	mov	sp, r7
 800e5dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e5de:	bf00      	nop
 800e5e0:	2000266c 	.word	0x2000266c
 800e5e4:	2000270c 	.word	0x2000270c

0800e5e8 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800e5e8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e5ec:	b082      	sub	sp, #8
 800e5ee:	af00      	add	r7, sp, #0
  U64 Time;

  Time = osKernelGetTickCount();// xTaskGetTickCountFromISR();
 800e5f0:	f7fa fbf4 	bl	8008ddc <osKernelGetTickCount>
 800e5f4:	4603      	mov	r3, r0
 800e5f6:	2200      	movs	r2, #0
 800e5f8:	469a      	mov	sl, r3
 800e5fa:	4693      	mov	fp, r2
 800e5fc:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800e600:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e604:	4602      	mov	r2, r0
 800e606:	460b      	mov	r3, r1
 800e608:	f04f 0a00 	mov.w	sl, #0
 800e60c:	f04f 0b00 	mov.w	fp, #0
 800e610:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800e614:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800e618:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800e61c:	4652      	mov	r2, sl
 800e61e:	465b      	mov	r3, fp
 800e620:	1a14      	subs	r4, r2, r0
 800e622:	eb63 0501 	sbc.w	r5, r3, r1
 800e626:	f04f 0200 	mov.w	r2, #0
 800e62a:	f04f 0300 	mov.w	r3, #0
 800e62e:	00ab      	lsls	r3, r5, #2
 800e630:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800e634:	00a2      	lsls	r2, r4, #2
 800e636:	4614      	mov	r4, r2
 800e638:	461d      	mov	r5, r3
 800e63a:	eb14 0800 	adds.w	r8, r4, r0
 800e63e:	eb45 0901 	adc.w	r9, r5, r1
 800e642:	f04f 0200 	mov.w	r2, #0
 800e646:	f04f 0300 	mov.w	r3, #0
 800e64a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e64e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e652:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e656:	4690      	mov	r8, r2
 800e658:	4699      	mov	r9, r3
 800e65a:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800e65e:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800e662:	4610      	mov	r0, r2
 800e664:	4619      	mov	r1, r3
 800e666:	3708      	adds	r7, #8
 800e668:	46bd      	mov	sp, r7
 800e66a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800e670 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800e670:	b580      	push	{r7, lr}
 800e672:	b086      	sub	sp, #24
 800e674:	af02      	add	r7, sp, #8
 800e676:	60f8      	str	r0, [r7, #12]
 800e678:	60b9      	str	r1, [r7, #8]
 800e67a:	607a      	str	r2, [r7, #4]
 800e67c:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800e67e:	2205      	movs	r2, #5
 800e680:	492b      	ldr	r1, [pc, #172]	@ (800e730 <SYSVIEW_AddTask+0xc0>)
 800e682:	68b8      	ldr	r0, [r7, #8]
 800e684:	f005 fd40 	bl	8014108 <memcmp>
 800e688:	4603      	mov	r3, r0
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d04b      	beq.n	800e726 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800e68e:	4b29      	ldr	r3, [pc, #164]	@ (800e734 <SYSVIEW_AddTask+0xc4>)
 800e690:	681b      	ldr	r3, [r3, #0]
 800e692:	2b07      	cmp	r3, #7
 800e694:	d903      	bls.n	800e69e <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800e696:	4828      	ldr	r0, [pc, #160]	@ (800e738 <SYSVIEW_AddTask+0xc8>)
 800e698:	f7ff fec8 	bl	800e42c <SEGGER_SYSVIEW_Warn>
    return;
 800e69c:	e044      	b.n	800e728 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800e69e:	4b25      	ldr	r3, [pc, #148]	@ (800e734 <SYSVIEW_AddTask+0xc4>)
 800e6a0:	681a      	ldr	r2, [r3, #0]
 800e6a2:	4926      	ldr	r1, [pc, #152]	@ (800e73c <SYSVIEW_AddTask+0xcc>)
 800e6a4:	4613      	mov	r3, r2
 800e6a6:	009b      	lsls	r3, r3, #2
 800e6a8:	4413      	add	r3, r2
 800e6aa:	009b      	lsls	r3, r3, #2
 800e6ac:	440b      	add	r3, r1
 800e6ae:	68fa      	ldr	r2, [r7, #12]
 800e6b0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800e6b2:	4b20      	ldr	r3, [pc, #128]	@ (800e734 <SYSVIEW_AddTask+0xc4>)
 800e6b4:	681a      	ldr	r2, [r3, #0]
 800e6b6:	4921      	ldr	r1, [pc, #132]	@ (800e73c <SYSVIEW_AddTask+0xcc>)
 800e6b8:	4613      	mov	r3, r2
 800e6ba:	009b      	lsls	r3, r3, #2
 800e6bc:	4413      	add	r3, r2
 800e6be:	009b      	lsls	r3, r3, #2
 800e6c0:	440b      	add	r3, r1
 800e6c2:	3304      	adds	r3, #4
 800e6c4:	68ba      	ldr	r2, [r7, #8]
 800e6c6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800e6c8:	4b1a      	ldr	r3, [pc, #104]	@ (800e734 <SYSVIEW_AddTask+0xc4>)
 800e6ca:	681a      	ldr	r2, [r3, #0]
 800e6cc:	491b      	ldr	r1, [pc, #108]	@ (800e73c <SYSVIEW_AddTask+0xcc>)
 800e6ce:	4613      	mov	r3, r2
 800e6d0:	009b      	lsls	r3, r3, #2
 800e6d2:	4413      	add	r3, r2
 800e6d4:	009b      	lsls	r3, r3, #2
 800e6d6:	440b      	add	r3, r1
 800e6d8:	3308      	adds	r3, #8
 800e6da:	687a      	ldr	r2, [r7, #4]
 800e6dc:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800e6de:	4b15      	ldr	r3, [pc, #84]	@ (800e734 <SYSVIEW_AddTask+0xc4>)
 800e6e0:	681a      	ldr	r2, [r3, #0]
 800e6e2:	4916      	ldr	r1, [pc, #88]	@ (800e73c <SYSVIEW_AddTask+0xcc>)
 800e6e4:	4613      	mov	r3, r2
 800e6e6:	009b      	lsls	r3, r3, #2
 800e6e8:	4413      	add	r3, r2
 800e6ea:	009b      	lsls	r3, r3, #2
 800e6ec:	440b      	add	r3, r1
 800e6ee:	330c      	adds	r3, #12
 800e6f0:	683a      	ldr	r2, [r7, #0]
 800e6f2:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800e6f4:	4b0f      	ldr	r3, [pc, #60]	@ (800e734 <SYSVIEW_AddTask+0xc4>)
 800e6f6:	681a      	ldr	r2, [r3, #0]
 800e6f8:	4910      	ldr	r1, [pc, #64]	@ (800e73c <SYSVIEW_AddTask+0xcc>)
 800e6fa:	4613      	mov	r3, r2
 800e6fc:	009b      	lsls	r3, r3, #2
 800e6fe:	4413      	add	r3, r2
 800e700:	009b      	lsls	r3, r3, #2
 800e702:	440b      	add	r3, r1
 800e704:	3310      	adds	r3, #16
 800e706:	69ba      	ldr	r2, [r7, #24]
 800e708:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800e70a:	4b0a      	ldr	r3, [pc, #40]	@ (800e734 <SYSVIEW_AddTask+0xc4>)
 800e70c:	681b      	ldr	r3, [r3, #0]
 800e70e:	3301      	adds	r3, #1
 800e710:	4a08      	ldr	r2, [pc, #32]	@ (800e734 <SYSVIEW_AddTask+0xc4>)
 800e712:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800e714:	69bb      	ldr	r3, [r7, #24]
 800e716:	9300      	str	r3, [sp, #0]
 800e718:	683b      	ldr	r3, [r7, #0]
 800e71a:	687a      	ldr	r2, [r7, #4]
 800e71c:	68b9      	ldr	r1, [r7, #8]
 800e71e:	68f8      	ldr	r0, [r7, #12]
 800e720:	f000 f8ca 	bl	800e8b8 <SYSVIEW_SendTaskInfo>
 800e724:	e000      	b.n	800e728 <SYSVIEW_AddTask+0xb8>
    return;
 800e726:	bf00      	nop

}
 800e728:	3710      	adds	r7, #16
 800e72a:	46bd      	mov	sp, r7
 800e72c:	bd80      	pop	{r7, pc}
 800e72e:	bf00      	nop
 800e730:	0801451c 	.word	0x0801451c
 800e734:	2000270c 	.word	0x2000270c
 800e738:	08014524 	.word	0x08014524
 800e73c:	2000266c 	.word	0x2000266c

0800e740 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 800e740:	b580      	push	{r7, lr}
 800e742:	b084      	sub	sp, #16
 800e744:	af00      	add	r7, sp, #0
 800e746:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 800e748:	4b59      	ldr	r3, [pc, #356]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	f000 80ab 	beq.w	800e8a8 <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 800e752:	2300      	movs	r3, #0
 800e754:	60fb      	str	r3, [r7, #12]
 800e756:	e00d      	b.n	800e774 <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 800e758:	4956      	ldr	r1, [pc, #344]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e75a:	68fa      	ldr	r2, [r7, #12]
 800e75c:	4613      	mov	r3, r2
 800e75e:	009b      	lsls	r3, r3, #2
 800e760:	4413      	add	r3, r2
 800e762:	009b      	lsls	r3, r3, #2
 800e764:	440b      	add	r3, r1
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	687a      	ldr	r2, [r7, #4]
 800e76a:	429a      	cmp	r2, r3
 800e76c:	d008      	beq.n	800e780 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	3301      	adds	r3, #1
 800e772:	60fb      	str	r3, [r7, #12]
 800e774:	4b4e      	ldr	r3, [pc, #312]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e776:	681b      	ldr	r3, [r3, #0]
 800e778:	68fa      	ldr	r2, [r7, #12]
 800e77a:	429a      	cmp	r2, r3
 800e77c:	d3ec      	bcc.n	800e758 <SYSVIEW_DeleteTask+0x18>
 800e77e:	e000      	b.n	800e782 <SYSVIEW_DeleteTask+0x42>
      break;
 800e780:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 800e782:	4b4b      	ldr	r3, [pc, #300]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	3b01      	subs	r3, #1
 800e788:	68fa      	ldr	r2, [r7, #12]
 800e78a:	429a      	cmp	r2, r3
 800e78c:	d111      	bne.n	800e7b2 <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 800e78e:	68fa      	ldr	r2, [r7, #12]
 800e790:	4613      	mov	r3, r2
 800e792:	009b      	lsls	r3, r3, #2
 800e794:	4413      	add	r3, r2
 800e796:	009b      	lsls	r3, r3, #2
 800e798:	4a46      	ldr	r2, [pc, #280]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e79a:	4413      	add	r3, r2
 800e79c:	2214      	movs	r2, #20
 800e79e:	2100      	movs	r1, #0
 800e7a0:	4618      	mov	r0, r3
 800e7a2:	f005 fcc1 	bl	8014128 <memset>
    _NumTasks--;
 800e7a6:	4b42      	ldr	r3, [pc, #264]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	3b01      	subs	r3, #1
 800e7ac:	4a40      	ldr	r2, [pc, #256]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e7ae:	6013      	str	r3, [r2, #0]
 800e7b0:	e07b      	b.n	800e8aa <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 800e7b2:	4b3f      	ldr	r3, [pc, #252]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e7b4:	681b      	ldr	r3, [r3, #0]
 800e7b6:	68fa      	ldr	r2, [r7, #12]
 800e7b8:	429a      	cmp	r2, r3
 800e7ba:	d276      	bcs.n	800e8aa <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 800e7bc:	4b3c      	ldr	r3, [pc, #240]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	1e5a      	subs	r2, r3, #1
 800e7c2:	493c      	ldr	r1, [pc, #240]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e7c4:	4613      	mov	r3, r2
 800e7c6:	009b      	lsls	r3, r3, #2
 800e7c8:	4413      	add	r3, r2
 800e7ca:	009b      	lsls	r3, r3, #2
 800e7cc:	440b      	add	r3, r1
 800e7ce:	6819      	ldr	r1, [r3, #0]
 800e7d0:	4838      	ldr	r0, [pc, #224]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e7d2:	68fa      	ldr	r2, [r7, #12]
 800e7d4:	4613      	mov	r3, r2
 800e7d6:	009b      	lsls	r3, r3, #2
 800e7d8:	4413      	add	r3, r2
 800e7da:	009b      	lsls	r3, r3, #2
 800e7dc:	4403      	add	r3, r0
 800e7de:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 800e7e0:	4b33      	ldr	r3, [pc, #204]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e7e2:	681b      	ldr	r3, [r3, #0]
 800e7e4:	1e5a      	subs	r2, r3, #1
 800e7e6:	4933      	ldr	r1, [pc, #204]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e7e8:	4613      	mov	r3, r2
 800e7ea:	009b      	lsls	r3, r3, #2
 800e7ec:	4413      	add	r3, r2
 800e7ee:	009b      	lsls	r3, r3, #2
 800e7f0:	440b      	add	r3, r1
 800e7f2:	3304      	adds	r3, #4
 800e7f4:	6819      	ldr	r1, [r3, #0]
 800e7f6:	482f      	ldr	r0, [pc, #188]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e7f8:	68fa      	ldr	r2, [r7, #12]
 800e7fa:	4613      	mov	r3, r2
 800e7fc:	009b      	lsls	r3, r3, #2
 800e7fe:	4413      	add	r3, r2
 800e800:	009b      	lsls	r3, r3, #2
 800e802:	4403      	add	r3, r0
 800e804:	3304      	adds	r3, #4
 800e806:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 800e808:	4b29      	ldr	r3, [pc, #164]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e80a:	681b      	ldr	r3, [r3, #0]
 800e80c:	1e5a      	subs	r2, r3, #1
 800e80e:	4929      	ldr	r1, [pc, #164]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e810:	4613      	mov	r3, r2
 800e812:	009b      	lsls	r3, r3, #2
 800e814:	4413      	add	r3, r2
 800e816:	009b      	lsls	r3, r3, #2
 800e818:	440b      	add	r3, r1
 800e81a:	3308      	adds	r3, #8
 800e81c:	6819      	ldr	r1, [r3, #0]
 800e81e:	4825      	ldr	r0, [pc, #148]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e820:	68fa      	ldr	r2, [r7, #12]
 800e822:	4613      	mov	r3, r2
 800e824:	009b      	lsls	r3, r3, #2
 800e826:	4413      	add	r3, r2
 800e828:	009b      	lsls	r3, r3, #2
 800e82a:	4403      	add	r3, r0
 800e82c:	3308      	adds	r3, #8
 800e82e:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 800e830:	4b1f      	ldr	r3, [pc, #124]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e832:	681b      	ldr	r3, [r3, #0]
 800e834:	1e5a      	subs	r2, r3, #1
 800e836:	491f      	ldr	r1, [pc, #124]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e838:	4613      	mov	r3, r2
 800e83a:	009b      	lsls	r3, r3, #2
 800e83c:	4413      	add	r3, r2
 800e83e:	009b      	lsls	r3, r3, #2
 800e840:	440b      	add	r3, r1
 800e842:	330c      	adds	r3, #12
 800e844:	6819      	ldr	r1, [r3, #0]
 800e846:	481b      	ldr	r0, [pc, #108]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e848:	68fa      	ldr	r2, [r7, #12]
 800e84a:	4613      	mov	r3, r2
 800e84c:	009b      	lsls	r3, r3, #2
 800e84e:	4413      	add	r3, r2
 800e850:	009b      	lsls	r3, r3, #2
 800e852:	4403      	add	r3, r0
 800e854:	330c      	adds	r3, #12
 800e856:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 800e858:	4b15      	ldr	r3, [pc, #84]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e85a:	681b      	ldr	r3, [r3, #0]
 800e85c:	1e5a      	subs	r2, r3, #1
 800e85e:	4915      	ldr	r1, [pc, #84]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e860:	4613      	mov	r3, r2
 800e862:	009b      	lsls	r3, r3, #2
 800e864:	4413      	add	r3, r2
 800e866:	009b      	lsls	r3, r3, #2
 800e868:	440b      	add	r3, r1
 800e86a:	3310      	adds	r3, #16
 800e86c:	6819      	ldr	r1, [r3, #0]
 800e86e:	4811      	ldr	r0, [pc, #68]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e870:	68fa      	ldr	r2, [r7, #12]
 800e872:	4613      	mov	r3, r2
 800e874:	009b      	lsls	r3, r3, #2
 800e876:	4413      	add	r3, r2
 800e878:	009b      	lsls	r3, r3, #2
 800e87a:	4403      	add	r3, r0
 800e87c:	3310      	adds	r3, #16
 800e87e:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 800e880:	4b0b      	ldr	r3, [pc, #44]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e882:	681b      	ldr	r3, [r3, #0]
 800e884:	1e5a      	subs	r2, r3, #1
 800e886:	4613      	mov	r3, r2
 800e888:	009b      	lsls	r3, r3, #2
 800e88a:	4413      	add	r3, r2
 800e88c:	009b      	lsls	r3, r3, #2
 800e88e:	4a09      	ldr	r2, [pc, #36]	@ (800e8b4 <SYSVIEW_DeleteTask+0x174>)
 800e890:	4413      	add	r3, r2
 800e892:	2214      	movs	r2, #20
 800e894:	2100      	movs	r1, #0
 800e896:	4618      	mov	r0, r3
 800e898:	f005 fc46 	bl	8014128 <memset>
    _NumTasks--;
 800e89c:	4b04      	ldr	r3, [pc, #16]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	3b01      	subs	r3, #1
 800e8a2:	4a03      	ldr	r2, [pc, #12]	@ (800e8b0 <SYSVIEW_DeleteTask+0x170>)
 800e8a4:	6013      	str	r3, [r2, #0]
 800e8a6:	e000      	b.n	800e8aa <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 800e8a8:	bf00      	nop
  }
}
 800e8aa:	3710      	adds	r7, #16
 800e8ac:	46bd      	mov	sp, r7
 800e8ae:	bd80      	pop	{r7, pc}
 800e8b0:	2000270c 	.word	0x2000270c
 800e8b4:	2000266c 	.word	0x2000266c

0800e8b8 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800e8b8:	b580      	push	{r7, lr}
 800e8ba:	b08a      	sub	sp, #40	@ 0x28
 800e8bc:	af00      	add	r7, sp, #0
 800e8be:	60f8      	str	r0, [r7, #12]
 800e8c0:	60b9      	str	r1, [r7, #8]
 800e8c2:	607a      	str	r2, [r7, #4]
 800e8c4:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800e8c6:	f107 0310 	add.w	r3, r7, #16
 800e8ca:	2218      	movs	r2, #24
 800e8cc:	2100      	movs	r1, #0
 800e8ce:	4618      	mov	r0, r3
 800e8d0:	f005 fc2a 	bl	8014128 <memset>
  TaskInfo.TaskID     = TaskID;
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 800e8d8:	68bb      	ldr	r3, [r7, #8]
 800e8da:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 800e8e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e8e6:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800e8e8:	f107 0310 	add.w	r3, r7, #16
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	f7ff fa05 	bl	800dcfc <SEGGER_SYSVIEW_SendTaskInfo>
}
 800e8f2:	bf00      	nop
 800e8f4:	3728      	adds	r7, #40	@ 0x28
 800e8f6:	46bd      	mov	sp, r7
 800e8f8:	bd80      	pop	{r7, pc}
	...

0800e8fc <LSM6DSL_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LSM6DSL
 */
HAL_StatusTypeDef LSM6DSL_initialize(void) {
 800e8fc:	b580      	push	{r7, lr}
 800e8fe:	b084      	sub	sp, #16
 800e900:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_WHO_AM_I,
 800e902:	2301      	movs	r3, #1
 800e904:	9301      	str	r3, [sp, #4]
 800e906:	1dbb      	adds	r3, r7, #6
 800e908:	9300      	str	r3, [sp, #0]
 800e90a:	2301      	movs	r3, #1
 800e90c:	220f      	movs	r2, #15
 800e90e:	21d4      	movs	r1, #212	@ 0xd4
 800e910:	4833      	ldr	r0, [pc, #204]	@ (800e9e0 <LSM6DSL_initialize+0xe4>)
 800e912:	f7f4 fc61 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800e916:	4603      	mov	r3, r0
 800e918:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e91a:	bf00      	nop
 800e91c:	4b30      	ldr	r3, [pc, #192]	@ (800e9e0 <LSM6DSL_initialize+0xe4>)
 800e91e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e922:	b2db      	uxtb	r3, r3
 800e924:	2b20      	cmp	r3, #32
 800e926:	d1f9      	bne.n	800e91c <LSM6DSL_initialize+0x20>
    ;
  if (buffer != LSM6DSL_WHO_AM_I_VALUE)
 800e928:	79bb      	ldrb	r3, [r7, #6]
 800e92a:	2b6a      	cmp	r3, #106	@ 0x6a
 800e92c:	d001      	beq.n	800e932 <LSM6DSL_initialize+0x36>
    return HAL_ERROR;
 800e92e:	2301      	movs	r3, #1
 800e930:	e051      	b.n	800e9d6 <LSM6DSL_initialize+0xda>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800e932:	230a      	movs	r3, #10
 800e934:	9301      	str	r3, [sp, #4]
 800e936:	4b2b      	ldr	r3, [pc, #172]	@ (800e9e4 <LSM6DSL_initialize+0xe8>)
 800e938:	9300      	str	r3, [sp, #0]
 800e93a:	2301      	movs	r3, #1
 800e93c:	2210      	movs	r2, #16
 800e93e:	21d4      	movs	r1, #212	@ 0xd4
 800e940:	4827      	ldr	r0, [pc, #156]	@ (800e9e0 <LSM6DSL_initialize+0xe4>)
 800e942:	f7f4 fb63 	bl	800300c <HAL_I2C_Mem_Write_DMA>
 800e946:	4603      	mov	r3, r0
 800e948:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_CTRL1_XL, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_ctrl, sizeof(lsm6dsl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e94a:	bf00      	nop
 800e94c:	4b24      	ldr	r3, [pc, #144]	@ (800e9e0 <LSM6DSL_initialize+0xe4>)
 800e94e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e952:	b2db      	uxtb	r3, r3
 800e954:	2b20      	cmp	r3, #32
 800e956:	d1f9      	bne.n	800e94c <LSM6DSL_initialize+0x50>
    ;

  /* read back the sensor configuration to do a basic check */
  memset(&lsm6dsl_ctrl, 0xFF, sizeof(lsm6dsl_ctrl));
 800e958:	220a      	movs	r2, #10
 800e95a:	21ff      	movs	r1, #255	@ 0xff
 800e95c:	4821      	ldr	r0, [pc, #132]	@ (800e9e4 <LSM6DSL_initialize+0xe8>)
 800e95e:	f005 fbe3 	bl	8014128 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e962:	230a      	movs	r3, #10
 800e964:	9301      	str	r3, [sp, #4]
 800e966:	4b1f      	ldr	r3, [pc, #124]	@ (800e9e4 <LSM6DSL_initialize+0xe8>)
 800e968:	9300      	str	r3, [sp, #0]
 800e96a:	2301      	movs	r3, #1
 800e96c:	2210      	movs	r2, #16
 800e96e:	21d4      	movs	r1, #212	@ 0xd4
 800e970:	481b      	ldr	r0, [pc, #108]	@ (800e9e0 <LSM6DSL_initialize+0xe4>)
 800e972:	f7f4 fc31 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800e976:	4603      	mov	r3, r0
 800e978:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_CTRL1_XL, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_ctrl, sizeof(lsm6dsl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e97a:	bf00      	nop
 800e97c:	4b18      	ldr	r3, [pc, #96]	@ (800e9e0 <LSM6DSL_initialize+0xe4>)
 800e97e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e982:	b2db      	uxtb	r3, r3
 800e984:	2b20      	cmp	r3, #32
 800e986:	d1f9      	bne.n	800e97c <LSM6DSL_initialize+0x80>
    ;

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800e988:	2304      	movs	r3, #4
 800e98a:	9301      	str	r3, [sp, #4]
 800e98c:	4b16      	ldr	r3, [pc, #88]	@ (800e9e8 <LSM6DSL_initialize+0xec>)
 800e98e:	9300      	str	r3, [sp, #0]
 800e990:	2301      	movs	r3, #1
 800e992:	220b      	movs	r2, #11
 800e994:	21d4      	movs	r1, #212	@ 0xd4
 800e996:	4812      	ldr	r0, [pc, #72]	@ (800e9e0 <LSM6DSL_initialize+0xe4>)
 800e998:	f7f4 fb38 	bl	800300c <HAL_I2C_Mem_Write_DMA>
 800e99c:	4603      	mov	r3, r0
 800e99e:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_DRDY_PULSE_CFG_G, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_intcfg, sizeof(lsm6dsl_intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e9a0:	bf00      	nop
 800e9a2:	4b0f      	ldr	r3, [pc, #60]	@ (800e9e0 <LSM6DSL_initialize+0xe4>)
 800e9a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e9a8:	b2db      	uxtb	r3, r3
 800e9aa:	2b20      	cmp	r3, #32
 800e9ac:	d1f9      	bne.n	800e9a2 <LSM6DSL_initialize+0xa6>
    ;

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e9ae:	230e      	movs	r3, #14
 800e9b0:	9301      	str	r3, [sp, #4]
 800e9b2:	4b0e      	ldr	r3, [pc, #56]	@ (800e9ec <LSM6DSL_initialize+0xf0>)
 800e9b4:	9300      	str	r3, [sp, #0]
 800e9b6:	2301      	movs	r3, #1
 800e9b8:	2220      	movs	r2, #32
 800e9ba:	21d4      	movs	r1, #212	@ 0xd4
 800e9bc:	4808      	ldr	r0, [pc, #32]	@ (800e9e0 <LSM6DSL_initialize+0xe4>)
 800e9be:	f7f4 fc0b 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800e9c2:	4603      	mov	r3, r0
 800e9c4:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_OUT_TEMP_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_raw_values, sizeof(lsm6dsl_raw_values));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800e9c6:	bf00      	nop
 800e9c8:	4b05      	ldr	r3, [pc, #20]	@ (800e9e0 <LSM6DSL_initialize+0xe4>)
 800e9ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e9ce:	b2db      	uxtb	r3, r3
 800e9d0:	2b20      	cmp	r3, #32
 800e9d2:	d1f9      	bne.n	800e9c8 <LSM6DSL_initialize+0xcc>
    ;

  return HAL_status;
 800e9d4:	79fb      	ldrb	r3, [r7, #7]
}
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	3708      	adds	r7, #8
 800e9da:	46bd      	mov	sp, r7
 800e9dc:	bd80      	pop	{r7, pc}
 800e9de:	bf00      	nop
 800e9e0:	200003ac 	.word	0x200003ac
 800e9e4:	2000005c 	.word	0x2000005c
 800e9e8:	20000068 	.word	0x20000068
 800e9ec:	20002710 	.word	0x20002710

0800e9f0 <LSM6DSL_data_ready>:
 * @brief  EXTI line detection callback.
 * @param  None
 * @retval None
 */
HAL_StatusTypeDef LSM6DSL_data_ready(void)
{
 800e9f0:	b580      	push	{r7, lr}
 800e9f2:	b084      	sub	sp, #16
 800e9f4:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;

  /* start reading the acc-gyro sensor value */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800e9f6:	230e      	movs	r3, #14
 800e9f8:	9301      	str	r3, [sp, #4]
 800e9fa:	4b6f      	ldr	r3, [pc, #444]	@ (800ebb8 <LSM6DSL_data_ready+0x1c8>)
 800e9fc:	9300      	str	r3, [sp, #0]
 800e9fe:	2301      	movs	r3, #1
 800ea00:	2220      	movs	r2, #32
 800ea02:	21d4      	movs	r1, #212	@ 0xd4
 800ea04:	486d      	ldr	r0, [pc, #436]	@ (800ebbc <LSM6DSL_data_ready+0x1cc>)
 800ea06:	f7f4 fbe7 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800ea0a:	4603      	mov	r3, r0
 800ea0c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_OUT_TEMP_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_raw_values, (sizeof(lsm6dsl_raw_values)));

  if (HAL_status != HAL_OK)
 800ea0e:	79fb      	ldrb	r3, [r7, #7]
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d001      	beq.n	800ea18 <LSM6DSL_data_ready+0x28>
  {
    return HAL_status;
 800ea14:	79fb      	ldrb	r3, [r7, #7]
 800ea16:	e0bc      	b.n	800eb92 <LSM6DSL_data_ready+0x1a2>
  }
  else
  {
	  while(hi2c2.State != HAL_I2C_STATE_READY);
 800ea18:	bf00      	nop
 800ea1a:	4b68      	ldr	r3, [pc, #416]	@ (800ebbc <LSM6DSL_data_ready+0x1cc>)
 800ea1c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ea20:	b2db      	uxtb	r3, r3
 800ea22:	2b20      	cmp	r3, #32
 800ea24:	d1f9      	bne.n	800ea1a <LSM6DSL_data_ready+0x2a>
  }
  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800ea26:	4b66      	ldr	r3, [pc, #408]	@ (800ebc0 <LSM6DSL_data_ready+0x1d0>)
 800ea28:	681b      	ldr	r3, [r3, #0]
 800ea2a:	4618      	mov	r0, r3
 800ea2c:	f7fa fc70 	bl	8009310 <osSemaphoreRelease>
  // todo magic numbers entfernen
  lsm6dsl_values.temperature =
      lsm6dsl_raw_values.raw_temperature / 256.0 + 25.0;
 800ea30:	4b61      	ldr	r3, [pc, #388]	@ (800ebb8 <LSM6DSL_data_ready+0x1c8>)
 800ea32:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ea36:	4618      	mov	r0, r3
 800ea38:	f7f1 fd7e 	bl	8000538 <__aeabi_i2d>
 800ea3c:	f04f 0200 	mov.w	r2, #0
 800ea40:	4b60      	ldr	r3, [pc, #384]	@ (800ebc4 <LSM6DSL_data_ready+0x1d4>)
 800ea42:	f7f1 ff0d 	bl	8000860 <__aeabi_ddiv>
 800ea46:	4602      	mov	r2, r0
 800ea48:	460b      	mov	r3, r1
 800ea4a:	4610      	mov	r0, r2
 800ea4c:	4619      	mov	r1, r3
 800ea4e:	f04f 0200 	mov.w	r2, #0
 800ea52:	4b5d      	ldr	r3, [pc, #372]	@ (800ebc8 <LSM6DSL_data_ready+0x1d8>)
 800ea54:	f7f1 fc24 	bl	80002a0 <__adddf3>
 800ea58:	4602      	mov	r2, r0
 800ea5a:	460b      	mov	r3, r1
 800ea5c:	4610      	mov	r0, r2
 800ea5e:	4619      	mov	r1, r3
 800ea60:	f7f1 ffe6 	bl	8000a30 <__aeabi_d2f>
 800ea64:	4603      	mov	r3, r0
  lsm6dsl_values.temperature =
 800ea66:	4a59      	ldr	r2, [pc, #356]	@ (800ebcc <LSM6DSL_data_ready+0x1dc>)
 800ea68:	6193      	str	r3, [r2, #24]
  lsm6dsl_values.acc_x =
      lsm6dsl_raw_values.raw_acc_x * (16.0 / USHRT_MAX) * GRAVITY;
 800ea6a:	4b53      	ldr	r3, [pc, #332]	@ (800ebb8 <LSM6DSL_data_ready+0x1c8>)
 800ea6c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800ea70:	4618      	mov	r0, r3
 800ea72:	f7f1 fd61 	bl	8000538 <__aeabi_i2d>
 800ea76:	a34a      	add	r3, pc, #296	@ (adr r3, 800eba0 <LSM6DSL_data_ready+0x1b0>)
 800ea78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea7c:	f7f1 fdc6 	bl	800060c <__aeabi_dmul>
 800ea80:	4602      	mov	r2, r0
 800ea82:	460b      	mov	r3, r1
 800ea84:	4610      	mov	r0, r2
 800ea86:	4619      	mov	r1, r3
 800ea88:	a347      	add	r3, pc, #284	@ (adr r3, 800eba8 <LSM6DSL_data_ready+0x1b8>)
 800ea8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea8e:	f7f1 fdbd 	bl	800060c <__aeabi_dmul>
 800ea92:	4602      	mov	r2, r0
 800ea94:	460b      	mov	r3, r1
 800ea96:	4610      	mov	r0, r2
 800ea98:	4619      	mov	r1, r3
 800ea9a:	f7f1 ffc9 	bl	8000a30 <__aeabi_d2f>
 800ea9e:	4603      	mov	r3, r0
  lsm6dsl_values.acc_x =
 800eaa0:	4a4a      	ldr	r2, [pc, #296]	@ (800ebcc <LSM6DSL_data_ready+0x1dc>)
 800eaa2:	6013      	str	r3, [r2, #0]
  lsm6dsl_values.acc_y =
      lsm6dsl_raw_values.raw_acc_y * (16.0 / USHRT_MAX) * GRAVITY;
 800eaa4:	4b44      	ldr	r3, [pc, #272]	@ (800ebb8 <LSM6DSL_data_ready+0x1c8>)
 800eaa6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800eaaa:	4618      	mov	r0, r3
 800eaac:	f7f1 fd44 	bl	8000538 <__aeabi_i2d>
 800eab0:	a33b      	add	r3, pc, #236	@ (adr r3, 800eba0 <LSM6DSL_data_ready+0x1b0>)
 800eab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eab6:	f7f1 fda9 	bl	800060c <__aeabi_dmul>
 800eaba:	4602      	mov	r2, r0
 800eabc:	460b      	mov	r3, r1
 800eabe:	4610      	mov	r0, r2
 800eac0:	4619      	mov	r1, r3
 800eac2:	a339      	add	r3, pc, #228	@ (adr r3, 800eba8 <LSM6DSL_data_ready+0x1b8>)
 800eac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eac8:	f7f1 fda0 	bl	800060c <__aeabi_dmul>
 800eacc:	4602      	mov	r2, r0
 800eace:	460b      	mov	r3, r1
 800ead0:	4610      	mov	r0, r2
 800ead2:	4619      	mov	r1, r3
 800ead4:	f7f1 ffac 	bl	8000a30 <__aeabi_d2f>
 800ead8:	4603      	mov	r3, r0
  lsm6dsl_values.acc_y =
 800eada:	4a3c      	ldr	r2, [pc, #240]	@ (800ebcc <LSM6DSL_data_ready+0x1dc>)
 800eadc:	6053      	str	r3, [r2, #4]
  lsm6dsl_values.acc_z =
      lsm6dsl_raw_values.raw_acc_z * (16.0 / USHRT_MAX) * GRAVITY;
 800eade:	4b36      	ldr	r3, [pc, #216]	@ (800ebb8 <LSM6DSL_data_ready+0x1c8>)
 800eae0:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800eae4:	4618      	mov	r0, r3
 800eae6:	f7f1 fd27 	bl	8000538 <__aeabi_i2d>
 800eaea:	a32d      	add	r3, pc, #180	@ (adr r3, 800eba0 <LSM6DSL_data_ready+0x1b0>)
 800eaec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eaf0:	f7f1 fd8c 	bl	800060c <__aeabi_dmul>
 800eaf4:	4602      	mov	r2, r0
 800eaf6:	460b      	mov	r3, r1
 800eaf8:	4610      	mov	r0, r2
 800eafa:	4619      	mov	r1, r3
 800eafc:	a32a      	add	r3, pc, #168	@ (adr r3, 800eba8 <LSM6DSL_data_ready+0x1b8>)
 800eafe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb02:	f7f1 fd83 	bl	800060c <__aeabi_dmul>
 800eb06:	4602      	mov	r2, r0
 800eb08:	460b      	mov	r3, r1
 800eb0a:	4610      	mov	r0, r2
 800eb0c:	4619      	mov	r1, r3
 800eb0e:	f7f1 ff8f 	bl	8000a30 <__aeabi_d2f>
 800eb12:	4603      	mov	r3, r0
  lsm6dsl_values.acc_z =
 800eb14:	4a2d      	ldr	r2, [pc, #180]	@ (800ebcc <LSM6DSL_data_ready+0x1dc>)
 800eb16:	6093      	str	r3, [r2, #8]

  lsm6dsl_values.gyro_x = lsm6dsl_raw_values.raw_gyro_x * (2000.0 / USHRT_MAX);
 800eb18:	4b27      	ldr	r3, [pc, #156]	@ (800ebb8 <LSM6DSL_data_ready+0x1c8>)
 800eb1a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800eb1e:	4618      	mov	r0, r3
 800eb20:	f7f1 fd0a 	bl	8000538 <__aeabi_i2d>
 800eb24:	a322      	add	r3, pc, #136	@ (adr r3, 800ebb0 <LSM6DSL_data_ready+0x1c0>)
 800eb26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb2a:	f7f1 fd6f 	bl	800060c <__aeabi_dmul>
 800eb2e:	4602      	mov	r2, r0
 800eb30:	460b      	mov	r3, r1
 800eb32:	4610      	mov	r0, r2
 800eb34:	4619      	mov	r1, r3
 800eb36:	f7f1 ff7b 	bl	8000a30 <__aeabi_d2f>
 800eb3a:	4603      	mov	r3, r0
 800eb3c:	4a23      	ldr	r2, [pc, #140]	@ (800ebcc <LSM6DSL_data_ready+0x1dc>)
 800eb3e:	60d3      	str	r3, [r2, #12]
  lsm6dsl_values.gyro_y = lsm6dsl_raw_values.raw_gyro_y * (2000.0 / USHRT_MAX);
 800eb40:	4b1d      	ldr	r3, [pc, #116]	@ (800ebb8 <LSM6DSL_data_ready+0x1c8>)
 800eb42:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800eb46:	4618      	mov	r0, r3
 800eb48:	f7f1 fcf6 	bl	8000538 <__aeabi_i2d>
 800eb4c:	a318      	add	r3, pc, #96	@ (adr r3, 800ebb0 <LSM6DSL_data_ready+0x1c0>)
 800eb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb52:	f7f1 fd5b 	bl	800060c <__aeabi_dmul>
 800eb56:	4602      	mov	r2, r0
 800eb58:	460b      	mov	r3, r1
 800eb5a:	4610      	mov	r0, r2
 800eb5c:	4619      	mov	r1, r3
 800eb5e:	f7f1 ff67 	bl	8000a30 <__aeabi_d2f>
 800eb62:	4603      	mov	r3, r0
 800eb64:	4a19      	ldr	r2, [pc, #100]	@ (800ebcc <LSM6DSL_data_ready+0x1dc>)
 800eb66:	6113      	str	r3, [r2, #16]
  lsm6dsl_values.gyro_z = lsm6dsl_raw_values.raw_gyro_z * (2000.0 / USHRT_MAX);
 800eb68:	4b13      	ldr	r3, [pc, #76]	@ (800ebb8 <LSM6DSL_data_ready+0x1c8>)
 800eb6a:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800eb6e:	4618      	mov	r0, r3
 800eb70:	f7f1 fce2 	bl	8000538 <__aeabi_i2d>
 800eb74:	a30e      	add	r3, pc, #56	@ (adr r3, 800ebb0 <LSM6DSL_data_ready+0x1c0>)
 800eb76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb7a:	f7f1 fd47 	bl	800060c <__aeabi_dmul>
 800eb7e:	4602      	mov	r2, r0
 800eb80:	460b      	mov	r3, r1
 800eb82:	4610      	mov	r0, r2
 800eb84:	4619      	mov	r1, r3
 800eb86:	f7f1 ff53 	bl	8000a30 <__aeabi_d2f>
 800eb8a:	4603      	mov	r3, r0
 800eb8c:	4a0f      	ldr	r2, [pc, #60]	@ (800ebcc <LSM6DSL_data_ready+0x1dc>)
 800eb8e:	6153      	str	r3, [r2, #20]

  return HAL_status;
 800eb90:	79fb      	ldrb	r3, [r7, #7]
}
 800eb92:	4618      	mov	r0, r3
 800eb94:	3708      	adds	r7, #8
 800eb96:	46bd      	mov	sp, r7
 800eb98:	bd80      	pop	{r7, pc}
 800eb9a:	bf00      	nop
 800eb9c:	f3af 8000 	nop.w
 800eba0:	00100010 	.word	0x00100010
 800eba4:	3f300010 	.word	0x3f300010
 800eba8:	51eb851f 	.word	0x51eb851f
 800ebac:	40239eb8 	.word	0x40239eb8
 800ebb0:	401f401f 	.word	0x401f401f
 800ebb4:	3f9f401f 	.word	0x3f9f401f
 800ebb8:	20002710 	.word	0x20002710
 800ebbc:	200003ac 	.word	0x200003ac
 800ebc0:	2000063c 	.word	0x2000063c
 800ebc4:	40700000 	.word	0x40700000
 800ebc8:	40390000 	.word	0x40390000
 800ebcc:	20002720 	.word	0x20002720

0800ebd0 <LPS22HB_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LPS22HB
 */
HAL_StatusTypeDef LPS22HB_initialize(void) {
 800ebd0:	b580      	push	{r7, lr}
 800ebd2:	b084      	sub	sp, #16
 800ebd4:	af02      	add	r7, sp, #8
  volatile HAL_StatusTypeDef HAL_status;

  uint8_t buffer = 0;
 800ebd6:	2300      	movs	r3, #0
 800ebd8:	71bb      	strb	r3, [r7, #6]

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_WHO_AM_I,
 800ebda:	2301      	movs	r3, #1
 800ebdc:	9301      	str	r3, [sp, #4]
 800ebde:	1dbb      	adds	r3, r7, #6
 800ebe0:	9300      	str	r3, [sp, #0]
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	220f      	movs	r2, #15
 800ebe6:	21ba      	movs	r1, #186	@ 0xba
 800ebe8:	4831      	ldr	r0, [pc, #196]	@ (800ecb0 <LPS22HB_initialize+0xe0>)
 800ebea:	f7f4 faf5 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800ebee:	4603      	mov	r3, r0
  HAL_status =
 800ebf0:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ebf2:	bf00      	nop
 800ebf4:	4b2e      	ldr	r3, [pc, #184]	@ (800ecb0 <LPS22HB_initialize+0xe0>)
 800ebf6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ebfa:	b2db      	uxtb	r3, r3
 800ebfc:	2b20      	cmp	r3, #32
 800ebfe:	d1f9      	bne.n	800ebf4 <LPS22HB_initialize+0x24>
  }
  if (buffer != LPS22HB_WHO_AM_I_VALUE) {
 800ec00:	79bb      	ldrb	r3, [r7, #6]
 800ec02:	2bb1      	cmp	r3, #177	@ 0xb1
 800ec04:	d001      	beq.n	800ec0a <LPS22HB_initialize+0x3a>
    return HAL_ERROR;
 800ec06:	2301      	movs	r3, #1
 800ec08:	e04d      	b.n	800eca6 <LPS22HB_initialize+0xd6>
  }

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800ec0a:	2301      	movs	r3, #1
 800ec0c:	9301      	str	r3, [sp, #4]
 800ec0e:	4b29      	ldr	r3, [pc, #164]	@ (800ecb4 <LPS22HB_initialize+0xe4>)
 800ec10:	9300      	str	r3, [sp, #0]
 800ec12:	2301      	movs	r3, #1
 800ec14:	2211      	movs	r2, #17
 800ec16:	21ba      	movs	r1, #186	@ 0xba
 800ec18:	4825      	ldr	r0, [pc, #148]	@ (800ecb0 <LPS22HB_initialize+0xe0>)
 800ec1a:	f7f4 f9f7 	bl	800300c <HAL_I2C_Mem_Write_DMA>
 800ec1e:	4603      	mov	r3, r0
 800ec20:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_CTRL_REG2, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_ctrl.ctrl2, sizeof(uint8_t));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ec22:	bf00      	nop
 800ec24:	4b22      	ldr	r3, [pc, #136]	@ (800ecb0 <LPS22HB_initialize+0xe0>)
 800ec26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ec2a:	b2db      	uxtb	r3, r3
 800ec2c:	2b20      	cmp	r3, #32
 800ec2e:	d1f9      	bne.n	800ec24 <LPS22HB_initialize+0x54>
  }
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800ec30:	2304      	movs	r3, #4
 800ec32:	9301      	str	r3, [sp, #4]
 800ec34:	4b20      	ldr	r3, [pc, #128]	@ (800ecb8 <LPS22HB_initialize+0xe8>)
 800ec36:	9300      	str	r3, [sp, #0]
 800ec38:	2301      	movs	r3, #1
 800ec3a:	2210      	movs	r2, #16
 800ec3c:	21ba      	movs	r1, #186	@ 0xba
 800ec3e:	481c      	ldr	r0, [pc, #112]	@ (800ecb0 <LPS22HB_initialize+0xe0>)
 800ec40:	f7f4 f9e4 	bl	800300c <HAL_I2C_Mem_Write_DMA>
 800ec44:	4603      	mov	r3, r0
 800ec46:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_ctrl, sizeof(lps22hb_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ec48:	bf00      	nop
 800ec4a:	4b19      	ldr	r3, [pc, #100]	@ (800ecb0 <LPS22HB_initialize+0xe0>)
 800ec4c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ec50:	b2db      	uxtb	r3, r3
 800ec52:	2b20      	cmp	r3, #32
 800ec54:	d1f9      	bne.n	800ec4a <LPS22HB_initialize+0x7a>
  // LPS22HB_CTRL_REG1, 			I2C_MEMADD_SIZE_8BIT, (uint8_t
  // *)&lps22hb_ctrl, sizeof(lps22hb_ctrl)); 	while(hi2c2.State !=
  // HAL_I2C_STATE_READY);

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800ec56:	2301      	movs	r3, #1
 800ec58:	9301      	str	r3, [sp, #4]
 800ec5a:	4b18      	ldr	r3, [pc, #96]	@ (800ecbc <LPS22HB_initialize+0xec>)
 800ec5c:	9300      	str	r3, [sp, #0]
 800ec5e:	2301      	movs	r3, #1
 800ec60:	220b      	movs	r2, #11
 800ec62:	21ba      	movs	r1, #186	@ 0xba
 800ec64:	4812      	ldr	r0, [pc, #72]	@ (800ecb0 <LPS22HB_initialize+0xe0>)
 800ec66:	f7f4 f9d1 	bl	800300c <HAL_I2C_Mem_Write_DMA>
 800ec6a:	4603      	mov	r3, r0
 800ec6c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INTERRUPT_CFG,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&lps22hb_intcfg, sizeof(lps22hb_intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ec6e:	bf00      	nop
 800ec70:	4b0f      	ldr	r3, [pc, #60]	@ (800ecb0 <LPS22HB_initialize+0xe0>)
 800ec72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ec76:	b2db      	uxtb	r3, r3
 800ec78:	2b20      	cmp	r3, #32
 800ec7a:	d1f9      	bne.n	800ec70 <LPS22HB_initialize+0xa0>
  }

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ec7c:	2308      	movs	r3, #8
 800ec7e:	9301      	str	r3, [sp, #4]
 800ec80:	4b0f      	ldr	r3, [pc, #60]	@ (800ecc0 <LPS22HB_initialize+0xf0>)
 800ec82:	9300      	str	r3, [sp, #0]
 800ec84:	2301      	movs	r3, #1
 800ec86:	2225      	movs	r2, #37	@ 0x25
 800ec88:	21ba      	movs	r1, #186	@ 0xba
 800ec8a:	4809      	ldr	r0, [pc, #36]	@ (800ecb0 <LPS22HB_initialize+0xe0>)
 800ec8c:	f7f4 faa4 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800ec90:	4603      	mov	r3, r0
 800ec92:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INT_SOURCE, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_raw_values, sizeof(lps22hb_raw_values));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ec94:	bf00      	nop
 800ec96:	4b06      	ldr	r3, [pc, #24]	@ (800ecb0 <LPS22HB_initialize+0xe0>)
 800ec98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ec9c:	b2db      	uxtb	r3, r3
 800ec9e:	2b20      	cmp	r3, #32
 800eca0:	d1f9      	bne.n	800ec96 <LPS22HB_initialize+0xc6>
  }

  return HAL_status;
 800eca2:	79fb      	ldrb	r3, [r7, #7]
 800eca4:	b2db      	uxtb	r3, r3
}
 800eca6:	4618      	mov	r0, r3
 800eca8:	3708      	adds	r7, #8
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	bd80      	pop	{r7, pc}
 800ecae:	bf00      	nop
 800ecb0:	200003ac 	.word	0x200003ac
 800ecb4:	2000006d 	.word	0x2000006d
 800ecb8:	2000006c 	.word	0x2000006c
 800ecbc:	20000070 	.word	0x20000070
 800ecc0:	2000273c 	.word	0x2000273c

0800ecc4 <LPS22HB_data_ready>:

HAL_StatusTypeDef LPS22HB_data_ready(void)
{
 800ecc4:	b5b0      	push	{r4, r5, r7, lr}
 800ecc6:	b084      	sub	sp, #16
 800ecc8:	af02      	add	r7, sp, #8
  /* start reading the humidity sensor value */
  /* this needs to be done in a do-while loop because the sensor
   * is not responding anymore if previous data has not been read */
  do
  {
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ecca:	2308      	movs	r3, #8
 800eccc:	9301      	str	r3, [sp, #4]
 800ecce:	4b3e      	ldr	r3, [pc, #248]	@ (800edc8 <LPS22HB_data_ready+0x104>)
 800ecd0:	9300      	str	r3, [sp, #0]
 800ecd2:	2301      	movs	r3, #1
 800ecd4:	2225      	movs	r2, #37	@ 0x25
 800ecd6:	21ba      	movs	r1, #186	@ 0xba
 800ecd8:	483c      	ldr	r0, [pc, #240]	@ (800edcc <LPS22HB_data_ready+0x108>)
 800ecda:	f7f4 fa7d 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800ecde:	4603      	mov	r3, r0
 800ece0:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INT_SOURCE, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_raw_values, sizeof(lps22hb_raw_values));
  } while(HAL_status != HAL_OK);
 800ece2:	79fb      	ldrb	r3, [r7, #7]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	d1f0      	bne.n	800ecca <LPS22HB_data_ready+0x6>

  while(hi2c2.State != HAL_I2C_STATE_READY);
 800ece8:	bf00      	nop
 800ecea:	4b38      	ldr	r3, [pc, #224]	@ (800edcc <LPS22HB_data_ready+0x108>)
 800ecec:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ecf0:	b2db      	uxtb	r3, r3
 800ecf2:	2b20      	cmp	r3, #32
 800ecf4:	d1f9      	bne.n	800ecea <LPS22HB_data_ready+0x26>


  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800ecf6:	4b36      	ldr	r3, [pc, #216]	@ (800edd0 <LPS22HB_data_ready+0x10c>)
 800ecf8:	681b      	ldr	r3, [r3, #0]
 800ecfa:	4618      	mov	r0, r3
 800ecfc:	f7fa fb08 	bl	8009310 <osSemaphoreRelease>

  /* Convert raw pressure to hPa */
  if (lps22hb_raw_values.raw_p_t_data[2] > SCHAR_MAX) {
 800ed00:	4b31      	ldr	r3, [pc, #196]	@ (800edc8 <LPS22HB_data_ready+0x104>)
 800ed02:	795b      	ldrb	r3, [r3, #5]
 800ed04:	b25b      	sxtb	r3, r3
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	da28      	bge.n	800ed5c <LPS22HB_data_ready+0x98>
    lps22hb_values.pressure =
        -1.0 *
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800ed0a:	4b2f      	ldr	r3, [pc, #188]	@ (800edc8 <LPS22HB_data_ready+0x104>)
 800ed0c:	78db      	ldrb	r3, [r3, #3]
 800ed0e:	461a      	mov	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800ed10:	4b2d      	ldr	r3, [pc, #180]	@ (800edc8 <LPS22HB_data_ready+0x104>)
 800ed12:	791b      	ldrb	r3, [r3, #4]
 800ed14:	021b      	lsls	r3, r3, #8
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800ed16:	431a      	orrs	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800ed18:	4b2b      	ldr	r3, [pc, #172]	@ (800edc8 <LPS22HB_data_ready+0x104>)
 800ed1a:	795b      	ldrb	r3, [r3, #5]
 800ed1c:	041b      	lsls	r3, r3, #16
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800ed1e:	4313      	orrs	r3, r2
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800ed20:	ee07 3a90 	vmov	s15, r3
 800ed24:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800ed28:	ee17 0a90 	vmov	r0, s15
 800ed2c:	f7f1 fc16 	bl	800055c <__aeabi_f2d>
 800ed30:	4602      	mov	r2, r0
 800ed32:	460b      	mov	r3, r1
        -1.0 *
 800ed34:	4614      	mov	r4, r2
 800ed36:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800ed3a:	f04f 0200 	mov.w	r2, #0
 800ed3e:	4b25      	ldr	r3, [pc, #148]	@ (800edd4 <LPS22HB_data_ready+0x110>)
 800ed40:	4620      	mov	r0, r4
 800ed42:	4629      	mov	r1, r5
 800ed44:	f7f1 fd8c 	bl	8000860 <__aeabi_ddiv>
 800ed48:	4602      	mov	r2, r0
 800ed4a:	460b      	mov	r3, r1
 800ed4c:	4610      	mov	r0, r2
 800ed4e:	4619      	mov	r1, r3
 800ed50:	f7f1 fe6e 	bl	8000a30 <__aeabi_d2f>
 800ed54:	4603      	mov	r3, r0
    lps22hb_values.pressure =
 800ed56:	4a20      	ldr	r2, [pc, #128]	@ (800edd8 <LPS22HB_data_ready+0x114>)
 800ed58:	6013      	str	r3, [r2, #0]
 800ed5a:	e015      	b.n	800ed88 <LPS22HB_data_ready+0xc4>
        4096;
  } else {
    lps22hb_values.pressure =
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800ed5c:	4b1a      	ldr	r3, [pc, #104]	@ (800edc8 <LPS22HB_data_ready+0x104>)
 800ed5e:	78db      	ldrb	r3, [r3, #3]
 800ed60:	461a      	mov	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800ed62:	4b19      	ldr	r3, [pc, #100]	@ (800edc8 <LPS22HB_data_ready+0x104>)
 800ed64:	791b      	ldrb	r3, [r3, #4]
 800ed66:	021b      	lsls	r3, r3, #8
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800ed68:	431a      	orrs	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800ed6a:	4b17      	ldr	r3, [pc, #92]	@ (800edc8 <LPS22HB_data_ready+0x104>)
 800ed6c:	795b      	ldrb	r3, [r3, #5]
 800ed6e:	041b      	lsls	r3, r3, #16
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800ed70:	4313      	orrs	r3, r2
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800ed72:	ee07 3a90 	vmov	s15, r3
 800ed76:	eeb8 7a67 	vcvt.f32.u32	s14, s15
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800ed7a:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800eddc <LPS22HB_data_ready+0x118>
 800ed7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
    lps22hb_values.pressure =
 800ed82:	4b15      	ldr	r3, [pc, #84]	@ (800edd8 <LPS22HB_data_ready+0x114>)
 800ed84:	edc3 7a00 	vstr	s15, [r3]
        4096;
  }

  lps22hb_values.temperature =
      ((int16_t)((lps22hb_raw_values.raw_p_t_data[3]) |
 800ed88:	4b0f      	ldr	r3, [pc, #60]	@ (800edc8 <LPS22HB_data_ready+0x104>)
 800ed8a:	799b      	ldrb	r3, [r3, #6]
 800ed8c:	b21a      	sxth	r2, r3
                 (lps22hb_raw_values.raw_p_t_data[4] << 8))) /
 800ed8e:	4b0e      	ldr	r3, [pc, #56]	@ (800edc8 <LPS22HB_data_ready+0x104>)
 800ed90:	79db      	ldrb	r3, [r3, #7]
      ((int16_t)((lps22hb_raw_values.raw_p_t_data[3]) |
 800ed92:	b21b      	sxth	r3, r3
 800ed94:	021b      	lsls	r3, r3, #8
 800ed96:	b21b      	sxth	r3, r3
 800ed98:	4313      	orrs	r3, r2
 800ed9a:	b21b      	sxth	r3, r3
                 (lps22hb_raw_values.raw_p_t_data[4] << 8))) /
 800ed9c:	4618      	mov	r0, r3
 800ed9e:	f7f1 fbcb 	bl	8000538 <__aeabi_i2d>
 800eda2:	f04f 0200 	mov.w	r2, #0
 800eda6:	4b0e      	ldr	r3, [pc, #56]	@ (800ede0 <LPS22HB_data_ready+0x11c>)
 800eda8:	f7f1 fd5a 	bl	8000860 <__aeabi_ddiv>
 800edac:	4602      	mov	r2, r0
 800edae:	460b      	mov	r3, r1
 800edb0:	4610      	mov	r0, r2
 800edb2:	4619      	mov	r1, r3
 800edb4:	f7f1 fe3c 	bl	8000a30 <__aeabi_d2f>
 800edb8:	4603      	mov	r3, r0
  lps22hb_values.temperature =
 800edba:	4a07      	ldr	r2, [pc, #28]	@ (800edd8 <LPS22HB_data_ready+0x114>)
 800edbc:	6053      	str	r3, [r2, #4]
      100.0;

  return HAL_status;
 800edbe:	79fb      	ldrb	r3, [r7, #7]
}
 800edc0:	4618      	mov	r0, r3
 800edc2:	3708      	adds	r7, #8
 800edc4:	46bd      	mov	sp, r7
 800edc6:	bdb0      	pop	{r4, r5, r7, pc}
 800edc8:	2000273c 	.word	0x2000273c
 800edcc:	200003ac 	.word	0x200003ac
 800edd0:	2000063c 	.word	0x2000063c
 800edd4:	40b00000 	.word	0x40b00000
 800edd8:	20002744 	.word	0x20002744
 800eddc:	45800000 	.word	0x45800000
 800ede0:	40590000 	.word	0x40590000

0800ede4 <HTS221_initialize>:
extern osSemaphoreId_t I2C2availableHandle;

/*
 * Initialize the HTS221
 */
HAL_StatusTypeDef HTS221_initialize(void) {
 800ede4:	b580      	push	{r7, lr}
 800ede6:	b084      	sub	sp, #16
 800ede8:	af02      	add	r7, sp, #8
  volatile HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_WHO_AM_I,
 800edea:	2301      	movs	r3, #1
 800edec:	9301      	str	r3, [sp, #4]
 800edee:	1dbb      	adds	r3, r7, #6
 800edf0:	9300      	str	r3, [sp, #0]
 800edf2:	2301      	movs	r3, #1
 800edf4:	228f      	movs	r2, #143	@ 0x8f
 800edf6:	21be      	movs	r1, #190	@ 0xbe
 800edf8:	482c      	ldr	r0, [pc, #176]	@ (800eeac <HTS221_initialize+0xc8>)
 800edfa:	f7f4 f9ed 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800edfe:	4603      	mov	r3, r0
  HAL_status =
 800ee00:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ee02:	bf00      	nop
 800ee04:	4b29      	ldr	r3, [pc, #164]	@ (800eeac <HTS221_initialize+0xc8>)
 800ee06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ee0a:	b2db      	uxtb	r3, r3
 800ee0c:	2b20      	cmp	r3, #32
 800ee0e:	d1f9      	bne.n	800ee04 <HTS221_initialize+0x20>
  }
  if (buffer != HTS221_WHO_AM_I_VALUE)
 800ee10:	79bb      	ldrb	r3, [r7, #6]
 800ee12:	2bbc      	cmp	r3, #188	@ 0xbc
 800ee14:	d001      	beq.n	800ee1a <HTS221_initialize+0x36>
    return HAL_ERROR;
 800ee16:	2301      	movs	r3, #1
 800ee18:	e044      	b.n	800eea4 <HTS221_initialize+0xc0>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800ee1a:	2303      	movs	r3, #3
 800ee1c:	9301      	str	r3, [sp, #4]
 800ee1e:	4b24      	ldr	r3, [pc, #144]	@ (800eeb0 <HTS221_initialize+0xcc>)
 800ee20:	9300      	str	r3, [sp, #0]
 800ee22:	2301      	movs	r3, #1
 800ee24:	22a0      	movs	r2, #160	@ 0xa0
 800ee26:	21be      	movs	r1, #190	@ 0xbe
 800ee28:	4820      	ldr	r0, [pc, #128]	@ (800eeac <HTS221_initialize+0xc8>)
 800ee2a:	f7f4 f8ef 	bl	800300c <HAL_I2C_Mem_Write_DMA>
 800ee2e:	4603      	mov	r3, r0
 800ee30:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&hts221_ctrl, sizeof(hts221_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ee32:	bf00      	nop
 800ee34:	4b1d      	ldr	r3, [pc, #116]	@ (800eeac <HTS221_initialize+0xc8>)
 800ee36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ee3a:	b2db      	uxtb	r3, r3
 800ee3c:	2b20      	cmp	r3, #32
 800ee3e:	d1f9      	bne.n	800ee34 <HTS221_initialize+0x50>
  }

  /* read back the sensor configuration to do a basic check */
  memset(&hts221_ctrl, 0xFF, sizeof(hts221_ctrl));
 800ee40:	2203      	movs	r2, #3
 800ee42:	21ff      	movs	r1, #255	@ 0xff
 800ee44:	481a      	ldr	r0, [pc, #104]	@ (800eeb0 <HTS221_initialize+0xcc>)
 800ee46:	f005 f96f 	bl	8014128 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ee4a:	2303      	movs	r3, #3
 800ee4c:	9301      	str	r3, [sp, #4]
 800ee4e:	4b18      	ldr	r3, [pc, #96]	@ (800eeb0 <HTS221_initialize+0xcc>)
 800ee50:	9300      	str	r3, [sp, #0]
 800ee52:	2301      	movs	r3, #1
 800ee54:	22a0      	movs	r2, #160	@ 0xa0
 800ee56:	21be      	movs	r1, #190	@ 0xbe
 800ee58:	4814      	ldr	r0, [pc, #80]	@ (800eeac <HTS221_initialize+0xc8>)
 800ee5a:	f7f4 f9bd 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800ee5e:	4603      	mov	r3, r0
 800ee60:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&hts221_ctrl, sizeof(hts221_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ee62:	bf00      	nop
 800ee64:	4b11      	ldr	r3, [pc, #68]	@ (800eeac <HTS221_initialize+0xc8>)
 800ee66:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ee6a:	b2db      	uxtb	r3, r3
 800ee6c:	2b20      	cmp	r3, #32
 800ee6e:	d1f9      	bne.n	800ee64 <HTS221_initialize+0x80>
  }

  HAL_status = HTS221_Get_Calibration_Values(&hts221_cal_values);
 800ee70:	4810      	ldr	r0, [pc, #64]	@ (800eeb4 <HTS221_initialize+0xd0>)
 800ee72:	f000 f823 	bl	800eebc <HTS221_Get_Calibration_Values>
 800ee76:	4603      	mov	r3, r0
 800ee78:	71fb      	strb	r3, [r7, #7]

  /* do a dummy read to reset the DRDY and Status signal */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800ee7a:	2304      	movs	r3, #4
 800ee7c:	9301      	str	r3, [sp, #4]
 800ee7e:	4b0e      	ldr	r3, [pc, #56]	@ (800eeb8 <HTS221_initialize+0xd4>)
 800ee80:	9300      	str	r3, [sp, #0]
 800ee82:	2301      	movs	r3, #1
 800ee84:	22a8      	movs	r2, #168	@ 0xa8
 800ee86:	21be      	movs	r1, #190	@ 0xbe
 800ee88:	4808      	ldr	r0, [pc, #32]	@ (800eeac <HTS221_initialize+0xc8>)
 800ee8a:	f7f4 f9a5 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_HUMIDITY_OUT_L,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&hts221_values, (2 * sizeof(uint16_t)));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ee92:	bf00      	nop
 800ee94:	4b05      	ldr	r3, [pc, #20]	@ (800eeac <HTS221_initialize+0xc8>)
 800ee96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ee9a:	b2db      	uxtb	r3, r3
 800ee9c:	2b20      	cmp	r3, #32
 800ee9e:	d1f9      	bne.n	800ee94 <HTS221_initialize+0xb0>
  }
  return HAL_status;
 800eea0:	79fb      	ldrb	r3, [r7, #7]
 800eea2:	b2db      	uxtb	r3, r3
}
 800eea4:	4618      	mov	r0, r3
 800eea6:	3708      	adds	r7, #8
 800eea8:	46bd      	mov	sp, r7
 800eeaa:	bd80      	pop	{r7, pc}
 800eeac:	200003ac 	.word	0x200003ac
 800eeb0:	20000074 	.word	0x20000074
 800eeb4:	2000274c 	.word	0x2000274c
 800eeb8:	20002758 	.word	0x20002758

0800eebc <HTS221_Get_Calibration_Values>:

/*
 * Read the HTS221 calibration values. These values are used for
 * calculating the relative humidity and temperature
 */
HAL_StatusTypeDef HTS221_Get_Calibration_Values(HTS221_CAL_VALUES *cal_values) {
 800eebc:	b580      	push	{r7, lr}
 800eebe:	b08a      	sub	sp, #40	@ 0x28
 800eec0:	af02      	add	r7, sp, #8
 800eec2:	6078      	str	r0, [r7, #4]
  uint8_t buffer[13];
  HAL_StatusTypeDef HAL_status;
  uint16_t temp;

  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H0_rH_x2_REG,
 800eec4:	2304      	movs	r3, #4
 800eec6:	9301      	str	r3, [sp, #4]
 800eec8:	f107 030c 	add.w	r3, r7, #12
 800eecc:	9300      	str	r3, [sp, #0]
 800eece:	2301      	movs	r3, #1
 800eed0:	22b0      	movs	r2, #176	@ 0xb0
 800eed2:	21be      	movs	r1, #190	@ 0xbe
 800eed4:	4844      	ldr	r0, [pc, #272]	@ (800efe8 <HTS221_Get_Calibration_Values+0x12c>)
 800eed6:	f7f4 f97f 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800eeda:	4603      	mov	r3, r0
 800eedc:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, buffer, 4);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800eede:	bf00      	nop
 800eee0:	4b41      	ldr	r3, [pc, #260]	@ (800efe8 <HTS221_Get_Calibration_Values+0x12c>)
 800eee2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800eee6:	b2db      	uxtb	r3, r3
 800eee8:	2b20      	cmp	r3, #32
 800eeea:	d1f9      	bne.n	800eee0 <HTS221_Get_Calibration_Values+0x24>
  }
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_T1T0_msb_REG,
 800eeec:	2303      	movs	r3, #3
 800eeee:	9301      	str	r3, [sp, #4]
 800eef0:	f107 030c 	add.w	r3, r7, #12
 800eef4:	3304      	adds	r3, #4
 800eef6:	9300      	str	r3, [sp, #0]
 800eef8:	2301      	movs	r3, #1
 800eefa:	22b5      	movs	r2, #181	@ 0xb5
 800eefc:	21be      	movs	r1, #190	@ 0xbe
 800eefe:	483a      	ldr	r0, [pc, #232]	@ (800efe8 <HTS221_Get_Calibration_Values+0x12c>)
 800ef00:	f7f4 f96a 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800ef04:	4603      	mov	r3, r0
 800ef06:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, &buffer[4], 3);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ef08:	bf00      	nop
 800ef0a:	4b37      	ldr	r3, [pc, #220]	@ (800efe8 <HTS221_Get_Calibration_Values+0x12c>)
 800ef0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ef10:	b2db      	uxtb	r3, r3
 800ef12:	2b20      	cmp	r3, #32
 800ef14:	d1f9      	bne.n	800ef0a <HTS221_Get_Calibration_Values+0x4e>
  }
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H1_T0_OUT_REG,
 800ef16:	2306      	movs	r3, #6
 800ef18:	9301      	str	r3, [sp, #4]
 800ef1a:	f107 030c 	add.w	r3, r7, #12
 800ef1e:	3307      	adds	r3, #7
 800ef20:	9300      	str	r3, [sp, #0]
 800ef22:	2301      	movs	r3, #1
 800ef24:	22ba      	movs	r2, #186	@ 0xba
 800ef26:	21be      	movs	r1, #190	@ 0xbe
 800ef28:	482f      	ldr	r0, [pc, #188]	@ (800efe8 <HTS221_Get_Calibration_Values+0x12c>)
 800ef2a:	f7f4 f955 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800ef2e:	4603      	mov	r3, r0
 800ef30:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, &buffer[7], 6);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800ef32:	bf00      	nop
 800ef34:	4b2c      	ldr	r3, [pc, #176]	@ (800efe8 <HTS221_Get_Calibration_Values+0x12c>)
 800ef36:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ef3a:	b2db      	uxtb	r3, r3
 800ef3c:	2b20      	cmp	r3, #32
 800ef3e:	d1f9      	bne.n	800ef34 <HTS221_Get_Calibration_Values+0x78>
  }
  cal_values->H0_rH = buffer[0] >> 1;
 800ef40:	7b3b      	ldrb	r3, [r7, #12]
 800ef42:	085b      	lsrs	r3, r3, #1
 800ef44:	b2da      	uxtb	r2, r3
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	701a      	strb	r2, [r3, #0]
  cal_values->H1_rH = buffer[1] >> 1;
 800ef4a:	7b7b      	ldrb	r3, [r7, #13]
 800ef4c:	085b      	lsrs	r3, r3, #1
 800ef4e:	b2da      	uxtb	r2, r3
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	705a      	strb	r2, [r3, #1]
  cal_values->T0_degC = buffer[2];
 800ef54:	7bba      	ldrb	r2, [r7, #14]
 800ef56:	687b      	ldr	r3, [r7, #4]
 800ef58:	719a      	strb	r2, [r3, #6]
  cal_values->T1_degC = buffer[3];
 800ef5a:	7bfa      	ldrb	r2, [r7, #15]
 800ef5c:	687b      	ldr	r3, [r7, #4]
 800ef5e:	71da      	strb	r2, [r3, #7]
  temp = (cal_values->T0_degC) | ((buffer[4] & 0x03) << 8);
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	799b      	ldrb	r3, [r3, #6]
 800ef64:	b21a      	sxth	r2, r3
 800ef66:	7c3b      	ldrb	r3, [r7, #16]
 800ef68:	b21b      	sxth	r3, r3
 800ef6a:	021b      	lsls	r3, r3, #8
 800ef6c:	b21b      	sxth	r3, r3
 800ef6e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ef72:	b21b      	sxth	r3, r3
 800ef74:	4313      	orrs	r3, r2
 800ef76:	b21b      	sxth	r3, r3
 800ef78:	83bb      	strh	r3, [r7, #28]
  cal_values->T0_degC = temp >> 3;
 800ef7a:	8bbb      	ldrh	r3, [r7, #28]
 800ef7c:	08db      	lsrs	r3, r3, #3
 800ef7e:	b29b      	uxth	r3, r3
 800ef80:	b2da      	uxtb	r2, r3
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	719a      	strb	r2, [r3, #6]
  temp = (cal_values->T1_degC) | ((buffer[4] & 0x0C) << 6);
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	79db      	ldrb	r3, [r3, #7]
 800ef8a:	b21a      	sxth	r2, r3
 800ef8c:	7c3b      	ldrb	r3, [r7, #16]
 800ef8e:	b21b      	sxth	r3, r3
 800ef90:	019b      	lsls	r3, r3, #6
 800ef92:	b21b      	sxth	r3, r3
 800ef94:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ef98:	b21b      	sxth	r3, r3
 800ef9a:	4313      	orrs	r3, r2
 800ef9c:	b21b      	sxth	r3, r3
 800ef9e:	83bb      	strh	r3, [r7, #28]
  cal_values->T1_degC = temp >> 3;
 800efa0:	8bbb      	ldrh	r3, [r7, #28]
 800efa2:	08db      	lsrs	r3, r3, #3
 800efa4:	b29b      	uxth	r3, r3
 800efa6:	b2da      	uxtb	r2, r3
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	71da      	strb	r2, [r3, #7]
  memcpy(&cal_values->H0_T0_OUT, &buffer[5], sizeof(int16_t));
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	3302      	adds	r3, #2
 800efb0:	f8b7 2011 	ldrh.w	r2, [r7, #17]
 800efb4:	b292      	uxth	r2, r2
 800efb6:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->H1_T0_OUT, &buffer[7], sizeof(int16_t));
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	3304      	adds	r3, #4
 800efbc:	f8b7 2013 	ldrh.w	r2, [r7, #19]
 800efc0:	b292      	uxth	r2, r2
 800efc2:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->T0_OUT, &buffer[9], sizeof(int16_t));
 800efc4:	687b      	ldr	r3, [r7, #4]
 800efc6:	3308      	adds	r3, #8
 800efc8:	f8b7 2015 	ldrh.w	r2, [r7, #21]
 800efcc:	b292      	uxth	r2, r2
 800efce:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->T1_OUT, &buffer[11], sizeof(int16_t));
 800efd0:	687b      	ldr	r3, [r7, #4]
 800efd2:	330a      	adds	r3, #10
 800efd4:	f8b7 2017 	ldrh.w	r2, [r7, #23]
 800efd8:	b292      	uxth	r2, r2
 800efda:	801a      	strh	r2, [r3, #0]
  return HAL_status;
 800efdc:	7ffb      	ldrb	r3, [r7, #31]
}
 800efde:	4618      	mov	r0, r3
 800efe0:	3720      	adds	r7, #32
 800efe2:	46bd      	mov	sp, r7
 800efe4:	bd80      	pop	{r7, pc}
 800efe6:	bf00      	nop
 800efe8:	200003ac 	.word	0x200003ac

0800efec <HTS221_Get_Humidity>:
/*
 * Read the HTS221 relative humidity raw sensor value and calculate
 * the relative humidity by using the calibration values stored in the
 * sensor
 */
float HTS221_Get_Humidity(void) {
 800efec:	b480      	push	{r7}
 800efee:	b083      	sub	sp, #12
 800eff0:	af00      	add	r7, sp, #0
  float value;
  int tmp;

  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800eff2:	4b1e      	ldr	r3, [pc, #120]	@ (800f06c <HTS221_Get_Humidity+0x80>)
 800eff4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800eff8:	461a      	mov	r2, r3
                   (int32_t)hts221_cal_values.H0_T0_OUT)) *
 800effa:	4b1d      	ldr	r3, [pc, #116]	@ (800f070 <HTS221_Get_Humidity+0x84>)
 800effc:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800f000:	1ad3      	subs	r3, r2, r3
        ((int32_t)((int32_t)(hts221_cal_values.H1_rH -
 800f002:	4a1b      	ldr	r2, [pc, #108]	@ (800f070 <HTS221_Get_Humidity+0x84>)
 800f004:	7852      	ldrb	r2, [r2, #1]
 800f006:	4611      	mov	r1, r2
                             (int32_t)hts221_cal_values.H0_rH)));
 800f008:	4a19      	ldr	r2, [pc, #100]	@ (800f070 <HTS221_Get_Humidity+0x84>)
 800f00a:	7812      	ldrb	r2, [r2, #0]
        ((int32_t)((int32_t)(hts221_cal_values.H1_rH -
 800f00c:	1a8a      	subs	r2, r1, r2
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800f00e:	fb02 f303 	mul.w	r3, r2, r3
 800f012:	607b      	str	r3, [r7, #4]
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800f014:	4b16      	ldr	r3, [pc, #88]	@ (800f070 <HTS221_Get_Humidity+0x84>)
 800f016:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800f01a:	461a      	mov	r2, r3
                  (int32_t)hts221_cal_values.H0_T0_OUT) +
 800f01c:	4b14      	ldr	r3, [pc, #80]	@ (800f070 <HTS221_Get_Humidity+0x84>)
 800f01e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800f022:	4413      	add	r3, r2
 800f024:	687a      	ldr	r2, [r7, #4]
 800f026:	fb92 f3f3 	sdiv	r3, r2, r3
           ((int32_t)((int32_t)hts221_cal_values.H0_rH)));
 800f02a:	4a11      	ldr	r2, [pc, #68]	@ (800f070 <HTS221_Get_Humidity+0x84>)
 800f02c:	7812      	ldrb	r2, [r2, #0]
                  (int32_t)hts221_cal_values.H0_T0_OUT) +
 800f02e:	4413      	add	r3, r2
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800f030:	ee07 3a90 	vmov	s15, r3
 800f034:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f038:	edc7 7a00 	vstr	s15, [r7]

  if (value > 1000)
 800f03c:	edd7 7a00 	vldr	s15, [r7]
 800f040:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800f074 <HTS221_Get_Humidity+0x88>
 800f044:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f04c:	dd03      	ble.n	800f056 <HTS221_Get_Humidity+0x6a>
    return value = 1000;
 800f04e:	4b0a      	ldr	r3, [pc, #40]	@ (800f078 <HTS221_Get_Humidity+0x8c>)
 800f050:	603b      	str	r3, [r7, #0]
 800f052:	683b      	ldr	r3, [r7, #0]
 800f054:	e000      	b.n	800f058 <HTS221_Get_Humidity+0x6c>
  else
    return value;
 800f056:	683b      	ldr	r3, [r7, #0]
}
 800f058:	ee07 3a90 	vmov	s15, r3
 800f05c:	eeb0 0a67 	vmov.f32	s0, s15
 800f060:	370c      	adds	r7, #12
 800f062:	46bd      	mov	sp, r7
 800f064:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f068:	4770      	bx	lr
 800f06a:	bf00      	nop
 800f06c:	20002758 	.word	0x20002758
 800f070:	2000274c 	.word	0x2000274c
 800f074:	447a0000 	.word	0x447a0000
 800f078:	447a0000 	.word	0x447a0000

0800f07c <HTS221_Get_Temperature>:
/*
 * Read the HTS221 relative temperature raw sensor value and calculate
 * the temperature by using the calibration values stored in the
 * sensor
 */
float HTS221_Get_Temperature(void) {
 800f07c:	b480      	push	{r7}
 800f07e:	b083      	sub	sp, #12
 800f080:	af00      	add	r7, sp, #0
  float value;

  /* Compute the temperature value by linear interpolation */
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800f082:	4b1d      	ldr	r3, [pc, #116]	@ (800f0f8 <HTS221_Get_Temperature+0x7c>)
 800f084:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800f088:	461a      	mov	r2, r3
 800f08a:	4b1c      	ldr	r3, [pc, #112]	@ (800f0fc <HTS221_Get_Temperature+0x80>)
 800f08c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f090:	1ad3      	subs	r3, r2, r3
 800f092:	ee07 3a90 	vmov	s15, r3
 800f096:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 800f09a:	4b18      	ldr	r3, [pc, #96]	@ (800f0fc <HTS221_Get_Temperature+0x80>)
 800f09c:	79db      	ldrb	r3, [r3, #7]
 800f09e:	461a      	mov	r2, r3
 800f0a0:	4b16      	ldr	r3, [pc, #88]	@ (800f0fc <HTS221_Get_Temperature+0x80>)
 800f0a2:	799b      	ldrb	r3, [r3, #6]
 800f0a4:	1ad3      	subs	r3, r2, r3
 800f0a6:	ee07 3a90 	vmov	s15, r3
 800f0aa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800f0ae:	ee67 6a27 	vmul.f32	s13, s14, s15
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 800f0b2:	4b12      	ldr	r3, [pc, #72]	@ (800f0fc <HTS221_Get_Temperature+0x80>)
 800f0b4:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800f0b8:	461a      	mov	r2, r3
 800f0ba:	4b10      	ldr	r3, [pc, #64]	@ (800f0fc <HTS221_Get_Temperature+0x80>)
 800f0bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f0c0:	1ad3      	subs	r3, r2, r3
 800f0c2:	ee07 3a90 	vmov	s15, r3
 800f0c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 800f0ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
          hts221_cal_values.T0_degC;
 800f0ce:	4b0b      	ldr	r3, [pc, #44]	@ (800f0fc <HTS221_Get_Temperature+0x80>)
 800f0d0:	799b      	ldrb	r3, [r3, #6]
 800f0d2:	ee07 3a90 	vmov	s15, r3
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 800f0d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800f0da:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f0de:	edc7 7a01 	vstr	s15, [r7, #4]

  return value;
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	ee07 3a90 	vmov	s15, r3
}
 800f0e8:	eeb0 0a67 	vmov.f32	s0, s15
 800f0ec:	370c      	adds	r7, #12
 800f0ee:	46bd      	mov	sp, r7
 800f0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0f4:	4770      	bx	lr
 800f0f6:	bf00      	nop
 800f0f8:	20002758 	.word	0x20002758
 800f0fc:	2000274c 	.word	0x2000274c

0800f100 <HTS221_data_ready>:

HAL_StatusTypeDef HTS221_data_ready(void)
{
 800f100:	b580      	push	{r7, lr}
 800f102:	b084      	sub	sp, #16
 800f104:	af02      	add	r7, sp, #8
  /* start reading the humidity sensor value */
  /* this needs to be done in a do-while loop because the sensor
   * is not responding anymore if previous data has not been read */
  do
  {
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f106:	2304      	movs	r3, #4
 800f108:	9301      	str	r3, [sp, #4]
 800f10a:	4b16      	ldr	r3, [pc, #88]	@ (800f164 <HTS221_data_ready+0x64>)
 800f10c:	9300      	str	r3, [sp, #0]
 800f10e:	2301      	movs	r3, #1
 800f110:	22a8      	movs	r2, #168	@ 0xa8
 800f112:	21be      	movs	r1, #190	@ 0xbe
 800f114:	4814      	ldr	r0, [pc, #80]	@ (800f168 <HTS221_data_ready+0x68>)
 800f116:	f7f4 f85f 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800f11a:	4603      	mov	r3, r0
 800f11c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_HUMIDITY_OUT_L,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&hts221_values, (2 * sizeof(int16_t)));
  }while(HAL_status != HAL_OK);
 800f11e:	79fb      	ldrb	r3, [r7, #7]
 800f120:	2b00      	cmp	r3, #0
 800f122:	d1f0      	bne.n	800f106 <HTS221_data_ready+0x6>


  while(hi2c2.State != HAL_I2C_STATE_READY);
 800f124:	bf00      	nop
 800f126:	4b10      	ldr	r3, [pc, #64]	@ (800f168 <HTS221_data_ready+0x68>)
 800f128:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f12c:	b2db      	uxtb	r3, r3
 800f12e:	2b20      	cmp	r3, #32
 800f130:	d1f9      	bne.n	800f126 <HTS221_data_ready+0x26>

  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800f132:	4b0e      	ldr	r3, [pc, #56]	@ (800f16c <HTS221_data_ready+0x6c>)
 800f134:	681b      	ldr	r3, [r3, #0]
 800f136:	4618      	mov	r0, r3
 800f138:	f7fa f8ea 	bl	8009310 <osSemaphoreRelease>


  hts221_values.humidity = HTS221_Get_Humidity();
 800f13c:	f7ff ff56 	bl	800efec <HTS221_Get_Humidity>
 800f140:	eef0 7a40 	vmov.f32	s15, s0
 800f144:	4b07      	ldr	r3, [pc, #28]	@ (800f164 <HTS221_data_ready+0x64>)
 800f146:	edc3 7a01 	vstr	s15, [r3, #4]
  hts221_values.temperature = HTS221_Get_Temperature();
 800f14a:	f7ff ff97 	bl	800f07c <HTS221_Get_Temperature>
 800f14e:	eef0 7a40 	vmov.f32	s15, s0
 800f152:	4b04      	ldr	r3, [pc, #16]	@ (800f164 <HTS221_data_ready+0x64>)
 800f154:	edc3 7a02 	vstr	s15, [r3, #8]

  return HAL_status;
 800f158:	79fb      	ldrb	r3, [r7, #7]
}
 800f15a:	4618      	mov	r0, r3
 800f15c:	3708      	adds	r7, #8
 800f15e:	46bd      	mov	sp, r7
 800f160:	bd80      	pop	{r7, pc}
 800f162:	bf00      	nop
 800f164:	20002758 	.word	0x20002758
 800f168:	200003ac 	.word	0x200003ac
 800f16c:	2000063c 	.word	0x2000063c

0800f170 <LIS3MDL_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LIS3MDL
 */
HAL_StatusTypeDef LIS3MDL_initialize(void) {
 800f170:	b580      	push	{r7, lr}
 800f172:	b084      	sub	sp, #16
 800f174:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_WHO_AM_I,
 800f176:	2301      	movs	r3, #1
 800f178:	9301      	str	r3, [sp, #4]
 800f17a:	1dbb      	adds	r3, r7, #6
 800f17c:	9300      	str	r3, [sp, #0]
 800f17e:	2301      	movs	r3, #1
 800f180:	228f      	movs	r2, #143	@ 0x8f
 800f182:	213c      	movs	r1, #60	@ 0x3c
 800f184:	483c      	ldr	r0, [pc, #240]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f186:	f7f4 f827 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800f18a:	4603      	mov	r3, r0
 800f18c:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f18e:	bf00      	nop
 800f190:	4b39      	ldr	r3, [pc, #228]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f192:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f196:	b2db      	uxtb	r3, r3
 800f198:	2b20      	cmp	r3, #32
 800f19a:	d1f9      	bne.n	800f190 <LIS3MDL_initialize+0x20>
    ;
  if (buffer != LIS3MDL_WHO_AM_I_VALUE)
 800f19c:	79bb      	ldrb	r3, [r7, #6]
 800f19e:	2b3d      	cmp	r3, #61	@ 0x3d
 800f1a0:	d001      	beq.n	800f1a6 <LIS3MDL_initialize+0x36>
    return HAL_ERROR;
 800f1a2:	2301      	movs	r3, #1
 800f1a4:	e064      	b.n	800f270 <LIS3MDL_initialize+0x100>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f1a6:	2305      	movs	r3, #5
 800f1a8:	9301      	str	r3, [sp, #4]
 800f1aa:	4b34      	ldr	r3, [pc, #208]	@ (800f27c <LIS3MDL_initialize+0x10c>)
 800f1ac:	9300      	str	r3, [sp, #0]
 800f1ae:	2301      	movs	r3, #1
 800f1b0:	22a0      	movs	r2, #160	@ 0xa0
 800f1b2:	213c      	movs	r1, #60	@ 0x3c
 800f1b4:	4830      	ldr	r0, [pc, #192]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f1b6:	f7f3 ff29 	bl	800300c <HAL_I2C_Mem_Write_DMA>
 800f1ba:	4603      	mov	r3, r0
 800f1bc:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_ctrl, sizeof(lis3mdl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f1be:	bf00      	nop
 800f1c0:	4b2d      	ldr	r3, [pc, #180]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f1c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f1c6:	b2db      	uxtb	r3, r3
 800f1c8:	2b20      	cmp	r3, #32
 800f1ca:	d1f9      	bne.n	800f1c0 <LIS3MDL_initialize+0x50>
    ;

  /* read back the sensor configuration to do a basic check */
  memset(&lis3mdl_ctrl, 0xFF, sizeof(lis3mdl_ctrl));
 800f1cc:	2205      	movs	r2, #5
 800f1ce:	21ff      	movs	r1, #255	@ 0xff
 800f1d0:	482a      	ldr	r0, [pc, #168]	@ (800f27c <LIS3MDL_initialize+0x10c>)
 800f1d2:	f004 ffa9 	bl	8014128 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f1d6:	2305      	movs	r3, #5
 800f1d8:	9301      	str	r3, [sp, #4]
 800f1da:	4b28      	ldr	r3, [pc, #160]	@ (800f27c <LIS3MDL_initialize+0x10c>)
 800f1dc:	9300      	str	r3, [sp, #0]
 800f1de:	2301      	movs	r3, #1
 800f1e0:	22a0      	movs	r2, #160	@ 0xa0
 800f1e2:	213c      	movs	r1, #60	@ 0x3c
 800f1e4:	4824      	ldr	r0, [pc, #144]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f1e6:	f7f3 fff7 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800f1ea:	4603      	mov	r3, r0
 800f1ec:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_ctrl, sizeof(lis3mdl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f1ee:	bf00      	nop
 800f1f0:	4b21      	ldr	r3, [pc, #132]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f1f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f1f6:	b2db      	uxtb	r3, r3
 800f1f8:	2b20      	cmp	r3, #32
 800f1fa:	d1f9      	bne.n	800f1f0 <LIS3MDL_initialize+0x80>
    ;

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f1fc:	2301      	movs	r3, #1
 800f1fe:	9301      	str	r3, [sp, #4]
 800f200:	4b1f      	ldr	r3, [pc, #124]	@ (800f280 <LIS3MDL_initialize+0x110>)
 800f202:	9300      	str	r3, [sp, #0]
 800f204:	2301      	movs	r3, #1
 800f206:	22b0      	movs	r2, #176	@ 0xb0
 800f208:	213c      	movs	r1, #60	@ 0x3c
 800f20a:	481b      	ldr	r0, [pc, #108]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f20c:	f7f3 fefe 	bl	800300c <HAL_I2C_Mem_Write_DMA>
 800f210:	4603      	mov	r3, r0
 800f212:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_INT_CFG, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_intcfg.intcfg, sizeof(lis3mdl_intcfg.intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f214:	bf00      	nop
 800f216:	4b18      	ldr	r3, [pc, #96]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f218:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f21c:	b2db      	uxtb	r3, r3
 800f21e:	2b20      	cmp	r3, #32
 800f220:	d1f9      	bne.n	800f216 <LIS3MDL_initialize+0xa6>
    ;
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f222:	2302      	movs	r3, #2
 800f224:	9301      	str	r3, [sp, #4]
 800f226:	4b17      	ldr	r3, [pc, #92]	@ (800f284 <LIS3MDL_initialize+0x114>)
 800f228:	9300      	str	r3, [sp, #0]
 800f22a:	2301      	movs	r3, #1
 800f22c:	22b2      	movs	r2, #178	@ 0xb2
 800f22e:	213c      	movs	r1, #60	@ 0x3c
 800f230:	4811      	ldr	r0, [pc, #68]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f232:	f7f3 feeb 	bl	800300c <HAL_I2C_Mem_Write_DMA>
 800f236:	4603      	mov	r3, r0
 800f238:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_INT_THS_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_intcfg.intths, sizeof(lis3mdl_intcfg.intths));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f23a:	bf00      	nop
 800f23c:	4b0e      	ldr	r3, [pc, #56]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f23e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f242:	b2db      	uxtb	r3, r3
 800f244:	2b20      	cmp	r3, #32
 800f246:	d1f9      	bne.n	800f23c <LIS3MDL_initialize+0xcc>
    ;

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f248:	2302      	movs	r3, #2
 800f24a:	9301      	str	r3, [sp, #4]
 800f24c:	4b0e      	ldr	r3, [pc, #56]	@ (800f288 <LIS3MDL_initialize+0x118>)
 800f24e:	9300      	str	r3, [sp, #0]
 800f250:	2301      	movs	r3, #1
 800f252:	22a8      	movs	r2, #168	@ 0xa8
 800f254:	213c      	movs	r1, #60	@ 0x3c
 800f256:	4808      	ldr	r0, [pc, #32]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f258:	f7f3 ffbe 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800f25c:	4603      	mov	r3, r0
 800f25e:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_OUT_X_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_x, sizeof(int16_t));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f260:	bf00      	nop
 800f262:	4b05      	ldr	r3, [pc, #20]	@ (800f278 <LIS3MDL_initialize+0x108>)
 800f264:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f268:	b2db      	uxtb	r3, r3
 800f26a:	2b20      	cmp	r3, #32
 800f26c:	d1f9      	bne.n	800f262 <LIS3MDL_initialize+0xf2>
    ;

  return HAL_status;
 800f26e:	79fb      	ldrb	r3, [r7, #7]
}
 800f270:	4618      	mov	r0, r3
 800f272:	3708      	adds	r7, #8
 800f274:	46bd      	mov	sp, r7
 800f276:	bd80      	pop	{r7, pc}
 800f278:	200003ac 	.word	0x200003ac
 800f27c:	20000078 	.word	0x20000078
 800f280:	20000080 	.word	0x20000080
 800f284:	20000082 	.word	0x20000082
 800f288:	20002764 	.word	0x20002764
 800f28c:	00000000 	.word	0x00000000

0800f290 <LIS3MDL_data_ready>:

HAL_StatusTypeDef LIS3MDL_data_ready(void)
{
 800f290:	b580      	push	{r7, lr}
 800f292:	b084      	sub	sp, #16
 800f294:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;

  /* start reading the magnetometer sensor value */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f296:	2306      	movs	r3, #6
 800f298:	9301      	str	r3, [sp, #4]
 800f29a:	4b4b      	ldr	r3, [pc, #300]	@ (800f3c8 <LIS3MDL_data_ready+0x138>)
 800f29c:	9300      	str	r3, [sp, #0]
 800f29e:	2301      	movs	r3, #1
 800f2a0:	22a8      	movs	r2, #168	@ 0xa8
 800f2a2:	213c      	movs	r1, #60	@ 0x3c
 800f2a4:	4849      	ldr	r0, [pc, #292]	@ (800f3cc <LIS3MDL_data_ready+0x13c>)
 800f2a6:	f7f3 ff97 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800f2aa:	4603      	mov	r3, r0
 800f2ac:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_OUT_X_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_x, (3 * sizeof(int16_t)));


  if (HAL_status != HAL_OK)
 800f2ae:	79fb      	ldrb	r3, [r7, #7]
 800f2b0:	2b00      	cmp	r3, #0
 800f2b2:	d001      	beq.n	800f2b8 <LIS3MDL_data_ready+0x28>
  {
    return HAL_status;
 800f2b4:	79fb      	ldrb	r3, [r7, #7]
 800f2b6:	e07d      	b.n	800f3b4 <LIS3MDL_data_ready+0x124>
  }
  else
  {
	  while(hi2c2.State != HAL_I2C_STATE_READY);
 800f2b8:	bf00      	nop
 800f2ba:	4b44      	ldr	r3, [pc, #272]	@ (800f3cc <LIS3MDL_data_ready+0x13c>)
 800f2bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f2c0:	b2db      	uxtb	r3, r3
 800f2c2:	2b20      	cmp	r3, #32
 800f2c4:	d1f9      	bne.n	800f2ba <LIS3MDL_data_ready+0x2a>
  }

  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f2c6:	2302      	movs	r3, #2
 800f2c8:	9301      	str	r3, [sp, #4]
 800f2ca:	4b41      	ldr	r3, [pc, #260]	@ (800f3d0 <LIS3MDL_data_ready+0x140>)
 800f2cc:	9300      	str	r3, [sp, #0]
 800f2ce:	2301      	movs	r3, #1
 800f2d0:	22ae      	movs	r2, #174	@ 0xae
 800f2d2:	213c      	movs	r1, #60	@ 0x3c
 800f2d4:	483d      	ldr	r0, [pc, #244]	@ (800f3cc <LIS3MDL_data_ready+0x13c>)
 800f2d6:	f7f3 ff7f 	bl	80031d8 <HAL_I2C_Mem_Read_DMA>
 800f2da:	4603      	mov	r3, r0
 800f2dc:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_TEMP_OUT_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_temperature, sizeof(int16_t));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f2de:	bf00      	nop
 800f2e0:	4b3a      	ldr	r3, [pc, #232]	@ (800f3cc <LIS3MDL_data_ready+0x13c>)
 800f2e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f2e6:	b2db      	uxtb	r3, r3
 800f2e8:	2b20      	cmp	r3, #32
 800f2ea:	d1f9      	bne.n	800f2e0 <LIS3MDL_data_ready+0x50>
  }
  if (HAL_status != HAL_OK)
 800f2ec:	79fb      	ldrb	r3, [r7, #7]
 800f2ee:	2b00      	cmp	r3, #0
 800f2f0:	d001      	beq.n	800f2f6 <LIS3MDL_data_ready+0x66>
  {
    return HAL_status;
 800f2f2:	79fb      	ldrb	r3, [r7, #7]
 800f2f4:	e05e      	b.n	800f3b4 <LIS3MDL_data_ready+0x124>
  }

  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800f2f6:	4b37      	ldr	r3, [pc, #220]	@ (800f3d4 <LIS3MDL_data_ready+0x144>)
 800f2f8:	681b      	ldr	r3, [r3, #0]
 800f2fa:	4618      	mov	r0, r3
 800f2fc:	f7fa f808 	bl	8009310 <osSemaphoreRelease>

  /*Converting the raw sensor values into physical units (Gauss) correctly. */
  lis3mdl_values.temperature = lis3mdl_raw_values.raw_temperature / 8.0 + 25.0;
 800f300:	4b31      	ldr	r3, [pc, #196]	@ (800f3c8 <LIS3MDL_data_ready+0x138>)
 800f302:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800f306:	4618      	mov	r0, r3
 800f308:	f7f1 f916 	bl	8000538 <__aeabi_i2d>
 800f30c:	f04f 0200 	mov.w	r2, #0
 800f310:	4b31      	ldr	r3, [pc, #196]	@ (800f3d8 <LIS3MDL_data_ready+0x148>)
 800f312:	f7f1 faa5 	bl	8000860 <__aeabi_ddiv>
 800f316:	4602      	mov	r2, r0
 800f318:	460b      	mov	r3, r1
 800f31a:	4610      	mov	r0, r2
 800f31c:	4619      	mov	r1, r3
 800f31e:	f04f 0200 	mov.w	r2, #0
 800f322:	4b2e      	ldr	r3, [pc, #184]	@ (800f3dc <LIS3MDL_data_ready+0x14c>)
 800f324:	f7f0 ffbc 	bl	80002a0 <__adddf3>
 800f328:	4602      	mov	r2, r0
 800f32a:	460b      	mov	r3, r1
 800f32c:	4610      	mov	r0, r2
 800f32e:	4619      	mov	r1, r3
 800f330:	f7f1 fb7e 	bl	8000a30 <__aeabi_d2f>
 800f334:	4603      	mov	r3, r0
 800f336:	4a2a      	ldr	r2, [pc, #168]	@ (800f3e0 <LIS3MDL_data_ready+0x150>)
 800f338:	60d3      	str	r3, [r2, #12]
  lis3mdl_values.x = lis3mdl_raw_values.raw_x / 1711.0;
 800f33a:	4b23      	ldr	r3, [pc, #140]	@ (800f3c8 <LIS3MDL_data_ready+0x138>)
 800f33c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f340:	4618      	mov	r0, r3
 800f342:	f7f1 f8f9 	bl	8000538 <__aeabi_i2d>
 800f346:	a31e      	add	r3, pc, #120	@ (adr r3, 800f3c0 <LIS3MDL_data_ready+0x130>)
 800f348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f34c:	f7f1 fa88 	bl	8000860 <__aeabi_ddiv>
 800f350:	4602      	mov	r2, r0
 800f352:	460b      	mov	r3, r1
 800f354:	4610      	mov	r0, r2
 800f356:	4619      	mov	r1, r3
 800f358:	f7f1 fb6a 	bl	8000a30 <__aeabi_d2f>
 800f35c:	4603      	mov	r3, r0
 800f35e:	4a20      	ldr	r2, [pc, #128]	@ (800f3e0 <LIS3MDL_data_ready+0x150>)
 800f360:	6013      	str	r3, [r2, #0]
  lis3mdl_values.y = lis3mdl_raw_values.raw_y / 1711.0;
 800f362:	4b19      	ldr	r3, [pc, #100]	@ (800f3c8 <LIS3MDL_data_ready+0x138>)
 800f364:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800f368:	4618      	mov	r0, r3
 800f36a:	f7f1 f8e5 	bl	8000538 <__aeabi_i2d>
 800f36e:	a314      	add	r3, pc, #80	@ (adr r3, 800f3c0 <LIS3MDL_data_ready+0x130>)
 800f370:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f374:	f7f1 fa74 	bl	8000860 <__aeabi_ddiv>
 800f378:	4602      	mov	r2, r0
 800f37a:	460b      	mov	r3, r1
 800f37c:	4610      	mov	r0, r2
 800f37e:	4619      	mov	r1, r3
 800f380:	f7f1 fb56 	bl	8000a30 <__aeabi_d2f>
 800f384:	4603      	mov	r3, r0
 800f386:	4a16      	ldr	r2, [pc, #88]	@ (800f3e0 <LIS3MDL_data_ready+0x150>)
 800f388:	6053      	str	r3, [r2, #4]
  lis3mdl_values.z = lis3mdl_raw_values.raw_z / 1711.0;
 800f38a:	4b0f      	ldr	r3, [pc, #60]	@ (800f3c8 <LIS3MDL_data_ready+0x138>)
 800f38c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800f390:	4618      	mov	r0, r3
 800f392:	f7f1 f8d1 	bl	8000538 <__aeabi_i2d>
 800f396:	a30a      	add	r3, pc, #40	@ (adr r3, 800f3c0 <LIS3MDL_data_ready+0x130>)
 800f398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f39c:	f7f1 fa60 	bl	8000860 <__aeabi_ddiv>
 800f3a0:	4602      	mov	r2, r0
 800f3a2:	460b      	mov	r3, r1
 800f3a4:	4610      	mov	r0, r2
 800f3a6:	4619      	mov	r1, r3
 800f3a8:	f7f1 fb42 	bl	8000a30 <__aeabi_d2f>
 800f3ac:	4603      	mov	r3, r0
 800f3ae:	4a0c      	ldr	r2, [pc, #48]	@ (800f3e0 <LIS3MDL_data_ready+0x150>)
 800f3b0:	6093      	str	r3, [r2, #8]

  return HAL_status;
 800f3b2:	79fb      	ldrb	r3, [r7, #7]
}
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	3708      	adds	r7, #8
 800f3b8:	46bd      	mov	sp, r7
 800f3ba:	bd80      	pop	{r7, pc}
 800f3bc:	f3af 8000 	nop.w
 800f3c0:	00000000 	.word	0x00000000
 800f3c4:	409abc00 	.word	0x409abc00
 800f3c8:	20002764 	.word	0x20002764
 800f3cc:	200003ac 	.word	0x200003ac
 800f3d0:	2000276a 	.word	0x2000276a
 800f3d4:	2000063c 	.word	0x2000063c
 800f3d8:	40200000 	.word	0x40200000
 800f3dc:	40390000 	.word	0x40390000
 800f3e0:	2000276c 	.word	0x2000276c

0800f3e4 <VL53L0X_GetDeviceInfo>:

  return Status;
}

VL53L0X_Error VL53L0X_GetDeviceInfo(volatile VL53L0X_DEV Dev,
                                    VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 800f3e4:	b580      	push	{r7, lr}
 800f3e6:	b084      	sub	sp, #16
 800f3e8:	af00      	add	r7, sp, #0
 800f3ea:	6078      	str	r0, [r7, #4]
 800f3ec:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f3ee:	2300      	movs	r3, #0
 800f3f0:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	6839      	ldr	r1, [r7, #0]
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	f004 fb0e 	bl	8013a18 <VL53L0X_get_device_info>
 800f3fc:	4603      	mov	r3, r0
 800f3fe:	73fb      	strb	r3, [r7, #15]

  return Status;
 800f400:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f404:	4618      	mov	r0, r3
 800f406:	3710      	adds	r7, #16
 800f408:	46bd      	mov	sp, r7
 800f40a:	bd80      	pop	{r7, pc}

0800f40c <VL53L0X_GetOffsetCalibrationDataMicroMeter>:

  return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(
    VL53L0X_DEV Dev, int32_t *pOffsetCalibrationDataMicroMeter) {
 800f40c:	b580      	push	{r7, lr}
 800f40e:	b084      	sub	sp, #16
 800f410:	af00      	add	r7, sp, #0
 800f412:	6078      	str	r0, [r7, #4]
 800f414:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f416:	2300      	movs	r3, #0
 800f418:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_offset_calibration_data_micro_meter(
 800f41a:	6839      	ldr	r1, [r7, #0]
 800f41c:	6878      	ldr	r0, [r7, #4]
 800f41e:	f001 fc27 	bl	8010c70 <VL53L0X_get_offset_calibration_data_micro_meter>
 800f422:	4603      	mov	r3, r0
 800f424:	73fb      	strb	r3, [r7, #15]
      Dev, pOffsetCalibrationDataMicroMeter);

  return Status;
 800f426:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800f42a:	4618      	mov	r0, r3
 800f42c:	3710      	adds	r7, #16
 800f42e:	46bd      	mov	sp, r7
 800f430:	bd80      	pop	{r7, pc}
	...

0800f434 <VL53L0X_DataInit>:
                          DeviceAddress / 2);

  return Status;
}

VL53L0X_Error VL53L0X_DataInit(volatile VL53L0X_DEV Dev) {
 800f434:	b5b0      	push	{r4, r5, r7, lr}
 800f436:	b094      	sub	sp, #80	@ 0x50
 800f438:	af00      	add	r7, sp, #0
 800f43a:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f43c:	2300      	movs	r3, #0
 800f43e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  Status = VL53L0X_UpdateByte(
      Dev, VL53L0X_REG_VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV, 0xFE, 0x01);
#endif

  /* Set I2C standard mode */
  if (Status == VL53L0X_ERROR_NONE)
 800f442:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f446:	2b00      	cmp	r3, #0
 800f448:	d108      	bne.n	800f45c <VL53L0X_DataInit+0x28>
    Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	2200      	movs	r2, #0
 800f44e:	2188      	movs	r1, #136	@ 0x88
 800f450:	4618      	mov	r0, r3
 800f452:	f004 fcaf 	bl	8013db4 <VL53L0X_WrByte>
 800f456:	4603      	mov	r3, r0
 800f458:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	2200      	movs	r2, #0
 800f460:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  if (Status == VL53L0X_ERROR_NONE)
    Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

  /* Default value is 1000 for Linearity Corrective Gain */
  PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800f46a:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e

  /* Dmax default Parameter */
  PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800f46e:	687b      	ldr	r3, [r7, #4]
 800f470:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800f474:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
  PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	4a76      	ldr	r2, [pc, #472]	@ (800f654 <VL53L0X_DataInit+0x220>)
 800f47c:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
                (FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

  /* Set Default static parameters
   *set first temporary values 9.44MHz * 65536 = 618660 */
  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	4a75      	ldr	r2, [pc, #468]	@ (800f658 <VL53L0X_DataInit+0x224>)
 800f484:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

  /* Set Default XTalkCompensationRateMegaCps to 0  */
  VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800f488:	687b      	ldr	r3, [r7, #4]
 800f48a:	2200      	movs	r2, #0
 800f48c:	621a      	str	r2, [r3, #32]

  /* Get default parameters */
  Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800f48e:	687b      	ldr	r3, [r7, #4]
 800f490:	f107 0208 	add.w	r2, r7, #8
 800f494:	4611      	mov	r1, r2
 800f496:	4618      	mov	r0, r3
 800f498:	f000 fa66 	bl	800f968 <VL53L0X_GetDeviceParameters>
 800f49c:	4603      	mov	r3, r0
 800f49e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  if (Status == VL53L0X_ERROR_NONE) {
 800f4a2:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d112      	bne.n	800f4d0 <VL53L0X_DataInit+0x9c>
    /* initialize PAL values */
    CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800f4aa:	2300      	movs	r3, #0
 800f4ac:	723b      	strb	r3, [r7, #8]
    CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	727b      	strb	r3, [r7, #9]
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	f103 0410 	add.w	r4, r3, #16
 800f4b8:	f107 0508 	add.w	r5, r7, #8
 800f4bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f4be:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f4c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f4c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f4c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f4c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f4c8:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f4cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  }

  /* Sigma estimator variable */
  PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2264      	movs	r2, #100	@ 0x64
 800f4d4:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
  PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800f4de:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
  PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800f4e8:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
  PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800f4f2:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a

  /* Use internal default settings */
  PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	2201      	movs	r2, #1
 800f4fa:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c

  /* Enable all check */
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f4fe:	2300      	movs	r3, #0
 800f500:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f502:	e014      	b.n	800f52e <VL53L0X_DataInit+0xfa>
    if (Status == VL53L0X_ERROR_NONE)
 800f504:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d114      	bne.n	800f536 <VL53L0X_DataInit+0x102>
      Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f510:	b291      	uxth	r1, r2
 800f512:	2201      	movs	r2, #1
 800f514:	4618      	mov	r0, r3
 800f516:	f000 fd59 	bl	800ffcc <VL53L0X_SetLimitCheckEnable>
 800f51a:	4603      	mov	r3, r0
 800f51c:	461a      	mov	r2, r3
 800f51e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800f522:	4313      	orrs	r3, r2
 800f524:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f528:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f52a:	3301      	adds	r3, #1
 800f52c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f52e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f530:	2b05      	cmp	r3, #5
 800f532:	dde7      	ble.n	800f504 <VL53L0X_DataInit+0xd0>
 800f534:	e000      	b.n	800f538 <VL53L0X_DataInit+0x104>
    else
      break;
 800f536:	bf00      	nop
  }

  /* Disable the following checks */
  if (Status == VL53L0X_ERROR_NONE)
 800f538:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d108      	bne.n	800f552 <VL53L0X_DataInit+0x11e>
    Status = VL53L0X_SetLimitCheckEnable(
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	2200      	movs	r2, #0
 800f544:	2102      	movs	r1, #2
 800f546:	4618      	mov	r0, r3
 800f548:	f000 fd40 	bl	800ffcc <VL53L0X_SetLimitCheckEnable>
 800f54c:	4603      	mov	r3, r0
 800f54e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800f552:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f556:	2b00      	cmp	r3, #0
 800f558:	d108      	bne.n	800f56c <VL53L0X_DataInit+0x138>
    Status = VL53L0X_SetLimitCheckEnable(
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	2200      	movs	r2, #0
 800f55e:	2103      	movs	r1, #3
 800f560:	4618      	mov	r0, r3
 800f562:	f000 fd33 	bl	800ffcc <VL53L0X_SetLimitCheckEnable>
 800f566:	4603      	mov	r3, r0
 800f568:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800f56c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f570:	2b00      	cmp	r3, #0
 800f572:	d108      	bne.n	800f586 <VL53L0X_DataInit+0x152>
    Status = VL53L0X_SetLimitCheckEnable(
 800f574:	687b      	ldr	r3, [r7, #4]
 800f576:	2200      	movs	r2, #0
 800f578:	2104      	movs	r1, #4
 800f57a:	4618      	mov	r0, r3
 800f57c:	f000 fd26 	bl	800ffcc <VL53L0X_SetLimitCheckEnable>
 800f580:	4603      	mov	r3, r0
 800f582:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800f586:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f58a:	2b00      	cmp	r3, #0
 800f58c:	d108      	bne.n	800f5a0 <VL53L0X_DataInit+0x16c>
    Status = VL53L0X_SetLimitCheckEnable(
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	2200      	movs	r2, #0
 800f592:	2105      	movs	r1, #5
 800f594:	4618      	mov	r0, r3
 800f596:	f000 fd19 	bl	800ffcc <VL53L0X_SetLimitCheckEnable>
 800f59a:	4603      	mov	r3, r0
 800f59c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

  /* Limit default values */
  if (Status == VL53L0X_ERROR_NONE) {
 800f5a0:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d109      	bne.n	800f5bc <VL53L0X_DataInit+0x188>
    Status =
        VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
 800f5a8:	687b      	ldr	r3, [r7, #4]
 800f5aa:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 800f5ae:	2100      	movs	r1, #0
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	f000 fdbb 	bl	801012c <VL53L0X_SetLimitCheckValue>
 800f5b6:	4603      	mov	r3, r0
 800f5b8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                                   (FixPoint1616_t)(18 * 65536));
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800f5bc:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	d109      	bne.n	800f5d8 <VL53L0X_DataInit+0x1a4>
    Status = VL53L0X_SetLimitCheckValue(
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800f5ca:	2101      	movs	r1, #1
 800f5cc:	4618      	mov	r0, r3
 800f5ce:	f000 fdad 	bl	801012c <VL53L0X_SetLimitCheckValue>
 800f5d2:	4603      	mov	r3, r0
 800f5d4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
        (FixPoint1616_t)(25 * 65536 / 100));
    /* 0.25 * 65536 */
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f5d8:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d109      	bne.n	800f5f4 <VL53L0X_DataInit+0x1c0>
    Status = VL53L0X_SetLimitCheckValue(
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 800f5e6:	2102      	movs	r1, #2
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	f000 fd9f 	bl	801012c <VL53L0X_SetLimitCheckValue>
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, (FixPoint1616_t)(35 * 65536));
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f5f4:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d108      	bne.n	800f60e <VL53L0X_DataInit+0x1da>
    Status = VL53L0X_SetLimitCheckValue(
 800f5fc:	687b      	ldr	r3, [r7, #4]
 800f5fe:	2200      	movs	r2, #0
 800f600:	2103      	movs	r1, #3
 800f602:	4618      	mov	r0, r3
 800f604:	f000 fd92 	bl	801012c <VL53L0X_SetLimitCheckValue>
 800f608:	4603      	mov	r3, r0
 800f60a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        (FixPoint1616_t)(0 * 65536));
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f60e:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f612:	2b00      	cmp	r3, #0
 800f614:	d110      	bne.n	800f638 <VL53L0X_DataInit+0x204>

    PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800f616:	687b      	ldr	r3, [r7, #4]
 800f618:	22ff      	movs	r2, #255	@ 0xff
 800f61a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xFF);
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	22ff      	movs	r2, #255	@ 0xff
 800f622:	2101      	movs	r1, #1
 800f624:	4618      	mov	r0, r3
 800f626:	f004 fbc5 	bl	8013db4 <VL53L0X_WrByte>
 800f62a:	4603      	mov	r3, r0
 800f62c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    /* Set PAL state to tell that we are waiting for call to
     * VL53L0X_StaticInit */
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800f630:	687b      	ldr	r3, [r7, #4]
 800f632:	2201      	movs	r2, #1
 800f634:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  }

  if (Status == VL53L0X_ERROR_NONE)
 800f638:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800f63c:	2b00      	cmp	r3, #0
 800f63e:	d103      	bne.n	800f648 <VL53L0X_DataInit+0x214>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800f640:	687b      	ldr	r3, [r7, #4]
 800f642:	2200      	movs	r2, #0
 800f644:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115

  return Status;
 800f648:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800f64c:	4618      	mov	r0, r3
 800f64e:	3750      	adds	r7, #80	@ 0x50
 800f650:	46bd      	mov	sp, r7
 800f652:	bdb0      	pop	{r4, r5, r7, pc}
 800f654:	00016b85 	.word	0x00016b85
 800f658:	000970a4 	.word	0x000970a4

0800f65c <VL53L0X_StaticInit>:
  *pUseInternalTuningSettings = PALDevDataGet(Dev, UseInternalTuningSettings);

  return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev) {
 800f65c:	b5b0      	push	{r4, r5, r7, lr}
 800f65e:	b09e      	sub	sp, #120	@ 0x78
 800f660:	af02      	add	r7, sp, #8
 800f662:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f664:	2300      	movs	r3, #0
 800f666:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800f66a:	f107 031c 	add.w	r3, r7, #28
 800f66e:	2240      	movs	r2, #64	@ 0x40
 800f670:	2100      	movs	r1, #0
 800f672:	4618      	mov	r0, r3
 800f674:	f004 fd58 	bl	8014128 <memset>
  uint8_t *pTuningSettingBuffer;
  uint16_t tempword = 0;
 800f678:	2300      	movs	r3, #0
 800f67a:	837b      	strh	r3, [r7, #26]
  uint8_t tempbyte = 0;
 800f67c:	2300      	movs	r3, #0
 800f67e:	767b      	strb	r3, [r7, #25]
  uint8_t UseInternalTuningSettings = 0;
 800f680:	2300      	movs	r3, #0
 800f682:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  uint32_t count = 0;
 800f686:	2300      	movs	r3, #0
 800f688:	663b      	str	r3, [r7, #96]	@ 0x60
  uint8_t isApertureSpads = 0;
 800f68a:	2300      	movs	r3, #0
 800f68c:	763b      	strb	r3, [r7, #24]
  uint32_t refSpadCount = 0;
 800f68e:	2300      	movs	r3, #0
 800f690:	617b      	str	r3, [r7, #20]
  uint8_t ApertureSpads = 0;
 800f692:	2300      	movs	r3, #0
 800f694:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint8_t vcselPulsePeriodPCLK = 14;
 800f698:	230e      	movs	r3, #14
 800f69a:	74fb      	strb	r3, [r7, #19]
  FixPoint1616_t seqTimeoutMilliSecs = 5;
 800f69c:	2305      	movs	r3, #5
 800f69e:	60fb      	str	r3, [r7, #12]

  Status = VL53L0X_get_info_from_device(Dev, 1);
 800f6a0:	2101      	movs	r1, #1
 800f6a2:	6878      	ldr	r0, [r7, #4]
 800f6a4:	f002 fa27 	bl	8011af6 <VL53L0X_get_info_from_device>
 800f6a8:	4603      	mov	r3, r0
 800f6aa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* set the ref spad from NVM */
  count = (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount);
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800f6b4:	b2db      	uxtb	r3, r3
 800f6b6:	663b      	str	r3, [r7, #96]	@ 0x60
  ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType);
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800f6be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  /* NVM value invalid */
  if ((ApertureSpads > 1) || ((ApertureSpads == 1) && (count > 32)) ||
 800f6c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f6c6:	2b01      	cmp	r3, #1
 800f6c8:	d80d      	bhi.n	800f6e6 <VL53L0X_StaticInit+0x8a>
 800f6ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f6ce:	2b01      	cmp	r3, #1
 800f6d0:	d102      	bne.n	800f6d8 <VL53L0X_StaticInit+0x7c>
 800f6d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f6d4:	2b20      	cmp	r3, #32
 800f6d6:	d806      	bhi.n	800f6e6 <VL53L0X_StaticInit+0x8a>
 800f6d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d10e      	bne.n	800f6fe <VL53L0X_StaticInit+0xa2>
      ((ApertureSpads == 0) && (count > 12)))
 800f6e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f6e2:	2b0c      	cmp	r3, #12
 800f6e4:	d90b      	bls.n	800f6fe <VL53L0X_StaticInit+0xa2>
    Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800f6e6:	f107 0218 	add.w	r2, r7, #24
 800f6ea:	f107 0314 	add.w	r3, r7, #20
 800f6ee:	4619      	mov	r1, r3
 800f6f0:	6878      	ldr	r0, [r7, #4]
 800f6f2:	f001 fcbb 	bl	801106c <VL53L0X_perform_ref_spad_management>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800f6fc:	e009      	b.n	800f712 <VL53L0X_StaticInit+0xb6>
                                                 &isApertureSpads);
  else
    Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800f6fe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800f702:	461a      	mov	r2, r3
 800f704:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800f706:	6878      	ldr	r0, [r7, #4]
 800f708:	f001 febc 	bl	8011484 <VL53L0X_set_reference_spads>
 800f70c:	4603      	mov	r3, r0
 800f70e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Initialize tuning settings buffer to prevent compiler warning. */
  pTuningSettingBuffer = DefaultTuningSettings;
 800f712:	4b94      	ldr	r3, [pc, #592]	@ (800f964 <VL53L0X_StaticInit+0x308>)
 800f714:	66bb      	str	r3, [r7, #104]	@ 0x68

  if (Status == VL53L0X_ERROR_NONE) {
 800f716:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d10f      	bne.n	800f73e <VL53L0X_StaticInit+0xe2>
    UseInternalTuningSettings = PALDevDataGet(Dev, UseInternalTuningSettings);
 800f71e:	687b      	ldr	r3, [r7, #4]
 800f720:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 800f724:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    if (UseInternalTuningSettings == 0)
 800f728:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800f72c:	2b00      	cmp	r3, #0
 800f72e:	d104      	bne.n	800f73a <VL53L0X_StaticInit+0xde>
      pTuningSettingBuffer = PALDevDataGet(Dev, pTuningSettingsPointer);
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800f736:	66bb      	str	r3, [r7, #104]	@ 0x68
 800f738:	e001      	b.n	800f73e <VL53L0X_StaticInit+0xe2>
    else
      pTuningSettingBuffer = DefaultTuningSettings;
 800f73a:	4b8a      	ldr	r3, [pc, #552]	@ (800f964 <VL53L0X_StaticInit+0x308>)
 800f73c:	66bb      	str	r3, [r7, #104]	@ 0x68
  }

  if (Status == VL53L0X_ERROR_NONE)
 800f73e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f742:	2b00      	cmp	r3, #0
 800f744:	d106      	bne.n	800f754 <VL53L0X_StaticInit+0xf8>
    Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800f746:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800f748:	6878      	ldr	r0, [r7, #4]
 800f74a:	f003 faf1 	bl	8012d30 <VL53L0X_load_tuning_settings>
 800f74e:	4603      	mov	r3, r0
 800f750:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Set interrupt config to new sample ready */
  if (Status == VL53L0X_ERROR_NONE) {
 800f754:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d10a      	bne.n	800f772 <VL53L0X_StaticInit+0x116>
    Status = VL53L0X_SetGpioConfig(
 800f75c:	2300      	movs	r3, #0
 800f75e:	9300      	str	r3, [sp, #0]
 800f760:	2304      	movs	r3, #4
 800f762:	2200      	movs	r2, #0
 800f764:	2100      	movs	r1, #0
 800f766:	6878      	ldr	r0, [r7, #4]
 800f768:	f001 f8ca 	bl	8010900 <VL53L0X_SetGpioConfig>
 800f76c:	4603      	mov	r3, r0
 800f76e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        Dev, 0, 0, VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
        VL53L0X_INTERRUPTPOLARITY_LOW);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f772:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f776:	2b00      	cmp	r3, #0
 800f778:	d121      	bne.n	800f7be <VL53L0X_StaticInit+0x162>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800f77a:	2201      	movs	r2, #1
 800f77c:	21ff      	movs	r1, #255	@ 0xff
 800f77e:	6878      	ldr	r0, [r7, #4]
 800f780:	f004 fb18 	bl	8013db4 <VL53L0X_WrByte>
 800f784:	4603      	mov	r3, r0
 800f786:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800f78a:	f107 031a 	add.w	r3, r7, #26
 800f78e:	461a      	mov	r2, r3
 800f790:	2184      	movs	r1, #132	@ 0x84
 800f792:	6878      	ldr	r0, [r7, #4]
 800f794:	f004 fa98 	bl	8013cc8 <VL53L0X_RdWord>
 800f798:	4603      	mov	r3, r0
 800f79a:	461a      	mov	r2, r3
 800f79c:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800f7a0:	4313      	orrs	r3, r2
 800f7a2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800f7a6:	2200      	movs	r2, #0
 800f7a8:	21ff      	movs	r1, #255	@ 0xff
 800f7aa:	6878      	ldr	r0, [r7, #4]
 800f7ac:	f004 fb02 	bl	8013db4 <VL53L0X_WrByte>
 800f7b0:	4603      	mov	r3, r0
 800f7b2:	461a      	mov	r2, r3
 800f7b4:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800f7b8:	4313      	orrs	r3, r2
 800f7ba:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f7be:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	d104      	bne.n	800f7d0 <VL53L0X_StaticInit+0x174>
    VL53L0X_SETDEVICESPECIFICPARAMETER(
 800f7c6:	8b7b      	ldrh	r3, [r7, #26]
 800f7c8:	011a      	lsls	r2, r3, #4
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Dev, OscFrequencyMHz, VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
  }

  /* After static init, some device parameters may be changed,
   * so update them */
  if (Status == VL53L0X_ERROR_NONE)
 800f7d0:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f7d4:	2b00      	cmp	r3, #0
 800f7d6:	d108      	bne.n	800f7ea <VL53L0X_StaticInit+0x18e>
    Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800f7d8:	f107 031c 	add.w	r3, r7, #28
 800f7dc:	4619      	mov	r1, r3
 800f7de:	6878      	ldr	r0, [r7, #4]
 800f7e0:	f000 f8c2 	bl	800f968 <VL53L0X_GetDeviceParameters>
 800f7e4:	4603      	mov	r3, r0
 800f7e6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  if (Status == VL53L0X_ERROR_NONE) {
 800f7ea:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f7ee:	2b00      	cmp	r3, #0
 800f7f0:	d110      	bne.n	800f814 <VL53L0X_StaticInit+0x1b8>
    Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800f7f2:	f107 0319 	add.w	r3, r7, #25
 800f7f6:	4619      	mov	r1, r3
 800f7f8:	6878      	ldr	r0, [r7, #4]
 800f7fa:	f000 f985 	bl	800fb08 <VL53L0X_GetFractionEnable>
 800f7fe:	4603      	mov	r3, r0
 800f800:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (Status == VL53L0X_ERROR_NONE)
 800f804:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d103      	bne.n	800f814 <VL53L0X_StaticInit+0x1b8>
      PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800f80c:	7e7a      	ldrb	r2, [r7, #25]
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
  }

  if (Status == VL53L0X_ERROR_NONE)
 800f814:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d10e      	bne.n	800f83a <VL53L0X_StaticInit+0x1de>
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	f103 0410 	add.w	r4, r3, #16
 800f822:	f107 051c 	add.w	r5, r7, #28
 800f826:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f828:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f82a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f82c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f82e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f830:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f832:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800f836:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  /* read the sequence config and save it */
  if (Status == VL53L0X_ERROR_NONE) {
 800f83a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d111      	bne.n	800f866 <VL53L0X_StaticInit+0x20a>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
 800f842:	f107 0319 	add.w	r3, r7, #25
 800f846:	461a      	mov	r2, r3
 800f848:	2101      	movs	r1, #1
 800f84a:	6878      	ldr	r0, [r7, #4]
 800f84c:	f004 f9b1 	bl	8013bb2 <VL53L0X_RdByte>
 800f850:	4603      	mov	r3, r0
 800f852:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (Status == VL53L0X_ERROR_NONE)
 800f856:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f85a:	2b00      	cmp	r3, #0
 800f85c:	d103      	bne.n	800f866 <VL53L0X_StaticInit+0x20a>
      PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800f85e:	7e7a      	ldrb	r2, [r7, #25]
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  /* Disable MSRC and TCC by default */
  if (Status == VL53L0X_ERROR_NONE)
 800f866:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d107      	bne.n	800f87e <VL53L0X_StaticInit+0x222>
    Status = VL53L0X_SetSequenceStepEnable(Dev, VL53L0X_SEQUENCESTEP_TCC, 0);
 800f86e:	2200      	movs	r2, #0
 800f870:	2100      	movs	r1, #0
 800f872:	6878      	ldr	r0, [r7, #4]
 800f874:	f000 f9a4 	bl	800fbc0 <VL53L0X_SetSequenceStepEnable>
 800f878:	4603      	mov	r3, r0
 800f87a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  if (Status == VL53L0X_ERROR_NONE)
 800f87e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f882:	2b00      	cmp	r3, #0
 800f884:	d107      	bne.n	800f896 <VL53L0X_StaticInit+0x23a>
    Status = VL53L0X_SetSequenceStepEnable(Dev, VL53L0X_SEQUENCESTEP_MSRC, 0);
 800f886:	2200      	movs	r2, #0
 800f888:	2102      	movs	r1, #2
 800f88a:	6878      	ldr	r0, [r7, #4]
 800f88c:	f000 f998 	bl	800fbc0 <VL53L0X_SetSequenceStepEnable>
 800f890:	4603      	mov	r3, r0
 800f892:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Set PAL State to standby */
  if (Status == VL53L0X_ERROR_NONE)
 800f896:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d103      	bne.n	800f8a6 <VL53L0X_StaticInit+0x24a>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	2203      	movs	r2, #3
 800f8a2:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

  /* Store pre-range vcsel period */
  if (Status == VL53L0X_ERROR_NONE) {
 800f8a6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d109      	bne.n	800f8c2 <VL53L0X_StaticInit+0x266>
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 800f8ae:	f107 0313 	add.w	r3, r7, #19
 800f8b2:	461a      	mov	r2, r3
 800f8b4:	2100      	movs	r1, #0
 800f8b6:	6878      	ldr	r0, [r7, #4]
 800f8b8:	f000 f96b 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 800f8bc:	4603      	mov	r3, r0
 800f8be:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                         &vcselPulsePeriodPCLK);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f8c2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f8c6:	2b00      	cmp	r3, #0
 800f8c8:	d103      	bne.n	800f8d2 <VL53L0X_StaticInit+0x276>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeVcselPulsePeriod,
 800f8ca:	7cfa      	ldrb	r2, [r7, #19]
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                                       vcselPulsePeriodPCLK);
  }

  /* Store final-range vcsel period */
  if (Status == VL53L0X_ERROR_NONE) {
 800f8d2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d109      	bne.n	800f8ee <VL53L0X_StaticInit+0x292>
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
 800f8da:	f107 0313 	add.w	r3, r7, #19
 800f8de:	461a      	mov	r2, r3
 800f8e0:	2101      	movs	r1, #1
 800f8e2:	6878      	ldr	r0, [r7, #4]
 800f8e4:	f000 f955 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 800f8e8:	4603      	mov	r3, r0
 800f8ea:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                         &vcselPulsePeriodPCLK);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f8ee:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f8f2:	2b00      	cmp	r3, #0
 800f8f4:	d103      	bne.n	800f8fe <VL53L0X_StaticInit+0x2a2>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeVcselPulsePeriod,
 800f8f6:	7cfa      	ldrb	r2, [r7, #19]
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
                                       vcselPulsePeriodPCLK);
  }

  /* Store pre-range timeout */
  if (Status == VL53L0X_ERROR_NONE) {
 800f8fe:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f902:	2b00      	cmp	r3, #0
 800f904:	d109      	bne.n	800f91a <VL53L0X_StaticInit+0x2be>
    Status = VL53L0X_GetSequenceStepTimeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 800f906:	f107 030c 	add.w	r3, r7, #12
 800f90a:	461a      	mov	r2, r3
 800f90c:	2103      	movs	r1, #3
 800f90e:	6878      	ldr	r0, [r7, #4]
 800f910:	f000 faa0 	bl	800fe54 <VL53L0X_GetSequenceStepTimeout>
 800f914:	4603      	mov	r3, r0
 800f916:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                            &seqTimeoutMilliSecs);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f91a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f91e:	2b00      	cmp	r3, #0
 800f920:	d103      	bne.n	800f92a <VL53L0X_StaticInit+0x2ce>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
 800f922:	68fa      	ldr	r2, [r7, #12]
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
                                       seqTimeoutMilliSecs);
  }

  /* Store final-range timeout */
  if (Status == VL53L0X_ERROR_NONE) {
 800f92a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d109      	bne.n	800f946 <VL53L0X_StaticInit+0x2ea>
    Status = VL53L0X_GetSequenceStepTimeout(
 800f932:	f107 030c 	add.w	r3, r7, #12
 800f936:	461a      	mov	r2, r3
 800f938:	2104      	movs	r1, #4
 800f93a:	6878      	ldr	r0, [r7, #4]
 800f93c:	f000 fa8a 	bl	800fe54 <VL53L0X_GetSequenceStepTimeout>
 800f940:	4603      	mov	r3, r0
 800f942:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE, &seqTimeoutMilliSecs);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800f946:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d103      	bne.n	800f956 <VL53L0X_StaticInit+0x2fa>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs,
 800f94e:	68fa      	ldr	r2, [r7, #12]
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
                                       seqTimeoutMilliSecs);
  }

  return Status;
 800f956:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 800f95a:	4618      	mov	r0, r3
 800f95c:	3770      	adds	r7, #112	@ 0x70
 800f95e:	46bd      	mov	sp, r7
 800f960:	bdb0      	pop	{r4, r5, r7, pc}
 800f962:	bf00      	nop
 800f964:	2000023c 	.word	0x2000023c

0800f968 <VL53L0X_GetDeviceParameters>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
                            VL53L0X_DeviceParameters_t *pDeviceParameters) {
 800f968:	b580      	push	{r7, lr}
 800f96a:	b084      	sub	sp, #16
 800f96c:	af00      	add	r7, sp, #0
 800f96e:	6078      	str	r0, [r7, #4]
 800f970:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800f972:	2300      	movs	r3, #0
 800f974:	73fb      	strb	r3, [r7, #15]
  int i;

  Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 800f976:	683b      	ldr	r3, [r7, #0]
 800f978:	4619      	mov	r1, r3
 800f97a:	6878      	ldr	r0, [r7, #4]
 800f97c:	f000 f8b0 	bl	800fae0 <VL53L0X_GetDeviceMode>
 800f980:	4603      	mov	r3, r0
 800f982:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 800f984:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f988:	2b00      	cmp	r3, #0
 800f98a:	d107      	bne.n	800f99c <VL53L0X_GetDeviceParameters+0x34>
    Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(
 800f98c:	683b      	ldr	r3, [r7, #0]
 800f98e:	3308      	adds	r3, #8
 800f990:	4619      	mov	r1, r3
 800f992:	6878      	ldr	r0, [r7, #4]
 800f994:	f000 fa9e 	bl	800fed4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 800f998:	4603      	mov	r3, r0
 800f99a:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->InterMeasurementPeriodMilliSeconds));

  if (Status == VL53L0X_ERROR_NONE)
 800f99c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d102      	bne.n	800f9aa <VL53L0X_GetDeviceParameters+0x42>
    pDeviceParameters->XTalkCompensationEnable = 0;
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	2200      	movs	r2, #0
 800f9a8:	731a      	strb	r2, [r3, #12]

  if (Status == VL53L0X_ERROR_NONE)
 800f9aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9ae:	2b00      	cmp	r3, #0
 800f9b0:	d107      	bne.n	800f9c2 <VL53L0X_GetDeviceParameters+0x5a>
    Status = VL53L0X_GetXTalkCompensationRateMegaCps(
 800f9b2:	683b      	ldr	r3, [r7, #0]
 800f9b4:	3310      	adds	r3, #16
 800f9b6:	4619      	mov	r1, r3
 800f9b8:	6878      	ldr	r0, [r7, #4]
 800f9ba:	f000 fad4 	bl	800ff66 <VL53L0X_GetXTalkCompensationRateMegaCps>
 800f9be:	4603      	mov	r3, r0
 800f9c0:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->XTalkCompensationRateMegaCps));

  if (Status == VL53L0X_ERROR_NONE)
 800f9c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9c6:	2b00      	cmp	r3, #0
 800f9c8:	d107      	bne.n	800f9da <VL53L0X_GetDeviceParameters+0x72>
    Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	3314      	adds	r3, #20
 800f9ce:	4619      	mov	r1, r3
 800f9d0:	6878      	ldr	r0, [r7, #4]
 800f9d2:	f7ff fd1b 	bl	800f40c <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 800f9d6:	4603      	mov	r3, r0
 800f9d8:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->RangeOffsetMicroMeters));

  if (Status == VL53L0X_ERROR_NONE) {
 800f9da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9de:	2b00      	cmp	r3, #0
 800f9e0:	d134      	bne.n	800fa4c <VL53L0X_GetDeviceParameters+0xe4>
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800f9e2:	2300      	movs	r3, #0
 800f9e4:	60bb      	str	r3, [r7, #8]
 800f9e6:	e02a      	b.n	800fa3e <VL53L0X_GetDeviceParameters+0xd6>
      /* get first the values, then the enables.
       * VL53L0X_GetLimitCheckValue will modify the enable
       * flags
       */
      if (Status == VL53L0X_ERROR_NONE) {
 800f9e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f9ec:	2b00      	cmp	r3, #0
 800f9ee:	d12a      	bne.n	800fa46 <VL53L0X_GetDeviceParameters+0xde>
        Status |= VL53L0X_GetLimitCheckValue(
 800f9f0:	68bb      	ldr	r3, [r7, #8]
 800f9f2:	b299      	uxth	r1, r3
 800f9f4:	68bb      	ldr	r3, [r7, #8]
 800f9f6:	3308      	adds	r3, #8
 800f9f8:	009b      	lsls	r3, r3, #2
 800f9fa:	683a      	ldr	r2, [r7, #0]
 800f9fc:	4413      	add	r3, r2
 800f9fe:	3304      	adds	r3, #4
 800fa00:	461a      	mov	r2, r3
 800fa02:	6878      	ldr	r0, [r7, #4]
 800fa04:	f000 fbf4 	bl	80101f0 <VL53L0X_GetLimitCheckValue>
 800fa08:	4603      	mov	r3, r0
 800fa0a:	461a      	mov	r2, r3
 800fa0c:	7bfb      	ldrb	r3, [r7, #15]
 800fa0e:	4313      	orrs	r3, r2
 800fa10:	73fb      	strb	r3, [r7, #15]
            Dev, i, &(pDeviceParameters->LimitChecksValue[i]));
      } else {
        break;
      }
      if (Status == VL53L0X_ERROR_NONE) {
 800fa12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d117      	bne.n	800fa4a <VL53L0X_GetDeviceParameters+0xe2>
        Status |= VL53L0X_GetLimitCheckEnable(
 800fa1a:	68bb      	ldr	r3, [r7, #8]
 800fa1c:	b299      	uxth	r1, r3
 800fa1e:	68bb      	ldr	r3, [r7, #8]
 800fa20:	3318      	adds	r3, #24
 800fa22:	683a      	ldr	r2, [r7, #0]
 800fa24:	4413      	add	r3, r2
 800fa26:	461a      	mov	r2, r3
 800fa28:	6878      	ldr	r0, [r7, #4]
 800fa2a:	f000 fb5b 	bl	80100e4 <VL53L0X_GetLimitCheckEnable>
 800fa2e:	4603      	mov	r3, r0
 800fa30:	461a      	mov	r2, r3
 800fa32:	7bfb      	ldrb	r3, [r7, #15]
 800fa34:	4313      	orrs	r3, r2
 800fa36:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800fa38:	68bb      	ldr	r3, [r7, #8]
 800fa3a:	3301      	adds	r3, #1
 800fa3c:	60bb      	str	r3, [r7, #8]
 800fa3e:	68bb      	ldr	r3, [r7, #8]
 800fa40:	2b05      	cmp	r3, #5
 800fa42:	ddd1      	ble.n	800f9e8 <VL53L0X_GetDeviceParameters+0x80>
 800fa44:	e002      	b.n	800fa4c <VL53L0X_GetDeviceParameters+0xe4>
        break;
 800fa46:	bf00      	nop
 800fa48:	e000      	b.n	800fa4c <VL53L0X_GetDeviceParameters+0xe4>
            Dev, i, &(pDeviceParameters->LimitChecksEnable[i]));
      } else {
        break;
 800fa4a:	bf00      	nop
      }
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800fa4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa50:	2b00      	cmp	r3, #0
 800fa52:	d107      	bne.n	800fa64 <VL53L0X_GetDeviceParameters+0xfc>
    Status = VL53L0X_GetWrapAroundCheckEnable(
 800fa54:	683b      	ldr	r3, [r7, #0]
 800fa56:	333c      	adds	r3, #60	@ 0x3c
 800fa58:	4619      	mov	r1, r3
 800fa5a:	6878      	ldr	r0, [r7, #4]
 800fa5c:	f000 fc56 	bl	801030c <VL53L0X_GetWrapAroundCheckEnable>
 800fa60:	4603      	mov	r3, r0
 800fa62:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->WrapAroundCheckEnable));
  }

  /* Need to be done at the end as it uses VCSELPulsePeriod */
  if (Status == VL53L0X_ERROR_NONE) {
 800fa64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fa68:	2b00      	cmp	r3, #0
 800fa6a:	d107      	bne.n	800fa7c <VL53L0X_GetDeviceParameters+0x114>
    Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(
 800fa6c:	683b      	ldr	r3, [r7, #0]
 800fa6e:	3304      	adds	r3, #4
 800fa70:	4619      	mov	r1, r3
 800fa72:	6878      	ldr	r0, [r7, #4]
 800fa74:	f000 f87a 	bl	800fb6c <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 800fa78:	4603      	mov	r3, r0
 800fa7a:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
  }

  return Status;
 800fa7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fa80:	4618      	mov	r0, r3
 800fa82:	3710      	adds	r7, #16
 800fa84:	46bd      	mov	sp, r7
 800fa86:	bd80      	pop	{r7, pc}

0800fa88 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev,
                                    VL53L0X_DeviceModes DeviceMode) {
 800fa88:	b480      	push	{r7}
 800fa8a:	b085      	sub	sp, #20
 800fa8c:	af00      	add	r7, sp, #0
 800fa8e:	6078      	str	r0, [r7, #4]
 800fa90:	460b      	mov	r3, r1
 800fa92:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fa94:	2300      	movs	r3, #0
 800fa96:	73fb      	strb	r3, [r7, #15]

  LOG_FUNCTION_START("%d", (int)DeviceMode);

  switch (DeviceMode) {
 800fa98:	78fb      	ldrb	r3, [r7, #3]
 800fa9a:	2b15      	cmp	r3, #21
 800fa9c:	bf8c      	ite	hi
 800fa9e:	2201      	movhi	r2, #1
 800faa0:	2200      	movls	r2, #0
 800faa2:	b2d2      	uxtb	r2, r2
 800faa4:	2a00      	cmp	r2, #0
 800faa6:	d10f      	bne.n	800fac8 <VL53L0X_SetDeviceMode+0x40>
 800faa8:	4a0c      	ldr	r2, [pc, #48]	@ (800fadc <VL53L0X_SetDeviceMode+0x54>)
 800faaa:	fa22 f303 	lsr.w	r3, r2, r3
 800faae:	f003 0301 	and.w	r3, r3, #1
 800fab2:	2b00      	cmp	r3, #0
 800fab4:	bf14      	ite	ne
 800fab6:	2301      	movne	r3, #1
 800fab8:	2300      	moveq	r3, #0
 800faba:	b2db      	uxtb	r3, r3
 800fabc:	2b00      	cmp	r3, #0
 800fabe:	d003      	beq.n	800fac8 <VL53L0X_SetDeviceMode+0x40>
  case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
  case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
  case VL53L0X_DEVICEMODE_GPIO_DRIVE:
  case VL53L0X_DEVICEMODE_GPIO_OSC:
    /* Supported modes */
    VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	78fa      	ldrb	r2, [r7, #3]
 800fac4:	741a      	strb	r2, [r3, #16]
    break;
 800fac6:	e001      	b.n	800facc <VL53L0X_SetDeviceMode+0x44>
  default:
    /* Unsupported mode */
    Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 800fac8:	23f8      	movs	r3, #248	@ 0xf8
 800faca:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 800facc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fad0:	4618      	mov	r0, r3
 800fad2:	3714      	adds	r7, #20
 800fad4:	46bd      	mov	sp, r7
 800fad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fada:	4770      	bx	lr
 800fadc:	0030000b 	.word	0x0030000b

0800fae0 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
                                    VL53L0X_DeviceModes *pDeviceMode) {
 800fae0:	b480      	push	{r7}
 800fae2:	b085      	sub	sp, #20
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]
 800fae8:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800faea:	2300      	movs	r3, #0
 800faec:	73fb      	strb	r3, [r7, #15]

  VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	7c1b      	ldrb	r3, [r3, #16]
 800faf2:	b2da      	uxtb	r2, r3
 800faf4:	683b      	ldr	r3, [r7, #0]
 800faf6:	701a      	strb	r2, [r3, #0]

  return Status;
 800faf8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fafc:	4618      	mov	r0, r3
 800fafe:	3714      	adds	r7, #20
 800fb00:	46bd      	mov	sp, r7
 800fb02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb06:	4770      	bx	lr

0800fb08 <VL53L0X_GetFractionEnable>:
    PALDevDataSet(Dev, RangeFractionalEnable, Enable);

  return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled) {
 800fb08:	b580      	push	{r7, lr}
 800fb0a:	b084      	sub	sp, #16
 800fb0c:	af00      	add	r7, sp, #0
 800fb0e:	6078      	str	r0, [r7, #4]
 800fb10:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb12:	2300      	movs	r3, #0
 800fb14:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 800fb16:	683a      	ldr	r2, [r7, #0]
 800fb18:	2109      	movs	r1, #9
 800fb1a:	6878      	ldr	r0, [r7, #4]
 800fb1c:	f004 f849 	bl	8013bb2 <VL53L0X_RdByte>
 800fb20:	4603      	mov	r3, r0
 800fb22:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 800fb24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fb28:	2b00      	cmp	r3, #0
 800fb2a:	d106      	bne.n	800fb3a <VL53L0X_GetFractionEnable+0x32>
    *pEnabled = (*pEnabled & 1);
 800fb2c:	683b      	ldr	r3, [r7, #0]
 800fb2e:	781b      	ldrb	r3, [r3, #0]
 800fb30:	f003 0301 	and.w	r3, r3, #1
 800fb34:	b2da      	uxtb	r2, r3
 800fb36:	683b      	ldr	r3, [r7, #0]
 800fb38:	701a      	strb	r2, [r3, #0]

  return Status;
 800fb3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb3e:	4618      	mov	r0, r3
 800fb40:	3710      	adds	r7, #16
 800fb42:	46bd      	mov	sp, r7
 800fb44:	bd80      	pop	{r7, pc}

0800fb46 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:

  return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
 800fb46:	b580      	push	{r7, lr}
 800fb48:	b084      	sub	sp, #16
 800fb4a:	af00      	add	r7, sp, #0
 800fb4c:	6078      	str	r0, [r7, #4]
 800fb4e:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb50:	2300      	movs	r3, #0
 800fb52:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_set_measurement_timing_budget_micro_seconds(
 800fb54:	6839      	ldr	r1, [r7, #0]
 800fb56:	6878      	ldr	r0, [r7, #4]
 800fb58:	f002 ff59 	bl	8012a0e <VL53L0X_set_measurement_timing_budget_micro_seconds>
 800fb5c:	4603      	mov	r3, r0
 800fb5e:	73fb      	strb	r3, [r7, #15]
      Dev, MeasurementTimingBudgetMicroSeconds);

  return Status;
 800fb60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb64:	4618      	mov	r0, r3
 800fb66:	3710      	adds	r7, #16
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	bd80      	pop	{r7, pc}

0800fb6c <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 800fb6c:	b580      	push	{r7, lr}
 800fb6e:	b084      	sub	sp, #16
 800fb70:	af00      	add	r7, sp, #0
 800fb72:	6078      	str	r0, [r7, #4]
 800fb74:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb76:	2300      	movs	r3, #0
 800fb78:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_measurement_timing_budget_micro_seconds(
 800fb7a:	6839      	ldr	r1, [r7, #0]
 800fb7c:	6878      	ldr	r0, [r7, #4]
 800fb7e:	f003 f826 	bl	8012bce <VL53L0X_get_measurement_timing_budget_micro_seconds>
 800fb82:	4603      	mov	r3, r0
 800fb84:	73fb      	strb	r3, [r7, #15]
      Dev, pMeasurementTimingBudgetMicroSeconds);

  return Status;
 800fb86:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb8a:	4618      	mov	r0, r3
 800fb8c:	3710      	adds	r7, #16
 800fb8e:	46bd      	mov	sp, r7
 800fb90:	bd80      	pop	{r7, pc}

0800fb92 <VL53L0X_GetVcselPulsePeriod>:
  return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
                                          VL53L0X_VcselPeriod VcselPeriodType,
                                          uint8_t *pVCSELPulsePeriodPCLK) {
 800fb92:	b580      	push	{r7, lr}
 800fb94:	b086      	sub	sp, #24
 800fb96:	af00      	add	r7, sp, #0
 800fb98:	60f8      	str	r0, [r7, #12]
 800fb9a:	460b      	mov	r3, r1
 800fb9c:	607a      	str	r2, [r7, #4]
 800fb9e:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fba0:	2300      	movs	r3, #0
 800fba2:	75fb      	strb	r3, [r7, #23]

  Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 800fba4:	7afb      	ldrb	r3, [r7, #11]
 800fba6:	687a      	ldr	r2, [r7, #4]
 800fba8:	4619      	mov	r1, r3
 800fbaa:	68f8      	ldr	r0, [r7, #12]
 800fbac:	f002 fef8 	bl	80129a0 <VL53L0X_get_vcsel_pulse_period>
 800fbb0:	4603      	mov	r3, r0
 800fbb2:	75fb      	strb	r3, [r7, #23]
                                          pVCSELPulsePeriodPCLK);

  return Status;
 800fbb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fbb8:	4618      	mov	r0, r3
 800fbba:	3718      	adds	r7, #24
 800fbbc:	46bd      	mov	sp, r7
 800fbbe:	bd80      	pop	{r7, pc}

0800fbc0 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error
VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
                              VL53L0X_SequenceStepId SequenceStepId,
                              uint8_t SequenceStepEnabled) {
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	b086      	sub	sp, #24
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	6078      	str	r0, [r7, #4]
 800fbc8:	460b      	mov	r3, r1
 800fbca:	70fb      	strb	r3, [r7, #3]
 800fbcc:	4613      	mov	r3, r2
 800fbce:	70bb      	strb	r3, [r7, #2]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fbd0:	2300      	movs	r3, #0
 800fbd2:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 800fbd4:	2300      	movs	r3, #0
 800fbd6:	73fb      	strb	r3, [r7, #15]
  uint8_t SequenceConfigNew = 0;
 800fbd8:	2300      	movs	r3, #0
 800fbda:	75bb      	strb	r3, [r7, #22]
  uint32_t MeasurementTimingBudgetMicroSeconds;

  Status =
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 800fbdc:	f107 030f 	add.w	r3, r7, #15
 800fbe0:	461a      	mov	r2, r3
 800fbe2:	2101      	movs	r1, #1
 800fbe4:	6878      	ldr	r0, [r7, #4]
 800fbe6:	f003 ffe4 	bl	8013bb2 <VL53L0X_RdByte>
 800fbea:	4603      	mov	r3, r0
 800fbec:	75fb      	strb	r3, [r7, #23]

  SequenceConfigNew = SequenceConfig;
 800fbee:	7bfb      	ldrb	r3, [r7, #15]
 800fbf0:	75bb      	strb	r3, [r7, #22]

  if (Status == VL53L0X_ERROR_NONE) {
 800fbf2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d159      	bne.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
    if (SequenceStepEnabled == 1) {
 800fbfa:	78bb      	ldrb	r3, [r7, #2]
 800fbfc:	2b01      	cmp	r3, #1
 800fbfe:	d12b      	bne.n	800fc58 <VL53L0X_SetSequenceStepEnable+0x98>

      /* Enable requested sequence step
       */
      switch (SequenceStepId) {
 800fc00:	78fb      	ldrb	r3, [r7, #3]
 800fc02:	2b04      	cmp	r3, #4
 800fc04:	d825      	bhi.n	800fc52 <VL53L0X_SetSequenceStepEnable+0x92>
 800fc06:	a201      	add	r2, pc, #4	@ (adr r2, 800fc0c <VL53L0X_SetSequenceStepEnable+0x4c>)
 800fc08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc0c:	0800fc21 	.word	0x0800fc21
 800fc10:	0800fc2b 	.word	0x0800fc2b
 800fc14:	0800fc35 	.word	0x0800fc35
 800fc18:	0800fc3f 	.word	0x0800fc3f
 800fc1c:	0800fc49 	.word	0x0800fc49
      case VL53L0X_SEQUENCESTEP_TCC:
        SequenceConfigNew |= 0x10;
 800fc20:	7dbb      	ldrb	r3, [r7, #22]
 800fc22:	f043 0310 	orr.w	r3, r3, #16
 800fc26:	75bb      	strb	r3, [r7, #22]
        break;
 800fc28:	e041      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_DSS:
        SequenceConfigNew |= 0x28;
 800fc2a:	7dbb      	ldrb	r3, [r7, #22]
 800fc2c:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 800fc30:	75bb      	strb	r3, [r7, #22]
        break;
 800fc32:	e03c      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_MSRC:
        SequenceConfigNew |= 0x04;
 800fc34:	7dbb      	ldrb	r3, [r7, #22]
 800fc36:	f043 0304 	orr.w	r3, r3, #4
 800fc3a:	75bb      	strb	r3, [r7, #22]
        break;
 800fc3c:	e037      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_PRE_RANGE:
        SequenceConfigNew |= 0x40;
 800fc3e:	7dbb      	ldrb	r3, [r7, #22]
 800fc40:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fc44:	75bb      	strb	r3, [r7, #22]
        break;
 800fc46:	e032      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
        SequenceConfigNew |= 0x80;
 800fc48:	7dbb      	ldrb	r3, [r7, #22]
 800fc4a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800fc4e:	75bb      	strb	r3, [r7, #22]
        break;
 800fc50:	e02d      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      default:
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fc52:	23fc      	movs	r3, #252	@ 0xfc
 800fc54:	75fb      	strb	r3, [r7, #23]
 800fc56:	e02a      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      }
    } else {
      /* Disable requested sequence step
       */
      switch (SequenceStepId) {
 800fc58:	78fb      	ldrb	r3, [r7, #3]
 800fc5a:	2b04      	cmp	r3, #4
 800fc5c:	d825      	bhi.n	800fcaa <VL53L0X_SetSequenceStepEnable+0xea>
 800fc5e:	a201      	add	r2, pc, #4	@ (adr r2, 800fc64 <VL53L0X_SetSequenceStepEnable+0xa4>)
 800fc60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc64:	0800fc79 	.word	0x0800fc79
 800fc68:	0800fc83 	.word	0x0800fc83
 800fc6c:	0800fc8d 	.word	0x0800fc8d
 800fc70:	0800fc97 	.word	0x0800fc97
 800fc74:	0800fca1 	.word	0x0800fca1
      case VL53L0X_SEQUENCESTEP_TCC:
        SequenceConfigNew &= 0xef;
 800fc78:	7dbb      	ldrb	r3, [r7, #22]
 800fc7a:	f023 0310 	bic.w	r3, r3, #16
 800fc7e:	75bb      	strb	r3, [r7, #22]
        break;
 800fc80:	e015      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_DSS:
        SequenceConfigNew &= 0xd7;
 800fc82:	7dbb      	ldrb	r3, [r7, #22]
 800fc84:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 800fc88:	75bb      	strb	r3, [r7, #22]
        break;
 800fc8a:	e010      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_MSRC:
        SequenceConfigNew &= 0xfb;
 800fc8c:	7dbb      	ldrb	r3, [r7, #22]
 800fc8e:	f023 0304 	bic.w	r3, r3, #4
 800fc92:	75bb      	strb	r3, [r7, #22]
        break;
 800fc94:	e00b      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_PRE_RANGE:
        SequenceConfigNew &= 0xbf;
 800fc96:	7dbb      	ldrb	r3, [r7, #22]
 800fc98:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800fc9c:	75bb      	strb	r3, [r7, #22]
        break;
 800fc9e:	e006      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
        SequenceConfigNew &= 0x7f;
 800fca0:	7dbb      	ldrb	r3, [r7, #22]
 800fca2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fca6:	75bb      	strb	r3, [r7, #22]
        break;
 800fca8:	e001      	b.n	800fcae <VL53L0X_SetSequenceStepEnable+0xee>
      default:
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fcaa:	23fc      	movs	r3, #252	@ 0xfc
 800fcac:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  if (SequenceConfigNew != SequenceConfig) {
 800fcae:	7bfb      	ldrb	r3, [r7, #15]
 800fcb0:	7dba      	ldrb	r2, [r7, #22]
 800fcb2:	429a      	cmp	r2, r3
 800fcb4:	d01e      	beq.n	800fcf4 <VL53L0X_SetSequenceStepEnable+0x134>
    /* Apply New Setting */
    if (Status == VL53L0X_ERROR_NONE) {
 800fcb6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	d107      	bne.n	800fcce <VL53L0X_SetSequenceStepEnable+0x10e>
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 800fcbe:	7dbb      	ldrb	r3, [r7, #22]
 800fcc0:	461a      	mov	r2, r3
 800fcc2:	2101      	movs	r1, #1
 800fcc4:	6878      	ldr	r0, [r7, #4]
 800fcc6:	f004 f875 	bl	8013db4 <VL53L0X_WrByte>
 800fcca:	4603      	mov	r3, r0
 800fccc:	75fb      	strb	r3, [r7, #23]
                              SequenceConfigNew);
    }
    if (Status == VL53L0X_ERROR_NONE)
 800fcce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fcd2:	2b00      	cmp	r3, #0
 800fcd4:	d103      	bne.n	800fcde <VL53L0X_SetSequenceStepEnable+0x11e>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	7dba      	ldrb	r2, [r7, #22]
 800fcda:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

    /* Recalculate timing budget */
    if (Status == VL53L0X_ERROR_NONE) {
 800fcde:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	d106      	bne.n	800fcf4 <VL53L0X_SetSequenceStepEnable+0x134>
      VL53L0X_GETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 800fce6:	687b      	ldr	r3, [r7, #4]
 800fce8:	695b      	ldr	r3, [r3, #20]
 800fcea:	613b      	str	r3, [r7, #16]
                                MeasurementTimingBudgetMicroSeconds);

      VL53L0X_SetMeasurementTimingBudgetMicroSeconds(
 800fcec:	6939      	ldr	r1, [r7, #16]
 800fcee:	6878      	ldr	r0, [r7, #4]
 800fcf0:	f7ff ff29 	bl	800fb46 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
          Dev, MeasurementTimingBudgetMicroSeconds);
    }
  }

  return Status;
 800fcf4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fcf8:	4618      	mov	r0, r3
 800fcfa:	3718      	adds	r7, #24
 800fcfc:	46bd      	mov	sp, r7
 800fcfe:	bd80      	pop	{r7, pc}

0800fd00 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
                                    VL53L0X_SequenceStepId SequenceStepId,
                                    uint8_t SequenceConfig,
                                    uint8_t *pSequenceStepEnabled) {
 800fd00:	b480      	push	{r7}
 800fd02:	b087      	sub	sp, #28
 800fd04:	af00      	add	r7, sp, #0
 800fd06:	60f8      	str	r0, [r7, #12]
 800fd08:	607b      	str	r3, [r7, #4]
 800fd0a:	460b      	mov	r3, r1
 800fd0c:	72fb      	strb	r3, [r7, #11]
 800fd0e:	4613      	mov	r3, r2
 800fd10:	72bb      	strb	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fd12:	2300      	movs	r3, #0
 800fd14:	75fb      	strb	r3, [r7, #23]
  *pSequenceStepEnabled = 0;
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	2200      	movs	r2, #0
 800fd1a:	701a      	strb	r2, [r3, #0]

  switch (SequenceStepId) {
 800fd1c:	7afb      	ldrb	r3, [r7, #11]
 800fd1e:	2b04      	cmp	r3, #4
 800fd20:	d836      	bhi.n	800fd90 <sequence_step_enabled+0x90>
 800fd22:	a201      	add	r2, pc, #4	@ (adr r2, 800fd28 <sequence_step_enabled+0x28>)
 800fd24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd28:	0800fd3d 	.word	0x0800fd3d
 800fd2c:	0800fd4f 	.word	0x0800fd4f
 800fd30:	0800fd61 	.word	0x0800fd61
 800fd34:	0800fd73 	.word	0x0800fd73
 800fd38:	0800fd85 	.word	0x0800fd85
  case VL53L0X_SEQUENCESTEP_TCC:
    *pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 800fd3c:	7abb      	ldrb	r3, [r7, #10]
 800fd3e:	111b      	asrs	r3, r3, #4
 800fd40:	b2db      	uxtb	r3, r3
 800fd42:	f003 0301 	and.w	r3, r3, #1
 800fd46:	b2da      	uxtb	r2, r3
 800fd48:	687b      	ldr	r3, [r7, #4]
 800fd4a:	701a      	strb	r2, [r3, #0]
    break;
 800fd4c:	e022      	b.n	800fd94 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_DSS:
    *pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 800fd4e:	7abb      	ldrb	r3, [r7, #10]
 800fd50:	10db      	asrs	r3, r3, #3
 800fd52:	b2db      	uxtb	r3, r3
 800fd54:	f003 0301 	and.w	r3, r3, #1
 800fd58:	b2da      	uxtb	r2, r3
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	701a      	strb	r2, [r3, #0]
    break;
 800fd5e:	e019      	b.n	800fd94 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_MSRC:
    *pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 800fd60:	7abb      	ldrb	r3, [r7, #10]
 800fd62:	109b      	asrs	r3, r3, #2
 800fd64:	b2db      	uxtb	r3, r3
 800fd66:	f003 0301 	and.w	r3, r3, #1
 800fd6a:	b2da      	uxtb	r2, r3
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	701a      	strb	r2, [r3, #0]
    break;
 800fd70:	e010      	b.n	800fd94 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_PRE_RANGE:
    *pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 800fd72:	7abb      	ldrb	r3, [r7, #10]
 800fd74:	119b      	asrs	r3, r3, #6
 800fd76:	b2db      	uxtb	r3, r3
 800fd78:	f003 0301 	and.w	r3, r3, #1
 800fd7c:	b2da      	uxtb	r2, r3
 800fd7e:	687b      	ldr	r3, [r7, #4]
 800fd80:	701a      	strb	r2, [r3, #0]
    break;
 800fd82:	e007      	b.n	800fd94 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
    *pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 800fd84:	7abb      	ldrb	r3, [r7, #10]
 800fd86:	09db      	lsrs	r3, r3, #7
 800fd88:	b2da      	uxtb	r2, r3
 800fd8a:	687b      	ldr	r3, [r7, #4]
 800fd8c:	701a      	strb	r2, [r3, #0]
    break;
 800fd8e:	e001      	b.n	800fd94 <sequence_step_enabled+0x94>
  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fd90:	23fc      	movs	r3, #252	@ 0xfc
 800fd92:	75fb      	strb	r3, [r7, #23]
  }

  return Status;
 800fd94:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800fd98:	4618      	mov	r0, r3
 800fd9a:	371c      	adds	r7, #28
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fda2:	4770      	bx	lr

0800fda4 <VL53L0X_GetSequenceStepEnables>:
  return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(
    VL53L0X_DEV Dev,
    VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps) {
 800fda4:	b580      	push	{r7, lr}
 800fda6:	b084      	sub	sp, #16
 800fda8:	af00      	add	r7, sp, #0
 800fdaa:	6078      	str	r0, [r7, #4]
 800fdac:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fdae:	2300      	movs	r3, #0
 800fdb0:	73fb      	strb	r3, [r7, #15]
  uint8_t SequenceConfig = 0;
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	73bb      	strb	r3, [r7, #14]

  Status =
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 800fdb6:	f107 030e 	add.w	r3, r7, #14
 800fdba:	461a      	mov	r2, r3
 800fdbc:	2101      	movs	r1, #1
 800fdbe:	6878      	ldr	r0, [r7, #4]
 800fdc0:	f003 fef7 	bl	8013bb2 <VL53L0X_RdByte>
 800fdc4:	4603      	mov	r3, r0
 800fdc6:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 800fdc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d107      	bne.n	800fde0 <VL53L0X_GetSequenceStepEnables+0x3c>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
 800fdd0:	7bba      	ldrb	r2, [r7, #14]
 800fdd2:	683b      	ldr	r3, [r7, #0]
 800fdd4:	2100      	movs	r1, #0
 800fdd6:	6878      	ldr	r0, [r7, #4]
 800fdd8:	f7ff ff92 	bl	800fd00 <sequence_step_enabled>
 800fddc:	4603      	mov	r3, r0
 800fdde:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->TccOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800fde0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fde4:	2b00      	cmp	r3, #0
 800fde6:	d108      	bne.n	800fdfa <VL53L0X_GetSequenceStepEnables+0x56>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
 800fde8:	7bba      	ldrb	r2, [r7, #14]
 800fdea:	683b      	ldr	r3, [r7, #0]
 800fdec:	3302      	adds	r3, #2
 800fdee:	2101      	movs	r1, #1
 800fdf0:	6878      	ldr	r0, [r7, #4]
 800fdf2:	f7ff ff85 	bl	800fd00 <sequence_step_enabled>
 800fdf6:	4603      	mov	r3, r0
 800fdf8:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->DssOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800fdfa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fdfe:	2b00      	cmp	r3, #0
 800fe00:	d108      	bne.n	800fe14 <VL53L0X_GetSequenceStepEnables+0x70>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
 800fe02:	7bba      	ldrb	r2, [r7, #14]
 800fe04:	683b      	ldr	r3, [r7, #0]
 800fe06:	3301      	adds	r3, #1
 800fe08:	2102      	movs	r1, #2
 800fe0a:	6878      	ldr	r0, [r7, #4]
 800fe0c:	f7ff ff78 	bl	800fd00 <sequence_step_enabled>
 800fe10:	4603      	mov	r3, r0
 800fe12:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->MsrcOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800fe14:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe18:	2b00      	cmp	r3, #0
 800fe1a:	d108      	bne.n	800fe2e <VL53L0X_GetSequenceStepEnables+0x8a>
    Status = sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 800fe1c:	7bba      	ldrb	r2, [r7, #14]
 800fe1e:	683b      	ldr	r3, [r7, #0]
 800fe20:	3303      	adds	r3, #3
 800fe22:	2103      	movs	r1, #3
 800fe24:	6878      	ldr	r0, [r7, #4]
 800fe26:	f7ff ff6b 	bl	800fd00 <sequence_step_enabled>
 800fe2a:	4603      	mov	r3, r0
 800fe2c:	73fb      	strb	r3, [r7, #15]
                                   SequenceConfig,
                                   &pSchedulerSequenceSteps->PreRangeOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800fe2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fe32:	2b00      	cmp	r3, #0
 800fe34:	d108      	bne.n	800fe48 <VL53L0X_GetSequenceStepEnables+0xa4>
    Status = sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 800fe36:	7bba      	ldrb	r2, [r7, #14]
 800fe38:	683b      	ldr	r3, [r7, #0]
 800fe3a:	3304      	adds	r3, #4
 800fe3c:	2104      	movs	r1, #4
 800fe3e:	6878      	ldr	r0, [r7, #4]
 800fe40:	f7ff ff5e 	bl	800fd00 <sequence_step_enabled>
 800fe44:	4603      	mov	r3, r0
 800fe46:	73fb      	strb	r3, [r7, #15]
                                   SequenceConfig,
                                   &pSchedulerSequenceSteps->FinalRangeOn);
  }

  return Status;
 800fe48:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fe4c:	4618      	mov	r0, r3
 800fe4e:	3710      	adds	r7, #16
 800fe50:	46bd      	mov	sp, r7
 800fe52:	bd80      	pop	{r7, pc}

0800fe54 <VL53L0X_GetSequenceStepTimeout>:
}

VL53L0X_Error
VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
                               VL53L0X_SequenceStepId SequenceStepId,
                               FixPoint1616_t *pTimeOutMilliSecs) {
 800fe54:	b580      	push	{r7, lr}
 800fe56:	b088      	sub	sp, #32
 800fe58:	af00      	add	r7, sp, #0
 800fe5a:	60f8      	str	r0, [r7, #12]
 800fe5c:	460b      	mov	r3, r1
 800fe5e:	607a      	str	r2, [r7, #4]
 800fe60:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fe62:	2300      	movs	r3, #0
 800fe64:	77fb      	strb	r3, [r7, #31]
  uint32_t TimeoutMicroSeconds;
  uint32_t WholeNumber_ms = 0;
 800fe66:	2300      	movs	r3, #0
 800fe68:	61bb      	str	r3, [r7, #24]
  uint32_t Fraction_ms = 0;
 800fe6a:	2300      	movs	r3, #0
 800fe6c:	617b      	str	r3, [r7, #20]

  Status = get_sequence_step_timeout(Dev, SequenceStepId, &TimeoutMicroSeconds);
 800fe6e:	f107 0210 	add.w	r2, r7, #16
 800fe72:	7afb      	ldrb	r3, [r7, #11]
 800fe74:	4619      	mov	r1, r3
 800fe76:	68f8      	ldr	r0, [r7, #12]
 800fe78:	f002 fbbe 	bl	80125f8 <get_sequence_step_timeout>
 800fe7c:	4603      	mov	r3, r0
 800fe7e:	77fb      	strb	r3, [r7, #31]
  if (Status == VL53L0X_ERROR_NONE) {
 800fe80:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800fe84:	2b00      	cmp	r3, #0
 800fe86:	d11c      	bne.n	800fec2 <VL53L0X_GetSequenceStepTimeout+0x6e>
    WholeNumber_ms = TimeoutMicroSeconds / 1000;
 800fe88:	693b      	ldr	r3, [r7, #16]
 800fe8a:	4a11      	ldr	r2, [pc, #68]	@ (800fed0 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 800fe8c:	fba2 2303 	umull	r2, r3, r2, r3
 800fe90:	099b      	lsrs	r3, r3, #6
 800fe92:	61bb      	str	r3, [r7, #24]
    Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 800fe94:	693a      	ldr	r2, [r7, #16]
 800fe96:	69bb      	ldr	r3, [r7, #24]
 800fe98:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800fe9c:	fb01 f303 	mul.w	r3, r1, r3
 800fea0:	1ad3      	subs	r3, r2, r3
 800fea2:	617b      	str	r3, [r7, #20]
    *pTimeOutMilliSecs =
        (WholeNumber_ms << 16) + (((Fraction_ms * 0xffff) + 500) / 1000);
 800fea4:	69bb      	ldr	r3, [r7, #24]
 800fea6:	0419      	lsls	r1, r3, #16
 800fea8:	697a      	ldr	r2, [r7, #20]
 800feaa:	4613      	mov	r3, r2
 800feac:	041b      	lsls	r3, r3, #16
 800feae:	1a9b      	subs	r3, r3, r2
 800feb0:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 800feb4:	4a06      	ldr	r2, [pc, #24]	@ (800fed0 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 800feb6:	fba2 2303 	umull	r2, r3, r2, r3
 800feba:	099b      	lsrs	r3, r3, #6
 800febc:	18ca      	adds	r2, r1, r3
    *pTimeOutMilliSecs =
 800febe:	687b      	ldr	r3, [r7, #4]
 800fec0:	601a      	str	r2, [r3, #0]
  }

  return Status;
 800fec2:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800fec6:	4618      	mov	r0, r3
 800fec8:	3720      	adds	r7, #32
 800feca:	46bd      	mov	sp, r7
 800fecc:	bd80      	pop	{r7, pc}
 800fece:	bf00      	nop
 800fed0:	10624dd3 	.word	0x10624dd3

0800fed4 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

  return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(
    VL53L0X_DEV Dev, uint32_t *pInterMeasurementPeriodMilliSeconds) {
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b084      	sub	sp, #16
 800fed8:	af00      	add	r7, sp, #0
 800feda:	6078      	str	r0, [r7, #4]
 800fedc:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fede:	2300      	movs	r3, #0
 800fee0:	73fb      	strb	r3, [r7, #15]
  uint16_t osc_calibrate_val;
  uint32_t IMPeriodMilliSeconds;

  Status =
      VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL, &osc_calibrate_val);
 800fee2:	f107 030c 	add.w	r3, r7, #12
 800fee6:	461a      	mov	r2, r3
 800fee8:	21f8      	movs	r1, #248	@ 0xf8
 800feea:	6878      	ldr	r0, [r7, #4]
 800feec:	f003 feec 	bl	8013cc8 <VL53L0X_RdWord>
 800fef0:	4603      	mov	r3, r0
 800fef2:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 800fef4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d108      	bne.n	800ff0e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
    Status = VL53L0X_RdDWord(Dev, VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
 800fefc:	f107 0308 	add.w	r3, r7, #8
 800ff00:	461a      	mov	r2, r3
 800ff02:	2104      	movs	r1, #4
 800ff04:	6878      	ldr	r0, [r7, #4]
 800ff06:	f003 ff17 	bl	8013d38 <VL53L0X_RdDWord>
 800ff0a:	4603      	mov	r3, r0
 800ff0c:	73fb      	strb	r3, [r7, #15]
                             &IMPeriodMilliSeconds);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800ff0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d10c      	bne.n	800ff30 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
    if (osc_calibrate_val != 0) {
 800ff16:	89bb      	ldrh	r3, [r7, #12]
 800ff18:	2b00      	cmp	r3, #0
 800ff1a:	d005      	beq.n	800ff28 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
      *pInterMeasurementPeriodMilliSeconds =
          IMPeriodMilliSeconds / osc_calibrate_val;
 800ff1c:	68bb      	ldr	r3, [r7, #8]
 800ff1e:	89ba      	ldrh	r2, [r7, #12]
 800ff20:	fbb3 f2f2 	udiv	r2, r3, r2
      *pInterMeasurementPeriodMilliSeconds =
 800ff24:	683b      	ldr	r3, [r7, #0]
 800ff26:	601a      	str	r2, [r3, #0]
    }
    VL53L0X_SETPARAMETERFIELD(Dev, InterMeasurementPeriodMilliSeconds,
 800ff28:	683b      	ldr	r3, [r7, #0]
 800ff2a:	681a      	ldr	r2, [r3, #0]
 800ff2c:	687b      	ldr	r3, [r7, #4]
 800ff2e:	619a      	str	r2, [r3, #24]
                              *pInterMeasurementPeriodMilliSeconds);
  }

  return Status;
 800ff30:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ff34:	4618      	mov	r0, r3
 800ff36:	3710      	adds	r7, #16
 800ff38:	46bd      	mov	sp, r7
 800ff3a:	bd80      	pop	{r7, pc}

0800ff3c <VL53L0X_GetXTalkCompensationEnable>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
                                   uint8_t *pXTalkCompensationEnable) {
 800ff3c:	b480      	push	{r7}
 800ff3e:	b085      	sub	sp, #20
 800ff40:	af00      	add	r7, sp, #0
 800ff42:	6078      	str	r0, [r7, #4]
 800ff44:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ff46:	2300      	movs	r3, #0
 800ff48:	73fb      	strb	r3, [r7, #15]
  uint8_t Temp8;

  VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 800ff4a:	687b      	ldr	r3, [r7, #4]
 800ff4c:	7f1b      	ldrb	r3, [r3, #28]
 800ff4e:	73bb      	strb	r3, [r7, #14]
  *pXTalkCompensationEnable = Temp8;
 800ff50:	683b      	ldr	r3, [r7, #0]
 800ff52:	7bba      	ldrb	r2, [r7, #14]
 800ff54:	701a      	strb	r2, [r3, #0]

  return Status;
 800ff56:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800ff5a:	4618      	mov	r0, r3
 800ff5c:	3714      	adds	r7, #20
 800ff5e:	46bd      	mov	sp, r7
 800ff60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff64:	4770      	bx	lr

0800ff66 <VL53L0X_GetXTalkCompensationRateMegaCps>:

  return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(
    VL53L0X_DEV Dev, FixPoint1616_t *pXTalkCompensationRateMegaCps) {
 800ff66:	b580      	push	{r7, lr}
 800ff68:	b086      	sub	sp, #24
 800ff6a:	af00      	add	r7, sp, #0
 800ff6c:	6078      	str	r0, [r7, #4]
 800ff6e:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ff70:	2300      	movs	r3, #0
 800ff72:	75fb      	strb	r3, [r7, #23]
  uint16_t Value;
  FixPoint1616_t TempFix1616;

  Status =
      VL53L0X_RdWord(Dev, VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS,
 800ff74:	f107 030e 	add.w	r3, r7, #14
 800ff78:	461a      	mov	r2, r3
 800ff7a:	2120      	movs	r1, #32
 800ff7c:	6878      	ldr	r0, [r7, #4]
 800ff7e:	f003 fea3 	bl	8013cc8 <VL53L0X_RdWord>
 800ff82:	4603      	mov	r3, r0
 800ff84:	75fb      	strb	r3, [r7, #23]
                     (uint16_t *)&Value);
  if (Status == VL53L0X_ERROR_NONE) {
 800ff86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800ff8a:	2b00      	cmp	r3, #0
 800ff8c:	d118      	bne.n	800ffc0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
    if (Value == 0) {
 800ff8e:	89fb      	ldrh	r3, [r7, #14]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d109      	bne.n	800ffa8 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
      /* the Xtalk is disabled return value from memory */
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, TempFix1616);
 800ff94:	687b      	ldr	r3, [r7, #4]
 800ff96:	6a1b      	ldr	r3, [r3, #32]
 800ff98:	613b      	str	r3, [r7, #16]
      *pXTalkCompensationRateMegaCps = TempFix1616;
 800ff9a:	683b      	ldr	r3, [r7, #0]
 800ff9c:	693a      	ldr	r2, [r7, #16]
 800ff9e:	601a      	str	r2, [r3, #0]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 0);
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	2200      	movs	r2, #0
 800ffa4:	771a      	strb	r2, [r3, #28]
 800ffa6:	e00b      	b.n	800ffc0 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
    } else {
      TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 800ffa8:	89fb      	ldrh	r3, [r7, #14]
 800ffaa:	00db      	lsls	r3, r3, #3
 800ffac:	613b      	str	r3, [r7, #16]
      *pXTalkCompensationRateMegaCps = TempFix1616;
 800ffae:	683b      	ldr	r3, [r7, #0]
 800ffb0:	693a      	ldr	r2, [r7, #16]
 800ffb2:	601a      	str	r2, [r3, #0]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, TempFix1616);
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	693a      	ldr	r2, [r7, #16]
 800ffb8:	621a      	str	r2, [r3, #32]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 1);
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	2201      	movs	r2, #1
 800ffbe:	771a      	strb	r2, [r3, #28]
    }
  }

  return Status;
 800ffc0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ffc4:	4618      	mov	r0, r3
 800ffc6:	3718      	adds	r7, #24
 800ffc8:	46bd      	mov	sp, r7
 800ffca:	bd80      	pop	{r7, pc}

0800ffcc <VL53L0X_SetLimitCheckEnable>:
  return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev,
                                          uint16_t LimitCheckId,
                                          uint8_t LimitCheckEnable) {
 800ffcc:	b580      	push	{r7, lr}
 800ffce:	b086      	sub	sp, #24
 800ffd0:	af00      	add	r7, sp, #0
 800ffd2:	6078      	str	r0, [r7, #4]
 800ffd4:	460b      	mov	r3, r1
 800ffd6:	807b      	strh	r3, [r7, #2]
 800ffd8:	4613      	mov	r3, r2
 800ffda:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800ffdc:	2300      	movs	r3, #0
 800ffde:	75fb      	strb	r3, [r7, #23]
  FixPoint1616_t TempFix1616 = 0;
 800ffe0:	2300      	movs	r3, #0
 800ffe2:	613b      	str	r3, [r7, #16]
  uint8_t LimitCheckEnableInt = 0;
 800ffe4:	2300      	movs	r3, #0
 800ffe6:	73fb      	strb	r3, [r7, #15]
  uint8_t LimitCheckDisable = 0;
 800ffe8:	2300      	movs	r3, #0
 800ffea:	73bb      	strb	r3, [r7, #14]
  uint8_t Temp8;

  if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 800ffec:	887b      	ldrh	r3, [r7, #2]
 800ffee:	2b05      	cmp	r3, #5
 800fff0:	d902      	bls.n	800fff8 <VL53L0X_SetLimitCheckEnable+0x2c>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 800fff2:	23fc      	movs	r3, #252	@ 0xfc
 800fff4:	75fb      	strb	r3, [r7, #23]
 800fff6:	e05b      	b.n	80100b0 <VL53L0X_SetLimitCheckEnable+0xe4>
  } else {
    if (LimitCheckEnable == 0) {
 800fff8:	787b      	ldrb	r3, [r7, #1]
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d106      	bne.n	801000c <VL53L0X_SetLimitCheckEnable+0x40>
      TempFix1616 = 0;
 800fffe:	2300      	movs	r3, #0
 8010000:	613b      	str	r3, [r7, #16]
      LimitCheckEnableInt = 0;
 8010002:	2300      	movs	r3, #0
 8010004:	73fb      	strb	r3, [r7, #15]
      LimitCheckDisable = 1;
 8010006:	2301      	movs	r3, #1
 8010008:	73bb      	strb	r3, [r7, #14]
 801000a:	e00a      	b.n	8010022 <VL53L0X_SetLimitCheckEnable+0x56>

    } else {
      VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 801000c:	887b      	ldrh	r3, [r7, #2]
 801000e:	687a      	ldr	r2, [r7, #4]
 8010010:	330c      	adds	r3, #12
 8010012:	009b      	lsls	r3, r3, #2
 8010014:	4413      	add	r3, r2
 8010016:	685b      	ldr	r3, [r3, #4]
 8010018:	613b      	str	r3, [r7, #16]
                                     TempFix1616);
      LimitCheckDisable = 0;
 801001a:	2300      	movs	r3, #0
 801001c:	73bb      	strb	r3, [r7, #14]
      /* this to be sure to have either 0 or 1 */
      LimitCheckEnableInt = 1;
 801001e:	2301      	movs	r3, #1
 8010020:	73fb      	strb	r3, [r7, #15]
    }

    switch (LimitCheckId) {
 8010022:	887b      	ldrh	r3, [r7, #2]
 8010024:	2b05      	cmp	r3, #5
 8010026:	d841      	bhi.n	80100ac <VL53L0X_SetLimitCheckEnable+0xe0>
 8010028:	a201      	add	r2, pc, #4	@ (adr r2, 8010030 <VL53L0X_SetLimitCheckEnable+0x64>)
 801002a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801002e:	bf00      	nop
 8010030:	08010049 	.word	0x08010049
 8010034:	08010053 	.word	0x08010053
 8010038:	08010069 	.word	0x08010069
 801003c:	08010073 	.word	0x08010073
 8010040:	0801007d 	.word	0x0801007d
 8010044:	08010095 	.word	0x08010095

    case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	7bfa      	ldrb	r2, [r7, #15]
 801004c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                                     VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                     LimitCheckEnableInt);

      break;
 8010050:	e02e      	b.n	80100b0 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

      Status = VL53L0X_WrWord(
          Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
          VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 8010052:	693b      	ldr	r3, [r7, #16]
 8010054:	0a5b      	lsrs	r3, r3, #9
      Status = VL53L0X_WrWord(
 8010056:	b29b      	uxth	r3, r3
 8010058:	461a      	mov	r2, r3
 801005a:	2144      	movs	r1, #68	@ 0x44
 801005c:	6878      	ldr	r0, [r7, #4]
 801005e:	f003 fecd 	bl	8013dfc <VL53L0X_WrWord>
 8010062:	4603      	mov	r3, r0
 8010064:	75fb      	strb	r3, [r7, #23]

      break;
 8010066:	e023      	b.n	80100b0 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	7bfa      	ldrb	r2, [r7, #15]
 801006c:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
                                     VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                     LimitCheckEnableInt);

      break;
 8010070:	e01e      	b.n	80100b0 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	7bfa      	ldrb	r2, [r7, #15]
 8010076:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
                                     VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                     LimitCheckEnableInt);

      break;
 801007a:	e019      	b.n	80100b0 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

      Temp8 = (uint8_t)(LimitCheckDisable << 1);
 801007c:	7bbb      	ldrb	r3, [r7, #14]
 801007e:	005b      	lsls	r3, r3, #1
 8010080:	737b      	strb	r3, [r7, #13]
      Status =
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xFE, Temp8);
 8010082:	7b7b      	ldrb	r3, [r7, #13]
 8010084:	22fe      	movs	r2, #254	@ 0xfe
 8010086:	2160      	movs	r1, #96	@ 0x60
 8010088:	6878      	ldr	r0, [r7, #4]
 801008a:	f003 fee3 	bl	8013e54 <VL53L0X_UpdateByte>
 801008e:	4603      	mov	r3, r0
 8010090:	75fb      	strb	r3, [r7, #23]

      break;
 8010092:	e00d      	b.n	80100b0 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

      Temp8 = (uint8_t)(LimitCheckDisable << 4);
 8010094:	7bbb      	ldrb	r3, [r7, #14]
 8010096:	011b      	lsls	r3, r3, #4
 8010098:	737b      	strb	r3, [r7, #13]
      Status =
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xEF, Temp8);
 801009a:	7b7b      	ldrb	r3, [r7, #13]
 801009c:	22ef      	movs	r2, #239	@ 0xef
 801009e:	2160      	movs	r1, #96	@ 0x60
 80100a0:	6878      	ldr	r0, [r7, #4]
 80100a2:	f003 fed7 	bl	8013e54 <VL53L0X_UpdateByte>
 80100a6:	4603      	mov	r3, r0
 80100a8:	75fb      	strb	r3, [r7, #23]

      break;
 80100aa:	e001      	b.n	80100b0 <VL53L0X_SetLimitCheckEnable+0xe4>

    default:
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 80100ac:	23fc      	movs	r3, #252	@ 0xfc
 80100ae:	75fb      	strb	r3, [r7, #23]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 80100b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	d10f      	bne.n	80100d8 <VL53L0X_SetLimitCheckEnable+0x10c>
    if (LimitCheckEnable == 0) {
 80100b8:	787b      	ldrb	r3, [r7, #1]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d106      	bne.n	80100cc <VL53L0X_SetLimitCheckEnable+0x100>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 80100be:	887b      	ldrh	r3, [r7, #2]
 80100c0:	687a      	ldr	r2, [r7, #4]
 80100c2:	4413      	add	r3, r2
 80100c4:	2200      	movs	r2, #0
 80100c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80100ca:	e005      	b.n	80100d8 <VL53L0X_SetLimitCheckEnable+0x10c>
    } else {
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 80100cc:	887b      	ldrh	r3, [r7, #2]
 80100ce:	687a      	ldr	r2, [r7, #4]
 80100d0:	4413      	add	r3, r2
 80100d2:	2201      	movs	r2, #1
 80100d4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    }
  }

  return Status;
 80100d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80100dc:	4618      	mov	r0, r3
 80100de:	3718      	adds	r7, #24
 80100e0:	46bd      	mov	sp, r7
 80100e2:	bd80      	pop	{r7, pc}

080100e4 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev,
                                          uint16_t LimitCheckId,
                                          uint8_t *pLimitCheckEnable) {
 80100e4:	b480      	push	{r7}
 80100e6:	b087      	sub	sp, #28
 80100e8:	af00      	add	r7, sp, #0
 80100ea:	60f8      	str	r0, [r7, #12]
 80100ec:	460b      	mov	r3, r1
 80100ee:	607a      	str	r2, [r7, #4]
 80100f0:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80100f2:	2300      	movs	r3, #0
 80100f4:	75fb      	strb	r3, [r7, #23]
  uint8_t Temp8;

  if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 80100f6:	897b      	ldrh	r3, [r7, #10]
 80100f8:	2b05      	cmp	r3, #5
 80100fa:	d905      	bls.n	8010108 <VL53L0X_GetLimitCheckEnable+0x24>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 80100fc:	23fc      	movs	r3, #252	@ 0xfc
 80100fe:	75fb      	strb	r3, [r7, #23]
    *pLimitCheckEnable = 0;
 8010100:	687b      	ldr	r3, [r7, #4]
 8010102:	2200      	movs	r2, #0
 8010104:	701a      	strb	r2, [r3, #0]
 8010106:	e008      	b.n	801011a <VL53L0X_GetLimitCheckEnable+0x36>
  } else {
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 8010108:	897b      	ldrh	r3, [r7, #10]
 801010a:	68fa      	ldr	r2, [r7, #12]
 801010c:	4413      	add	r3, r2
 801010e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010112:	75bb      	strb	r3, [r7, #22]
    *pLimitCheckEnable = Temp8;
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	7dba      	ldrb	r2, [r7, #22]
 8010118:	701a      	strb	r2, [r3, #0]
  }

  return Status;
 801011a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801011e:	4618      	mov	r0, r3
 8010120:	371c      	adds	r7, #28
 8010122:	46bd      	mov	sp, r7
 8010124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010128:	4770      	bx	lr
	...

0801012c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
                                         FixPoint1616_t LimitCheckValue) {
 801012c:	b580      	push	{r7, lr}
 801012e:	b086      	sub	sp, #24
 8010130:	af00      	add	r7, sp, #0
 8010132:	60f8      	str	r0, [r7, #12]
 8010134:	460b      	mov	r3, r1
 8010136:	607a      	str	r2, [r7, #4]
 8010138:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801013a:	2300      	movs	r3, #0
 801013c:	75fb      	strb	r3, [r7, #23]
  uint8_t Temp8;

  VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 801013e:	897b      	ldrh	r3, [r7, #10]
 8010140:	68fa      	ldr	r2, [r7, #12]
 8010142:	4413      	add	r3, r2
 8010144:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010148:	75bb      	strb	r3, [r7, #22]

  if (Temp8 == 0) { /* disabled write only internal value */
 801014a:	7dbb      	ldrb	r3, [r7, #22]
 801014c:	2b00      	cmp	r3, #0
 801014e:	d107      	bne.n	8010160 <VL53L0X_SetLimitCheckValue+0x34>
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 8010150:	897b      	ldrh	r3, [r7, #10]
 8010152:	68fa      	ldr	r2, [r7, #12]
 8010154:	330c      	adds	r3, #12
 8010156:	009b      	lsls	r3, r3, #2
 8010158:	4413      	add	r3, r2
 801015a:	687a      	ldr	r2, [r7, #4]
 801015c:	605a      	str	r2, [r3, #4]
 801015e:	e040      	b.n	80101e2 <VL53L0X_SetLimitCheckValue+0xb6>
                                   LimitCheckValue);
  } else {

    switch (LimitCheckId) {
 8010160:	897b      	ldrh	r3, [r7, #10]
 8010162:	2b05      	cmp	r3, #5
 8010164:	d830      	bhi.n	80101c8 <VL53L0X_SetLimitCheckValue+0x9c>
 8010166:	a201      	add	r2, pc, #4	@ (adr r2, 801016c <VL53L0X_SetLimitCheckValue+0x40>)
 8010168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801016c:	08010185 	.word	0x08010185
 8010170:	0801018d 	.word	0x0801018d
 8010174:	080101a3 	.word	0x080101a3
 8010178:	080101ab 	.word	0x080101ab
 801017c:	080101b3 	.word	0x080101b3
 8010180:	080101b3 	.word	0x080101b3

    case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 8010184:	68fb      	ldr	r3, [r7, #12]
 8010186:	687a      	ldr	r2, [r7, #4]
 8010188:	635a      	str	r2, [r3, #52]	@ 0x34
                                     VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                     LimitCheckValue);
      break;
 801018a:	e01f      	b.n	80101cc <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

      Status = VL53L0X_WrWord(
          Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
          VL53L0X_FIXPOINT1616TOFIXPOINT97(LimitCheckValue));
 801018c:	687b      	ldr	r3, [r7, #4]
 801018e:	0a5b      	lsrs	r3, r3, #9
      Status = VL53L0X_WrWord(
 8010190:	b29b      	uxth	r3, r3
 8010192:	461a      	mov	r2, r3
 8010194:	2144      	movs	r1, #68	@ 0x44
 8010196:	68f8      	ldr	r0, [r7, #12]
 8010198:	f003 fe30 	bl	8013dfc <VL53L0X_WrWord>
 801019c:	4603      	mov	r3, r0
 801019e:	75fb      	strb	r3, [r7, #23]

      break;
 80101a0:	e014      	b.n	80101cc <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80101a2:	68fb      	ldr	r3, [r7, #12]
 80101a4:	687a      	ldr	r2, [r7, #4]
 80101a6:	63da      	str	r2, [r3, #60]	@ 0x3c
                                     VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                     LimitCheckValue);

      break;
 80101a8:	e010      	b.n	80101cc <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80101aa:	68fb      	ldr	r3, [r7, #12]
 80101ac:	687a      	ldr	r2, [r7, #4]
 80101ae:	641a      	str	r2, [r3, #64]	@ 0x40
                                     VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                     LimitCheckValue);

      break;
 80101b0:	e00c      	b.n	80101cc <VL53L0X_SetLimitCheckValue+0xa0>
    case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
    case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

      Status =
          VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
                         VL53L0X_FIXPOINT1616TOFIXPOINT97(LimitCheckValue));
 80101b2:	687b      	ldr	r3, [r7, #4]
 80101b4:	0a5b      	lsrs	r3, r3, #9
          VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
 80101b6:	b29b      	uxth	r3, r3
 80101b8:	461a      	mov	r2, r3
 80101ba:	2164      	movs	r1, #100	@ 0x64
 80101bc:	68f8      	ldr	r0, [r7, #12]
 80101be:	f003 fe1d 	bl	8013dfc <VL53L0X_WrWord>
 80101c2:	4603      	mov	r3, r0
 80101c4:	75fb      	strb	r3, [r7, #23]

      break;
 80101c6:	e001      	b.n	80101cc <VL53L0X_SetLimitCheckValue+0xa0>

    default:
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 80101c8:	23fc      	movs	r3, #252	@ 0xfc
 80101ca:	75fb      	strb	r3, [r7, #23]
    }

    if (Status == VL53L0X_ERROR_NONE) {
 80101cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d106      	bne.n	80101e2 <VL53L0X_SetLimitCheckValue+0xb6>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 80101d4:	897b      	ldrh	r3, [r7, #10]
 80101d6:	68fa      	ldr	r2, [r7, #12]
 80101d8:	330c      	adds	r3, #12
 80101da:	009b      	lsls	r3, r3, #2
 80101dc:	4413      	add	r3, r2
 80101de:	687a      	ldr	r2, [r7, #4]
 80101e0:	605a      	str	r2, [r3, #4]
                                     LimitCheckValue);
    }
  }

  return Status;
 80101e2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80101e6:	4618      	mov	r0, r3
 80101e8:	3718      	adds	r7, #24
 80101ea:	46bd      	mov	sp, r7
 80101ec:	bd80      	pop	{r7, pc}
 80101ee:	bf00      	nop

080101f0 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
                                         FixPoint1616_t *pLimitCheckValue) {
 80101f0:	b580      	push	{r7, lr}
 80101f2:	b088      	sub	sp, #32
 80101f4:	af00      	add	r7, sp, #0
 80101f6:	60f8      	str	r0, [r7, #12]
 80101f8:	460b      	mov	r3, r1
 80101fa:	607a      	str	r2, [r7, #4]
 80101fc:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80101fe:	2300      	movs	r3, #0
 8010200:	77fb      	strb	r3, [r7, #31]
  uint8_t EnableZeroValue = 0;
 8010202:	2300      	movs	r3, #0
 8010204:	77bb      	strb	r3, [r7, #30]
  uint16_t Temp16;
  FixPoint1616_t TempFix1616;

  switch (LimitCheckId) {
 8010206:	897b      	ldrh	r3, [r7, #10]
 8010208:	2b05      	cmp	r3, #5
 801020a:	d847      	bhi.n	801029c <VL53L0X_GetLimitCheckValue+0xac>
 801020c:	a201      	add	r2, pc, #4	@ (adr r2, 8010214 <VL53L0X_GetLimitCheckValue+0x24>)
 801020e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010212:	bf00      	nop
 8010214:	0801022d 	.word	0x0801022d
 8010218:	08010239 	.word	0x08010239
 801021c:	0801025f 	.word	0x0801025f
 8010220:	0801026b 	.word	0x0801026b
 8010224:	08010277 	.word	0x08010277
 8010228:	08010277 	.word	0x08010277

  case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010230:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                   TempFix1616);
    EnableZeroValue = 0;
 8010232:	2300      	movs	r3, #0
 8010234:	77bb      	strb	r3, [r7, #30]
    break;
 8010236:	e033      	b.n	80102a0 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
    Status = VL53L0X_RdWord(
 8010238:	f107 0316 	add.w	r3, r7, #22
 801023c:	461a      	mov	r2, r3
 801023e:	2144      	movs	r1, #68	@ 0x44
 8010240:	68f8      	ldr	r0, [r7, #12]
 8010242:	f003 fd41 	bl	8013cc8 <VL53L0X_RdWord>
 8010246:	4603      	mov	r3, r0
 8010248:	77fb      	strb	r3, [r7, #31]
        Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, &Temp16);
    if (Status == VL53L0X_ERROR_NONE)
 801024a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801024e:	2b00      	cmp	r3, #0
 8010250:	d102      	bne.n	8010258 <VL53L0X_GetLimitCheckValue+0x68>
      TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8010252:	8afb      	ldrh	r3, [r7, #22]
 8010254:	025b      	lsls	r3, r3, #9
 8010256:	61bb      	str	r3, [r7, #24]

    EnableZeroValue = 1;
 8010258:	2301      	movs	r3, #1
 801025a:	77bb      	strb	r3, [r7, #30]
    break;
 801025c:	e020      	b.n	80102a0 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801025e:	68fb      	ldr	r3, [r7, #12]
 8010260:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010262:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                   TempFix1616);
    EnableZeroValue = 0;
 8010264:	2300      	movs	r3, #0
 8010266:	77bb      	strb	r3, [r7, #30]
    break;
 8010268:	e01a      	b.n	80102a0 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801026e:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                   TempFix1616);
    EnableZeroValue = 0;
 8010270:	2300      	movs	r3, #0
 8010272:	77bb      	strb	r3, [r7, #30]
    break;
 8010274:	e014      	b.n	80102a0 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
  case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
 8010276:	f107 0316 	add.w	r3, r7, #22
 801027a:	461a      	mov	r2, r3
 801027c:	2164      	movs	r1, #100	@ 0x64
 801027e:	68f8      	ldr	r0, [r7, #12]
 8010280:	f003 fd22 	bl	8013cc8 <VL53L0X_RdWord>
 8010284:	4603      	mov	r3, r0
 8010286:	77fb      	strb	r3, [r7, #31]
                            &Temp16);
    if (Status == VL53L0X_ERROR_NONE)
 8010288:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801028c:	2b00      	cmp	r3, #0
 801028e:	d102      	bne.n	8010296 <VL53L0X_GetLimitCheckValue+0xa6>
      TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 8010290:	8afb      	ldrh	r3, [r7, #22]
 8010292:	025b      	lsls	r3, r3, #9
 8010294:	61bb      	str	r3, [r7, #24]

    EnableZeroValue = 0;
 8010296:	2300      	movs	r3, #0
 8010298:	77bb      	strb	r3, [r7, #30]
    break;
 801029a:	e001      	b.n	80102a0 <VL53L0X_GetLimitCheckValue+0xb0>

  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 801029c:	23fc      	movs	r3, #252	@ 0xfc
 801029e:	77fb      	strb	r3, [r7, #31]
  }

  if (Status == VL53L0X_ERROR_NONE) {
 80102a0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d12a      	bne.n	80102fe <VL53L0X_GetLimitCheckValue+0x10e>

    if (EnableZeroValue == 1) {
 80102a8:	7fbb      	ldrb	r3, [r7, #30]
 80102aa:	2b01      	cmp	r3, #1
 80102ac:	d124      	bne.n	80102f8 <VL53L0X_GetLimitCheckValue+0x108>

      if (TempFix1616 == 0) {
 80102ae:	69bb      	ldr	r3, [r7, #24]
 80102b0:	2b00      	cmp	r3, #0
 80102b2:	d110      	bne.n	80102d6 <VL53L0X_GetLimitCheckValue+0xe6>
        /* disabled: return value from memory */
        VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 80102b4:	897b      	ldrh	r3, [r7, #10]
 80102b6:	68fa      	ldr	r2, [r7, #12]
 80102b8:	330c      	adds	r3, #12
 80102ba:	009b      	lsls	r3, r3, #2
 80102bc:	4413      	add	r3, r2
 80102be:	685b      	ldr	r3, [r3, #4]
 80102c0:	61bb      	str	r3, [r7, #24]
                                       TempFix1616);
        *pLimitCheckValue = TempFix1616;
 80102c2:	687b      	ldr	r3, [r7, #4]
 80102c4:	69ba      	ldr	r2, [r7, #24]
 80102c6:	601a      	str	r2, [r3, #0]
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 80102c8:	897b      	ldrh	r3, [r7, #10]
 80102ca:	68fa      	ldr	r2, [r7, #12]
 80102cc:	4413      	add	r3, r2
 80102ce:	2200      	movs	r2, #0
 80102d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80102d4:	e013      	b.n	80102fe <VL53L0X_GetLimitCheckValue+0x10e>
      } else {
        *pLimitCheckValue = TempFix1616;
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	69ba      	ldr	r2, [r7, #24]
 80102da:	601a      	str	r2, [r3, #0]
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 80102dc:	897b      	ldrh	r3, [r7, #10]
 80102de:	68fa      	ldr	r2, [r7, #12]
 80102e0:	330c      	adds	r3, #12
 80102e2:	009b      	lsls	r3, r3, #2
 80102e4:	4413      	add	r3, r2
 80102e6:	69ba      	ldr	r2, [r7, #24]
 80102e8:	605a      	str	r2, [r3, #4]
                                       TempFix1616);
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 80102ea:	897b      	ldrh	r3, [r7, #10]
 80102ec:	68fa      	ldr	r2, [r7, #12]
 80102ee:	4413      	add	r3, r2
 80102f0:	2201      	movs	r2, #1
 80102f2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 80102f6:	e002      	b.n	80102fe <VL53L0X_GetLimitCheckValue+0x10e>
      }
    } else {
      *pLimitCheckValue = TempFix1616;
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	69ba      	ldr	r2, [r7, #24]
 80102fc:	601a      	str	r2, [r3, #0]
    }
  }

  return Status;
 80102fe:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010302:	4618      	mov	r0, r3
 8010304:	3720      	adds	r7, #32
 8010306:	46bd      	mov	sp, r7
 8010308:	bd80      	pop	{r7, pc}
 801030a:	bf00      	nop

0801030c <VL53L0X_GetWrapAroundCheckEnable>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
                                 uint8_t *pWrapAroundCheckEnable) {
 801030c:	b580      	push	{r7, lr}
 801030e:	b084      	sub	sp, #16
 8010310:	af00      	add	r7, sp, #0
 8010312:	6078      	str	r0, [r7, #4]
 8010314:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010316:	2300      	movs	r3, #0
 8010318:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 801031a:	f107 030e 	add.w	r3, r7, #14
 801031e:	461a      	mov	r2, r3
 8010320:	2101      	movs	r1, #1
 8010322:	6878      	ldr	r0, [r7, #4]
 8010324:	f003 fc45 	bl	8013bb2 <VL53L0X_RdByte>
 8010328:	4603      	mov	r3, r0
 801032a:	73fb      	strb	r3, [r7, #15]
  if (Status == VL53L0X_ERROR_NONE) {
 801032c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010330:	2b00      	cmp	r3, #0
 8010332:	d10e      	bne.n	8010352 <VL53L0X_GetWrapAroundCheckEnable+0x46>
    PALDevDataSet(Dev, SequenceConfig, data);
 8010334:	7bba      	ldrb	r2, [r7, #14]
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    if (data & (0x01 << 7))
 801033c:	7bbb      	ldrb	r3, [r7, #14]
 801033e:	b25b      	sxtb	r3, r3
 8010340:	2b00      	cmp	r3, #0
 8010342:	da03      	bge.n	801034c <VL53L0X_GetWrapAroundCheckEnable+0x40>
      *pWrapAroundCheckEnable = 0x01;
 8010344:	683b      	ldr	r3, [r7, #0]
 8010346:	2201      	movs	r2, #1
 8010348:	701a      	strb	r2, [r3, #0]
 801034a:	e002      	b.n	8010352 <VL53L0X_GetWrapAroundCheckEnable+0x46>
    else
      *pWrapAroundCheckEnable = 0x00;
 801034c:	683b      	ldr	r3, [r7, #0]
 801034e:	2200      	movs	r2, #0
 8010350:	701a      	strb	r2, [r3, #0]
  }
  if (Status == VL53L0X_ERROR_NONE) {
 8010352:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d104      	bne.n	8010364 <VL53L0X_GetWrapAroundCheckEnable+0x58>
    VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 801035a:	683b      	ldr	r3, [r7, #0]
 801035c:	781a      	ldrb	r2, [r3, #0]
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                              *pWrapAroundCheckEnable);
  }

  return Status;
 8010364:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010368:	4618      	mov	r0, r3
 801036a:	3710      	adds	r7, #16
 801036c:	46bd      	mov	sp, r7
 801036e:	bd80      	pop	{r7, pc}

08010370 <VL53L0X_PerformSingleMeasurement>:
}

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev) {
 8010370:	b580      	push	{r7, lr}
 8010372:	b084      	sub	sp, #16
 8010374:	af00      	add	r7, sp, #0
 8010376:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010378:	2300      	movs	r3, #0
 801037a:	73fb      	strb	r3, [r7, #15]
  VL53L0X_DeviceModes DeviceMode;

  /* Get Current DeviceMode */
  Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 801037c:	f107 030e 	add.w	r3, r7, #14
 8010380:	4619      	mov	r1, r3
 8010382:	6878      	ldr	r0, [r7, #4]
 8010384:	f7ff fbac 	bl	800fae0 <VL53L0X_GetDeviceMode>
 8010388:	4603      	mov	r3, r0
 801038a:	73fb      	strb	r3, [r7, #15]

  /* Start immediately to run a single ranging measurement in case of
   * single ranging or single histogram */
  if (Status == VL53L0X_ERROR_NONE &&
 801038c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010390:	2b00      	cmp	r3, #0
 8010392:	d107      	bne.n	80103a4 <VL53L0X_PerformSingleMeasurement+0x34>
      DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8010394:	7bbb      	ldrb	r3, [r7, #14]
  if (Status == VL53L0X_ERROR_NONE &&
 8010396:	2b00      	cmp	r3, #0
 8010398:	d104      	bne.n	80103a4 <VL53L0X_PerformSingleMeasurement+0x34>
    Status = VL53L0X_StartMeasurement(Dev);
 801039a:	6878      	ldr	r0, [r7, #4]
 801039c:	f000 f898 	bl	80104d0 <VL53L0X_StartMeasurement>
 80103a0:	4603      	mov	r3, r0
 80103a2:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 80103a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d104      	bne.n	80103b6 <VL53L0X_PerformSingleMeasurement+0x46>
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 80103ac:	6878      	ldr	r0, [r7, #4]
 80103ae:	f001 faeb 	bl	8011988 <VL53L0X_measurement_poll_for_completion>
 80103b2:	4603      	mov	r3, r0
 80103b4:	73fb      	strb	r3, [r7, #15]

  /* Change PAL State in case of single ranging or single histogram */
  if (Status == VL53L0X_ERROR_NONE &&
 80103b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80103ba:	2b00      	cmp	r3, #0
 80103bc:	d106      	bne.n	80103cc <VL53L0X_PerformSingleMeasurement+0x5c>
      DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 80103be:	7bbb      	ldrb	r3, [r7, #14]
  if (Status == VL53L0X_ERROR_NONE &&
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d103      	bne.n	80103cc <VL53L0X_PerformSingleMeasurement+0x5c>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	2203      	movs	r2, #3
 80103c8:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

  return Status;
 80103cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80103d0:	4618      	mov	r0, r3
 80103d2:	3710      	adds	r7, #16
 80103d4:	46bd      	mov	sp, r7
 80103d6:	bd80      	pop	{r7, pc}

080103d8 <VL53L0X_PerformRefCalibration>:
  return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
                                            uint8_t *pVhvSettings,
                                            uint8_t *pPhaseCal) {
 80103d8:	b580      	push	{r7, lr}
 80103da:	b086      	sub	sp, #24
 80103dc:	af00      	add	r7, sp, #0
 80103de:	60f8      	str	r0, [r7, #12]
 80103e0:	60b9      	str	r1, [r7, #8]
 80103e2:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80103e4:	2300      	movs	r3, #0
 80103e6:	75fb      	strb	r3, [r7, #23]

  Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings, pPhaseCal, 1);
 80103e8:	2301      	movs	r3, #1
 80103ea:	687a      	ldr	r2, [r7, #4]
 80103ec:	68b9      	ldr	r1, [r7, #8]
 80103ee:	68f8      	ldr	r0, [r7, #12]
 80103f0:	f001 fa8d 	bl	801190e <VL53L0X_perform_ref_calibration>
 80103f4:	4603      	mov	r3, r0
 80103f6:	75fb      	strb	r3, [r7, #23]

  return Status;
 80103f8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80103fc:	4618      	mov	r0, r3
 80103fe:	3718      	adds	r7, #24
 8010400:	46bd      	mov	sp, r7
 8010402:	bd80      	pop	{r7, pc}

08010404 <VL53L0X_CheckAndLoadInterruptSettings>:

  return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
                                                    uint8_t StartNotStopFlag) {
 8010404:	b580      	push	{r7, lr}
 8010406:	b086      	sub	sp, #24
 8010408:	af00      	add	r7, sp, #0
 801040a:	6078      	str	r0, [r7, #4]
 801040c:	460b      	mov	r3, r1
 801040e:	70fb      	strb	r3, [r7, #3]
  uint8_t InterruptConfig;
  FixPoint1616_t ThresholdLow;
  FixPoint1616_t ThresholdHigh;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010410:	2300      	movs	r3, #0
 8010412:	75fb      	strb	r3, [r7, #23]

  InterruptConfig =
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 801041a:	75bb      	strb	r3, [r7, #22]
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality);

  if ((InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 801041c:	7dbb      	ldrb	r3, [r7, #22]
 801041e:	2b01      	cmp	r3, #1
 8010420:	d005      	beq.n	801042e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
 8010422:	7dbb      	ldrb	r3, [r7, #22]
 8010424:	2b02      	cmp	r3, #2
 8010426:	d002      	beq.n	801042e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
      (InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8010428:	7dbb      	ldrb	r3, [r7, #22]
 801042a:	2b03      	cmp	r3, #3
 801042c:	d147      	bne.n	80104be <VL53L0X_CheckAndLoadInterruptSettings+0xba>
      (InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

    Status = VL53L0X_GetInterruptThresholds(
 801042e:	f107 030c 	add.w	r3, r7, #12
 8010432:	f107 0210 	add.w	r2, r7, #16
 8010436:	2101      	movs	r1, #1
 8010438:	6878      	ldr	r0, [r7, #4]
 801043a:	f000 fb83 	bl	8010b44 <VL53L0X_GetInterruptThresholds>
 801043e:	4603      	mov	r3, r0
 8010440:	75fb      	strb	r3, [r7, #23]
        Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING, &ThresholdLow,
        &ThresholdHigh);

    if (((ThresholdLow > 255 * 65536) || (ThresholdHigh > 255 * 65536)) &&
 8010442:	693b      	ldr	r3, [r7, #16]
 8010444:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8010448:	d803      	bhi.n	8010452 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
 801044a:	68fb      	ldr	r3, [r7, #12]
 801044c:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8010450:	d935      	bls.n	80104be <VL53L0X_CheckAndLoadInterruptSettings+0xba>
 8010452:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010456:	2b00      	cmp	r3, #0
 8010458:	d131      	bne.n	80104be <VL53L0X_CheckAndLoadInterruptSettings+0xba>
        (Status == VL53L0X_ERROR_NONE)) {

      if (StartNotStopFlag != 0) {
 801045a:	78fb      	ldrb	r3, [r7, #3]
 801045c:	2b00      	cmp	r3, #0
 801045e:	d006      	beq.n	801046e <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
        Status = VL53L0X_load_tuning_settings(Dev, InterruptThresholdSettings);
 8010460:	491a      	ldr	r1, [pc, #104]	@ (80104cc <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8010462:	6878      	ldr	r0, [r7, #4]
 8010464:	f002 fc64 	bl	8012d30 <VL53L0X_load_tuning_settings>
 8010468:	4603      	mov	r3, r0
 801046a:	75fb      	strb	r3, [r7, #23]
 801046c:	e027      	b.n	80104be <VL53L0X_CheckAndLoadInterruptSettings+0xba>
      } else {
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 801046e:	2204      	movs	r2, #4
 8010470:	21ff      	movs	r1, #255	@ 0xff
 8010472:	6878      	ldr	r0, [r7, #4]
 8010474:	f003 fc9e 	bl	8013db4 <VL53L0X_WrByte>
 8010478:	4603      	mov	r3, r0
 801047a:	461a      	mov	r2, r3
 801047c:	7dfb      	ldrb	r3, [r7, #23]
 801047e:	4313      	orrs	r3, r2
 8010480:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8010482:	2200      	movs	r2, #0
 8010484:	2170      	movs	r1, #112	@ 0x70
 8010486:	6878      	ldr	r0, [r7, #4]
 8010488:	f003 fc94 	bl	8013db4 <VL53L0X_WrByte>
 801048c:	4603      	mov	r3, r0
 801048e:	461a      	mov	r2, r3
 8010490:	7dfb      	ldrb	r3, [r7, #23]
 8010492:	4313      	orrs	r3, r2
 8010494:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8010496:	2200      	movs	r2, #0
 8010498:	21ff      	movs	r1, #255	@ 0xff
 801049a:	6878      	ldr	r0, [r7, #4]
 801049c:	f003 fc8a 	bl	8013db4 <VL53L0X_WrByte>
 80104a0:	4603      	mov	r3, r0
 80104a2:	461a      	mov	r2, r3
 80104a4:	7dfb      	ldrb	r3, [r7, #23]
 80104a6:	4313      	orrs	r3, r2
 80104a8:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 80104aa:	2200      	movs	r2, #0
 80104ac:	2180      	movs	r1, #128	@ 0x80
 80104ae:	6878      	ldr	r0, [r7, #4]
 80104b0:	f003 fc80 	bl	8013db4 <VL53L0X_WrByte>
 80104b4:	4603      	mov	r3, r0
 80104b6:	461a      	mov	r2, r3
 80104b8:	7dfb      	ldrb	r3, [r7, #23]
 80104ba:	4313      	orrs	r3, r2
 80104bc:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  return Status;
 80104be:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80104c2:	4618      	mov	r0, r3
 80104c4:	3718      	adds	r7, #24
 80104c6:	46bd      	mov	sp, r7
 80104c8:	bd80      	pop	{r7, pc}
 80104ca:	bf00      	nop
 80104cc:	20000084 	.word	0x20000084

080104d0 <VL53L0X_StartMeasurement>:

VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev) {
 80104d0:	b580      	push	{r7, lr}
 80104d2:	b086      	sub	sp, #24
 80104d4:	af00      	add	r7, sp, #0
 80104d6:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80104d8:	2300      	movs	r3, #0
 80104da:	75fb      	strb	r3, [r7, #23]
  VL53L0X_DeviceModes DeviceMode;
  uint8_t Byte;
  uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 80104dc:	2301      	movs	r3, #1
 80104de:	73fb      	strb	r3, [r7, #15]
  uint32_t LoopNb;

  /* Get Current DeviceMode */
  VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 80104e0:	f107 030e 	add.w	r3, r7, #14
 80104e4:	4619      	mov	r1, r3
 80104e6:	6878      	ldr	r0, [r7, #4]
 80104e8:	f7ff fafa 	bl	800fae0 <VL53L0X_GetDeviceMode>

  switch (DeviceMode) {
 80104ec:	7bbb      	ldrb	r3, [r7, #14]
 80104ee:	2b03      	cmp	r3, #3
 80104f0:	d052      	beq.n	8010598 <VL53L0X_StartMeasurement+0xc8>
 80104f2:	2b03      	cmp	r3, #3
 80104f4:	dc6a      	bgt.n	80105cc <VL53L0X_StartMeasurement+0xfc>
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d002      	beq.n	8010500 <VL53L0X_StartMeasurement+0x30>
 80104fa:	2b01      	cmp	r3, #1
 80104fc:	d032      	beq.n	8010564 <VL53L0X_StartMeasurement+0x94>
 80104fe:	e065      	b.n	80105cc <VL53L0X_StartMeasurement+0xfc>
  case VL53L0X_DEVICEMODE_SINGLE_RANGING:
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8010500:	2201      	movs	r2, #1
 8010502:	2100      	movs	r1, #0
 8010504:	6878      	ldr	r0, [r7, #4]
 8010506:	f003 fc55 	bl	8013db4 <VL53L0X_WrByte>
 801050a:	4603      	mov	r3, r0
 801050c:	75fb      	strb	r3, [r7, #23]

    Byte = StartStopByte;
 801050e:	7bfb      	ldrb	r3, [r7, #15]
 8010510:	737b      	strb	r3, [r7, #13]
    if (Status == VL53L0X_ERROR_NONE) {
 8010512:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010516:	2b00      	cmp	r3, #0
 8010518:	d15b      	bne.n	80105d2 <VL53L0X_StartMeasurement+0x102>
      /* Wait until start bit has been cleared */
      LoopNb = 0;
 801051a:	2300      	movs	r3, #0
 801051c:	613b      	str	r3, [r7, #16]
      do {
        if (LoopNb > 0)
 801051e:	693b      	ldr	r3, [r7, #16]
 8010520:	2b00      	cmp	r3, #0
 8010522:	d008      	beq.n	8010536 <VL53L0X_StartMeasurement+0x66>
          Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSRANGE_START, &Byte);
 8010524:	f107 030d 	add.w	r3, r7, #13
 8010528:	461a      	mov	r2, r3
 801052a:	2100      	movs	r1, #0
 801052c:	6878      	ldr	r0, [r7, #4]
 801052e:	f003 fb40 	bl	8013bb2 <VL53L0X_RdByte>
 8010532:	4603      	mov	r3, r0
 8010534:	75fb      	strb	r3, [r7, #23]
        LoopNb = LoopNb + 1;
 8010536:	693b      	ldr	r3, [r7, #16]
 8010538:	3301      	adds	r3, #1
 801053a:	613b      	str	r3, [r7, #16]
      } while (((Byte & StartStopByte) == StartStopByte) &&
 801053c:	7b7a      	ldrb	r2, [r7, #13]
 801053e:	7bfb      	ldrb	r3, [r7, #15]
 8010540:	4013      	ands	r3, r2
 8010542:	b2db      	uxtb	r3, r3
               (Status == VL53L0X_ERROR_NONE) &&
 8010544:	7bfa      	ldrb	r2, [r7, #15]
 8010546:	429a      	cmp	r2, r3
 8010548:	d106      	bne.n	8010558 <VL53L0X_StartMeasurement+0x88>
      } while (((Byte & StartStopByte) == StartStopByte) &&
 801054a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d102      	bne.n	8010558 <VL53L0X_StartMeasurement+0x88>
               (Status == VL53L0X_ERROR_NONE) &&
 8010552:	693b      	ldr	r3, [r7, #16]
 8010554:	2bc7      	cmp	r3, #199	@ 0xc7
 8010556:	d9e2      	bls.n	801051e <VL53L0X_StartMeasurement+0x4e>
               (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));

      if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8010558:	693b      	ldr	r3, [r7, #16]
 801055a:	2bc7      	cmp	r3, #199	@ 0xc7
 801055c:	d939      	bls.n	80105d2 <VL53L0X_StartMeasurement+0x102>
        Status = VL53L0X_ERROR_TIME_OUT;
 801055e:	23f9      	movs	r3, #249	@ 0xf9
 8010560:	75fb      	strb	r3, [r7, #23]
    }

    break;
 8010562:	e036      	b.n	80105d2 <VL53L0X_StartMeasurement+0x102>
  case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
    /* Back-to-back mode */

    /* Check if need to apply interrupt settings */
    if (Status == VL53L0X_ERROR_NONE)
 8010564:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d105      	bne.n	8010578 <VL53L0X_StartMeasurement+0xa8>
      Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 801056c:	2101      	movs	r1, #1
 801056e:	6878      	ldr	r0, [r7, #4]
 8010570:	f7ff ff48 	bl	8010404 <VL53L0X_CheckAndLoadInterruptSettings>
 8010574:	4603      	mov	r3, r0
 8010576:	75fb      	strb	r3, [r7, #23]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8010578:	2202      	movs	r2, #2
 801057a:	2100      	movs	r1, #0
 801057c:	6878      	ldr	r0, [r7, #4]
 801057e:	f003 fc19 	bl	8013db4 <VL53L0X_WrByte>
 8010582:	4603      	mov	r3, r0
 8010584:	75fb      	strb	r3, [r7, #23]
                            VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
    if (Status == VL53L0X_ERROR_NONE) {
 8010586:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801058a:	2b00      	cmp	r3, #0
 801058c:	d123      	bne.n	80105d6 <VL53L0X_StartMeasurement+0x106>
      /* Set PAL State to Running */
      PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	2204      	movs	r2, #4
 8010592:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    }
    break;
 8010596:	e01e      	b.n	80105d6 <VL53L0X_StartMeasurement+0x106>
  case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
    /* Continuous mode */
    /* Check if need to apply interrupt settings */
    if (Status == VL53L0X_ERROR_NONE)
 8010598:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801059c:	2b00      	cmp	r3, #0
 801059e:	d105      	bne.n	80105ac <VL53L0X_StartMeasurement+0xdc>
      Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 80105a0:	2101      	movs	r1, #1
 80105a2:	6878      	ldr	r0, [r7, #4]
 80105a4:	f7ff ff2e 	bl	8010404 <VL53L0X_CheckAndLoadInterruptSettings>
 80105a8:	4603      	mov	r3, r0
 80105aa:	75fb      	strb	r3, [r7, #23]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80105ac:	2204      	movs	r2, #4
 80105ae:	2100      	movs	r1, #0
 80105b0:	6878      	ldr	r0, [r7, #4]
 80105b2:	f003 fbff 	bl	8013db4 <VL53L0X_WrByte>
 80105b6:	4603      	mov	r3, r0
 80105b8:	75fb      	strb	r3, [r7, #23]
                            VL53L0X_REG_SYSRANGE_MODE_TIMED);

    if (Status == VL53L0X_ERROR_NONE) {
 80105ba:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d10b      	bne.n	80105da <VL53L0X_StartMeasurement+0x10a>
      /* Set PAL State to Running */
      PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	2204      	movs	r2, #4
 80105c6:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    }
    break;
 80105ca:	e006      	b.n	80105da <VL53L0X_StartMeasurement+0x10a>
  default:
    /* Selected mode not supported */
    Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 80105cc:	23f8      	movs	r3, #248	@ 0xf8
 80105ce:	75fb      	strb	r3, [r7, #23]
 80105d0:	e004      	b.n	80105dc <VL53L0X_StartMeasurement+0x10c>
    break;
 80105d2:	bf00      	nop
 80105d4:	e002      	b.n	80105dc <VL53L0X_StartMeasurement+0x10c>
    break;
 80105d6:	bf00      	nop
 80105d8:	e000      	b.n	80105dc <VL53L0X_StartMeasurement+0x10c>
    break;
 80105da:	bf00      	nop
  }

  return Status;
 80105dc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80105e0:	4618      	mov	r0, r3
 80105e2:	3718      	adds	r7, #24
 80105e4:	46bd      	mov	sp, r7
 80105e6:	bd80      	pop	{r7, pc}

080105e8 <VL53L0X_GetMeasurementDataReady>:

  return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
                                              uint8_t *pMeasurementDataReady) {
 80105e8:	b580      	push	{r7, lr}
 80105ea:	b084      	sub	sp, #16
 80105ec:	af00      	add	r7, sp, #0
 80105ee:	6078      	str	r0, [r7, #4]
 80105f0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80105f2:	2300      	movs	r3, #0
 80105f4:	73fb      	strb	r3, [r7, #15]
  uint8_t SysRangeStatusRegister;
  uint8_t InterruptConfig;
  uint32_t InterruptMask;

  InterruptConfig =
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 80105fc:	73bb      	strb	r3, [r7, #14]
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality);

  if (InterruptConfig == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
 80105fe:	7bbb      	ldrb	r3, [r7, #14]
 8010600:	2b04      	cmp	r3, #4
 8010602:	d112      	bne.n	801062a <VL53L0X_GetMeasurementDataReady+0x42>
    Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8010604:	f107 0308 	add.w	r3, r7, #8
 8010608:	4619      	mov	r1, r3
 801060a:	6878      	ldr	r0, [r7, #4]
 801060c:	f000 fb0e 	bl	8010c2c <VL53L0X_GetInterruptMaskStatus>
 8010610:	4603      	mov	r3, r0
 8010612:	73fb      	strb	r3, [r7, #15]
    if (InterruptMask == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
 8010614:	68bb      	ldr	r3, [r7, #8]
 8010616:	2b04      	cmp	r3, #4
 8010618:	d103      	bne.n	8010622 <VL53L0X_GetMeasurementDataReady+0x3a>
      *pMeasurementDataReady = 1;
 801061a:	683b      	ldr	r3, [r7, #0]
 801061c:	2201      	movs	r2, #1
 801061e:	701a      	strb	r2, [r3, #0]
 8010620:	e01c      	b.n	801065c <VL53L0X_GetMeasurementDataReady+0x74>
    else
      *pMeasurementDataReady = 0;
 8010622:	683b      	ldr	r3, [r7, #0]
 8010624:	2200      	movs	r2, #0
 8010626:	701a      	strb	r2, [r3, #0]
 8010628:	e018      	b.n	801065c <VL53L0X_GetMeasurementDataReady+0x74>
  } else {
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 801062a:	f107 030d 	add.w	r3, r7, #13
 801062e:	461a      	mov	r2, r3
 8010630:	2114      	movs	r1, #20
 8010632:	6878      	ldr	r0, [r7, #4]
 8010634:	f003 fabd 	bl	8013bb2 <VL53L0X_RdByte>
 8010638:	4603      	mov	r3, r0
 801063a:	73fb      	strb	r3, [r7, #15]
                            &SysRangeStatusRegister);
    if (Status == VL53L0X_ERROR_NONE) {
 801063c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010640:	2b00      	cmp	r3, #0
 8010642:	d10b      	bne.n	801065c <VL53L0X_GetMeasurementDataReady+0x74>
      if (SysRangeStatusRegister & 0x01)
 8010644:	7b7b      	ldrb	r3, [r7, #13]
 8010646:	f003 0301 	and.w	r3, r3, #1
 801064a:	2b00      	cmp	r3, #0
 801064c:	d003      	beq.n	8010656 <VL53L0X_GetMeasurementDataReady+0x6e>
        *pMeasurementDataReady = 1;
 801064e:	683b      	ldr	r3, [r7, #0]
 8010650:	2201      	movs	r2, #1
 8010652:	701a      	strb	r2, [r3, #0]
 8010654:	e002      	b.n	801065c <VL53L0X_GetMeasurementDataReady+0x74>
      else
        *pMeasurementDataReady = 0;
 8010656:	683b      	ldr	r3, [r7, #0]
 8010658:	2200      	movs	r2, #0
 801065a:	701a      	strb	r2, [r3, #0]
    }
  }

  return Status;
 801065c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010660:	4618      	mov	r0, r3
 8010662:	3710      	adds	r7, #16
 8010664:	46bd      	mov	sp, r7
 8010666:	bd80      	pop	{r7, pc}

08010668 <VL53L0X_GetRangingMeasurementData>:
  return Status;
}

VL53L0X_Error VL53L0X_GetRangingMeasurementData(
    VL53L0X_DEV Dev,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 8010668:	b5b0      	push	{r4, r5, r7, lr}
 801066a:	b096      	sub	sp, #88	@ 0x58
 801066c:	af02      	add	r7, sp, #8
 801066e:	6078      	str	r0, [r7, #4]
 8010670:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010672:	2300      	movs	r3, #0
 8010674:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
   * use multi read even if some registers are not useful, result will
   * be more efficient
   * start reading at 0x14 dec20
   * end reading at 0x21 dec33 total 14 bytes to read
   */
  Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8010678:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 801067c:	230c      	movs	r3, #12
 801067e:	2114      	movs	r1, #20
 8010680:	6878      	ldr	r0, [r7, #4]
 8010682:	f003 faf3 	bl	8013c6c <VL53L0X_ReadMulti>
 8010686:	4603      	mov	r3, r0
 8010688:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (Status == VL53L0X_ERROR_NONE) {
 801068c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8010690:	2b00      	cmp	r3, #0
 8010692:	f040 80c8 	bne.w	8010826 <VL53L0X_GetRangingMeasurementData+0x1be>

    pRangingMeasurementData->ZoneId = 0;    /* Only one zone */
 8010696:	683b      	ldr	r3, [r7, #0]
 8010698:	2200      	movs	r2, #0
 801069a:	759a      	strb	r2, [r3, #22]
    pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 801069c:	683b      	ldr	r3, [r7, #0]
 801069e:	2200      	movs	r2, #0
 80106a0:	601a      	str	r2, [r3, #0]

    tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 80106a2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80106a6:	021b      	lsls	r3, r3, #8
 80106a8:	b29b      	uxth	r3, r3
 80106aa:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80106ae:	4413      	add	r3, r2
 80106b0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    /* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
     *(format 11.2) else no fractional
     */

    pRangingMeasurementData->MeasurementTimeUsec = 0;
 80106b4:	683b      	ldr	r3, [r7, #0]
 80106b6:	2200      	movs	r2, #0
 80106b8:	605a      	str	r2, [r3, #4]

    SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 80106ba:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80106be:	021b      	lsls	r3, r3, #8
 80106c0:	b29b      	uxth	r3, r3
 80106c2:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80106c6:	4413      	add	r3, r2
 80106c8:	b29b      	uxth	r3, r3
 80106ca:	025b      	lsls	r3, r3, #9
 80106cc:	647b      	str	r3, [r7, #68]	@ 0x44
        VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
    /* peak_signal_count_rate_rtn_mcps */
    pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 80106ce:	683b      	ldr	r3, [r7, #0]
 80106d0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80106d2:	60da      	str	r2, [r3, #12]

    AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 80106d4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80106d8:	021b      	lsls	r3, r3, #8
 80106da:	b29b      	uxth	r3, r3
 80106dc:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80106e0:	4413      	add	r3, r2
 80106e2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    pRangingMeasurementData->AmbientRateRtnMegaCps =
        VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 80106e6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80106ea:	025a      	lsls	r2, r3, #9
    pRangingMeasurementData->AmbientRateRtnMegaCps =
 80106ec:	683b      	ldr	r3, [r7, #0]
 80106ee:	611a      	str	r2, [r3, #16]

    EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3], localBuffer[2]);
 80106f0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80106f4:	021b      	lsls	r3, r3, #8
 80106f6:	b29b      	uxth	r3, r3
 80106f8:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80106fc:	4413      	add	r3, r2
 80106fe:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* EffectiveSpadRtnCount is 8.8 format */
    pRangingMeasurementData->EffectiveSpadRtnCount = EffectiveSpadRtnCount;
 8010702:	683b      	ldr	r3, [r7, #0]
 8010704:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8010708:	829a      	strh	r2, [r3, #20]

    DeviceRangeStatus = localBuffer[0];
 801070a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801070e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* Get Linearity Corrective Gain */
    LinearityCorrectiveGain = PALDevDataGet(Dev, LinearityCorrectiveGain);
 8010712:	687b      	ldr	r3, [r7, #4]
 8010714:	f8b3 314e 	ldrh.w	r3, [r3, #334]	@ 0x14e
 8010718:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* Get ranging configuration */
    RangeFractionalEnable = PALDevDataGet(Dev, RangeFractionalEnable);
 801071a:	687b      	ldr	r3, [r7, #4]
 801071c:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8010720:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    if (LinearityCorrectiveGain != 1000) {
 8010724:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010726:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801072a:	d046      	beq.n	80107ba <VL53L0X_GetRangingMeasurementData+0x152>

      tmpuint16 =
          (uint16_t)((LinearityCorrectiveGain * tmpuint16 + 500) / 1000);
 801072c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801072e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8010732:	fb02 f303 	mul.w	r3, r2, r3
 8010736:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801073a:	4a58      	ldr	r2, [pc, #352]	@ (801089c <VL53L0X_GetRangingMeasurementData+0x234>)
 801073c:	fb82 1203 	smull	r1, r2, r2, r3
 8010740:	1192      	asrs	r2, r2, #6
 8010742:	17db      	asrs	r3, r3, #31
 8010744:	1ad3      	subs	r3, r2, r3
      tmpuint16 =
 8010746:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      /* Implement Xtalk */
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	6a1b      	ldr	r3, [r3, #32]
 801074e:	873b      	strh	r3, [r7, #56]	@ 0x38
                                XTalkCompensationRateMegaCps);
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8010750:	687b      	ldr	r3, [r7, #4]
 8010752:	7f1b      	ldrb	r3, [r3, #28]
 8010754:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                                XTalkCompensationEnable);

      if (XTalkCompensationEnable) {
 8010758:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801075c:	2b00      	cmp	r3, #0
 801075e:	d02c      	beq.n	80107ba <VL53L0X_GetRangingMeasurementData+0x152>

        if ((SignalRate -
             ((XTalkCompensationRateMegaCps * EffectiveSpadRtnCount) >> 8)) <=
 8010760:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8010762:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8010766:	fb02 f303 	mul.w	r3, r2, r3
 801076a:	121a      	asrs	r2, r3, #8
 801076c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
        if ((SignalRate -
 801076e:	429a      	cmp	r2, r3
 8010770:	d10d      	bne.n	801078e <VL53L0X_GetRangingMeasurementData+0x126>
            0) {
          if (RangeFractionalEnable)
 8010772:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010776:	2b00      	cmp	r3, #0
 8010778:	d004      	beq.n	8010784 <VL53L0X_GetRangingMeasurementData+0x11c>
            XtalkRangeMilliMeter = 8888;
 801077a:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 801077e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8010782:	e016      	b.n	80107b2 <VL53L0X_GetRangingMeasurementData+0x14a>
          else
            XtalkRangeMilliMeter = 8888 << 2;
 8010784:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 8010788:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 801078c:	e011      	b.n	80107b2 <VL53L0X_GetRangingMeasurementData+0x14a>
        } else {
          XtalkRangeMilliMeter =
              (tmpuint16 * SignalRate) /
 801078e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8010792:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010794:	fb03 f202 	mul.w	r2, r3, r2
              (SignalRate -
               ((XTalkCompensationRateMegaCps * EffectiveSpadRtnCount) >> 8));
 8010798:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 801079a:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 801079e:	fb01 f303 	mul.w	r3, r1, r3
 80107a2:	121b      	asrs	r3, r3, #8
 80107a4:	4619      	mov	r1, r3
              (SignalRate -
 80107a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80107a8:	1a5b      	subs	r3, r3, r1
              (tmpuint16 * SignalRate) /
 80107aa:	fbb2 f3f3 	udiv	r3, r2, r3
          XtalkRangeMilliMeter =
 80107ae:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        }

        tmpuint16 = XtalkRangeMilliMeter;
 80107b2:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80107b6:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
      }
    }

    if (RangeFractionalEnable) {
 80107ba:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d00d      	beq.n	80107de <VL53L0X_GetRangingMeasurementData+0x176>
      pRangingMeasurementData->RangeMilliMeter = (uint16_t)((tmpuint16) >> 2);
 80107c2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80107c6:	089b      	lsrs	r3, r3, #2
 80107c8:	b29a      	uxth	r2, r3
 80107ca:	683b      	ldr	r3, [r7, #0]
 80107cc:	811a      	strh	r2, [r3, #8]
      pRangingMeasurementData->RangeFractionalPart =
          (uint8_t)((tmpuint16 & 0x03) << 6);
 80107ce:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80107d2:	b2db      	uxtb	r3, r3
 80107d4:	019b      	lsls	r3, r3, #6
 80107d6:	b2da      	uxtb	r2, r3
      pRangingMeasurementData->RangeFractionalPart =
 80107d8:	683b      	ldr	r3, [r7, #0]
 80107da:	75da      	strb	r2, [r3, #23]
 80107dc:	e006      	b.n	80107ec <VL53L0X_GetRangingMeasurementData+0x184>
    } else {
      pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 80107de:	683b      	ldr	r3, [r7, #0]
 80107e0:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 80107e4:	811a      	strh	r2, [r3, #8]
      pRangingMeasurementData->RangeFractionalPart = 0;
 80107e6:	683b      	ldr	r3, [r7, #0]
 80107e8:	2200      	movs	r2, #0
 80107ea:	75da      	strb	r2, [r3, #23]
     * For a standard definition of RangeStatus, this should
     * return 0 in case of good result after a ranging
     * The range status depends on the device so call a device
     * specific function to obtain the right Status.
     */
    Status |= VL53L0X_get_pal_range_status(
 80107ec:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80107f0:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 80107f4:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 80107f8:	9301      	str	r3, [sp, #4]
 80107fa:	683b      	ldr	r3, [r7, #0]
 80107fc:	9300      	str	r3, [sp, #0]
 80107fe:	4613      	mov	r3, r2
 8010800:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010802:	6878      	ldr	r0, [r7, #4]
 8010804:	f002 fef6 	bl	80135f4 <VL53L0X_get_pal_range_status>
 8010808:	4603      	mov	r3, r0
 801080a:	461a      	mov	r2, r3
 801080c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010810:	4313      	orrs	r3, r2
 8010812:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, DeviceRangeStatus, SignalRate, EffectiveSpadRtnCount,
        pRangingMeasurementData, &PalRangeStatus);

    if (Status == VL53L0X_ERROR_NONE)
 8010816:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 801081a:	2b00      	cmp	r3, #0
 801081c:	d103      	bne.n	8010826 <VL53L0X_GetRangingMeasurementData+0x1be>
      pRangingMeasurementData->RangeStatus = PalRangeStatus;
 801081e:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8010822:	683b      	ldr	r3, [r7, #0]
 8010824:	761a      	strb	r2, [r3, #24]
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8010826:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 801082a:	2b00      	cmp	r3, #0
 801082c:	d12f      	bne.n	801088e <VL53L0X_GetRangingMeasurementData+0x226>
    /* Copy last read data into Dev buffer */
    LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 801082e:	687b      	ldr	r3, [r7, #4]
 8010830:	f107 040c 	add.w	r4, r7, #12
 8010834:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 8010838:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801083a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801083c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8010840:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    LastRangeDataBuffer.RangeMilliMeter =
        pRangingMeasurementData->RangeMilliMeter;
 8010844:	683b      	ldr	r3, [r7, #0]
 8010846:	891b      	ldrh	r3, [r3, #8]
    LastRangeDataBuffer.RangeMilliMeter =
 8010848:	82bb      	strh	r3, [r7, #20]
    LastRangeDataBuffer.RangeFractionalPart =
        pRangingMeasurementData->RangeFractionalPart;
 801084a:	683b      	ldr	r3, [r7, #0]
 801084c:	7ddb      	ldrb	r3, [r3, #23]
    LastRangeDataBuffer.RangeFractionalPart =
 801084e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    LastRangeDataBuffer.RangeDMaxMilliMeter =
        pRangingMeasurementData->RangeDMaxMilliMeter;
 8010852:	683b      	ldr	r3, [r7, #0]
 8010854:	895b      	ldrh	r3, [r3, #10]
    LastRangeDataBuffer.RangeDMaxMilliMeter =
 8010856:	82fb      	strh	r3, [r7, #22]
    LastRangeDataBuffer.MeasurementTimeUsec =
        pRangingMeasurementData->MeasurementTimeUsec;
 8010858:	683b      	ldr	r3, [r7, #0]
 801085a:	685b      	ldr	r3, [r3, #4]
    LastRangeDataBuffer.MeasurementTimeUsec =
 801085c:	613b      	str	r3, [r7, #16]
    LastRangeDataBuffer.SignalRateRtnMegaCps =
        pRangingMeasurementData->SignalRateRtnMegaCps;
 801085e:	683b      	ldr	r3, [r7, #0]
 8010860:	68db      	ldr	r3, [r3, #12]
    LastRangeDataBuffer.SignalRateRtnMegaCps =
 8010862:	61bb      	str	r3, [r7, #24]
    LastRangeDataBuffer.AmbientRateRtnMegaCps =
        pRangingMeasurementData->AmbientRateRtnMegaCps;
 8010864:	683b      	ldr	r3, [r7, #0]
 8010866:	691b      	ldr	r3, [r3, #16]
    LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8010868:	61fb      	str	r3, [r7, #28]
    LastRangeDataBuffer.EffectiveSpadRtnCount =
        pRangingMeasurementData->EffectiveSpadRtnCount;
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	8a9b      	ldrh	r3, [r3, #20]
    LastRangeDataBuffer.EffectiveSpadRtnCount =
 801086e:	843b      	strh	r3, [r7, #32]
    LastRangeDataBuffer.RangeStatus = pRangingMeasurementData->RangeStatus;
 8010870:	683b      	ldr	r3, [r7, #0]
 8010872:	7e1b      	ldrb	r3, [r3, #24]
 8010874:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 801087e:	f107 050c 	add.w	r5, r7, #12
 8010882:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010884:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010886:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 801088a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  }

  return Status;
 801088e:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 8010892:	4618      	mov	r0, r3
 8010894:	3750      	adds	r7, #80	@ 0x50
 8010896:	46bd      	mov	sp, r7
 8010898:	bdb0      	pop	{r4, r5, r7, pc}
 801089a:	bf00      	nop
 801089c:	10624dd3 	.word	0x10624dd3

080108a0 <VL53L0X_PerformSingleRangingMeasurement>:
  return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(
    VL53L0X_DEV Dev,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 80108a0:	b580      	push	{r7, lr}
 80108a2:	b084      	sub	sp, #16
 80108a4:	af00      	add	r7, sp, #0
 80108a6:	6078      	str	r0, [r7, #4]
 80108a8:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80108aa:	2300      	movs	r3, #0
 80108ac:	73fb      	strb	r3, [r7, #15]

  /* This function will do a complete single ranging
   * Here we fix the mode! */
  Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 80108ae:	2100      	movs	r1, #0
 80108b0:	6878      	ldr	r0, [r7, #4]
 80108b2:	f7ff f8e9 	bl	800fa88 <VL53L0X_SetDeviceMode>
 80108b6:	4603      	mov	r3, r0
 80108b8:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 80108ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d104      	bne.n	80108cc <VL53L0X_PerformSingleRangingMeasurement+0x2c>
    Status = VL53L0X_PerformSingleMeasurement(Dev);
 80108c2:	6878      	ldr	r0, [r7, #4]
 80108c4:	f7ff fd54 	bl	8010370 <VL53L0X_PerformSingleMeasurement>
 80108c8:	4603      	mov	r3, r0
 80108ca:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 80108cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80108d0:	2b00      	cmp	r3, #0
 80108d2:	d105      	bne.n	80108e0 <VL53L0X_PerformSingleRangingMeasurement+0x40>
    Status = VL53L0X_GetRangingMeasurementData(Dev, pRangingMeasurementData);
 80108d4:	6839      	ldr	r1, [r7, #0]
 80108d6:	6878      	ldr	r0, [r7, #4]
 80108d8:	f7ff fec6 	bl	8010668 <VL53L0X_GetRangingMeasurementData>
 80108dc:	4603      	mov	r3, r0
 80108de:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 80108e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80108e4:	2b00      	cmp	r3, #0
 80108e6:	d105      	bne.n	80108f4 <VL53L0X_PerformSingleRangingMeasurement+0x54>
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 80108e8:	2100      	movs	r1, #0
 80108ea:	6878      	ldr	r0, [r7, #4]
 80108ec:	f000 f95e 	bl	8010bac <VL53L0X_ClearInterruptMask>
 80108f0:	4603      	mov	r3, r0
 80108f2:	73fb      	strb	r3, [r7, #15]

  return Status;
 80108f4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80108f8:	4618      	mov	r0, r3
 80108fa:	3710      	adds	r7, #16
 80108fc:	46bd      	mov	sp, r7
 80108fe:	bd80      	pop	{r7, pc}

08010900 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
                                    VL53L0X_DeviceModes DeviceMode,
                                    VL53L0X_GpioFunctionality Functionality,
                                    VL53L0X_InterruptPolarity Polarity) {
 8010900:	b580      	push	{r7, lr}
 8010902:	b084      	sub	sp, #16
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
 8010908:	4608      	mov	r0, r1
 801090a:	4611      	mov	r1, r2
 801090c:	461a      	mov	r2, r3
 801090e:	4603      	mov	r3, r0
 8010910:	70fb      	strb	r3, [r7, #3]
 8010912:	460b      	mov	r3, r1
 8010914:	70bb      	strb	r3, [r7, #2]
 8010916:	4613      	mov	r3, r2
 8010918:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801091a:	2300      	movs	r3, #0
 801091c:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  if (Pin != 0) {
 801091e:	78fb      	ldrb	r3, [r7, #3]
 8010920:	2b00      	cmp	r3, #0
 8010922:	d002      	beq.n	801092a <VL53L0X_SetGpioConfig+0x2a>
    Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8010924:	23f6      	movs	r3, #246	@ 0xf6
 8010926:	73fb      	strb	r3, [r7, #15]
 8010928:	e105      	b.n	8010b36 <VL53L0X_SetGpioConfig+0x236>
  } else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 801092a:	78bb      	ldrb	r3, [r7, #2]
 801092c:	2b14      	cmp	r3, #20
 801092e:	d110      	bne.n	8010952 <VL53L0X_SetGpioConfig+0x52>
    if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8010930:	7e3b      	ldrb	r3, [r7, #24]
 8010932:	2b00      	cmp	r3, #0
 8010934:	d102      	bne.n	801093c <VL53L0X_SetGpioConfig+0x3c>
      data = 0x10;
 8010936:	2310      	movs	r3, #16
 8010938:	73bb      	strb	r3, [r7, #14]
 801093a:	e001      	b.n	8010940 <VL53L0X_SetGpioConfig+0x40>
    else
      data = 1;
 801093c:	2301      	movs	r3, #1
 801093e:	73bb      	strb	r3, [r7, #14]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);
 8010940:	7bbb      	ldrb	r3, [r7, #14]
 8010942:	461a      	mov	r2, r3
 8010944:	2184      	movs	r1, #132	@ 0x84
 8010946:	6878      	ldr	r0, [r7, #4]
 8010948:	f003 fa34 	bl	8013db4 <VL53L0X_WrByte>
 801094c:	4603      	mov	r3, r0
 801094e:	73fb      	strb	r3, [r7, #15]
 8010950:	e0f1      	b.n	8010b36 <VL53L0X_SetGpioConfig+0x236>

  } else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 8010952:	78bb      	ldrb	r3, [r7, #2]
 8010954:	2b15      	cmp	r3, #21
 8010956:	f040 8097 	bne.w	8010a88 <VL53L0X_SetGpioConfig+0x188>

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 801095a:	2201      	movs	r2, #1
 801095c:	21ff      	movs	r1, #255	@ 0xff
 801095e:	6878      	ldr	r0, [r7, #4]
 8010960:	f003 fa28 	bl	8013db4 <VL53L0X_WrByte>
 8010964:	4603      	mov	r3, r0
 8010966:	461a      	mov	r2, r3
 8010968:	7bfb      	ldrb	r3, [r7, #15]
 801096a:	4313      	orrs	r3, r2
 801096c:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801096e:	2200      	movs	r2, #0
 8010970:	2100      	movs	r1, #0
 8010972:	6878      	ldr	r0, [r7, #4]
 8010974:	f003 fa1e 	bl	8013db4 <VL53L0X_WrByte>
 8010978:	4603      	mov	r3, r0
 801097a:	461a      	mov	r2, r3
 801097c:	7bfb      	ldrb	r3, [r7, #15]
 801097e:	4313      	orrs	r3, r2
 8010980:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8010982:	2200      	movs	r2, #0
 8010984:	21ff      	movs	r1, #255	@ 0xff
 8010986:	6878      	ldr	r0, [r7, #4]
 8010988:	f003 fa14 	bl	8013db4 <VL53L0X_WrByte>
 801098c:	4603      	mov	r3, r0
 801098e:	461a      	mov	r2, r3
 8010990:	7bfb      	ldrb	r3, [r7, #15]
 8010992:	4313      	orrs	r3, r2
 8010994:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8010996:	2201      	movs	r2, #1
 8010998:	2180      	movs	r1, #128	@ 0x80
 801099a:	6878      	ldr	r0, [r7, #4]
 801099c:	f003 fa0a 	bl	8013db4 <VL53L0X_WrByte>
 80109a0:	4603      	mov	r3, r0
 80109a2:	461a      	mov	r2, r3
 80109a4:	7bfb      	ldrb	r3, [r7, #15]
 80109a6:	4313      	orrs	r3, r2
 80109a8:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80109aa:	2202      	movs	r2, #2
 80109ac:	2185      	movs	r1, #133	@ 0x85
 80109ae:	6878      	ldr	r0, [r7, #4]
 80109b0:	f003 fa00 	bl	8013db4 <VL53L0X_WrByte>
 80109b4:	4603      	mov	r3, r0
 80109b6:	461a      	mov	r2, r3
 80109b8:	7bfb      	ldrb	r3, [r7, #15]
 80109ba:	4313      	orrs	r3, r2
 80109bc:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 80109be:	2204      	movs	r2, #4
 80109c0:	21ff      	movs	r1, #255	@ 0xff
 80109c2:	6878      	ldr	r0, [r7, #4]
 80109c4:	f003 f9f6 	bl	8013db4 <VL53L0X_WrByte>
 80109c8:	4603      	mov	r3, r0
 80109ca:	461a      	mov	r2, r3
 80109cc:	7bfb      	ldrb	r3, [r7, #15]
 80109ce:	4313      	orrs	r3, r2
 80109d0:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 80109d2:	2200      	movs	r2, #0
 80109d4:	21cd      	movs	r1, #205	@ 0xcd
 80109d6:	6878      	ldr	r0, [r7, #4]
 80109d8:	f003 f9ec 	bl	8013db4 <VL53L0X_WrByte>
 80109dc:	4603      	mov	r3, r0
 80109de:	461a      	mov	r2, r3
 80109e0:	7bfb      	ldrb	r3, [r7, #15]
 80109e2:	4313      	orrs	r3, r2
 80109e4:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 80109e6:	2211      	movs	r2, #17
 80109e8:	21cc      	movs	r1, #204	@ 0xcc
 80109ea:	6878      	ldr	r0, [r7, #4]
 80109ec:	f003 f9e2 	bl	8013db4 <VL53L0X_WrByte>
 80109f0:	4603      	mov	r3, r0
 80109f2:	461a      	mov	r2, r3
 80109f4:	7bfb      	ldrb	r3, [r7, #15]
 80109f6:	4313      	orrs	r3, r2
 80109f8:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 80109fa:	2207      	movs	r2, #7
 80109fc:	21ff      	movs	r1, #255	@ 0xff
 80109fe:	6878      	ldr	r0, [r7, #4]
 8010a00:	f003 f9d8 	bl	8013db4 <VL53L0X_WrByte>
 8010a04:	4603      	mov	r3, r0
 8010a06:	461a      	mov	r2, r3
 8010a08:	7bfb      	ldrb	r3, [r7, #15]
 8010a0a:	4313      	orrs	r3, r2
 8010a0c:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 8010a0e:	2200      	movs	r2, #0
 8010a10:	21be      	movs	r1, #190	@ 0xbe
 8010a12:	6878      	ldr	r0, [r7, #4]
 8010a14:	f003 f9ce 	bl	8013db4 <VL53L0X_WrByte>
 8010a18:	4603      	mov	r3, r0
 8010a1a:	461a      	mov	r2, r3
 8010a1c:	7bfb      	ldrb	r3, [r7, #15]
 8010a1e:	4313      	orrs	r3, r2
 8010a20:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8010a22:	2206      	movs	r2, #6
 8010a24:	21ff      	movs	r1, #255	@ 0xff
 8010a26:	6878      	ldr	r0, [r7, #4]
 8010a28:	f003 f9c4 	bl	8013db4 <VL53L0X_WrByte>
 8010a2c:	4603      	mov	r3, r0
 8010a2e:	461a      	mov	r2, r3
 8010a30:	7bfb      	ldrb	r3, [r7, #15]
 8010a32:	4313      	orrs	r3, r2
 8010a34:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8010a36:	2209      	movs	r2, #9
 8010a38:	21cc      	movs	r1, #204	@ 0xcc
 8010a3a:	6878      	ldr	r0, [r7, #4]
 8010a3c:	f003 f9ba 	bl	8013db4 <VL53L0X_WrByte>
 8010a40:	4603      	mov	r3, r0
 8010a42:	461a      	mov	r2, r3
 8010a44:	7bfb      	ldrb	r3, [r7, #15]
 8010a46:	4313      	orrs	r3, r2
 8010a48:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 8010a4a:	2200      	movs	r2, #0
 8010a4c:	21ff      	movs	r1, #255	@ 0xff
 8010a4e:	6878      	ldr	r0, [r7, #4]
 8010a50:	f003 f9b0 	bl	8013db4 <VL53L0X_WrByte>
 8010a54:	4603      	mov	r3, r0
 8010a56:	461a      	mov	r2, r3
 8010a58:	7bfb      	ldrb	r3, [r7, #15]
 8010a5a:	4313      	orrs	r3, r2
 8010a5c:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 8010a5e:	2201      	movs	r2, #1
 8010a60:	21ff      	movs	r1, #255	@ 0xff
 8010a62:	6878      	ldr	r0, [r7, #4]
 8010a64:	f003 f9a6 	bl	8013db4 <VL53L0X_WrByte>
 8010a68:	4603      	mov	r3, r0
 8010a6a:	461a      	mov	r2, r3
 8010a6c:	7bfb      	ldrb	r3, [r7, #15]
 8010a6e:	4313      	orrs	r3, r2
 8010a70:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8010a72:	2200      	movs	r2, #0
 8010a74:	2100      	movs	r1, #0
 8010a76:	6878      	ldr	r0, [r7, #4]
 8010a78:	f003 f99c 	bl	8013db4 <VL53L0X_WrByte>
 8010a7c:	4603      	mov	r3, r0
 8010a7e:	461a      	mov	r2, r3
 8010a80:	7bfb      	ldrb	r3, [r7, #15]
 8010a82:	4313      	orrs	r3, r2
 8010a84:	73fb      	strb	r3, [r7, #15]
 8010a86:	e056      	b.n	8010b36 <VL53L0X_SetGpioConfig+0x236>

  } else {

    if (Status == VL53L0X_ERROR_NONE) {
 8010a88:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010a8c:	2b00      	cmp	r3, #0
 8010a8e:	d120      	bne.n	8010ad2 <VL53L0X_SetGpioConfig+0x1d2>
      switch (Functionality) {
 8010a90:	787b      	ldrb	r3, [r7, #1]
 8010a92:	2b04      	cmp	r3, #4
 8010a94:	d81b      	bhi.n	8010ace <VL53L0X_SetGpioConfig+0x1ce>
 8010a96:	a201      	add	r2, pc, #4	@ (adr r2, 8010a9c <VL53L0X_SetGpioConfig+0x19c>)
 8010a98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010a9c:	08010ab1 	.word	0x08010ab1
 8010aa0:	08010ab7 	.word	0x08010ab7
 8010aa4:	08010abd 	.word	0x08010abd
 8010aa8:	08010ac3 	.word	0x08010ac3
 8010aac:	08010ac9 	.word	0x08010ac9
      case VL53L0X_GPIOFUNCTIONALITY_OFF:
        data = 0x00;
 8010ab0:	2300      	movs	r3, #0
 8010ab2:	73bb      	strb	r3, [r7, #14]
        break;
 8010ab4:	e00d      	b.n	8010ad2 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
        data = 0x01;
 8010ab6:	2301      	movs	r3, #1
 8010ab8:	73bb      	strb	r3, [r7, #14]
        break;
 8010aba:	e00a      	b.n	8010ad2 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
        data = 0x02;
 8010abc:	2302      	movs	r3, #2
 8010abe:	73bb      	strb	r3, [r7, #14]
        break;
 8010ac0:	e007      	b.n	8010ad2 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
        data = 0x03;
 8010ac2:	2303      	movs	r3, #3
 8010ac4:	73bb      	strb	r3, [r7, #14]
        break;
 8010ac6:	e004      	b.n	8010ad2 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
        data = 0x04;
 8010ac8:	2304      	movs	r3, #4
 8010aca:	73bb      	strb	r3, [r7, #14]
        break;
 8010acc:	e001      	b.n	8010ad2 <VL53L0X_SetGpioConfig+0x1d2>
      default:
        Status = VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
 8010ace:	23f5      	movs	r3, #245	@ 0xf5
 8010ad0:	73fb      	strb	r3, [r7, #15]
      }
    }

    if (Status == VL53L0X_ERROR_NONE)
 8010ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d107      	bne.n	8010aea <VL53L0X_SetGpioConfig+0x1ea>
      Status =
          VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);
 8010ada:	7bbb      	ldrb	r3, [r7, #14]
 8010adc:	461a      	mov	r2, r3
 8010ade:	210a      	movs	r1, #10
 8010ae0:	6878      	ldr	r0, [r7, #4]
 8010ae2:	f003 f967 	bl	8013db4 <VL53L0X_WrByte>
 8010ae6:	4603      	mov	r3, r0
 8010ae8:	73fb      	strb	r3, [r7, #15]

    if (Status == VL53L0X_ERROR_NONE) {
 8010aea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010aee:	2b00      	cmp	r3, #0
 8010af0:	d10f      	bne.n	8010b12 <VL53L0X_SetGpioConfig+0x212>
      if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8010af2:	7e3b      	ldrb	r3, [r7, #24]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d102      	bne.n	8010afe <VL53L0X_SetGpioConfig+0x1fe>
        data = 0;
 8010af8:	2300      	movs	r3, #0
 8010afa:	73bb      	strb	r3, [r7, #14]
 8010afc:	e001      	b.n	8010b02 <VL53L0X_SetGpioConfig+0x202>
      else
        data = (uint8_t)(1 << 4);
 8010afe:	2310      	movs	r3, #16
 8010b00:	73bb      	strb	r3, [r7, #14]

      Status = VL53L0X_UpdateByte(Dev, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH,
 8010b02:	7bbb      	ldrb	r3, [r7, #14]
 8010b04:	22ef      	movs	r2, #239	@ 0xef
 8010b06:	2184      	movs	r1, #132	@ 0x84
 8010b08:	6878      	ldr	r0, [r7, #4]
 8010b0a:	f003 f9a3 	bl	8013e54 <VL53L0X_UpdateByte>
 8010b0e:	4603      	mov	r3, r0
 8010b10:	73fb      	strb	r3, [r7, #15]
                                  0xEF, data);
    }

    if (Status == VL53L0X_ERROR_NONE)
 8010b12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b16:	2b00      	cmp	r3, #0
 8010b18:	d103      	bne.n	8010b22 <VL53L0X_SetGpioConfig+0x222>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality,
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	787a      	ldrb	r2, [r7, #1]
 8010b1e:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
                                         Functionality);

    if (Status == VL53L0X_ERROR_NONE)
 8010b22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d105      	bne.n	8010b36 <VL53L0X_SetGpioConfig+0x236>
      Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8010b2a:	2100      	movs	r1, #0
 8010b2c:	6878      	ldr	r0, [r7, #4]
 8010b2e:	f000 f83d 	bl	8010bac <VL53L0X_ClearInterruptMask>
 8010b32:	4603      	mov	r3, r0
 8010b34:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 8010b36:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010b3a:	4618      	mov	r0, r3
 8010b3c:	3710      	adds	r7, #16
 8010b3e:	46bd      	mov	sp, r7
 8010b40:	bd80      	pop	{r7, pc}
 8010b42:	bf00      	nop

08010b44 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
                                             VL53L0X_DeviceModes DeviceMode,
                                             FixPoint1616_t *pThresholdLow,
                                             FixPoint1616_t *pThresholdHigh) {
 8010b44:	b580      	push	{r7, lr}
 8010b46:	b086      	sub	sp, #24
 8010b48:	af00      	add	r7, sp, #0
 8010b4a:	60f8      	str	r0, [r7, #12]
 8010b4c:	607a      	str	r2, [r7, #4]
 8010b4e:	603b      	str	r3, [r7, #0]
 8010b50:	460b      	mov	r3, r1
 8010b52:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010b54:	2300      	movs	r3, #0
 8010b56:	75fb      	strb	r3, [r7, #23]
  uint16_t Threshold16;

  /* no dependency on DeviceMode for Ewok */

  Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 8010b58:	f107 0314 	add.w	r3, r7, #20
 8010b5c:	461a      	mov	r2, r3
 8010b5e:	210e      	movs	r1, #14
 8010b60:	68f8      	ldr	r0, [r7, #12]
 8010b62:	f003 f8b1 	bl	8013cc8 <VL53L0X_RdWord>
 8010b66:	4603      	mov	r3, r0
 8010b68:	75fb      	strb	r3, [r7, #23]
  /* Need to multiply by 2 because the FW will apply a x2 */
  *pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8010b6a:	8abb      	ldrh	r3, [r7, #20]
 8010b6c:	045a      	lsls	r2, r3, #17
 8010b6e:	4b0e      	ldr	r3, [pc, #56]	@ (8010ba8 <VL53L0X_GetInterruptThresholds+0x64>)
 8010b70:	4013      	ands	r3, r2
 8010b72:	687a      	ldr	r2, [r7, #4]
 8010b74:	6013      	str	r3, [r2, #0]

  if (Status == VL53L0X_ERROR_NONE) {
 8010b76:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d10e      	bne.n	8010b9c <VL53L0X_GetInterruptThresholds+0x58>
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH, &Threshold16);
 8010b7e:	f107 0314 	add.w	r3, r7, #20
 8010b82:	461a      	mov	r2, r3
 8010b84:	210c      	movs	r1, #12
 8010b86:	68f8      	ldr	r0, [r7, #12]
 8010b88:	f003 f89e 	bl	8013cc8 <VL53L0X_RdWord>
 8010b8c:	4603      	mov	r3, r0
 8010b8e:	75fb      	strb	r3, [r7, #23]
    /* Need to multiply by 2 because the FW will apply a x2 */
    *pThresholdHigh = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 8010b90:	8abb      	ldrh	r3, [r7, #20]
 8010b92:	045a      	lsls	r2, r3, #17
 8010b94:	4b04      	ldr	r3, [pc, #16]	@ (8010ba8 <VL53L0X_GetInterruptThresholds+0x64>)
 8010b96:	4013      	ands	r3, r2
 8010b98:	683a      	ldr	r2, [r7, #0]
 8010b9a:	6013      	str	r3, [r2, #0]
  }

  return Status;
 8010b9c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010ba0:	4618      	mov	r0, r3
 8010ba2:	3718      	adds	r7, #24
 8010ba4:	46bd      	mov	sp, r7
 8010ba6:	bd80      	pop	{r7, pc}
 8010ba8:	1ffe0000 	.word	0x1ffe0000

08010bac <VL53L0X_ClearInterruptMask>:
  return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
                                         uint32_t InterruptMask) {
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b084      	sub	sp, #16
 8010bb0:	af00      	add	r7, sp, #0
 8010bb2:	6078      	str	r0, [r7, #4]
 8010bb4:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	73fb      	strb	r3, [r7, #15]
  uint8_t LoopCount;
  uint8_t Byte;

  /* clear bit 0 range interrupt, bit 1 error interrupt */
  LoopCount = 0;
 8010bba:	2300      	movs	r3, #0
 8010bbc:	73bb      	strb	r3, [r7, #14]
  do {
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
 8010bbe:	2201      	movs	r2, #1
 8010bc0:	210b      	movs	r1, #11
 8010bc2:	6878      	ldr	r0, [r7, #4]
 8010bc4:	f003 f8f6 	bl	8013db4 <VL53L0X_WrByte>
 8010bc8:	4603      	mov	r3, r0
 8010bca:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
 8010bcc:	2200      	movs	r2, #0
 8010bce:	210b      	movs	r1, #11
 8010bd0:	6878      	ldr	r0, [r7, #4]
 8010bd2:	f003 f8ef 	bl	8013db4 <VL53L0X_WrByte>
 8010bd6:	4603      	mov	r3, r0
 8010bd8:	461a      	mov	r2, r3
 8010bda:	7bfb      	ldrb	r3, [r7, #15]
 8010bdc:	4313      	orrs	r3, r2
 8010bde:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8010be0:	f107 030d 	add.w	r3, r7, #13
 8010be4:	461a      	mov	r2, r3
 8010be6:	2113      	movs	r1, #19
 8010be8:	6878      	ldr	r0, [r7, #4]
 8010bea:	f002 ffe2 	bl	8013bb2 <VL53L0X_RdByte>
 8010bee:	4603      	mov	r3, r0
 8010bf0:	461a      	mov	r2, r3
 8010bf2:	7bfb      	ldrb	r3, [r7, #15]
 8010bf4:	4313      	orrs	r3, r2
 8010bf6:	73fb      	strb	r3, [r7, #15]
    LoopCount++;
 8010bf8:	7bbb      	ldrb	r3, [r7, #14]
 8010bfa:	3301      	adds	r3, #1
 8010bfc:	73bb      	strb	r3, [r7, #14]
  } while (((Byte & 0x07) != 0x00) && (LoopCount < 3) &&
 8010bfe:	7b7b      	ldrb	r3, [r7, #13]
 8010c00:	f003 0307 	and.w	r3, r3, #7
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d006      	beq.n	8010c16 <VL53L0X_ClearInterruptMask+0x6a>
 8010c08:	7bbb      	ldrb	r3, [r7, #14]
 8010c0a:	2b02      	cmp	r3, #2
 8010c0c:	d803      	bhi.n	8010c16 <VL53L0X_ClearInterruptMask+0x6a>
 8010c0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d0d3      	beq.n	8010bbe <VL53L0X_ClearInterruptMask+0x12>
           (Status == VL53L0X_ERROR_NONE));

  if (LoopCount >= 3)
 8010c16:	7bbb      	ldrb	r3, [r7, #14]
 8010c18:	2b02      	cmp	r3, #2
 8010c1a:	d901      	bls.n	8010c20 <VL53L0X_ClearInterruptMask+0x74>
    Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 8010c1c:	23f4      	movs	r3, #244	@ 0xf4
 8010c1e:	73fb      	strb	r3, [r7, #15]

  return Status;
 8010c20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010c24:	4618      	mov	r0, r3
 8010c26:	3710      	adds	r7, #16
 8010c28:	46bd      	mov	sp, r7
 8010c2a:	bd80      	pop	{r7, pc}

08010c2c <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
                                             uint32_t *pInterruptMaskStatus) {
 8010c2c:	b580      	push	{r7, lr}
 8010c2e:	b084      	sub	sp, #16
 8010c30:	af00      	add	r7, sp, #0
 8010c32:	6078      	str	r0, [r7, #4]
 8010c34:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010c36:	2300      	movs	r3, #0
 8010c38:	73fb      	strb	r3, [r7, #15]
  uint8_t Byte;

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8010c3a:	f107 030e 	add.w	r3, r7, #14
 8010c3e:	461a      	mov	r2, r3
 8010c40:	2113      	movs	r1, #19
 8010c42:	6878      	ldr	r0, [r7, #4]
 8010c44:	f002 ffb5 	bl	8013bb2 <VL53L0X_RdByte>
 8010c48:	4603      	mov	r3, r0
 8010c4a:	73fb      	strb	r3, [r7, #15]
  *pInterruptMaskStatus = Byte & 0x07;
 8010c4c:	7bbb      	ldrb	r3, [r7, #14]
 8010c4e:	f003 0207 	and.w	r2, r3, #7
 8010c52:	683b      	ldr	r3, [r7, #0]
 8010c54:	601a      	str	r2, [r3, #0]

  if (Byte & 0x18)
 8010c56:	7bbb      	ldrb	r3, [r7, #14]
 8010c58:	f003 0318 	and.w	r3, r3, #24
 8010c5c:	2b00      	cmp	r3, #0
 8010c5e:	d001      	beq.n	8010c64 <VL53L0X_GetInterruptMaskStatus+0x38>
    Status = VL53L0X_ERROR_RANGE_ERROR;
 8010c60:	23fa      	movs	r3, #250	@ 0xfa
 8010c62:	73fb      	strb	r3, [r7, #15]

  return Status;
 8010c64:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010c68:	4618      	mov	r0, r3
 8010c6a:	3710      	adds	r7, #16
 8010c6c:	46bd      	mov	sp, r7
 8010c6e:	bd80      	pop	{r7, pc}

08010c70 <VL53L0X_get_offset_calibration_data_micro_meter>:

  return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(
    VL53L0X_DEV Dev, int32_t *pOffsetCalibrationDataMicroMeter) {
 8010c70:	b580      	push	{r7, lr}
 8010c72:	b084      	sub	sp, #16
 8010c74:	af00      	add	r7, sp, #0
 8010c76:	6078      	str	r0, [r7, #4]
 8010c78:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010c7a:	2300      	movs	r3, #0
 8010c7c:	73fb      	strb	r3, [r7, #15]
  uint16_t RangeOffsetRegister;
  int16_t cMaxOffset = 2047;
 8010c7e:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 8010c82:	81bb      	strh	r3, [r7, #12]
  int16_t cOffsetRange = 4096;
 8010c84:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010c88:	817b      	strh	r3, [r7, #10]

  /* Note that offset has 10.2 format */

  Status = VL53L0X_RdWord(Dev, VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
 8010c8a:	f107 0308 	add.w	r3, r7, #8
 8010c8e:	461a      	mov	r2, r3
 8010c90:	2128      	movs	r1, #40	@ 0x28
 8010c92:	6878      	ldr	r0, [r7, #4]
 8010c94:	f003 f818 	bl	8013cc8 <VL53L0X_RdWord>
 8010c98:	4603      	mov	r3, r0
 8010c9a:	73fb      	strb	r3, [r7, #15]
                          &RangeOffsetRegister);

  if (Status == VL53L0X_ERROR_NONE) {
 8010c9c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010ca0:	2b00      	cmp	r3, #0
 8010ca2:	d11e      	bne.n	8010ce2 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
    RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 8010ca4:	893b      	ldrh	r3, [r7, #8]
 8010ca6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8010caa:	b29b      	uxth	r3, r3
 8010cac:	813b      	strh	r3, [r7, #8]

    /* Apply 12 bit 2's compliment conversion */
    if (RangeOffsetRegister > cMaxOffset)
 8010cae:	893b      	ldrh	r3, [r7, #8]
 8010cb0:	461a      	mov	r2, r3
 8010cb2:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8010cb6:	429a      	cmp	r2, r3
 8010cb8:	dd0b      	ble.n	8010cd2 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
      *pOffsetCalibrationDataMicroMeter =
          (int16_t)(RangeOffsetRegister - cOffsetRange) * 250;
 8010cba:	893a      	ldrh	r2, [r7, #8]
 8010cbc:	897b      	ldrh	r3, [r7, #10]
 8010cbe:	1ad3      	subs	r3, r2, r3
 8010cc0:	b29b      	uxth	r3, r3
 8010cc2:	b21b      	sxth	r3, r3
 8010cc4:	461a      	mov	r2, r3
 8010cc6:	23fa      	movs	r3, #250	@ 0xfa
 8010cc8:	fb03 f202 	mul.w	r2, r3, r2
      *pOffsetCalibrationDataMicroMeter =
 8010ccc:	683b      	ldr	r3, [r7, #0]
 8010cce:	601a      	str	r2, [r3, #0]
 8010cd0:	e007      	b.n	8010ce2 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
    else
      *pOffsetCalibrationDataMicroMeter = (int16_t)RangeOffsetRegister * 250;
 8010cd2:	893b      	ldrh	r3, [r7, #8]
 8010cd4:	b21b      	sxth	r3, r3
 8010cd6:	461a      	mov	r2, r3
 8010cd8:	23fa      	movs	r3, #250	@ 0xfa
 8010cda:	fb03 f202 	mul.w	r2, r3, r2
 8010cde:	683b      	ldr	r3, [r7, #0]
 8010ce0:	601a      	str	r2, [r3, #0]
  }

  return Status;
 8010ce2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010ce6:	4618      	mov	r0, r3
 8010ce8:	3710      	adds	r7, #16
 8010cea:	46bd      	mov	sp, r7
 8010cec:	bd80      	pop	{r7, pc}

08010cee <get_next_good_spad>:

  return Status;
}

void get_next_good_spad(volatile uint8_t goodSpadArray[], uint32_t size,
                        uint32_t curr, int32_t *next) {
 8010cee:	b480      	push	{r7}
 8010cf0:	b08b      	sub	sp, #44	@ 0x2c
 8010cf2:	af00      	add	r7, sp, #0
 8010cf4:	60f8      	str	r0, [r7, #12]
 8010cf6:	60b9      	str	r1, [r7, #8]
 8010cf8:	607a      	str	r2, [r7, #4]
 8010cfa:	603b      	str	r3, [r7, #0]
  uint32_t startIndex;
  uint32_t fineOffset;
  uint32_t cSpadsPerByte = 8;
 8010cfc:	2308      	movs	r3, #8
 8010cfe:	61bb      	str	r3, [r7, #24]
  uint32_t coarseIndex;
  uint32_t fineIndex;
  uint8_t dataByte;
  uint8_t success = 0;
 8010d00:	2300      	movs	r3, #0
 8010d02:	77bb      	strb	r3, [r7, #30]
   *
   * The coarse index is the byte index of the array and the fine index is
   * the index of the bit within each byte.
   */

  *next = -1;
 8010d04:	683b      	ldr	r3, [r7, #0]
 8010d06:	f04f 32ff 	mov.w	r2, #4294967295
 8010d0a:	601a      	str	r2, [r3, #0]

  startIndex = curr / cSpadsPerByte;
 8010d0c:	687a      	ldr	r2, [r7, #4]
 8010d0e:	69bb      	ldr	r3, [r7, #24]
 8010d10:	fbb2 f3f3 	udiv	r3, r2, r3
 8010d14:	617b      	str	r3, [r7, #20]
  fineOffset = curr % cSpadsPerByte;
 8010d16:	687b      	ldr	r3, [r7, #4]
 8010d18:	69ba      	ldr	r2, [r7, #24]
 8010d1a:	fbb3 f2f2 	udiv	r2, r3, r2
 8010d1e:	69b9      	ldr	r1, [r7, #24]
 8010d20:	fb01 f202 	mul.w	r2, r1, r2
 8010d24:	1a9b      	subs	r3, r3, r2
 8010d26:	613b      	str	r3, [r7, #16]

  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8010d28:	697b      	ldr	r3, [r7, #20]
 8010d2a:	627b      	str	r3, [r7, #36]	@ 0x24
 8010d2c:	e030      	b.n	8010d90 <get_next_good_spad+0xa2>
       coarseIndex++) {
    fineIndex = 0;
 8010d2e:	2300      	movs	r3, #0
 8010d30:	623b      	str	r3, [r7, #32]
    dataByte = goodSpadArray[coarseIndex];
 8010d32:	68fa      	ldr	r2, [r7, #12]
 8010d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d36:	4413      	add	r3, r2
 8010d38:	781b      	ldrb	r3, [r3, #0]
 8010d3a:	77fb      	strb	r3, [r7, #31]

    if (coarseIndex == startIndex) {
 8010d3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d3e:	697b      	ldr	r3, [r7, #20]
 8010d40:	429a      	cmp	r2, r3
 8010d42:	d11e      	bne.n	8010d82 <get_next_good_spad+0x94>
      /* locate the bit position of the provided current
       * spad bit before iterating */
      dataByte >>= fineOffset;
 8010d44:	7ffa      	ldrb	r2, [r7, #31]
 8010d46:	693b      	ldr	r3, [r7, #16]
 8010d48:	fa42 f303 	asr.w	r3, r2, r3
 8010d4c:	77fb      	strb	r3, [r7, #31]
      fineIndex = fineOffset;
 8010d4e:	693b      	ldr	r3, [r7, #16]
 8010d50:	623b      	str	r3, [r7, #32]
    }

    while (fineIndex < cSpadsPerByte) {
 8010d52:	e016      	b.n	8010d82 <get_next_good_spad+0x94>
      if ((dataByte & 0x1) == 1) {
 8010d54:	7ffb      	ldrb	r3, [r7, #31]
 8010d56:	f003 0301 	and.w	r3, r3, #1
 8010d5a:	2b00      	cmp	r3, #0
 8010d5c:	d00b      	beq.n	8010d76 <get_next_good_spad+0x88>
        success = 1;
 8010d5e:	2301      	movs	r3, #1
 8010d60:	77bb      	strb	r3, [r7, #30]
        *next = coarseIndex * cSpadsPerByte + fineIndex;
 8010d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d64:	69ba      	ldr	r2, [r7, #24]
 8010d66:	fb03 f202 	mul.w	r2, r3, r2
 8010d6a:	6a3b      	ldr	r3, [r7, #32]
 8010d6c:	4413      	add	r3, r2
 8010d6e:	461a      	mov	r2, r3
 8010d70:	683b      	ldr	r3, [r7, #0]
 8010d72:	601a      	str	r2, [r3, #0]
        break;
 8010d74:	e009      	b.n	8010d8a <get_next_good_spad+0x9c>
      }
      dataByte >>= 1;
 8010d76:	7ffb      	ldrb	r3, [r7, #31]
 8010d78:	085b      	lsrs	r3, r3, #1
 8010d7a:	77fb      	strb	r3, [r7, #31]
      fineIndex++;
 8010d7c:	6a3b      	ldr	r3, [r7, #32]
 8010d7e:	3301      	adds	r3, #1
 8010d80:	623b      	str	r3, [r7, #32]
    while (fineIndex < cSpadsPerByte) {
 8010d82:	6a3a      	ldr	r2, [r7, #32]
 8010d84:	69bb      	ldr	r3, [r7, #24]
 8010d86:	429a      	cmp	r2, r3
 8010d88:	d3e4      	bcc.n	8010d54 <get_next_good_spad+0x66>
       coarseIndex++) {
 8010d8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010d8c:	3301      	adds	r3, #1
 8010d8e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8010d90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010d92:	68bb      	ldr	r3, [r7, #8]
 8010d94:	429a      	cmp	r2, r3
 8010d96:	d202      	bcs.n	8010d9e <get_next_good_spad+0xb0>
 8010d98:	7fbb      	ldrb	r3, [r7, #30]
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d0c7      	beq.n	8010d2e <get_next_good_spad+0x40>
    }
  }
}
 8010d9e:	bf00      	nop
 8010da0:	372c      	adds	r7, #44	@ 0x2c
 8010da2:	46bd      	mov	sp, r7
 8010da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da8:	4770      	bx	lr
	...

08010dac <is_aperture>:

uint8_t is_aperture(uint32_t spadIndex) {
 8010dac:	b480      	push	{r7}
 8010dae:	b085      	sub	sp, #20
 8010db0:	af00      	add	r7, sp, #0
 8010db2:	6078      	str	r0, [r7, #4]
  /*
   * This function reports if a given spad index is an aperture SPAD by
   * deriving the quadrant.
   */
  uint32_t quadrant;
  uint8_t isAperture = 1;
 8010db4:	2301      	movs	r3, #1
 8010db6:	73fb      	strb	r3, [r7, #15]
  quadrant = spadIndex >> 6;
 8010db8:	687b      	ldr	r3, [r7, #4]
 8010dba:	099b      	lsrs	r3, r3, #6
 8010dbc:	60bb      	str	r3, [r7, #8]
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 8010dbe:	4a07      	ldr	r2, [pc, #28]	@ (8010ddc <is_aperture+0x30>)
 8010dc0:	68bb      	ldr	r3, [r7, #8]
 8010dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d101      	bne.n	8010dce <is_aperture+0x22>
    isAperture = 0;
 8010dca:	2300      	movs	r3, #0
 8010dcc:	73fb      	strb	r3, [r7, #15]

  return isAperture;
 8010dce:	7bfb      	ldrb	r3, [r7, #15]
}
 8010dd0:	4618      	mov	r0, r3
 8010dd2:	3714      	adds	r7, #20
 8010dd4:	46bd      	mov	sp, r7
 8010dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dda:	4770      	bx	lr
 8010ddc:	20000330 	.word	0x20000330

08010de0 <enable_spad_bit>:

VL53L0X_Error enable_spad_bit(volatile uint8_t spadArray[], uint32_t size,
                              uint32_t spadIndex) {
 8010de0:	b480      	push	{r7}
 8010de2:	b089      	sub	sp, #36	@ 0x24
 8010de4:	af00      	add	r7, sp, #0
 8010de6:	60f8      	str	r0, [r7, #12]
 8010de8:	60b9      	str	r1, [r7, #8]
 8010dea:	607a      	str	r2, [r7, #4]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8010dec:	2300      	movs	r3, #0
 8010dee:	77fb      	strb	r3, [r7, #31]
  uint32_t cSpadsPerByte = 8;
 8010df0:	2308      	movs	r3, #8
 8010df2:	61bb      	str	r3, [r7, #24]
  uint32_t coarseIndex;
  uint32_t fineIndex;

  coarseIndex = spadIndex / cSpadsPerByte;
 8010df4:	687a      	ldr	r2, [r7, #4]
 8010df6:	69bb      	ldr	r3, [r7, #24]
 8010df8:	fbb2 f3f3 	udiv	r3, r2, r3
 8010dfc:	617b      	str	r3, [r7, #20]
  fineIndex = spadIndex % cSpadsPerByte;
 8010dfe:	687b      	ldr	r3, [r7, #4]
 8010e00:	69ba      	ldr	r2, [r7, #24]
 8010e02:	fbb3 f2f2 	udiv	r2, r3, r2
 8010e06:	69b9      	ldr	r1, [r7, #24]
 8010e08:	fb01 f202 	mul.w	r2, r1, r2
 8010e0c:	1a9b      	subs	r3, r3, r2
 8010e0e:	613b      	str	r3, [r7, #16]
  if (coarseIndex >= size)
 8010e10:	697a      	ldr	r2, [r7, #20]
 8010e12:	68bb      	ldr	r3, [r7, #8]
 8010e14:	429a      	cmp	r2, r3
 8010e16:	d302      	bcc.n	8010e1e <enable_spad_bit+0x3e>
    status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010e18:	23ce      	movs	r3, #206	@ 0xce
 8010e1a:	77fb      	strb	r3, [r7, #31]
 8010e1c:	e011      	b.n	8010e42 <enable_spad_bit+0x62>
  else
    spadArray[coarseIndex] |= (1 << fineIndex);
 8010e1e:	68fa      	ldr	r2, [r7, #12]
 8010e20:	697b      	ldr	r3, [r7, #20]
 8010e22:	4413      	add	r3, r2
 8010e24:	781b      	ldrb	r3, [r3, #0]
 8010e26:	b2db      	uxtb	r3, r3
 8010e28:	b25a      	sxtb	r2, r3
 8010e2a:	2101      	movs	r1, #1
 8010e2c:	693b      	ldr	r3, [r7, #16]
 8010e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8010e32:	b25b      	sxtb	r3, r3
 8010e34:	4313      	orrs	r3, r2
 8010e36:	b259      	sxtb	r1, r3
 8010e38:	68fa      	ldr	r2, [r7, #12]
 8010e3a:	697b      	ldr	r3, [r7, #20]
 8010e3c:	4413      	add	r3, r2
 8010e3e:	b2ca      	uxtb	r2, r1
 8010e40:	701a      	strb	r2, [r3, #0]

  return status;
 8010e42:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010e46:	4618      	mov	r0, r3
 8010e48:	3724      	adds	r7, #36	@ 0x24
 8010e4a:	46bd      	mov	sp, r7
 8010e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e50:	4770      	bx	lr

08010e52 <set_ref_spad_map>:

  return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev,
                               volatile uint8_t *refSpadArray) {
 8010e52:	b580      	push	{r7, lr}
 8010e54:	b084      	sub	sp, #16
 8010e56:	af00      	add	r7, sp, #0
 8010e58:	6078      	str	r0, [r7, #4]
 8010e5a:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_WriteMulti(
 8010e5c:	2306      	movs	r3, #6
 8010e5e:	683a      	ldr	r2, [r7, #0]
 8010e60:	21b0      	movs	r1, #176	@ 0xb0
 8010e62:	6878      	ldr	r0, [r7, #4]
 8010e64:	f002 fed2 	bl	8013c0c <VL53L0X_WriteMulti>
 8010e68:	4603      	mov	r3, r0
 8010e6a:	73fb      	strb	r3, [r7, #15]
      Dev, VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, refSpadArray, 6);
  return status;
 8010e6c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010e70:	4618      	mov	r0, r3
 8010e72:	3710      	adds	r7, #16
 8010e74:	46bd      	mov	sp, r7
 8010e76:	bd80      	pop	{r7, pc}

08010e78 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray) {
 8010e78:	b580      	push	{r7, lr}
 8010e7a:	b084      	sub	sp, #16
 8010e7c:	af00      	add	r7, sp, #0
 8010e7e:	6078      	str	r0, [r7, #4]
 8010e80:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_ReadMulti(
 8010e82:	2306      	movs	r3, #6
 8010e84:	683a      	ldr	r2, [r7, #0]
 8010e86:	21b0      	movs	r1, #176	@ 0xb0
 8010e88:	6878      	ldr	r0, [r7, #4]
 8010e8a:	f002 feef 	bl	8013c6c <VL53L0X_ReadMulti>
 8010e8e:	4603      	mov	r3, r0
 8010e90:	73fb      	strb	r3, [r7, #15]
      Dev, VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, refSpadArray, 6);
  return status;
 8010e92:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010e96:	4618      	mov	r0, r3
 8010e98:	3710      	adds	r7, #16
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	bd80      	pop	{r7, pc}

08010e9e <enable_ref_spads>:

VL53L0X_Error enable_ref_spads(VL53L0X_DEV Dev, uint8_t apertureSpads,
                               volatile uint8_t goodSpadArray[],
                               volatile uint8_t spadArray[], uint32_t size,
                               uint32_t start, uint32_t offset,
                               uint32_t spadCount, uint32_t *lastSpad) {
 8010e9e:	b580      	push	{r7, lr}
 8010ea0:	b08c      	sub	sp, #48	@ 0x30
 8010ea2:	af00      	add	r7, sp, #0
 8010ea4:	60f8      	str	r0, [r7, #12]
 8010ea6:	607a      	str	r2, [r7, #4]
 8010ea8:	603b      	str	r3, [r7, #0]
 8010eaa:	460b      	mov	r3, r1
 8010eac:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8010eae:	2300      	movs	r3, #0
 8010eb0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t index;
  uint32_t i;
  int32_t nextGoodSpad = offset;
 8010eb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010eb6:	61fb      	str	r3, [r7, #28]
   *
   * This function applies to only aperture or only non-aperture spads.
   * Checks are performed to ensure this.
   */

  currentSpad = offset;
 8010eb8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010eba:	623b      	str	r3, [r7, #32]
  for (index = 0; index < spadCount; index++) {
 8010ebc:	2300      	movs	r3, #0
 8010ebe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010ec0:	e02b      	b.n	8010f1a <enable_ref_spads+0x7c>
    get_next_good_spad(goodSpadArray, size, currentSpad, &nextGoodSpad);
 8010ec2:	f107 031c 	add.w	r3, r7, #28
 8010ec6:	6a3a      	ldr	r2, [r7, #32]
 8010ec8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010eca:	6878      	ldr	r0, [r7, #4]
 8010ecc:	f7ff ff0f 	bl	8010cee <get_next_good_spad>

    if (nextGoodSpad == -1) {
 8010ed0:	69fb      	ldr	r3, [r7, #28]
 8010ed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ed6:	d103      	bne.n	8010ee0 <enable_ref_spads+0x42>
      status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010ed8:	23ce      	movs	r3, #206	@ 0xce
 8010eda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 8010ede:	e020      	b.n	8010f22 <enable_ref_spads+0x84>
    }

    /* Confirm that the next good SPAD is non-aperture */
    if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8010ee0:	69fb      	ldr	r3, [r7, #28]
 8010ee2:	461a      	mov	r2, r3
 8010ee4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ee6:	4413      	add	r3, r2
 8010ee8:	4618      	mov	r0, r3
 8010eea:	f7ff ff5f 	bl	8010dac <is_aperture>
 8010eee:	4603      	mov	r3, r0
 8010ef0:	461a      	mov	r2, r3
 8010ef2:	7afb      	ldrb	r3, [r7, #11]
 8010ef4:	4293      	cmp	r3, r2
 8010ef6:	d003      	beq.n	8010f00 <enable_ref_spads+0x62>
      /* if we can't get the required number of good aperture
       * spads from the current quadrant then this is an error
       */
      status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010ef8:	23ce      	movs	r3, #206	@ 0xce
 8010efa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 8010efe:	e010      	b.n	8010f22 <enable_ref_spads+0x84>
    }
    currentSpad = (uint32_t)nextGoodSpad;
 8010f00:	69fb      	ldr	r3, [r7, #28]
 8010f02:	623b      	str	r3, [r7, #32]
    enable_spad_bit(spadArray, size, currentSpad);
 8010f04:	6a3a      	ldr	r2, [r7, #32]
 8010f06:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010f08:	6838      	ldr	r0, [r7, #0]
 8010f0a:	f7ff ff69 	bl	8010de0 <enable_spad_bit>
    currentSpad++;
 8010f0e:	6a3b      	ldr	r3, [r7, #32]
 8010f10:	3301      	adds	r3, #1
 8010f12:	623b      	str	r3, [r7, #32]
  for (index = 0; index < spadCount; index++) {
 8010f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010f16:	3301      	adds	r3, #1
 8010f18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8010f1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010f1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010f1e:	429a      	cmp	r2, r3
 8010f20:	d3cf      	bcc.n	8010ec2 <enable_ref_spads+0x24>
  }
  *lastSpad = currentSpad;
 8010f22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010f24:	6a3a      	ldr	r2, [r7, #32]
 8010f26:	601a      	str	r2, [r3, #0]

  if (status == VL53L0X_ERROR_NONE)
 8010f28:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010f2c:	2b00      	cmp	r3, #0
 8010f2e:	d106      	bne.n	8010f3e <enable_ref_spads+0xa0>
    status = set_ref_spad_map(Dev, spadArray);
 8010f30:	6839      	ldr	r1, [r7, #0]
 8010f32:	68f8      	ldr	r0, [r7, #12]
 8010f34:	f7ff ff8d 	bl	8010e52 <set_ref_spad_map>
 8010f38:	4603      	mov	r3, r0
 8010f3a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (status == VL53L0X_ERROR_NONE) {
 8010f3e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d122      	bne.n	8010f8c <enable_ref_spads+0xee>
    status = get_ref_spad_map(Dev, checkSpadArray);
 8010f46:	f107 0314 	add.w	r3, r7, #20
 8010f4a:	4619      	mov	r1, r3
 8010f4c:	68f8      	ldr	r0, [r7, #12]
 8010f4e:	f7ff ff93 	bl	8010e78 <get_ref_spad_map>
 8010f52:	4603      	mov	r3, r0
 8010f54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    i = 0;
 8010f58:	2300      	movs	r3, #0
 8010f5a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Compare spad maps. If not equal report error. */
    while (i < size) {
 8010f5c:	e012      	b.n	8010f84 <enable_ref_spads+0xe6>
      if (spadArray[i] != checkSpadArray[i]) {
 8010f5e:	683a      	ldr	r2, [r7, #0]
 8010f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f62:	4413      	add	r3, r2
 8010f64:	781b      	ldrb	r3, [r3, #0]
 8010f66:	b2da      	uxtb	r2, r3
 8010f68:	f107 0114 	add.w	r1, r7, #20
 8010f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f6e:	440b      	add	r3, r1
 8010f70:	781b      	ldrb	r3, [r3, #0]
 8010f72:	429a      	cmp	r2, r3
 8010f74:	d003      	beq.n	8010f7e <enable_ref_spads+0xe0>
        status = VL53L0X_ERROR_REF_SPAD_INIT;
 8010f76:	23ce      	movs	r3, #206	@ 0xce
 8010f78:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        break;
 8010f7c:	e006      	b.n	8010f8c <enable_ref_spads+0xee>
      }
      i++;
 8010f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f80:	3301      	adds	r3, #1
 8010f82:	627b      	str	r3, [r7, #36]	@ 0x24
    while (i < size) {
 8010f84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010f86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010f88:	429a      	cmp	r2, r3
 8010f8a:	d3e8      	bcc.n	8010f5e <enable_ref_spads+0xc0>
    }
  }
  return status;
 8010f8c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8010f90:	4618      	mov	r0, r3
 8010f92:	3730      	adds	r7, #48	@ 0x30
 8010f94:	46bd      	mov	sp, r7
 8010f96:	bd80      	pop	{r7, pc}

08010f98 <perform_ref_signal_measurement>:

VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
                                             uint16_t *refSignalRate) {
 8010f98:	b580      	push	{r7, lr}
 8010f9a:	b08a      	sub	sp, #40	@ 0x28
 8010f9c:	af00      	add	r7, sp, #0
 8010f9e:	6078      	str	r0, [r7, #4]
 8010fa0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  VL53L0X_RangingMeasurementData_t rangingMeasurementData;

  uint8_t SequenceConfig = 0;
 8010fa8:	2300      	movs	r3, #0
 8010faa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8010fb4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  /*
   * This function performs a reference signal rate measurement.
   */
  if (status == VL53L0X_ERROR_NONE)
 8010fb8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010fbc:	2b00      	cmp	r3, #0
 8010fbe:	d107      	bne.n	8010fd0 <perform_ref_signal_measurement+0x38>
    status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);
 8010fc0:	22c0      	movs	r2, #192	@ 0xc0
 8010fc2:	2101      	movs	r1, #1
 8010fc4:	6878      	ldr	r0, [r7, #4]
 8010fc6:	f002 fef5 	bl	8013db4 <VL53L0X_WrByte>
 8010fca:	4603      	mov	r3, r0
 8010fcc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8010fd0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010fd4:	2b00      	cmp	r3, #0
 8010fd6:	d108      	bne.n	8010fea <perform_ref_signal_measurement+0x52>
    status =
        VL53L0X_PerformSingleRangingMeasurement(Dev, &rangingMeasurementData);
 8010fd8:	f107 0308 	add.w	r3, r7, #8
 8010fdc:	4619      	mov	r1, r3
 8010fde:	6878      	ldr	r0, [r7, #4]
 8010fe0:	f7ff fc5e 	bl	80108a0 <VL53L0X_PerformSingleRangingMeasurement>
 8010fe4:	4603      	mov	r3, r0
 8010fe6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8010fea:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d107      	bne.n	8011002 <perform_ref_signal_measurement+0x6a>
    status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8010ff2:	2201      	movs	r2, #1
 8010ff4:	21ff      	movs	r1, #255	@ 0xff
 8010ff6:	6878      	ldr	r0, [r7, #4]
 8010ff8:	f002 fedc 	bl	8013db4 <VL53L0X_WrByte>
 8010ffc:	4603      	mov	r3, r0
 8010ffe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8011002:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011006:	2b00      	cmp	r3, #0
 8011008:	d107      	bne.n	801101a <perform_ref_signal_measurement+0x82>
    status = VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
 801100a:	683a      	ldr	r2, [r7, #0]
 801100c:	21b6      	movs	r1, #182	@ 0xb6
 801100e:	6878      	ldr	r0, [r7, #4]
 8011010:	f002 fe5a 	bl	8013cc8 <VL53L0X_RdWord>
 8011014:	4603      	mov	r3, r0
 8011016:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                            refSignalRate);

  if (status == VL53L0X_ERROR_NONE)
 801101a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801101e:	2b00      	cmp	r3, #0
 8011020:	d107      	bne.n	8011032 <perform_ref_signal_measurement+0x9a>
    status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8011022:	2200      	movs	r2, #0
 8011024:	21ff      	movs	r1, #255	@ 0xff
 8011026:	6878      	ldr	r0, [r7, #4]
 8011028:	f002 fec4 	bl	8013db4 <VL53L0X_WrByte>
 801102c:	4603      	mov	r3, r0
 801102e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE) {
 8011032:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011036:	2b00      	cmp	r3, #0
 8011038:	d112      	bne.n	8011060 <perform_ref_signal_measurement+0xc8>
    /* restore the previous Sequence Config */
    status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 801103a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801103e:	461a      	mov	r2, r3
 8011040:	2101      	movs	r1, #1
 8011042:	6878      	ldr	r0, [r7, #4]
 8011044:	f002 feb6 	bl	8013db4 <VL53L0X_WrByte>
 8011048:	4603      	mov	r3, r0
 801104a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status == VL53L0X_ERROR_NONE)
 801104e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011052:	2b00      	cmp	r3, #0
 8011054:	d104      	bne.n	8011060 <perform_ref_signal_measurement+0xc8>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8011056:	687b      	ldr	r3, [r7, #4]
 8011058:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 801105c:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return status;
 8011060:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8011064:	4618      	mov	r0, r3
 8011066:	3728      	adds	r7, #40	@ 0x28
 8011068:	46bd      	mov	sp, r7
 801106a:	bd80      	pop	{r7, pc}

0801106c <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
                                                  uint32_t *refSpadCount,
                                                  uint8_t *isApertureSpads) {
 801106c:	b590      	push	{r4, r7, lr}
 801106e:	b09d      	sub	sp, #116	@ 0x74
 8011070:	af06      	add	r7, sp, #24
 8011072:	60f8      	str	r0, [r7, #12]
 8011074:	60b9      	str	r1, [r7, #8]
 8011076:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011078:	2300      	movs	r3, #0
 801107a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  uint8_t lastSpadArray[6];
  uint8_t startSelect = 0xB4;
 801107e:	23b4      	movs	r3, #180	@ 0xb4
 8011080:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  uint32_t minimumSpadCount = 3;
 8011084:	2303      	movs	r3, #3
 8011086:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t maxSpadCount = 44;
 8011088:	232c      	movs	r3, #44	@ 0x2c
 801108a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t currentSpadIndex = 0;
 801108c:	2300      	movs	r3, #0
 801108e:	653b      	str	r3, [r7, #80]	@ 0x50
  uint32_t lastSpadIndex = 0;
 8011090:	2300      	movs	r3, #0
 8011092:	61bb      	str	r3, [r7, #24]
  int32_t nextGoodSpad = 0;
 8011094:	2300      	movs	r3, #0
 8011096:	617b      	str	r3, [r7, #20]
  uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 8011098:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 801109c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t peakSignalRateRef;
  uint32_t needAptSpads = 0;
 801109e:	2300      	movs	r3, #0
 80110a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t index = 0;
 80110a2:	2300      	movs	r3, #0
 80110a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint32_t spadArraySize = 6;
 80110a6:	2306      	movs	r3, #6
 80110a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t signalRateDiff = 0;
 80110aa:	2300      	movs	r3, #0
 80110ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t lastSignalRateDiff = 0;
 80110ae:	2300      	movs	r3, #0
 80110b0:	647b      	str	r3, [r7, #68]	@ 0x44
  uint8_t complete = 0;
 80110b2:	2300      	movs	r3, #0
 80110b4:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  uint8_t VhvSettings = 0;
 80110b8:	2300      	movs	r3, #0
 80110ba:	747b      	strb	r3, [r7, #17]
  uint8_t PhaseCal = 0;
 80110bc:	2300      	movs	r3, #0
 80110be:	743b      	strb	r3, [r7, #16]
  uint32_t refSpadCount_int = 0;
 80110c0:	2300      	movs	r3, #0
 80110c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint8_t isApertureSpads_int = 0;
 80110c4:	2300      	movs	r3, #0
 80110c6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
   * The start point is currently fixed to 180, which lies towards the end
   * of the non-aperture quadrant and runs in to the adjacent aperture
   * quadrant.
   */

  targetRefRate = PALDevDataGet(Dev, targetRefRate);
 80110ca:	68fb      	ldr	r3, [r7, #12]
 80110cc:	f8b3 313a 	ldrh.w	r3, [r3, #314]	@ 0x13a
 80110d0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   * This is a short term implementation. The good spad map will be
   * provided as an input.
   * Note that there are 6 bytes. Only the first 44 bits will be used to
   * represent spads.
   */
  for (index = 0; index < spadArraySize; index++)
 80110d2:	2300      	movs	r3, #0
 80110d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80110d6:	e009      	b.n	80110ec <VL53L0X_perform_ref_spad_management+0x80>
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 80110d8:	68fa      	ldr	r2, [r7, #12]
 80110da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80110dc:	4413      	add	r3, r2
 80110de:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 80110e2:	2200      	movs	r2, #0
 80110e4:	701a      	strb	r2, [r3, #0]
  for (index = 0; index < spadArraySize; index++)
 80110e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80110e8:	3301      	adds	r3, #1
 80110ea:	64bb      	str	r3, [r7, #72]	@ 0x48
 80110ec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80110ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80110f0:	429a      	cmp	r2, r3
 80110f2:	d3f1      	bcc.n	80110d8 <VL53L0X_perform_ref_spad_management+0x6c>

  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80110f4:	2201      	movs	r2, #1
 80110f6:	21ff      	movs	r1, #255	@ 0xff
 80110f8:	68f8      	ldr	r0, [r7, #12]
 80110fa:	f002 fe5b 	bl	8013db4 <VL53L0X_WrByte>
 80110fe:	4603      	mov	r3, r0
 8011100:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 8011104:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011108:	2b00      	cmp	r3, #0
 801110a:	d107      	bne.n	801111c <VL53L0X_perform_ref_spad_management+0xb0>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 801110c:	2200      	movs	r2, #0
 801110e:	214f      	movs	r1, #79	@ 0x4f
 8011110:	68f8      	ldr	r0, [r7, #12]
 8011112:	f002 fe4f 	bl	8013db4 <VL53L0X_WrByte>
 8011116:	4603      	mov	r3, r0
 8011118:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 801111c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011120:	2b00      	cmp	r3, #0
 8011122:	d107      	bne.n	8011134 <VL53L0X_perform_ref_spad_management+0xc8>
    Status = VL53L0X_WrByte(
 8011124:	222c      	movs	r2, #44	@ 0x2c
 8011126:	214e      	movs	r1, #78	@ 0x4e
 8011128:	68f8      	ldr	r0, [r7, #12]
 801112a:	f002 fe43 	bl	8013db4 <VL53L0X_WrByte>
 801112e:	4603      	mov	r3, r0
 8011130:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        Dev, VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

  if (Status == VL53L0X_ERROR_NONE)
 8011134:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011138:	2b00      	cmp	r3, #0
 801113a:	d107      	bne.n	801114c <VL53L0X_perform_ref_spad_management+0xe0>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801113c:	2200      	movs	r2, #0
 801113e:	21ff      	movs	r1, #255	@ 0xff
 8011140:	68f8      	ldr	r0, [r7, #12]
 8011142:	f002 fe37 	bl	8013db4 <VL53L0X_WrByte>
 8011146:	4603      	mov	r3, r0
 8011148:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 801114c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011150:	2b00      	cmp	r3, #0
 8011152:	d109      	bne.n	8011168 <VL53L0X_perform_ref_spad_management+0xfc>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
 8011154:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8011158:	461a      	mov	r2, r3
 801115a:	21b6      	movs	r1, #182	@ 0xb6
 801115c:	68f8      	ldr	r0, [r7, #12]
 801115e:	f002 fe29 	bl	8013db4 <VL53L0X_WrByte>
 8011162:	4603      	mov	r3, r0
 8011164:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                            startSelect);

  if (Status == VL53L0X_ERROR_NONE)
 8011168:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801116c:	2b00      	cmp	r3, #0
 801116e:	d107      	bne.n	8011180 <VL53L0X_perform_ref_spad_management+0x114>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);
 8011170:	2200      	movs	r2, #0
 8011172:	2180      	movs	r1, #128	@ 0x80
 8011174:	68f8      	ldr	r0, [r7, #12]
 8011176:	f002 fe1d 	bl	8013db4 <VL53L0X_WrByte>
 801117a:	4603      	mov	r3, r0
 801117c:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  /* Perform ref calibration */
  if (Status == VL53L0X_ERROR_NONE)
 8011180:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011184:	2b00      	cmp	r3, #0
 8011186:	d10a      	bne.n	801119e <VL53L0X_perform_ref_spad_management+0x132>
    Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings, &PhaseCal, 0);
 8011188:	f107 0210 	add.w	r2, r7, #16
 801118c:	f107 0111 	add.w	r1, r7, #17
 8011190:	2300      	movs	r3, #0
 8011192:	68f8      	ldr	r0, [r7, #12]
 8011194:	f000 fbbb 	bl	801190e <VL53L0X_perform_ref_calibration>
 8011198:	4603      	mov	r3, r0
 801119a:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE) {
 801119e:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80111a2:	2b00      	cmp	r3, #0
 80111a4:	d121      	bne.n	80111ea <VL53L0X_perform_ref_spad_management+0x17e>
    /* Enable Minimum NON-APERTURE Spads */
    currentSpadIndex = 0;
 80111a6:	2300      	movs	r3, #0
 80111a8:	653b      	str	r3, [r7, #80]	@ 0x50
    lastSpadIndex = currentSpadIndex;
 80111aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80111ac:	61bb      	str	r3, [r7, #24]
    needAptSpads = 0;
 80111ae:	2300      	movs	r3, #0
 80111b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
    Status = enable_ref_spads(
 80111b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80111b4:	b2d9      	uxtb	r1, r3
        Dev, needAptSpads, Dev->Data.SpadData.RefGoodSpadMap,
 80111b6:	68fb      	ldr	r3, [r7, #12]
 80111b8:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
        Dev->Data.SpadData.RefSpadEnables, spadArraySize, startSelect,
 80111bc:	68fb      	ldr	r3, [r7, #12]
 80111be:	f503 7492 	add.w	r4, r3, #292	@ 0x124
    Status = enable_ref_spads(
 80111c2:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80111c6:	f107 0218 	add.w	r2, r7, #24
 80111ca:	9204      	str	r2, [sp, #16]
 80111cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80111ce:	9203      	str	r2, [sp, #12]
 80111d0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80111d2:	9202      	str	r2, [sp, #8]
 80111d4:	9301      	str	r3, [sp, #4]
 80111d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111d8:	9300      	str	r3, [sp, #0]
 80111da:	4623      	mov	r3, r4
 80111dc:	4602      	mov	r2, r0
 80111de:	68f8      	ldr	r0, [r7, #12]
 80111e0:	f7ff fe5d 	bl	8010e9e <enable_ref_spads>
 80111e4:	4603      	mov	r3, r0
 80111e6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        currentSpadIndex, minimumSpadCount, &lastSpadIndex);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 80111ea:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80111ee:	2b00      	cmp	r3, #0
 80111f0:	d174      	bne.n	80112dc <VL53L0X_perform_ref_spad_management+0x270>
    currentSpadIndex = lastSpadIndex;
 80111f2:	69bb      	ldr	r3, [r7, #24]
 80111f4:	653b      	str	r3, [r7, #80]	@ 0x50

    Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 80111f6:	f107 0312 	add.w	r3, r7, #18
 80111fa:	4619      	mov	r1, r3
 80111fc:	68f8      	ldr	r0, [r7, #12]
 80111fe:	f7ff fecb 	bl	8010f98 <perform_ref_signal_measurement>
 8011202:	4603      	mov	r3, r0
 8011204:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    if ((Status == VL53L0X_ERROR_NONE) && (peakSignalRateRef > targetRefRate)) {
 8011208:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801120c:	2b00      	cmp	r3, #0
 801120e:	d161      	bne.n	80112d4 <VL53L0X_perform_ref_spad_management+0x268>
 8011210:	8a7b      	ldrh	r3, [r7, #18]
 8011212:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011214:	429a      	cmp	r2, r3
 8011216:	d25d      	bcs.n	80112d4 <VL53L0X_perform_ref_spad_management+0x268>
      /* Signal rate measurement too high,
       * switch to APERTURE SPADs */

      for (index = 0; index < spadArraySize; index++)
 8011218:	2300      	movs	r3, #0
 801121a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801121c:	e009      	b.n	8011232 <VL53L0X_perform_ref_spad_management+0x1c6>
        Dev->Data.SpadData.RefSpadEnables[index] = 0;
 801121e:	68fa      	ldr	r2, [r7, #12]
 8011220:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011222:	4413      	add	r3, r2
 8011224:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011228:	2200      	movs	r2, #0
 801122a:	701a      	strb	r2, [r3, #0]
      for (index = 0; index < spadArraySize; index++)
 801122c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801122e:	3301      	adds	r3, #1
 8011230:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011232:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011234:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011236:	429a      	cmp	r2, r3
 8011238:	d3f1      	bcc.n	801121e <VL53L0X_perform_ref_spad_management+0x1b2>

      /* Increment to the first APERTURE spad */
      while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 801123a:	e002      	b.n	8011242 <VL53L0X_perform_ref_spad_management+0x1d6>
             (currentSpadIndex < maxSpadCount)) {
        currentSpadIndex++;
 801123c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801123e:	3301      	adds	r3, #1
 8011240:	653b      	str	r3, [r7, #80]	@ 0x50
      while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8011242:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8011246:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011248:	4413      	add	r3, r2
 801124a:	4618      	mov	r0, r3
 801124c:	f7ff fdae 	bl	8010dac <is_aperture>
 8011250:	4603      	mov	r3, r0
 8011252:	2b00      	cmp	r3, #0
 8011254:	d103      	bne.n	801125e <VL53L0X_perform_ref_spad_management+0x1f2>
 8011256:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801125a:	429a      	cmp	r2, r3
 801125c:	d3ee      	bcc.n	801123c <VL53L0X_perform_ref_spad_management+0x1d0>
      }

      needAptSpads = 1;
 801125e:	2301      	movs	r3, #1
 8011260:	64fb      	str	r3, [r7, #76]	@ 0x4c

      Status = enable_ref_spads(
 8011262:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011264:	b2d9      	uxtb	r1, r3
          Dev, needAptSpads, Dev->Data.SpadData.RefGoodSpadMap,
 8011266:	68fb      	ldr	r3, [r7, #12]
 8011268:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
          Dev->Data.SpadData.RefSpadEnables, spadArraySize, startSelect,
 801126c:	68fb      	ldr	r3, [r7, #12]
 801126e:	f503 7492 	add.w	r4, r3, #292	@ 0x124
      Status = enable_ref_spads(
 8011272:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8011276:	f107 0218 	add.w	r2, r7, #24
 801127a:	9204      	str	r2, [sp, #16]
 801127c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801127e:	9203      	str	r2, [sp, #12]
 8011280:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011282:	9202      	str	r2, [sp, #8]
 8011284:	9301      	str	r3, [sp, #4]
 8011286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011288:	9300      	str	r3, [sp, #0]
 801128a:	4623      	mov	r3, r4
 801128c:	4602      	mov	r2, r0
 801128e:	68f8      	ldr	r0, [r7, #12]
 8011290:	f7ff fe05 	bl	8010e9e <enable_ref_spads>
 8011294:	4603      	mov	r3, r0
 8011296:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          currentSpadIndex, minimumSpadCount, &lastSpadIndex);

      if (Status == VL53L0X_ERROR_NONE) {
 801129a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801129e:	2b00      	cmp	r3, #0
 80112a0:	d11b      	bne.n	80112da <VL53L0X_perform_ref_spad_management+0x26e>
        currentSpadIndex = lastSpadIndex;
 80112a2:	69bb      	ldr	r3, [r7, #24]
 80112a4:	653b      	str	r3, [r7, #80]	@ 0x50
        Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 80112a6:	f107 0312 	add.w	r3, r7, #18
 80112aa:	4619      	mov	r1, r3
 80112ac:	68f8      	ldr	r0, [r7, #12]
 80112ae:	f7ff fe73 	bl	8010f98 <perform_ref_signal_measurement>
 80112b2:	4603      	mov	r3, r0
 80112b4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if ((Status == VL53L0X_ERROR_NONE) &&
 80112b8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80112bc:	2b00      	cmp	r3, #0
 80112be:	d10c      	bne.n	80112da <VL53L0X_perform_ref_spad_management+0x26e>
            (peakSignalRateRef > targetRefRate)) {
 80112c0:	8a7b      	ldrh	r3, [r7, #18]
        if ((Status == VL53L0X_ERROR_NONE) &&
 80112c2:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80112c4:	429a      	cmp	r2, r3
 80112c6:	d208      	bcs.n	80112da <VL53L0X_perform_ref_spad_management+0x26e>
           * setting the minimum number of
           * APERTURE spads. Can do no more
           * therefore set the min number of
           * aperture spads as the result.
           */
          isApertureSpads_int = 1;
 80112c8:	2301      	movs	r3, #1
 80112ca:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          refSpadCount_int = minimumSpadCount;
 80112ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if (Status == VL53L0X_ERROR_NONE) {
 80112d2:	e002      	b.n	80112da <VL53L0X_perform_ref_spad_management+0x26e>
        }
      }
    } else {
      needAptSpads = 0;
 80112d4:	2300      	movs	r3, #0
 80112d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80112d8:	e000      	b.n	80112dc <VL53L0X_perform_ref_spad_management+0x270>
      if (Status == VL53L0X_ERROR_NONE) {
 80112da:	bf00      	nop
    }
  }

  if ((Status == VL53L0X_ERROR_NONE) && (peakSignalRateRef < targetRefRate)) {
 80112dc:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	f040 80af 	bne.w	8011444 <VL53L0X_perform_ref_spad_management+0x3d8>
 80112e6:	8a7b      	ldrh	r3, [r7, #18]
 80112e8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80112ea:	429a      	cmp	r2, r3
 80112ec:	f240 80aa 	bls.w	8011444 <VL53L0X_perform_ref_spad_management+0x3d8>
    /* At this point, the minimum number of either aperture
     * or non-aperture spads have been set. Proceed to add
     * spads and perform measurements until the target
     * reference is reached.
     */
    isApertureSpads_int = needAptSpads;
 80112f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80112f2:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    refSpadCount_int = minimumSpadCount;
 80112f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80112f8:	63fb      	str	r3, [r7, #60]	@ 0x3c

    memcpy(lastSpadArray, (const void *)Dev->Data.SpadData.RefSpadEnables,
 80112fa:	68fb      	ldr	r3, [r7, #12]
 80112fc:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8011300:	f107 031c 	add.w	r3, r7, #28
 8011304:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011306:	4618      	mov	r0, r3
 8011308:	f002 ffa2 	bl	8014250 <memcpy>
           spadArraySize);
    lastSignalRateDiff = abs(peakSignalRateRef - targetRefRate);
 801130c:	8a7b      	ldrh	r3, [r7, #18]
 801130e:	461a      	mov	r2, r3
 8011310:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011312:	1ad3      	subs	r3, r2, r3
 8011314:	2b00      	cmp	r3, #0
 8011316:	bfb8      	it	lt
 8011318:	425b      	neglt	r3, r3
 801131a:	647b      	str	r3, [r7, #68]	@ 0x44
    complete = 0;
 801131c:	2300      	movs	r3, #0
 801131e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    while (!complete) {
 8011322:	e086      	b.n	8011432 <VL53L0X_perform_ref_spad_management+0x3c6>
      get_next_good_spad(Dev->Data.SpadData.RefGoodSpadMap, spadArraySize,
 8011324:	68fb      	ldr	r3, [r7, #12]
 8011326:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
 801132a:	f107 0314 	add.w	r3, r7, #20
 801132e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011330:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011332:	f7ff fcdc 	bl	8010cee <get_next_good_spad>
                         currentSpadIndex, &nextGoodSpad);

      if (nextGoodSpad == -1) {
 8011336:	697b      	ldr	r3, [r7, #20]
 8011338:	f1b3 3fff 	cmp.w	r3, #4294967295
 801133c:	d103      	bne.n	8011346 <VL53L0X_perform_ref_spad_management+0x2da>
        Status = VL53L0X_ERROR_REF_SPAD_INIT;
 801133e:	23ce      	movs	r3, #206	@ 0xce
 8011340:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        break;
 8011344:	e07e      	b.n	8011444 <VL53L0X_perform_ref_spad_management+0x3d8>
      }

      (refSpadCount_int)++;
 8011346:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011348:	3301      	adds	r3, #1
 801134a:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Cannot combine Aperture and Non-Aperture spads, so
       * ensure the current spad is of the correct type.
       */
      if (is_aperture((uint32_t)startSelect + nextGoodSpad) != needAptSpads) {
 801134c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8011350:	697a      	ldr	r2, [r7, #20]
 8011352:	4413      	add	r3, r2
 8011354:	4618      	mov	r0, r3
 8011356:	f7ff fd29 	bl	8010dac <is_aperture>
 801135a:	4603      	mov	r3, r0
 801135c:	461a      	mov	r2, r3
 801135e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011360:	4293      	cmp	r3, r2
 8011362:	d003      	beq.n	801136c <VL53L0X_perform_ref_spad_management+0x300>
        Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8011364:	23ce      	movs	r3, #206	@ 0xce
 8011366:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        break;
 801136a:	e06b      	b.n	8011444 <VL53L0X_perform_ref_spad_management+0x3d8>
      }

      currentSpadIndex = nextGoodSpad;
 801136c:	697b      	ldr	r3, [r7, #20]
 801136e:	653b      	str	r3, [r7, #80]	@ 0x50
      Status = enable_spad_bit(Dev->Data.SpadData.RefSpadEnables, spadArraySize,
 8011370:	68fb      	ldr	r3, [r7, #12]
 8011372:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011376:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011378:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801137a:	4618      	mov	r0, r3
 801137c:	f7ff fd30 	bl	8010de0 <enable_spad_bit>
 8011380:	4603      	mov	r3, r0
 8011382:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                               currentSpadIndex);

      if (Status == VL53L0X_ERROR_NONE) {
 8011386:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801138a:	2b00      	cmp	r3, #0
 801138c:	d10c      	bne.n	80113a8 <VL53L0X_perform_ref_spad_management+0x33c>
        currentSpadIndex++;
 801138e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011390:	3301      	adds	r3, #1
 8011392:	653b      	str	r3, [r7, #80]	@ 0x50
        /* Proceed to apply the additional spad and
         * perform measurement. */
        Status = set_ref_spad_map(Dev, Dev->Data.SpadData.RefSpadEnables);
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 801139a:	4619      	mov	r1, r3
 801139c:	68f8      	ldr	r0, [r7, #12]
 801139e:	f7ff fd58 	bl	8010e52 <set_ref_spad_map>
 80113a2:	4603      	mov	r3, r0
 80113a4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      }

      if (Status != VL53L0X_ERROR_NONE)
 80113a8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d146      	bne.n	801143e <VL53L0X_perform_ref_spad_management+0x3d2>
        break;

      Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 80113b0:	f107 0312 	add.w	r3, r7, #18
 80113b4:	4619      	mov	r1, r3
 80113b6:	68f8      	ldr	r0, [r7, #12]
 80113b8:	f7ff fdee 	bl	8010f98 <perform_ref_signal_measurement>
 80113bc:	4603      	mov	r3, r0
 80113be:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

      if (Status != VL53L0X_ERROR_NONE)
 80113c2:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d13b      	bne.n	8011442 <VL53L0X_perform_ref_spad_management+0x3d6>
        break;

      signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 80113ca:	8a7b      	ldrh	r3, [r7, #18]
 80113cc:	461a      	mov	r2, r3
 80113ce:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80113d0:	1ad3      	subs	r3, r2, r3
 80113d2:	2b00      	cmp	r3, #0
 80113d4:	bfb8      	it	lt
 80113d6:	425b      	neglt	r3, r3
 80113d8:	627b      	str	r3, [r7, #36]	@ 0x24

      if (peakSignalRateRef > targetRefRate) {
 80113da:	8a7b      	ldrh	r3, [r7, #18]
 80113dc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80113de:	429a      	cmp	r2, r3
 80113e0:	d21c      	bcs.n	801141c <VL53L0X_perform_ref_spad_management+0x3b0>
        /* Select the spad map that provides the
         * measurement closest to the target rate,
         * either above or below it.
         */
        if (signalRateDiff > lastSignalRateDiff) {
 80113e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80113e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80113e6:	429a      	cmp	r2, r3
 80113e8:	d914      	bls.n	8011414 <VL53L0X_perform_ref_spad_management+0x3a8>
          /* Previous spad map produced a closer
           * measurement, so choose this. */
          Status = set_ref_spad_map(Dev, lastSpadArray);
 80113ea:	f107 031c 	add.w	r3, r7, #28
 80113ee:	4619      	mov	r1, r3
 80113f0:	68f8      	ldr	r0, [r7, #12]
 80113f2:	f7ff fd2e 	bl	8010e52 <set_ref_spad_map>
 80113f6:	4603      	mov	r3, r0
 80113f8:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          memcpy((void *)Dev->Data.SpadData.RefSpadEnables, lastSpadArray,
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011402:	f107 011c 	add.w	r1, r7, #28
 8011406:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011408:	4618      	mov	r0, r3
 801140a:	f002 ff21 	bl	8014250 <memcpy>
                 spadArraySize);

          (refSpadCount_int)--;
 801140e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011410:	3b01      	subs	r3, #1
 8011412:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        complete = 1;
 8011414:	2301      	movs	r3, #1
 8011416:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 801141a:	e00a      	b.n	8011432 <VL53L0X_perform_ref_spad_management+0x3c6>
      } else {
        /* Continue to add spads */
        lastSignalRateDiff = signalRateDiff;
 801141c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801141e:	647b      	str	r3, [r7, #68]	@ 0x44
        memcpy(lastSpadArray, (const void *)Dev->Data.SpadData.RefSpadEnables,
 8011420:	68fb      	ldr	r3, [r7, #12]
 8011422:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8011426:	f107 031c 	add.w	r3, r7, #28
 801142a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801142c:	4618      	mov	r0, r3
 801142e:	f002 ff0f 	bl	8014250 <memcpy>
    while (!complete) {
 8011432:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8011436:	2b00      	cmp	r3, #0
 8011438:	f43f af74 	beq.w	8011324 <VL53L0X_perform_ref_spad_management+0x2b8>
 801143c:	e002      	b.n	8011444 <VL53L0X_perform_ref_spad_management+0x3d8>
        break;
 801143e:	bf00      	nop
 8011440:	e000      	b.n	8011444 <VL53L0X_perform_ref_spad_management+0x3d8>
        break;
 8011442:	bf00      	nop
      }

    } /* while */
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8011444:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011448:	2b00      	cmp	r3, #0
 801144a:	d115      	bne.n	8011478 <VL53L0X_perform_ref_spad_management+0x40c>
    *refSpadCount = refSpadCount_int;
 801144c:	68bb      	ldr	r3, [r7, #8]
 801144e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011450:	601a      	str	r2, [r3, #0]
    *isApertureSpads = isApertureSpads_int;
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8011458:	701a      	strb	r2, [r3, #0]

    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	2201      	movs	r2, #1
 801145e:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8011462:	68bb      	ldr	r3, [r7, #8]
 8011464:	681b      	ldr	r3, [r3, #0]
 8011466:	b2da      	uxtb	r2, r3
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                       (uint8_t)(*refSpadCount));
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType,
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	781a      	ldrb	r2, [r3, #0]
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                                       *isApertureSpads);
  }

  return Status;
 8011478:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 801147c:	4618      	mov	r0, r3
 801147e:	375c      	adds	r7, #92	@ 0x5c
 8011480:	46bd      	mov	sp, r7
 8011482:	bd90      	pop	{r4, r7, pc}

08011484 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev, uint32_t count,
                                          uint8_t isApertureSpads) {
 8011484:	b590      	push	{r4, r7, lr}
 8011486:	b093      	sub	sp, #76	@ 0x4c
 8011488:	af06      	add	r7, sp, #24
 801148a:	60f8      	str	r0, [r7, #12]
 801148c:	60b9      	str	r1, [r7, #8]
 801148e:	4613      	mov	r3, r2
 8011490:	71fb      	strb	r3, [r7, #7]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011492:	2300      	movs	r3, #0
 8011494:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t currentSpadIndex = 0;
 8011498:	2300      	movs	r3, #0
 801149a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t startSelect = 0xB4;
 801149c:	23b4      	movs	r3, #180	@ 0xb4
 801149e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t spadArraySize = 6;
 80114a2:	2306      	movs	r3, #6
 80114a4:	61fb      	str	r3, [r7, #28]
  uint32_t maxSpadCount = 44;
 80114a6:	232c      	movs	r3, #44	@ 0x2c
 80114a8:	61bb      	str	r3, [r7, #24]
   * aperture or
   * non-aperture, as requested.
   * The good spad map will be applied.
   */

  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80114aa:	2201      	movs	r2, #1
 80114ac:	21ff      	movs	r1, #255	@ 0xff
 80114ae:	68f8      	ldr	r0, [r7, #12]
 80114b0:	f002 fc80 	bl	8013db4 <VL53L0X_WrByte>
 80114b4:	4603      	mov	r3, r0
 80114b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 80114ba:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d107      	bne.n	80114d2 <VL53L0X_set_reference_spads+0x4e>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 80114c2:	2200      	movs	r2, #0
 80114c4:	214f      	movs	r1, #79	@ 0x4f
 80114c6:	68f8      	ldr	r0, [r7, #12]
 80114c8:	f002 fc74 	bl	8013db4 <VL53L0X_WrByte>
 80114cc:	4603      	mov	r3, r0
 80114ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 80114d2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80114d6:	2b00      	cmp	r3, #0
 80114d8:	d107      	bne.n	80114ea <VL53L0X_set_reference_spads+0x66>
    Status = VL53L0X_WrByte(
 80114da:	222c      	movs	r2, #44	@ 0x2c
 80114dc:	214e      	movs	r1, #78	@ 0x4e
 80114de:	68f8      	ldr	r0, [r7, #12]
 80114e0:	f002 fc68 	bl	8013db4 <VL53L0X_WrByte>
 80114e4:	4603      	mov	r3, r0
 80114e6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        Dev, VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

  if (Status == VL53L0X_ERROR_NONE)
 80114ea:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80114ee:	2b00      	cmp	r3, #0
 80114f0:	d107      	bne.n	8011502 <VL53L0X_set_reference_spads+0x7e>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80114f2:	2200      	movs	r2, #0
 80114f4:	21ff      	movs	r1, #255	@ 0xff
 80114f6:	68f8      	ldr	r0, [r7, #12]
 80114f8:	f002 fc5c 	bl	8013db4 <VL53L0X_WrByte>
 80114fc:	4603      	mov	r3, r0
 80114fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 8011502:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011506:	2b00      	cmp	r3, #0
 8011508:	d109      	bne.n	801151e <VL53L0X_set_reference_spads+0x9a>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
 801150a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801150e:	461a      	mov	r2, r3
 8011510:	21b6      	movs	r1, #182	@ 0xb6
 8011512:	68f8      	ldr	r0, [r7, #12]
 8011514:	f002 fc4e 	bl	8013db4 <VL53L0X_WrByte>
 8011518:	4603      	mov	r3, r0
 801151a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                            startSelect);

  for (index = 0; index < spadArraySize; index++)
 801151e:	2300      	movs	r3, #0
 8011520:	627b      	str	r3, [r7, #36]	@ 0x24
 8011522:	e009      	b.n	8011538 <VL53L0X_set_reference_spads+0xb4>
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8011524:	68fa      	ldr	r2, [r7, #12]
 8011526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011528:	4413      	add	r3, r2
 801152a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 801152e:	2200      	movs	r2, #0
 8011530:	701a      	strb	r2, [r3, #0]
  for (index = 0; index < spadArraySize; index++)
 8011532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011534:	3301      	adds	r3, #1
 8011536:	627b      	str	r3, [r7, #36]	@ 0x24
 8011538:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801153a:	69fb      	ldr	r3, [r7, #28]
 801153c:	429a      	cmp	r2, r3
 801153e:	d3f1      	bcc.n	8011524 <VL53L0X_set_reference_spads+0xa0>

  if (isApertureSpads) {
 8011540:	79fb      	ldrb	r3, [r7, #7]
 8011542:	2b00      	cmp	r3, #0
 8011544:	d011      	beq.n	801156a <VL53L0X_set_reference_spads+0xe6>
    /* Increment to the first APERTURE spad */
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8011546:	e002      	b.n	801154e <VL53L0X_set_reference_spads+0xca>
           (currentSpadIndex < maxSpadCount)) {
      currentSpadIndex++;
 8011548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801154a:	3301      	adds	r3, #1
 801154c:	62bb      	str	r3, [r7, #40]	@ 0x28
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 801154e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8011552:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011554:	4413      	add	r3, r2
 8011556:	4618      	mov	r0, r3
 8011558:	f7ff fc28 	bl	8010dac <is_aperture>
 801155c:	4603      	mov	r3, r0
 801155e:	2b00      	cmp	r3, #0
 8011560:	d103      	bne.n	801156a <VL53L0X_set_reference_spads+0xe6>
 8011562:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011564:	69bb      	ldr	r3, [r7, #24]
 8011566:	429a      	cmp	r2, r3
 8011568:	d3ee      	bcc.n	8011548 <VL53L0X_set_reference_spads+0xc4>
    }
  }
  Status =
      enable_ref_spads(Dev, isApertureSpads, Dev->Data.SpadData.RefGoodSpadMap,
 801156a:	68fb      	ldr	r3, [r7, #12]
 801156c:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
                       Dev->Data.SpadData.RefSpadEnables, spadArraySize,
 8011570:	68fb      	ldr	r3, [r7, #12]
 8011572:	f503 7492 	add.w	r4, r3, #292	@ 0x124
      enable_ref_spads(Dev, isApertureSpads, Dev->Data.SpadData.RefGoodSpadMap,
 8011576:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 801157a:	79f9      	ldrb	r1, [r7, #7]
 801157c:	f107 0214 	add.w	r2, r7, #20
 8011580:	9204      	str	r2, [sp, #16]
 8011582:	68ba      	ldr	r2, [r7, #8]
 8011584:	9203      	str	r2, [sp, #12]
 8011586:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011588:	9202      	str	r2, [sp, #8]
 801158a:	9301      	str	r3, [sp, #4]
 801158c:	69fb      	ldr	r3, [r7, #28]
 801158e:	9300      	str	r3, [sp, #0]
 8011590:	4623      	mov	r3, r4
 8011592:	4602      	mov	r2, r0
 8011594:	68f8      	ldr	r0, [r7, #12]
 8011596:	f7ff fc82 	bl	8010e9e <enable_ref_spads>
 801159a:	4603      	mov	r3, r0
 801159c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                       startSelect, currentSpadIndex, count, &lastSpadIndex);

  if (Status == VL53L0X_ERROR_NONE) {
 80115a0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80115a4:	2b00      	cmp	r3, #0
 80115a6:	d10c      	bne.n	80115c2 <VL53L0X_set_reference_spads+0x13e>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	2201      	movs	r2, #1
 80115ac:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 80115b0:	68bb      	ldr	r3, [r7, #8]
 80115b2:	b2da      	uxtb	r2, r3
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                       (uint8_t)(count));
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType, isApertureSpads);
 80115ba:	68fb      	ldr	r3, [r7, #12]
 80115bc:	79fa      	ldrb	r2, [r7, #7]
 80115be:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  }

  return Status;
 80115c2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80115c6:	4618      	mov	r0, r3
 80115c8:	3734      	adds	r7, #52	@ 0x34
 80115ca:	46bd      	mov	sp, r7
 80115cc:	bd90      	pop	{r4, r7, pc}

080115ce <VL53L0X_perform_single_ref_calibration>:

  return Status;
}

VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
                                                     uint8_t vhv_init_byte) {
 80115ce:	b580      	push	{r7, lr}
 80115d0:	b084      	sub	sp, #16
 80115d2:	af00      	add	r7, sp, #0
 80115d4:	6078      	str	r0, [r7, #4]
 80115d6:	460b      	mov	r3, r1
 80115d8:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80115da:	2300      	movs	r3, #0
 80115dc:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 80115de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80115e2:	2b00      	cmp	r3, #0
 80115e4:	d10a      	bne.n	80115fc <VL53L0X_perform_single_ref_calibration+0x2e>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 80115e6:	78fb      	ldrb	r3, [r7, #3]
 80115e8:	f043 0301 	orr.w	r3, r3, #1
 80115ec:	b2db      	uxtb	r3, r3
 80115ee:	461a      	mov	r2, r3
 80115f0:	2100      	movs	r1, #0
 80115f2:	6878      	ldr	r0, [r7, #4]
 80115f4:	f002 fbde 	bl	8013db4 <VL53L0X_WrByte>
 80115f8:	4603      	mov	r3, r0
 80115fa:	73fb      	strb	r3, [r7, #15]
                       VL53L0X_REG_SYSRANGE_MODE_START_STOP | vhv_init_byte);

  if (Status == VL53L0X_ERROR_NONE)
 80115fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d104      	bne.n	801160e <VL53L0X_perform_single_ref_calibration+0x40>
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 8011604:	6878      	ldr	r0, [r7, #4]
 8011606:	f000 f9bf 	bl	8011988 <VL53L0X_measurement_poll_for_completion>
 801160a:	4603      	mov	r3, r0
 801160c:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 801160e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011612:	2b00      	cmp	r3, #0
 8011614:	d105      	bne.n	8011622 <VL53L0X_perform_single_ref_calibration+0x54>
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8011616:	2100      	movs	r1, #0
 8011618:	6878      	ldr	r0, [r7, #4]
 801161a:	f7ff fac7 	bl	8010bac <VL53L0X_ClearInterruptMask>
 801161e:	4603      	mov	r3, r0
 8011620:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 8011622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011626:	2b00      	cmp	r3, #0
 8011628:	d106      	bne.n	8011638 <VL53L0X_perform_single_ref_calibration+0x6a>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 801162a:	2200      	movs	r2, #0
 801162c:	2100      	movs	r1, #0
 801162e:	6878      	ldr	r0, [r7, #4]
 8011630:	f002 fbc0 	bl	8013db4 <VL53L0X_WrByte>
 8011634:	4603      	mov	r3, r0
 8011636:	73fb      	strb	r3, [r7, #15]

  return Status;
 8011638:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801163c:	4618      	mov	r0, r3
 801163e:	3710      	adds	r7, #16
 8011640:	46bd      	mov	sp, r7
 8011642:	bd80      	pop	{r7, pc}

08011644 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(
    VL53L0X_DEV Dev, uint8_t read_not_write, uint8_t VhvSettings,
    uint8_t PhaseCal, uint8_t *pVhvSettings, uint8_t *pPhaseCal,
    const uint8_t vhv_enable, const uint8_t phase_enable) {
 8011644:	b580      	push	{r7, lr}
 8011646:	b084      	sub	sp, #16
 8011648:	af00      	add	r7, sp, #0
 801164a:	6078      	str	r0, [r7, #4]
 801164c:	4608      	mov	r0, r1
 801164e:	4611      	mov	r1, r2
 8011650:	461a      	mov	r2, r3
 8011652:	4603      	mov	r3, r0
 8011654:	70fb      	strb	r3, [r7, #3]
 8011656:	460b      	mov	r3, r1
 8011658:	70bb      	strb	r3, [r7, #2]
 801165a:	4613      	mov	r3, r2
 801165c:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801165e:	2300      	movs	r3, #0
 8011660:	73fb      	strb	r3, [r7, #15]
  uint8_t PhaseCalint = 0;
 8011662:	2300      	movs	r3, #0
 8011664:	73bb      	strb	r3, [r7, #14]

  /* Read VHV from device */
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011666:	2201      	movs	r2, #1
 8011668:	21ff      	movs	r1, #255	@ 0xff
 801166a:	6878      	ldr	r0, [r7, #4]
 801166c:	f002 fba2 	bl	8013db4 <VL53L0X_WrByte>
 8011670:	4603      	mov	r3, r0
 8011672:	461a      	mov	r2, r3
 8011674:	7bfb      	ldrb	r3, [r7, #15]
 8011676:	4313      	orrs	r3, r2
 8011678:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 801167a:	2200      	movs	r2, #0
 801167c:	2100      	movs	r1, #0
 801167e:	6878      	ldr	r0, [r7, #4]
 8011680:	f002 fb98 	bl	8013db4 <VL53L0X_WrByte>
 8011684:	4603      	mov	r3, r0
 8011686:	461a      	mov	r2, r3
 8011688:	7bfb      	ldrb	r3, [r7, #15]
 801168a:	4313      	orrs	r3, r2
 801168c:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801168e:	2200      	movs	r2, #0
 8011690:	21ff      	movs	r1, #255	@ 0xff
 8011692:	6878      	ldr	r0, [r7, #4]
 8011694:	f002 fb8e 	bl	8013db4 <VL53L0X_WrByte>
 8011698:	4603      	mov	r3, r0
 801169a:	461a      	mov	r2, r3
 801169c:	7bfb      	ldrb	r3, [r7, #15]
 801169e:	4313      	orrs	r3, r2
 80116a0:	73fb      	strb	r3, [r7, #15]

  if (read_not_write) {
 80116a2:	78fb      	ldrb	r3, [r7, #3]
 80116a4:	2b00      	cmp	r3, #0
 80116a6:	d01e      	beq.n	80116e6 <VL53L0X_ref_calibration_io+0xa2>
    if (vhv_enable)
 80116a8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80116ac:	2b00      	cmp	r3, #0
 80116ae:	d009      	beq.n	80116c4 <VL53L0X_ref_calibration_io+0x80>
      Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 80116b0:	69ba      	ldr	r2, [r7, #24]
 80116b2:	21cb      	movs	r1, #203	@ 0xcb
 80116b4:	6878      	ldr	r0, [r7, #4]
 80116b6:	f002 fa7c 	bl	8013bb2 <VL53L0X_RdByte>
 80116ba:	4603      	mov	r3, r0
 80116bc:	461a      	mov	r2, r3
 80116be:	7bfb      	ldrb	r3, [r7, #15]
 80116c0:	4313      	orrs	r3, r2
 80116c2:	73fb      	strb	r3, [r7, #15]
    if (phase_enable)
 80116c4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80116c8:	2b00      	cmp	r3, #0
 80116ca:	d02a      	beq.n	8011722 <VL53L0X_ref_calibration_io+0xde>
      Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 80116cc:	f107 030e 	add.w	r3, r7, #14
 80116d0:	461a      	mov	r2, r3
 80116d2:	21ee      	movs	r1, #238	@ 0xee
 80116d4:	6878      	ldr	r0, [r7, #4]
 80116d6:	f002 fa6c 	bl	8013bb2 <VL53L0X_RdByte>
 80116da:	4603      	mov	r3, r0
 80116dc:	461a      	mov	r2, r3
 80116de:	7bfb      	ldrb	r3, [r7, #15]
 80116e0:	4313      	orrs	r3, r2
 80116e2:	73fb      	strb	r3, [r7, #15]
 80116e4:	e01d      	b.n	8011722 <VL53L0X_ref_calibration_io+0xde>
  } else {
    if (vhv_enable)
 80116e6:	f897 3020 	ldrb.w	r3, [r7, #32]
 80116ea:	2b00      	cmp	r3, #0
 80116ec:	d00a      	beq.n	8011704 <VL53L0X_ref_calibration_io+0xc0>
      Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 80116ee:	78bb      	ldrb	r3, [r7, #2]
 80116f0:	461a      	mov	r2, r3
 80116f2:	21cb      	movs	r1, #203	@ 0xcb
 80116f4:	6878      	ldr	r0, [r7, #4]
 80116f6:	f002 fb5d 	bl	8013db4 <VL53L0X_WrByte>
 80116fa:	4603      	mov	r3, r0
 80116fc:	461a      	mov	r2, r3
 80116fe:	7bfb      	ldrb	r3, [r7, #15]
 8011700:	4313      	orrs	r3, r2
 8011702:	73fb      	strb	r3, [r7, #15]
    if (phase_enable)
 8011704:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011708:	2b00      	cmp	r3, #0
 801170a:	d00a      	beq.n	8011722 <VL53L0X_ref_calibration_io+0xde>
      Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 801170c:	787b      	ldrb	r3, [r7, #1]
 801170e:	2280      	movs	r2, #128	@ 0x80
 8011710:	21ee      	movs	r1, #238	@ 0xee
 8011712:	6878      	ldr	r0, [r7, #4]
 8011714:	f002 fb9e 	bl	8013e54 <VL53L0X_UpdateByte>
 8011718:	4603      	mov	r3, r0
 801171a:	461a      	mov	r2, r3
 801171c:	7bfb      	ldrb	r3, [r7, #15]
 801171e:	4313      	orrs	r3, r2
 8011720:	73fb      	strb	r3, [r7, #15]
  }

  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011722:	2201      	movs	r2, #1
 8011724:	21ff      	movs	r1, #255	@ 0xff
 8011726:	6878      	ldr	r0, [r7, #4]
 8011728:	f002 fb44 	bl	8013db4 <VL53L0X_WrByte>
 801172c:	4603      	mov	r3, r0
 801172e:	461a      	mov	r2, r3
 8011730:	7bfb      	ldrb	r3, [r7, #15]
 8011732:	4313      	orrs	r3, r2
 8011734:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8011736:	2201      	movs	r2, #1
 8011738:	2100      	movs	r1, #0
 801173a:	6878      	ldr	r0, [r7, #4]
 801173c:	f002 fb3a 	bl	8013db4 <VL53L0X_WrByte>
 8011740:	4603      	mov	r3, r0
 8011742:	461a      	mov	r2, r3
 8011744:	7bfb      	ldrb	r3, [r7, #15]
 8011746:	4313      	orrs	r3, r2
 8011748:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801174a:	2200      	movs	r2, #0
 801174c:	21ff      	movs	r1, #255	@ 0xff
 801174e:	6878      	ldr	r0, [r7, #4]
 8011750:	f002 fb30 	bl	8013db4 <VL53L0X_WrByte>
 8011754:	4603      	mov	r3, r0
 8011756:	461a      	mov	r2, r3
 8011758:	7bfb      	ldrb	r3, [r7, #15]
 801175a:	4313      	orrs	r3, r2
 801175c:	73fb      	strb	r3, [r7, #15]

  *pPhaseCal = (uint8_t)(PhaseCalint & 0xEF);
 801175e:	7bbb      	ldrb	r3, [r7, #14]
 8011760:	f023 0310 	bic.w	r3, r3, #16
 8011764:	b2da      	uxtb	r2, r3
 8011766:	69fb      	ldr	r3, [r7, #28]
 8011768:	701a      	strb	r2, [r3, #0]

  return Status;
 801176a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801176e:	4618      	mov	r0, r3
 8011770:	3710      	adds	r7, #16
 8011772:	46bd      	mov	sp, r7
 8011774:	bd80      	pop	{r7, pc}

08011776 <VL53L0X_perform_vhv_calibration>:

VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
                                              uint8_t *pVhvSettings,
                                              const uint8_t get_data_enable,
                                              const uint8_t restore_config) {
 8011776:	b580      	push	{r7, lr}
 8011778:	b08a      	sub	sp, #40	@ 0x28
 801177a:	af04      	add	r7, sp, #16
 801177c:	60f8      	str	r0, [r7, #12]
 801177e:	60b9      	str	r1, [r7, #8]
 8011780:	4611      	mov	r1, r2
 8011782:	461a      	mov	r2, r3
 8011784:	460b      	mov	r3, r1
 8011786:	71fb      	strb	r3, [r7, #7]
 8011788:	4613      	mov	r3, r2
 801178a:	71bb      	strb	r3, [r7, #6]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801178c:	2300      	movs	r3, #0
 801178e:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 8011790:	2300      	movs	r3, #0
 8011792:	75bb      	strb	r3, [r7, #22]
  uint8_t VhvSettings = 0;
 8011794:	2300      	movs	r3, #0
 8011796:	757b      	strb	r3, [r7, #21]
  uint8_t PhaseCal = 0;
 8011798:	2300      	movs	r3, #0
 801179a:	753b      	strb	r3, [r7, #20]
  uint8_t PhaseCalInt = 0;
 801179c:	2300      	movs	r3, #0
 801179e:	74fb      	strb	r3, [r7, #19]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  if (restore_config)
 80117a0:	79bb      	ldrb	r3, [r7, #6]
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d003      	beq.n	80117ae <VL53L0X_perform_vhv_calibration+0x38>
    SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 80117ac:	75bb      	strb	r3, [r7, #22]

  /* Run VHV */
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 80117ae:	2201      	movs	r2, #1
 80117b0:	2101      	movs	r1, #1
 80117b2:	68f8      	ldr	r0, [r7, #12]
 80117b4:	f002 fafe 	bl	8013db4 <VL53L0X_WrByte>
 80117b8:	4603      	mov	r3, r0
 80117ba:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 80117bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d105      	bne.n	80117d0 <VL53L0X_perform_vhv_calibration+0x5a>
    Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 80117c4:	2140      	movs	r1, #64	@ 0x40
 80117c6:	68f8      	ldr	r0, [r7, #12]
 80117c8:	f7ff ff01 	bl	80115ce <VL53L0X_perform_single_ref_calibration>
 80117cc:	4603      	mov	r3, r0
 80117ce:	75fb      	strb	r3, [r7, #23]

  /* Read VHV from device */
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 80117d0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	d115      	bne.n	8011804 <VL53L0X_perform_vhv_calibration+0x8e>
 80117d8:	79fb      	ldrb	r3, [r7, #7]
 80117da:	2b01      	cmp	r3, #1
 80117dc:	d112      	bne.n	8011804 <VL53L0X_perform_vhv_calibration+0x8e>
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
 80117de:	7d39      	ldrb	r1, [r7, #20]
 80117e0:	7d7a      	ldrb	r2, [r7, #21]
 80117e2:	2300      	movs	r3, #0
 80117e4:	9303      	str	r3, [sp, #12]
 80117e6:	2301      	movs	r3, #1
 80117e8:	9302      	str	r3, [sp, #8]
 80117ea:	f107 0313 	add.w	r3, r7, #19
 80117ee:	9301      	str	r3, [sp, #4]
 80117f0:	68bb      	ldr	r3, [r7, #8]
 80117f2:	9300      	str	r3, [sp, #0]
 80117f4:	460b      	mov	r3, r1
 80117f6:	2101      	movs	r1, #1
 80117f8:	68f8      	ldr	r0, [r7, #12]
 80117fa:	f7ff ff23 	bl	8011644 <VL53L0X_ref_calibration_io>
 80117fe:	4603      	mov	r3, r0
 8011800:	75fb      	strb	r3, [r7, #23]
 8011802:	e002      	b.n	801180a <VL53L0X_perform_vhv_calibration+0x94>
                                        PhaseCal, /* Not used here */
                                        pVhvSettings, &PhaseCalInt, 1, 0);
  } else
    *pVhvSettings = 0;
 8011804:	68bb      	ldr	r3, [r7, #8]
 8011806:	2200      	movs	r2, #0
 8011808:	701a      	strb	r2, [r3, #0]

  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 801180a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801180e:	2b00      	cmp	r3, #0
 8011810:	d112      	bne.n	8011838 <VL53L0X_perform_vhv_calibration+0xc2>
 8011812:	79bb      	ldrb	r3, [r7, #6]
 8011814:	2b00      	cmp	r3, #0
 8011816:	d00f      	beq.n	8011838 <VL53L0X_perform_vhv_calibration+0xc2>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 8011818:	7dbb      	ldrb	r3, [r7, #22]
 801181a:	461a      	mov	r2, r3
 801181c:	2101      	movs	r1, #1
 801181e:	68f8      	ldr	r0, [r7, #12]
 8011820:	f002 fac8 	bl	8013db4 <VL53L0X_WrByte>
 8011824:	4603      	mov	r3, r0
 8011826:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 8011828:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801182c:	2b00      	cmp	r3, #0
 801182e:	d103      	bne.n	8011838 <VL53L0X_perform_vhv_calibration+0xc2>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8011830:	68fb      	ldr	r3, [r7, #12]
 8011832:	7dba      	ldrb	r2, [r7, #22]
 8011834:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 8011838:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801183c:	4618      	mov	r0, r3
 801183e:	3718      	adds	r7, #24
 8011840:	46bd      	mov	sp, r7
 8011842:	bd80      	pop	{r7, pc}

08011844 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
                                                uint8_t *pPhaseCal,
                                                const uint8_t get_data_enable,
                                                const uint8_t restore_config) {
 8011844:	b580      	push	{r7, lr}
 8011846:	b08a      	sub	sp, #40	@ 0x28
 8011848:	af04      	add	r7, sp, #16
 801184a:	60f8      	str	r0, [r7, #12]
 801184c:	60b9      	str	r1, [r7, #8]
 801184e:	4611      	mov	r1, r2
 8011850:	461a      	mov	r2, r3
 8011852:	460b      	mov	r3, r1
 8011854:	71fb      	strb	r3, [r7, #7]
 8011856:	4613      	mov	r3, r2
 8011858:	71bb      	strb	r3, [r7, #6]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801185a:	2300      	movs	r3, #0
 801185c:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 801185e:	2300      	movs	r3, #0
 8011860:	75bb      	strb	r3, [r7, #22]
  uint8_t VhvSettings = 0;
 8011862:	2300      	movs	r3, #0
 8011864:	757b      	strb	r3, [r7, #21]
  uint8_t PhaseCal = 0;
 8011866:	2300      	movs	r3, #0
 8011868:	753b      	strb	r3, [r7, #20]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  if (restore_config)
 801186a:	79bb      	ldrb	r3, [r7, #6]
 801186c:	2b00      	cmp	r3, #0
 801186e:	d003      	beq.n	8011878 <VL53L0X_perform_phase_calibration+0x34>
    SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8011870:	68fb      	ldr	r3, [r7, #12]
 8011872:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011876:	75bb      	strb	r3, [r7, #22]

  /* Run PhaseCal */
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8011878:	2202      	movs	r2, #2
 801187a:	2101      	movs	r1, #1
 801187c:	68f8      	ldr	r0, [r7, #12]
 801187e:	f002 fa99 	bl	8013db4 <VL53L0X_WrByte>
 8011882:	4603      	mov	r3, r0
 8011884:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 8011886:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801188a:	2b00      	cmp	r3, #0
 801188c:	d105      	bne.n	801189a <VL53L0X_perform_phase_calibration+0x56>
    Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 801188e:	2100      	movs	r1, #0
 8011890:	68f8      	ldr	r0, [r7, #12]
 8011892:	f7ff fe9c 	bl	80115ce <VL53L0X_perform_single_ref_calibration>
 8011896:	4603      	mov	r3, r0
 8011898:	75fb      	strb	r3, [r7, #23]

  /* Read PhaseCal from device */
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 801189a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801189e:	2b00      	cmp	r3, #0
 80118a0:	d115      	bne.n	80118ce <VL53L0X_perform_phase_calibration+0x8a>
 80118a2:	79fb      	ldrb	r3, [r7, #7]
 80118a4:	2b01      	cmp	r3, #1
 80118a6:	d112      	bne.n	80118ce <VL53L0X_perform_phase_calibration+0x8a>
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
 80118a8:	7d39      	ldrb	r1, [r7, #20]
 80118aa:	7d7a      	ldrb	r2, [r7, #21]
 80118ac:	2301      	movs	r3, #1
 80118ae:	9303      	str	r3, [sp, #12]
 80118b0:	2300      	movs	r3, #0
 80118b2:	9302      	str	r3, [sp, #8]
 80118b4:	68bb      	ldr	r3, [r7, #8]
 80118b6:	9301      	str	r3, [sp, #4]
 80118b8:	f107 0313 	add.w	r3, r7, #19
 80118bc:	9300      	str	r3, [sp, #0]
 80118be:	460b      	mov	r3, r1
 80118c0:	2101      	movs	r1, #1
 80118c2:	68f8      	ldr	r0, [r7, #12]
 80118c4:	f7ff febe 	bl	8011644 <VL53L0X_ref_calibration_io>
 80118c8:	4603      	mov	r3, r0
 80118ca:	75fb      	strb	r3, [r7, #23]
 80118cc:	e002      	b.n	80118d4 <VL53L0X_perform_phase_calibration+0x90>
                                        PhaseCal, /* Not used here */
                                        &VhvSettingsint, pPhaseCal, 0, 1);
  } else
    *pPhaseCal = 0;
 80118ce:	68bb      	ldr	r3, [r7, #8]
 80118d0:	2200      	movs	r2, #0
 80118d2:	701a      	strb	r2, [r3, #0]

  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 80118d4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d112      	bne.n	8011902 <VL53L0X_perform_phase_calibration+0xbe>
 80118dc:	79bb      	ldrb	r3, [r7, #6]
 80118de:	2b00      	cmp	r3, #0
 80118e0:	d00f      	beq.n	8011902 <VL53L0X_perform_phase_calibration+0xbe>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 80118e2:	7dbb      	ldrb	r3, [r7, #22]
 80118e4:	461a      	mov	r2, r3
 80118e6:	2101      	movs	r1, #1
 80118e8:	68f8      	ldr	r0, [r7, #12]
 80118ea:	f002 fa63 	bl	8013db4 <VL53L0X_WrByte>
 80118ee:	4603      	mov	r3, r0
 80118f0:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 80118f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80118f6:	2b00      	cmp	r3, #0
 80118f8:	d103      	bne.n	8011902 <VL53L0X_perform_phase_calibration+0xbe>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80118fa:	68fb      	ldr	r3, [r7, #12]
 80118fc:	7dba      	ldrb	r2, [r7, #22]
 80118fe:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 8011902:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011906:	4618      	mov	r0, r3
 8011908:	3718      	adds	r7, #24
 801190a:	46bd      	mov	sp, r7
 801190c:	bd80      	pop	{r7, pc}

0801190e <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
                                              uint8_t *pVhvSettings,
                                              uint8_t *pPhaseCal,
                                              uint8_t get_data_enable) {
 801190e:	b580      	push	{r7, lr}
 8011910:	b086      	sub	sp, #24
 8011912:	af00      	add	r7, sp, #0
 8011914:	60f8      	str	r0, [r7, #12]
 8011916:	60b9      	str	r1, [r7, #8]
 8011918:	607a      	str	r2, [r7, #4]
 801191a:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801191c:	2300      	movs	r3, #0
 801191e:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 8011920:	2300      	movs	r3, #0
 8011922:	75bb      	strb	r3, [r7, #22]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8011924:	68fb      	ldr	r3, [r7, #12]
 8011926:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801192a:	75bb      	strb	r3, [r7, #22]

  /* In the following function we don't save the config to optimize
   * writes on device. Config is saved and restored only once. */
  Status =
      VL53L0X_perform_vhv_calibration(Dev, pVhvSettings, get_data_enable, 0);
 801192c:	78fa      	ldrb	r2, [r7, #3]
 801192e:	2300      	movs	r3, #0
 8011930:	68b9      	ldr	r1, [r7, #8]
 8011932:	68f8      	ldr	r0, [r7, #12]
 8011934:	f7ff ff1f 	bl	8011776 <VL53L0X_perform_vhv_calibration>
 8011938:	4603      	mov	r3, r0
 801193a:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 801193c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011940:	2b00      	cmp	r3, #0
 8011942:	d107      	bne.n	8011954 <VL53L0X_perform_ref_calibration+0x46>
    Status =
        VL53L0X_perform_phase_calibration(Dev, pPhaseCal, get_data_enable, 0);
 8011944:	78fa      	ldrb	r2, [r7, #3]
 8011946:	2300      	movs	r3, #0
 8011948:	6879      	ldr	r1, [r7, #4]
 801194a:	68f8      	ldr	r0, [r7, #12]
 801194c:	f7ff ff7a 	bl	8011844 <VL53L0X_perform_phase_calibration>
 8011950:	4603      	mov	r3, r0
 8011952:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE) {
 8011954:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011958:	2b00      	cmp	r3, #0
 801195a:	d10f      	bne.n	801197c <VL53L0X_perform_ref_calibration+0x6e>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 801195c:	7dbb      	ldrb	r3, [r7, #22]
 801195e:	461a      	mov	r2, r3
 8011960:	2101      	movs	r1, #1
 8011962:	68f8      	ldr	r0, [r7, #12]
 8011964:	f002 fa26 	bl	8013db4 <VL53L0X_WrByte>
 8011968:	4603      	mov	r3, r0
 801196a:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 801196c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011970:	2b00      	cmp	r3, #0
 8011972:	d103      	bne.n	801197c <VL53L0X_perform_ref_calibration+0x6e>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8011974:	68fb      	ldr	r3, [r7, #12]
 8011976:	7dba      	ldrb	r2, [r7, #22]
 8011978:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 801197c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011980:	4618      	mov	r0, r3
 8011982:	3718      	adds	r7, #24
 8011984:	46bd      	mov	sp, r7
 8011986:	bd80      	pop	{r7, pc}

08011988 <VL53L0X_measurement_poll_for_completion>:
    data[mirrorIndex] = tempData;
  }
  return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev) {
 8011988:	b580      	push	{r7, lr}
 801198a:	b086      	sub	sp, #24
 801198c:	af00      	add	r7, sp, #0
 801198e:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011990:	2300      	movs	r3, #0
 8011992:	75fb      	strb	r3, [r7, #23]
  uint8_t NewDataReady = 0;
 8011994:	2300      	movs	r3, #0
 8011996:	73fb      	strb	r3, [r7, #15]
  uint32_t LoopNb;

  LoopNb = 0;
 8011998:	2300      	movs	r3, #0
 801199a:	613b      	str	r3, [r7, #16]

  do {
    Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 801199c:	f107 030f 	add.w	r3, r7, #15
 80119a0:	4619      	mov	r1, r3
 80119a2:	6878      	ldr	r0, [r7, #4]
 80119a4:	f7fe fe20 	bl	80105e8 <VL53L0X_GetMeasurementDataReady>
 80119a8:	4603      	mov	r3, r0
 80119aa:	75fb      	strb	r3, [r7, #23]
    if (Status != 0)
 80119ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d10f      	bne.n	80119d4 <VL53L0X_measurement_poll_for_completion+0x4c>
      break; /* the error is set */

    if (NewDataReady == 1)
 80119b4:	7bfb      	ldrb	r3, [r7, #15]
 80119b6:	2b01      	cmp	r3, #1
 80119b8:	d00e      	beq.n	80119d8 <VL53L0X_measurement_poll_for_completion+0x50>
      break; /* done note that status == 0 */

    LoopNb++;
 80119ba:	693b      	ldr	r3, [r7, #16]
 80119bc:	3301      	adds	r3, #1
 80119be:	613b      	str	r3, [r7, #16]
    if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 80119c0:	693b      	ldr	r3, [r7, #16]
 80119c2:	2bc7      	cmp	r3, #199	@ 0xc7
 80119c4:	d902      	bls.n	80119cc <VL53L0X_measurement_poll_for_completion+0x44>
      Status = VL53L0X_ERROR_TIME_OUT;
 80119c6:	23f9      	movs	r3, #249	@ 0xf9
 80119c8:	75fb      	strb	r3, [r7, #23]
      break;
 80119ca:	e006      	b.n	80119da <VL53L0X_measurement_poll_for_completion+0x52>
    }

    VL53L0X_PollingDelay(Dev);
 80119cc:	6878      	ldr	r0, [r7, #4]
 80119ce:	f002 fa75 	bl	8013ebc <VL53L0X_PollingDelay>
    Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80119d2:	e7e3      	b.n	801199c <VL53L0X_measurement_poll_for_completion+0x14>
      break; /* the error is set */
 80119d4:	bf00      	nop
 80119d6:	e000      	b.n	80119da <VL53L0X_measurement_poll_for_completion+0x52>
      break; /* done note that status == 0 */
 80119d8:	bf00      	nop
  } while (1);

  return Status;
 80119da:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80119de:	4618      	mov	r0, r3
 80119e0:	3718      	adds	r7, #24
 80119e2:	46bd      	mov	sp, r7
 80119e4:	bd80      	pop	{r7, pc}

080119e6 <VL53L0X_decode_vcsel_period>:

uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg) {
 80119e6:	b480      	push	{r7}
 80119e8:	b085      	sub	sp, #20
 80119ea:	af00      	add	r7, sp, #0
 80119ec:	4603      	mov	r3, r0
 80119ee:	71fb      	strb	r3, [r7, #7]
  /*!
   * Converts the encoded VCSEL period register value into the real
   * period in PLL clocks
   */

  uint8_t vcsel_period_pclks = 0;
 80119f0:	2300      	movs	r3, #0
 80119f2:	73fb      	strb	r3, [r7, #15]

  vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 80119f4:	79fb      	ldrb	r3, [r7, #7]
 80119f6:	3301      	adds	r3, #1
 80119f8:	b2db      	uxtb	r3, r3
 80119fa:	005b      	lsls	r3, r3, #1
 80119fc:	73fb      	strb	r3, [r7, #15]

  return vcsel_period_pclks;
 80119fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a00:	4618      	mov	r0, r3
 8011a02:	3714      	adds	r7, #20
 8011a04:	46bd      	mov	sp, r7
 8011a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a0a:	4770      	bx	lr

08011a0c <VL53L0X_isqrt>:
  vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;

  return vcsel_period_reg;
}

uint32_t VL53L0X_isqrt(uint32_t num) {
 8011a0c:	b480      	push	{r7}
 8011a0e:	b085      	sub	sp, #20
 8011a10:	af00      	add	r7, sp, #0
 8011a12:	6078      	str	r0, [r7, #4]
   * Implements an integer square root
   *
   * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
   */

  uint32_t res = 0;
 8011a14:	2300      	movs	r3, #0
 8011a16:	60fb      	str	r3, [r7, #12]
  uint32_t bit = 1 << 30;
 8011a18:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011a1c:	60bb      	str	r3, [r7, #8]
  /* The second-to-top bit is set:
   *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

  /* "bit" starts at the highest power of four <= the argument. */
  while (bit > num)
 8011a1e:	e002      	b.n	8011a26 <VL53L0X_isqrt+0x1a>
    bit >>= 2;
 8011a20:	68bb      	ldr	r3, [r7, #8]
 8011a22:	089b      	lsrs	r3, r3, #2
 8011a24:	60bb      	str	r3, [r7, #8]
  while (bit > num)
 8011a26:	68ba      	ldr	r2, [r7, #8]
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	429a      	cmp	r2, r3
 8011a2c:	d8f8      	bhi.n	8011a20 <VL53L0X_isqrt+0x14>

  while (bit != 0) {
 8011a2e:	e017      	b.n	8011a60 <VL53L0X_isqrt+0x54>
    if (num >= res + bit) {
 8011a30:	68fa      	ldr	r2, [r7, #12]
 8011a32:	68bb      	ldr	r3, [r7, #8]
 8011a34:	4413      	add	r3, r2
 8011a36:	687a      	ldr	r2, [r7, #4]
 8011a38:	429a      	cmp	r2, r3
 8011a3a:	d30b      	bcc.n	8011a54 <VL53L0X_isqrt+0x48>
      num -= res + bit;
 8011a3c:	68fa      	ldr	r2, [r7, #12]
 8011a3e:	68bb      	ldr	r3, [r7, #8]
 8011a40:	4413      	add	r3, r2
 8011a42:	687a      	ldr	r2, [r7, #4]
 8011a44:	1ad3      	subs	r3, r2, r3
 8011a46:	607b      	str	r3, [r7, #4]
      res = (res >> 1) + bit;
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	085b      	lsrs	r3, r3, #1
 8011a4c:	68ba      	ldr	r2, [r7, #8]
 8011a4e:	4413      	add	r3, r2
 8011a50:	60fb      	str	r3, [r7, #12]
 8011a52:	e002      	b.n	8011a5a <VL53L0X_isqrt+0x4e>
    } else
      res >>= 1;
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	085b      	lsrs	r3, r3, #1
 8011a58:	60fb      	str	r3, [r7, #12]

    bit >>= 2;
 8011a5a:	68bb      	ldr	r3, [r7, #8]
 8011a5c:	089b      	lsrs	r3, r3, #2
 8011a5e:	60bb      	str	r3, [r7, #8]
  while (bit != 0) {
 8011a60:	68bb      	ldr	r3, [r7, #8]
 8011a62:	2b00      	cmp	r3, #0
 8011a64:	d1e4      	bne.n	8011a30 <VL53L0X_isqrt+0x24>
  }

  return res;
 8011a66:	68fb      	ldr	r3, [r7, #12]
}
 8011a68:	4618      	mov	r0, r3
 8011a6a:	3714      	adds	r7, #20
 8011a6c:	46bd      	mov	sp, r7
 8011a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a72:	4770      	bx	lr

08011a74 <VL53L0X_device_read_strobe>:
    res = VL53L0X_isqrt(a * a + b * b);

  return res;
}

VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev) {
 8011a74:	b580      	push	{r7, lr}
 8011a76:	b086      	sub	sp, #24
 8011a78:	af00      	add	r7, sp, #0
 8011a7a:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011a7c:	2300      	movs	r3, #0
 8011a7e:	75fb      	strb	r3, [r7, #23]
  uint8_t strobe;
  uint32_t LoopNb;

  Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 8011a80:	2200      	movs	r2, #0
 8011a82:	2183      	movs	r1, #131	@ 0x83
 8011a84:	6878      	ldr	r0, [r7, #4]
 8011a86:	f002 f995 	bl	8013db4 <VL53L0X_WrByte>
 8011a8a:	4603      	mov	r3, r0
 8011a8c:	461a      	mov	r2, r3
 8011a8e:	7dfb      	ldrb	r3, [r7, #23]
 8011a90:	4313      	orrs	r3, r2
 8011a92:	75fb      	strb	r3, [r7, #23]

  /* polling
   * use timeout to avoid deadlock*/
  if (Status == VL53L0X_ERROR_NONE) {
 8011a94:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011a98:	2b00      	cmp	r3, #0
 8011a9a:	d11c      	bne.n	8011ad6 <VL53L0X_device_read_strobe+0x62>
    LoopNb = 0;
 8011a9c:	2300      	movs	r3, #0
 8011a9e:	613b      	str	r3, [r7, #16]
    do {
      Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 8011aa0:	f107 030f 	add.w	r3, r7, #15
 8011aa4:	461a      	mov	r2, r3
 8011aa6:	2183      	movs	r1, #131	@ 0x83
 8011aa8:	6878      	ldr	r0, [r7, #4]
 8011aaa:	f002 f882 	bl	8013bb2 <VL53L0X_RdByte>
 8011aae:	4603      	mov	r3, r0
 8011ab0:	75fb      	strb	r3, [r7, #23]
      if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8011ab2:	7bfb      	ldrb	r3, [r7, #15]
 8011ab4:	2b00      	cmp	r3, #0
 8011ab6:	d109      	bne.n	8011acc <VL53L0X_device_read_strobe+0x58>
 8011ab8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011abc:	2b00      	cmp	r3, #0
 8011abe:	d105      	bne.n	8011acc <VL53L0X_device_read_strobe+0x58>
        break;

      LoopNb = LoopNb + 1;
 8011ac0:	693b      	ldr	r3, [r7, #16]
 8011ac2:	3301      	adds	r3, #1
 8011ac4:	613b      	str	r3, [r7, #16]
    } while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8011ac6:	693b      	ldr	r3, [r7, #16]
 8011ac8:	2bc7      	cmp	r3, #199	@ 0xc7
 8011aca:	d9e9      	bls.n	8011aa0 <VL53L0X_device_read_strobe+0x2c>

    if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8011acc:	693b      	ldr	r3, [r7, #16]
 8011ace:	2bc7      	cmp	r3, #199	@ 0xc7
 8011ad0:	d901      	bls.n	8011ad6 <VL53L0X_device_read_strobe+0x62>
      Status = VL53L0X_ERROR_TIME_OUT;
 8011ad2:	23f9      	movs	r3, #249	@ 0xf9
 8011ad4:	75fb      	strb	r3, [r7, #23]
  }

  Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8011ad6:	2201      	movs	r2, #1
 8011ad8:	2183      	movs	r1, #131	@ 0x83
 8011ada:	6878      	ldr	r0, [r7, #4]
 8011adc:	f002 f96a 	bl	8013db4 <VL53L0X_WrByte>
 8011ae0:	4603      	mov	r3, r0
 8011ae2:	461a      	mov	r2, r3
 8011ae4:	7dfb      	ldrb	r3, [r7, #23]
 8011ae6:	4313      	orrs	r3, r2
 8011ae8:	75fb      	strb	r3, [r7, #23]

  return Status;
 8011aea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011aee:	4618      	mov	r0, r3
 8011af0:	3718      	adds	r7, #24
 8011af2:	46bd      	mov	sp, r7
 8011af4:	bd80      	pop	{r7, pc}

08011af6 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option) {
 8011af6:	b580      	push	{r7, lr}
 8011af8:	b098      	sub	sp, #96	@ 0x60
 8011afa:	af00      	add	r7, sp, #0
 8011afc:	6078      	str	r0, [r7, #4]
 8011afe:	460b      	mov	r3, r1
 8011b00:	70fb      	strb	r3, [r7, #3]

  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011b02:	2300      	movs	r3, #0
 8011b04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint8_t byte;
  uint32_t TmpDWord;
  uint8_t ModuleId;
  uint8_t Revision;
  uint8_t ReferenceSpadCount = 0;
 8011b08:	2300      	movs	r3, #0
 8011b0a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  uint8_t ReferenceSpadType = 0;
 8011b0e:	2300      	movs	r3, #0
 8011b10:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  uint32_t PartUIDUpper = 0;
 8011b14:	2300      	movs	r3, #0
 8011b16:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t PartUIDLower = 0;
 8011b18:	2300      	movs	r3, #0
 8011b1a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t OffsetFixed1104_mm = 0;
 8011b1c:	2300      	movs	r3, #0
 8011b1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  int16_t OffsetMicroMeters = 0;
 8011b20:	2300      	movs	r3, #0
 8011b22:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8011b26:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8011b2a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t DistMeasFixed1104_400_mm = 0;
 8011b2c:	2300      	movs	r3, #0
 8011b2e:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8011b30:	2300      	movs	r3, #0
 8011b32:	653b      	str	r3, [r7, #80]	@ 0x50
  char ProductId[19];
  char *ProductId_tmp;
  uint8_t ReadDataFromDeviceDone;
  FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8011b34:	2300      	movs	r3, #0
 8011b36:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t NvmRefGoodSpadMap[VL53L0X_REF_SPAD_BUFFER_SIZE];
  int i;

  ReadDataFromDeviceDone =
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 8011b3e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone);

  /* This access is done only once after that a GetDeviceInfo or
   * datainit is done*/
  if (ReadDataFromDeviceDone != 7) {
 8011b42:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011b46:	2b07      	cmp	r3, #7
 8011b48:	f000 8408 	beq.w	801235c <VL53L0X_get_info_from_device+0x866>

    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8011b4c:	2201      	movs	r2, #1
 8011b4e:	2180      	movs	r1, #128	@ 0x80
 8011b50:	6878      	ldr	r0, [r7, #4]
 8011b52:	f002 f92f 	bl	8013db4 <VL53L0X_WrByte>
 8011b56:	4603      	mov	r3, r0
 8011b58:	461a      	mov	r2, r3
 8011b5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b5e:	4313      	orrs	r3, r2
 8011b60:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011b64:	2201      	movs	r2, #1
 8011b66:	21ff      	movs	r1, #255	@ 0xff
 8011b68:	6878      	ldr	r0, [r7, #4]
 8011b6a:	f002 f923 	bl	8013db4 <VL53L0X_WrByte>
 8011b6e:	4603      	mov	r3, r0
 8011b70:	461a      	mov	r2, r3
 8011b72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b76:	4313      	orrs	r3, r2
 8011b78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8011b7c:	2200      	movs	r2, #0
 8011b7e:	2100      	movs	r1, #0
 8011b80:	6878      	ldr	r0, [r7, #4]
 8011b82:	f002 f917 	bl	8013db4 <VL53L0X_WrByte>
 8011b86:	4603      	mov	r3, r0
 8011b88:	461a      	mov	r2, r3
 8011b8a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011b8e:	4313      	orrs	r3, r2
 8011b90:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 8011b94:	2206      	movs	r2, #6
 8011b96:	21ff      	movs	r1, #255	@ 0xff
 8011b98:	6878      	ldr	r0, [r7, #4]
 8011b9a:	f002 f90b 	bl	8013db4 <VL53L0X_WrByte>
 8011b9e:	4603      	mov	r3, r0
 8011ba0:	461a      	mov	r2, r3
 8011ba2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ba6:	4313      	orrs	r3, r2
 8011ba8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8011bac:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8011bb0:	461a      	mov	r2, r3
 8011bb2:	2183      	movs	r1, #131	@ 0x83
 8011bb4:	6878      	ldr	r0, [r7, #4]
 8011bb6:	f001 fffc 	bl	8013bb2 <VL53L0X_RdByte>
 8011bba:	4603      	mov	r3, r0
 8011bbc:	461a      	mov	r2, r3
 8011bbe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011bc2:	4313      	orrs	r3, r2
 8011bc4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x83, byte | 4);
 8011bc8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011bcc:	f043 0304 	orr.w	r3, r3, #4
 8011bd0:	b2db      	uxtb	r3, r3
 8011bd2:	461a      	mov	r2, r3
 8011bd4:	2183      	movs	r1, #131	@ 0x83
 8011bd6:	6878      	ldr	r0, [r7, #4]
 8011bd8:	f002 f8ec 	bl	8013db4 <VL53L0X_WrByte>
 8011bdc:	4603      	mov	r3, r0
 8011bde:	461a      	mov	r2, r3
 8011be0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011be4:	4313      	orrs	r3, r2
 8011be6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 8011bea:	2207      	movs	r2, #7
 8011bec:	21ff      	movs	r1, #255	@ 0xff
 8011bee:	6878      	ldr	r0, [r7, #4]
 8011bf0:	f002 f8e0 	bl	8013db4 <VL53L0X_WrByte>
 8011bf4:	4603      	mov	r3, r0
 8011bf6:	461a      	mov	r2, r3
 8011bf8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011bfc:	4313      	orrs	r3, r2
 8011bfe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8011c02:	2201      	movs	r2, #1
 8011c04:	2181      	movs	r1, #129	@ 0x81
 8011c06:	6878      	ldr	r0, [r7, #4]
 8011c08:	f002 f8d4 	bl	8013db4 <VL53L0X_WrByte>
 8011c0c:	4603      	mov	r3, r0
 8011c0e:	461a      	mov	r2, r3
 8011c10:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c14:	4313      	orrs	r3, r2
 8011c16:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_PollingDelay(Dev);
 8011c1a:	6878      	ldr	r0, [r7, #4]
 8011c1c:	f002 f94e 	bl	8013ebc <VL53L0X_PollingDelay>
 8011c20:	4603      	mov	r3, r0
 8011c22:	461a      	mov	r2, r3
 8011c24:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c28:	4313      	orrs	r3, r2
 8011c2a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 8011c2e:	2201      	movs	r2, #1
 8011c30:	2180      	movs	r1, #128	@ 0x80
 8011c32:	6878      	ldr	r0, [r7, #4]
 8011c34:	f002 f8be 	bl	8013db4 <VL53L0X_WrByte>
 8011c38:	4603      	mov	r3, r0
 8011c3a:	461a      	mov	r2, r3
 8011c3c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c40:	4313      	orrs	r3, r2
 8011c42:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 8011c46:	78fb      	ldrb	r3, [r7, #3]
 8011c48:	f003 0301 	and.w	r3, r3, #1
 8011c4c:	2b00      	cmp	r3, #0
 8011c4e:	f000 8098 	beq.w	8011d82 <VL53L0X_get_info_from_device+0x28c>
 8011c52:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011c56:	f003 0301 	and.w	r3, r3, #1
 8011c5a:	2b00      	cmp	r3, #0
 8011c5c:	f040 8091 	bne.w	8011d82 <VL53L0X_get_info_from_device+0x28c>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 8011c60:	226b      	movs	r2, #107	@ 0x6b
 8011c62:	2194      	movs	r1, #148	@ 0x94
 8011c64:	6878      	ldr	r0, [r7, #4]
 8011c66:	f002 f8a5 	bl	8013db4 <VL53L0X_WrByte>
 8011c6a:	4603      	mov	r3, r0
 8011c6c:	461a      	mov	r2, r3
 8011c6e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c72:	4313      	orrs	r3, r2
 8011c74:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011c78:	6878      	ldr	r0, [r7, #4]
 8011c7a:	f7ff fefb 	bl	8011a74 <VL53L0X_device_read_strobe>
 8011c7e:	4603      	mov	r3, r0
 8011c80:	461a      	mov	r2, r3
 8011c82:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011c86:	4313      	orrs	r3, r2
 8011c88:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011c8c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011c90:	461a      	mov	r2, r3
 8011c92:	2190      	movs	r1, #144	@ 0x90
 8011c94:	6878      	ldr	r0, [r7, #4]
 8011c96:	f002 f84f 	bl	8013d38 <VL53L0X_RdDWord>
 8011c9a:	4603      	mov	r3, r0
 8011c9c:	461a      	mov	r2, r3
 8011c9e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ca2:	4313      	orrs	r3, r2
 8011ca4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 8011ca8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011caa:	0a1b      	lsrs	r3, r3, #8
 8011cac:	b2db      	uxtb	r3, r3
 8011cae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011cb2:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
      ReferenceSpadType = (uint8_t)((TmpDWord >> 15) & 0x01);
 8011cb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011cb8:	0bdb      	lsrs	r3, r3, #15
 8011cba:	b2db      	uxtb	r3, r3
 8011cbc:	f003 0301 	and.w	r3, r3, #1
 8011cc0:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8011cc4:	2224      	movs	r2, #36	@ 0x24
 8011cc6:	2194      	movs	r1, #148	@ 0x94
 8011cc8:	6878      	ldr	r0, [r7, #4]
 8011cca:	f002 f873 	bl	8013db4 <VL53L0X_WrByte>
 8011cce:	4603      	mov	r3, r0
 8011cd0:	461a      	mov	r2, r3
 8011cd2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011cd6:	4313      	orrs	r3, r2
 8011cd8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011cdc:	6878      	ldr	r0, [r7, #4]
 8011cde:	f7ff fec9 	bl	8011a74 <VL53L0X_device_read_strobe>
 8011ce2:	4603      	mov	r3, r0
 8011ce4:	461a      	mov	r2, r3
 8011ce6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011cea:	4313      	orrs	r3, r2
 8011cec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011cf0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011cf4:	461a      	mov	r2, r3
 8011cf6:	2190      	movs	r1, #144	@ 0x90
 8011cf8:	6878      	ldr	r0, [r7, #4]
 8011cfa:	f002 f81d 	bl	8013d38 <VL53L0X_RdDWord>
 8011cfe:	4603      	mov	r3, r0
 8011d00:	461a      	mov	r2, r3
 8011d02:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d06:	4313      	orrs	r3, r2
 8011d08:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24) & 0xff);
 8011d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d0e:	0e1b      	lsrs	r3, r3, #24
 8011d10:	b2db      	uxtb	r3, r3
 8011d12:	723b      	strb	r3, [r7, #8]
      NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16) & 0xff);
 8011d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d16:	0c1b      	lsrs	r3, r3, #16
 8011d18:	b2db      	uxtb	r3, r3
 8011d1a:	727b      	strb	r3, [r7, #9]
      NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8) & 0xff);
 8011d1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d1e:	0a1b      	lsrs	r3, r3, #8
 8011d20:	b2db      	uxtb	r3, r3
 8011d22:	72bb      	strb	r3, [r7, #10]
      NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8011d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d26:	b2db      	uxtb	r3, r3
 8011d28:	72fb      	strb	r3, [r7, #11]

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 8011d2a:	2225      	movs	r2, #37	@ 0x25
 8011d2c:	2194      	movs	r1, #148	@ 0x94
 8011d2e:	6878      	ldr	r0, [r7, #4]
 8011d30:	f002 f840 	bl	8013db4 <VL53L0X_WrByte>
 8011d34:	4603      	mov	r3, r0
 8011d36:	461a      	mov	r2, r3
 8011d38:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d3c:	4313      	orrs	r3, r2
 8011d3e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011d42:	6878      	ldr	r0, [r7, #4]
 8011d44:	f7ff fe96 	bl	8011a74 <VL53L0X_device_read_strobe>
 8011d48:	4603      	mov	r3, r0
 8011d4a:	461a      	mov	r2, r3
 8011d4c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d50:	4313      	orrs	r3, r2
 8011d52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011d56:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011d5a:	461a      	mov	r2, r3
 8011d5c:	2190      	movs	r1, #144	@ 0x90
 8011d5e:	6878      	ldr	r0, [r7, #4]
 8011d60:	f001 ffea 	bl	8013d38 <VL53L0X_RdDWord>
 8011d64:	4603      	mov	r3, r0
 8011d66:	461a      	mov	r2, r3
 8011d68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011d6c:	4313      	orrs	r3, r2
 8011d6e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24) & 0xff);
 8011d72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d74:	0e1b      	lsrs	r3, r3, #24
 8011d76:	b2db      	uxtb	r3, r3
 8011d78:	733b      	strb	r3, [r7, #12]
      NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16) & 0xff);
 8011d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011d7c:	0c1b      	lsrs	r3, r3, #16
 8011d7e:	b2db      	uxtb	r3, r3
 8011d80:	737b      	strb	r3, [r7, #13]
    }

    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 8011d82:	78fb      	ldrb	r3, [r7, #3]
 8011d84:	f003 0302 	and.w	r3, r3, #2
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	f000 8189 	beq.w	80120a0 <VL53L0X_get_info_from_device+0x5aa>
 8011d8e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8011d92:	f003 0302 	and.w	r3, r3, #2
 8011d96:	2b00      	cmp	r3, #0
 8011d98:	f040 8182 	bne.w	80120a0 <VL53L0X_get_info_from_device+0x5aa>

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 8011d9c:	2202      	movs	r2, #2
 8011d9e:	2194      	movs	r1, #148	@ 0x94
 8011da0:	6878      	ldr	r0, [r7, #4]
 8011da2:	f002 f807 	bl	8013db4 <VL53L0X_WrByte>
 8011da6:	4603      	mov	r3, r0
 8011da8:	461a      	mov	r2, r3
 8011daa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011dae:	4313      	orrs	r3, r2
 8011db0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011db4:	6878      	ldr	r0, [r7, #4]
 8011db6:	f7ff fe5d 	bl	8011a74 <VL53L0X_device_read_strobe>
 8011dba:	4603      	mov	r3, r0
 8011dbc:	461a      	mov	r2, r3
 8011dbe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011dc2:	4313      	orrs	r3, r2
 8011dc4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8011dc8:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 8011dcc:	461a      	mov	r2, r3
 8011dce:	2190      	movs	r1, #144	@ 0x90
 8011dd0:	6878      	ldr	r0, [r7, #4]
 8011dd2:	f001 feee 	bl	8013bb2 <VL53L0X_RdByte>
 8011dd6:	4603      	mov	r3, r0
 8011dd8:	461a      	mov	r2, r3
 8011dda:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011dde:	4313      	orrs	r3, r2
 8011de0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8011de4:	227b      	movs	r2, #123	@ 0x7b
 8011de6:	2194      	movs	r1, #148	@ 0x94
 8011de8:	6878      	ldr	r0, [r7, #4]
 8011dea:	f001 ffe3 	bl	8013db4 <VL53L0X_WrByte>
 8011dee:	4603      	mov	r3, r0
 8011df0:	461a      	mov	r2, r3
 8011df2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011df6:	4313      	orrs	r3, r2
 8011df8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011dfc:	6878      	ldr	r0, [r7, #4]
 8011dfe:	f7ff fe39 	bl	8011a74 <VL53L0X_device_read_strobe>
 8011e02:	4603      	mov	r3, r0
 8011e04:	461a      	mov	r2, r3
 8011e06:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011e0a:	4313      	orrs	r3, r2
 8011e0c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8011e10:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8011e14:	461a      	mov	r2, r3
 8011e16:	2190      	movs	r1, #144	@ 0x90
 8011e18:	6878      	ldr	r0, [r7, #4]
 8011e1a:	f001 feca 	bl	8013bb2 <VL53L0X_RdByte>
 8011e1e:	4603      	mov	r3, r0
 8011e20:	461a      	mov	r2, r3
 8011e22:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011e26:	4313      	orrs	r3, r2
 8011e28:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 8011e2c:	2277      	movs	r2, #119	@ 0x77
 8011e2e:	2194      	movs	r1, #148	@ 0x94
 8011e30:	6878      	ldr	r0, [r7, #4]
 8011e32:	f001 ffbf 	bl	8013db4 <VL53L0X_WrByte>
 8011e36:	4603      	mov	r3, r0
 8011e38:	461a      	mov	r2, r3
 8011e3a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011e3e:	4313      	orrs	r3, r2
 8011e40:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011e44:	6878      	ldr	r0, [r7, #4]
 8011e46:	f7ff fe15 	bl	8011a74 <VL53L0X_device_read_strobe>
 8011e4a:	4603      	mov	r3, r0
 8011e4c:	461a      	mov	r2, r3
 8011e4e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011e52:	4313      	orrs	r3, r2
 8011e54:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011e58:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011e5c:	461a      	mov	r2, r3
 8011e5e:	2190      	movs	r1, #144	@ 0x90
 8011e60:	6878      	ldr	r0, [r7, #4]
 8011e62:	f001 ff69 	bl	8013d38 <VL53L0X_RdDWord>
 8011e66:	4603      	mov	r3, r0
 8011e68:	461a      	mov	r2, r3
 8011e6a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011e6e:	4313      	orrs	r3, r2
 8011e70:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 8011e74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e76:	0e5b      	lsrs	r3, r3, #25
 8011e78:	b2db      	uxtb	r3, r3
 8011e7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011e7e:	b2db      	uxtb	r3, r3
 8011e80:	743b      	strb	r3, [r7, #16]
      ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 8011e82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e84:	0c9b      	lsrs	r3, r3, #18
 8011e86:	b2db      	uxtb	r3, r3
 8011e88:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011e8c:	b2db      	uxtb	r3, r3
 8011e8e:	747b      	strb	r3, [r7, #17]
      ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 8011e90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011e92:	0adb      	lsrs	r3, r3, #11
 8011e94:	b2db      	uxtb	r3, r3
 8011e96:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011e9a:	b2db      	uxtb	r3, r3
 8011e9c:	74bb      	strb	r3, [r7, #18]
      ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 8011e9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ea0:	091b      	lsrs	r3, r3, #4
 8011ea2:	b2db      	uxtb	r3, r3
 8011ea4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011ea8:	b2db      	uxtb	r3, r3
 8011eaa:	74fb      	strb	r3, [r7, #19]

      byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 8011eac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011eae:	b2db      	uxtb	r3, r3
 8011eb0:	00db      	lsls	r3, r3, #3
 8011eb2:	b2db      	uxtb	r3, r3
 8011eb4:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 8011eb8:	b2db      	uxtb	r3, r3
 8011eba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 8011ebe:	2278      	movs	r2, #120	@ 0x78
 8011ec0:	2194      	movs	r1, #148	@ 0x94
 8011ec2:	6878      	ldr	r0, [r7, #4]
 8011ec4:	f001 ff76 	bl	8013db4 <VL53L0X_WrByte>
 8011ec8:	4603      	mov	r3, r0
 8011eca:	461a      	mov	r2, r3
 8011ecc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ed0:	4313      	orrs	r3, r2
 8011ed2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8011ed6:	6878      	ldr	r0, [r7, #4]
 8011ed8:	f7ff fdcc 	bl	8011a74 <VL53L0X_device_read_strobe>
 8011edc:	4603      	mov	r3, r0
 8011ede:	461a      	mov	r2, r3
 8011ee0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011ee4:	4313      	orrs	r3, r2
 8011ee6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011eea:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011eee:	461a      	mov	r2, r3
 8011ef0:	2190      	movs	r1, #144	@ 0x90
 8011ef2:	6878      	ldr	r0, [r7, #4]
 8011ef4:	f001 ff20 	bl	8013d38 <VL53L0X_RdDWord>
 8011ef8:	4603      	mov	r3, r0
 8011efa:	461a      	mov	r2, r3
 8011efc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011f00:	4313      	orrs	r3, r2
 8011f02:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 8011f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f08:	0f5b      	lsrs	r3, r3, #29
 8011f0a:	b2db      	uxtb	r3, r3
 8011f0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011f10:	b2da      	uxtb	r2, r3
 8011f12:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011f16:	4413      	add	r3, r2
 8011f18:	b2db      	uxtb	r3, r3
 8011f1a:	753b      	strb	r3, [r7, #20]
      ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 8011f1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f1e:	0d9b      	lsrs	r3, r3, #22
 8011f20:	b2db      	uxtb	r3, r3
 8011f22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011f26:	b2db      	uxtb	r3, r3
 8011f28:	757b      	strb	r3, [r7, #21]
      ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 8011f2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f2c:	0bdb      	lsrs	r3, r3, #15
 8011f2e:	b2db      	uxtb	r3, r3
 8011f30:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011f34:	b2db      	uxtb	r3, r3
 8011f36:	75bb      	strb	r3, [r7, #22]
      ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8011f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f3a:	0a1b      	lsrs	r3, r3, #8
 8011f3c:	b2db      	uxtb	r3, r3
 8011f3e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011f42:	b2db      	uxtb	r3, r3
 8011f44:	75fb      	strb	r3, [r7, #23]
      ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8011f46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f48:	085b      	lsrs	r3, r3, #1
 8011f4a:	b2db      	uxtb	r3, r3
 8011f4c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011f50:	b2db      	uxtb	r3, r3
 8011f52:	763b      	strb	r3, [r7, #24]

      byte = (uint8_t)((TmpDWord & 0x001) << 6);
 8011f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011f56:	b2db      	uxtb	r3, r3
 8011f58:	019b      	lsls	r3, r3, #6
 8011f5a:	b2db      	uxtb	r3, r3
 8011f5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011f60:	b2db      	uxtb	r3, r3
 8011f62:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 8011f66:	2279      	movs	r2, #121	@ 0x79
 8011f68:	2194      	movs	r1, #148	@ 0x94
 8011f6a:	6878      	ldr	r0, [r7, #4]
 8011f6c:	f001 ff22 	bl	8013db4 <VL53L0X_WrByte>
 8011f70:	4603      	mov	r3, r0
 8011f72:	461a      	mov	r2, r3
 8011f74:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011f78:	4313      	orrs	r3, r2
 8011f7a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_device_read_strobe(Dev);
 8011f7e:	6878      	ldr	r0, [r7, #4]
 8011f80:	f7ff fd78 	bl	8011a74 <VL53L0X_device_read_strobe>
 8011f84:	4603      	mov	r3, r0
 8011f86:	461a      	mov	r2, r3
 8011f88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011f8c:	4313      	orrs	r3, r2
 8011f8e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8011f92:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8011f96:	461a      	mov	r2, r3
 8011f98:	2190      	movs	r1, #144	@ 0x90
 8011f9a:	6878      	ldr	r0, [r7, #4]
 8011f9c:	f001 fecc 	bl	8013d38 <VL53L0X_RdDWord>
 8011fa0:	4603      	mov	r3, r0
 8011fa2:	461a      	mov	r2, r3
 8011fa4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8011fa8:	4313      	orrs	r3, r2
 8011faa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 8011fae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fb0:	0e9b      	lsrs	r3, r3, #26
 8011fb2:	b2db      	uxtb	r3, r3
 8011fb4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011fb8:	b2da      	uxtb	r2, r3
 8011fba:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8011fbe:	4413      	add	r3, r2
 8011fc0:	b2db      	uxtb	r3, r3
 8011fc2:	767b      	strb	r3, [r7, #25]
      ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8011fc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fc6:	0cdb      	lsrs	r3, r3, #19
 8011fc8:	b2db      	uxtb	r3, r3
 8011fca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011fce:	b2db      	uxtb	r3, r3
 8011fd0:	76bb      	strb	r3, [r7, #26]
      ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8011fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fd4:	0b1b      	lsrs	r3, r3, #12
 8011fd6:	b2db      	uxtb	r3, r3
 8011fd8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011fdc:	b2db      	uxtb	r3, r3
 8011fde:	76fb      	strb	r3, [r7, #27]
      ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8011fe0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011fe2:	095b      	lsrs	r3, r3, #5
 8011fe4:	b2db      	uxtb	r3, r3
 8011fe6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011fea:	b2db      	uxtb	r3, r3
 8011fec:	773b      	strb	r3, [r7, #28]

      byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 8011fee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011ff0:	b2db      	uxtb	r3, r3
 8011ff2:	009b      	lsls	r3, r3, #2
 8011ff4:	b2db      	uxtb	r3, r3
 8011ff6:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 8011ffa:	b2db      	uxtb	r3, r3
 8011ffc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8012000:	227a      	movs	r2, #122	@ 0x7a
 8012002:	2194      	movs	r1, #148	@ 0x94
 8012004:	6878      	ldr	r0, [r7, #4]
 8012006:	f001 fed5 	bl	8013db4 <VL53L0X_WrByte>
 801200a:	4603      	mov	r3, r0
 801200c:	461a      	mov	r2, r3
 801200e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012012:	4313      	orrs	r3, r2
 8012014:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_device_read_strobe(Dev);
 8012018:	6878      	ldr	r0, [r7, #4]
 801201a:	f7ff fd2b 	bl	8011a74 <VL53L0X_device_read_strobe>
 801201e:	4603      	mov	r3, r0
 8012020:	461a      	mov	r2, r3
 8012022:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012026:	4313      	orrs	r3, r2
 8012028:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801202c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8012030:	461a      	mov	r2, r3
 8012032:	2190      	movs	r1, #144	@ 0x90
 8012034:	6878      	ldr	r0, [r7, #4]
 8012036:	f001 fe7f 	bl	8013d38 <VL53L0X_RdDWord>
 801203a:	4603      	mov	r3, r0
 801203c:	461a      	mov	r2, r3
 801203e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012042:	4313      	orrs	r3, r2
 8012044:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[13] = (char)(byte + ((TmpDWord >> 30) & 0x07f));
 8012048:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801204a:	0f9b      	lsrs	r3, r3, #30
 801204c:	b2db      	uxtb	r3, r3
 801204e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012052:	b2da      	uxtb	r2, r3
 8012054:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012058:	4413      	add	r3, r2
 801205a:	b2db      	uxtb	r3, r3
 801205c:	777b      	strb	r3, [r7, #29]
      ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 801205e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012060:	0ddb      	lsrs	r3, r3, #23
 8012062:	b2db      	uxtb	r3, r3
 8012064:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012068:	b2db      	uxtb	r3, r3
 801206a:	77bb      	strb	r3, [r7, #30]
      ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 801206c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801206e:	0c1b      	lsrs	r3, r3, #16
 8012070:	b2db      	uxtb	r3, r3
 8012072:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012076:	b2db      	uxtb	r3, r3
 8012078:	77fb      	strb	r3, [r7, #31]
      ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 801207a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801207c:	0a5b      	lsrs	r3, r3, #9
 801207e:	b2db      	uxtb	r3, r3
 8012080:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012084:	b2db      	uxtb	r3, r3
 8012086:	f887 3020 	strb.w	r3, [r7, #32]
      ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 801208a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801208c:	089b      	lsrs	r3, r3, #2
 801208e:	b2db      	uxtb	r3, r3
 8012090:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012094:	b2db      	uxtb	r3, r3
 8012096:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      ProductId[18] = '\0';
 801209a:	2300      	movs	r3, #0
 801209c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    }

    if (((option & 4) == 4) && ((ReadDataFromDeviceDone & 4) == 0)) {
 80120a0:	78fb      	ldrb	r3, [r7, #3]
 80120a2:	f003 0304 	and.w	r3, r3, #4
 80120a6:	2b00      	cmp	r3, #0
 80120a8:	f000 80f1 	beq.w	801228e <VL53L0X_get_info_from_device+0x798>
 80120ac:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80120b0:	f003 0304 	and.w	r3, r3, #4
 80120b4:	2b00      	cmp	r3, #0
 80120b6:	f040 80ea 	bne.w	801228e <VL53L0X_get_info_from_device+0x798>

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 80120ba:	227b      	movs	r2, #123	@ 0x7b
 80120bc:	2194      	movs	r1, #148	@ 0x94
 80120be:	6878      	ldr	r0, [r7, #4]
 80120c0:	f001 fe78 	bl	8013db4 <VL53L0X_WrByte>
 80120c4:	4603      	mov	r3, r0
 80120c6:	461a      	mov	r2, r3
 80120c8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80120cc:	4313      	orrs	r3, r2
 80120ce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 80120d2:	6878      	ldr	r0, [r7, #4]
 80120d4:	f7ff fcce 	bl	8011a74 <VL53L0X_device_read_strobe>
 80120d8:	4603      	mov	r3, r0
 80120da:	461a      	mov	r2, r3
 80120dc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80120e0:	4313      	orrs	r3, r2
 80120e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 80120e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80120ea:	461a      	mov	r2, r3
 80120ec:	2190      	movs	r1, #144	@ 0x90
 80120ee:	6878      	ldr	r0, [r7, #4]
 80120f0:	f001 fe22 	bl	8013d38 <VL53L0X_RdDWord>
 80120f4:	4603      	mov	r3, r0
 80120f6:	461a      	mov	r2, r3
 80120f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80120fc:	4313      	orrs	r3, r2
 80120fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8012102:	227c      	movs	r2, #124	@ 0x7c
 8012104:	2194      	movs	r1, #148	@ 0x94
 8012106:	6878      	ldr	r0, [r7, #4]
 8012108:	f001 fe54 	bl	8013db4 <VL53L0X_WrByte>
 801210c:	4603      	mov	r3, r0
 801210e:	461a      	mov	r2, r3
 8012110:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012114:	4313      	orrs	r3, r2
 8012116:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 801211a:	6878      	ldr	r0, [r7, #4]
 801211c:	f7ff fcaa 	bl	8011a74 <VL53L0X_device_read_strobe>
 8012120:	4603      	mov	r3, r0
 8012122:	461a      	mov	r2, r3
 8012124:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012128:	4313      	orrs	r3, r2
 801212a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 801212e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012132:	461a      	mov	r2, r3
 8012134:	2190      	movs	r1, #144	@ 0x90
 8012136:	6878      	ldr	r0, [r7, #4]
 8012138:	f001 fdfe 	bl	8013d38 <VL53L0X_RdDWord>
 801213c:	4603      	mov	r3, r0
 801213e:	461a      	mov	r2, r3
 8012140:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012144:	4313      	orrs	r3, r2
 8012146:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 801214a:	2273      	movs	r2, #115	@ 0x73
 801214c:	2194      	movs	r1, #148	@ 0x94
 801214e:	6878      	ldr	r0, [r7, #4]
 8012150:	f001 fe30 	bl	8013db4 <VL53L0X_WrByte>
 8012154:	4603      	mov	r3, r0
 8012156:	461a      	mov	r2, r3
 8012158:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801215c:	4313      	orrs	r3, r2
 801215e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012162:	6878      	ldr	r0, [r7, #4]
 8012164:	f7ff fc86 	bl	8011a74 <VL53L0X_device_read_strobe>
 8012168:	4603      	mov	r3, r0
 801216a:	461a      	mov	r2, r3
 801216c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012170:	4313      	orrs	r3, r2
 8012172:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8012176:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801217a:	461a      	mov	r2, r3
 801217c:	2190      	movs	r1, #144	@ 0x90
 801217e:	6878      	ldr	r0, [r7, #4]
 8012180:	f001 fdda 	bl	8013d38 <VL53L0X_RdDWord>
 8012184:	4603      	mov	r3, r0
 8012186:	461a      	mov	r2, r3
 8012188:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801218c:	4313      	orrs	r3, r2
 801218e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      SignalRateMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 8012192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012194:	021b      	lsls	r3, r3, #8
 8012196:	b29b      	uxth	r3, r3
 8012198:	653b      	str	r3, [r7, #80]	@ 0x50

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 801219a:	2274      	movs	r2, #116	@ 0x74
 801219c:	2194      	movs	r1, #148	@ 0x94
 801219e:	6878      	ldr	r0, [r7, #4]
 80121a0:	f001 fe08 	bl	8013db4 <VL53L0X_WrByte>
 80121a4:	4603      	mov	r3, r0
 80121a6:	461a      	mov	r2, r3
 80121a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80121ac:	4313      	orrs	r3, r2
 80121ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 80121b2:	6878      	ldr	r0, [r7, #4]
 80121b4:	f7ff fc5e 	bl	8011a74 <VL53L0X_device_read_strobe>
 80121b8:	4603      	mov	r3, r0
 80121ba:	461a      	mov	r2, r3
 80121bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80121c0:	4313      	orrs	r3, r2
 80121c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80121c6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80121ca:	461a      	mov	r2, r3
 80121cc:	2190      	movs	r1, #144	@ 0x90
 80121ce:	6878      	ldr	r0, [r7, #4]
 80121d0:	f001 fdb2 	bl	8013d38 <VL53L0X_RdDWord>
 80121d4:	4603      	mov	r3, r0
 80121d6:	461a      	mov	r2, r3
 80121d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80121dc:	4313      	orrs	r3, r2
 80121de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      SignalRateMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 80121e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80121e4:	0e1b      	lsrs	r3, r3, #24
 80121e6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80121e8:	4313      	orrs	r3, r2
 80121ea:	653b      	str	r3, [r7, #80]	@ 0x50

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 80121ec:	2275      	movs	r2, #117	@ 0x75
 80121ee:	2194      	movs	r1, #148	@ 0x94
 80121f0:	6878      	ldr	r0, [r7, #4]
 80121f2:	f001 fddf 	bl	8013db4 <VL53L0X_WrByte>
 80121f6:	4603      	mov	r3, r0
 80121f8:	461a      	mov	r2, r3
 80121fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80121fe:	4313      	orrs	r3, r2
 8012200:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012204:	6878      	ldr	r0, [r7, #4]
 8012206:	f7ff fc35 	bl	8011a74 <VL53L0X_device_read_strobe>
 801220a:	4603      	mov	r3, r0
 801220c:	461a      	mov	r2, r3
 801220e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012212:	4313      	orrs	r3, r2
 8012214:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8012218:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801221c:	461a      	mov	r2, r3
 801221e:	2190      	movs	r1, #144	@ 0x90
 8012220:	6878      	ldr	r0, [r7, #4]
 8012222:	f001 fd89 	bl	8013d38 <VL53L0X_RdDWord>
 8012226:	4603      	mov	r3, r0
 8012228:	461a      	mov	r2, r3
 801222a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801222e:	4313      	orrs	r3, r2
 8012230:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 8012234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012236:	021b      	lsls	r3, r3, #8
 8012238:	b29b      	uxth	r3, r3
 801223a:	657b      	str	r3, [r7, #84]	@ 0x54

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 801223c:	2276      	movs	r2, #118	@ 0x76
 801223e:	2194      	movs	r1, #148	@ 0x94
 8012240:	6878      	ldr	r0, [r7, #4]
 8012242:	f001 fdb7 	bl	8013db4 <VL53L0X_WrByte>
 8012246:	4603      	mov	r3, r0
 8012248:	461a      	mov	r2, r3
 801224a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801224e:	4313      	orrs	r3, r2
 8012250:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012254:	6878      	ldr	r0, [r7, #4]
 8012256:	f7ff fc0d 	bl	8011a74 <VL53L0X_device_read_strobe>
 801225a:	4603      	mov	r3, r0
 801225c:	461a      	mov	r2, r3
 801225e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012262:	4313      	orrs	r3, r2
 8012264:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8012268:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801226c:	461a      	mov	r2, r3
 801226e:	2190      	movs	r1, #144	@ 0x90
 8012270:	6878      	ldr	r0, [r7, #4]
 8012272:	f001 fd61 	bl	8013d38 <VL53L0X_RdDWord>
 8012276:	4603      	mov	r3, r0
 8012278:	461a      	mov	r2, r3
 801227a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801227e:	4313      	orrs	r3, r2
 8012280:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 8012284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012286:	0e1b      	lsrs	r3, r3, #24
 8012288:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801228a:	4313      	orrs	r3, r2
 801228c:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 801228e:	2200      	movs	r2, #0
 8012290:	2181      	movs	r1, #129	@ 0x81
 8012292:	6878      	ldr	r0, [r7, #4]
 8012294:	f001 fd8e 	bl	8013db4 <VL53L0X_WrByte>
 8012298:	4603      	mov	r3, r0
 801229a:	461a      	mov	r2, r3
 801229c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80122a0:	4313      	orrs	r3, r2
 80122a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80122a6:	2206      	movs	r2, #6
 80122a8:	21ff      	movs	r1, #255	@ 0xff
 80122aa:	6878      	ldr	r0, [r7, #4]
 80122ac:	f001 fd82 	bl	8013db4 <VL53L0X_WrByte>
 80122b0:	4603      	mov	r3, r0
 80122b2:	461a      	mov	r2, r3
 80122b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80122b8:	4313      	orrs	r3, r2
 80122ba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80122be:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 80122c2:	461a      	mov	r2, r3
 80122c4:	2183      	movs	r1, #131	@ 0x83
 80122c6:	6878      	ldr	r0, [r7, #4]
 80122c8:	f001 fc73 	bl	8013bb2 <VL53L0X_RdByte>
 80122cc:	4603      	mov	r3, r0
 80122ce:	461a      	mov	r2, r3
 80122d0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80122d4:	4313      	orrs	r3, r2
 80122d6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x83, byte & 0xfb);
 80122da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80122de:	f023 0304 	bic.w	r3, r3, #4
 80122e2:	b2db      	uxtb	r3, r3
 80122e4:	461a      	mov	r2, r3
 80122e6:	2183      	movs	r1, #131	@ 0x83
 80122e8:	6878      	ldr	r0, [r7, #4]
 80122ea:	f001 fd63 	bl	8013db4 <VL53L0X_WrByte>
 80122ee:	4603      	mov	r3, r0
 80122f0:	461a      	mov	r2, r3
 80122f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80122f6:	4313      	orrs	r3, r2
 80122f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80122fc:	2201      	movs	r2, #1
 80122fe:	21ff      	movs	r1, #255	@ 0xff
 8012300:	6878      	ldr	r0, [r7, #4]
 8012302:	f001 fd57 	bl	8013db4 <VL53L0X_WrByte>
 8012306:	4603      	mov	r3, r0
 8012308:	461a      	mov	r2, r3
 801230a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801230e:	4313      	orrs	r3, r2
 8012310:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8012314:	2201      	movs	r2, #1
 8012316:	2100      	movs	r1, #0
 8012318:	6878      	ldr	r0, [r7, #4]
 801231a:	f001 fd4b 	bl	8013db4 <VL53L0X_WrByte>
 801231e:	4603      	mov	r3, r0
 8012320:	461a      	mov	r2, r3
 8012322:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012326:	4313      	orrs	r3, r2
 8012328:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801232c:	2200      	movs	r2, #0
 801232e:	21ff      	movs	r1, #255	@ 0xff
 8012330:	6878      	ldr	r0, [r7, #4]
 8012332:	f001 fd3f 	bl	8013db4 <VL53L0X_WrByte>
 8012336:	4603      	mov	r3, r0
 8012338:	461a      	mov	r2, r3
 801233a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801233e:	4313      	orrs	r3, r2
 8012340:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8012344:	2200      	movs	r2, #0
 8012346:	2180      	movs	r1, #128	@ 0x80
 8012348:	6878      	ldr	r0, [r7, #4]
 801234a:	f001 fd33 	bl	8013db4 <VL53L0X_WrByte>
 801234e:	4603      	mov	r3, r0
 8012350:	461a      	mov	r2, r3
 8012352:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012356:	4313      	orrs	r3, r2
 8012358:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if ((Status == VL53L0X_ERROR_NONE) && (ReadDataFromDeviceDone != 7)) {
 801235c:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8012360:	2b00      	cmp	r3, #0
 8012362:	f040 808f 	bne.w	8012484 <VL53L0X_get_info_from_device+0x98e>
 8012366:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801236a:	2b07      	cmp	r3, #7
 801236c:	f000 808a 	beq.w	8012484 <VL53L0X_get_info_from_device+0x98e>
    /* Assign to variable if status is ok */
    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 8012370:	78fb      	ldrb	r3, [r7, #3]
 8012372:	f003 0301 	and.w	r3, r3, #1
 8012376:	2b00      	cmp	r3, #0
 8012378:	d024      	beq.n	80123c4 <VL53L0X_get_info_from_device+0x8ce>
 801237a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801237e:	f003 0301 	and.w	r3, r3, #1
 8012382:	2b00      	cmp	r3, #0
 8012384:	d11e      	bne.n	80123c4 <VL53L0X_get_info_from_device+0x8ce>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8012386:	687b      	ldr	r3, [r7, #4]
 8012388:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 801238c:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                         ReferenceSpadCount);

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType,
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8012396:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                                         ReferenceSpadType);

      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 801239a:	2300      	movs	r3, #0
 801239c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801239e:	e00e      	b.n	80123be <VL53L0X_get_info_from_device+0x8c8>
        Dev->Data.SpadData.RefGoodSpadMap[i] = NvmRefGoodSpadMap[i];
 80123a0:	f107 0208 	add.w	r2, r7, #8
 80123a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80123a6:	4413      	add	r3, r2
 80123a8:	7819      	ldrb	r1, [r3, #0]
 80123aa:	687a      	ldr	r2, [r7, #4]
 80123ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80123ae:	4413      	add	r3, r2
 80123b0:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 80123b4:	460a      	mov	r2, r1
 80123b6:	701a      	strb	r2, [r3, #0]
      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 80123b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80123ba:	3301      	adds	r3, #1
 80123bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80123be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80123c0:	2b05      	cmp	r3, #5
 80123c2:	dded      	ble.n	80123a0 <VL53L0X_get_info_from_device+0x8aa>
      }
    }

    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 80123c4:	78fb      	ldrb	r3, [r7, #3]
 80123c6:	f003 0302 	and.w	r3, r3, #2
 80123ca:	2b00      	cmp	r3, #0
 80123cc:	d018      	beq.n	8012400 <VL53L0X_get_info_from_device+0x90a>
 80123ce:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80123d2:	f003 0302 	and.w	r3, r3, #2
 80123d6:	2b00      	cmp	r3, #0
 80123d8:	d112      	bne.n	8012400 <VL53L0X_get_info_from_device+0x90a>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ModuleId, ModuleId);
 80123da:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80123de:	687b      	ldr	r3, [r7, #4]
 80123e0:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Revision, Revision);
 80123e4:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2

      ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ProductId);
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	33f3      	adds	r3, #243	@ 0xf3
 80123f2:	63bb      	str	r3, [r7, #56]	@ 0x38
      VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 80123f4:	f107 0310 	add.w	r3, r7, #16
 80123f8:	4619      	mov	r1, r3
 80123fa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80123fc:	f001 ff20 	bl	8014240 <strcpy>
    }

    if (((option & 4) == 4) && ((ReadDataFromDeviceDone & 4) == 0)) {
 8012400:	78fb      	ldrb	r3, [r7, #3]
 8012402:	f003 0304 	and.w	r3, r3, #4
 8012406:	2b00      	cmp	r3, #0
 8012408:	d030      	beq.n	801246c <VL53L0X_get_info_from_device+0x976>
 801240a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 801240e:	f003 0304 	and.w	r3, r3, #4
 8012412:	2b00      	cmp	r3, #0
 8012414:	d12a      	bne.n	801246c <VL53L0X_get_info_from_device+0x976>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PartUIDUpper, PartUIDUpper);
 8012416:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PartUIDLower, PartUIDLower);
 801241e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012420:	687b      	ldr	r3, [r7, #4]
 8012422:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

      SignalRateMeasFixed400mmFix =
 8012426:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012428:	025b      	lsls	r3, r3, #9
 801242a:	643b      	str	r3, [r7, #64]	@ 0x40
          VL53L0X_FIXPOINT97TOFIXPOINT1616(SignalRateMeasFixed1104_400_mm);

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, SignalRateMeasFixed400mm,
 801242c:	687b      	ldr	r3, [r7, #4]
 801242e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012430:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
                                         SignalRateMeasFixed400mmFix);

      OffsetMicroMeters = 0;
 8012434:	2300      	movs	r3, #0
 8012436:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
      if (DistMeasFixed1104_400_mm != 0) {
 801243a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801243c:	2b00      	cmp	r3, #0
 801243e:	d011      	beq.n	8012464 <VL53L0X_get_info_from_device+0x96e>
        OffsetFixed1104_mm = DistMeasFixed1104_400_mm - DistMeasTgtFixed1104_mm;
 8012440:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012442:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012444:	1ad3      	subs	r3, r2, r3
 8012446:	64bb      	str	r3, [r7, #72]	@ 0x48
        OffsetMicroMeters = (OffsetFixed1104_mm * 1000) >> 4;
 8012448:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801244a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801244e:	fb02 f303 	mul.w	r3, r2, r3
 8012452:	091b      	lsrs	r3, r3, #4
 8012454:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
        OffsetMicroMeters *= -1;
 8012458:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 801245c:	425b      	negs	r3, r3
 801245e:	b29b      	uxth	r3, r3
 8012460:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
      }

      PALDevDataSet(Dev, Part2PartOffsetAdjustmentNVMMicroMeter,
 8012464:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	60da      	str	r2, [r3, #12]
                    OffsetMicroMeters);
    }
    byte = (uint8_t)(ReadDataFromDeviceDone | option);
 801246c:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8012470:	78fb      	ldrb	r3, [r7, #3]
 8012472:	4313      	orrs	r3, r2
 8012474:	b2db      	uxtb	r3, r3
 8012476:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, byte);
 801247a:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 801247e:	687b      	ldr	r3, [r7, #4]
 8012480:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  }

  return Status;
 8012484:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8012488:	4618      	mov	r0, r3
 801248a:	3760      	adds	r7, #96	@ 0x60
 801248c:	46bd      	mov	sp, r7
 801248e:	bd80      	pop	{r7, pc}

08012490 <VL53L0X_calc_macro_period_ps>:

uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev,
                                      uint8_t vcsel_period_pclks) {
 8012490:	b480      	push	{r7}
 8012492:	b087      	sub	sp, #28
 8012494:	af00      	add	r7, sp, #0
 8012496:	6078      	str	r0, [r7, #4]
 8012498:	460b      	mov	r3, r1
 801249a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ps;

  /* The above calculation will produce rounding errors,
     therefore set fixed value
  */
  PLL_period_ps = 1655;
 801249c:	f240 6277 	movw	r2, #1655	@ 0x677
 80124a0:	f04f 0300 	mov.w	r3, #0
 80124a4:	e9c7 2304 	strd	r2, r3, [r7, #16]

  macro_period_vclks = 2304;
 80124a8:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 80124ac:	60fb      	str	r3, [r7, #12]
  macro_period_ps =
      (uint32_t)(macro_period_vclks * vcsel_period_pclks * PLL_period_ps);
 80124ae:	78fb      	ldrb	r3, [r7, #3]
 80124b0:	68fa      	ldr	r2, [r7, #12]
 80124b2:	fb02 f303 	mul.w	r3, r2, r3
 80124b6:	693a      	ldr	r2, [r7, #16]
  macro_period_ps =
 80124b8:	fb02 f303 	mul.w	r3, r2, r3
 80124bc:	60bb      	str	r3, [r7, #8]

  LOG_FUNCTION_END("");
  return macro_period_ps;
 80124be:	68bb      	ldr	r3, [r7, #8]
}
 80124c0:	4618      	mov	r0, r3
 80124c2:	371c      	adds	r7, #28
 80124c4:	46bd      	mov	sp, r7
 80124c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ca:	4770      	bx	lr

080124cc <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks) {
 80124cc:	b480      	push	{r7}
 80124ce:	b087      	sub	sp, #28
 80124d0:	af00      	add	r7, sp, #0
 80124d2:	6078      	str	r0, [r7, #4]
  /*!
   * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
   */

  uint16_t encoded_timeout = 0;
 80124d4:	2300      	movs	r3, #0
 80124d6:	82fb      	strh	r3, [r7, #22]
  uint32_t ls_byte = 0;
 80124d8:	2300      	movs	r3, #0
 80124da:	613b      	str	r3, [r7, #16]
  uint16_t ms_byte = 0;
 80124dc:	2300      	movs	r3, #0
 80124de:	81fb      	strh	r3, [r7, #14]

  if (timeout_macro_clks > 0) {
 80124e0:	687b      	ldr	r3, [r7, #4]
 80124e2:	2b00      	cmp	r3, #0
 80124e4:	d015      	beq.n	8012512 <VL53L0X_encode_timeout+0x46>
    ls_byte = timeout_macro_clks - 1;
 80124e6:	687b      	ldr	r3, [r7, #4]
 80124e8:	3b01      	subs	r3, #1
 80124ea:	613b      	str	r3, [r7, #16]

    while ((ls_byte & 0xFFFFFF00) > 0) {
 80124ec:	e005      	b.n	80124fa <VL53L0X_encode_timeout+0x2e>
      ls_byte = ls_byte >> 1;
 80124ee:	693b      	ldr	r3, [r7, #16]
 80124f0:	085b      	lsrs	r3, r3, #1
 80124f2:	613b      	str	r3, [r7, #16]
      ms_byte++;
 80124f4:	89fb      	ldrh	r3, [r7, #14]
 80124f6:	3301      	adds	r3, #1
 80124f8:	81fb      	strh	r3, [r7, #14]
    while ((ls_byte & 0xFFFFFF00) > 0) {
 80124fa:	693b      	ldr	r3, [r7, #16]
 80124fc:	2bff      	cmp	r3, #255	@ 0xff
 80124fe:	d8f6      	bhi.n	80124ee <VL53L0X_encode_timeout+0x22>
    }

    encoded_timeout = (ms_byte << 8) + (uint16_t)(ls_byte & 0x000000FF);
 8012500:	89fb      	ldrh	r3, [r7, #14]
 8012502:	021b      	lsls	r3, r3, #8
 8012504:	b29a      	uxth	r2, r3
 8012506:	693b      	ldr	r3, [r7, #16]
 8012508:	b29b      	uxth	r3, r3
 801250a:	b2db      	uxtb	r3, r3
 801250c:	b29b      	uxth	r3, r3
 801250e:	4413      	add	r3, r2
 8012510:	82fb      	strh	r3, [r7, #22]
  }

  return encoded_timeout;
 8012512:	8afb      	ldrh	r3, [r7, #22]
}
 8012514:	4618      	mov	r0, r3
 8012516:	371c      	adds	r7, #28
 8012518:	46bd      	mov	sp, r7
 801251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801251e:	4770      	bx	lr

08012520 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout) {
 8012520:	b480      	push	{r7}
 8012522:	b085      	sub	sp, #20
 8012524:	af00      	add	r7, sp, #0
 8012526:	4603      	mov	r3, r0
 8012528:	80fb      	strh	r3, [r7, #6]
  /*!
   * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
   */

  uint32_t timeout_macro_clks = 0;
 801252a:	2300      	movs	r3, #0
 801252c:	60fb      	str	r3, [r7, #12]

  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 801252e:	88fb      	ldrh	r3, [r7, #6]
 8012530:	b2db      	uxtb	r3, r3
                        << (uint32_t)((encoded_timeout & 0xFF00) >> 8)) +
 8012532:	88fa      	ldrh	r2, [r7, #6]
 8012534:	0a12      	lsrs	r2, r2, #8
 8012536:	b292      	uxth	r2, r2
 8012538:	4093      	lsls	r3, r2
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 801253a:	3301      	adds	r3, #1
 801253c:	60fb      	str	r3, [r7, #12]
                       1;

  return timeout_macro_clks;
 801253e:	68fb      	ldr	r3, [r7, #12]
}
 8012540:	4618      	mov	r0, r3
 8012542:	3714      	adds	r7, #20
 8012544:	46bd      	mov	sp, r7
 8012546:	f85d 7b04 	ldr.w	r7, [sp], #4
 801254a:	4770      	bx	lr

0801254c <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev, uint32_t timeout_period_us,
                                    uint8_t vcsel_period_pclks) {
 801254c:	b580      	push	{r7, lr}
 801254e:	b088      	sub	sp, #32
 8012550:	af00      	add	r7, sp, #0
 8012552:	60f8      	str	r0, [r7, #12]
 8012554:	60b9      	str	r1, [r7, #8]
 8012556:	4613      	mov	r3, r2
 8012558:	71fb      	strb	r3, [r7, #7]
  uint32_t macro_period_ps;
  uint32_t macro_period_ns;
  uint32_t timeout_period_mclks = 0;
 801255a:	2300      	movs	r3, #0
 801255c:	61fb      	str	r3, [r7, #28]

  macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 801255e:	79fb      	ldrb	r3, [r7, #7]
 8012560:	4619      	mov	r1, r3
 8012562:	68f8      	ldr	r0, [r7, #12]
 8012564:	f7ff ff94 	bl	8012490 <VL53L0X_calc_macro_period_ps>
 8012568:	61b8      	str	r0, [r7, #24]
  macro_period_ns = (macro_period_ps + 500) / 1000;
 801256a:	69bb      	ldr	r3, [r7, #24]
 801256c:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012570:	4a0a      	ldr	r2, [pc, #40]	@ (801259c <VL53L0X_calc_timeout_mclks+0x50>)
 8012572:	fba2 2303 	umull	r2, r3, r2, r3
 8012576:	099b      	lsrs	r3, r3, #6
 8012578:	617b      	str	r3, [r7, #20]

  timeout_period_mclks =
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 801257a:	68bb      	ldr	r3, [r7, #8]
 801257c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012580:	fb03 f202 	mul.w	r2, r3, r2
 8012584:	697b      	ldr	r3, [r7, #20]
 8012586:	085b      	lsrs	r3, r3, #1
 8012588:	441a      	add	r2, r3
  timeout_period_mclks =
 801258a:	697b      	ldr	r3, [r7, #20]
 801258c:	fbb2 f3f3 	udiv	r3, r2, r3
 8012590:	61fb      	str	r3, [r7, #28]
                 macro_period_ns);

  return timeout_period_mclks;
 8012592:	69fb      	ldr	r3, [r7, #28]
}
 8012594:	4618      	mov	r0, r3
 8012596:	3720      	adds	r7, #32
 8012598:	46bd      	mov	sp, r7
 801259a:	bd80      	pop	{r7, pc}
 801259c:	10624dd3 	.word	0x10624dd3

080125a0 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev, uint16_t timeout_period_mclks,
                                 uint8_t vcsel_period_pclks) {
 80125a0:	b580      	push	{r7, lr}
 80125a2:	b086      	sub	sp, #24
 80125a4:	af00      	add	r7, sp, #0
 80125a6:	6078      	str	r0, [r7, #4]
 80125a8:	460b      	mov	r3, r1
 80125aa:	807b      	strh	r3, [r7, #2]
 80125ac:	4613      	mov	r3, r2
 80125ae:	707b      	strb	r3, [r7, #1]
  uint32_t macro_period_ps;
  uint32_t macro_period_ns;
  uint32_t actual_timeout_period_us = 0;
 80125b0:	2300      	movs	r3, #0
 80125b2:	617b      	str	r3, [r7, #20]

  macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 80125b4:	787b      	ldrb	r3, [r7, #1]
 80125b6:	4619      	mov	r1, r3
 80125b8:	6878      	ldr	r0, [r7, #4]
 80125ba:	f7ff ff69 	bl	8012490 <VL53L0X_calc_macro_period_ps>
 80125be:	6138      	str	r0, [r7, #16]
  macro_period_ns = (macro_period_ps + 500) / 1000;
 80125c0:	693b      	ldr	r3, [r7, #16]
 80125c2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80125c6:	4a0b      	ldr	r2, [pc, #44]	@ (80125f4 <VL53L0X_calc_timeout_us+0x54>)
 80125c8:	fba2 2303 	umull	r2, r3, r2, r3
 80125cc:	099b      	lsrs	r3, r3, #6
 80125ce:	60fb      	str	r3, [r7, #12]

  actual_timeout_period_us =
      ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 80125d0:	887b      	ldrh	r3, [r7, #2]
 80125d2:	68fa      	ldr	r2, [r7, #12]
 80125d4:	fb03 f202 	mul.w	r2, r3, r2
 80125d8:	68fb      	ldr	r3, [r7, #12]
 80125da:	085b      	lsrs	r3, r3, #1
 80125dc:	4413      	add	r3, r2
  actual_timeout_period_us =
 80125de:	4a05      	ldr	r2, [pc, #20]	@ (80125f4 <VL53L0X_calc_timeout_us+0x54>)
 80125e0:	fba2 2303 	umull	r2, r3, r2, r3
 80125e4:	099b      	lsrs	r3, r3, #6
 80125e6:	617b      	str	r3, [r7, #20]

  return actual_timeout_period_us;
 80125e8:	697b      	ldr	r3, [r7, #20]
}
 80125ea:	4618      	mov	r0, r3
 80125ec:	3718      	adds	r7, #24
 80125ee:	46bd      	mov	sp, r7
 80125f0:	bd80      	pop	{r7, pc}
 80125f2:	bf00      	nop
 80125f4:	10624dd3 	.word	0x10624dd3

080125f8 <get_sequence_step_timeout>:

VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
                                        VL53L0X_SequenceStepId SequenceStepId,
                                        uint32_t *pTimeOutMicroSecs) {
 80125f8:	b580      	push	{r7, lr}
 80125fa:	b08c      	sub	sp, #48	@ 0x30
 80125fc:	af00      	add	r7, sp, #0
 80125fe:	60f8      	str	r0, [r7, #12]
 8012600:	460b      	mov	r3, r1
 8012602:	607a      	str	r2, [r7, #4]
 8012604:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012606:	2300      	movs	r3, #0
 8012608:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t CurrentVCSELPulsePeriodPClk;
  uint8_t EncodedTimeOutByte = 0;
 801260c:	2300      	movs	r3, #0
 801260e:	f887 3020 	strb.w	r3, [r7, #32]
  uint32_t TimeoutMicroSeconds = 0;
 8012612:	2300      	movs	r3, #0
 8012614:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint16_t PreRangeEncodedTimeOut = 0;
 8012616:	2300      	movs	r3, #0
 8012618:	83fb      	strh	r3, [r7, #30]
  uint16_t MsrcTimeOutMClks;
  uint16_t PreRangeTimeOutMClks;
  uint16_t FinalRangeTimeOutMClks = 0;
 801261a:	2300      	movs	r3, #0
 801261c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t FinalRangeEncodedTimeOut;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 801261e:	7afb      	ldrb	r3, [r7, #11]
 8012620:	2b00      	cmp	r3, #0
 8012622:	d005      	beq.n	8012630 <get_sequence_step_timeout+0x38>
 8012624:	7afb      	ldrb	r3, [r7, #11]
 8012626:	2b01      	cmp	r3, #1
 8012628:	d002      	beq.n	8012630 <get_sequence_step_timeout+0x38>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_DSS) ||
 801262a:	7afb      	ldrb	r3, [r7, #11]
 801262c:	2b02      	cmp	r3, #2
 801262e:	d127      	bne.n	8012680 <get_sequence_step_timeout+0x88>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012630:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012634:	461a      	mov	r2, r3
 8012636:	2100      	movs	r1, #0
 8012638:	68f8      	ldr	r0, [r7, #12]
 801263a:	f7fd faaa 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 801263e:	4603      	mov	r3, r0
 8012640:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                         &CurrentVCSELPulsePeriodPClk);
    if (Status == VL53L0X_ERROR_NONE) {
 8012644:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8012648:	2b00      	cmp	r3, #0
 801264a:	d109      	bne.n	8012660 <get_sequence_step_timeout+0x68>
      Status = VL53L0X_RdByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
 801264c:	f107 0320 	add.w	r3, r7, #32
 8012650:	461a      	mov	r2, r3
 8012652:	2146      	movs	r1, #70	@ 0x46
 8012654:	68f8      	ldr	r0, [r7, #12]
 8012656:	f001 faac 	bl	8013bb2 <VL53L0X_RdByte>
 801265a:	4603      	mov	r3, r0
 801265c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                              &EncodedTimeOutByte);
    }
    MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8012660:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012664:	4618      	mov	r0, r3
 8012666:	f7ff ff5b 	bl	8012520 <VL53L0X_decode_timeout>
 801266a:	4603      	mov	r3, r0
 801266c:	847b      	strh	r3, [r7, #34]	@ 0x22

    TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev, MsrcTimeOutMClks,
 801266e:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8012672:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012674:	4619      	mov	r1, r3
 8012676:	68f8      	ldr	r0, [r7, #12]
 8012678:	f7ff ff92 	bl	80125a0 <VL53L0X_calc_timeout_us>
 801267c:	62b8      	str	r0, [r7, #40]	@ 0x28
 801267e:	e092      	b.n	80127a6 <get_sequence_step_timeout+0x1ae>
                                                  CurrentVCSELPulsePeriodPClk);
  } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8012680:	7afb      	ldrb	r3, [r7, #11]
 8012682:	2b03      	cmp	r3, #3
 8012684:	d135      	bne.n	80126f2 <get_sequence_step_timeout+0xfa>
    /* Retrieve PRE-RANGE VCSEL Period */
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012686:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 801268a:	461a      	mov	r2, r3
 801268c:	2100      	movs	r1, #0
 801268e:	68f8      	ldr	r0, [r7, #12]
 8012690:	f7fd fa7f 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 8012694:	4603      	mov	r3, r0
 8012696:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                         &CurrentVCSELPulsePeriodPClk);

    /* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
    if (Status == VL53L0X_ERROR_NONE) {
 801269a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801269e:	2b00      	cmp	r3, #0
 80126a0:	f040 8081 	bne.w	80127a6 <get_sequence_step_timeout+0x1ae>

      /* Retrieve PRE-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 80126a4:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 80126a8:	461a      	mov	r2, r3
 80126aa:	2100      	movs	r1, #0
 80126ac:	68f8      	ldr	r0, [r7, #12]
 80126ae:	f7fd fa70 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 80126b2:	4603      	mov	r3, r0
 80126b4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                           &CurrentVCSELPulsePeriodPClk);

      if (Status == VL53L0X_ERROR_NONE) {
 80126b8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80126bc:	2b00      	cmp	r3, #0
 80126be:	d109      	bne.n	80126d4 <get_sequence_step_timeout+0xdc>
        Status =
            VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80126c0:	f107 031e 	add.w	r3, r7, #30
 80126c4:	461a      	mov	r2, r3
 80126c6:	2151      	movs	r1, #81	@ 0x51
 80126c8:	68f8      	ldr	r0, [r7, #12]
 80126ca:	f001 fafd 	bl	8013cc8 <VL53L0X_RdWord>
 80126ce:	4603      	mov	r3, r0
 80126d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                           &PreRangeEncodedTimeOut);
      }

      PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 80126d4:	8bfb      	ldrh	r3, [r7, #30]
 80126d6:	4618      	mov	r0, r3
 80126d8:	f7ff ff22 	bl	8012520 <VL53L0X_decode_timeout>
 80126dc:	4603      	mov	r3, r0
 80126de:	84fb      	strh	r3, [r7, #38]	@ 0x26

      TimeoutMicroSeconds = VL53L0X_calc_timeout_us(
 80126e0:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 80126e4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80126e6:	4619      	mov	r1, r3
 80126e8:	68f8      	ldr	r0, [r7, #12]
 80126ea:	f7ff ff59 	bl	80125a0 <VL53L0X_calc_timeout_us>
 80126ee:	62b8      	str	r0, [r7, #40]	@ 0x28
 80126f0:	e059      	b.n	80127a6 <get_sequence_step_timeout+0x1ae>
          Dev, PreRangeTimeOutMClks, CurrentVCSELPulsePeriodPClk);
    }
  } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80126f2:	7afb      	ldrb	r3, [r7, #11]
 80126f4:	2b04      	cmp	r3, #4
 80126f6:	d156      	bne.n	80127a6 <get_sequence_step_timeout+0x1ae>

    VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80126f8:	f107 0314 	add.w	r3, r7, #20
 80126fc:	4619      	mov	r1, r3
 80126fe:	68f8      	ldr	r0, [r7, #12]
 8012700:	f7fd fb50 	bl	800fda4 <VL53L0X_GetSequenceStepEnables>
    PreRangeTimeOutMClks = 0;
 8012704:	2300      	movs	r3, #0
 8012706:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (SchedulerSequenceSteps.PreRangeOn) {
 8012708:	7dfb      	ldrb	r3, [r7, #23]
 801270a:	2b00      	cmp	r3, #0
 801270c:	d01d      	beq.n	801274a <get_sequence_step_timeout+0x152>
      /* Retrieve PRE-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 801270e:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012712:	461a      	mov	r2, r3
 8012714:	2100      	movs	r1, #0
 8012716:	68f8      	ldr	r0, [r7, #12]
 8012718:	f7fd fa3b 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 801271c:	4603      	mov	r3, r0
 801271e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                           &CurrentVCSELPulsePeriodPClk);

      /* Retrieve PRE-RANGE Timeout in Macro periods
       * (MCLKS) */
      if (Status == VL53L0X_ERROR_NONE) {
 8012722:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8012726:	2b00      	cmp	r3, #0
 8012728:	d10f      	bne.n	801274a <get_sequence_step_timeout+0x152>
        Status =
            VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 801272a:	f107 031e 	add.w	r3, r7, #30
 801272e:	461a      	mov	r2, r3
 8012730:	2151      	movs	r1, #81	@ 0x51
 8012732:	68f8      	ldr	r0, [r7, #12]
 8012734:	f001 fac8 	bl	8013cc8 <VL53L0X_RdWord>
 8012738:	4603      	mov	r3, r0
 801273a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                           &PreRangeEncodedTimeOut);
        PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 801273e:	8bfb      	ldrh	r3, [r7, #30]
 8012740:	4618      	mov	r0, r3
 8012742:	f7ff feed 	bl	8012520 <VL53L0X_decode_timeout>
 8012746:	4603      	mov	r3, r0
 8012748:	84fb      	strh	r3, [r7, #38]	@ 0x26
      }
    }

    if (Status == VL53L0X_ERROR_NONE) {
 801274a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801274e:	2b00      	cmp	r3, #0
 8012750:	d109      	bne.n	8012766 <get_sequence_step_timeout+0x16e>
      /* Retrieve FINAL-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(
 8012752:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012756:	461a      	mov	r2, r3
 8012758:	2101      	movs	r1, #1
 801275a:	68f8      	ldr	r0, [r7, #12]
 801275c:	f7fd fa19 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 8012760:	4603      	mov	r3, r0
 8012762:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, &CurrentVCSELPulsePeriodPClk);
    }

    /* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
    if (Status == VL53L0X_ERROR_NONE) {
 8012766:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801276a:	2b00      	cmp	r3, #0
 801276c:	d10f      	bne.n	801278e <get_sequence_step_timeout+0x196>
      Status =
          VL53L0X_RdWord(Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 801276e:	f107 031c 	add.w	r3, r7, #28
 8012772:	461a      	mov	r2, r3
 8012774:	2171      	movs	r1, #113	@ 0x71
 8012776:	68f8      	ldr	r0, [r7, #12]
 8012778:	f001 faa6 	bl	8013cc8 <VL53L0X_RdWord>
 801277c:	4603      	mov	r3, r0
 801277e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                         &FinalRangeEncodedTimeOut);
      FinalRangeTimeOutMClks = VL53L0X_decode_timeout(FinalRangeEncodedTimeOut);
 8012782:	8bbb      	ldrh	r3, [r7, #28]
 8012784:	4618      	mov	r0, r3
 8012786:	f7ff fecb 	bl	8012520 <VL53L0X_decode_timeout>
 801278a:	4603      	mov	r3, r0
 801278c:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 801278e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012790:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012792:	1ad3      	subs	r3, r2, r3
 8012794:	84bb      	strh	r3, [r7, #36]	@ 0x24
    TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev, FinalRangeTimeOutMClks,
 8012796:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 801279a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801279c:	4619      	mov	r1, r3
 801279e:	68f8      	ldr	r0, [r7, #12]
 80127a0:	f7ff fefe 	bl	80125a0 <VL53L0X_calc_timeout_us>
 80127a4:	62b8      	str	r0, [r7, #40]	@ 0x28
                                                  CurrentVCSELPulsePeriodPClk);
  }

  *pTimeOutMicroSecs = TimeoutMicroSeconds;
 80127a6:	687b      	ldr	r3, [r7, #4]
 80127a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80127aa:	601a      	str	r2, [r3, #0]

  return Status;
 80127ac:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80127b0:	4618      	mov	r0, r3
 80127b2:	3730      	adds	r7, #48	@ 0x30
 80127b4:	46bd      	mov	sp, r7
 80127b6:	bd80      	pop	{r7, pc}

080127b8 <set_sequence_step_timeout>:

VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
                                        VL53L0X_SequenceStepId SequenceStepId,
                                        uint32_t TimeOutMicroSecs) {
 80127b8:	b580      	push	{r7, lr}
 80127ba:	b08a      	sub	sp, #40	@ 0x28
 80127bc:	af00      	add	r7, sp, #0
 80127be:	60f8      	str	r0, [r7, #12]
 80127c0:	460b      	mov	r3, r1
 80127c2:	607a      	str	r2, [r7, #4]
 80127c4:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80127c6:	2300      	movs	r3, #0
 80127c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint16_t MsrcRangeTimeOutMClks;
  uint16_t FinalRangeTimeOutMClks;
  uint16_t FinalRangeEncodedTimeOut;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 80127cc:	7afb      	ldrb	r3, [r7, #11]
 80127ce:	2b00      	cmp	r3, #0
 80127d0:	d005      	beq.n	80127de <set_sequence_step_timeout+0x26>
 80127d2:	7afb      	ldrb	r3, [r7, #11]
 80127d4:	2b01      	cmp	r3, #1
 80127d6:	d002      	beq.n	80127de <set_sequence_step_timeout+0x26>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_DSS) ||
 80127d8:	7afb      	ldrb	r3, [r7, #11]
 80127da:	2b02      	cmp	r3, #2
 80127dc:	d138      	bne.n	8012850 <set_sequence_step_timeout+0x98>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 80127de:	f107 031d 	add.w	r3, r7, #29
 80127e2:	461a      	mov	r2, r3
 80127e4:	2100      	movs	r1, #0
 80127e6:	68f8      	ldr	r0, [r7, #12]
 80127e8:	f7fd f9d3 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 80127ec:	4603      	mov	r3, r0
 80127ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                         &CurrentVCSELPulsePeriodPClk);

    if (Status == VL53L0X_ERROR_NONE) {
 80127f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d11a      	bne.n	8012830 <set_sequence_step_timeout+0x78>
      MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 80127fa:	7f7b      	ldrb	r3, [r7, #29]
 80127fc:	461a      	mov	r2, r3
 80127fe:	6879      	ldr	r1, [r7, #4]
 8012800:	68f8      	ldr	r0, [r7, #12]
 8012802:	f7ff fea3 	bl	801254c <VL53L0X_calc_timeout_mclks>
 8012806:	4603      	mov	r3, r0
 8012808:	83fb      	strh	r3, [r7, #30]
          Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);

      if (MsrcRangeTimeOutMClks > 256)
 801280a:	8bfb      	ldrh	r3, [r7, #30]
 801280c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012810:	d903      	bls.n	801281a <set_sequence_step_timeout+0x62>
        MsrcEncodedTimeOut = 255;
 8012812:	23ff      	movs	r3, #255	@ 0xff
 8012814:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012818:	e004      	b.n	8012824 <set_sequence_step_timeout+0x6c>
      else
        MsrcEncodedTimeOut = (uint8_t)MsrcRangeTimeOutMClks - 1;
 801281a:	8bfb      	ldrh	r3, [r7, #30]
 801281c:	b2db      	uxtb	r3, r3
 801281e:	3b01      	subs	r3, #1
 8012820:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, LastEncodedTimeout,
 8012824:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012828:	b29a      	uxth	r2, r3
 801282a:	68fb      	ldr	r3, [r7, #12]
 801282c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
                                         MsrcEncodedTimeOut);
    }

    if (Status == VL53L0X_ERROR_NONE) {
 8012830:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012834:	2b00      	cmp	r3, #0
 8012836:	f040 80ad 	bne.w	8012994 <set_sequence_step_timeout+0x1dc>
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
 801283a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801283e:	461a      	mov	r2, r3
 8012840:	2146      	movs	r1, #70	@ 0x46
 8012842:	68f8      	ldr	r0, [r7, #12]
 8012844:	f001 fab6 	bl	8013db4 <VL53L0X_WrByte>
 8012848:	4603      	mov	r3, r0
 801284a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (Status == VL53L0X_ERROR_NONE) {
 801284e:	e0a1      	b.n	8012994 <set_sequence_step_timeout+0x1dc>
                              MsrcEncodedTimeOut);
    }
  } else {

    if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8012850:	7afb      	ldrb	r3, [r7, #11]
 8012852:	2b03      	cmp	r3, #3
 8012854:	d135      	bne.n	80128c2 <set_sequence_step_timeout+0x10a>

      if (Status == VL53L0X_ERROR_NONE) {
 8012856:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801285a:	2b00      	cmp	r3, #0
 801285c:	d11b      	bne.n	8012896 <set_sequence_step_timeout+0xde>
        Status = VL53L0X_GetVcselPulsePeriod(
 801285e:	f107 031d 	add.w	r3, r7, #29
 8012862:	461a      	mov	r2, r3
 8012864:	2100      	movs	r1, #0
 8012866:	68f8      	ldr	r0, [r7, #12]
 8012868:	f7fd f993 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 801286c:	4603      	mov	r3, r0
 801286e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, &CurrentVCSELPulsePeriodPClk);
        PreRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 8012872:	7f7b      	ldrb	r3, [r7, #29]
 8012874:	461a      	mov	r2, r3
 8012876:	6879      	ldr	r1, [r7, #4]
 8012878:	68f8      	ldr	r0, [r7, #12]
 801287a:	f7ff fe67 	bl	801254c <VL53L0X_calc_timeout_mclks>
 801287e:	4603      	mov	r3, r0
 8012880:	84bb      	strh	r3, [r7, #36]	@ 0x24
            Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);
        PreRangeEncodedTimeOut = VL53L0X_encode_timeout(PreRangeTimeOutMClks);
 8012882:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012884:	4618      	mov	r0, r3
 8012886:	f7ff fe21 	bl	80124cc <VL53L0X_encode_timeout>
 801288a:	4603      	mov	r3, r0
 801288c:	837b      	strh	r3, [r7, #26]

        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, LastEncodedTimeout,
 801288e:	8b7a      	ldrh	r2, [r7, #26]
 8012890:	68fb      	ldr	r3, [r7, #12]
 8012892:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
                                           PreRangeEncodedTimeOut);
      }

      if (Status == VL53L0X_ERROR_NONE) {
 8012896:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801289a:	2b00      	cmp	r3, #0
 801289c:	d108      	bne.n	80128b0 <set_sequence_step_timeout+0xf8>
        Status =
            VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 801289e:	8b7b      	ldrh	r3, [r7, #26]
 80128a0:	461a      	mov	r2, r3
 80128a2:	2151      	movs	r1, #81	@ 0x51
 80128a4:	68f8      	ldr	r0, [r7, #12]
 80128a6:	f001 faa9 	bl	8013dfc <VL53L0X_WrWord>
 80128aa:	4603      	mov	r3, r0
 80128ac:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                           PreRangeEncodedTimeOut);
      }

      if (Status == VL53L0X_ERROR_NONE) {
 80128b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80128b4:	2b00      	cmp	r3, #0
 80128b6:	d16d      	bne.n	8012994 <set_sequence_step_timeout+0x1dc>
        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
 80128b8:	68fb      	ldr	r3, [r7, #12]
 80128ba:	687a      	ldr	r2, [r7, #4]
 80128bc:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 80128c0:	e068      	b.n	8012994 <set_sequence_step_timeout+0x1dc>
                                           TimeOutMicroSecs);
      }
    } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 80128c2:	7afb      	ldrb	r3, [r7, #11]
 80128c4:	2b04      	cmp	r3, #4
 80128c6:	d162      	bne.n	801298e <set_sequence_step_timeout+0x1d6>
       * must be added. To do this both final and pre-range
       * timeouts must be expressed in macro periods MClks
       * because they have different vcsel periods.
       */

      VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80128c8:	f107 0314 	add.w	r3, r7, #20
 80128cc:	4619      	mov	r1, r3
 80128ce:	68f8      	ldr	r0, [r7, #12]
 80128d0:	f7fd fa68 	bl	800fda4 <VL53L0X_GetSequenceStepEnables>
      PreRangeTimeOutMClks = 0;
 80128d4:	2300      	movs	r3, #0
 80128d6:	84bb      	strh	r3, [r7, #36]	@ 0x24
      if (SchedulerSequenceSteps.PreRangeOn) {
 80128d8:	7dfb      	ldrb	r3, [r7, #23]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d01d      	beq.n	801291a <set_sequence_step_timeout+0x162>

        /* Retrieve PRE-RANGE VCSEL Period */
        Status = VL53L0X_GetVcselPulsePeriod(
 80128de:	f107 031d 	add.w	r3, r7, #29
 80128e2:	461a      	mov	r2, r3
 80128e4:	2100      	movs	r1, #0
 80128e6:	68f8      	ldr	r0, [r7, #12]
 80128e8:	f7fd f953 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 80128ec:	4603      	mov	r3, r0
 80128ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, &CurrentVCSELPulsePeriodPClk);

        /* Retrieve PRE-RANGE Timeout in Macro periods
         * (MCLKS) */
        if (Status == VL53L0X_ERROR_NONE) {
 80128f2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d10f      	bne.n	801291a <set_sequence_step_timeout+0x162>
          Status = VL53L0X_RdWord(Dev, 0x51, &PreRangeEncodedTimeOut);
 80128fa:	f107 031a 	add.w	r3, r7, #26
 80128fe:	461a      	mov	r2, r3
 8012900:	2151      	movs	r1, #81	@ 0x51
 8012902:	68f8      	ldr	r0, [r7, #12]
 8012904:	f001 f9e0 	bl	8013cc8 <VL53L0X_RdWord>
 8012908:	4603      	mov	r3, r0
 801290a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 801290e:	8b7b      	ldrh	r3, [r7, #26]
 8012910:	4618      	mov	r0, r3
 8012912:	f7ff fe05 	bl	8012520 <VL53L0X_decode_timeout>
 8012916:	4603      	mov	r3, r0
 8012918:	84bb      	strh	r3, [r7, #36]	@ 0x24
      }

      /* Calculate FINAL RANGE Timeout in Macro Periods
       * (MCLKS) and add PRE-RANGE value
       */
      if (Status == VL53L0X_ERROR_NONE) {
 801291a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801291e:	2b00      	cmp	r3, #0
 8012920:	d109      	bne.n	8012936 <set_sequence_step_timeout+0x17e>

        Status =
            VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
 8012922:	f107 031d 	add.w	r3, r7, #29
 8012926:	461a      	mov	r2, r3
 8012928:	2101      	movs	r1, #1
 801292a:	68f8      	ldr	r0, [r7, #12]
 801292c:	f7fd f931 	bl	800fb92 <VL53L0X_GetVcselPulsePeriod>
 8012930:	4603      	mov	r3, r0
 8012932:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                        &CurrentVCSELPulsePeriodPClk);
      }
      if (Status == VL53L0X_ERROR_NONE) {
 8012936:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801293a:	2b00      	cmp	r3, #0
 801293c:	d12a      	bne.n	8012994 <set_sequence_step_timeout+0x1dc>

        FinalRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 801293e:	7f7b      	ldrb	r3, [r7, #29]
 8012940:	461a      	mov	r2, r3
 8012942:	6879      	ldr	r1, [r7, #4]
 8012944:	68f8      	ldr	r0, [r7, #12]
 8012946:	f7ff fe01 	bl	801254c <VL53L0X_calc_timeout_mclks>
 801294a:	4603      	mov	r3, r0
 801294c:	847b      	strh	r3, [r7, #34]	@ 0x22
            Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);

        FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 801294e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8012950:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012952:	4413      	add	r3, r2
 8012954:	847b      	strh	r3, [r7, #34]	@ 0x22

        FinalRangeEncodedTimeOut =
            VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 8012956:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012958:	4618      	mov	r0, r3
 801295a:	f7ff fdb7 	bl	80124cc <VL53L0X_encode_timeout>
 801295e:	4603      	mov	r3, r0
 8012960:	843b      	strh	r3, [r7, #32]

        if (Status == VL53L0X_ERROR_NONE) {
 8012962:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012966:	2b00      	cmp	r3, #0
 8012968:	d108      	bne.n	801297c <set_sequence_step_timeout+0x1c4>
          Status = VL53L0X_WrWord(Dev, 0x71, FinalRangeEncodedTimeOut);
 801296a:	8c3b      	ldrh	r3, [r7, #32]
 801296c:	461a      	mov	r2, r3
 801296e:	2171      	movs	r1, #113	@ 0x71
 8012970:	68f8      	ldr	r0, [r7, #12]
 8012972:	f001 fa43 	bl	8013dfc <VL53L0X_WrWord>
 8012976:	4603      	mov	r3, r0
 8012978:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (Status == VL53L0X_ERROR_NONE) {
 801297c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012980:	2b00      	cmp	r3, #0
 8012982:	d107      	bne.n	8012994 <set_sequence_step_timeout+0x1dc>
          VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs,
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	687a      	ldr	r2, [r7, #4]
 8012988:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 801298c:	e002      	b.n	8012994 <set_sequence_step_timeout+0x1dc>
                                             TimeOutMicroSecs);
        }
      }
    } else
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 801298e:	23fc      	movs	r3, #252	@ 0xfc
 8012990:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return Status;
 8012994:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8012998:	4618      	mov	r0, r3
 801299a:	3728      	adds	r7, #40	@ 0x28
 801299c:	46bd      	mov	sp, r7
 801299e:	bd80      	pop	{r7, pc}

080129a0 <VL53L0X_get_vcsel_pulse_period>:
}

VL53L0X_Error
VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
                               VL53L0X_VcselPeriod VcselPeriodType,
                               uint8_t *pVCSELPulsePeriodPCLK) {
 80129a0:	b580      	push	{r7, lr}
 80129a2:	b086      	sub	sp, #24
 80129a4:	af00      	add	r7, sp, #0
 80129a6:	60f8      	str	r0, [r7, #12]
 80129a8:	460b      	mov	r3, r1
 80129aa:	607a      	str	r2, [r7, #4]
 80129ac:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80129ae:	2300      	movs	r3, #0
 80129b0:	75fb      	strb	r3, [r7, #23]
  uint8_t vcsel_period_reg;

  switch (VcselPeriodType) {
 80129b2:	7afb      	ldrb	r3, [r7, #11]
 80129b4:	2b00      	cmp	r3, #0
 80129b6:	d002      	beq.n	80129be <VL53L0X_get_vcsel_pulse_period+0x1e>
 80129b8:	2b01      	cmp	r3, #1
 80129ba:	d00a      	beq.n	80129d2 <VL53L0X_get_vcsel_pulse_period+0x32>
 80129bc:	e013      	b.n	80129e6 <VL53L0X_get_vcsel_pulse_period+0x46>
  case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
 80129be:	f107 0316 	add.w	r3, r7, #22
 80129c2:	461a      	mov	r2, r3
 80129c4:	2150      	movs	r1, #80	@ 0x50
 80129c6:	68f8      	ldr	r0, [r7, #12]
 80129c8:	f001 f8f3 	bl	8013bb2 <VL53L0X_RdByte>
 80129cc:	4603      	mov	r3, r0
 80129ce:	75fb      	strb	r3, [r7, #23]
                            &vcsel_period_reg);
    break;
 80129d0:	e00b      	b.n	80129ea <VL53L0X_get_vcsel_pulse_period+0x4a>
  case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
 80129d2:	f107 0316 	add.w	r3, r7, #22
 80129d6:	461a      	mov	r2, r3
 80129d8:	2170      	movs	r1, #112	@ 0x70
 80129da:	68f8      	ldr	r0, [r7, #12]
 80129dc:	f001 f8e9 	bl	8013bb2 <VL53L0X_RdByte>
 80129e0:	4603      	mov	r3, r0
 80129e2:	75fb      	strb	r3, [r7, #23]
                            &vcsel_period_reg);
    break;
 80129e4:	e001      	b.n	80129ea <VL53L0X_get_vcsel_pulse_period+0x4a>
  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 80129e6:	23fc      	movs	r3, #252	@ 0xfc
 80129e8:	75fb      	strb	r3, [r7, #23]
  }

  if (Status == VL53L0X_ERROR_NONE)
 80129ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80129ee:	2b00      	cmp	r3, #0
 80129f0:	d107      	bne.n	8012a02 <VL53L0X_get_vcsel_pulse_period+0x62>
    *pVCSELPulsePeriodPCLK = VL53L0X_decode_vcsel_period(vcsel_period_reg);
 80129f2:	7dbb      	ldrb	r3, [r7, #22]
 80129f4:	4618      	mov	r0, r3
 80129f6:	f7fe fff6 	bl	80119e6 <VL53L0X_decode_vcsel_period>
 80129fa:	4603      	mov	r3, r0
 80129fc:	461a      	mov	r2, r3
 80129fe:	687b      	ldr	r3, [r7, #4]
 8012a00:	701a      	strb	r2, [r3, #0]

  return Status;
 8012a02:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012a06:	4618      	mov	r0, r3
 8012a08:	3718      	adds	r7, #24
 8012a0a:	46bd      	mov	sp, r7
 8012a0c:	bd80      	pop	{r7, pc}

08012a0e <VL53L0X_set_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
 8012a0e:	b580      	push	{r7, lr}
 8012a10:	b092      	sub	sp, #72	@ 0x48
 8012a12:	af00      	add	r7, sp, #0
 8012a14:	6078      	str	r0, [r7, #4]
 8012a16:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012a18:	2300      	movs	r3, #0
 8012a1a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t FinalRangeTimingBudgetMicroSeconds;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
  uint32_t MsrcDccTccTimeoutMicroSeconds = 2000;
 8012a1e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8012a22:	613b      	str	r3, [r7, #16]
  uint32_t StartOverheadMicroSeconds = 1320;
 8012a24:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8012a28:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t EndOverheadMicroSeconds = 960;
 8012a2a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8012a2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t MsrcOverheadMicroSeconds = 660;
 8012a30:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8012a34:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t TccOverheadMicroSeconds = 590;
 8012a36:	f240 234e 	movw	r3, #590	@ 0x24e
 8012a3a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t DssOverheadMicroSeconds = 690;
 8012a3c:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8012a40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t PreRangeOverheadMicroSeconds = 660;
 8012a42:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8012a46:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t FinalRangeOverheadMicroSeconds = 550;
 8012a48:	f240 2326 	movw	r3, #550	@ 0x226
 8012a4c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 8012a4e:	2300      	movs	r3, #0
 8012a50:	60fb      	str	r3, [r7, #12]
  uint32_t cMinTimingBudgetMicroSeconds = 20000;
 8012a52:	f644 6320 	movw	r3, #20000	@ 0x4e20
 8012a56:	623b      	str	r3, [r7, #32]
  uint32_t SubTimeout = 0;
 8012a58:	2300      	movs	r3, #0
 8012a5a:	61fb      	str	r3, [r7, #28]

  if (MeasurementTimingBudgetMicroSeconds < cMinTimingBudgetMicroSeconds) {
 8012a5c:	683a      	ldr	r2, [r7, #0]
 8012a5e:	6a3b      	ldr	r3, [r7, #32]
 8012a60:	429a      	cmp	r2, r3
 8012a62:	d205      	bcs.n	8012a70 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012a64:	23fc      	movs	r3, #252	@ 0xfc
 8012a66:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    return Status;
 8012a6a:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012a6e:	e0aa      	b.n	8012bc6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
  }

  FinalRangeTimingBudgetMicroSeconds =
      MeasurementTimingBudgetMicroSeconds -
      (StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 8012a70:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012a72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8012a74:	4413      	add	r3, r2
  FinalRangeTimingBudgetMicroSeconds =
 8012a76:	683a      	ldr	r2, [r7, #0]
 8012a78:	1ad3      	subs	r3, r2, r3
 8012a7a:	643b      	str	r3, [r7, #64]	@ 0x40

  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8012a7c:	f107 0314 	add.w	r3, r7, #20
 8012a80:	4619      	mov	r1, r3
 8012a82:	6878      	ldr	r0, [r7, #4]
 8012a84:	f7fd f98e 	bl	800fda4 <VL53L0X_GetSequenceStepEnables>
 8012a88:	4603      	mov	r3, r0
 8012a8a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  if (Status == VL53L0X_ERROR_NONE &&
 8012a8e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012a92:	2b00      	cmp	r3, #0
 8012a94:	d15b      	bne.n	8012b4e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012a96:	7d3b      	ldrb	r3, [r7, #20]
  if (Status == VL53L0X_ERROR_NONE &&
 8012a98:	2b00      	cmp	r3, #0
 8012a9a:	d105      	bne.n	8012aa8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012a9c:	7d7b      	ldrb	r3, [r7, #21]
 8012a9e:	2b00      	cmp	r3, #0
 8012aa0:	d102      	bne.n	8012aa8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
       SchedulerSequenceSteps.DssOn)) {
 8012aa2:	7dbb      	ldrb	r3, [r7, #22]
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012aa4:	2b00      	cmp	r3, #0
 8012aa6:	d052      	beq.n	8012b4e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

    /* TCC, MSRC and DSS all share the same timeout */
    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_MSRC,
 8012aa8:	f107 0310 	add.w	r3, r7, #16
 8012aac:	461a      	mov	r2, r3
 8012aae:	2102      	movs	r1, #2
 8012ab0:	6878      	ldr	r0, [r7, #4]
 8012ab2:	f7ff fda1 	bl	80125f8 <get_sequence_step_timeout>
 8012ab6:	4603      	mov	r3, r0
 8012ab8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       &MsrcDccTccTimeoutMicroSeconds);

    /* Subtract the TCC, MSRC and DSS timeouts if they are
     * enabled. */

    if (Status != VL53L0X_ERROR_NONE)
 8012abc:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d002      	beq.n	8012aca <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
      return Status;
 8012ac4:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012ac8:	e07d      	b.n	8012bc6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

    /* TCC */
    if (SchedulerSequenceSteps.TccOn) {
 8012aca:	7d3b      	ldrb	r3, [r7, #20]
 8012acc:	2b00      	cmp	r3, #0
 8012ace:	d00f      	beq.n	8012af0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

      SubTimeout = MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 8012ad0:	693b      	ldr	r3, [r7, #16]
 8012ad2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8012ad4:	4413      	add	r3, r2
 8012ad6:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8012ad8:	69fa      	ldr	r2, [r7, #28]
 8012ada:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012adc:	429a      	cmp	r2, r3
 8012ade:	d204      	bcs.n	8012aea <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8012ae0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012ae2:	69fb      	ldr	r3, [r7, #28]
 8012ae4:	1ad3      	subs	r3, r2, r3
 8012ae6:	643b      	str	r3, [r7, #64]	@ 0x40
 8012ae8:	e002      	b.n	8012af0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012aea:	23fc      	movs	r3, #252	@ 0xfc
 8012aec:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }

    if (Status != VL53L0X_ERROR_NONE) {
 8012af0:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d002      	beq.n	8012afe <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>

      return Status;
 8012af8:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012afc:	e063      	b.n	8012bc6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
    }

    /* DSS */
    if (SchedulerSequenceSteps.DssOn) {
 8012afe:	7dbb      	ldrb	r3, [r7, #22]
 8012b00:	2b00      	cmp	r3, #0
 8012b02:	d011      	beq.n	8012b28 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

      SubTimeout =
          2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 8012b04:	693a      	ldr	r2, [r7, #16]
 8012b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012b08:	4413      	add	r3, r2
      SubTimeout =
 8012b0a:	005b      	lsls	r3, r3, #1
 8012b0c:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8012b0e:	69fa      	ldr	r2, [r7, #28]
 8012b10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b12:	429a      	cmp	r2, r3
 8012b14:	d204      	bcs.n	8012b20 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8012b16:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012b18:	69fb      	ldr	r3, [r7, #28]
 8012b1a:	1ad3      	subs	r3, r2, r3
 8012b1c:	643b      	str	r3, [r7, #64]	@ 0x40
 8012b1e:	e016      	b.n	8012b4e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012b20:	23fc      	movs	r3, #252	@ 0xfc
 8012b22:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8012b26:	e012      	b.n	8012b4e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      }
    } else if (SchedulerSequenceSteps.MsrcOn) {
 8012b28:	7d7b      	ldrb	r3, [r7, #21]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	d00f      	beq.n	8012b4e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      /* MSRC */
      SubTimeout = MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 8012b2e:	693b      	ldr	r3, [r7, #16]
 8012b30:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8012b32:	4413      	add	r3, r2
 8012b34:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8012b36:	69fa      	ldr	r2, [r7, #28]
 8012b38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b3a:	429a      	cmp	r2, r3
 8012b3c:	d204      	bcs.n	8012b48 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8012b3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012b40:	69fb      	ldr	r3, [r7, #28]
 8012b42:	1ad3      	subs	r3, r2, r3
 8012b44:	643b      	str	r3, [r7, #64]	@ 0x40
 8012b46:	e002      	b.n	8012b4e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012b48:	23fc      	movs	r3, #252	@ 0xfc
 8012b4a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  if (Status != VL53L0X_ERROR_NONE) {
 8012b4e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d002      	beq.n	8012b5c <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>

    return Status;
 8012b56:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012b5a:	e034      	b.n	8012bc6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
  }

  if (SchedulerSequenceSteps.PreRangeOn) {
 8012b5c:	7dfb      	ldrb	r3, [r7, #23]
 8012b5e:	2b00      	cmp	r3, #0
 8012b60:	d019      	beq.n	8012b96 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

    /* Subtract the Pre-range timeout if enabled. */

    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 8012b62:	f107 030c 	add.w	r3, r7, #12
 8012b66:	461a      	mov	r2, r3
 8012b68:	2103      	movs	r1, #3
 8012b6a:	6878      	ldr	r0, [r7, #4]
 8012b6c:	f7ff fd44 	bl	80125f8 <get_sequence_step_timeout>
 8012b70:	4603      	mov	r3, r0
 8012b72:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       &PreRangeTimeoutMicroSeconds);

    SubTimeout = PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
 8012b76:	68fb      	ldr	r3, [r7, #12]
 8012b78:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012b7a:	4413      	add	r3, r2
 8012b7c:	61fb      	str	r3, [r7, #28]

    if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8012b7e:	69fa      	ldr	r2, [r7, #28]
 8012b80:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8012b82:	429a      	cmp	r2, r3
 8012b84:	d204      	bcs.n	8012b90 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
      FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8012b86:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012b88:	69fb      	ldr	r3, [r7, #28]
 8012b8a:	1ad3      	subs	r3, r2, r3
 8012b8c:	643b      	str	r3, [r7, #64]	@ 0x40
 8012b8e:	e002      	b.n	8012b96 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
    } else {
      /* Requested timeout too big. */
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012b90:	23fc      	movs	r3, #252	@ 0xfc
 8012b92:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
  }

  if (Status == VL53L0X_ERROR_NONE && SchedulerSequenceSteps.FinalRangeOn) {
 8012b96:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8012b9a:	2b00      	cmp	r3, #0
 8012b9c:	d111      	bne.n	8012bc2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
 8012b9e:	7e3b      	ldrb	r3, [r7, #24]
 8012ba0:	2b00      	cmp	r3, #0
 8012ba2:	d00e      	beq.n	8012bc2 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

    FinalRangeTimingBudgetMicroSeconds -= FinalRangeOverheadMicroSeconds;
 8012ba4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ba8:	1ad3      	subs	r3, r2, r3
 8012baa:	643b      	str	r3, [r7, #64]	@ 0x40
     * budget and the sum of all other timeouts within the sequence.
     * If there is no room for the final range timeout, then an error
     * will be set. Otherwise the remaining time will be applied to
     * the final range.
     */
    Status = set_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 8012bac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012bae:	2104      	movs	r1, #4
 8012bb0:	6878      	ldr	r0, [r7, #4]
 8012bb2:	f7ff fe01 	bl	80127b8 <set_sequence_step_timeout>
 8012bb6:	4603      	mov	r3, r0
 8012bb8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       FinalRangeTimingBudgetMicroSeconds);

    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 8012bbc:	687b      	ldr	r3, [r7, #4]
 8012bbe:	683a      	ldr	r2, [r7, #0]
 8012bc0:	615a      	str	r2, [r3, #20]
                              MeasurementTimingBudgetMicroSeconds);
  }

  return Status;
 8012bc2:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8012bc6:	4618      	mov	r0, r3
 8012bc8:	3748      	adds	r7, #72	@ 0x48
 8012bca:	46bd      	mov	sp, r7
 8012bcc:	bd80      	pop	{r7, pc}

08012bce <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 8012bce:	b580      	push	{r7, lr}
 8012bd0:	b090      	sub	sp, #64	@ 0x40
 8012bd2:	af00      	add	r7, sp, #0
 8012bd4:	6078      	str	r0, [r7, #4]
 8012bd6:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012bd8:	2300      	movs	r3, #0
 8012bda:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
  uint32_t FinalRangeTimeoutMicroSeconds;
  uint32_t MsrcDccTccTimeoutMicroSeconds = 2000;
 8012bde:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8012be2:	613b      	str	r3, [r7, #16]
  uint32_t StartOverheadMicroSeconds = 1910;
 8012be4:	f240 7376 	movw	r3, #1910	@ 0x776
 8012be8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t EndOverheadMicroSeconds = 960;
 8012bea:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8012bee:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t MsrcOverheadMicroSeconds = 660;
 8012bf0:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8012bf4:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t TccOverheadMicroSeconds = 590;
 8012bf6:	f240 234e 	movw	r3, #590	@ 0x24e
 8012bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t DssOverheadMicroSeconds = 690;
 8012bfc:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8012c00:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t PreRangeOverheadMicroSeconds = 660;
 8012c02:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8012c06:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t FinalRangeOverheadMicroSeconds = 550;
 8012c08:	f240 2326 	movw	r3, #550	@ 0x226
 8012c0c:	623b      	str	r3, [r7, #32]
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 8012c0e:	2300      	movs	r3, #0
 8012c10:	60fb      	str	r3, [r7, #12]

  /* Start and end overhead times always present */
  *pMeasurementTimingBudgetMicroSeconds =
      StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8012c12:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012c14:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012c16:	441a      	add	r2, r3
  *pMeasurementTimingBudgetMicroSeconds =
 8012c18:	683b      	ldr	r3, [r7, #0]
 8012c1a:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8012c1c:	f107 0318 	add.w	r3, r7, #24
 8012c20:	4619      	mov	r1, r3
 8012c22:	6878      	ldr	r0, [r7, #4]
 8012c24:	f7fd f8be 	bl	800fda4 <VL53L0X_GetSequenceStepEnables>
 8012c28:	4603      	mov	r3, r0
 8012c2a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (Status != VL53L0X_ERROR_NONE) {
 8012c2e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	d002      	beq.n	8012c3c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>

    return Status;
 8012c36:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012c3a:	e075      	b.n	8012d28 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
  }

  if (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012c3c:	7e3b      	ldrb	r3, [r7, #24]
 8012c3e:	2b00      	cmp	r3, #0
 8012c40:	d105      	bne.n	8012c4e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
 8012c42:	7e7b      	ldrb	r3, [r7, #25]
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d102      	bne.n	8012c4e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
      SchedulerSequenceSteps.DssOn) {
 8012c48:	7ebb      	ldrb	r3, [r7, #26]
  if (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 8012c4a:	2b00      	cmp	r3, #0
 8012c4c:	d030      	beq.n	8012cb0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_MSRC,
 8012c4e:	f107 0310 	add.w	r3, r7, #16
 8012c52:	461a      	mov	r2, r3
 8012c54:	2102      	movs	r1, #2
 8012c56:	6878      	ldr	r0, [r7, #4]
 8012c58:	f7ff fcce 	bl	80125f8 <get_sequence_step_timeout>
 8012c5c:	4603      	mov	r3, r0
 8012c5e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                       &MsrcDccTccTimeoutMicroSeconds);

    if (Status == VL53L0X_ERROR_NONE) {
 8012c62:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012c66:	2b00      	cmp	r3, #0
 8012c68:	d122      	bne.n	8012cb0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
      if (SchedulerSequenceSteps.TccOn) {
 8012c6a:	7e3b      	ldrb	r3, [r7, #24]
 8012c6c:	2b00      	cmp	r3, #0
 8012c6e:	d007      	beq.n	8012c80 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
        *pMeasurementTimingBudgetMicroSeconds +=
 8012c70:	683b      	ldr	r3, [r7, #0]
 8012c72:	681a      	ldr	r2, [r3, #0]
            MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 8012c74:	6939      	ldr	r1, [r7, #16]
 8012c76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012c78:	440b      	add	r3, r1
        *pMeasurementTimingBudgetMicroSeconds +=
 8012c7a:	441a      	add	r2, r3
 8012c7c:	683b      	ldr	r3, [r7, #0]
 8012c7e:	601a      	str	r2, [r3, #0]
      }

      if (SchedulerSequenceSteps.DssOn) {
 8012c80:	7ebb      	ldrb	r3, [r7, #26]
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	d009      	beq.n	8012c9a <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
        *pMeasurementTimingBudgetMicroSeconds +=
 8012c86:	683b      	ldr	r3, [r7, #0]
 8012c88:	681a      	ldr	r2, [r3, #0]
            2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 8012c8a:	6939      	ldr	r1, [r7, #16]
 8012c8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012c8e:	440b      	add	r3, r1
 8012c90:	005b      	lsls	r3, r3, #1
        *pMeasurementTimingBudgetMicroSeconds +=
 8012c92:	441a      	add	r2, r3
 8012c94:	683b      	ldr	r3, [r7, #0]
 8012c96:	601a      	str	r2, [r3, #0]
 8012c98:	e00a      	b.n	8012cb0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
      } else if (SchedulerSequenceSteps.MsrcOn) {
 8012c9a:	7e7b      	ldrb	r3, [r7, #25]
 8012c9c:	2b00      	cmp	r3, #0
 8012c9e:	d007      	beq.n	8012cb0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
        *pMeasurementTimingBudgetMicroSeconds +=
 8012ca0:	683b      	ldr	r3, [r7, #0]
 8012ca2:	681a      	ldr	r2, [r3, #0]
            MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 8012ca4:	6939      	ldr	r1, [r7, #16]
 8012ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012ca8:	440b      	add	r3, r1
        *pMeasurementTimingBudgetMicroSeconds +=
 8012caa:	441a      	add	r2, r3
 8012cac:	683b      	ldr	r3, [r7, #0]
 8012cae:	601a      	str	r2, [r3, #0]
      }
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8012cb0:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012cb4:	2b00      	cmp	r3, #0
 8012cb6:	d114      	bne.n	8012ce2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
    if (SchedulerSequenceSteps.PreRangeOn) {
 8012cb8:	7efb      	ldrb	r3, [r7, #27]
 8012cba:	2b00      	cmp	r3, #0
 8012cbc:	d011      	beq.n	8012ce2 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
      Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 8012cbe:	f107 030c 	add.w	r3, r7, #12
 8012cc2:	461a      	mov	r2, r3
 8012cc4:	2103      	movs	r1, #3
 8012cc6:	6878      	ldr	r0, [r7, #4]
 8012cc8:	f7ff fc96 	bl	80125f8 <get_sequence_step_timeout>
 8012ccc:	4603      	mov	r3, r0
 8012cce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &PreRangeTimeoutMicroSeconds);
      *pMeasurementTimingBudgetMicroSeconds +=
 8012cd2:	683b      	ldr	r3, [r7, #0]
 8012cd4:	681a      	ldr	r2, [r3, #0]
          PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
 8012cd6:	68f9      	ldr	r1, [r7, #12]
 8012cd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012cda:	440b      	add	r3, r1
      *pMeasurementTimingBudgetMicroSeconds +=
 8012cdc:	441a      	add	r2, r3
 8012cde:	683b      	ldr	r3, [r7, #0]
 8012ce0:	601a      	str	r2, [r3, #0]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8012ce2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012ce6:	2b00      	cmp	r3, #0
 8012ce8:	d114      	bne.n	8012d14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
    if (SchedulerSequenceSteps.FinalRangeOn) {
 8012cea:	7f3b      	ldrb	r3, [r7, #28]
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d011      	beq.n	8012d14 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
      Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 8012cf0:	f107 0314 	add.w	r3, r7, #20
 8012cf4:	461a      	mov	r2, r3
 8012cf6:	2104      	movs	r1, #4
 8012cf8:	6878      	ldr	r0, [r7, #4]
 8012cfa:	f7ff fc7d 	bl	80125f8 <get_sequence_step_timeout>
 8012cfe:	4603      	mov	r3, r0
 8012d00:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &FinalRangeTimeoutMicroSeconds);
      *pMeasurementTimingBudgetMicroSeconds +=
 8012d04:	683b      	ldr	r3, [r7, #0]
 8012d06:	681a      	ldr	r2, [r3, #0]
          (FinalRangeTimeoutMicroSeconds + FinalRangeOverheadMicroSeconds);
 8012d08:	6979      	ldr	r1, [r7, #20]
 8012d0a:	6a3b      	ldr	r3, [r7, #32]
 8012d0c:	440b      	add	r3, r1
      *pMeasurementTimingBudgetMicroSeconds +=
 8012d0e:	441a      	add	r2, r3
 8012d10:	683b      	ldr	r3, [r7, #0]
 8012d12:	601a      	str	r2, [r3, #0]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8012d14:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d103      	bne.n	8012d24 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 8012d1c:	683b      	ldr	r3, [r7, #0]
 8012d1e:	681a      	ldr	r2, [r3, #0]
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	615a      	str	r2, [r3, #20]
                              *pMeasurementTimingBudgetMicroSeconds);
  }

  return Status;
 8012d24:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8012d28:	4618      	mov	r0, r3
 8012d2a:	3740      	adds	r7, #64	@ 0x40
 8012d2c:	46bd      	mov	sp, r7
 8012d2e:	bd80      	pop	{r7, pc}

08012d30 <VL53L0X_load_tuning_settings>:

VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
                                           uint8_t *pTuningSettingBuffer) {
 8012d30:	b580      	push	{r7, lr}
 8012d32:	b088      	sub	sp, #32
 8012d34:	af00      	add	r7, sp, #0
 8012d36:	6078      	str	r0, [r7, #4]
 8012d38:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012d3a:	2300      	movs	r3, #0
 8012d3c:	77fb      	strb	r3, [r7, #31]
  uint8_t NumberOfWrites;
  uint8_t Address;
  uint8_t localBuffer[4]; /* max */
  uint16_t Temp16;

  Index = 0;
 8012d3e:	2300      	movs	r3, #0
 8012d40:	617b      	str	r3, [r7, #20]

  while ((*(pTuningSettingBuffer + Index) != 0) &&
 8012d42:	e0c6      	b.n	8012ed2 <VL53L0X_load_tuning_settings+0x1a2>
         (Status == VL53L0X_ERROR_NONE)) {
    NumberOfWrites = *(pTuningSettingBuffer + Index);
 8012d44:	697b      	ldr	r3, [r7, #20]
 8012d46:	683a      	ldr	r2, [r7, #0]
 8012d48:	4413      	add	r3, r2
 8012d4a:	781b      	ldrb	r3, [r3, #0]
 8012d4c:	74fb      	strb	r3, [r7, #19]
    Index++;
 8012d4e:	697b      	ldr	r3, [r7, #20]
 8012d50:	3301      	adds	r3, #1
 8012d52:	617b      	str	r3, [r7, #20]
    if (NumberOfWrites == 0xFF) {
 8012d54:	7cfb      	ldrb	r3, [r7, #19]
 8012d56:	2bff      	cmp	r3, #255	@ 0xff
 8012d58:	f040 808d 	bne.w	8012e76 <VL53L0X_load_tuning_settings+0x146>
      /* internal parameters */
      SelectParam = *(pTuningSettingBuffer + Index);
 8012d5c:	697b      	ldr	r3, [r7, #20]
 8012d5e:	683a      	ldr	r2, [r7, #0]
 8012d60:	4413      	add	r3, r2
 8012d62:	781b      	ldrb	r3, [r3, #0]
 8012d64:	747b      	strb	r3, [r7, #17]
      Index++;
 8012d66:	697b      	ldr	r3, [r7, #20]
 8012d68:	3301      	adds	r3, #1
 8012d6a:	617b      	str	r3, [r7, #20]
      switch (SelectParam) {
 8012d6c:	7c7b      	ldrb	r3, [r7, #17]
 8012d6e:	2b03      	cmp	r3, #3
 8012d70:	d87e      	bhi.n	8012e70 <VL53L0X_load_tuning_settings+0x140>
 8012d72:	a201      	add	r2, pc, #4	@ (adr r2, 8012d78 <VL53L0X_load_tuning_settings+0x48>)
 8012d74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d78:	08012d89 	.word	0x08012d89
 8012d7c:	08012dc3 	.word	0x08012dc3
 8012d80:	08012dfd 	.word	0x08012dfd
 8012d84:	08012e37 	.word	0x08012e37
      case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012d88:	697b      	ldr	r3, [r7, #20]
 8012d8a:	683a      	ldr	r2, [r7, #0]
 8012d8c:	4413      	add	r3, r2
 8012d8e:	781b      	ldrb	r3, [r3, #0]
 8012d90:	743b      	strb	r3, [r7, #16]
        Index++;
 8012d92:	697b      	ldr	r3, [r7, #20]
 8012d94:	3301      	adds	r3, #1
 8012d96:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8012d98:	697b      	ldr	r3, [r7, #20]
 8012d9a:	683a      	ldr	r2, [r7, #0]
 8012d9c:	4413      	add	r3, r2
 8012d9e:	781b      	ldrb	r3, [r3, #0]
 8012da0:	73fb      	strb	r3, [r7, #15]
        Index++;
 8012da2:	697b      	ldr	r3, [r7, #20]
 8012da4:	3301      	adds	r3, #1
 8012da6:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8012da8:	7c3b      	ldrb	r3, [r7, #16]
 8012daa:	b29b      	uxth	r3, r3
 8012dac:	021b      	lsls	r3, r3, #8
 8012dae:	b29a      	uxth	r2, r3
 8012db0:	7bfb      	ldrb	r3, [r7, #15]
 8012db2:	b29b      	uxth	r3, r3
 8012db4:	4413      	add	r3, r2
 8012db6:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	89ba      	ldrh	r2, [r7, #12]
 8012dbc:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
        break;
 8012dc0:	e087      	b.n	8012ed2 <VL53L0X_load_tuning_settings+0x1a2>
      case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012dc2:	697b      	ldr	r3, [r7, #20]
 8012dc4:	683a      	ldr	r2, [r7, #0]
 8012dc6:	4413      	add	r3, r2
 8012dc8:	781b      	ldrb	r3, [r3, #0]
 8012dca:	743b      	strb	r3, [r7, #16]
        Index++;
 8012dcc:	697b      	ldr	r3, [r7, #20]
 8012dce:	3301      	adds	r3, #1
 8012dd0:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8012dd2:	697b      	ldr	r3, [r7, #20]
 8012dd4:	683a      	ldr	r2, [r7, #0]
 8012dd6:	4413      	add	r3, r2
 8012dd8:	781b      	ldrb	r3, [r3, #0]
 8012dda:	73fb      	strb	r3, [r7, #15]
        Index++;
 8012ddc:	697b      	ldr	r3, [r7, #20]
 8012dde:	3301      	adds	r3, #1
 8012de0:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8012de2:	7c3b      	ldrb	r3, [r7, #16]
 8012de4:	b29b      	uxth	r3, r3
 8012de6:	021b      	lsls	r3, r3, #8
 8012de8:	b29a      	uxth	r2, r3
 8012dea:	7bfb      	ldrb	r3, [r7, #15]
 8012dec:	b29b      	uxth	r3, r3
 8012dee:	4413      	add	r3, r2
 8012df0:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstEffPulseWidth, Temp16);
 8012df2:	687b      	ldr	r3, [r7, #4]
 8012df4:	89ba      	ldrh	r2, [r7, #12]
 8012df6:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
        break;
 8012dfa:	e06a      	b.n	8012ed2 <VL53L0X_load_tuning_settings+0x1a2>
      case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012dfc:	697b      	ldr	r3, [r7, #20]
 8012dfe:	683a      	ldr	r2, [r7, #0]
 8012e00:	4413      	add	r3, r2
 8012e02:	781b      	ldrb	r3, [r3, #0]
 8012e04:	743b      	strb	r3, [r7, #16]
        Index++;
 8012e06:	697b      	ldr	r3, [r7, #20]
 8012e08:	3301      	adds	r3, #1
 8012e0a:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8012e0c:	697b      	ldr	r3, [r7, #20]
 8012e0e:	683a      	ldr	r2, [r7, #0]
 8012e10:	4413      	add	r3, r2
 8012e12:	781b      	ldrb	r3, [r3, #0]
 8012e14:	73fb      	strb	r3, [r7, #15]
        Index++;
 8012e16:	697b      	ldr	r3, [r7, #20]
 8012e18:	3301      	adds	r3, #1
 8012e1a:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8012e1c:	7c3b      	ldrb	r3, [r7, #16]
 8012e1e:	b29b      	uxth	r3, r3
 8012e20:	021b      	lsls	r3, r3, #8
 8012e22:	b29a      	uxth	r2, r3
 8012e24:	7bfb      	ldrb	r3, [r7, #15]
 8012e26:	b29b      	uxth	r3, r3
 8012e28:	4413      	add	r3, r2
 8012e2a:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 8012e2c:	687b      	ldr	r3, [r7, #4]
 8012e2e:	89ba      	ldrh	r2, [r7, #12]
 8012e30:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
        break;
 8012e34:	e04d      	b.n	8012ed2 <VL53L0X_load_tuning_settings+0x1a2>
      case 3: /* uint16_t targetRefRate -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8012e36:	697b      	ldr	r3, [r7, #20]
 8012e38:	683a      	ldr	r2, [r7, #0]
 8012e3a:	4413      	add	r3, r2
 8012e3c:	781b      	ldrb	r3, [r3, #0]
 8012e3e:	743b      	strb	r3, [r7, #16]
        Index++;
 8012e40:	697b      	ldr	r3, [r7, #20]
 8012e42:	3301      	adds	r3, #1
 8012e44:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8012e46:	697b      	ldr	r3, [r7, #20]
 8012e48:	683a      	ldr	r2, [r7, #0]
 8012e4a:	4413      	add	r3, r2
 8012e4c:	781b      	ldrb	r3, [r3, #0]
 8012e4e:	73fb      	strb	r3, [r7, #15]
        Index++;
 8012e50:	697b      	ldr	r3, [r7, #20]
 8012e52:	3301      	adds	r3, #1
 8012e54:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8012e56:	7c3b      	ldrb	r3, [r7, #16]
 8012e58:	b29b      	uxth	r3, r3
 8012e5a:	021b      	lsls	r3, r3, #8
 8012e5c:	b29a      	uxth	r2, r3
 8012e5e:	7bfb      	ldrb	r3, [r7, #15]
 8012e60:	b29b      	uxth	r3, r3
 8012e62:	4413      	add	r3, r2
 8012e64:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, targetRefRate, Temp16);
 8012e66:	687b      	ldr	r3, [r7, #4]
 8012e68:	89ba      	ldrh	r2, [r7, #12]
 8012e6a:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
        break;
 8012e6e:	e030      	b.n	8012ed2 <VL53L0X_load_tuning_settings+0x1a2>
      default: /* invalid parameter */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012e70:	23fc      	movs	r3, #252	@ 0xfc
 8012e72:	77fb      	strb	r3, [r7, #31]
 8012e74:	e02d      	b.n	8012ed2 <VL53L0X_load_tuning_settings+0x1a2>
      }

    } else if (NumberOfWrites <= 4) {
 8012e76:	7cfb      	ldrb	r3, [r7, #19]
 8012e78:	2b04      	cmp	r3, #4
 8012e7a:	d828      	bhi.n	8012ece <VL53L0X_load_tuning_settings+0x19e>
      Address = *(pTuningSettingBuffer + Index);
 8012e7c:	697b      	ldr	r3, [r7, #20]
 8012e7e:	683a      	ldr	r2, [r7, #0]
 8012e80:	4413      	add	r3, r2
 8012e82:	781b      	ldrb	r3, [r3, #0]
 8012e84:	74bb      	strb	r3, [r7, #18]
      Index++;
 8012e86:	697b      	ldr	r3, [r7, #20]
 8012e88:	3301      	adds	r3, #1
 8012e8a:	617b      	str	r3, [r7, #20]

      for (i = 0; i < NumberOfWrites; i++) {
 8012e8c:	2300      	movs	r3, #0
 8012e8e:	61bb      	str	r3, [r7, #24]
 8012e90:	e00f      	b.n	8012eb2 <VL53L0X_load_tuning_settings+0x182>
        localBuffer[i] = *(pTuningSettingBuffer + Index);
 8012e92:	697b      	ldr	r3, [r7, #20]
 8012e94:	683a      	ldr	r2, [r7, #0]
 8012e96:	4413      	add	r3, r2
 8012e98:	7819      	ldrb	r1, [r3, #0]
 8012e9a:	f107 0208 	add.w	r2, r7, #8
 8012e9e:	69bb      	ldr	r3, [r7, #24]
 8012ea0:	4413      	add	r3, r2
 8012ea2:	460a      	mov	r2, r1
 8012ea4:	701a      	strb	r2, [r3, #0]
        Index++;
 8012ea6:	697b      	ldr	r3, [r7, #20]
 8012ea8:	3301      	adds	r3, #1
 8012eaa:	617b      	str	r3, [r7, #20]
      for (i = 0; i < NumberOfWrites; i++) {
 8012eac:	69bb      	ldr	r3, [r7, #24]
 8012eae:	3301      	adds	r3, #1
 8012eb0:	61bb      	str	r3, [r7, #24]
 8012eb2:	7cfb      	ldrb	r3, [r7, #19]
 8012eb4:	69ba      	ldr	r2, [r7, #24]
 8012eb6:	429a      	cmp	r2, r3
 8012eb8:	dbeb      	blt.n	8012e92 <VL53L0X_load_tuning_settings+0x162>
      }

      Status = VL53L0X_WriteMulti(Dev, Address, localBuffer, NumberOfWrites);
 8012eba:	7cfb      	ldrb	r3, [r7, #19]
 8012ebc:	f107 0208 	add.w	r2, r7, #8
 8012ec0:	7cb9      	ldrb	r1, [r7, #18]
 8012ec2:	6878      	ldr	r0, [r7, #4]
 8012ec4:	f000 fea2 	bl	8013c0c <VL53L0X_WriteMulti>
 8012ec8:	4603      	mov	r3, r0
 8012eca:	77fb      	strb	r3, [r7, #31]
 8012ecc:	e001      	b.n	8012ed2 <VL53L0X_load_tuning_settings+0x1a2>

    } else {
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 8012ece:	23fc      	movs	r3, #252	@ 0xfc
 8012ed0:	77fb      	strb	r3, [r7, #31]
  while ((*(pTuningSettingBuffer + Index) != 0) &&
 8012ed2:	697b      	ldr	r3, [r7, #20]
 8012ed4:	683a      	ldr	r2, [r7, #0]
 8012ed6:	4413      	add	r3, r2
 8012ed8:	781b      	ldrb	r3, [r3, #0]
 8012eda:	2b00      	cmp	r3, #0
 8012edc:	d004      	beq.n	8012ee8 <VL53L0X_load_tuning_settings+0x1b8>
 8012ede:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012ee2:	2b00      	cmp	r3, #0
 8012ee4:	f43f af2e 	beq.w	8012d44 <VL53L0X_load_tuning_settings+0x14>
    }
  }

  return Status;
 8012ee8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8012eec:	4618      	mov	r0, r3
 8012eee:	3720      	adds	r7, #32
 8012ef0:	46bd      	mov	sp, r7
 8012ef2:	bd80      	pop	{r7, pc}

08012ef4 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *ptotal_xtalk_rate_mcps) {
 8012ef4:	b580      	push	{r7, lr}
 8012ef6:	b088      	sub	sp, #32
 8012ef8:	af00      	add	r7, sp, #0
 8012efa:	60f8      	str	r0, [r7, #12]
 8012efc:	60b9      	str	r1, [r7, #8]
 8012efe:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012f00:	2300      	movs	r3, #0
 8012f02:	77fb      	strb	r3, [r7, #31]

  uint8_t xtalkCompEnable;
  FixPoint1616_t totalXtalkMegaCps;
  FixPoint1616_t xtalkPerSpadMegaCps;

  *ptotal_xtalk_rate_mcps = 0;
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	2200      	movs	r2, #0
 8012f08:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 8012f0a:	f107 0313 	add.w	r3, r7, #19
 8012f0e:	4619      	mov	r1, r3
 8012f10:	68f8      	ldr	r0, [r7, #12]
 8012f12:	f7fd f813 	bl	800ff3c <VL53L0X_GetXTalkCompensationEnable>
 8012f16:	4603      	mov	r3, r0
 8012f18:	77fb      	strb	r3, [r7, #31]
  if (Status == VL53L0X_ERROR_NONE) {
 8012f1a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d111      	bne.n	8012f46 <VL53L0X_get_total_xtalk_rate+0x52>

    if (xtalkCompEnable) {
 8012f22:	7cfb      	ldrb	r3, [r7, #19]
 8012f24:	2b00      	cmp	r3, #0
 8012f26:	d00e      	beq.n	8012f46 <VL53L0X_get_total_xtalk_rate+0x52>

      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8012f28:	68fb      	ldr	r3, [r7, #12]
 8012f2a:	6a1b      	ldr	r3, [r3, #32]
 8012f2c:	61bb      	str	r3, [r7, #24]
                                xtalkPerSpadMegaCps);

      /* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
      totalXtalkMegaCps =
          pRangingMeasurementData->EffectiveSpadRtnCount * xtalkPerSpadMegaCps;
 8012f2e:	68bb      	ldr	r3, [r7, #8]
 8012f30:	8a9b      	ldrh	r3, [r3, #20]
 8012f32:	461a      	mov	r2, r3
      totalXtalkMegaCps =
 8012f34:	69bb      	ldr	r3, [r7, #24]
 8012f36:	fb02 f303 	mul.w	r3, r2, r3
 8012f3a:	617b      	str	r3, [r7, #20]

      /* FixPoint0824 >> 8 = FixPoint1616 */
      *ptotal_xtalk_rate_mcps = (totalXtalkMegaCps + 0x80) >> 8;
 8012f3c:	697b      	ldr	r3, [r7, #20]
 8012f3e:	3380      	adds	r3, #128	@ 0x80
 8012f40:	0a1a      	lsrs	r2, r3, #8
 8012f42:	687b      	ldr	r3, [r7, #4]
 8012f44:	601a      	str	r2, [r3, #0]
    }
  }

  return Status;
 8012f46:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8012f4a:	4618      	mov	r0, r3
 8012f4c:	3720      	adds	r7, #32
 8012f4e:	46bd      	mov	sp, r7
 8012f50:	bd80      	pop	{r7, pc}

08012f52 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *ptotal_signal_rate_mcps) {
 8012f52:	b580      	push	{r7, lr}
 8012f54:	b086      	sub	sp, #24
 8012f56:	af00      	add	r7, sp, #0
 8012f58:	60f8      	str	r0, [r7, #12]
 8012f5a:	60b9      	str	r1, [r7, #8]
 8012f5c:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012f5e:	2300      	movs	r3, #0
 8012f60:	75fb      	strb	r3, [r7, #23]
  FixPoint1616_t totalXtalkMegaCps;

  *ptotal_signal_rate_mcps = pRangingMeasurementData->SignalRateRtnMegaCps;
 8012f62:	68bb      	ldr	r3, [r7, #8]
 8012f64:	68da      	ldr	r2, [r3, #12]
 8012f66:	687b      	ldr	r3, [r7, #4]
 8012f68:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_get_total_xtalk_rate(Dev, pRangingMeasurementData,
 8012f6a:	f107 0310 	add.w	r3, r7, #16
 8012f6e:	461a      	mov	r2, r3
 8012f70:	68b9      	ldr	r1, [r7, #8]
 8012f72:	68f8      	ldr	r0, [r7, #12]
 8012f74:	f7ff ffbe 	bl	8012ef4 <VL53L0X_get_total_xtalk_rate>
 8012f78:	4603      	mov	r3, r0
 8012f7a:	75fb      	strb	r3, [r7, #23]
                                        &totalXtalkMegaCps);

  if (Status == VL53L0X_ERROR_NONE)
 8012f7c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012f80:	2b00      	cmp	r3, #0
 8012f82:	d105      	bne.n	8012f90 <VL53L0X_get_total_signal_rate+0x3e>
    *ptotal_signal_rate_mcps += totalXtalkMegaCps;
 8012f84:	687b      	ldr	r3, [r7, #4]
 8012f86:	681a      	ldr	r2, [r3, #0]
 8012f88:	693b      	ldr	r3, [r7, #16]
 8012f8a:	441a      	add	r2, r3
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	601a      	str	r2, [r3, #0]

  return Status;
 8012f90:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012f94:	4618      	mov	r0, r3
 8012f96:	3718      	adds	r7, #24
 8012f98:	46bd      	mov	sp, r7
 8012f9a:	bd80      	pop	{r7, pc}

08012f9c <VL53L0X_calc_dmax>:
                                FixPoint1616_t totalSignalRate_mcps,
                                FixPoint1616_t totalCorrSignalRate_mcps,
                                FixPoint1616_t pwMult, uint32_t sigmaEstimateP1,
                                FixPoint1616_t sigmaEstimateP2,
                                uint32_t peakVcselDuration_us,
                                uint32_t *pdmax_mm) {
 8012f9c:	b580      	push	{r7, lr}
 8012f9e:	b09a      	sub	sp, #104	@ 0x68
 8012fa0:	af00      	add	r7, sp, #0
 8012fa2:	60f8      	str	r0, [r7, #12]
 8012fa4:	60b9      	str	r1, [r7, #8]
 8012fa6:	607a      	str	r2, [r7, #4]
 8012fa8:	603b      	str	r3, [r7, #0]
  const uint32_t cSigmaLimit = 18;
 8012faa:	2312      	movs	r3, #18
 8012fac:	657b      	str	r3, [r7, #84]	@ 0x54
  const FixPoint1616_t cSignalLimit = 0x4000;     /* 0.25 */
 8012fae:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8012fb2:	653b      	str	r3, [r7, #80]	@ 0x50
  const FixPoint1616_t cSigmaEstRef = 0x00000042; /* 0.001 */
 8012fb4:	2342      	movs	r3, #66	@ 0x42
 8012fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8012fb8:	2306      	movs	r3, #6
 8012fba:	64bb      	str	r3, [r7, #72]	@ 0x48
  const uint32_t cAmbEffWidthDMax_ns = 7;
 8012fbc:	2307      	movs	r3, #7
 8012fbe:	647b      	str	r3, [r7, #68]	@ 0x44
  FixPoint1616_t dmaxAmbient;
  FixPoint1616_t dmaxDarkTmp;
  FixPoint1616_t sigmaEstP2Tmp;
  uint32_t signalRateTemp_mcps;

  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012fc0:	2300      	movs	r3, #0
 8012fc2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  dmaxCalRange_mm = PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8012fc6:	68fb      	ldr	r3, [r7, #12]
 8012fc8:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 8012fcc:	b29b      	uxth	r3, r3
 8012fce:	63fb      	str	r3, [r7, #60]	@ 0x3c

  dmaxCalSignalRateRtn_mcps = PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);
 8012fd0:	68fb      	ldr	r3, [r7, #12]
 8012fd2:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8012fd6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* uint32 * FixPoint1616 = FixPoint1616 */
  SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8012fd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8012fda:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8012fdc:	fb02 f303 	mul.w	r3, r2, r3
 8012fe0:	637b      	str	r3, [r7, #52]	@ 0x34

  /* FixPoint1616 >> 8 = FixPoint2408 */
  SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8012fe2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012fe4:	3380      	adds	r3, #128	@ 0x80
 8012fe6:	0a1b      	lsrs	r3, r3, #8
 8012fe8:	637b      	str	r3, [r7, #52]	@ 0x34
  SignalAt0mm *= dmaxCalRange_mm;
 8012fea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012fec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8012fee:	fb02 f303 	mul.w	r3, r2, r3
 8012ff2:	637b      	str	r3, [r7, #52]	@ 0x34

  minSignalNeeded_p1 = 0;
 8012ff4:	2300      	movs	r3, #0
 8012ff6:	667b      	str	r3, [r7, #100]	@ 0x64
  if (totalCorrSignalRate_mcps > 0) {
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	2b00      	cmp	r3, #0
 8012ffc:	d01a      	beq.n	8013034 <VL53L0X_calc_dmax+0x98>

    /* Shift by 10 bits to increase resolution prior to the
     * division */
    signalRateTemp_mcps = totalSignalRate_mcps << 10;
 8012ffe:	68bb      	ldr	r3, [r7, #8]
 8013000:	029b      	lsls	r3, r3, #10
 8013002:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Add rounding value prior to division */
    minSignalNeeded_p1 = signalRateTemp_mcps + (totalCorrSignalRate_mcps / 2);
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	085b      	lsrs	r3, r3, #1
 8013008:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801300a:	4413      	add	r3, r2
 801300c:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint0626/FixPoint1616 = FixPoint2210 */
    minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 801300e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013010:	687b      	ldr	r3, [r7, #4]
 8013012:	fbb2 f3f3 	udiv	r3, r2, r3
 8013016:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Apply a factored version of the speed of light.
     Correction to be applied at the end */
    minSignalNeeded_p1 *= 3;
 8013018:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801301a:	4613      	mov	r3, r2
 801301c:	005b      	lsls	r3, r3, #1
 801301e:	4413      	add	r3, r2
 8013020:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint2210 * FixPoint2210 = FixPoint1220 */
    minSignalNeeded_p1 *= minSignalNeeded_p1;
 8013022:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013024:	fb03 f303 	mul.w	r3, r3, r3
 8013028:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint1220 >> 16 = FixPoint2804 */
    minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 801302a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801302c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8013030:	0c1b      	lsrs	r3, r3, #16
 8013032:	667b      	str	r3, [r7, #100]	@ 0x64
  }

  minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8013034:	683b      	ldr	r3, [r7, #0]
 8013036:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8013038:	fb02 f303 	mul.w	r3, r2, r3
 801303c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* FixPoint1616 >> 16 =	 uint32 */
  minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 801303e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013040:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8013044:	0c1b      	lsrs	r3, r3, #16
 8013046:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* uint32 * uint32	=  uint32 */
  minSignalNeeded_p2 *= minSignalNeeded_p2;
 8013048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801304a:	fb03 f303 	mul.w	r3, r3, r3
 801304e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Check sigmaEstimateP2
   * If this value is too high there is not enough signal rate
   * to calculate dmax value so set a suitable value to ensure
   * a very small dmax.
   */
  sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 8013050:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013052:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8013056:	0c1b      	lsrs	r3, r3, #16
 8013058:	62bb      	str	r3, [r7, #40]	@ 0x28
  sigmaEstP2Tmp =
      (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns / 2) / cAmbEffWidthSigmaEst_ns;
 801305a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801305c:	085a      	lsrs	r2, r3, #1
 801305e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013060:	441a      	add	r2, r3
  sigmaEstP2Tmp =
 8013062:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013064:	fbb2 f3f3 	udiv	r3, r2, r3
 8013068:	62bb      	str	r3, [r7, #40]	@ 0x28
  sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 801306a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801306c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801306e:	fb02 f303 	mul.w	r3, r2, r3
 8013072:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (sigmaEstP2Tmp > 0xffff) {
 8013074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013076:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801307a:	d302      	bcc.n	8013082 <VL53L0X_calc_dmax+0xe6>
    minSignalNeeded_p3 = 0xfff00000;
 801307c:	4b53      	ldr	r3, [pc, #332]	@ (80131cc <VL53L0X_calc_dmax+0x230>)
 801307e:	663b      	str	r3, [r7, #96]	@ 0x60
 8013080:	e015      	b.n	80130ae <VL53L0X_calc_dmax+0x112>

    /* DMAX uses a different ambient width from sigma, so apply
     * correction.
     * Perform division before multiplication to prevent overflow.
     */
    sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns / 2) /
 8013082:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013084:	085a      	lsrs	r2, r3, #1
 8013086:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013088:	441a      	add	r2, r3
 801308a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801308c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013090:	677b      	str	r3, [r7, #116]	@ 0x74
                      cAmbEffWidthSigmaEst_ns;
    sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 8013092:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013094:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013096:	fb02 f303 	mul.w	r3, r2, r3
 801309a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* FixPoint1616 >> 16 = uint32 */
    minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 801309c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801309e:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80130a2:	0c1b      	lsrs	r3, r3, #16
 80130a4:	663b      	str	r3, [r7, #96]	@ 0x60

    minSignalNeeded_p3 *= minSignalNeeded_p3;
 80130a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80130a8:	fb03 f303 	mul.w	r3, r3, r3
 80130ac:	663b      	str	r3, [r7, #96]	@ 0x60
  }

  /* FixPoint1814 / uint32 = FixPoint1814 */
  sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 80130ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80130b0:	039b      	lsls	r3, r3, #14
 80130b2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80130b6:	4a46      	ldr	r2, [pc, #280]	@ (80131d0 <VL53L0X_calc_dmax+0x234>)
 80130b8:	fba2 2303 	umull	r2, r3, r2, r3
 80130bc:	099b      	lsrs	r3, r3, #6
 80130be:	627b      	str	r3, [r7, #36]	@ 0x24

  /* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
  sigmaLimitTmp *= sigmaLimitTmp;
 80130c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130c2:	fb03 f303 	mul.w	r3, r3, r3
 80130c6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
  sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 80130c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80130ca:	fb03 f303 	mul.w	r3, r3, r3
 80130ce:	623b      	str	r3, [r7, #32]

  /* FixPoint3232 >> 4 = FixPoint0428 */
  sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 80130d0:	6a3b      	ldr	r3, [r7, #32]
 80130d2:	3308      	adds	r3, #8
 80130d4:	091b      	lsrs	r3, r3, #4
 80130d6:	623b      	str	r3, [r7, #32]

  /* FixPoint0428 - FixPoint0428	= FixPoint0428 */
  sigmaLimitTmp -= sigmaEstSqTmp;
 80130d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80130da:	6a3b      	ldr	r3, [r7, #32]
 80130dc:	1ad3      	subs	r3, r2, r3
 80130de:	627b      	str	r3, [r7, #36]	@ 0x24

  /* uint32_t * FixPoint0428 = FixPoint0428 */
  minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 80130e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80130e2:	4613      	mov	r3, r2
 80130e4:	005b      	lsls	r3, r3, #1
 80130e6:	4413      	add	r3, r2
 80130e8:	011b      	lsls	r3, r3, #4
 80130ea:	61fb      	str	r3, [r7, #28]

  /* FixPoint0428 >> 14 = FixPoint1814 */
  minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 80130ec:	69fb      	ldr	r3, [r7, #28]
 80130ee:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80130f2:	0b9b      	lsrs	r3, r3, #14
 80130f4:	61fb      	str	r3, [r7, #28]

  /* uint32 + uint32 = uint32 */
  minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 80130f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80130f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80130fa:	4413      	add	r3, r2
 80130fc:	61bb      	str	r3, [r7, #24]

  /* uint32 / uint32 = uint32 */
  minSignalNeeded += (peakVcselDuration_us / 2);
 80130fe:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013100:	085b      	lsrs	r3, r3, #1
 8013102:	69ba      	ldr	r2, [r7, #24]
 8013104:	4413      	add	r3, r2
 8013106:	61bb      	str	r3, [r7, #24]
  minSignalNeeded /= peakVcselDuration_us;
 8013108:	69ba      	ldr	r2, [r7, #24]
 801310a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801310c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013110:	61bb      	str	r3, [r7, #24]

  /* uint32 << 14 = FixPoint1814 */
  minSignalNeeded <<= 14;
 8013112:	69bb      	ldr	r3, [r7, #24]
 8013114:	039b      	lsls	r3, r3, #14
 8013116:	61bb      	str	r3, [r7, #24]

  /* FixPoint1814 / FixPoint1814 = uint32 */
  minSignalNeeded += (minSignalNeeded_p4 / 2);
 8013118:	69fb      	ldr	r3, [r7, #28]
 801311a:	085b      	lsrs	r3, r3, #1
 801311c:	69ba      	ldr	r2, [r7, #24]
 801311e:	4413      	add	r3, r2
 8013120:	61bb      	str	r3, [r7, #24]
  minSignalNeeded /= minSignalNeeded_p4;
 8013122:	69ba      	ldr	r2, [r7, #24]
 8013124:	69fb      	ldr	r3, [r7, #28]
 8013126:	fbb2 f3f3 	udiv	r3, r2, r3
 801312a:	61bb      	str	r3, [r7, #24]

  /* FixPoint3200 * FixPoint2804 := FixPoint2804*/
  minSignalNeeded *= minSignalNeeded_p1;
 801312c:	69bb      	ldr	r3, [r7, #24]
 801312e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013130:	fb02 f303 	mul.w	r3, r2, r3
 8013134:	61bb      	str	r3, [r7, #24]
   * and 10E-22 on the denominator.
   * We do this because 32bit fix point calculation can't
   * handle the larger and smaller elements of this equation,
   * i.e. speed of light and pulse widths.
   */
  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8013136:	69bb      	ldr	r3, [r7, #24]
 8013138:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801313c:	4a24      	ldr	r2, [pc, #144]	@ (80131d0 <VL53L0X_calc_dmax+0x234>)
 801313e:	fba2 2303 	umull	r2, r3, r2, r3
 8013142:	099b      	lsrs	r3, r3, #6
 8013144:	61bb      	str	r3, [r7, #24]
  minSignalNeeded <<= 4;
 8013146:	69bb      	ldr	r3, [r7, #24]
 8013148:	011b      	lsls	r3, r3, #4
 801314a:	61bb      	str	r3, [r7, #24]

  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 801314c:	69bb      	ldr	r3, [r7, #24]
 801314e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8013152:	4a1f      	ldr	r2, [pc, #124]	@ (80131d0 <VL53L0X_calc_dmax+0x234>)
 8013154:	fba2 2303 	umull	r2, r3, r2, r3
 8013158:	099b      	lsrs	r3, r3, #6
 801315a:	61bb      	str	r3, [r7, #24]

  /* FixPoint1616 >> 8 = FixPoint2408 */
  signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 801315c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801315e:	3380      	adds	r3, #128	@ 0x80
 8013160:	0a1b      	lsrs	r3, r3, #8
 8013162:	617b      	str	r3, [r7, #20]

  /* FixPoint2408/FixPoint2408 = uint32 */
  if (signalLimitTmp != 0)
 8013164:	697b      	ldr	r3, [r7, #20]
 8013166:	2b00      	cmp	r3, #0
 8013168:	d008      	beq.n	801317c <VL53L0X_calc_dmax+0x1e0>
    dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2)) / signalLimitTmp;
 801316a:	697b      	ldr	r3, [r7, #20]
 801316c:	085a      	lsrs	r2, r3, #1
 801316e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013170:	441a      	add	r2, r3
 8013172:	697b      	ldr	r3, [r7, #20]
 8013174:	fbb2 f3f3 	udiv	r3, r2, r3
 8013178:	65bb      	str	r3, [r7, #88]	@ 0x58
 801317a:	e001      	b.n	8013180 <VL53L0X_calc_dmax+0x1e4>
  else
    dmaxDarkTmp = 0;
 801317c:	2300      	movs	r3, #0
 801317e:	65bb      	str	r3, [r7, #88]	@ 0x58

  dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 8013180:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8013182:	f7fe fc43 	bl	8011a0c <VL53L0X_isqrt>
 8013186:	6138      	str	r0, [r7, #16]

  /* FixPoint2408/FixPoint2408 = uint32 */
  if (minSignalNeeded != 0)
 8013188:	69bb      	ldr	r3, [r7, #24]
 801318a:	2b00      	cmp	r3, #0
 801318c:	d008      	beq.n	80131a0 <VL53L0X_calc_dmax+0x204>
    dmaxAmbient = (SignalAt0mm + minSignalNeeded / 2) / minSignalNeeded;
 801318e:	69bb      	ldr	r3, [r7, #24]
 8013190:	085a      	lsrs	r2, r3, #1
 8013192:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013194:	441a      	add	r2, r3
 8013196:	69bb      	ldr	r3, [r7, #24]
 8013198:	fbb2 f3f3 	udiv	r3, r2, r3
 801319c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801319e:	e001      	b.n	80131a4 <VL53L0X_calc_dmax+0x208>
  else
    dmaxAmbient = 0;
 80131a0:	2300      	movs	r3, #0
 80131a2:	65fb      	str	r3, [r7, #92]	@ 0x5c

  dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 80131a4:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80131a6:	f7fe fc31 	bl	8011a0c <VL53L0X_isqrt>
 80131aa:	65f8      	str	r0, [r7, #92]	@ 0x5c

  *pdmax_mm = dmaxDark;
 80131ac:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80131ae:	693a      	ldr	r2, [r7, #16]
 80131b0:	601a      	str	r2, [r3, #0]
  if (dmaxDark > dmaxAmbient)
 80131b2:	693a      	ldr	r2, [r7, #16]
 80131b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80131b6:	429a      	cmp	r2, r3
 80131b8:	d902      	bls.n	80131c0 <VL53L0X_calc_dmax+0x224>
    *pdmax_mm = dmaxAmbient;
 80131ba:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80131bc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80131be:	601a      	str	r2, [r3, #0]

  return Status;
 80131c0:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 80131c4:	4618      	mov	r0, r3
 80131c6:	3768      	adds	r7, #104	@ 0x68
 80131c8:	46bd      	mov	sp, r7
 80131ca:	bd80      	pop	{r7, pc}
 80131cc:	fff00000 	.word	0xfff00000
 80131d0:	10624dd3 	.word	0x10624dd3

080131d4 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *pSigmaEstimate, uint32_t *pDmax_mm) {
 80131d4:	b580      	push	{r7, lr}
 80131d6:	b0b2      	sub	sp, #200	@ 0xc8
 80131d8:	af04      	add	r7, sp, #16
 80131da:	60f8      	str	r0, [r7, #12]
 80131dc:	60b9      	str	r1, [r7, #8]
 80131de:	607a      	str	r2, [r7, #4]
 80131e0:	603b      	str	r3, [r7, #0]
  /* Expressed in 100ths of a ns, i.e. centi-ns */
  const uint32_t cPulseEffectiveWidth_centi_ns = 800;
 80131e2:	f44f 7348 	mov.w	r3, #800	@ 0x320
 80131e6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  /* Expressed in 100ths of a ns, i.e. centi-ns */
  const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 80131ea:	f44f 7316 	mov.w	r3, #600	@ 0x258
 80131ee:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  const FixPoint1616_t cSigmaEstRef = 0x00000042; /* 0.001 */
 80131f2:	2342      	movs	r3, #66	@ 0x42
 80131f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  const uint32_t cVcselPulseWidth_ps = 4700;      /* pico secs */
 80131f8:	f241 235c 	movw	r3, #4700	@ 0x125c
 80131fc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  const FixPoint1616_t cSigmaEstMax = 0x028F87AE;
 8013200:	4b6b      	ldr	r3, [pc, #428]	@ (80133b0 <VL53L0X_calc_sigma_estimate+0x1dc>)
 8013202:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  const FixPoint1616_t cSigmaEstRtnMax = 0xF000;
 8013206:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 801320a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  const FixPoint1616_t cAmbToSignalRatioMax =
 801320e:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8013212:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013216:	fbb2 f3f3 	udiv	r3, r2, r3
 801321a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      0xF0000000 / cAmbientEffectiveWidth_centi_ns;
  /* Time Of Flight per mm (6.6 pico secs) */
  const FixPoint1616_t cTOF_per_mm_ps = 0x0006999A;
 801321c:	4b65      	ldr	r3, [pc, #404]	@ (80133b4 <VL53L0X_calc_sigma_estimate+0x1e0>)
 801321e:	67bb      	str	r3, [r7, #120]	@ 0x78
  const uint32_t c16BitRoundingParam = 0x00008000;
 8013220:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013224:	677b      	str	r3, [r7, #116]	@ 0x74
  const FixPoint1616_t cMaxXTalk_kcps = 0x00320000;
 8013226:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 801322a:	673b      	str	r3, [r7, #112]	@ 0x70
  const uint32_t cPllPeriod_ps = 1655;
 801322c:	f240 6377 	movw	r3, #1655	@ 0x677
 8013230:	66fb      	str	r3, [r7, #108]	@ 0x6c
  FixPoint1616_t xTalkCorrection;
  FixPoint1616_t ambientRate_kcps;
  FixPoint1616_t peakSignalRate_kcps;
  FixPoint1616_t xTalkCompRate_mcps;
  uint32_t xTalkCompRate_kcps;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013232:	2300      	movs	r3, #0
 8013234:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
   *	- SigmaEstRefArray
   *	- SigmaEstEffPulseWidth
   *	- SigmaEstEffAmbWidth
   */

  VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8013238:	68fb      	ldr	r3, [r7, #12]
 801323a:	6a1b      	ldr	r3, [r3, #32]
 801323c:	617b      	str	r3, [r7, #20]
   * We work in kcps rather than mcps as this helps keep within the
   * confines of the 32 Fix1616 type.
   */

  ambientRate_kcps =
      (pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 801323e:	68bb      	ldr	r3, [r7, #8]
 8013240:	691b      	ldr	r3, [r3, #16]
 8013242:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013246:	fb02 f303 	mul.w	r3, r2, r3
  ambientRate_kcps =
 801324a:	0c1b      	lsrs	r3, r3, #16
 801324c:	66bb      	str	r3, [r7, #104]	@ 0x68

  correctedSignalRate_mcps = pRangingMeasurementData->SignalRateRtnMegaCps;
 801324e:	68bb      	ldr	r3, [r7, #8]
 8013250:	68db      	ldr	r3, [r3, #12]
 8013252:	667b      	str	r3, [r7, #100]	@ 0x64

  Status = VL53L0X_get_total_signal_rate(Dev, pRangingMeasurementData,
 8013254:	f107 0310 	add.w	r3, r7, #16
 8013258:	461a      	mov	r2, r3
 801325a:	68b9      	ldr	r1, [r7, #8]
 801325c:	68f8      	ldr	r0, [r7, #12]
 801325e:	f7ff fe78 	bl	8012f52 <VL53L0X_get_total_signal_rate>
 8013262:	4603      	mov	r3, r0
 8013264:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
                                         &totalSignalRate_mcps);
  Status = VL53L0X_get_total_xtalk_rate(Dev, pRangingMeasurementData,
 8013268:	f107 0314 	add.w	r3, r7, #20
 801326c:	461a      	mov	r2, r3
 801326e:	68b9      	ldr	r1, [r7, #8]
 8013270:	68f8      	ldr	r0, [r7, #12]
 8013272:	f7ff fe3f 	bl	8012ef4 <VL53L0X_get_total_xtalk_rate>
 8013276:	4603      	mov	r3, r0
 8013278:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
                                        &xTalkCompRate_mcps);

  /* Signal rate measurement provided by device is the
   * peak signal rate, not average.
   */
  peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 801327c:	693b      	ldr	r3, [r7, #16]
 801327e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013282:	fb02 f303 	mul.w	r3, r2, r3
 8013286:	663b      	str	r3, [r7, #96]	@ 0x60
  peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 8013288:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801328a:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 801328e:	0c1b      	lsrs	r3, r3, #16
 8013290:	663b      	str	r3, [r7, #96]	@ 0x60

  xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 8013292:	697b      	ldr	r3, [r7, #20]
 8013294:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013298:	fb02 f303 	mul.w	r3, r2, r3
 801329c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

  if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 80132a0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80132a4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80132a6:	429a      	cmp	r2, r3
 80132a8:	d902      	bls.n	80132b0 <VL53L0X_calc_sigma_estimate+0xdc>
    xTalkCompRate_kcps = cMaxXTalk_kcps;
 80132aa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80132ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

  if (Status == VL53L0X_ERROR_NONE) {
 80132b0:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 80132b4:	2b00      	cmp	r3, #0
 80132b6:	d164      	bne.n	8013382 <VL53L0X_calc_sigma_estimate+0x1ae>

    /* Calculate final range macro periods */
    finalRangeTimeoutMicroSecs =
 80132b8:	68fb      	ldr	r3, [r7, #12]
 80132ba:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80132be:	65fb      	str	r3, [r7, #92]	@ 0x5c
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs);

    finalRangeVcselPCLKS =
 80132c0:	68fb      	ldr	r3, [r7, #12]
 80132c2:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 80132c6:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, FinalRangeVcselPulsePeriod);

    finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80132ca:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 80132ce:	461a      	mov	r2, r3
 80132d0:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 80132d2:	68f8      	ldr	r0, [r7, #12]
 80132d4:	f7ff f93a 	bl	801254c <VL53L0X_calc_timeout_mclks>
 80132d8:	6578      	str	r0, [r7, #84]	@ 0x54
        Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

    /* Calculate pre-range macro periods */
    preRangeTimeoutMicroSecs =
 80132da:	68fb      	ldr	r3, [r7, #12]
 80132dc:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80132e0:	653b      	str	r3, [r7, #80]	@ 0x50
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs);

    preRangeVcselPCLKS =
 80132e2:	68fb      	ldr	r3, [r7, #12]
 80132e4:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 80132e8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, PreRangeVcselPulsePeriod);

    preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 80132ec:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80132f0:	461a      	mov	r2, r3
 80132f2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80132f4:	68f8      	ldr	r0, [r7, #12]
 80132f6:	f7ff f929 	bl	801254c <VL53L0X_calc_timeout_mclks>
 80132fa:	64b8      	str	r0, [r7, #72]	@ 0x48
        Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

    vcselWidth = 3;
 80132fc:	2303      	movs	r3, #3
 80132fe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (finalRangeVcselPCLKS == 8)
 8013302:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8013306:	2b08      	cmp	r3, #8
 8013308:	d102      	bne.n	8013310 <VL53L0X_calc_sigma_estimate+0x13c>
      vcselWidth = 2;
 801330a:	2302      	movs	r3, #2
 801330c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    peakVcselDuration_us =
        vcselWidth * 2048 * (preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8013310:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013312:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013314:	4413      	add	r3, r2
 8013316:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 801331a:	fb02 f303 	mul.w	r3, r2, r3
    peakVcselDuration_us =
 801331e:	02db      	lsls	r3, r3, #11
 8013320:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 8013324:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013328:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801332c:	4a22      	ldr	r2, [pc, #136]	@ (80133b8 <VL53L0X_calc_sigma_estimate+0x1e4>)
 801332e:	fba2 2303 	umull	r2, r3, r2, r3
 8013332:	099b      	lsrs	r3, r3, #6
 8013334:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us *= cPllPeriod_ps;
 8013338:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801333c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 801333e:	fb02 f303 	mul.w	r3, r2, r3
 8013342:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 8013346:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 801334a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801334e:	4a1a      	ldr	r2, [pc, #104]	@ (80133b8 <VL53L0X_calc_sigma_estimate+0x1e4>)
 8013350:	fba2 2303 	umull	r2, r3, r2, r3
 8013354:	099b      	lsrs	r3, r3, #6
 8013356:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Fix1616 >> 8 = Fix2408 */
    totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 801335a:	693b      	ldr	r3, [r7, #16]
 801335c:	3380      	adds	r3, #128	@ 0x80
 801335e:	0a1b      	lsrs	r3, r3, #8
 8013360:	613b      	str	r3, [r7, #16]

    /* Fix2408 * uint32 = Fix2408 */
    vcselTotalEventsRtn = totalSignalRate_mcps * peakVcselDuration_us;
 8013362:	693a      	ldr	r2, [r7, #16]
 8013364:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013368:	fb02 f303 	mul.w	r3, r2, r3
 801336c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    /* Fix2408 >> 8 = uint32 */
    vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8013370:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013374:	3380      	adds	r3, #128	@ 0x80
 8013376:	0a1b      	lsrs	r3, r3, #8
 8013378:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    /* Fix2408 << 8 = Fix1616 = */
    totalSignalRate_mcps <<= 8;
 801337c:	693b      	ldr	r3, [r7, #16]
 801337e:	021b      	lsls	r3, r3, #8
 8013380:	613b      	str	r3, [r7, #16]
  }

  if (Status != VL53L0X_ERROR_NONE) {
 8013382:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 8013386:	2b00      	cmp	r3, #0
 8013388:	d002      	beq.n	8013390 <VL53L0X_calc_sigma_estimate+0x1bc>

    return Status;
 801338a:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 801338e:	e127      	b.n	80135e0 <VL53L0X_calc_sigma_estimate+0x40c>
  }

  if (peakSignalRate_kcps == 0) {
 8013390:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013392:	2b00      	cmp	r3, #0
 8013394:	d112      	bne.n	80133bc <VL53L0X_calc_sigma_estimate+0x1e8>
    *pSigmaEstimate = cSigmaEstMax;
 8013396:	687b      	ldr	r3, [r7, #4]
 8013398:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 801339c:	601a      	str	r2, [r3, #0]
    PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 801339e:	68fb      	ldr	r3, [r7, #12]
 80133a0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80133a4:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    *pDmax_mm = 0;
 80133a8:	683b      	ldr	r3, [r7, #0]
 80133aa:	2200      	movs	r2, #0
 80133ac:	601a      	str	r2, [r3, #0]
 80133ae:	e115      	b.n	80135dc <VL53L0X_calc_sigma_estimate+0x408>
 80133b0:	028f87ae 	.word	0x028f87ae
 80133b4:	0006999a 	.word	0x0006999a
 80133b8:	10624dd3 	.word	0x10624dd3
  } else {
    if (vcselTotalEventsRtn < 1)
 80133bc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80133c0:	2b00      	cmp	r3, #0
 80133c2:	d102      	bne.n	80133ca <VL53L0X_calc_sigma_estimate+0x1f6>
      vcselTotalEventsRtn = 1;
 80133c4:	2301      	movs	r3, #1
 80133c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     * deltaT_ps represents the time of flight in pico secs for the
     * current range measurement, using the "TOF per mm" constant
     * (in ps).
     */

    sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 80133ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80133ce:	647b      	str	r3, [r7, #68]	@ 0x44

    /* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
    sigmaEstimateP2 = (ambientRate_kcps << 16) / peakSignalRate_kcps;
 80133d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80133d2:	041a      	lsls	r2, r3, #16
 80133d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80133d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80133da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 80133de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80133e2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80133e4:	429a      	cmp	r2, r3
 80133e6:	d902      	bls.n	80133ee <VL53L0X_calc_sigma_estimate+0x21a>
      /* Clip to prevent overflow. Will ensure safe
       * max result. */
      sigmaEstimateP2 = cAmbToSignalRatioMax;
 80133e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80133ea:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    }
    sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 80133ee:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80133f2:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80133f6:	fb02 f303 	mul.w	r3, r2, r3
 80133fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 80133fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8013402:	4613      	mov	r3, r2
 8013404:	005b      	lsls	r3, r3, #1
 8013406:	4413      	add	r3, r2
 8013408:	009b      	lsls	r3, r3, #2
 801340a:	4618      	mov	r0, r3
 801340c:	f7fe fafe 	bl	8011a0c <VL53L0X_isqrt>
 8013410:	4603      	mov	r3, r0
 8013412:	005b      	lsls	r3, r3, #1
 8013414:	643b      	str	r3, [r7, #64]	@ 0x40

    /* uint32 * FixPoint1616 = FixPoint1616 */
    deltaT_ps = pRangingMeasurementData->RangeMilliMeter * cTOF_per_mm_ps;
 8013416:	68bb      	ldr	r3, [r7, #8]
 8013418:	891b      	ldrh	r3, [r3, #8]
 801341a:	461a      	mov	r2, r3
 801341c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801341e:	fb02 f303 	mul.w	r3, r2, r3
 8013422:	63fb      	str	r3, [r7, #60]	@ 0x3c
     * Divide result by 1000 to convert to mcps.
     * 500 is added to ensure rounding when integer division
     * truncates.
     */
    diff1_mcps =
        (((peakSignalRate_kcps << 16) - xTalkCompRate_kcps) + 500) / 1000;
 8013424:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013426:	041a      	lsls	r2, r3, #16
 8013428:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801342c:	1ad3      	subs	r3, r2, r3
 801342e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
    diff1_mcps =
 8013432:	4a6d      	ldr	r2, [pc, #436]	@ (80135e8 <VL53L0X_calc_sigma_estimate+0x414>)
 8013434:	fba2 2303 	umull	r2, r3, r2, r3
 8013438:	099b      	lsrs	r3, r3, #6
 801343a:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* vcselRate + xtalkCompRate */
    diff2_mcps =
        (((peakSignalRate_kcps << 16) + xTalkCompRate_kcps) + 500) / 1000;
 801343c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801343e:	041a      	lsls	r2, r3, #16
 8013440:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8013444:	4413      	add	r3, r2
 8013446:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
    diff2_mcps =
 801344a:	4a67      	ldr	r2, [pc, #412]	@ (80135e8 <VL53L0X_calc_sigma_estimate+0x414>)
 801344c:	fba2 2303 	umull	r2, r3, r2, r3
 8013450:	099b      	lsrs	r3, r3, #6
 8013452:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Shift by 8 bits to increase resolution prior to the
     * division */
    diff1_mcps <<= 8;
 8013454:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013456:	021b      	lsls	r3, r3, #8
 8013458:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* FixPoint0824/FixPoint1616 = FixPoint2408 */
    xTalkCorrection = abs(diff1_mcps / diff2_mcps);
 801345a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801345c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801345e:	fbb2 f3f3 	udiv	r3, r2, r3
 8013462:	2b00      	cmp	r3, #0
 8013464:	bfb8      	it	lt
 8013466:	425b      	neglt	r3, r3
 8013468:	633b      	str	r3, [r7, #48]	@ 0x30

    /* FixPoint2408 << 8 = FixPoint1616 */
    xTalkCorrection <<= 8;
 801346a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801346c:	021b      	lsls	r3, r3, #8
 801346e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* FixPoint1616/uint32 = FixPoint1616 */
    pwMult = deltaT_ps / cVcselPulseWidth_ps; /* smaller than 1.0f */
 8013470:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013472:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013476:	fbb2 f3f3 	udiv	r3, r2, r3
 801347a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*
     * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
     * values are small enough such that32 bits will not be
     * exceeded.
     */
    pwMult *= ((1 << 16) - xTalkCorrection);
 801347c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801347e:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8013482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013484:	fb02 f303 	mul.w	r3, r2, r3
 8013488:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* (FixPoint3232 >> 16) = FixPoint1616 */
    pwMult = (pwMult + c16BitRoundingParam) >> 16;
 801348a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801348c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801348e:	4413      	add	r3, r2
 8013490:	0c1b      	lsrs	r3, r3, #16
 8013492:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* FixPoint1616 + FixPoint1616 = FixPoint1616 */
    pwMult += (1 << 16);
 8013494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013496:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 801349a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*
     * At this point the value will be 1.xx, therefore if we square
     * the value this will exceed 32 bits. To address this perform
     * a single shift to the right before the multiplication.
     */
    pwMult >>= 1;
 801349c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801349e:	085b      	lsrs	r3, r3, #1
 80134a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* FixPoint1715 * FixPoint1715 = FixPoint3430 */
    pwMult = pwMult * pwMult;
 80134a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134a4:	fb03 f303 	mul.w	r3, r3, r3
 80134a8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* (FixPoint3430 >> 14) = Fix1616 */
    pwMult >>= 14;
 80134aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134ac:	0b9b      	lsrs	r3, r3, #14
 80134ae:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* FixPoint1616 * uint32 = FixPoint1616 */
    sqr1 = pwMult * sigmaEstimateP1;
 80134b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80134b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80134b4:	fb02 f303 	mul.w	r3, r2, r3
 80134b8:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* (FixPoint1616 >> 16) = FixPoint3200 */
    sqr1 = (sqr1 + 0x8000) >> 16;
 80134ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134bc:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80134c0:	0c1b      	lsrs	r3, r3, #16
 80134c2:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* FixPoint3200 * FixPoint3200 = FixPoint6400 */
    sqr1 *= sqr1;
 80134c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80134c6:	fb03 f303 	mul.w	r3, r3, r3
 80134ca:	62bb      	str	r3, [r7, #40]	@ 0x28

    sqr2 = sigmaEstimateP2;
 80134cc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80134d0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* (FixPoint1616 >> 16) = FixPoint3200 */
    sqr2 = (sqr2 + 0x8000) >> 16;
 80134d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134d4:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80134d8:	0c1b      	lsrs	r3, r3, #16
 80134da:	627b      	str	r3, [r7, #36]	@ 0x24

    /* FixPoint3200 * FixPoint3200 = FixPoint6400 */
    sqr2 *= sqr2;
 80134dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134de:	fb03 f303 	mul.w	r3, r3, r3
 80134e2:	627b      	str	r3, [r7, #36]	@ 0x24

    /* FixPoint64000 + FixPoint6400 = FixPoint6400 */
    sqrSum = sqr1 + sqr2;
 80134e4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80134e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80134e8:	4413      	add	r3, r2
 80134ea:	623b      	str	r3, [r7, #32]

    /* SQRT(FixPoin6400) = FixPoint3200 */
    sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 80134ec:	6a38      	ldr	r0, [r7, #32]
 80134ee:	f7fe fa8d 	bl	8011a0c <VL53L0X_isqrt>
 80134f2:	61f8      	str	r0, [r7, #28]

    /* (FixPoint3200 << 16) = FixPoint1616 */
    sqrtResult_centi_ns <<= 16;
 80134f4:	69fb      	ldr	r3, [r7, #28]
 80134f6:	041b      	lsls	r3, r3, #16
 80134f8:	61fb      	str	r3, [r7, #28]
    /*
     * Note that the Speed Of Light is expressed in um per 1E-10
     * seconds (2997) Therefore to get mm/ns we have to divide by
     * 10000
     */
    sigmaEstRtn = (((sqrtResult_centi_ns + 50) / 100) / sigmaEstimateP3);
 80134fa:	69fb      	ldr	r3, [r7, #28]
 80134fc:	3332      	adds	r3, #50	@ 0x32
 80134fe:	4a3b      	ldr	r2, [pc, #236]	@ (80135ec <VL53L0X_calc_sigma_estimate+0x418>)
 8013500:	fba2 2303 	umull	r2, r3, r2, r3
 8013504:	095a      	lsrs	r2, r3, #5
 8013506:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013508:	fbb2 f3f3 	udiv	r3, r2, r3
 801350c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    sigmaEstRtn *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8013510:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013514:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 8013518:	fb02 f303 	mul.w	r3, r2, r3
 801351c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    /* Add 5000 before dividing by 10000 to ensure rounding. */
    sigmaEstRtn += 5000;
 8013520:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013524:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8013528:	3308      	adds	r3, #8
 801352a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    sigmaEstRtn /= 10000;
 801352e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013532:	4a2f      	ldr	r2, [pc, #188]	@ (80135f0 <VL53L0X_calc_sigma_estimate+0x41c>)
 8013534:	fba2 2303 	umull	r2, r3, r2, r3
 8013538:	0b5b      	lsrs	r3, r3, #13
 801353a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    if (sigmaEstRtn > cSigmaEstRtnMax) {
 801353e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8013542:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013546:	429a      	cmp	r2, r3
 8013548:	d903      	bls.n	8013552 <VL53L0X_calc_sigma_estimate+0x37e>
      /* Clip to prevent overflow. Will ensure safe
       * max result. */
      sigmaEstRtn = cSigmaEstRtnMax;
 801354a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 801354e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
    sqr1 = sigmaEstRtn * sigmaEstRtn;
 8013552:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013556:	fb03 f303 	mul.w	r3, r3, r3
 801355a:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
    sqr2 = cSigmaEstRef * cSigmaEstRef;
 801355c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013560:	fb03 f303 	mul.w	r3, r3, r3
 8013564:	627b      	str	r3, [r7, #36]	@ 0x24

    /* sqrt(FixPoint3232) = FixPoint1616 */
    sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8013566:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801356a:	4413      	add	r3, r2
 801356c:	4618      	mov	r0, r3
 801356e:	f7fe fa4d 	bl	8011a0c <VL53L0X_isqrt>
 8013572:	61b8      	str	r0, [r7, #24]
     * Note that the Shift by 4 bits increases resolution prior to
     * the sqrt, therefore the result must be shifted by 2 bits to
     * the right to revert back to the FixPoint1616 format.
     */

    sigmaEstimate = 1000 * sqrtResult;
 8013574:	69bb      	ldr	r3, [r7, #24]
 8013576:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801357a:	fb02 f303 	mul.w	r3, r2, r3
 801357e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

    if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8013582:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013584:	2b00      	cmp	r3, #0
 8013586:	d009      	beq.n	801359c <VL53L0X_calc_sigma_estimate+0x3c8>
 8013588:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 801358c:	2b00      	cmp	r3, #0
 801358e:	d005      	beq.n	801359c <VL53L0X_calc_sigma_estimate+0x3c8>
 8013590:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013594:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013598:	429a      	cmp	r2, r3
 801359a:	d903      	bls.n	80135a4 <VL53L0X_calc_sigma_estimate+0x3d0>
        (sigmaEstimate > cSigmaEstMax)) {
      sigmaEstimate = cSigmaEstMax;
 801359c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80135a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    }

    *pSigmaEstimate = (uint32_t)(sigmaEstimate);
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80135aa:	601a      	str	r2, [r3, #0]
    PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	681a      	ldr	r2, [r3, #0]
 80135b0:	68fb      	ldr	r3, [r7, #12]
 80135b2:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Status = VL53L0X_calc_dmax(
 80135b6:	6939      	ldr	r1, [r7, #16]
 80135b8:	683b      	ldr	r3, [r7, #0]
 80135ba:	9303      	str	r3, [sp, #12]
 80135bc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80135c0:	9302      	str	r3, [sp, #8]
 80135c2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80135c6:	9301      	str	r3, [sp, #4]
 80135c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80135ca:	9300      	str	r3, [sp, #0]
 80135cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80135ce:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80135d0:	68f8      	ldr	r0, [r7, #12]
 80135d2:	f7ff fce3 	bl	8012f9c <VL53L0X_calc_dmax>
 80135d6:	4603      	mov	r3, r0
 80135d8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        Dev, totalSignalRate_mcps, correctedSignalRate_mcps, pwMult,
        sigmaEstimateP1, sigmaEstimateP2, peakVcselDuration_us, pDmax_mm);
  }

  return Status;
 80135dc:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
}
 80135e0:	4618      	mov	r0, r3
 80135e2:	37b8      	adds	r7, #184	@ 0xb8
 80135e4:	46bd      	mov	sp, r7
 80135e6:	bd80      	pop	{r7, pc}
 80135e8:	10624dd3 	.word	0x10624dd3
 80135ec:	51eb851f 	.word	0x51eb851f
 80135f0:	d1b71759 	.word	0xd1b71759

080135f4 <VL53L0X_get_pal_range_status>:

VL53L0X_Error VL53L0X_get_pal_range_status(
    VL53L0X_DEV Dev, uint8_t DeviceRangeStatus, FixPoint1616_t SignalRate,
    uint16_t EffectiveSpadRtnCount,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    uint8_t *pPalRangeStatus) {
 80135f4:	b580      	push	{r7, lr}
 80135f6:	b090      	sub	sp, #64	@ 0x40
 80135f8:	af00      	add	r7, sp, #0
 80135fa:	60f8      	str	r0, [r7, #12]
 80135fc:	607a      	str	r2, [r7, #4]
 80135fe:	461a      	mov	r2, r3
 8013600:	460b      	mov	r3, r1
 8013602:	72fb      	strb	r3, [r7, #11]
 8013604:	4613      	mov	r3, r2
 8013606:	813b      	strh	r3, [r7, #8]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013608:	2300      	movs	r3, #0
 801360a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint8_t NoneFlag;
  uint8_t SigmaLimitflag = 0;
 801360e:	2300      	movs	r3, #0
 8013610:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  uint8_t SignalRefClipflag = 0;
 8013614:	2300      	movs	r3, #0
 8013616:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  uint8_t RangeIgnoreThresholdflag = 0;
 801361a:	2300      	movs	r3, #0
 801361c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  uint8_t SigmaLimitCheckEnable = 0;
 8013620:	2300      	movs	r3, #0
 8013622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8013626:	2300      	movs	r3, #0
 8013628:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  uint8_t SignalRefClipLimitCheckEnable = 0;
 801362c:	2300      	movs	r3, #0
 801362e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8013632:	2300      	movs	r3, #0
 8013634:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  FixPoint1616_t SigmaEstimate;
  FixPoint1616_t SigmaLimitValue;
  FixPoint1616_t SignalRefClipValue;
  FixPoint1616_t RangeIgnoreThresholdValue;
  FixPoint1616_t SignalRatePerSpad;
  uint8_t DeviceRangeStatusInternal = 0;
 8013638:	2300      	movs	r3, #0
 801363a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  uint16_t tmpWord = 0;
 801363e:	2300      	movs	r3, #0
 8013640:	82fb      	strh	r3, [r7, #22]
  uint8_t Temp8;
  uint32_t Dmax_mm = 0;
 8013642:	2300      	movs	r3, #0
 8013644:	613b      	str	r3, [r7, #16]
   * the value 11 in the DeviceRangeStatus.
   * In addition, the SigmaEstimator is not included in the VL53L0X
   * DeviceRangeStatus, this will be added in the PalRangeStatus.
   */

  DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8013646:	7afb      	ldrb	r3, [r7, #11]
 8013648:	10db      	asrs	r3, r3, #3
 801364a:	b2db      	uxtb	r3, r3
 801364c:	f003 030f 	and.w	r3, r3, #15
 8013650:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

  if (DeviceRangeStatusInternal == 0 || DeviceRangeStatusInternal == 5 ||
 8013654:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013658:	2b00      	cmp	r3, #0
 801365a:	d017      	beq.n	801368c <VL53L0X_get_pal_range_status+0x98>
 801365c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013660:	2b05      	cmp	r3, #5
 8013662:	d013      	beq.n	801368c <VL53L0X_get_pal_range_status+0x98>
 8013664:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013668:	2b07      	cmp	r3, #7
 801366a:	d00f      	beq.n	801368c <VL53L0X_get_pal_range_status+0x98>
      DeviceRangeStatusInternal == 7 || DeviceRangeStatusInternal == 12 ||
 801366c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013670:	2b0c      	cmp	r3, #12
 8013672:	d00b      	beq.n	801368c <VL53L0X_get_pal_range_status+0x98>
 8013674:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013678:	2b0d      	cmp	r3, #13
 801367a:	d007      	beq.n	801368c <VL53L0X_get_pal_range_status+0x98>
      DeviceRangeStatusInternal == 13 || DeviceRangeStatusInternal == 14 ||
 801367c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013680:	2b0e      	cmp	r3, #14
 8013682:	d003      	beq.n	801368c <VL53L0X_get_pal_range_status+0x98>
 8013684:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013688:	2b0f      	cmp	r3, #15
 801368a:	d103      	bne.n	8013694 <VL53L0X_get_pal_range_status+0xa0>
      DeviceRangeStatusInternal == 15) {
    NoneFlag = 1;
 801368c:	2301      	movs	r3, #1
 801368e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8013692:	e002      	b.n	801369a <VL53L0X_get_pal_range_status+0xa6>
  } else {
    NoneFlag = 0;
 8013694:	2300      	movs	r3, #0
 8013696:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  }

  /* LastSignalRefMcps */
  if (Status == VL53L0X_ERROR_NONE)
 801369a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d107      	bne.n	80136b2 <VL53L0X_get_pal_range_status+0xbe>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80136a2:	2201      	movs	r2, #1
 80136a4:	21ff      	movs	r1, #255	@ 0xff
 80136a6:	68f8      	ldr	r0, [r7, #12]
 80136a8:	f000 fb84 	bl	8013db4 <VL53L0X_WrByte>
 80136ac:	4603      	mov	r3, r0
 80136ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (Status == VL53L0X_ERROR_NONE)
 80136b2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d109      	bne.n	80136ce <VL53L0X_get_pal_range_status+0xda>
    Status =
        VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF, &tmpWord);
 80136ba:	f107 0316 	add.w	r3, r7, #22
 80136be:	461a      	mov	r2, r3
 80136c0:	21b6      	movs	r1, #182	@ 0xb6
 80136c2:	68f8      	ldr	r0, [r7, #12]
 80136c4:	f000 fb00 	bl	8013cc8 <VL53L0X_RdWord>
 80136c8:	4603      	mov	r3, r0
 80136ca:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 80136ce:	8afb      	ldrh	r3, [r7, #22]
 80136d0:	025b      	lsls	r3, r3, #9
 80136d2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (Status == VL53L0X_ERROR_NONE)
 80136d4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80136d8:	2b00      	cmp	r3, #0
 80136da:	d107      	bne.n	80136ec <VL53L0X_get_pal_range_status+0xf8>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 80136dc:	2200      	movs	r2, #0
 80136de:	21ff      	movs	r1, #255	@ 0xff
 80136e0:	68f8      	ldr	r0, [r7, #12]
 80136e2:	f000 fb67 	bl	8013db4 <VL53L0X_WrByte>
 80136e6:	4603      	mov	r3, r0
 80136e8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80136f0:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144

  /*
   * Check if Sigma limit is enabled, if yes then do comparison with limit
   * value and put the result back into pPalRangeStatus.
   */
  if (Status == VL53L0X_ERROR_NONE)
 80136f4:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80136f8:	2b00      	cmp	r3, #0
 80136fa:	d109      	bne.n	8013710 <VL53L0X_get_pal_range_status+0x11c>
    Status = VL53L0X_GetLimitCheckEnable(
 80136fc:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 8013700:	461a      	mov	r2, r3
 8013702:	2100      	movs	r1, #0
 8013704:	68f8      	ldr	r0, [r7, #12]
 8013706:	f7fc fced 	bl	80100e4 <VL53L0X_GetLimitCheckEnable>
 801370a:	4603      	mov	r3, r0
 801370c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, &SigmaLimitCheckEnable);

  if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8013710:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013714:	2b00      	cmp	r3, #0
 8013716:	d02e      	beq.n	8013776 <VL53L0X_get_pal_range_status+0x182>
 8013718:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801371c:	2b00      	cmp	r3, #0
 801371e:	d12a      	bne.n	8013776 <VL53L0X_get_pal_range_status+0x182>
    /*
     * compute the Sigma and check with limit
     */
    Status = VL53L0X_calc_sigma_estimate(Dev, pRangingMeasurementData,
 8013720:	f107 0310 	add.w	r3, r7, #16
 8013724:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013728:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801372a:	68f8      	ldr	r0, [r7, #12]
 801372c:	f7ff fd52 	bl	80131d4 <VL53L0X_calc_sigma_estimate>
 8013730:	4603      	mov	r3, r0
 8013732:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &SigmaEstimate, &Dmax_mm);
    if (Status == VL53L0X_ERROR_NONE)
 8013736:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801373a:	2b00      	cmp	r3, #0
 801373c:	d103      	bne.n	8013746 <VL53L0X_get_pal_range_status+0x152>
      pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 801373e:	693b      	ldr	r3, [r7, #16]
 8013740:	b29a      	uxth	r2, r3
 8013742:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013744:	815a      	strh	r2, [r3, #10]

    if (Status == VL53L0X_ERROR_NONE) {
 8013746:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801374a:	2b00      	cmp	r3, #0
 801374c:	d113      	bne.n	8013776 <VL53L0X_get_pal_range_status+0x182>
      Status = VL53L0X_GetLimitCheckValue(
 801374e:	f107 0320 	add.w	r3, r7, #32
 8013752:	461a      	mov	r2, r3
 8013754:	2100      	movs	r1, #0
 8013756:	68f8      	ldr	r0, [r7, #12]
 8013758:	f7fc fd4a 	bl	80101f0 <VL53L0X_GetLimitCheckValue>
 801375c:	4603      	mov	r3, r0
 801375e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
          Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, &SigmaLimitValue);

      if ((SigmaLimitValue > 0) && (SigmaEstimate > SigmaLimitValue))
 8013762:	6a3b      	ldr	r3, [r7, #32]
 8013764:	2b00      	cmp	r3, #0
 8013766:	d006      	beq.n	8013776 <VL53L0X_get_pal_range_status+0x182>
 8013768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801376a:	6a3b      	ldr	r3, [r7, #32]
 801376c:	429a      	cmp	r2, r3
 801376e:	d902      	bls.n	8013776 <VL53L0X_get_pal_range_status+0x182>
        /* Limit Fail */
        SigmaLimitflag = 1;
 8013770:	2301      	movs	r3, #1
 8013772:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

  /*
   * Check if Signal ref clip limit is enabled, if yes then do comparison
   * with limit value and put the result back into pPalRangeStatus.
   */
  if (Status == VL53L0X_ERROR_NONE)
 8013776:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801377a:	2b00      	cmp	r3, #0
 801377c:	d109      	bne.n	8013792 <VL53L0X_get_pal_range_status+0x19e>
    Status =
        VL53L0X_GetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
 801377e:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 8013782:	461a      	mov	r2, r3
 8013784:	2102      	movs	r1, #2
 8013786:	68f8      	ldr	r0, [r7, #12]
 8013788:	f7fc fcac 	bl	80100e4 <VL53L0X_GetLimitCheckEnable>
 801378c:	4603      	mov	r3, r0
 801378e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                    &SignalRefClipLimitCheckEnable);

  if ((SignalRefClipLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8013792:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013796:	2b00      	cmp	r3, #0
 8013798:	d017      	beq.n	80137ca <VL53L0X_get_pal_range_status+0x1d6>
 801379a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801379e:	2b00      	cmp	r3, #0
 80137a0:	d113      	bne.n	80137ca <VL53L0X_get_pal_range_status+0x1d6>

    Status = VL53L0X_GetLimitCheckValue(
 80137a2:	f107 031c 	add.w	r3, r7, #28
 80137a6:	461a      	mov	r2, r3
 80137a8:	2102      	movs	r1, #2
 80137aa:	68f8      	ldr	r0, [r7, #12]
 80137ac:	f7fc fd20 	bl	80101f0 <VL53L0X_GetLimitCheckValue>
 80137b0:	4603      	mov	r3, r0
 80137b2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, &SignalRefClipValue);

    if ((SignalRefClipValue > 0) && (LastSignalRefMcps > SignalRefClipValue)) {
 80137b6:	69fb      	ldr	r3, [r7, #28]
 80137b8:	2b00      	cmp	r3, #0
 80137ba:	d006      	beq.n	80137ca <VL53L0X_get_pal_range_status+0x1d6>
 80137bc:	69fb      	ldr	r3, [r7, #28]
 80137be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80137c0:	429a      	cmp	r2, r3
 80137c2:	d902      	bls.n	80137ca <VL53L0X_get_pal_range_status+0x1d6>
      /* Limit Fail */
      SignalRefClipflag = 1;
 80137c4:	2301      	movs	r3, #1
 80137c6:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
   * Check if Signal ref clip limit is enabled, if yes then do comparison
   * with limit value and put the result back into pPalRangeStatus.
   * EffectiveSpadRtnCount has a format 8.8
   * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
   */
  if (Status == VL53L0X_ERROR_NONE)
 80137ca:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80137ce:	2b00      	cmp	r3, #0
 80137d0:	d109      	bne.n	80137e6 <VL53L0X_get_pal_range_status+0x1f2>
    Status = VL53L0X_GetLimitCheckEnable(
 80137d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80137d6:	461a      	mov	r2, r3
 80137d8:	2103      	movs	r1, #3
 80137da:	68f8      	ldr	r0, [r7, #12]
 80137dc:	f7fc fc82 	bl	80100e4 <VL53L0X_GetLimitCheckEnable>
 80137e0:	4603      	mov	r3, r0
 80137e2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        &RangeIgnoreThresholdLimitCheckEnable);

  if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 80137e6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80137ea:	2b00      	cmp	r3, #0
 80137ec:	d023      	beq.n	8013836 <VL53L0X_get_pal_range_status+0x242>
 80137ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80137f2:	2b00      	cmp	r3, #0
 80137f4:	d11f      	bne.n	8013836 <VL53L0X_get_pal_range_status+0x242>
      (Status == VL53L0X_ERROR_NONE)) {

    /* Compute the signal rate per spad */
    if (EffectiveSpadRtnCount == 0) {
 80137f6:	893b      	ldrh	r3, [r7, #8]
 80137f8:	2b00      	cmp	r3, #0
 80137fa:	d102      	bne.n	8013802 <VL53L0X_get_pal_range_status+0x20e>
      SignalRatePerSpad = 0;
 80137fc:	2300      	movs	r3, #0
 80137fe:	637b      	str	r3, [r7, #52]	@ 0x34
 8013800:	e005      	b.n	801380e <VL53L0X_get_pal_range_status+0x21a>
    } else {
      SignalRatePerSpad =
          (FixPoint1616_t)((256 * SignalRate) / EffectiveSpadRtnCount);
 8013802:	687b      	ldr	r3, [r7, #4]
 8013804:	021a      	lsls	r2, r3, #8
 8013806:	893b      	ldrh	r3, [r7, #8]
      SignalRatePerSpad =
 8013808:	fbb2 f3f3 	udiv	r3, r2, r3
 801380c:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    Status = VL53L0X_GetLimitCheckValue(
 801380e:	f107 0318 	add.w	r3, r7, #24
 8013812:	461a      	mov	r2, r3
 8013814:	2103      	movs	r1, #3
 8013816:	68f8      	ldr	r0, [r7, #12]
 8013818:	f7fc fcea 	bl	80101f0 <VL53L0X_GetLimitCheckValue>
 801381c:	4603      	mov	r3, r0
 801381e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        &RangeIgnoreThresholdValue);

    if ((RangeIgnoreThresholdValue > 0) &&
 8013822:	69bb      	ldr	r3, [r7, #24]
 8013824:	2b00      	cmp	r3, #0
 8013826:	d006      	beq.n	8013836 <VL53L0X_get_pal_range_status+0x242>
        (SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8013828:	69bb      	ldr	r3, [r7, #24]
    if ((RangeIgnoreThresholdValue > 0) &&
 801382a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801382c:	429a      	cmp	r2, r3
 801382e:	d202      	bcs.n	8013836 <VL53L0X_get_pal_range_status+0x242>
      /* Limit Fail add 2^6 to range status */
      RangeIgnoreThresholdflag = 1;
 8013830:	2301      	movs	r3, #1
 8013832:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013836:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801383a:	2b00      	cmp	r3, #0
 801383c:	d14a      	bne.n	80138d4 <VL53L0X_get_pal_range_status+0x2e0>
    if (NoneFlag == 1) {
 801383e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8013842:	2b01      	cmp	r3, #1
 8013844:	d103      	bne.n	801384e <VL53L0X_get_pal_range_status+0x25a>
      *pPalRangeStatus = 255; /* NONE */
 8013846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013848:	22ff      	movs	r2, #255	@ 0xff
 801384a:	701a      	strb	r2, [r3, #0]
 801384c:	e042      	b.n	80138d4 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 1 ||
 801384e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013852:	2b01      	cmp	r3, #1
 8013854:	d007      	beq.n	8013866 <VL53L0X_get_pal_range_status+0x272>
 8013856:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801385a:	2b02      	cmp	r3, #2
 801385c:	d003      	beq.n	8013866 <VL53L0X_get_pal_range_status+0x272>
               DeviceRangeStatusInternal == 2 ||
 801385e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013862:	2b03      	cmp	r3, #3
 8013864:	d103      	bne.n	801386e <VL53L0X_get_pal_range_status+0x27a>
               DeviceRangeStatusInternal == 3) {
      *pPalRangeStatus = 5; /* HW fail */
 8013866:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013868:	2205      	movs	r2, #5
 801386a:	701a      	strb	r2, [r3, #0]
 801386c:	e032      	b.n	80138d4 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 6 ||
 801386e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013872:	2b06      	cmp	r3, #6
 8013874:	d003      	beq.n	801387e <VL53L0X_get_pal_range_status+0x28a>
 8013876:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801387a:	2b09      	cmp	r3, #9
 801387c:	d103      	bne.n	8013886 <VL53L0X_get_pal_range_status+0x292>
               DeviceRangeStatusInternal == 9) {
      *pPalRangeStatus = 4; /* Phase fail */
 801387e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013880:	2204      	movs	r2, #4
 8013882:	701a      	strb	r2, [r3, #0]
 8013884:	e026      	b.n	80138d4 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 8 ||
 8013886:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801388a:	2b08      	cmp	r3, #8
 801388c:	d007      	beq.n	801389e <VL53L0X_get_pal_range_status+0x2aa>
 801388e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013892:	2b0a      	cmp	r3, #10
 8013894:	d003      	beq.n	801389e <VL53L0X_get_pal_range_status+0x2aa>
               DeviceRangeStatusInternal == 10 || SignalRefClipflag == 1) {
 8013896:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801389a:	2b01      	cmp	r3, #1
 801389c:	d103      	bne.n	80138a6 <VL53L0X_get_pal_range_status+0x2b2>
      *pPalRangeStatus = 3; /* Min range */
 801389e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138a0:	2203      	movs	r2, #3
 80138a2:	701a      	strb	r2, [r3, #0]
 80138a4:	e016      	b.n	80138d4 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 4 ||
 80138a6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80138aa:	2b04      	cmp	r3, #4
 80138ac:	d003      	beq.n	80138b6 <VL53L0X_get_pal_range_status+0x2c2>
 80138ae:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80138b2:	2b01      	cmp	r3, #1
 80138b4:	d103      	bne.n	80138be <VL53L0X_get_pal_range_status+0x2ca>
               RangeIgnoreThresholdflag == 1) {
      *pPalRangeStatus = 2; /* Signal Fail */
 80138b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138b8:	2202      	movs	r2, #2
 80138ba:	701a      	strb	r2, [r3, #0]
 80138bc:	e00a      	b.n	80138d4 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (SigmaLimitflag == 1) {
 80138be:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 80138c2:	2b01      	cmp	r3, #1
 80138c4:	d103      	bne.n	80138ce <VL53L0X_get_pal_range_status+0x2da>
      *pPalRangeStatus = 1; /* Sigma	 Fail */
 80138c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138c8:	2201      	movs	r2, #1
 80138ca:	701a      	strb	r2, [r3, #0]
 80138cc:	e002      	b.n	80138d4 <VL53L0X_get_pal_range_status+0x2e0>
    } else {
      *pPalRangeStatus = 0; /* Range Valid */
 80138ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138d0:	2200      	movs	r2, #0
 80138d2:	701a      	strb	r2, [r3, #0]
    }
  }

  /* DMAX only relevant during range error */
  if (*pPalRangeStatus == 0)
 80138d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80138d6:	781b      	ldrb	r3, [r3, #0]
 80138d8:	2b00      	cmp	r3, #0
 80138da:	d102      	bne.n	80138e2 <VL53L0X_get_pal_range_status+0x2ee>
    pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 80138dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80138de:	2200      	movs	r2, #0
 80138e0:	815a      	strh	r2, [r3, #10]

  /* fill the Limit Check Status */

  Status = VL53L0X_GetLimitCheckEnable(
 80138e2:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 80138e6:	461a      	mov	r2, r3
 80138e8:	2101      	movs	r1, #1
 80138ea:	68f8      	ldr	r0, [r7, #12]
 80138ec:	f7fc fbfa 	bl	80100e4 <VL53L0X_GetLimitCheckEnable>
 80138f0:	4603      	mov	r3, r0
 80138f2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
      &SignalRateFinalRangeLimitCheckEnable);

  if (Status == VL53L0X_ERROR_NONE) {
 80138f6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80138fa:	2b00      	cmp	r3, #0
 80138fc:	d14f      	bne.n	801399e <VL53L0X_get_pal_range_status+0x3aa>
    if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 80138fe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013902:	2b00      	cmp	r3, #0
 8013904:	d003      	beq.n	801390e <VL53L0X_get_pal_range_status+0x31a>
 8013906:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801390a:	2b01      	cmp	r3, #1
 801390c:	d103      	bne.n	8013916 <VL53L0X_get_pal_range_status+0x322>
      Temp8 = 1;
 801390e:	2301      	movs	r3, #1
 8013910:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8013914:	e002      	b.n	801391c <VL53L0X_get_pal_range_status+0x328>
    else
      Temp8 = 0;
 8013916:	2300      	movs	r3, #0
 8013918:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    VL53L0X_SETARRAYPARAMETERFIELD(
 801391c:	68fb      	ldr	r3, [r7, #12]
 801391e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8013922:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        Dev, LimitChecksStatus, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

    if ((DeviceRangeStatusInternal == 4) ||
 8013926:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801392a:	2b04      	cmp	r3, #4
 801392c:	d003      	beq.n	8013936 <VL53L0X_get_pal_range_status+0x342>
        (SignalRateFinalRangeLimitCheckEnable == 0))
 801392e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
    if ((DeviceRangeStatusInternal == 4) ||
 8013932:	2b00      	cmp	r3, #0
 8013934:	d103      	bne.n	801393e <VL53L0X_get_pal_range_status+0x34a>
      Temp8 = 1;
 8013936:	2301      	movs	r3, #1
 8013938:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801393c:	e002      	b.n	8013944 <VL53L0X_get_pal_range_status+0x350>
    else
      Temp8 = 0;
 801393e:	2300      	movs	r3, #0
 8013940:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8013944:	68fb      	ldr	r3, [r7, #12]
 8013946:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 801394a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
                                   VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
                                   Temp8);

    if ((SignalRefClipLimitCheckEnable == 0) || (SignalRefClipflag == 1))
 801394e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013952:	2b00      	cmp	r3, #0
 8013954:	d003      	beq.n	801395e <VL53L0X_get_pal_range_status+0x36a>
 8013956:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 801395a:	2b01      	cmp	r3, #1
 801395c:	d103      	bne.n	8013966 <VL53L0X_get_pal_range_status+0x372>
      Temp8 = 1;
 801395e:	2301      	movs	r3, #1
 8013960:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8013964:	e002      	b.n	801396c <VL53L0X_get_pal_range_status+0x378>
    else
      Temp8 = 0;
 8013966:	2300      	movs	r3, #0
 8013968:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8013972:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                                   VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

    if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 8013976:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801397a:	2b00      	cmp	r3, #0
 801397c:	d003      	beq.n	8013986 <VL53L0X_get_pal_range_status+0x392>
 801397e:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8013982:	2b01      	cmp	r3, #1
 8013984:	d103      	bne.n	801398e <VL53L0X_get_pal_range_status+0x39a>
        (RangeIgnoreThresholdflag == 1))
      Temp8 = 1;
 8013986:	2301      	movs	r3, #1
 8013988:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801398c:	e002      	b.n	8013994 <VL53L0X_get_pal_range_status+0x3a0>
    else
      Temp8 = 0;
 801398e:	2300      	movs	r3, #0
 8013990:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 801399a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
                                   VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                   Temp8);
  }

  return Status;
 801399e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80139a2:	4618      	mov	r0, r3
 80139a4:	3740      	adds	r7, #64	@ 0x40
 80139a6:	46bd      	mov	sp, r7
 80139a8:	bd80      	pop	{r7, pc}

080139aa <VL53L0X_check_part_used>:
#define LOG_FUNCTION_END_FMT(status, fmt, ...)                                 \
  _LOG_FUNCTION_END_FMT(TRACE_MODULE_API, status, fmt, ##__VA_ARGS__)

VL53L0X_Error
VL53L0X_check_part_used(VL53L0X_DEV Dev, uint8_t *Revision,
                        VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 80139aa:	b580      	push	{r7, lr}
 80139ac:	b086      	sub	sp, #24
 80139ae:	af00      	add	r7, sp, #0
 80139b0:	60f8      	str	r0, [r7, #12]
 80139b2:	60b9      	str	r1, [r7, #8]
 80139b4:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80139b6:	2300      	movs	r3, #0
 80139b8:	75fb      	strb	r3, [r7, #23]
  uint8_t ModuleIdInt;
  char *ProductId_tmp;

  Status = VL53L0X_get_info_from_device(Dev, 2);
 80139ba:	2102      	movs	r1, #2
 80139bc:	68f8      	ldr	r0, [r7, #12]
 80139be:	f7fe f89a 	bl	8011af6 <VL53L0X_get_info_from_device>
 80139c2:	4603      	mov	r3, r0
 80139c4:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE) {
 80139c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d11d      	bne.n	8013a0a <VL53L0X_check_part_used+0x60>
    ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 80139ce:	68fb      	ldr	r3, [r7, #12]
 80139d0:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 80139d4:	75bb      	strb	r3, [r7, #22]

    if (ModuleIdInt == 0) {
 80139d6:	7dbb      	ldrb	r3, [r7, #22]
 80139d8:	2b00      	cmp	r3, #0
 80139da:	d107      	bne.n	80139ec <VL53L0X_check_part_used+0x42>
      *Revision = 0;
 80139dc:	68bb      	ldr	r3, [r7, #8]
 80139de:	2200      	movs	r2, #0
 80139e0:	701a      	strb	r2, [r3, #0]
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	3340      	adds	r3, #64	@ 0x40
 80139e6:	2200      	movs	r2, #0
 80139e8:	701a      	strb	r2, [r3, #0]
 80139ea:	e00e      	b.n	8013a0a <VL53L0X_check_part_used+0x60>
    } else {
      *Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 80139ec:	68fb      	ldr	r3, [r7, #12]
 80139ee:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 80139f2:	b2da      	uxtb	r2, r3
 80139f4:	68bb      	ldr	r3, [r7, #8]
 80139f6:	701a      	strb	r2, [r3, #0]
      ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ProductId);
 80139f8:	68fb      	ldr	r3, [r7, #12]
 80139fa:	33f3      	adds	r3, #243	@ 0xf3
 80139fc:	613b      	str	r3, [r7, #16]
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 80139fe:	687b      	ldr	r3, [r7, #4]
 8013a00:	3340      	adds	r3, #64	@ 0x40
 8013a02:	6939      	ldr	r1, [r7, #16]
 8013a04:	4618      	mov	r0, r3
 8013a06:	f000 fc1b 	bl	8014240 <strcpy>
    }
  }

  return Status;
 8013a0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013a0e:	4618      	mov	r0, r3
 8013a10:	3718      	adds	r7, #24
 8013a12:	46bd      	mov	sp, r7
 8013a14:	bd80      	pop	{r7, pc}
	...

08013a18 <VL53L0X_get_device_info>:

VL53L0X_Error
VL53L0X_get_device_info(VL53L0X_DEV Dev,
                        VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 8013a18:	b5b0      	push	{r4, r5, r7, lr}
 8013a1a:	b084      	sub	sp, #16
 8013a1c:	af00      	add	r7, sp, #0
 8013a1e:	6078      	str	r0, [r7, #4]
 8013a20:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013a22:	2300      	movs	r3, #0
 8013a24:	73fb      	strb	r3, [r7, #15]
  uint8_t revision_id;
  uint8_t Revision;

  Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 8013a26:	f107 030d 	add.w	r3, r7, #13
 8013a2a:	683a      	ldr	r2, [r7, #0]
 8013a2c:	4619      	mov	r1, r3
 8013a2e:	6878      	ldr	r0, [r7, #4]
 8013a30:	f7ff ffbb 	bl	80139aa <VL53L0X_check_part_used>
 8013a34:	4603      	mov	r3, r0
 8013a36:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 8013a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013a3c:	2b00      	cmp	r3, #0
 8013a3e:	d13b      	bne.n	8013ab8 <VL53L0X_get_device_info+0xa0>
    if (Revision == 0) {
 8013a40:	7b7b      	ldrb	r3, [r7, #13]
 8013a42:	2b00      	cmp	r3, #0
 8013a44:	d108      	bne.n	8013a58 <VL53L0X_get_device_info+0x40>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8013a46:	683b      	ldr	r3, [r7, #0]
 8013a48:	4a30      	ldr	r2, [pc, #192]	@ (8013b0c <VL53L0X_get_device_info+0xf4>)
 8013a4a:	461c      	mov	r4, r3
 8013a4c:	4613      	mov	r3, r2
 8013a4e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8013a50:	6020      	str	r0, [r4, #0]
 8013a52:	6061      	str	r1, [r4, #4]
 8013a54:	60a2      	str	r2, [r4, #8]
 8013a56:	e027      	b.n	8013aa8 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
    } else if ((Revision <= 34) && (Revision != 32)) {
 8013a58:	7b7b      	ldrb	r3, [r7, #13]
 8013a5a:	2b22      	cmp	r3, #34	@ 0x22
 8013a5c:	d80b      	bhi.n	8013a76 <VL53L0X_get_device_info+0x5e>
 8013a5e:	7b7b      	ldrb	r3, [r7, #13]
 8013a60:	2b20      	cmp	r3, #32
 8013a62:	d008      	beq.n	8013a76 <VL53L0X_get_device_info+0x5e>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8013a64:	683b      	ldr	r3, [r7, #0]
 8013a66:	4a2a      	ldr	r2, [pc, #168]	@ (8013b10 <VL53L0X_get_device_info+0xf8>)
 8013a68:	461c      	mov	r4, r3
 8013a6a:	4613      	mov	r3, r2
 8013a6c:	cb07      	ldmia	r3!, {r0, r1, r2}
 8013a6e:	6020      	str	r0, [r4, #0]
 8013a70:	6061      	str	r1, [r4, #4]
 8013a72:	60a2      	str	r2, [r4, #8]
 8013a74:	e018      	b.n	8013aa8 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
    } else if (Revision < 39) {
 8013a76:	7b7b      	ldrb	r3, [r7, #13]
 8013a78:	2b26      	cmp	r3, #38	@ 0x26
 8013a7a:	d808      	bhi.n	8013a8e <VL53L0X_get_device_info+0x76>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8013a7c:	683b      	ldr	r3, [r7, #0]
 8013a7e:	4a25      	ldr	r2, [pc, #148]	@ (8013b14 <VL53L0X_get_device_info+0xfc>)
 8013a80:	461c      	mov	r4, r3
 8013a82:	4613      	mov	r3, r2
 8013a84:	cb07      	ldmia	r3!, {r0, r1, r2}
 8013a86:	6020      	str	r0, [r4, #0]
 8013a88:	6061      	str	r1, [r4, #4]
 8013a8a:	60a2      	str	r2, [r4, #8]
 8013a8c:	e00c      	b.n	8013aa8 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
    } else {
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8013a8e:	683b      	ldr	r3, [r7, #0]
 8013a90:	4a21      	ldr	r2, [pc, #132]	@ (8013b18 <VL53L0X_get_device_info+0x100>)
 8013a92:	461d      	mov	r5, r3
 8013a94:	4614      	mov	r4, r2
 8013a96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8013a98:	6028      	str	r0, [r5, #0]
 8013a9a:	6069      	str	r1, [r5, #4]
 8013a9c:	60aa      	str	r2, [r5, #8]
 8013a9e:	60eb      	str	r3, [r5, #12]
 8013aa0:	6820      	ldr	r0, [r4, #0]
 8013aa2:	6128      	str	r0, [r5, #16]
 8013aa4:	7923      	ldrb	r3, [r4, #4]
 8013aa6:	752b      	strb	r3, [r5, #20]
                         VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
    }

    VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 8013aa8:	683b      	ldr	r3, [r7, #0]
 8013aaa:	3320      	adds	r3, #32
 8013aac:	491b      	ldr	r1, [pc, #108]	@ (8013b1c <VL53L0X_get_device_info+0x104>)
 8013aae:	461a      	mov	r2, r3
 8013ab0:	460b      	mov	r3, r1
 8013ab2:	cb03      	ldmia	r3!, {r0, r1}
 8013ab4:	6010      	str	r0, [r2, #0]
 8013ab6:	6051      	str	r1, [r2, #4]
                       VL53L0X_STRING_DEVICE_INFO_TYPE);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013ab8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013abc:	2b00      	cmp	r3, #0
 8013abe:	d108      	bne.n	8013ad2 <VL53L0X_get_device_info+0xba>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 8013ac0:	683b      	ldr	r3, [r7, #0]
 8013ac2:	3360      	adds	r3, #96	@ 0x60
 8013ac4:	461a      	mov	r2, r3
 8013ac6:	21c0      	movs	r1, #192	@ 0xc0
 8013ac8:	6878      	ldr	r0, [r7, #4]
 8013aca:	f000 f872 	bl	8013bb2 <VL53L0X_RdByte>
 8013ace:	4603      	mov	r3, r0
 8013ad0:	73fb      	strb	r3, [r7, #15]
                            &pVL53L0X_DeviceInfo->ProductType);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013ad2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d112      	bne.n	8013b00 <VL53L0X_get_device_info+0xe8>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_REVISION_ID,
 8013ada:	f107 030e 	add.w	r3, r7, #14
 8013ade:	461a      	mov	r2, r3
 8013ae0:	21c2      	movs	r1, #194	@ 0xc2
 8013ae2:	6878      	ldr	r0, [r7, #4]
 8013ae4:	f000 f865 	bl	8013bb2 <VL53L0X_RdByte>
 8013ae8:	4603      	mov	r3, r0
 8013aea:	73fb      	strb	r3, [r7, #15]
                            &revision_id);
    pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 8013aec:	683b      	ldr	r3, [r7, #0]
 8013aee:	2201      	movs	r2, #1
 8013af0:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
    pVL53L0X_DeviceInfo->ProductRevisionMinor = (revision_id & 0xF0) >> 4;
 8013af4:	7bbb      	ldrb	r3, [r7, #14]
 8013af6:	091b      	lsrs	r3, r3, #4
 8013af8:	b2da      	uxtb	r2, r3
 8013afa:	683b      	ldr	r3, [r7, #0]
 8013afc:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  }

  return Status;
 8013b00:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013b04:	4618      	mov	r0, r3
 8013b06:	3710      	adds	r7, #16
 8013b08:	46bd      	mov	sp, r7
 8013b0a:	bdb0      	pop	{r4, r5, r7, pc}
 8013b0c:	08014574 	.word	0x08014574
 8013b10:	08014580 	.word	0x08014580
 8013b14:	0801458c 	.word	0x0801458c
 8013b18:	08014598 	.word	0x08014598
 8013b1c:	080145b0 	.word	0x080145b0

08013b20 <_I2CWrite>:
/* Private variables ---------------------------------------------------------*/
extern VL53L0X_Dev_t Dev;
/* Private function prototypes -----------------------------------------------*/
/* Exported functions --------------------------------------------------------*/

HAL_StatusTypeDef _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8013b20:	b580      	push	{r7, lr}
 8013b22:	b086      	sub	sp, #24
 8013b24:	af00      	add	r7, sp, #0
 8013b26:	60f8      	str	r0, [r7, #12]
 8013b28:	60b9      	str	r1, [r7, #8]
 8013b2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  // int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;

  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 8013b2c:	68fb      	ldr	r3, [r7, #12]
 8013b2e:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 8013b32:	68fb      	ldr	r3, [r7, #12]
 8013b34:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8013b38:	b2db      	uxtb	r3, r3
 8013b3a:	4619      	mov	r1, r3
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	b29b      	uxth	r3, r3
 8013b40:	68ba      	ldr	r2, [r7, #8]
 8013b42:	f7ef f85f 	bl	8002c04 <HAL_I2C_Master_Transmit_DMA>
 8013b46:	4603      	mov	r3, r0
 8013b48:	75fb      	strb	r3, [r7, #23]
                                       count);
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 8013b4a:	bf00      	nop
 8013b4c:	68fb      	ldr	r3, [r7, #12]
 8013b4e:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8013b52:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013b56:	b2db      	uxtb	r3, r3
 8013b58:	2b20      	cmp	r3, #32
 8013b5a:	d1f7      	bne.n	8013b4c <_I2CWrite+0x2c>
  }
  return status;
 8013b5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8013b5e:	4618      	mov	r0, r3
 8013b60:	3718      	adds	r7, #24
 8013b62:	46bd      	mov	sp, r7
 8013b64:	bd80      	pop	{r7, pc}

08013b66 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8013b66:	b580      	push	{r7, lr}
 8013b68:	b086      	sub	sp, #24
 8013b6a:	af00      	add	r7, sp, #0
 8013b6c:	60f8      	str	r0, [r7, #12]
 8013b6e:	60b9      	str	r1, [r7, #8]
 8013b70:	607a      	str	r2, [r7, #4]
  int status;
  // int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;

  status = HAL_I2C_Master_Receive_DMA(Dev->I2cHandle, Dev->I2cDevAddr | 1,
 8013b72:	68fb      	ldr	r3, [r7, #12]
 8013b74:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8013b7e:	b2db      	uxtb	r3, r3
 8013b80:	f043 0301 	orr.w	r3, r3, #1
 8013b84:	b2db      	uxtb	r3, r3
 8013b86:	4619      	mov	r1, r3
 8013b88:	687b      	ldr	r3, [r7, #4]
 8013b8a:	b29b      	uxth	r3, r3
 8013b8c:	68ba      	ldr	r2, [r7, #8]
 8013b8e:	f7ef f94d 	bl	8002e2c <HAL_I2C_Master_Receive_DMA>
 8013b92:	4603      	mov	r3, r0
 8013b94:	617b      	str	r3, [r7, #20]
                                      pdata, count);
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 8013b96:	bf00      	nop
 8013b98:	68fb      	ldr	r3, [r7, #12]
 8013b9a:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 8013b9e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8013ba2:	b2db      	uxtb	r3, r3
 8013ba4:	2b20      	cmp	r3, #32
 8013ba6:	d1f7      	bne.n	8013b98 <_I2CRead+0x32>
  }
  return status;
 8013ba8:	697b      	ldr	r3, [r7, #20]
}
 8013baa:	4618      	mov	r0, r3
 8013bac:	3718      	adds	r7, #24
 8013bae:	46bd      	mov	sp, r7
 8013bb0:	bd80      	pop	{r7, pc}

08013bb2 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8013bb2:	b580      	push	{r7, lr}
 8013bb4:	b086      	sub	sp, #24
 8013bb6:	af00      	add	r7, sp, #0
 8013bb8:	60f8      	str	r0, [r7, #12]
 8013bba:	460b      	mov	r3, r1
 8013bbc:	607a      	str	r2, [r7, #4]
 8013bbe:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013bc0:	2300      	movs	r3, #0
 8013bc2:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8013bc4:	f107 030b 	add.w	r3, r7, #11
 8013bc8:	2201      	movs	r2, #1
 8013bca:	4619      	mov	r1, r3
 8013bcc:	68f8      	ldr	r0, [r7, #12]
 8013bce:	f7ff ffa7 	bl	8013b20 <_I2CWrite>
 8013bd2:	4603      	mov	r3, r0
 8013bd4:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013bd6:	7dbb      	ldrb	r3, [r7, #22]
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d002      	beq.n	8013be2 <VL53L0X_RdByte+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013bdc:	23ec      	movs	r3, #236	@ 0xec
 8013bde:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013be0:	e00d      	b.n	8013bfe <VL53L0X_RdByte+0x4c>
  }

  status_int = _I2CRead(Dev, data, 1);
 8013be2:	2201      	movs	r2, #1
 8013be4:	6879      	ldr	r1, [r7, #4]
 8013be6:	68f8      	ldr	r0, [r7, #12]
 8013be8:	f7ff ffbd 	bl	8013b66 <_I2CRead>
 8013bec:	4603      	mov	r3, r0
 8013bee:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013bf0:	7dbb      	ldrb	r3, [r7, #22]
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	d002      	beq.n	8013bfc <VL53L0X_RdByte+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013bf6:	23ec      	movs	r3, #236	@ 0xec
 8013bf8:	75fb      	strb	r3, [r7, #23]
 8013bfa:	e000      	b.n	8013bfe <VL53L0X_RdByte+0x4c>
  }
done:
 8013bfc:	bf00      	nop
  return Status;
 8013bfe:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013c02:	4618      	mov	r0, r3
 8013c04:	3718      	adds	r7, #24
 8013c06:	46bd      	mov	sp, r7
 8013c08:	bd80      	pop	{r7, pc}
	...

08013c0c <VL53L0X_WriteMulti>:

uint8_t _I2CBuffer[64];

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index,
                                 volatile uint8_t *pdata, uint32_t count) {
 8013c0c:	b580      	push	{r7, lr}
 8013c0e:	b086      	sub	sp, #24
 8013c10:	af00      	add	r7, sp, #0
 8013c12:	60f8      	str	r0, [r7, #12]
 8013c14:	607a      	str	r2, [r7, #4]
 8013c16:	603b      	str	r3, [r7, #0]
 8013c18:	460b      	mov	r3, r1
 8013c1a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status_int;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013c1c:	2300      	movs	r3, #0
 8013c1e:	75fb      	strb	r3, [r7, #23]

  if (count > sizeof(_I2CBuffer) - 1) {
 8013c20:	683b      	ldr	r3, [r7, #0]
 8013c22:	2b3f      	cmp	r3, #63	@ 0x3f
 8013c24:	d902      	bls.n	8013c2c <VL53L0X_WriteMulti+0x20>
    return VL53L0X_ERROR_INVALID_PARAMS;
 8013c26:	f06f 0303 	mvn.w	r3, #3
 8013c2a:	e017      	b.n	8013c5c <VL53L0X_WriteMulti+0x50>
  }

  _I2CBuffer[0] = index;
 8013c2c:	4a0d      	ldr	r2, [pc, #52]	@ (8013c64 <VL53L0X_WriteMulti+0x58>)
 8013c2e:	7afb      	ldrb	r3, [r7, #11]
 8013c30:	7013      	strb	r3, [r2, #0]
  memcpy(&_I2CBuffer[1], (const void *)pdata, count);
 8013c32:	683a      	ldr	r2, [r7, #0]
 8013c34:	6879      	ldr	r1, [r7, #4]
 8013c36:	480c      	ldr	r0, [pc, #48]	@ (8013c68 <VL53L0X_WriteMulti+0x5c>)
 8013c38:	f000 fb0a 	bl	8014250 <memcpy>

  status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 8013c3c:	683b      	ldr	r3, [r7, #0]
 8013c3e:	3301      	adds	r3, #1
 8013c40:	461a      	mov	r2, r3
 8013c42:	4908      	ldr	r1, [pc, #32]	@ (8013c64 <VL53L0X_WriteMulti+0x58>)
 8013c44:	68f8      	ldr	r0, [r7, #12]
 8013c46:	f7ff ff6b 	bl	8013b20 <_I2CWrite>
 8013c4a:	4603      	mov	r3, r0
 8013c4c:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013c4e:	7dbb      	ldrb	r3, [r7, #22]
 8013c50:	2b00      	cmp	r3, #0
 8013c52:	d001      	beq.n	8013c58 <VL53L0X_WriteMulti+0x4c>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013c54:	23ec      	movs	r3, #236	@ 0xec
 8013c56:	75fb      	strb	r3, [r7, #23]
  }

  return Status;
 8013c58:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013c5c:	4618      	mov	r0, r3
 8013c5e:	3718      	adds	r7, #24
 8013c60:	46bd      	mov	sp, r7
 8013c62:	bd80      	pop	{r7, pc}
 8013c64:	2000277c 	.word	0x2000277c
 8013c68:	2000277d 	.word	0x2000277d

08013c6c <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata,
                                uint32_t count) {
 8013c6c:	b580      	push	{r7, lr}
 8013c6e:	b086      	sub	sp, #24
 8013c70:	af00      	add	r7, sp, #0
 8013c72:	60f8      	str	r0, [r7, #12]
 8013c74:	607a      	str	r2, [r7, #4]
 8013c76:	603b      	str	r3, [r7, #0]
 8013c78:	460b      	mov	r3, r1
 8013c7a:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013c7c:	2300      	movs	r3, #0
 8013c7e:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8013c80:	f107 030b 	add.w	r3, r7, #11
 8013c84:	2201      	movs	r2, #1
 8013c86:	4619      	mov	r1, r3
 8013c88:	68f8      	ldr	r0, [r7, #12]
 8013c8a:	f7ff ff49 	bl	8013b20 <_I2CWrite>
 8013c8e:	4603      	mov	r3, r0
 8013c90:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013c92:	7dbb      	ldrb	r3, [r7, #22]
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d002      	beq.n	8013c9e <VL53L0X_ReadMulti+0x32>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013c98:	23ec      	movs	r3, #236	@ 0xec
 8013c9a:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013c9c:	e00d      	b.n	8013cba <VL53L0X_ReadMulti+0x4e>
  }

  status_int = _I2CRead(Dev, pdata, count);
 8013c9e:	683a      	ldr	r2, [r7, #0]
 8013ca0:	6879      	ldr	r1, [r7, #4]
 8013ca2:	68f8      	ldr	r0, [r7, #12]
 8013ca4:	f7ff ff5f 	bl	8013b66 <_I2CRead>
 8013ca8:	4603      	mov	r3, r0
 8013caa:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013cac:	7dbb      	ldrb	r3, [r7, #22]
 8013cae:	2b00      	cmp	r3, #0
 8013cb0:	d002      	beq.n	8013cb8 <VL53L0X_ReadMulti+0x4c>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013cb2:	23ec      	movs	r3, #236	@ 0xec
 8013cb4:	75fb      	strb	r3, [r7, #23]
 8013cb6:	e000      	b.n	8013cba <VL53L0X_ReadMulti+0x4e>
  }
done:
 8013cb8:	bf00      	nop
  return Status;
 8013cba:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013cbe:	4618      	mov	r0, r3
 8013cc0:	3718      	adds	r7, #24
 8013cc2:	46bd      	mov	sp, r7
 8013cc4:	bd80      	pop	{r7, pc}
	...

08013cc8 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8013cc8:	b580      	push	{r7, lr}
 8013cca:	b086      	sub	sp, #24
 8013ccc:	af00      	add	r7, sp, #0
 8013cce:	60f8      	str	r0, [r7, #12]
 8013cd0:	460b      	mov	r3, r1
 8013cd2:	607a      	str	r2, [r7, #4]
 8013cd4:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013cd6:	2300      	movs	r3, #0
 8013cd8:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8013cda:	f107 030b 	add.w	r3, r7, #11
 8013cde:	2201      	movs	r2, #1
 8013ce0:	4619      	mov	r1, r3
 8013ce2:	68f8      	ldr	r0, [r7, #12]
 8013ce4:	f7ff ff1c 	bl	8013b20 <_I2CWrite>
 8013ce8:	4603      	mov	r3, r0
 8013cea:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013cec:	7dbb      	ldrb	r3, [r7, #22]
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d002      	beq.n	8013cf8 <VL53L0X_RdWord+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013cf2:	23ec      	movs	r3, #236	@ 0xec
 8013cf4:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013cf6:	e016      	b.n	8013d26 <VL53L0X_RdWord+0x5e>
  }

  status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8013cf8:	2202      	movs	r2, #2
 8013cfa:	490e      	ldr	r1, [pc, #56]	@ (8013d34 <VL53L0X_RdWord+0x6c>)
 8013cfc:	68f8      	ldr	r0, [r7, #12]
 8013cfe:	f7ff ff32 	bl	8013b66 <_I2CRead>
 8013d02:	4603      	mov	r3, r0
 8013d04:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013d06:	7dbb      	ldrb	r3, [r7, #22]
 8013d08:	2b00      	cmp	r3, #0
 8013d0a:	d002      	beq.n	8013d12 <VL53L0X_RdWord+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013d0c:	23ec      	movs	r3, #236	@ 0xec
 8013d0e:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013d10:	e009      	b.n	8013d26 <VL53L0X_RdWord+0x5e>
  }

  *data = ((uint16_t)_I2CBuffer[0] << 8) + (uint16_t)_I2CBuffer[1];
 8013d12:	4b08      	ldr	r3, [pc, #32]	@ (8013d34 <VL53L0X_RdWord+0x6c>)
 8013d14:	781b      	ldrb	r3, [r3, #0]
 8013d16:	021b      	lsls	r3, r3, #8
 8013d18:	b29b      	uxth	r3, r3
 8013d1a:	4a06      	ldr	r2, [pc, #24]	@ (8013d34 <VL53L0X_RdWord+0x6c>)
 8013d1c:	7852      	ldrb	r2, [r2, #1]
 8013d1e:	4413      	add	r3, r2
 8013d20:	b29a      	uxth	r2, r3
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	801a      	strh	r2, [r3, #0]
done:
  return Status;
 8013d26:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013d2a:	4618      	mov	r0, r3
 8013d2c:	3718      	adds	r7, #24
 8013d2e:	46bd      	mov	sp, r7
 8013d30:	bd80      	pop	{r7, pc}
 8013d32:	bf00      	nop
 8013d34:	2000277c 	.word	0x2000277c

08013d38 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8013d38:	b580      	push	{r7, lr}
 8013d3a:	b086      	sub	sp, #24
 8013d3c:	af00      	add	r7, sp, #0
 8013d3e:	60f8      	str	r0, [r7, #12]
 8013d40:	460b      	mov	r3, r1
 8013d42:	607a      	str	r2, [r7, #4]
 8013d44:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013d46:	2300      	movs	r3, #0
 8013d48:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8013d4a:	f107 030b 	add.w	r3, r7, #11
 8013d4e:	2201      	movs	r2, #1
 8013d50:	4619      	mov	r1, r3
 8013d52:	68f8      	ldr	r0, [r7, #12]
 8013d54:	f7ff fee4 	bl	8013b20 <_I2CWrite>
 8013d58:	4603      	mov	r3, r0
 8013d5a:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013d5c:	7dbb      	ldrb	r3, [r7, #22]
 8013d5e:	2b00      	cmp	r3, #0
 8013d60:	d002      	beq.n	8013d68 <VL53L0X_RdDWord+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013d62:	23ec      	movs	r3, #236	@ 0xec
 8013d64:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013d66:	e01c      	b.n	8013da2 <VL53L0X_RdDWord+0x6a>
  }

  status_int = _I2CRead(Dev, _I2CBuffer, 4);
 8013d68:	2204      	movs	r2, #4
 8013d6a:	4911      	ldr	r1, [pc, #68]	@ (8013db0 <VL53L0X_RdDWord+0x78>)
 8013d6c:	68f8      	ldr	r0, [r7, #12]
 8013d6e:	f7ff fefa 	bl	8013b66 <_I2CRead>
 8013d72:	4603      	mov	r3, r0
 8013d74:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8013d76:	7dbb      	ldrb	r3, [r7, #22]
 8013d78:	2b00      	cmp	r3, #0
 8013d7a:	d002      	beq.n	8013d82 <VL53L0X_RdDWord+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013d7c:	23ec      	movs	r3, #236	@ 0xec
 8013d7e:	75fb      	strb	r3, [r7, #23]
    goto done;
 8013d80:	e00f      	b.n	8013da2 <VL53L0X_RdDWord+0x6a>
  }

  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 8013d82:	4b0b      	ldr	r3, [pc, #44]	@ (8013db0 <VL53L0X_RdDWord+0x78>)
 8013d84:	781b      	ldrb	r3, [r3, #0]
 8013d86:	061a      	lsls	r2, r3, #24
 8013d88:	4b09      	ldr	r3, [pc, #36]	@ (8013db0 <VL53L0X_RdDWord+0x78>)
 8013d8a:	785b      	ldrb	r3, [r3, #1]
 8013d8c:	041b      	lsls	r3, r3, #16
 8013d8e:	441a      	add	r2, r3
          ((uint32_t)_I2CBuffer[2] << 8) + (uint32_t)_I2CBuffer[3];
 8013d90:	4b07      	ldr	r3, [pc, #28]	@ (8013db0 <VL53L0X_RdDWord+0x78>)
 8013d92:	789b      	ldrb	r3, [r3, #2]
 8013d94:	021b      	lsls	r3, r3, #8
  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 8013d96:	4413      	add	r3, r2
          ((uint32_t)_I2CBuffer[2] << 8) + (uint32_t)_I2CBuffer[3];
 8013d98:	4a05      	ldr	r2, [pc, #20]	@ (8013db0 <VL53L0X_RdDWord+0x78>)
 8013d9a:	78d2      	ldrb	r2, [r2, #3]
 8013d9c:	441a      	add	r2, r3
  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	601a      	str	r2, [r3, #0]

done:
  return Status;
 8013da2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013da6:	4618      	mov	r0, r3
 8013da8:	3718      	adds	r7, #24
 8013daa:	46bd      	mov	sp, r7
 8013dac:	bd80      	pop	{r7, pc}
 8013dae:	bf00      	nop
 8013db0:	2000277c 	.word	0x2000277c

08013db4 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8013db4:	b580      	push	{r7, lr}
 8013db6:	b084      	sub	sp, #16
 8013db8:	af00      	add	r7, sp, #0
 8013dba:	6078      	str	r0, [r7, #4]
 8013dbc:	460b      	mov	r3, r1
 8013dbe:	70fb      	strb	r3, [r7, #3]
 8013dc0:	4613      	mov	r3, r2
 8013dc2:	70bb      	strb	r3, [r7, #2]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013dc4:	2300      	movs	r3, #0
 8013dc6:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status_int;

  _I2CBuffer[0] = index;
 8013dc8:	4a0b      	ldr	r2, [pc, #44]	@ (8013df8 <VL53L0X_WrByte+0x44>)
 8013dca:	78fb      	ldrb	r3, [r7, #3]
 8013dcc:	7013      	strb	r3, [r2, #0]
  _I2CBuffer[1] = data;
 8013dce:	4a0a      	ldr	r2, [pc, #40]	@ (8013df8 <VL53L0X_WrByte+0x44>)
 8013dd0:	78bb      	ldrb	r3, [r7, #2]
 8013dd2:	7053      	strb	r3, [r2, #1]

  status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8013dd4:	2202      	movs	r2, #2
 8013dd6:	4908      	ldr	r1, [pc, #32]	@ (8013df8 <VL53L0X_WrByte+0x44>)
 8013dd8:	6878      	ldr	r0, [r7, #4]
 8013dda:	f7ff fea1 	bl	8013b20 <_I2CWrite>
 8013dde:	4603      	mov	r3, r0
 8013de0:	73bb      	strb	r3, [r7, #14]

  if (status_int != HAL_OK) {
 8013de2:	7bbb      	ldrb	r3, [r7, #14]
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	d001      	beq.n	8013dec <VL53L0X_WrByte+0x38>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013de8:	23ec      	movs	r3, #236	@ 0xec
 8013dea:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 8013dec:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013df0:	4618      	mov	r0, r3
 8013df2:	3710      	adds	r7, #16
 8013df4:	46bd      	mov	sp, r7
 8013df6:	bd80      	pop	{r7, pc}
 8013df8:	2000277c 	.word	0x2000277c

08013dfc <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 8013dfc:	b580      	push	{r7, lr}
 8013dfe:	b084      	sub	sp, #16
 8013e00:	af00      	add	r7, sp, #0
 8013e02:	6078      	str	r0, [r7, #4]
 8013e04:	460b      	mov	r3, r1
 8013e06:	70fb      	strb	r3, [r7, #3]
 8013e08:	4613      	mov	r3, r2
 8013e0a:	803b      	strh	r3, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013e0c:	2300      	movs	r3, #0
 8013e0e:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status_int;

  _I2CBuffer[0] = index;
 8013e10:	4a0f      	ldr	r2, [pc, #60]	@ (8013e50 <VL53L0X_WrWord+0x54>)
 8013e12:	78fb      	ldrb	r3, [r7, #3]
 8013e14:	7013      	strb	r3, [r2, #0]
  _I2CBuffer[1] = data >> 8;
 8013e16:	883b      	ldrh	r3, [r7, #0]
 8013e18:	0a1b      	lsrs	r3, r3, #8
 8013e1a:	b29b      	uxth	r3, r3
 8013e1c:	b2da      	uxtb	r2, r3
 8013e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8013e50 <VL53L0X_WrWord+0x54>)
 8013e20:	705a      	strb	r2, [r3, #1]
  _I2CBuffer[2] = data & 0x00FF;
 8013e22:	883b      	ldrh	r3, [r7, #0]
 8013e24:	b2da      	uxtb	r2, r3
 8013e26:	4b0a      	ldr	r3, [pc, #40]	@ (8013e50 <VL53L0X_WrWord+0x54>)
 8013e28:	709a      	strb	r2, [r3, #2]

  status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 8013e2a:	2203      	movs	r2, #3
 8013e2c:	4908      	ldr	r1, [pc, #32]	@ (8013e50 <VL53L0X_WrWord+0x54>)
 8013e2e:	6878      	ldr	r0, [r7, #4]
 8013e30:	f7ff fe76 	bl	8013b20 <_I2CWrite>
 8013e34:	4603      	mov	r3, r0
 8013e36:	73bb      	strb	r3, [r7, #14]

  if (status_int != HAL_OK) {
 8013e38:	7bbb      	ldrb	r3, [r7, #14]
 8013e3a:	2b00      	cmp	r3, #0
 8013e3c:	d001      	beq.n	8013e42 <VL53L0X_WrWord+0x46>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8013e3e:	23ec      	movs	r3, #236	@ 0xec
 8013e40:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 8013e42:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013e46:	4618      	mov	r0, r3
 8013e48:	3710      	adds	r7, #16
 8013e4a:	46bd      	mov	sp, r7
 8013e4c:	bd80      	pop	{r7, pc}
 8013e4e:	bf00      	nop
 8013e50:	2000277c 	.word	0x2000277c

08013e54 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index,
                                 uint8_t AndData, uint8_t OrData) {
 8013e54:	b580      	push	{r7, lr}
 8013e56:	b084      	sub	sp, #16
 8013e58:	af00      	add	r7, sp, #0
 8013e5a:	6078      	str	r0, [r7, #4]
 8013e5c:	4608      	mov	r0, r1
 8013e5e:	4611      	mov	r1, r2
 8013e60:	461a      	mov	r2, r3
 8013e62:	4603      	mov	r3, r0
 8013e64:	70fb      	strb	r3, [r7, #3]
 8013e66:	460b      	mov	r3, r1
 8013e68:	70bb      	strb	r3, [r7, #2]
 8013e6a:	4613      	mov	r3, r2
 8013e6c:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013e6e:	2300      	movs	r3, #0
 8013e70:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  Status = VL53L0X_RdByte(Dev, index, &data);
 8013e72:	f107 020e 	add.w	r2, r7, #14
 8013e76:	78fb      	ldrb	r3, [r7, #3]
 8013e78:	4619      	mov	r1, r3
 8013e7a:	6878      	ldr	r0, [r7, #4]
 8013e7c:	f7ff fe99 	bl	8013bb2 <VL53L0X_RdByte>
 8013e80:	4603      	mov	r3, r0
 8013e82:	73fb      	strb	r3, [r7, #15]

  if (Status) {
 8013e84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	d110      	bne.n	8013eae <VL53L0X_UpdateByte+0x5a>
    goto done;
  }

  data = (data & AndData) | OrData;
 8013e8c:	7bba      	ldrb	r2, [r7, #14]
 8013e8e:	78bb      	ldrb	r3, [r7, #2]
 8013e90:	4013      	ands	r3, r2
 8013e92:	b2da      	uxtb	r2, r3
 8013e94:	787b      	ldrb	r3, [r7, #1]
 8013e96:	4313      	orrs	r3, r2
 8013e98:	b2db      	uxtb	r3, r3
 8013e9a:	73bb      	strb	r3, [r7, #14]
  Status = VL53L0X_WrByte(Dev, index, data);
 8013e9c:	7bba      	ldrb	r2, [r7, #14]
 8013e9e:	78fb      	ldrb	r3, [r7, #3]
 8013ea0:	4619      	mov	r1, r3
 8013ea2:	6878      	ldr	r0, [r7, #4]
 8013ea4:	f7ff ff86 	bl	8013db4 <VL53L0X_WrByte>
 8013ea8:	4603      	mov	r3, r0
 8013eaa:	73fb      	strb	r3, [r7, #15]
 8013eac:	e000      	b.n	8013eb0 <VL53L0X_UpdateByte+0x5c>
    goto done;
 8013eae:	bf00      	nop
done:
  return Status;
 8013eb0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013eb4:	4618      	mov	r0, r3
 8013eb6:	3710      	adds	r7, #16
 8013eb8:	46bd      	mov	sp, r7
 8013eba:	bd80      	pop	{r7, pc}

08013ebc <VL53L0X_PollingDelay>:
  }

  return Status;
}

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 8013ebc:	b580      	push	{r7, lr}
 8013ebe:	b084      	sub	sp, #16
 8013ec0:	af00      	add	r7, sp, #0
 8013ec2:	6078      	str	r0, [r7, #4]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8013ec4:	2300      	movs	r3, #0
 8013ec6:	73fb      	strb	r3, [r7, #15]

  // do nothing
  VL53L0X_OsDelay();
 8013ec8:	2002      	movs	r0, #2
 8013eca:	f7ed ffcf 	bl	8001e6c <HAL_Delay>
  return status;
 8013ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013ed2:	4618      	mov	r0, r3
 8013ed4:	3710      	adds	r7, #16
 8013ed6:	46bd      	mov	sp, r7
 8013ed8:	bd80      	pop	{r7, pc}
	...

08013edc <vl53l0x_initialize>:

/**
 * @brief  VL53L0X proximity sensor Initialization.
 */
VL53L0X_Error vl53l0x_initialize(void)
{
 8013edc:	b580      	push	{r7, lr}
 8013ede:	b09c      	sub	sp, #112	@ 0x70
 8013ee0:	af00      	add	r7, sp, #0

  /* end sensor shutdown */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin,
 8013ee2:	2201      	movs	r2, #1
 8013ee4:	2140      	movs	r1, #64	@ 0x40
 8013ee6:	4827      	ldr	r0, [pc, #156]	@ (8013f84 <vl53l0x_initialize+0xa8>)
 8013ee8:	f7ee fdc0 	bl	8002a6c <HAL_GPIO_WritePin>
                    GPIO_PIN_SET); /* Xshutdown pin, active low */

  HAL_Delay(2); /* tboot after Xshut is 1.2 ms max - DS p 14 */
 8013eec:	2002      	movs	r0, #2
 8013eee:	f7ed ffbd 	bl	8001e6c <HAL_Delay>

  uint16_t vl53l0x_id = 0;
 8013ef2:	2300      	movs	r3, #0
 8013ef4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
  VL53L0X_Error ret_value = 1; /* all error codes are defined <=0, so set it to something that is not defined */
 8013ef8:	2301      	movs	r3, #1
 8013efa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  VL53L0X_DeviceInfo_t VL53L0X_DeviceInfo;
  VL53L0X_Dev_t  *pDev = &Dev;
 8013efe:	4b22      	ldr	r3, [pc, #136]	@ (8013f88 <vl53l0x_initialize+0xac>)
 8013f00:	66bb      	str	r3, [r7, #104]	@ 0x68

  Dev.I2cHandle = &hi2c2;
 8013f02:	4b21      	ldr	r3, [pc, #132]	@ (8013f88 <vl53l0x_initialize+0xac>)
 8013f04:	4a21      	ldr	r2, [pc, #132]	@ (8013f8c <vl53l0x_initialize+0xb0>)
 8013f06:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
  Dev.I2cDevAddr = ((uint16_t)(VL53L0X_I2C_ADDR)) << 1;
 8013f0a:	4b1f      	ldr	r3, [pc, #124]	@ (8013f88 <vl53l0x_initialize+0xac>)
 8013f0c:	2252      	movs	r2, #82	@ 0x52
 8013f0e:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

  ret_value = VL53L0X_GetDeviceInfo(pDev, &VL53L0X_DeviceInfo);
 8013f12:	463b      	mov	r3, r7
 8013f14:	4619      	mov	r1, r3
 8013f16:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013f18:	f7fb fa64 	bl	800f3e4 <VL53L0X_GetDeviceInfo>
 8013f1c:	4603      	mov	r3, r0
 8013f1e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  if (ret_value == VL53L0X_ERROR_NONE)
 8013f22:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	d125      	bne.n	8013f76 <vl53l0x_initialize+0x9a>
  {
	  ret_value = VL53L0X_RdWord(pDev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &vl53l0x_id);
 8013f2a:	f107 0366 	add.w	r3, r7, #102	@ 0x66
 8013f2e:	461a      	mov	r2, r3
 8013f30:	21c0      	movs	r1, #192	@ 0xc0
 8013f32:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013f34:	f7ff fec8 	bl	8013cc8 <VL53L0X_RdWord>
 8013f38:	4603      	mov	r3, r0
 8013f3a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	  if (ret_value == VL53L0X_ERROR_NONE)
 8013f3e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d117      	bne.n	8013f76 <vl53l0x_initialize+0x9a>
	  {
    	if (vl53l0x_id == VL53L0X_ID)
 8013f46:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8013f4a:	f64e 62aa 	movw	r2, #61098	@ 0xeeaa
 8013f4e:	4293      	cmp	r3, r2
 8013f50:	d111      	bne.n	8013f76 <vl53l0x_initialize+0x9a>
    	{
    	  ret_value = VL53L0X_DataInit(pDev);
 8013f52:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013f54:	f7fb fa6e 	bl	800f434 <VL53L0X_DataInit>
 8013f58:	4603      	mov	r3, r0
 8013f5a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    	  if (ret_value == VL53L0X_ERROR_NONE)
 8013f5e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8013f62:	2b00      	cmp	r3, #0
 8013f64:	d107      	bne.n	8013f76 <vl53l0x_initialize+0x9a>
    	  {
    		  Dev.Present = 1;
 8013f66:	4b08      	ldr	r3, [pc, #32]	@ (8013f88 <vl53l0x_initialize+0xac>)
 8013f68:	2201      	movs	r2, #1
 8013f6a:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
    		  SetupContinousIntMeasurement(pDev,200000); /* period given in usec ->200msec that is required for 'performance mode' */
 8013f6e:	4908      	ldr	r1, [pc, #32]	@ (8013f90 <vl53l0x_initialize+0xb4>)
 8013f70:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8013f72:	f000 f80f 	bl	8013f94 <SetupContinousIntMeasurement>
    	  }
    	}
	  }
  }
  return ret_value;
 8013f76:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 8013f7a:	4618      	mov	r0, r3
 8013f7c:	3770      	adds	r7, #112	@ 0x70
 8013f7e:	46bd      	mov	sp, r7
 8013f80:	bd80      	pop	{r7, pc}
 8013f82:	bf00      	nop
 8013f84:	48000800 	.word	0x48000800
 8013f88:	200027bc 	.word	0x200027bc
 8013f8c:	200003ac 	.word	0x200003ac
 8013f90:	00030d40 	.word	0x00030d40

08013f94 <SetupContinousIntMeasurement>:
/**
 *  Setup sensor for continuous measurement defined by the parameter period that is raising an interrupt
 *  after measurement, setting is considering the high-accuracy mode that has a min period of 200msec
 */
VL53L0X_Error SetupContinousIntMeasurement(VL53L0X_Dev_t *pDev, int period)
{
 8013f94:	b580      	push	{r7, lr}
 8013f96:	b086      	sub	sp, #24
 8013f98:	af00      	add	r7, sp, #0
 8013f9a:	6078      	str	r0, [r7, #4]
 8013f9c:	6039      	str	r1, [r7, #0]
	VL53L0X_Error ret_value = 1;
 8013f9e:	2301      	movs	r3, #1
 8013fa0:	75fb      	strb	r3, [r7, #23]
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;

	ret_value = VL53L0X_StaticInit(pDev); // Device Initialization
 8013fa2:	6878      	ldr	r0, [r7, #4]
 8013fa4:	f7fb fb5a 	bl	800f65c <VL53L0X_StaticInit>
 8013fa8:	4603      	mov	r3, r0
 8013faa:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013fac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013fb0:	2b00      	cmp	r3, #0
 8013fb2:	d002      	beq.n	8013fba <SetupContinousIntMeasurement+0x26>
		return ret_value;
 8013fb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013fb8:	e074      	b.n	80140a4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_PerformRefCalibration(pDev, &VhvSettings, &PhaseCal); // Device Initialization
 8013fba:	f107 020a 	add.w	r2, r7, #10
 8013fbe:	f107 030b 	add.w	r3, r7, #11
 8013fc2:	4619      	mov	r1, r3
 8013fc4:	6878      	ldr	r0, [r7, #4]
 8013fc6:	f7fc fa07 	bl	80103d8 <VL53L0X_PerformRefCalibration>
 8013fca:	4603      	mov	r3, r0
 8013fcc:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013fce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013fd2:	2b00      	cmp	r3, #0
 8013fd4:	d002      	beq.n	8013fdc <SetupContinousIntMeasurement+0x48>
		return ret_value;
 8013fd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013fda:	e063      	b.n	80140a4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetDeviceMode(pDev,
 8013fdc:	2101      	movs	r1, #1
 8013fde:	6878      	ldr	r0, [r7, #4]
 8013fe0:	f7fb fd52 	bl	800fa88 <VL53L0X_SetDeviceMode>
 8013fe4:	4603      	mov	r3, r0
 8013fe6:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DEVICEMODE_CONTINUOUS_RANGING); // Setup in continuous mode ranging mode
	if (ret_value != VL53L0X_ERROR_NONE) {
 8013fe8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013fec:	2b00      	cmp	r3, #0
 8013fee:	d002      	beq.n	8013ff6 <SetupContinousIntMeasurement+0x62>
		return ret_value;
 8013ff0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013ff4:	e056      	b.n	80140a4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckEnable(pDev,
 8013ff6:	2201      	movs	r2, #1
 8013ff8:	2100      	movs	r1, #0
 8013ffa:	6878      	ldr	r0, [r7, #4]
 8013ffc:	f7fb ffe6 	bl	800ffcc <VL53L0X_SetLimitCheckEnable>
 8014000:	4603      	mov	r3, r0
 8014002:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
	if (ret_value != VL53L0X_ERROR_NONE) {
 8014004:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014008:	2b00      	cmp	r3, #0
 801400a:	d002      	beq.n	8014012 <SetupContinousIntMeasurement+0x7e>
		return ret_value;
 801400c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014010:	e048      	b.n	80140a4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckEnable(pDev,
 8014012:	2201      	movs	r2, #1
 8014014:	2101      	movs	r1, #1
 8014016:	6878      	ldr	r0, [r7, #4]
 8014018:	f7fb ffd8 	bl	800ffcc <VL53L0X_SetLimitCheckEnable>
 801401c:	4603      	mov	r3, r0
 801401e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
	if (ret_value != VL53L0X_ERROR_NONE) {
 8014020:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014024:	2b00      	cmp	r3, #0
 8014026:	d002      	beq.n	801402e <SetupContinousIntMeasurement+0x9a>
		return ret_value;
 8014028:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801402c:	e03a      	b.n	80140a4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckValue(pDev,
 801402e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8014032:	2101      	movs	r1, #1
 8014034:	6878      	ldr	r0, [r7, #4]
 8014036:	f7fc f879 	bl	801012c <VL53L0X_SetLimitCheckValue>
 801403a:	4603      	mov	r3, r0
 801403c:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			(FixPoint1616_t) (0.25 * 65536));
	if (ret_value != VL53L0X_ERROR_NONE) {
 801403e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014042:	2b00      	cmp	r3, #0
 8014044:	d002      	beq.n	801404c <SetupContinousIntMeasurement+0xb8>
		return ret_value;
 8014046:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801404a:	e02b      	b.n	80140a4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckValue(pDev,
 801404c:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 8014050:	2100      	movs	r1, #0
 8014052:	6878      	ldr	r0, [r7, #4]
 8014054:	f7fc f86a 	bl	801012c <VL53L0X_SetLimitCheckValue>
 8014058:	4603      	mov	r3, r0
 801405a:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t) (18 * 65536));
	if (ret_value != VL53L0X_ERROR_NONE) {
 801405c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014060:	2b00      	cmp	r3, #0
 8014062:	d002      	beq.n	801406a <SetupContinousIntMeasurement+0xd6>
		return ret_value;
 8014064:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014068:	e01c      	b.n	80140a4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,
			max(200000, period));
 801406a:	4b10      	ldr	r3, [pc, #64]	@ (80140ac <SetupContinousIntMeasurement+0x118>)
 801406c:	613b      	str	r3, [r7, #16]
 801406e:	683b      	ldr	r3, [r7, #0]
 8014070:	60fb      	str	r3, [r7, #12]
 8014072:	68fa      	ldr	r2, [r7, #12]
 8014074:	693b      	ldr	r3, [r7, #16]
 8014076:	4293      	cmp	r3, r2
 8014078:	bfb8      	it	lt
 801407a:	4613      	movlt	r3, r2
	ret_value = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,
 801407c:	4619      	mov	r1, r3
 801407e:	6878      	ldr	r0, [r7, #4]
 8014080:	f7fb fd61 	bl	800fb46 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 8014084:	4603      	mov	r3, r0
 8014086:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 8014088:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801408c:	2b00      	cmp	r3, #0
 801408e:	d002      	beq.n	8014096 <SetupContinousIntMeasurement+0x102>
		return ret_value;
 8014090:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014094:	e006      	b.n	80140a4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_StartMeasurement(pDev);
 8014096:	6878      	ldr	r0, [r7, #4]
 8014098:	f7fc fa1a 	bl	80104d0 <VL53L0X_StartMeasurement>
 801409c:	4603      	mov	r3, r0
 801409e:	75fb      	strb	r3, [r7, #23]

	return ret_value;
 80140a0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80140a4:	4618      	mov	r0, r3
 80140a6:	3718      	adds	r7, #24
 80140a8:	46bd      	mov	sp, r7
 80140aa:	bd80      	pop	{r7, pc}
 80140ac:	00030d40 	.word	0x00030d40

080140b0 <VL53L0X_data_ready>:

HAL_StatusTypeDef VL53L0X_data_ready(void)
{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	b082      	sub	sp, #8
 80140b4:	af00      	add	r7, sp, #0
	volatile VL53L0X_Error ret_value = 1;
 80140b6:	2301      	movs	r3, #1
 80140b8:	71fb      	strb	r3, [r7, #7]
	ret_value = VL53L0X_GetRangingMeasurementData(&Dev, &vl53l0x_values);
 80140ba:	4910      	ldr	r1, [pc, #64]	@ (80140fc <VL53L0X_data_ready+0x4c>)
 80140bc:	4810      	ldr	r0, [pc, #64]	@ (8014100 <VL53L0X_data_ready+0x50>)
 80140be:	f7fc fad3 	bl	8010668 <VL53L0X_GetRangingMeasurementData>
 80140c2:	4603      	mov	r3, r0
 80140c4:	71fb      	strb	r3, [r7, #7]
    if (ret_value == VL53L0X_ERROR_NONE)
 80140c6:	79fb      	ldrb	r3, [r7, #7]
 80140c8:	b25b      	sxtb	r3, r3
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d105      	bne.n	80140da <VL53L0X_data_ready+0x2a>
    {
    	ret_value = VL53L0X_ClearInterruptMask(&Dev, 0);
 80140ce:	2100      	movs	r1, #0
 80140d0:	480b      	ldr	r0, [pc, #44]	@ (8014100 <VL53L0X_data_ready+0x50>)
 80140d2:	f7fc fd6b 	bl	8010bac <VL53L0X_ClearInterruptMask>
 80140d6:	4603      	mov	r3, r0
 80140d8:	71fb      	strb	r3, [r7, #7]
    }

    osSemaphoreRelease(I2C2availableHandle);
 80140da:	4b0a      	ldr	r3, [pc, #40]	@ (8014104 <VL53L0X_data_ready+0x54>)
 80140dc:	681b      	ldr	r3, [r3, #0]
 80140de:	4618      	mov	r0, r3
 80140e0:	f7f5 f916 	bl	8009310 <osSemaphoreRelease>
    if (ret_value == VL53L0X_ERROR_NONE)
 80140e4:	79fb      	ldrb	r3, [r7, #7]
 80140e6:	b25b      	sxtb	r3, r3
 80140e8:	2b00      	cmp	r3, #0
 80140ea:	d101      	bne.n	80140f0 <VL53L0X_data_ready+0x40>
    {
    	return HAL_OK;
 80140ec:	2300      	movs	r3, #0
 80140ee:	e000      	b.n	80140f2 <VL53L0X_data_ready+0x42>
    }
    else
    {
    	return HAL_BUSY;
 80140f0:	2302      	movs	r3, #2
    }
}
 80140f2:	4618      	mov	r0, r3
 80140f4:	3708      	adds	r7, #8
 80140f6:	46bd      	mov	sp, r7
 80140f8:	bd80      	pop	{r7, pc}
 80140fa:	bf00      	nop
 80140fc:	20002944 	.word	0x20002944
 8014100:	200027bc 	.word	0x200027bc
 8014104:	2000063c 	.word	0x2000063c

08014108 <memcmp>:
 8014108:	b510      	push	{r4, lr}
 801410a:	3901      	subs	r1, #1
 801410c:	4402      	add	r2, r0
 801410e:	4290      	cmp	r0, r2
 8014110:	d101      	bne.n	8014116 <memcmp+0xe>
 8014112:	2000      	movs	r0, #0
 8014114:	e005      	b.n	8014122 <memcmp+0x1a>
 8014116:	7803      	ldrb	r3, [r0, #0]
 8014118:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801411c:	42a3      	cmp	r3, r4
 801411e:	d001      	beq.n	8014124 <memcmp+0x1c>
 8014120:	1b18      	subs	r0, r3, r4
 8014122:	bd10      	pop	{r4, pc}
 8014124:	3001      	adds	r0, #1
 8014126:	e7f2      	b.n	801410e <memcmp+0x6>

08014128 <memset>:
 8014128:	4402      	add	r2, r0
 801412a:	4603      	mov	r3, r0
 801412c:	4293      	cmp	r3, r2
 801412e:	d100      	bne.n	8014132 <memset+0xa>
 8014130:	4770      	bx	lr
 8014132:	f803 1b01 	strb.w	r1, [r3], #1
 8014136:	e7f9      	b.n	801412c <memset+0x4>

08014138 <_reclaim_reent>:
 8014138:	4b2d      	ldr	r3, [pc, #180]	@ (80141f0 <_reclaim_reent+0xb8>)
 801413a:	681b      	ldr	r3, [r3, #0]
 801413c:	4283      	cmp	r3, r0
 801413e:	b570      	push	{r4, r5, r6, lr}
 8014140:	4604      	mov	r4, r0
 8014142:	d053      	beq.n	80141ec <_reclaim_reent+0xb4>
 8014144:	69c3      	ldr	r3, [r0, #28]
 8014146:	b31b      	cbz	r3, 8014190 <_reclaim_reent+0x58>
 8014148:	68db      	ldr	r3, [r3, #12]
 801414a:	b163      	cbz	r3, 8014166 <_reclaim_reent+0x2e>
 801414c:	2500      	movs	r5, #0
 801414e:	69e3      	ldr	r3, [r4, #28]
 8014150:	68db      	ldr	r3, [r3, #12]
 8014152:	5959      	ldr	r1, [r3, r5]
 8014154:	b9b1      	cbnz	r1, 8014184 <_reclaim_reent+0x4c>
 8014156:	3504      	adds	r5, #4
 8014158:	2d80      	cmp	r5, #128	@ 0x80
 801415a:	d1f8      	bne.n	801414e <_reclaim_reent+0x16>
 801415c:	69e3      	ldr	r3, [r4, #28]
 801415e:	4620      	mov	r0, r4
 8014160:	68d9      	ldr	r1, [r3, #12]
 8014162:	f000 f883 	bl	801426c <_free_r>
 8014166:	69e3      	ldr	r3, [r4, #28]
 8014168:	6819      	ldr	r1, [r3, #0]
 801416a:	b111      	cbz	r1, 8014172 <_reclaim_reent+0x3a>
 801416c:	4620      	mov	r0, r4
 801416e:	f000 f87d 	bl	801426c <_free_r>
 8014172:	69e3      	ldr	r3, [r4, #28]
 8014174:	689d      	ldr	r5, [r3, #8]
 8014176:	b15d      	cbz	r5, 8014190 <_reclaim_reent+0x58>
 8014178:	4629      	mov	r1, r5
 801417a:	4620      	mov	r0, r4
 801417c:	682d      	ldr	r5, [r5, #0]
 801417e:	f000 f875 	bl	801426c <_free_r>
 8014182:	e7f8      	b.n	8014176 <_reclaim_reent+0x3e>
 8014184:	680e      	ldr	r6, [r1, #0]
 8014186:	4620      	mov	r0, r4
 8014188:	f000 f870 	bl	801426c <_free_r>
 801418c:	4631      	mov	r1, r6
 801418e:	e7e1      	b.n	8014154 <_reclaim_reent+0x1c>
 8014190:	6961      	ldr	r1, [r4, #20]
 8014192:	b111      	cbz	r1, 801419a <_reclaim_reent+0x62>
 8014194:	4620      	mov	r0, r4
 8014196:	f000 f869 	bl	801426c <_free_r>
 801419a:	69e1      	ldr	r1, [r4, #28]
 801419c:	b111      	cbz	r1, 80141a4 <_reclaim_reent+0x6c>
 801419e:	4620      	mov	r0, r4
 80141a0:	f000 f864 	bl	801426c <_free_r>
 80141a4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80141a6:	b111      	cbz	r1, 80141ae <_reclaim_reent+0x76>
 80141a8:	4620      	mov	r0, r4
 80141aa:	f000 f85f 	bl	801426c <_free_r>
 80141ae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80141b0:	b111      	cbz	r1, 80141b8 <_reclaim_reent+0x80>
 80141b2:	4620      	mov	r0, r4
 80141b4:	f000 f85a 	bl	801426c <_free_r>
 80141b8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80141ba:	b111      	cbz	r1, 80141c2 <_reclaim_reent+0x8a>
 80141bc:	4620      	mov	r0, r4
 80141be:	f000 f855 	bl	801426c <_free_r>
 80141c2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80141c4:	b111      	cbz	r1, 80141cc <_reclaim_reent+0x94>
 80141c6:	4620      	mov	r0, r4
 80141c8:	f000 f850 	bl	801426c <_free_r>
 80141cc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80141ce:	b111      	cbz	r1, 80141d6 <_reclaim_reent+0x9e>
 80141d0:	4620      	mov	r0, r4
 80141d2:	f000 f84b 	bl	801426c <_free_r>
 80141d6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80141d8:	b111      	cbz	r1, 80141e0 <_reclaim_reent+0xa8>
 80141da:	4620      	mov	r0, r4
 80141dc:	f000 f846 	bl	801426c <_free_r>
 80141e0:	6a23      	ldr	r3, [r4, #32]
 80141e2:	b11b      	cbz	r3, 80141ec <_reclaim_reent+0xb4>
 80141e4:	4620      	mov	r0, r4
 80141e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80141ea:	4718      	bx	r3
 80141ec:	bd70      	pop	{r4, r5, r6, pc}
 80141ee:	bf00      	nop
 80141f0:	20000340 	.word	0x20000340

080141f4 <__libc_init_array>:
 80141f4:	b570      	push	{r4, r5, r6, lr}
 80141f6:	4d0d      	ldr	r5, [pc, #52]	@ (801422c <__libc_init_array+0x38>)
 80141f8:	4c0d      	ldr	r4, [pc, #52]	@ (8014230 <__libc_init_array+0x3c>)
 80141fa:	1b64      	subs	r4, r4, r5
 80141fc:	10a4      	asrs	r4, r4, #2
 80141fe:	2600      	movs	r6, #0
 8014200:	42a6      	cmp	r6, r4
 8014202:	d109      	bne.n	8014218 <__libc_init_array+0x24>
 8014204:	4d0b      	ldr	r5, [pc, #44]	@ (8014234 <__libc_init_array+0x40>)
 8014206:	4c0c      	ldr	r4, [pc, #48]	@ (8014238 <__libc_init_array+0x44>)
 8014208:	f000 f886 	bl	8014318 <_init>
 801420c:	1b64      	subs	r4, r4, r5
 801420e:	10a4      	asrs	r4, r4, #2
 8014210:	2600      	movs	r6, #0
 8014212:	42a6      	cmp	r6, r4
 8014214:	d105      	bne.n	8014222 <__libc_init_array+0x2e>
 8014216:	bd70      	pop	{r4, r5, r6, pc}
 8014218:	f855 3b04 	ldr.w	r3, [r5], #4
 801421c:	4798      	blx	r3
 801421e:	3601      	adds	r6, #1
 8014220:	e7ee      	b.n	8014200 <__libc_init_array+0xc>
 8014222:	f855 3b04 	ldr.w	r3, [r5], #4
 8014226:	4798      	blx	r3
 8014228:	3601      	adds	r6, #1
 801422a:	e7f2      	b.n	8014212 <__libc_init_array+0x1e>
 801422c:	08014c64 	.word	0x08014c64
 8014230:	08014c64 	.word	0x08014c64
 8014234:	08014c64 	.word	0x08014c64
 8014238:	08014c68 	.word	0x08014c68

0801423c <__retarget_lock_acquire_recursive>:
 801423c:	4770      	bx	lr

0801423e <__retarget_lock_release_recursive>:
 801423e:	4770      	bx	lr

08014240 <strcpy>:
 8014240:	4603      	mov	r3, r0
 8014242:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014246:	f803 2b01 	strb.w	r2, [r3], #1
 801424a:	2a00      	cmp	r2, #0
 801424c:	d1f9      	bne.n	8014242 <strcpy+0x2>
 801424e:	4770      	bx	lr

08014250 <memcpy>:
 8014250:	440a      	add	r2, r1
 8014252:	4291      	cmp	r1, r2
 8014254:	f100 33ff 	add.w	r3, r0, #4294967295
 8014258:	d100      	bne.n	801425c <memcpy+0xc>
 801425a:	4770      	bx	lr
 801425c:	b510      	push	{r4, lr}
 801425e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014262:	f803 4f01 	strb.w	r4, [r3, #1]!
 8014266:	4291      	cmp	r1, r2
 8014268:	d1f9      	bne.n	801425e <memcpy+0xe>
 801426a:	bd10      	pop	{r4, pc}

0801426c <_free_r>:
 801426c:	b538      	push	{r3, r4, r5, lr}
 801426e:	4605      	mov	r5, r0
 8014270:	2900      	cmp	r1, #0
 8014272:	d041      	beq.n	80142f8 <_free_r+0x8c>
 8014274:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014278:	1f0c      	subs	r4, r1, #4
 801427a:	2b00      	cmp	r3, #0
 801427c:	bfb8      	it	lt
 801427e:	18e4      	addlt	r4, r4, r3
 8014280:	f000 f83e 	bl	8014300 <__malloc_lock>
 8014284:	4a1d      	ldr	r2, [pc, #116]	@ (80142fc <_free_r+0x90>)
 8014286:	6813      	ldr	r3, [r2, #0]
 8014288:	b933      	cbnz	r3, 8014298 <_free_r+0x2c>
 801428a:	6063      	str	r3, [r4, #4]
 801428c:	6014      	str	r4, [r2, #0]
 801428e:	4628      	mov	r0, r5
 8014290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014294:	f000 b83a 	b.w	801430c <__malloc_unlock>
 8014298:	42a3      	cmp	r3, r4
 801429a:	d908      	bls.n	80142ae <_free_r+0x42>
 801429c:	6820      	ldr	r0, [r4, #0]
 801429e:	1821      	adds	r1, r4, r0
 80142a0:	428b      	cmp	r3, r1
 80142a2:	bf01      	itttt	eq
 80142a4:	6819      	ldreq	r1, [r3, #0]
 80142a6:	685b      	ldreq	r3, [r3, #4]
 80142a8:	1809      	addeq	r1, r1, r0
 80142aa:	6021      	streq	r1, [r4, #0]
 80142ac:	e7ed      	b.n	801428a <_free_r+0x1e>
 80142ae:	461a      	mov	r2, r3
 80142b0:	685b      	ldr	r3, [r3, #4]
 80142b2:	b10b      	cbz	r3, 80142b8 <_free_r+0x4c>
 80142b4:	42a3      	cmp	r3, r4
 80142b6:	d9fa      	bls.n	80142ae <_free_r+0x42>
 80142b8:	6811      	ldr	r1, [r2, #0]
 80142ba:	1850      	adds	r0, r2, r1
 80142bc:	42a0      	cmp	r0, r4
 80142be:	d10b      	bne.n	80142d8 <_free_r+0x6c>
 80142c0:	6820      	ldr	r0, [r4, #0]
 80142c2:	4401      	add	r1, r0
 80142c4:	1850      	adds	r0, r2, r1
 80142c6:	4283      	cmp	r3, r0
 80142c8:	6011      	str	r1, [r2, #0]
 80142ca:	d1e0      	bne.n	801428e <_free_r+0x22>
 80142cc:	6818      	ldr	r0, [r3, #0]
 80142ce:	685b      	ldr	r3, [r3, #4]
 80142d0:	6053      	str	r3, [r2, #4]
 80142d2:	4408      	add	r0, r1
 80142d4:	6010      	str	r0, [r2, #0]
 80142d6:	e7da      	b.n	801428e <_free_r+0x22>
 80142d8:	d902      	bls.n	80142e0 <_free_r+0x74>
 80142da:	230c      	movs	r3, #12
 80142dc:	602b      	str	r3, [r5, #0]
 80142de:	e7d6      	b.n	801428e <_free_r+0x22>
 80142e0:	6820      	ldr	r0, [r4, #0]
 80142e2:	1821      	adds	r1, r4, r0
 80142e4:	428b      	cmp	r3, r1
 80142e6:	bf04      	itt	eq
 80142e8:	6819      	ldreq	r1, [r3, #0]
 80142ea:	685b      	ldreq	r3, [r3, #4]
 80142ec:	6063      	str	r3, [r4, #4]
 80142ee:	bf04      	itt	eq
 80142f0:	1809      	addeq	r1, r1, r0
 80142f2:	6021      	streq	r1, [r4, #0]
 80142f4:	6054      	str	r4, [r2, #4]
 80142f6:	e7ca      	b.n	801428e <_free_r+0x22>
 80142f8:	bd38      	pop	{r3, r4, r5, pc}
 80142fa:	bf00      	nop
 80142fc:	20002a9c 	.word	0x20002a9c

08014300 <__malloc_lock>:
 8014300:	4801      	ldr	r0, [pc, #4]	@ (8014308 <__malloc_lock+0x8>)
 8014302:	f7ff bf9b 	b.w	801423c <__retarget_lock_acquire_recursive>
 8014306:	bf00      	nop
 8014308:	20002a98 	.word	0x20002a98

0801430c <__malloc_unlock>:
 801430c:	4801      	ldr	r0, [pc, #4]	@ (8014314 <__malloc_unlock+0x8>)
 801430e:	f7ff bf96 	b.w	801423e <__retarget_lock_release_recursive>
 8014312:	bf00      	nop
 8014314:	20002a98 	.word	0x20002a98

08014318 <_init>:
 8014318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801431a:	bf00      	nop
 801431c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801431e:	bc08      	pop	{r3}
 8014320:	469e      	mov	lr, r3
 8014322:	4770      	bx	lr

08014324 <_fini>:
 8014324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014326:	bf00      	nop
 8014328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801432a:	bc08      	pop	{r3}
 801432c:	469e      	mov	lr, r3
 801432e:	4770      	bx	lr
