
---------- Begin Simulation Statistics ----------
final_tick                               1359585003500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 471787                       # Simulator instruction rate (inst/s)
host_mem_usage                                4614668                       # Number of bytes of host memory used
host_op_rate                                   817458                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2755.48                       # Real time elapsed on the host
host_tick_rate                               47587118                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    2252488669                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.131125                       # Number of seconds simulated
sim_ticks                                131125347500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1073236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2146472                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect         2757                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted       321762                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits       317999                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups       318333                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          334                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups        321934                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           68                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads         1590317                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes        9614084                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts         2757                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches           316130                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     29162021                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts       344475                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    396157623                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    262203093                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.510881                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.763231                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    183648661     70.04%     70.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     13527694      5.16%     75.20% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      7487185      2.86%     78.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      7034804      2.68%     80.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      6610873      2.52%     83.26% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      5920223      2.26%     85.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      4471052      1.71%     87.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      4340580      1.66%     88.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     29162021     11.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    262203093                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts        362997073                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       152683004                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107764676                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass         1342      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu     85398671     21.56%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult           77      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     21.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     44959348     11.35%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     32.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      4853134      1.23%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     34.13% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     71723818     18.10%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.24% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       151211      0.04%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.27% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult     52823110     13.33%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.61% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     14045376      3.55%     69.15% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite      2677740      0.68%     69.83% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     93719300     23.66%     93.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite     25804496      6.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    396157623                       # Class of committed instruction
system.switch_cpus_1.commit.refs            136246912                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           396157623                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.049003                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.049003                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    183890639                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    396578677                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       20996723                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        50843247                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles         7662                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      6512358                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107874730                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses               14870                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          28520229                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                9698                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches            321934                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        25386847                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           236853327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         1406                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            250413642                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         15324                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.001228                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     25389706                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       317999                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.954864                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    262250695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.512953                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.968217                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      200592745     76.49%     76.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        5062627      1.93%     78.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        3573471      1.36%     79.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        1974813      0.75%     80.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        2075873      0.79%     81.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        3507596      1.34%     82.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        3386182      1.29%     83.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        4138651      1.58%     85.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       37938737     14.47%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    262250695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       547736587                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes      337347011                       # number of floating regfile writes
system.switch_cpus_1.iew.branchMispredicts         2781                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches         318585                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.538512                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          143440089                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         28520229                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      20129121                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107885773                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          102                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     28536065                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    396497907                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    114919860                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts        15350                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    403475741                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       453847                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     41062883                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles         7662                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     41918201                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked      1083457                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6807817                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3392                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       121087                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores        53829                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3392                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect          156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         2625                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       442132446                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           396409097                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.628950                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       278079027                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.511565                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            396417653                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      300067500                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes      30230577                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.953286                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.953286                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass         1352      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu     85441110     21.18%     21.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult          110      0.00%     21.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     21.18% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     44997445     11.15%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     32.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      4858716      1.20%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     33.53% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     71746712     17.78%     51.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       151211      0.04%     51.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.35% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult     52843816     13.10%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     64.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     16035144      3.97%     68.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite      2679293      0.66%     69.09% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     98892302     24.51%     93.59% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite     25843887      6.41%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    403491098                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses     371641340                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    739953639                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses    363181590                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    363513519                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           4573988                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.011336                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu           103      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu        44753      0.98%      0.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%      0.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      0.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      0.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      0.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      0.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      0.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      0.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      0.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      0.98% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd       119502      2.61%      3.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      3.59% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult        67471      1.48%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      5.07% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1107435     24.21%     29.28% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       136491      2.98%     32.26% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead      3045945     66.59%     98.86% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        52288      1.14%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses     36422394                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    333855429                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses     33227507                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes     33327998                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        396497907                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       403491098                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       340232                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2196                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       262636                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    262250695                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.538570                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.352291                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    159318944     60.75%     60.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     17679126      6.74%     67.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     17060944      6.51%     74.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     12746152      4.86%     78.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     14297224      5.45%     84.31% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12643286      4.82%     89.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     13507576      5.15%     94.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      7978698      3.04%     97.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      7018745      2.68%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    262250695                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.538570                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          25386847                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   6                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      2394162                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      1032570                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107885773                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     28536065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     150289720                       # number of misc regfile reads
system.switch_cpus_1.numCycles              262250695                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      65536953                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    376956018                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8013670                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       23951071                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     57027113                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents        25716                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    978842537                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    396535385                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    377290784                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        54157375                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     54510153                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles         7662                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    118597568                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps         334709                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    547865228                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    286086244                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        40480680                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          629519016                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         793051877                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3762056                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          220                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7515195                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            220                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      3428666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops          378                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      6857260                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops            378                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             784617                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       371851                       # Transaction distribution
system.membus.trans_dist::CleanEvict           701385                       # Transaction distribution
system.membus.trans_dist::ReadExReq            288619                       # Transaction distribution
system.membus.trans_dist::ReadExResp           288619                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        784617                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      3219708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      3219708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3219708                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     92485568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     92485568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92485568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1073236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1073236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1073236                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3848447500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5884685750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1359585003500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1359585003500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3104087                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1031111                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3095538                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            8917                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           649052                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          649052                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3104087                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     11277230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11277251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    282311104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              282312000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          373517                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23880448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4135573                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007293                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4135353     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    220      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4135573                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4415583500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5634156500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       324545                       # number of demand (read+write) hits
system.l2.demand_hits::total                   324545                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       324545                       # number of overall hits
system.l2.overall_hits::total                  324545                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      3428587                       # number of demand (read+write) misses
system.l2.demand_misses::total                3428594                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      3428587                       # number of overall misses
system.l2.overall_misses::total               3428594                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       741500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 196966153500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     196966895000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       741500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 196966153500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    196966895000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      3753132                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3753139                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      3753132                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3753139                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.913527                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.913527                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.913527                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.913527                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 105928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 57448.200527                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 57448.299507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 105928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 57448.200527                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 57448.299507                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              373132                       # number of writebacks
system.l2.writebacks::total                    373132                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      3428587                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3428594                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      3428587                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3428594                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       671500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 162680283500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 162680955000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       671500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 162680283500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 162680955000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.913527                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.913527                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.913527                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.913527                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 95928.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 47448.200527                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47448.299507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 95928.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 47448.200527                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47448.299507                       # average overall mshr miss latency
system.l2.replacements                         373139                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657979                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657979                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657979                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657979                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            7                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                7                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            7                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            7                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      3055448                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       3055448                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         8838                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 8838                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data           79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         8917                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8917                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.008859                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.008859                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data      1307000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1307000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.008859                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.008859                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16544.303797                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16544.303797                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       276003                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                276003                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       373049                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              373049                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  34101323500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   34101323500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       649052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            649052                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.574760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.574760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 91412.451179                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91412.451179                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       373049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         373049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  30370833500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  30370833500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.574760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.574760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81412.451179                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81412.451179                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data        48542                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48542                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      3055538                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          3055545                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       741500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 162864830000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 162865571500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3104080                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3104087                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.984362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984362                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 105928.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 53301.523332                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 53301.643897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      3055538                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      3055545                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       671500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 132309450000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 132310121500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.984362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.984362                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 95928.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 43301.523332                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 43301.643897                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4078.624109                       # Cycle average of tags in use
system.l2.tags.total_refs                     1035622                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    662063                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.564235                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4078.624109                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.995758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995758                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4083                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1323                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996826                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  60779546                       # Number of tag accesses
system.l2.tags.data_accesses                 60779546                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      2355358                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2355358                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      2355358                       # number of overall hits
system.l3.overall_hits::total                 2355358                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data      1073229                       # number of demand (read+write) misses
system.l3.demand_misses::total                1073236                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            7                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data      1073229                       # number of overall misses
system.l3.overall_misses::total               1073236                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       629500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 112332087000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     112332716500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       629500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 112332087000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    112332716500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            7                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      3428587                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              3428594                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            7                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      3428587                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             3428594                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.313024                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.313025                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.313024                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.313025                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 89928.571429                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 104667.398104                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 104667.301973                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 89928.571429                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 104667.398104                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 104667.301973                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              371851                       # number of writebacks
system.l3.writebacks::total                    371851                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data      1073229                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1073236                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data      1073229                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1073236                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       545500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  99453339000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  99453884500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       545500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  99453339000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  99453884500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.313024                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.313025                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.313024                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.313025                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77928.571429                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 92667.398104                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 92667.301973                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77928.571429                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 92667.398104                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 92667.301973                       # average overall mshr miss latency
system.l3.replacements                        1073607                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       373132                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           373132                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       373132                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       373132                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks            7                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data           79                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   79                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data           79                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               79                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data        84430                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 84430                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       288619                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              288619                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  27076381000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   27076381000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       373049                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            373049                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.773676                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.773676                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 93813.577762                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 93813.577762                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       288619                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         288619                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  23612953000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  23612953000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.773676                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.773676                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 81813.577762                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 81813.577762                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2270928                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2270928                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       784610                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           784617                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       629500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  85255706000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  85256335500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      3055538                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        3055545                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.256783                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.256785                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 89928.571429                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 108659.978843                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 108659.811730                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       784610                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       784617                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       545500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  75840386000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  75840931500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.256783                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.256785                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77928.571429                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 96659.978843                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 96659.811730                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        65536                       # Cycle average of tags in use
system.l3.tags.total_refs                     7222653                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1139143                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.340427                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks      25.538906                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data         1.658266                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  2728.821099                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.462988                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 62779.518740                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000390                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.000025                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.041639                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.957939                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         7409                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        53328                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         4206                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 110789767                       # Number of tag accesses
system.l3.tags.data_accesses                110789767                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3055545                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       744983                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         3757211                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              79                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             79                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           373049                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          373049                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       3055545                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     10285933                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    243310464                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1073607                       # Total snoops (count)
system.tol3bus.snoopTraffic                  23798464                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4502280                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000084                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.009162                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                4501902     99.99%     99.99% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    378      0.01%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4502280                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3801762000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        5142930500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     68686656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           68687104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23798464                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23798464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1073229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1073236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       371851                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             371851                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst         3417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    523824396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             523827813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         3417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             3417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      181494001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            181494001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      181494001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         3417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    523824396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            705321814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    371851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1073045.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000255308500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22481                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22481                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2314246                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             349983                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1073236                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     371851                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1073236                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   371851                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    184                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             66630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             66918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             67301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             66498                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             66052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65666                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            67318                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            69404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            69643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            69599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            69164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             22324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             22606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             23094                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             23258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             23768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             23497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22927                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            22849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            23574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            22840                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35088785000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5365260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             55208510000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32699.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51449.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   264785                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  262137                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 24.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1073236                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               371851                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  626801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  279590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  122292                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   44369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  20720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  23166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       917956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    100.736854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.276790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    91.694872                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       691927     75.38%     75.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148754     16.20%     91.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        49213      5.36%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14704      1.60%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7255      0.79%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4105      0.45%     99.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1541      0.17%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          289      0.03%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          168      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       917956                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.731373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.484711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.394022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           1608      7.15%      7.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         17891     79.58%     86.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          2587     11.51%     98.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          304      1.35%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           54      0.24%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           21      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            8      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22481                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.539878                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.513034                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.967867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16841     74.91%     74.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              160      0.71%     75.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4654     20.70%     96.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              660      2.94%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              147      0.65%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               14      0.06%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22481                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               68675328                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23797312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                68687104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23798464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       523.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       181.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    523.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    181.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  131140911500                       # Total gap between requests
system.mem_ctrls.avgGap                      90749.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     68674880                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23797312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 3416.578171508755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 523734589.149515926838                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 181485215.892373532057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1073229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       371851                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst       255500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  55208254500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3192221734750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     51441.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8584679.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    36.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3311339220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1759995765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3870308400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          976432320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10350537600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      56831236110                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2494250400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        79594099815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        607.007732                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5425822000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4378400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 121321125500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3242916600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1723647255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3791282880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          964535940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10350537600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      56704931520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2600612160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        79378463955                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.363230                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5705916250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4378400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 121041031250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1380408617                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     83653799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     25386838                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1489449254                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1380408617                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     83653799                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     25386838                       # number of overall hits
system.cpu.icache.overall_hits::total      1489449254                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        24334                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            9                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          24343                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        24334                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            9                       # number of overall misses
system.cpu.icache.overall_misses::total         24343                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       965500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       965500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       965500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       965500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1380432951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     83653799                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     25386847                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1489473597                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1380432951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     83653799                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     25386847                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1489473597                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000018                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000018                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 107277.777778                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total    39.662326                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 107277.777778                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total    39.662326                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        23829                       # number of writebacks
system.cpu.icache.writebacks::total             23829                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            7                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       752500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       752500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       752500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst       107500                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total       107500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst       107500                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total       107500                       # average overall mshr miss latency
system.cpu.icache.replacements                  23829                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1380408617                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     83653799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     25386838                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1489449254                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        24334                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            9                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         24343                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       965500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       965500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1380432951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     83653799                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     25386847                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1489473597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000018                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 107277.777778                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total    39.662326                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       752500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       752500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst       107500                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total       107500                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.982251                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1489473595                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             24341                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          61191.963970                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.307662                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.674589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998648                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5957918729                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5957918729                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    391678483                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     26416560                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    125001216                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        543096259                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    391678483                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     26416560                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    125001216                       # number of overall hits
system.cpu.dcache.overall_hits::total       543096259                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     22264949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       787041                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      4547025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       27599015                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     22264949                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       787041                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      4547025                       # number of overall misses
system.cpu.dcache.overall_misses::total      27599015                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  39622194000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 231641444125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 271263638125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  39622194000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 231641444125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 271263638125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    413943432                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     27203601                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    129548241                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    570695274                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    413943432                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     27203601                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    129548241                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    570695274                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.053787                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.028932                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.035099                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048360                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.053787                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.028932                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.035099                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048360                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 50343.240060                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 50943.516722                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  9828.743458                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 50343.240060                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 50943.516722                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  9828.743458                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     50818359                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1122542                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.270786                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     16183041                       # number of writebacks
system.cpu.dcache.writebacks::total          16183041                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       784976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       784976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       784976                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       784976                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       787041                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3762049                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      4549090                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       787041                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3762049                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4549090                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  38835153000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 208065193125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 246900346125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  38835153000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 208065193125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 246900346125                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.028932                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.029040                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007971                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.028932                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.029040                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007971                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 49343.240060                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 55306.348515                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 54274.667269                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 49343.240060                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 55306.348515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 54274.667269                       # average overall mshr miss latency
system.cpu.dcache.replacements               26794480                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    284827744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     20898792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     97176949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       402903485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6896241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       630634                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      3889056                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11415931                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  32056288000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 191087595000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 223143883000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    291723985                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21529426                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    101066005                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    414319416                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023640                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.029292                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.038480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.027553                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 50831.842241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 49134.698755                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19546.709156                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       784976                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       784976                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       630634                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3104080                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3734714                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  31425654000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 168169313000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 199594967000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.029292                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.030713                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009014                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 49831.842241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 54176.861743                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53443.173159                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    106850739                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      5517768                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     27824267                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      140192774                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15368708                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       156407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       657969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     16183084                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   7565906000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  40553849125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  48119755125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    122219447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      5674175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     28482236                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    156375858                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.125747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.027565                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.023101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.103488                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 48373.193016                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 61634.893323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2973.460134                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       156407                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       657969                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       814376                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   7409499000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  39895880125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47305379125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.027565                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.023101                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005208                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 47373.193016                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 60634.893323                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58087.884620                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.991916                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           569913118                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26794992                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.269389                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   406.656740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    56.004966                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    49.330211                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.794251                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.109385                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.096348                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          141                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2309576088                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2309576088                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1359585003500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1078753153500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 280831850000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
