#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Jun 17 09:45:34 2025
# Process ID: 9792
# Current directory: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8948 D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.xpr
# Log file: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/vivado.log
# Journal file: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.262 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 10:02:50 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
$stop called at time : 170 ns : File "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1094.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 10:11:18 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Failure: mauvais alignement de l'adresse pour une ecriture large
Time: 135 ns  Iteration: 1  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_MemDonnees/line__85  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd
$finish called at time : 135 ns : File "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" Line 89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 10:13:06 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
$stop called at time : 170 ns : File "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 10:15:56 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
$stop called at time : 170 ns : File "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 10:20:18 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
ERROR: Index 258 out of bound 0 to 255
Time: 140 ns  Iteration: 9  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_MemDonnees/line__144
  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd

HDL Line: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd:144
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.262 ; gain = 0.000
run 10 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
ERROR: Index 258 out of bound 0 to 255
Time: 140 ns  Iteration: 9  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_MemDonnees/line__144
  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd

HDL Line: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd:144
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1094.262 ; gain = 0.000
save_wave_config {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 10:33:17 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
ERROR: Index 258 out of bound 0 to 255
Time: 140 ns  Iteration: 9  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_MemDonnees/line__144
  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd

HDL Line: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd:144
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1094.262 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 10:34:09 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1103.258 ; gain = 8.996
run 10 us
run 10 us
run 10 us
run 10 us
run 1000 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1114.445 ; gain = 1.492
run 1000 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1118.945 ; gain = 4.500
run all
run: Time (s): cpu = 00:04:53 ; elapsed = 00:04:01 . Memory (MB): peak = 1119.320 ; gain = 0.375
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 10:39:49 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
$stop called at time : 130 ns : File "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1119.320 ; gain = 0.000
run all
ERROR: Index 3 out of bound 0 to 2
Time: 200 ns  Iteration: 1  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Registres/line__39
  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd

HDL Line: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd:44
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 10:59:53 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1119.320 ; gain = 0.000
run all
$stop called at time : 2480 ns : File "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\mips_datapath_unicycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sim_1\imports\verif\monitor_unicycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MIPS32_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MemInstructions.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\alu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\controleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MemDonnees.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\mips_datapath_unicycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sim_1\imports\verif\monitor_unicycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MIPS32_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MemInstructions.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\alu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\controleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MemDonnees.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\mips_datapath_unicycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sim_1\imports\verif\monitor_unicycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MIPS32_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MemInstructions.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\alu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\controleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MemDonnees.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\mips_datapath_unicycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sim_1\imports\verif\monitor_unicycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MIPS32_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MemInstructions.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\alu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\controleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MemDonnees.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\mips_datapath_unicycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sim_1\imports\verif\monitor_unicycle.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MIPS32_package.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MemInstructions.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\alu.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\controleur.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\xilinx_Travail\App3\Git\MyGit\S4_APP3\mips32_unicycle_reference\mips32_unicycle_reference.srcs\sources_1\imports\MemDonnees.vhd:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 11:34:06 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
ERROR: Index 3 out of bound 0 to 2
Time: 140 ns  Iteration: 5  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Registres/line__39
  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd

HDL Line: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd:58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1223.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 11:34:49 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
ERROR: Index 3 out of bound 0 to 2
Time: 140 ns  Iteration: 5  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Registres/line__39
  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd

HDL Line: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd:58
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.203 ; gain = 0.000
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1000 us
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mips_unicycle_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xvhdl --relax -prj mips_unicycle_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MIPS32_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/controleur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemInstructions.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemInstructions'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/MemDonnees.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MemDonnees'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/registres.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BancRegistres'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_datapath_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_datapath_unicycle'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/mips_unicycle_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/mips_unicycle_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mips_unicycle_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'monitor_unicycle'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
"xelab -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto c44747501a9e4429a45be4e550bf75f7 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mips_unicycle_tb_behav xil_defaultlib.mips_unicycle_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.mips32_package
Compiling package std.env
Compiling architecture behavioral of entity xil_defaultlib.controleur [controleur_default]
Compiling architecture behavioral of entity xil_defaultlib.MemInstructions [meminstructions_default]
Compiling architecture comport of entity xil_defaultlib.BancRegistres [bancregistres_default]
Compiling architecture comport of entity xil_defaultlib.alu [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.MemDonnees [memdonnees_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_datapath_unicycle [mips_datapath_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_top [mips_unicycle_top_default]
Compiling architecture behavioral of entity xil_defaultlib.monitor_unicycle [monitor_unicycle_default]
Compiling architecture behavioral of entity xil_defaultlib.mips_unicycle_tb
Built simulation snapshot mips_unicycle_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim/xsim.dir/mips_unicycle_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 17 11:44:14 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mips_unicycle_tb_behav -key {Behavioral:sim_1:Functional:mips_unicycle_tb} -tclbatch {mips_unicycle_tb.tcl} -view {D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips_unicycle_tb_behav.wcfg
source mips_unicycle_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu4/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu3/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu2/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 0 ps  Iteration: 0  Process: /mips_unicycle_tb/dut/inst_Datapath/inst_Alu/line__87  File: D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sources_1/imports/alu.vhd
$stop called at time : 190 ns : File "D:/xilinx_Travail/App3/Git/MyGit/S4_APP3/mips32_unicycle_reference/mips32_unicycle_reference.srcs/sim_1/imports/verif/monitor_unicycle.vhd" Line 64
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mips_unicycle_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1223.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 17 11:52:46 2025...
