
ottobock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cdc4  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000874  0800cf74  0800cf74  0001cf74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d7e8  0800d7e8  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  0800d7e8  0800d7e8  0001d7e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d7f0  0800d7f0  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800d7f0  0800d7f0  0001d7f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d7fc  0800d7fc  0001d7fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  0800d800  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00001f64  20000080  20000080  00020080  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  20001fe4  20001fe4  00020080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00024ea6  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f03  00000000  00000000  00044f52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a90  00000000  00000000  00048e58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001968  00000000  00000000  0004a8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b48e  00000000  00000000  0004c250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ee3d  00000000  00000000  000776de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000faed6  00000000  00000000  0009651b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001913f1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007b84  00000000  00000000  00191444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800cf5c 	.word	0x0800cf5c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	0800cf5c 	.word	0x0800cf5c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <__aeabi_drsub>:
 8000200:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000204:	e002      	b.n	800020c <__adddf3>
 8000206:	bf00      	nop

08000208 <__aeabi_dsub>:
 8000208:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800020c <__adddf3>:
 800020c:	b530      	push	{r4, r5, lr}
 800020e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000212:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000216:	ea94 0f05 	teq	r4, r5
 800021a:	bf08      	it	eq
 800021c:	ea90 0f02 	teqeq	r0, r2
 8000220:	bf1f      	itttt	ne
 8000222:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000226:	ea55 0c02 	orrsne.w	ip, r5, r2
 800022a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000232:	f000 80e2 	beq.w	80003fa <__adddf3+0x1ee>
 8000236:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800023a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023e:	bfb8      	it	lt
 8000240:	426d      	neglt	r5, r5
 8000242:	dd0c      	ble.n	800025e <__adddf3+0x52>
 8000244:	442c      	add	r4, r5
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	ea82 0000 	eor.w	r0, r2, r0
 8000252:	ea83 0101 	eor.w	r1, r3, r1
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	2d36      	cmp	r5, #54	; 0x36
 8000260:	bf88      	it	hi
 8000262:	bd30      	pophi	{r4, r5, pc}
 8000264:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000268:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800026c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000270:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000274:	d002      	beq.n	800027c <__adddf3+0x70>
 8000276:	4240      	negs	r0, r0
 8000278:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800027c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000280:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000284:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000288:	d002      	beq.n	8000290 <__adddf3+0x84>
 800028a:	4252      	negs	r2, r2
 800028c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000290:	ea94 0f05 	teq	r4, r5
 8000294:	f000 80a7 	beq.w	80003e6 <__adddf3+0x1da>
 8000298:	f1a4 0401 	sub.w	r4, r4, #1
 800029c:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a0:	db0d      	blt.n	80002be <__adddf3+0xb2>
 80002a2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a6:	fa22 f205 	lsr.w	r2, r2, r5
 80002aa:	1880      	adds	r0, r0, r2
 80002ac:	f141 0100 	adc.w	r1, r1, #0
 80002b0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b4:	1880      	adds	r0, r0, r2
 80002b6:	fa43 f305 	asr.w	r3, r3, r5
 80002ba:	4159      	adcs	r1, r3
 80002bc:	e00e      	b.n	80002dc <__adddf3+0xd0>
 80002be:	f1a5 0520 	sub.w	r5, r5, #32
 80002c2:	f10e 0e20 	add.w	lr, lr, #32
 80002c6:	2a01      	cmp	r2, #1
 80002c8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002cc:	bf28      	it	cs
 80002ce:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002d2:	fa43 f305 	asr.w	r3, r3, r5
 80002d6:	18c0      	adds	r0, r0, r3
 80002d8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002e0:	d507      	bpl.n	80002f2 <__adddf3+0xe6>
 80002e2:	f04f 0e00 	mov.w	lr, #0
 80002e6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002ea:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ee:	eb6e 0101 	sbc.w	r1, lr, r1
 80002f2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002f6:	d31b      	bcc.n	8000330 <__adddf3+0x124>
 80002f8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002fc:	d30c      	bcc.n	8000318 <__adddf3+0x10c>
 80002fe:	0849      	lsrs	r1, r1, #1
 8000300:	ea5f 0030 	movs.w	r0, r0, rrx
 8000304:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000308:	f104 0401 	add.w	r4, r4, #1
 800030c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000310:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000314:	f080 809a 	bcs.w	800044c <__adddf3+0x240>
 8000318:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800031c:	bf08      	it	eq
 800031e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000322:	f150 0000 	adcs.w	r0, r0, #0
 8000326:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800032a:	ea41 0105 	orr.w	r1, r1, r5
 800032e:	bd30      	pop	{r4, r5, pc}
 8000330:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000334:	4140      	adcs	r0, r0
 8000336:	eb41 0101 	adc.w	r1, r1, r1
 800033a:	3c01      	subs	r4, #1
 800033c:	bf28      	it	cs
 800033e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000342:	d2e9      	bcs.n	8000318 <__adddf3+0x10c>
 8000344:	f091 0f00 	teq	r1, #0
 8000348:	bf04      	itt	eq
 800034a:	4601      	moveq	r1, r0
 800034c:	2000      	moveq	r0, #0
 800034e:	fab1 f381 	clz	r3, r1
 8000352:	bf08      	it	eq
 8000354:	3320      	addeq	r3, #32
 8000356:	f1a3 030b 	sub.w	r3, r3, #11
 800035a:	f1b3 0220 	subs.w	r2, r3, #32
 800035e:	da0c      	bge.n	800037a <__adddf3+0x16e>
 8000360:	320c      	adds	r2, #12
 8000362:	dd08      	ble.n	8000376 <__adddf3+0x16a>
 8000364:	f102 0c14 	add.w	ip, r2, #20
 8000368:	f1c2 020c 	rsb	r2, r2, #12
 800036c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000370:	fa21 f102 	lsr.w	r1, r1, r2
 8000374:	e00c      	b.n	8000390 <__adddf3+0x184>
 8000376:	f102 0214 	add.w	r2, r2, #20
 800037a:	bfd8      	it	le
 800037c:	f1c2 0c20 	rsble	ip, r2, #32
 8000380:	fa01 f102 	lsl.w	r1, r1, r2
 8000384:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000388:	bfdc      	itt	le
 800038a:	ea41 010c 	orrle.w	r1, r1, ip
 800038e:	4090      	lslle	r0, r2
 8000390:	1ae4      	subs	r4, r4, r3
 8000392:	bfa2      	ittt	ge
 8000394:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000398:	4329      	orrge	r1, r5
 800039a:	bd30      	popge	{r4, r5, pc}
 800039c:	ea6f 0404 	mvn.w	r4, r4
 80003a0:	3c1f      	subs	r4, #31
 80003a2:	da1c      	bge.n	80003de <__adddf3+0x1d2>
 80003a4:	340c      	adds	r4, #12
 80003a6:	dc0e      	bgt.n	80003c6 <__adddf3+0x1ba>
 80003a8:	f104 0414 	add.w	r4, r4, #20
 80003ac:	f1c4 0220 	rsb	r2, r4, #32
 80003b0:	fa20 f004 	lsr.w	r0, r0, r4
 80003b4:	fa01 f302 	lsl.w	r3, r1, r2
 80003b8:	ea40 0003 	orr.w	r0, r0, r3
 80003bc:	fa21 f304 	lsr.w	r3, r1, r4
 80003c0:	ea45 0103 	orr.w	r1, r5, r3
 80003c4:	bd30      	pop	{r4, r5, pc}
 80003c6:	f1c4 040c 	rsb	r4, r4, #12
 80003ca:	f1c4 0220 	rsb	r2, r4, #32
 80003ce:	fa20 f002 	lsr.w	r0, r0, r2
 80003d2:	fa01 f304 	lsl.w	r3, r1, r4
 80003d6:	ea40 0003 	orr.w	r0, r0, r3
 80003da:	4629      	mov	r1, r5
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	fa21 f004 	lsr.w	r0, r1, r4
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	f094 0f00 	teq	r4, #0
 80003ea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003ee:	bf06      	itte	eq
 80003f0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003f4:	3401      	addeq	r4, #1
 80003f6:	3d01      	subne	r5, #1
 80003f8:	e74e      	b.n	8000298 <__adddf3+0x8c>
 80003fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fe:	bf18      	it	ne
 8000400:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000404:	d029      	beq.n	800045a <__adddf3+0x24e>
 8000406:	ea94 0f05 	teq	r4, r5
 800040a:	bf08      	it	eq
 800040c:	ea90 0f02 	teqeq	r0, r2
 8000410:	d005      	beq.n	800041e <__adddf3+0x212>
 8000412:	ea54 0c00 	orrs.w	ip, r4, r0
 8000416:	bf04      	itt	eq
 8000418:	4619      	moveq	r1, r3
 800041a:	4610      	moveq	r0, r2
 800041c:	bd30      	pop	{r4, r5, pc}
 800041e:	ea91 0f03 	teq	r1, r3
 8000422:	bf1e      	ittt	ne
 8000424:	2100      	movne	r1, #0
 8000426:	2000      	movne	r0, #0
 8000428:	bd30      	popne	{r4, r5, pc}
 800042a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042e:	d105      	bne.n	800043c <__adddf3+0x230>
 8000430:	0040      	lsls	r0, r0, #1
 8000432:	4149      	adcs	r1, r1
 8000434:	bf28      	it	cs
 8000436:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800043a:	bd30      	pop	{r4, r5, pc}
 800043c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000440:	bf3c      	itt	cc
 8000442:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000446:	bd30      	popcc	{r4, r5, pc}
 8000448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800044c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000450:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000454:	f04f 0000 	mov.w	r0, #0
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045e:	bf1a      	itte	ne
 8000460:	4619      	movne	r1, r3
 8000462:	4610      	movne	r0, r2
 8000464:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000468:	bf1c      	itt	ne
 800046a:	460b      	movne	r3, r1
 800046c:	4602      	movne	r2, r0
 800046e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000472:	bf06      	itte	eq
 8000474:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000478:	ea91 0f03 	teqeq	r1, r3
 800047c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	bf00      	nop

08000484 <__aeabi_ui2d>:
 8000484:	f090 0f00 	teq	r0, #0
 8000488:	bf04      	itt	eq
 800048a:	2100      	moveq	r1, #0
 800048c:	4770      	bxeq	lr
 800048e:	b530      	push	{r4, r5, lr}
 8000490:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000494:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000498:	f04f 0500 	mov.w	r5, #0
 800049c:	f04f 0100 	mov.w	r1, #0
 80004a0:	e750      	b.n	8000344 <__adddf3+0x138>
 80004a2:	bf00      	nop

080004a4 <__aeabi_i2d>:
 80004a4:	f090 0f00 	teq	r0, #0
 80004a8:	bf04      	itt	eq
 80004aa:	2100      	moveq	r1, #0
 80004ac:	4770      	bxeq	lr
 80004ae:	b530      	push	{r4, r5, lr}
 80004b0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004b4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004b8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004bc:	bf48      	it	mi
 80004be:	4240      	negmi	r0, r0
 80004c0:	f04f 0100 	mov.w	r1, #0
 80004c4:	e73e      	b.n	8000344 <__adddf3+0x138>
 80004c6:	bf00      	nop

080004c8 <__aeabi_f2d>:
 80004c8:	0042      	lsls	r2, r0, #1
 80004ca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ce:	ea4f 0131 	mov.w	r1, r1, rrx
 80004d2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d6:	bf1f      	itttt	ne
 80004d8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004dc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004e0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004e4:	4770      	bxne	lr
 80004e6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004ea:	bf08      	it	eq
 80004ec:	4770      	bxeq	lr
 80004ee:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004f2:	bf04      	itt	eq
 80004f4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000500:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000504:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000508:	e71c      	b.n	8000344 <__adddf3+0x138>
 800050a:	bf00      	nop

0800050c <__aeabi_ul2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	e00a      	b.n	8000532 <__aeabi_l2d+0x16>

0800051c <__aeabi_l2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800052a:	d502      	bpl.n	8000532 <__aeabi_l2d+0x16>
 800052c:	4240      	negs	r0, r0
 800052e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000532:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000536:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800053a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053e:	f43f aed8 	beq.w	80002f2 <__adddf3+0xe6>
 8000542:	f04f 0203 	mov.w	r2, #3
 8000546:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054a:	bf18      	it	ne
 800054c:	3203      	addne	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800055a:	f1c2 0320 	rsb	r3, r2, #32
 800055e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000562:	fa20 f002 	lsr.w	r0, r0, r2
 8000566:	fa01 fe03 	lsl.w	lr, r1, r3
 800056a:	ea40 000e 	orr.w	r0, r0, lr
 800056e:	fa21 f102 	lsr.w	r1, r1, r2
 8000572:	4414      	add	r4, r2
 8000574:	e6bd      	b.n	80002f2 <__adddf3+0xe6>
 8000576:	bf00      	nop

08000578 <__aeabi_dmul>:
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800057e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000582:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000586:	bf1d      	ittte	ne
 8000588:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800058c:	ea94 0f0c 	teqne	r4, ip
 8000590:	ea95 0f0c 	teqne	r5, ip
 8000594:	f000 f8de 	bleq	8000754 <__aeabi_dmul+0x1dc>
 8000598:	442c      	add	r4, r5
 800059a:	ea81 0603 	eor.w	r6, r1, r3
 800059e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005a2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005aa:	bf18      	it	ne
 80005ac:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005b8:	d038      	beq.n	800062c <__aeabi_dmul+0xb4>
 80005ba:	fba0 ce02 	umull	ip, lr, r0, r2
 80005be:	f04f 0500 	mov.w	r5, #0
 80005c2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ca:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ce:	f04f 0600 	mov.w	r6, #0
 80005d2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d6:	f09c 0f00 	teq	ip, #0
 80005da:	bf18      	it	ne
 80005dc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005e4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005e8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ec:	d204      	bcs.n	80005f8 <__aeabi_dmul+0x80>
 80005ee:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005f2:	416d      	adcs	r5, r5
 80005f4:	eb46 0606 	adc.w	r6, r6, r6
 80005f8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005fc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000600:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000604:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000608:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800060c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000610:	bf88      	it	hi
 8000612:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000616:	d81e      	bhi.n	8000656 <__aeabi_dmul+0xde>
 8000618:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800061c:	bf08      	it	eq
 800061e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000622:	f150 0000 	adcs.w	r0, r0, #0
 8000626:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000630:	ea46 0101 	orr.w	r1, r6, r1
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	ea81 0103 	eor.w	r1, r1, r3
 800063c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000640:	bfc2      	ittt	gt
 8000642:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800064a:	bd70      	popgt	{r4, r5, r6, pc}
 800064c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000650:	f04f 0e00 	mov.w	lr, #0
 8000654:	3c01      	subs	r4, #1
 8000656:	f300 80ab 	bgt.w	80007b0 <__aeabi_dmul+0x238>
 800065a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800065e:	bfde      	ittt	le
 8000660:	2000      	movle	r0, #0
 8000662:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000666:	bd70      	pople	{r4, r5, r6, pc}
 8000668:	f1c4 0400 	rsb	r4, r4, #0
 800066c:	3c20      	subs	r4, #32
 800066e:	da35      	bge.n	80006dc <__aeabi_dmul+0x164>
 8000670:	340c      	adds	r4, #12
 8000672:	dc1b      	bgt.n	80006ac <__aeabi_dmul+0x134>
 8000674:	f104 0414 	add.w	r4, r4, #20
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f305 	lsl.w	r3, r0, r5
 8000680:	fa20 f004 	lsr.w	r0, r0, r4
 8000684:	fa01 f205 	lsl.w	r2, r1, r5
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000690:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000694:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000698:	fa21 f604 	lsr.w	r6, r1, r4
 800069c:	eb42 0106 	adc.w	r1, r2, r6
 80006a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a4:	bf08      	it	eq
 80006a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f1c4 040c 	rsb	r4, r4, #12
 80006b0:	f1c4 0520 	rsb	r5, r4, #32
 80006b4:	fa00 f304 	lsl.w	r3, r0, r4
 80006b8:	fa20 f005 	lsr.w	r0, r0, r5
 80006bc:	fa01 f204 	lsl.w	r2, r1, r4
 80006c0:	ea40 0002 	orr.w	r0, r0, r2
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006cc:	f141 0100 	adc.w	r1, r1, #0
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 0520 	rsb	r5, r4, #32
 80006e0:	fa00 f205 	lsl.w	r2, r0, r5
 80006e4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ec:	fa01 f205 	lsl.w	r2, r1, r5
 80006f0:	ea43 0302 	orr.w	r3, r3, r2
 80006f4:	fa21 f004 	lsr.w	r0, r1, r4
 80006f8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006fc:	fa21 f204 	lsr.w	r2, r1, r4
 8000700:	ea20 0002 	bic.w	r0, r0, r2
 8000704:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000708:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800070c:	bf08      	it	eq
 800070e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000712:	bd70      	pop	{r4, r5, r6, pc}
 8000714:	f094 0f00 	teq	r4, #0
 8000718:	d10f      	bne.n	800073a <__aeabi_dmul+0x1c2>
 800071a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800071e:	0040      	lsls	r0, r0, #1
 8000720:	eb41 0101 	adc.w	r1, r1, r1
 8000724:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000728:	bf08      	it	eq
 800072a:	3c01      	subeq	r4, #1
 800072c:	d0f7      	beq.n	800071e <__aeabi_dmul+0x1a6>
 800072e:	ea41 0106 	orr.w	r1, r1, r6
 8000732:	f095 0f00 	teq	r5, #0
 8000736:	bf18      	it	ne
 8000738:	4770      	bxne	lr
 800073a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800073e:	0052      	lsls	r2, r2, #1
 8000740:	eb43 0303 	adc.w	r3, r3, r3
 8000744:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3d01      	subeq	r5, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1c6>
 800074e:	ea43 0306 	orr.w	r3, r3, r6
 8000752:	4770      	bx	lr
 8000754:	ea94 0f0c 	teq	r4, ip
 8000758:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800075c:	bf18      	it	ne
 800075e:	ea95 0f0c 	teqne	r5, ip
 8000762:	d00c      	beq.n	800077e <__aeabi_dmul+0x206>
 8000764:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000768:	bf18      	it	ne
 800076a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076e:	d1d1      	bne.n	8000714 <__aeabi_dmul+0x19c>
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	f04f 0000 	mov.w	r0, #0
 800077c:	bd70      	pop	{r4, r5, r6, pc}
 800077e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000782:	bf06      	itte	eq
 8000784:	4610      	moveq	r0, r2
 8000786:	4619      	moveq	r1, r3
 8000788:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078c:	d019      	beq.n	80007c2 <__aeabi_dmul+0x24a>
 800078e:	ea94 0f0c 	teq	r4, ip
 8000792:	d102      	bne.n	800079a <__aeabi_dmul+0x222>
 8000794:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000798:	d113      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 800079a:	ea95 0f0c 	teq	r5, ip
 800079e:	d105      	bne.n	80007ac <__aeabi_dmul+0x234>
 80007a0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a4:	bf1c      	itt	ne
 80007a6:	4610      	movne	r0, r2
 80007a8:	4619      	movne	r1, r3
 80007aa:	d10a      	bne.n	80007c2 <__aeabi_dmul+0x24a>
 80007ac:	ea81 0103 	eor.w	r1, r1, r3
 80007b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007b4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007bc:	f04f 0000 	mov.w	r0, #0
 80007c0:	bd70      	pop	{r4, r5, r6, pc}
 80007c2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007c6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ca:	bd70      	pop	{r4, r5, r6, pc}

080007cc <__aeabi_ddiv>:
 80007cc:	b570      	push	{r4, r5, r6, lr}
 80007ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007da:	bf1d      	ittte	ne
 80007dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e0:	ea94 0f0c 	teqne	r4, ip
 80007e4:	ea95 0f0c 	teqne	r5, ip
 80007e8:	f000 f8a7 	bleq	800093a <__aeabi_ddiv+0x16e>
 80007ec:	eba4 0405 	sub.w	r4, r4, r5
 80007f0:	ea81 0e03 	eor.w	lr, r1, r3
 80007f4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007fc:	f000 8088 	beq.w	8000910 <__aeabi_ddiv+0x144>
 8000800:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000804:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000808:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800080c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000810:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000814:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000818:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800081c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000820:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000824:	429d      	cmp	r5, r3
 8000826:	bf08      	it	eq
 8000828:	4296      	cmpeq	r6, r2
 800082a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800082e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000832:	d202      	bcs.n	800083a <__aeabi_ddiv+0x6e>
 8000834:	085b      	lsrs	r3, r3, #1
 8000836:	ea4f 0232 	mov.w	r2, r2, rrx
 800083a:	1ab6      	subs	r6, r6, r2
 800083c:	eb65 0503 	sbc.w	r5, r5, r3
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800084a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800084e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000852:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000856:	bf22      	ittt	cs
 8000858:	1ab6      	subcs	r6, r6, r2
 800085a:	4675      	movcs	r5, lr
 800085c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008ac:	d018      	beq.n	80008e0 <__aeabi_ddiv+0x114>
 80008ae:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008b2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ba:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008be:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008c2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ca:	d1c0      	bne.n	800084e <__aeabi_ddiv+0x82>
 80008cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d0:	d10b      	bne.n	80008ea <__aeabi_ddiv+0x11e>
 80008d2:	ea41 0100 	orr.w	r1, r1, r0
 80008d6:	f04f 0000 	mov.w	r0, #0
 80008da:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008de:	e7b6      	b.n	800084e <__aeabi_ddiv+0x82>
 80008e0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008e4:	bf04      	itt	eq
 80008e6:	4301      	orreq	r1, r0
 80008e8:	2000      	moveq	r0, #0
 80008ea:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ee:	bf88      	it	hi
 80008f0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008f4:	f63f aeaf 	bhi.w	8000656 <__aeabi_dmul+0xde>
 80008f8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008fc:	bf04      	itt	eq
 80008fe:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000902:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000906:	f150 0000 	adcs.w	r0, r0, #0
 800090a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090e:	bd70      	pop	{r4, r5, r6, pc}
 8000910:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000914:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000918:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800091c:	bfc2      	ittt	gt
 800091e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000922:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000926:	bd70      	popgt	{r4, r5, r6, pc}
 8000928:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092c:	f04f 0e00 	mov.w	lr, #0
 8000930:	3c01      	subs	r4, #1
 8000932:	e690      	b.n	8000656 <__aeabi_dmul+0xde>
 8000934:	ea45 0e06 	orr.w	lr, r5, r6
 8000938:	e68d      	b.n	8000656 <__aeabi_dmul+0xde>
 800093a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093e:	ea94 0f0c 	teq	r4, ip
 8000942:	bf08      	it	eq
 8000944:	ea95 0f0c 	teqeq	r5, ip
 8000948:	f43f af3b 	beq.w	80007c2 <__aeabi_dmul+0x24a>
 800094c:	ea94 0f0c 	teq	r4, ip
 8000950:	d10a      	bne.n	8000968 <__aeabi_ddiv+0x19c>
 8000952:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000956:	f47f af34 	bne.w	80007c2 <__aeabi_dmul+0x24a>
 800095a:	ea95 0f0c 	teq	r5, ip
 800095e:	f47f af25 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000962:	4610      	mov	r0, r2
 8000964:	4619      	mov	r1, r3
 8000966:	e72c      	b.n	80007c2 <__aeabi_dmul+0x24a>
 8000968:	ea95 0f0c 	teq	r5, ip
 800096c:	d106      	bne.n	800097c <__aeabi_ddiv+0x1b0>
 800096e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000972:	f43f aefd 	beq.w	8000770 <__aeabi_dmul+0x1f8>
 8000976:	4610      	mov	r0, r2
 8000978:	4619      	mov	r1, r3
 800097a:	e722      	b.n	80007c2 <__aeabi_dmul+0x24a>
 800097c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000986:	f47f aec5 	bne.w	8000714 <__aeabi_dmul+0x19c>
 800098a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098e:	f47f af0d 	bne.w	80007ac <__aeabi_dmul+0x234>
 8000992:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000996:	f47f aeeb 	bne.w	8000770 <__aeabi_dmul+0x1f8>
 800099a:	e712      	b.n	80007c2 <__aeabi_dmul+0x24a>

0800099c <__gedf2>:
 800099c:	f04f 3cff 	mov.w	ip, #4294967295
 80009a0:	e006      	b.n	80009b0 <__cmpdf2+0x4>
 80009a2:	bf00      	nop

080009a4 <__ledf2>:
 80009a4:	f04f 0c01 	mov.w	ip, #1
 80009a8:	e002      	b.n	80009b0 <__cmpdf2+0x4>
 80009aa:	bf00      	nop

080009ac <__cmpdf2>:
 80009ac:	f04f 0c01 	mov.w	ip, #1
 80009b0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009b4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009c0:	bf18      	it	ne
 80009c2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009c6:	d01b      	beq.n	8000a00 <__cmpdf2+0x54>
 80009c8:	b001      	add	sp, #4
 80009ca:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ce:	bf0c      	ite	eq
 80009d0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009d4:	ea91 0f03 	teqne	r1, r3
 80009d8:	bf02      	ittt	eq
 80009da:	ea90 0f02 	teqeq	r0, r2
 80009de:	2000      	moveq	r0, #0
 80009e0:	4770      	bxeq	lr
 80009e2:	f110 0f00 	cmn.w	r0, #0
 80009e6:	ea91 0f03 	teq	r1, r3
 80009ea:	bf58      	it	pl
 80009ec:	4299      	cmppl	r1, r3
 80009ee:	bf08      	it	eq
 80009f0:	4290      	cmpeq	r0, r2
 80009f2:	bf2c      	ite	cs
 80009f4:	17d8      	asrcs	r0, r3, #31
 80009f6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009fa:	f040 0001 	orr.w	r0, r0, #1
 80009fe:	4770      	bx	lr
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d102      	bne.n	8000a10 <__cmpdf2+0x64>
 8000a0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a0e:	d107      	bne.n	8000a20 <__cmpdf2+0x74>
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d1d6      	bne.n	80009c8 <__cmpdf2+0x1c>
 8000a1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a1e:	d0d3      	beq.n	80009c8 <__cmpdf2+0x1c>
 8000a20:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a24:	4770      	bx	lr
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdrcmple>:
 8000a28:	4684      	mov	ip, r0
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4662      	mov	r2, ip
 8000a2e:	468c      	mov	ip, r1
 8000a30:	4619      	mov	r1, r3
 8000a32:	4663      	mov	r3, ip
 8000a34:	e000      	b.n	8000a38 <__aeabi_cdcmpeq>
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdcmpeq>:
 8000a38:	b501      	push	{r0, lr}
 8000a3a:	f7ff ffb7 	bl	80009ac <__cmpdf2>
 8000a3e:	2800      	cmp	r0, #0
 8000a40:	bf48      	it	mi
 8000a42:	f110 0f00 	cmnmi.w	r0, #0
 8000a46:	bd01      	pop	{r0, pc}

08000a48 <__aeabi_dcmpeq>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff fff4 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a50:	bf0c      	ite	eq
 8000a52:	2001      	moveq	r0, #1
 8000a54:	2000      	movne	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmplt>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffea 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a64:	bf34      	ite	cc
 8000a66:	2001      	movcc	r0, #1
 8000a68:	2000      	movcs	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmple>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffe0 	bl	8000a38 <__aeabi_cdcmpeq>
 8000a78:	bf94      	ite	ls
 8000a7a:	2001      	movls	r0, #1
 8000a7c:	2000      	movhi	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpge>:
 8000a84:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a88:	f7ff ffce 	bl	8000a28 <__aeabi_cdrcmple>
 8000a8c:	bf94      	ite	ls
 8000a8e:	2001      	movls	r0, #1
 8000a90:	2000      	movhi	r0, #0
 8000a92:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a96:	bf00      	nop

08000a98 <__aeabi_dcmpgt>:
 8000a98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a9c:	f7ff ffc4 	bl	8000a28 <__aeabi_cdrcmple>
 8000aa0:	bf34      	ite	cc
 8000aa2:	2001      	movcc	r0, #1
 8000aa4:	2000      	movcs	r0, #0
 8000aa6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aaa:	bf00      	nop

08000aac <__aeabi_d2f>:
 8000aac:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab4:	bf24      	itt	cs
 8000ab6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000abe:	d90d      	bls.n	8000adc <__aeabi_d2f+0x30>
 8000ac0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ac8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000acc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad4:	bf08      	it	eq
 8000ad6:	f020 0001 	biceq.w	r0, r0, #1
 8000ada:	4770      	bx	lr
 8000adc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae0:	d121      	bne.n	8000b26 <__aeabi_d2f+0x7a>
 8000ae2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ae6:	bfbc      	itt	lt
 8000ae8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000aec:	4770      	bxlt	lr
 8000aee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000af6:	f1c2 0218 	rsb	r2, r2, #24
 8000afa:	f1c2 0c20 	rsb	ip, r2, #32
 8000afe:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b02:	fa20 f002 	lsr.w	r0, r0, r2
 8000b06:	bf18      	it	ne
 8000b08:	f040 0001 	orrne.w	r0, r0, #1
 8000b0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b14:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b18:	ea40 000c 	orr.w	r0, r0, ip
 8000b1c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b20:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b24:	e7cc      	b.n	8000ac0 <__aeabi_d2f+0x14>
 8000b26:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2a:	d107      	bne.n	8000b3c <__aeabi_d2f+0x90>
 8000b2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b30:	bf1e      	ittt	ne
 8000b32:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b36:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3a:	4770      	bxne	lr
 8000b3c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b40:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b48:	4770      	bx	lr
 8000b4a:	bf00      	nop

08000b4c <__aeabi_uldivmod>:
 8000b4c:	b953      	cbnz	r3, 8000b64 <__aeabi_uldivmod+0x18>
 8000b4e:	b94a      	cbnz	r2, 8000b64 <__aeabi_uldivmod+0x18>
 8000b50:	2900      	cmp	r1, #0
 8000b52:	bf08      	it	eq
 8000b54:	2800      	cmpeq	r0, #0
 8000b56:	bf1c      	itt	ne
 8000b58:	f04f 31ff 	movne.w	r1, #4294967295
 8000b5c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b60:	f000 b974 	b.w	8000e4c <__aeabi_idiv0>
 8000b64:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b68:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b6c:	f000 f806 	bl	8000b7c <__udivmoddi4>
 8000b70:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b74:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b78:	b004      	add	sp, #16
 8000b7a:	4770      	bx	lr

08000b7c <__udivmoddi4>:
 8000b7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b80:	9d08      	ldr	r5, [sp, #32]
 8000b82:	4604      	mov	r4, r0
 8000b84:	468e      	mov	lr, r1
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d14d      	bne.n	8000c26 <__udivmoddi4+0xaa>
 8000b8a:	428a      	cmp	r2, r1
 8000b8c:	4694      	mov	ip, r2
 8000b8e:	d969      	bls.n	8000c64 <__udivmoddi4+0xe8>
 8000b90:	fab2 f282 	clz	r2, r2
 8000b94:	b152      	cbz	r2, 8000bac <__udivmoddi4+0x30>
 8000b96:	fa01 f302 	lsl.w	r3, r1, r2
 8000b9a:	f1c2 0120 	rsb	r1, r2, #32
 8000b9e:	fa20 f101 	lsr.w	r1, r0, r1
 8000ba2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ba6:	ea41 0e03 	orr.w	lr, r1, r3
 8000baa:	4094      	lsls	r4, r2
 8000bac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bb0:	0c21      	lsrs	r1, r4, #16
 8000bb2:	fbbe f6f8 	udiv	r6, lr, r8
 8000bb6:	fa1f f78c 	uxth.w	r7, ip
 8000bba:	fb08 e316 	mls	r3, r8, r6, lr
 8000bbe:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bc2:	fb06 f107 	mul.w	r1, r6, r7
 8000bc6:	4299      	cmp	r1, r3
 8000bc8:	d90a      	bls.n	8000be0 <__udivmoddi4+0x64>
 8000bca:	eb1c 0303 	adds.w	r3, ip, r3
 8000bce:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bd2:	f080 811f 	bcs.w	8000e14 <__udivmoddi4+0x298>
 8000bd6:	4299      	cmp	r1, r3
 8000bd8:	f240 811c 	bls.w	8000e14 <__udivmoddi4+0x298>
 8000bdc:	3e02      	subs	r6, #2
 8000bde:	4463      	add	r3, ip
 8000be0:	1a5b      	subs	r3, r3, r1
 8000be2:	b2a4      	uxth	r4, r4
 8000be4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000be8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bf0:	fb00 f707 	mul.w	r7, r0, r7
 8000bf4:	42a7      	cmp	r7, r4
 8000bf6:	d90a      	bls.n	8000c0e <__udivmoddi4+0x92>
 8000bf8:	eb1c 0404 	adds.w	r4, ip, r4
 8000bfc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c00:	f080 810a 	bcs.w	8000e18 <__udivmoddi4+0x29c>
 8000c04:	42a7      	cmp	r7, r4
 8000c06:	f240 8107 	bls.w	8000e18 <__udivmoddi4+0x29c>
 8000c0a:	4464      	add	r4, ip
 8000c0c:	3802      	subs	r0, #2
 8000c0e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c12:	1be4      	subs	r4, r4, r7
 8000c14:	2600      	movs	r6, #0
 8000c16:	b11d      	cbz	r5, 8000c20 <__udivmoddi4+0xa4>
 8000c18:	40d4      	lsrs	r4, r2
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	e9c5 4300 	strd	r4, r3, [r5]
 8000c20:	4631      	mov	r1, r6
 8000c22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c26:	428b      	cmp	r3, r1
 8000c28:	d909      	bls.n	8000c3e <__udivmoddi4+0xc2>
 8000c2a:	2d00      	cmp	r5, #0
 8000c2c:	f000 80ef 	beq.w	8000e0e <__udivmoddi4+0x292>
 8000c30:	2600      	movs	r6, #0
 8000c32:	e9c5 0100 	strd	r0, r1, [r5]
 8000c36:	4630      	mov	r0, r6
 8000c38:	4631      	mov	r1, r6
 8000c3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c3e:	fab3 f683 	clz	r6, r3
 8000c42:	2e00      	cmp	r6, #0
 8000c44:	d14a      	bne.n	8000cdc <__udivmoddi4+0x160>
 8000c46:	428b      	cmp	r3, r1
 8000c48:	d302      	bcc.n	8000c50 <__udivmoddi4+0xd4>
 8000c4a:	4282      	cmp	r2, r0
 8000c4c:	f200 80f9 	bhi.w	8000e42 <__udivmoddi4+0x2c6>
 8000c50:	1a84      	subs	r4, r0, r2
 8000c52:	eb61 0303 	sbc.w	r3, r1, r3
 8000c56:	2001      	movs	r0, #1
 8000c58:	469e      	mov	lr, r3
 8000c5a:	2d00      	cmp	r5, #0
 8000c5c:	d0e0      	beq.n	8000c20 <__udivmoddi4+0xa4>
 8000c5e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c62:	e7dd      	b.n	8000c20 <__udivmoddi4+0xa4>
 8000c64:	b902      	cbnz	r2, 8000c68 <__udivmoddi4+0xec>
 8000c66:	deff      	udf	#255	; 0xff
 8000c68:	fab2 f282 	clz	r2, r2
 8000c6c:	2a00      	cmp	r2, #0
 8000c6e:	f040 8092 	bne.w	8000d96 <__udivmoddi4+0x21a>
 8000c72:	eba1 010c 	sub.w	r1, r1, ip
 8000c76:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c7a:	fa1f fe8c 	uxth.w	lr, ip
 8000c7e:	2601      	movs	r6, #1
 8000c80:	0c20      	lsrs	r0, r4, #16
 8000c82:	fbb1 f3f7 	udiv	r3, r1, r7
 8000c86:	fb07 1113 	mls	r1, r7, r3, r1
 8000c8a:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c8e:	fb0e f003 	mul.w	r0, lr, r3
 8000c92:	4288      	cmp	r0, r1
 8000c94:	d908      	bls.n	8000ca8 <__udivmoddi4+0x12c>
 8000c96:	eb1c 0101 	adds.w	r1, ip, r1
 8000c9a:	f103 38ff 	add.w	r8, r3, #4294967295
 8000c9e:	d202      	bcs.n	8000ca6 <__udivmoddi4+0x12a>
 8000ca0:	4288      	cmp	r0, r1
 8000ca2:	f200 80cb 	bhi.w	8000e3c <__udivmoddi4+0x2c0>
 8000ca6:	4643      	mov	r3, r8
 8000ca8:	1a09      	subs	r1, r1, r0
 8000caa:	b2a4      	uxth	r4, r4
 8000cac:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cb0:	fb07 1110 	mls	r1, r7, r0, r1
 8000cb4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000cb8:	fb0e fe00 	mul.w	lr, lr, r0
 8000cbc:	45a6      	cmp	lr, r4
 8000cbe:	d908      	bls.n	8000cd2 <__udivmoddi4+0x156>
 8000cc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000cc4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cc8:	d202      	bcs.n	8000cd0 <__udivmoddi4+0x154>
 8000cca:	45a6      	cmp	lr, r4
 8000ccc:	f200 80bb 	bhi.w	8000e46 <__udivmoddi4+0x2ca>
 8000cd0:	4608      	mov	r0, r1
 8000cd2:	eba4 040e 	sub.w	r4, r4, lr
 8000cd6:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000cda:	e79c      	b.n	8000c16 <__udivmoddi4+0x9a>
 8000cdc:	f1c6 0720 	rsb	r7, r6, #32
 8000ce0:	40b3      	lsls	r3, r6
 8000ce2:	fa22 fc07 	lsr.w	ip, r2, r7
 8000ce6:	ea4c 0c03 	orr.w	ip, ip, r3
 8000cea:	fa20 f407 	lsr.w	r4, r0, r7
 8000cee:	fa01 f306 	lsl.w	r3, r1, r6
 8000cf2:	431c      	orrs	r4, r3
 8000cf4:	40f9      	lsrs	r1, r7
 8000cf6:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000cfa:	fa00 f306 	lsl.w	r3, r0, r6
 8000cfe:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d02:	0c20      	lsrs	r0, r4, #16
 8000d04:	fa1f fe8c 	uxth.w	lr, ip
 8000d08:	fb09 1118 	mls	r1, r9, r8, r1
 8000d0c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d10:	fb08 f00e 	mul.w	r0, r8, lr
 8000d14:	4288      	cmp	r0, r1
 8000d16:	fa02 f206 	lsl.w	r2, r2, r6
 8000d1a:	d90b      	bls.n	8000d34 <__udivmoddi4+0x1b8>
 8000d1c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d20:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d24:	f080 8088 	bcs.w	8000e38 <__udivmoddi4+0x2bc>
 8000d28:	4288      	cmp	r0, r1
 8000d2a:	f240 8085 	bls.w	8000e38 <__udivmoddi4+0x2bc>
 8000d2e:	f1a8 0802 	sub.w	r8, r8, #2
 8000d32:	4461      	add	r1, ip
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d3c:	fb09 1110 	mls	r1, r9, r0, r1
 8000d40:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d44:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d48:	458e      	cmp	lr, r1
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x1e2>
 8000d4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000d50:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d54:	d26c      	bcs.n	8000e30 <__udivmoddi4+0x2b4>
 8000d56:	458e      	cmp	lr, r1
 8000d58:	d96a      	bls.n	8000e30 <__udivmoddi4+0x2b4>
 8000d5a:	3802      	subs	r0, #2
 8000d5c:	4461      	add	r1, ip
 8000d5e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d62:	fba0 9402 	umull	r9, r4, r0, r2
 8000d66:	eba1 010e 	sub.w	r1, r1, lr
 8000d6a:	42a1      	cmp	r1, r4
 8000d6c:	46c8      	mov	r8, r9
 8000d6e:	46a6      	mov	lr, r4
 8000d70:	d356      	bcc.n	8000e20 <__udivmoddi4+0x2a4>
 8000d72:	d053      	beq.n	8000e1c <__udivmoddi4+0x2a0>
 8000d74:	b15d      	cbz	r5, 8000d8e <__udivmoddi4+0x212>
 8000d76:	ebb3 0208 	subs.w	r2, r3, r8
 8000d7a:	eb61 010e 	sbc.w	r1, r1, lr
 8000d7e:	fa01 f707 	lsl.w	r7, r1, r7
 8000d82:	fa22 f306 	lsr.w	r3, r2, r6
 8000d86:	40f1      	lsrs	r1, r6
 8000d88:	431f      	orrs	r7, r3
 8000d8a:	e9c5 7100 	strd	r7, r1, [r5]
 8000d8e:	2600      	movs	r6, #0
 8000d90:	4631      	mov	r1, r6
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	f1c2 0320 	rsb	r3, r2, #32
 8000d9a:	40d8      	lsrs	r0, r3
 8000d9c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000da0:	fa21 f303 	lsr.w	r3, r1, r3
 8000da4:	4091      	lsls	r1, r2
 8000da6:	4301      	orrs	r1, r0
 8000da8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dac:	fa1f fe8c 	uxth.w	lr, ip
 8000db0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000db4:	fb07 3610 	mls	r6, r7, r0, r3
 8000db8:	0c0b      	lsrs	r3, r1, #16
 8000dba:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000dbe:	fb00 f60e 	mul.w	r6, r0, lr
 8000dc2:	429e      	cmp	r6, r3
 8000dc4:	fa04 f402 	lsl.w	r4, r4, r2
 8000dc8:	d908      	bls.n	8000ddc <__udivmoddi4+0x260>
 8000dca:	eb1c 0303 	adds.w	r3, ip, r3
 8000dce:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dd2:	d22f      	bcs.n	8000e34 <__udivmoddi4+0x2b8>
 8000dd4:	429e      	cmp	r6, r3
 8000dd6:	d92d      	bls.n	8000e34 <__udivmoddi4+0x2b8>
 8000dd8:	3802      	subs	r0, #2
 8000dda:	4463      	add	r3, ip
 8000ddc:	1b9b      	subs	r3, r3, r6
 8000dde:	b289      	uxth	r1, r1
 8000de0:	fbb3 f6f7 	udiv	r6, r3, r7
 8000de4:	fb07 3316 	mls	r3, r7, r6, r3
 8000de8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dec:	fb06 f30e 	mul.w	r3, r6, lr
 8000df0:	428b      	cmp	r3, r1
 8000df2:	d908      	bls.n	8000e06 <__udivmoddi4+0x28a>
 8000df4:	eb1c 0101 	adds.w	r1, ip, r1
 8000df8:	f106 38ff 	add.w	r8, r6, #4294967295
 8000dfc:	d216      	bcs.n	8000e2c <__udivmoddi4+0x2b0>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d914      	bls.n	8000e2c <__udivmoddi4+0x2b0>
 8000e02:	3e02      	subs	r6, #2
 8000e04:	4461      	add	r1, ip
 8000e06:	1ac9      	subs	r1, r1, r3
 8000e08:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e0c:	e738      	b.n	8000c80 <__udivmoddi4+0x104>
 8000e0e:	462e      	mov	r6, r5
 8000e10:	4628      	mov	r0, r5
 8000e12:	e705      	b.n	8000c20 <__udivmoddi4+0xa4>
 8000e14:	4606      	mov	r6, r0
 8000e16:	e6e3      	b.n	8000be0 <__udivmoddi4+0x64>
 8000e18:	4618      	mov	r0, r3
 8000e1a:	e6f8      	b.n	8000c0e <__udivmoddi4+0x92>
 8000e1c:	454b      	cmp	r3, r9
 8000e1e:	d2a9      	bcs.n	8000d74 <__udivmoddi4+0x1f8>
 8000e20:	ebb9 0802 	subs.w	r8, r9, r2
 8000e24:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e28:	3801      	subs	r0, #1
 8000e2a:	e7a3      	b.n	8000d74 <__udivmoddi4+0x1f8>
 8000e2c:	4646      	mov	r6, r8
 8000e2e:	e7ea      	b.n	8000e06 <__udivmoddi4+0x28a>
 8000e30:	4620      	mov	r0, r4
 8000e32:	e794      	b.n	8000d5e <__udivmoddi4+0x1e2>
 8000e34:	4640      	mov	r0, r8
 8000e36:	e7d1      	b.n	8000ddc <__udivmoddi4+0x260>
 8000e38:	46d0      	mov	r8, sl
 8000e3a:	e77b      	b.n	8000d34 <__udivmoddi4+0x1b8>
 8000e3c:	3b02      	subs	r3, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	e732      	b.n	8000ca8 <__udivmoddi4+0x12c>
 8000e42:	4630      	mov	r0, r6
 8000e44:	e709      	b.n	8000c5a <__udivmoddi4+0xde>
 8000e46:	4464      	add	r4, ip
 8000e48:	3802      	subs	r0, #2
 8000e4a:	e742      	b.n	8000cd2 <__udivmoddi4+0x156>

08000e4c <__aeabi_idiv0>:
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <_ZN14BufferedSerialC1ER20__UART_HandleTypeDef>:

// Create Serial Buffer with UART2:
BufferedSerial buff_serial(huart6);

// Constructor:
BufferedSerial::BufferedSerial(UART_HandleTypeDef &huart_)
 8000e50:	b480      	push	{r7}
 8000e52:	b083      	sub	sp, #12
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	6039      	str	r1, [r7, #0]
  : huart(huart_) {}
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	683a      	ldr	r2, [r7, #0]
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	2200      	movs	r2, #0
 8000e64:	f8a3 2804 	strh.w	r2, [r3, #2052]	; 0x804
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	f8a3 2806 	strh.w	r2, [r3, #2054]	; 0x806
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2200      	movs	r2, #0
 8000e74:	f8a3 2808 	strh.w	r2, [r3, #2056]	; 0x808
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000e7e:	f8a3 280a 	strh.w	r2, [r3, #2058]	; 0x80a
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	4618      	mov	r0, r3
 8000e86:	370c      	adds	r7, #12
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e8e:	4770      	bx	lr

08000e90 <_ZN14BufferedSerial4initEv>:

// Init:
void BufferedSerial::init(void) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b082      	sub	sp, #8
 8000e94:	af00      	add	r7, sp, #0
 8000e96:	6078      	str	r0, [r7, #4]
  reset_rx_buffer();
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f000 f91f 	bl	80010dc <_ZN14BufferedSerial15reset_rx_bufferEv>
}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <_ZN14BufferedSerial4readEv>:

// Read new char in RX buffer:
int BufferedSerial::read(void) {
 8000ea6:	b480      	push	{r7}
 8000ea8:	b085      	sub	sp, #20
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
  // Get DMA head:
  uint16_t dma_head = (RX_BUF_SIZE - huart.hdmarx->Instance->NDTR) & rx_buf_mask;
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	685b      	ldr	r3, [r3, #4]
 8000eb8:	b29b      	uxth	r3, r3
 8000eba:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8000ebe:	b29b      	uxth	r3, r3
 8000ec0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000ec4:	81fb      	strh	r3, [r7, #14]

  // Quit if no new character:
  if (dma_head == rx_tail) return -1;
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8000ecc:	89fa      	ldrh	r2, [r7, #14]
 8000ece:	429a      	cmp	r2, r3
 8000ed0:	d102      	bne.n	8000ed8 <_ZN14BufferedSerial4readEv+0x32>
 8000ed2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed6:	e016      	b.n	8000f06 <_ZN14BufferedSerial4readEv+0x60>

  // Get next char in buffer:
  int c = (int) rx_buf[rx_tail++];
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8000ede:	1c5a      	adds	r2, r3, #1
 8000ee0:	b291      	uxth	r1, r2
 8000ee2:	687a      	ldr	r2, [r7, #4]
 8000ee4:	f8a2 1804 	strh.w	r1, [r2, #2052]	; 0x804
 8000ee8:	461a      	mov	r2, r3
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4413      	add	r3, r2
 8000eee:	791b      	ldrb	r3, [r3, #4]
 8000ef0:	60bb      	str	r3, [r7, #8]

  // Wrap around if rx_tail > RX_BUF_SIZE:
  rx_tail &= rx_buf_mask;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	f8b3 3804 	ldrh.w	r3, [r3, #2052]	; 0x804
 8000ef8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000efc:	b29a      	uxth	r2, r3
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	f8a3 2804 	strh.w	r2, [r3, #2052]	; 0x804

  return c;
 8000f04:	68bb      	ldr	r3, [r7, #8]
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3714      	adds	r7, #20
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <_ZN14BufferedSerial5writeEPKhi>:

// Prepare data and send it:
void BufferedSerial::write(const uint8_t *data, const int length) {
 8000f12:	b580      	push	{r7, lr}
 8000f14:	b084      	sub	sp, #16
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	60f8      	str	r0, [r7, #12]
 8000f1a:	60b9      	str	r1, [r7, #8]
 8000f1c:	607a      	str	r2, [r7, #4]
  // If data can fit at the end of the buffer:
  if (tx_head + length < TX_BUF_SIZE) {
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	f8b3 3806 	ldrh.w	r3, [r3, #2054]	; 0x806
 8000f24:	461a      	mov	r2, r3
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	4413      	add	r3, r2
 8000f2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000f2e:	da25      	bge.n	8000f7c <_ZN14BufferedSerial5writeEPKhi+0x6a>
    memcpy(&(tx_buf[tx_head]), data, length);
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	f8b3 3806 	ldrh.w	r3, [r3, #2054]	; 0x806
 8000f36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000f3a:	68fa      	ldr	r2, [r7, #12]
 8000f3c:	4413      	add	r3, r2
 8000f3e:	3304      	adds	r3, #4
 8000f40:	687a      	ldr	r2, [r7, #4]
 8000f42:	68b9      	ldr	r1, [r7, #8]
 8000f44:	4618      	mov	r0, r3
 8000f46:	f00b fe71 	bl	800cc2c <memcpy>
    tx_head += length; // ) & tx_buf_mask
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	b29b      	uxth	r3, r3
 8000f54:	4413      	add	r3, r2
 8000f56:	b29a      	uxth	r2, r3
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	f8a3 2806 	strh.w	r2, [r3, #2054]	; 0x806
    if (tx_head > tx_end) tx_end = tx_head; // Avoids "wrong checksum for topic id and msg" in rosserial logs
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 8000f64:	68fb      	ldr	r3, [r7, #12]
 8000f66:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	; 0x80a
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	d921      	bls.n	8000fb2 <_ZN14BufferedSerial5writeEPKhi+0xa0>
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	f8a3 280a 	strh.w	r2, [r3, #2058]	; 0x80a
 8000f7a:	e01a      	b.n	8000fb2 <_ZN14BufferedSerial5writeEPKhi+0xa0>
  }
  // Else data is copied at the beginning of TX buffer:
  else {
    memcpy(tx_buf, data, length);
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8000f82:	687a      	ldr	r2, [r7, #4]
 8000f84:	68b9      	ldr	r1, [r7, #8]
 8000f86:	4618      	mov	r0, r3
 8000f88:	f00b fe50 	bl	800cc2c <memcpy>
    if (tx_head > tx_tail) tx_end = tx_head; // Avoids tx_end > tx_tail
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8000f98:	429a      	cmp	r2, r3
 8000f9a:	d905      	bls.n	8000fa8 <_ZN14BufferedSerial5writeEPKhi+0x96>
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	f8a3 280a 	strh.w	r2, [r3, #2058]	; 0x80a
    tx_head = length;
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	b29a      	uxth	r2, r3
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f8a3 2806 	strh.w	r2, [r3, #2054]	; 0x806
  }

  // Send data:
  flush_tx_buffer();
 8000fb2:	68f8      	ldr	r0, [r7, #12]
 8000fb4:	f000 f804 	bl	8000fc0 <_ZN14BufferedSerial15flush_tx_bufferEv>
}
 8000fb8:	bf00      	nop
 8000fba:	3710      	adds	r7, #16
 8000fbc:	46bd      	mov	sp, r7
 8000fbe:	bd80      	pop	{r7, pc}

08000fc0 <_ZN14BufferedSerial15flush_tx_bufferEv>:

// Send data:
void BufferedSerial::flush_tx_buffer(void) {
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b084      	sub	sp, #16
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
  static bool mutex = false;

  // Reset indexes if they are at the same position:
  if (tx_head != 0 && tx_head == tx_tail) {   // Can be removed (just for better memory management)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	f8b3 3806 	ldrh.w	r3, [r3, #2054]	; 0x806
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d00f      	beq.n	8000ff2 <_ZN14BufferedSerial15flush_tx_bufferEv+0x32>
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d107      	bne.n	8000ff2 <_ZN14BufferedSerial15flush_tx_bufferEv+0x32>
     tx_head = 0;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	2200      	movs	r2, #0
 8000fe6:	f8a3 2806 	strh.w	r2, [r3, #2054]	; 0x806
     tx_tail = 0;
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	2200      	movs	r2, #0
 8000fee:	f8a3 2808 	strh.w	r2, [r3, #2056]	; 0x808
   }

  // Quit if UART not ready to transmit data or no data to send:
  if (huart.gState != HAL_UART_STATE_READY || tx_head == tx_tail || mutex) return;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	2b20      	cmp	r3, #32
 8000ffe:	d10b      	bne.n	8001018 <_ZN14BufferedSerial15flush_tx_bufferEv+0x58>
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 800100c:	429a      	cmp	r2, r3
 800100e:	d003      	beq.n	8001018 <_ZN14BufferedSerial15flush_tx_bufferEv+0x58>
 8001010:	4b31      	ldr	r3, [pc, #196]	; (80010d8 <_ZN14BufferedSerial15flush_tx_bufferEv+0x118>)
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <_ZN14BufferedSerial15flush_tx_bufferEv+0x5c>
 8001018:	2301      	movs	r3, #1
 800101a:	e000      	b.n	800101e <_ZN14BufferedSerial15flush_tx_bufferEv+0x5e>
 800101c:	2300      	movs	r3, #0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d156      	bne.n	80010d0 <_ZN14BufferedSerial15flush_tx_bufferEv+0x110>
  mutex = true;
 8001022:	4b2d      	ldr	r3, [pc, #180]	; (80010d8 <_ZN14BufferedSerial15flush_tx_bufferEv+0x118>)
 8001024:	2201      	movs	r2, #1
 8001026:	701a      	strb	r2, [r3, #0]

  // Reset flush index if already sent complete TX buffer:
  if (tx_tail == tx_end) tx_tail = 0;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	f8b3 2808 	ldrh.w	r2, [r3, #2056]	; 0x808
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	f8b3 380a 	ldrh.w	r3, [r3, #2058]	; 0x80a
 8001034:	429a      	cmp	r2, r3
 8001036:	d103      	bne.n	8001040 <_ZN14BufferedSerial15flush_tx_bufferEv+0x80>
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	f8a3 2808 	strh.w	r2, [r3, #2056]	; 0x808

  // Send data behind head:
  if (tx_tail < tx_head) {
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	f8b3 2808 	ldrh.w	r2, [r3, #2056]	; 0x808
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	f8b3 3806 	ldrh.w	r3, [r3, #2054]	; 0x806
 800104c:	429a      	cmp	r2, r3
 800104e:	d21c      	bcs.n	800108a <_ZN14BufferedSerial15flush_tx_bufferEv+0xca>
    uint16_t length = tx_head - tx_tail;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 800105c:	1ad3      	subs	r3, r2, r3
 800105e:	81bb      	strh	r3, [r7, #12]
    HAL_UART_Transmit_DMA(&huart, &(tx_buf[tx_tail]), length);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6818      	ldr	r0, [r3, #0]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 800106a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800106e:	687a      	ldr	r2, [r7, #4]
 8001070:	4413      	add	r3, r2
 8001072:	3304      	adds	r3, #4
 8001074:	89ba      	ldrh	r2, [r7, #12]
 8001076:	4619      	mov	r1, r3
 8001078:	f009 fba4 	bl	800a7c4 <HAL_UART_Transmit_DMA>
    tx_tail = tx_head;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	f8b3 2806 	ldrh.w	r2, [r3, #2054]	; 0x806
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	f8a3 2808 	strh.w	r2, [r3, #2056]	; 0x808
 8001088:	e01e      	b.n	80010c8 <_ZN14BufferedSerial15flush_tx_bufferEv+0x108>
  }
  // Else end the buffer before resetting tail index:
  else {
    uint16_t length = tx_end - tx_tail;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	f8b3 280a 	ldrh.w	r2, [r3, #2058]	; 0x80a
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 8001096:	1ad3      	subs	r3, r2, r3
 8001098:	81fb      	strh	r3, [r7, #14]
    HAL_UART_Transmit_DMA(&huart, &(tx_buf[tx_tail]), length);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	6818      	ldr	r0, [r3, #0]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f8b3 3808 	ldrh.w	r3, [r3, #2056]	; 0x808
 80010a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80010a8:	687a      	ldr	r2, [r7, #4]
 80010aa:	4413      	add	r3, r2
 80010ac:	3304      	adds	r3, #4
 80010ae:	89fa      	ldrh	r2, [r7, #14]
 80010b0:	4619      	mov	r1, r3
 80010b2:	f009 fb87 	bl	800a7c4 <HAL_UART_Transmit_DMA>

    // Reset indexes:
    tx_end = TX_BUF_SIZE;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010bc:	f8a3 280a 	strh.w	r2, [r3, #2058]	; 0x80a
    tx_tail = 0;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	f8a3 2808 	strh.w	r2, [r3, #2056]	; 0x808
  }

  mutex = false;
 80010c8:	4b03      	ldr	r3, [pc, #12]	; (80010d8 <_ZN14BufferedSerial15flush_tx_bufferEv+0x118>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	701a      	strb	r2, [r3, #0]
 80010ce:	e000      	b.n	80010d2 <_ZN14BufferedSerial15flush_tx_bufferEv+0x112>
  if (huart.gState != HAL_UART_STATE_READY || tx_head == tx_tail || mutex) return;
 80010d0:	bf00      	nop
}
 80010d2:	3710      	adds	r7, #16
 80010d4:	46bd      	mov	sp, r7
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200008a8 	.word	0x200008a8

080010dc <_ZN14BufferedSerial15reset_rx_bufferEv>:


// Reset DMA to the beginning of the RX buffer:
inline void BufferedSerial::reset_rx_buffer(void) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  HAL_UART_Receive_DMA(&huart, rx_buf, RX_BUF_SIZE);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6818      	ldr	r0, [r3, #0]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	3304      	adds	r3, #4
 80010ec:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80010f0:	4619      	mov	r1, r3
 80010f2:	f009 fbe5 	bl	800a8c0 <HAL_UART_Receive_DMA>
}
 80010f6:	bf00      	nop
 80010f8:	3708      	adds	r7, #8
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}

080010fe <_ZN14BufferedSerial10get_handleEv>:

// Get UART Handle:
UART_HandleTypeDef* const BufferedSerial::get_handle(void) { return &huart; }
 80010fe:	b480      	push	{r7}
 8001100:	b083      	sub	sp, #12
 8001102:	af00      	add	r7, sp, #0
 8001104:	6078      	str	r0, [r7, #4]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4618      	mov	r0, r3
 800110c:	370c      	adds	r7, #12
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
	...

08001118 <HAL_UART_TxCpltCallback>:


// DMA callbacks:
void HAL_UART_TxCpltCallback(UART_HandleTypeDef* huart) {
 8001118:	b590      	push	{r4, r7, lr}
 800111a:	b083      	sub	sp, #12
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  // Comparing pointers: (remove equality if only one UART is used)
  if (huart->Instance == buff_serial.get_handle()->Instance) {
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681c      	ldr	r4, [r3, #0]
 8001124:	4809      	ldr	r0, [pc, #36]	; (800114c <HAL_UART_TxCpltCallback+0x34>)
 8001126:	f7ff ffea 	bl	80010fe <_ZN14BufferedSerial10get_handleEv>
 800112a:	4603      	mov	r3, r0
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	429c      	cmp	r4, r3
 8001130:	bf0c      	ite	eq
 8001132:	2301      	moveq	r3, #1
 8001134:	2300      	movne	r3, #0
 8001136:	b2db      	uxtb	r3, r3
 8001138:	2b00      	cmp	r3, #0
 800113a:	d002      	beq.n	8001142 <HAL_UART_TxCpltCallback+0x2a>
    buff_serial.flush_tx_buffer();
 800113c:	4803      	ldr	r0, [pc, #12]	; (800114c <HAL_UART_TxCpltCallback+0x34>)
 800113e:	f7ff ff3f 	bl	8000fc0 <_ZN14BufferedSerial15flush_tx_bufferEv>
  }
}
 8001142:	bf00      	nop
 8001144:	370c      	adds	r7, #12
 8001146:	46bd      	mov	sp, r7
 8001148:	bd90      	pop	{r4, r7, pc}
 800114a:	bf00      	nop
 800114c:	2000009c 	.word	0x2000009c

08001150 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef* huart) {
 8001150:	b580      	push	{r7, lr}
 8001152:	b082      	sub	sp, #8
 8001154:	af00      	add	r7, sp, #0
 8001156:	6078      	str	r0, [r7, #4]
  buff_serial.reset_rx_buffer();  // Can be commented if DMA mode for RX is Circular
 8001158:	4803      	ldr	r0, [pc, #12]	; (8001168 <HAL_UART_RxCpltCallback+0x18>)
 800115a:	f7ff ffbf 	bl	80010dc <_ZN14BufferedSerial15reset_rx_bufferEv>
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	2000009c 	.word	0x2000009c

0800116c <_Z41__static_initialization_and_destruction_0ii>:
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	2b01      	cmp	r3, #1
 800117a:	d108      	bne.n	800118e <_Z41__static_initialization_and_destruction_0ii+0x22>
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001182:	4293      	cmp	r3, r2
 8001184:	d103      	bne.n	800118e <_Z41__static_initialization_and_destruction_0ii+0x22>
BufferedSerial buff_serial(huart6);
 8001186:	4904      	ldr	r1, [pc, #16]	; (8001198 <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8001188:	4804      	ldr	r0, [pc, #16]	; (800119c <_Z41__static_initialization_and_destruction_0ii+0x30>)
 800118a:	f7ff fe61 	bl	8000e50 <_ZN14BufferedSerialC1ER20__UART_HandleTypeDef>
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000d4c 	.word	0x20000d4c
 800119c:	2000009c 	.word	0x2000009c

080011a0 <_GLOBAL__sub_I_buff_serial>:
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
 80011a4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80011a8:	2001      	movs	r0, #1
 80011aa:	f7ff ffdf 	bl	800116c <_Z41__static_initialization_and_destruction_0ii>
 80011ae:	bd80      	pop	{r7, pc}

080011b0 <_ZN3ros16normalizeSecNSecERmS0_>:
#include "ros/time.h"

namespace ros
{
void normalizeSecNSec(uint32_t& sec, uint32_t& nsec)
{
 80011b0:	b480      	push	{r7}
 80011b2:	b085      	sub	sp, #20
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
 80011b8:	6039      	str	r1, [r7, #0]
  uint32_t nsec_part = nsec % 1000000000UL;
 80011ba:	683b      	ldr	r3, [r7, #0]
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	0a5a      	lsrs	r2, r3, #9
 80011c0:	490f      	ldr	r1, [pc, #60]	; (8001200 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 80011c2:	fba1 1202 	umull	r1, r2, r1, r2
 80011c6:	09d2      	lsrs	r2, r2, #7
 80011c8:	490e      	ldr	r1, [pc, #56]	; (8001204 <_ZN3ros16normalizeSecNSecERmS0_+0x54>)
 80011ca:	fb01 f202 	mul.w	r2, r1, r2
 80011ce:	1a9b      	subs	r3, r3, r2
 80011d0:	60fb      	str	r3, [r7, #12]
  uint32_t sec_part = nsec / 1000000000UL;
 80011d2:	683b      	ldr	r3, [r7, #0]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	0a5b      	lsrs	r3, r3, #9
 80011d8:	4a09      	ldr	r2, [pc, #36]	; (8001200 <_ZN3ros16normalizeSecNSecERmS0_+0x50>)
 80011da:	fba2 2303 	umull	r2, r3, r2, r3
 80011de:	09db      	lsrs	r3, r3, #7
 80011e0:	60bb      	str	r3, [r7, #8]
  sec += sec_part;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	681a      	ldr	r2, [r3, #0]
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	441a      	add	r2, r3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	601a      	str	r2, [r3, #0]
  nsec = nsec_part;
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	68fa      	ldr	r2, [r7, #12]
 80011f2:	601a      	str	r2, [r3, #0]
}
 80011f4:	bf00      	nop
 80011f6:	3714      	adds	r7, #20
 80011f8:	46bd      	mov	sp, r7
 80011fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fe:	4770      	bx	lr
 8001200:	00044b83 	.word	0x00044b83
 8001204:	3b9aca00 	.word	0x3b9aca00

08001208 <HAL_TIM_IC_CaptureCallback>:
static void MX_TIM4_Init(void);
static void MX_TIM1_Init(void);
/* USER CODE BEGIN PFP */

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	b082      	sub	sp, #8
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]


	if (htim->Instance == TIM3)  // if the interrupt source is channel1
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a8e      	ldr	r2, [pc, #568]	; (8001450 <HAL_TIM_IC_CaptureCallback+0x248>)
 8001216:	4293      	cmp	r3, r2
 8001218:	f040 80b7 	bne.w	800138a <HAL_TIM_IC_CaptureCallback+0x182>
	{
		if (Is_First_Captured_c1==0) // if the first value is not captured
 800121c:	4b8d      	ldr	r3, [pc, #564]	; (8001454 <HAL_TIM_IC_CaptureCallback+0x24c>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d120      	bne.n	8001266 <HAL_TIM_IC_CaptureCallback+0x5e>
		{
			IC_Val1_c1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8001224:	2100      	movs	r1, #0
 8001226:	6878      	ldr	r0, [r7, #4]
 8001228:	f008 fc24 	bl	8009a74 <HAL_TIM_ReadCapturedValue>
 800122c:	4603      	mov	r3, r0
 800122e:	4618      	mov	r0, r3
 8001230:	f7ff f928 	bl	8000484 <__aeabi_ui2d>
 8001234:	4602      	mov	r2, r0
 8001236:	460b      	mov	r3, r1
 8001238:	4987      	ldr	r1, [pc, #540]	; (8001458 <HAL_TIM_IC_CaptureCallback+0x250>)
 800123a:	e9c1 2300 	strd	r2, r3, [r1]
			Is_First_Captured_c1 = 1;  // set the first captured as true
 800123e:	4b85      	ldr	r3, [pc, #532]	; (8001454 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8001240:	2201      	movs	r2, #1
 8001242:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	6a1a      	ldr	r2, [r3, #32]
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f022 020a 	bic.w	r2, r2, #10
 8001252:	621a      	str	r2, [r3, #32]
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	6a1a      	ldr	r2, [r3, #32]
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f042 0202 	orr.w	r2, r2, #2
 8001262:	621a      	str	r2, [r3, #32]
 8001264:	e091      	b.n	800138a <HAL_TIM_IC_CaptureCallback+0x182>
		}

		else if (Is_First_Captured_c1==1)   // if the first is already captured
 8001266:	4b7b      	ldr	r3, [pc, #492]	; (8001454 <HAL_TIM_IC_CaptureCallback+0x24c>)
 8001268:	781b      	ldrb	r3, [r3, #0]
 800126a:	2b01      	cmp	r3, #1
 800126c:	f040 808d 	bne.w	800138a <HAL_TIM_IC_CaptureCallback+0x182>
		{
			IC_Val2_c1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 8001270:	2100      	movs	r1, #0
 8001272:	6878      	ldr	r0, [r7, #4]
 8001274:	f008 fbfe 	bl	8009a74 <HAL_TIM_ReadCapturedValue>
 8001278:	4603      	mov	r3, r0
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff f902 	bl	8000484 <__aeabi_ui2d>
 8001280:	4602      	mov	r2, r0
 8001282:	460b      	mov	r3, r1
 8001284:	4975      	ldr	r1, [pc, #468]	; (800145c <HAL_TIM_IC_CaptureCallback+0x254>)
 8001286:	e9c1 2300 	strd	r2, r3, [r1]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2200      	movs	r2, #0
 8001290:	625a      	str	r2, [r3, #36]	; 0x24

			if (IC_Val2_c1 > IC_Val1_c1)
 8001292:	4b72      	ldr	r3, [pc, #456]	; (800145c <HAL_TIM_IC_CaptureCallback+0x254>)
 8001294:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001298:	4b6f      	ldr	r3, [pc, #444]	; (8001458 <HAL_TIM_IC_CaptureCallback+0x250>)
 800129a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800129e:	f7ff fbfb 	bl	8000a98 <__aeabi_dcmpgt>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d00d      	beq.n	80012c4 <HAL_TIM_IC_CaptureCallback+0xbc>
			{
				Difference_c1 = IC_Val2_c1-IC_Val1_c1;
 80012a8:	4b6c      	ldr	r3, [pc, #432]	; (800145c <HAL_TIM_IC_CaptureCallback+0x254>)
 80012aa:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012ae:	4b6a      	ldr	r3, [pc, #424]	; (8001458 <HAL_TIM_IC_CaptureCallback+0x250>)
 80012b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b4:	f7fe ffa8 	bl	8000208 <__aeabi_dsub>
 80012b8:	4602      	mov	r2, r0
 80012ba:	460b      	mov	r3, r1
 80012bc:	4968      	ldr	r1, [pc, #416]	; (8001460 <HAL_TIM_IC_CaptureCallback+0x258>)
 80012be:	e9c1 2300 	strd	r2, r3, [r1]
 80012c2:	e020      	b.n	8001306 <HAL_TIM_IC_CaptureCallback+0xfe>
			}

			else if (IC_Val1_c1 > IC_Val2_c1)
 80012c4:	4b64      	ldr	r3, [pc, #400]	; (8001458 <HAL_TIM_IC_CaptureCallback+0x250>)
 80012c6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80012ca:	4b64      	ldr	r3, [pc, #400]	; (800145c <HAL_TIM_IC_CaptureCallback+0x254>)
 80012cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012d0:	f7ff fbe2 	bl	8000a98 <__aeabi_dcmpgt>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d015      	beq.n	8001306 <HAL_TIM_IC_CaptureCallback+0xfe>
			{
				Difference_c1 = (0xffff - IC_Val1_c1) + IC_Val2_c1;
 80012da:	4b5f      	ldr	r3, [pc, #380]	; (8001458 <HAL_TIM_IC_CaptureCallback+0x250>)
 80012dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e0:	a157      	add	r1, pc, #348	; (adr r1, 8001440 <HAL_TIM_IC_CaptureCallback+0x238>)
 80012e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012e6:	f7fe ff8f 	bl	8000208 <__aeabi_dsub>
 80012ea:	4602      	mov	r2, r0
 80012ec:	460b      	mov	r3, r1
 80012ee:	4610      	mov	r0, r2
 80012f0:	4619      	mov	r1, r3
 80012f2:	4b5a      	ldr	r3, [pc, #360]	; (800145c <HAL_TIM_IC_CaptureCallback+0x254>)
 80012f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012f8:	f7fe ff88 	bl	800020c <__adddf3>
 80012fc:	4602      	mov	r2, r0
 80012fe:	460b      	mov	r3, r1
 8001300:	4957      	ldr	r1, [pc, #348]	; (8001460 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001302:	e9c1 2300 	strd	r2, r3, [r1]
			}

			Distance_c1 = Difference_c1 * .034/2;
 8001306:	4b56      	ldr	r3, [pc, #344]	; (8001460 <HAL_TIM_IC_CaptureCallback+0x258>)
 8001308:	e9d3 0100 	ldrd	r0, r1, [r3]
 800130c:	a34e      	add	r3, pc, #312	; (adr r3, 8001448 <HAL_TIM_IC_CaptureCallback+0x240>)
 800130e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001312:	f7ff f931 	bl	8000578 <__aeabi_dmul>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4610      	mov	r0, r2
 800131c:	4619      	mov	r1, r3
 800131e:	f04f 0200 	mov.w	r2, #0
 8001322:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001326:	f7ff fa51 	bl	80007cc <__aeabi_ddiv>
 800132a:	4602      	mov	r2, r0
 800132c:	460b      	mov	r3, r1
 800132e:	494d      	ldr	r1, [pc, #308]	; (8001464 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001330:	e9c1 2300 	strd	r2, r3, [r1]
			if (Distance_c1 <= 3.0) Distance_c1 = 0.0;
 8001334:	4b4b      	ldr	r3, [pc, #300]	; (8001464 <HAL_TIM_IC_CaptureCallback+0x25c>)
 8001336:	e9d3 0100 	ldrd	r0, r1, [r3]
 800133a:	f04f 0200 	mov.w	r2, #0
 800133e:	4b4a      	ldr	r3, [pc, #296]	; (8001468 <HAL_TIM_IC_CaptureCallback+0x260>)
 8001340:	f7ff fb96 	bl	8000a70 <__aeabi_dcmple>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d006      	beq.n	8001358 <HAL_TIM_IC_CaptureCallback+0x150>
 800134a:	4946      	ldr	r1, [pc, #280]	; (8001464 <HAL_TIM_IC_CaptureCallback+0x25c>)
 800134c:	f04f 0200 	mov.w	r2, #0
 8001350:	f04f 0300 	mov.w	r3, #0
 8001354:	e9c1 2300 	strd	r2, r3, [r1]
			Is_First_Captured_c1 = 0; // set it back to false
 8001358:	4b3e      	ldr	r3, [pc, #248]	; (8001454 <HAL_TIM_IC_CaptureCallback+0x24c>)
 800135a:	2200      	movs	r2, #0
 800135c:	701a      	strb	r2, [r3, #0]

			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	6a1a      	ldr	r2, [r3, #32]
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	f022 020a 	bic.w	r2, r2, #10
 800136c:	621a      	str	r2, [r3, #32]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	6a12      	ldr	r2, [r2, #32]
 8001378:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC1);
 800137a:	4b3c      	ldr	r3, [pc, #240]	; (800146c <HAL_TIM_IC_CaptureCallback+0x264>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	68da      	ldr	r2, [r3, #12]
 8001380:	4b3a      	ldr	r3, [pc, #232]	; (800146c <HAL_TIM_IC_CaptureCallback+0x264>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f022 0202 	bic.w	r2, r2, #2
 8001388:	60da      	str	r2, [r3, #12]
		}
	}

	if (htim->Instance == TIM4)  // if the interrupt source is channel1
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a38      	ldr	r2, [pc, #224]	; (8001470 <HAL_TIM_IC_CaptureCallback+0x268>)
 8001390:	4293      	cmp	r3, r2
 8001392:	f040 80da 	bne.w	800154a <HAL_TIM_IC_CaptureCallback+0x342>
	{
		if (Is_First_Captured_c3==0) // if the first value is not captured
 8001396:	4b37      	ldr	r3, [pc, #220]	; (8001474 <HAL_TIM_IC_CaptureCallback+0x26c>)
 8001398:	781b      	ldrb	r3, [r3, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	d120      	bne.n	80013e0 <HAL_TIM_IC_CaptureCallback+0x1d8>
		{
			IC_Val1_c3 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 800139e:	2100      	movs	r1, #0
 80013a0:	6878      	ldr	r0, [r7, #4]
 80013a2:	f008 fb67 	bl	8009a74 <HAL_TIM_ReadCapturedValue>
 80013a6:	4603      	mov	r3, r0
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff f86b 	bl	8000484 <__aeabi_ui2d>
 80013ae:	4602      	mov	r2, r0
 80013b0:	460b      	mov	r3, r1
 80013b2:	4931      	ldr	r1, [pc, #196]	; (8001478 <HAL_TIM_IC_CaptureCallback+0x270>)
 80013b4:	e9c1 2300 	strd	r2, r3, [r1]
			Is_First_Captured_c3 = 1;  // set the first captured as true
 80013b8:	4b2e      	ldr	r3, [pc, #184]	; (8001474 <HAL_TIM_IC_CaptureCallback+0x26c>)
 80013ba:	2201      	movs	r2, #1
 80013bc:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	6a1a      	ldr	r2, [r3, #32]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f022 020a 	bic.w	r2, r2, #10
 80013cc:	621a      	str	r2, [r3, #32]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	6a1a      	ldr	r2, [r3, #32]
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f042 0202 	orr.w	r2, r2, #2
 80013dc:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim4, TIM_IT_CC1);
		}
	}
}
 80013de:	e0b4      	b.n	800154a <HAL_TIM_IC_CaptureCallback+0x342>
		else if (Is_First_Captured_c3==1)   // if the first is already captured
 80013e0:	4b24      	ldr	r3, [pc, #144]	; (8001474 <HAL_TIM_IC_CaptureCallback+0x26c>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	2b01      	cmp	r3, #1
 80013e6:	f040 80b0 	bne.w	800154a <HAL_TIM_IC_CaptureCallback+0x342>
			IC_Val2_c3 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80013ea:	2100      	movs	r1, #0
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f008 fb41 	bl	8009a74 <HAL_TIM_ReadCapturedValue>
 80013f2:	4603      	mov	r3, r0
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff f845 	bl	8000484 <__aeabi_ui2d>
 80013fa:	4602      	mov	r2, r0
 80013fc:	460b      	mov	r3, r1
 80013fe:	491f      	ldr	r1, [pc, #124]	; (800147c <HAL_TIM_IC_CaptureCallback+0x274>)
 8001400:	e9c1 2300 	strd	r2, r3, [r1]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	2200      	movs	r2, #0
 800140a:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2_c3 > IC_Val1_c3)
 800140c:	4b1b      	ldr	r3, [pc, #108]	; (800147c <HAL_TIM_IC_CaptureCallback+0x274>)
 800140e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001412:	4b19      	ldr	r3, [pc, #100]	; (8001478 <HAL_TIM_IC_CaptureCallback+0x270>)
 8001414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001418:	f7ff fb3e 	bl	8000a98 <__aeabi_dcmpgt>
 800141c:	4603      	mov	r3, r0
 800141e:	2b00      	cmp	r3, #0
 8001420:	d030      	beq.n	8001484 <HAL_TIM_IC_CaptureCallback+0x27c>
				Difference_c3 = IC_Val2_c3-IC_Val1_c3;
 8001422:	4b16      	ldr	r3, [pc, #88]	; (800147c <HAL_TIM_IC_CaptureCallback+0x274>)
 8001424:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001428:	4b13      	ldr	r3, [pc, #76]	; (8001478 <HAL_TIM_IC_CaptureCallback+0x270>)
 800142a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800142e:	f7fe feeb 	bl	8000208 <__aeabi_dsub>
 8001432:	4602      	mov	r2, r0
 8001434:	460b      	mov	r3, r1
 8001436:	4912      	ldr	r1, [pc, #72]	; (8001480 <HAL_TIM_IC_CaptureCallback+0x278>)
 8001438:	e9c1 2300 	strd	r2, r3, [r1]
 800143c:	e043      	b.n	80014c6 <HAL_TIM_IC_CaptureCallback+0x2be>
 800143e:	bf00      	nop
 8001440:	00000000 	.word	0x00000000
 8001444:	40efffe0 	.word	0x40efffe0
 8001448:	b020c49c 	.word	0xb020c49c
 800144c:	3fa16872 	.word	0x3fa16872
 8001450:	40000400 	.word	0x40000400
 8001454:	20001380 	.word	0x20001380
 8001458:	20001368 	.word	0x20001368
 800145c:	20001370 	.word	0x20001370
 8001460:	20001378 	.word	0x20001378
 8001464:	20001388 	.word	0x20001388
 8001468:	40080000 	.word	0x40080000
 800146c:	20000c18 	.word	0x20000c18
 8001470:	40000800 	.word	0x40000800
 8001474:	200013a8 	.word	0x200013a8
 8001478:	20001390 	.word	0x20001390
 800147c:	20001398 	.word	0x20001398
 8001480:	200013a0 	.word	0x200013a0
			else if (IC_Val1_c3 > IC_Val2_c3)
 8001484:	4b38      	ldr	r3, [pc, #224]	; (8001568 <HAL_TIM_IC_CaptureCallback+0x360>)
 8001486:	e9d3 0100 	ldrd	r0, r1, [r3]
 800148a:	4b38      	ldr	r3, [pc, #224]	; (800156c <HAL_TIM_IC_CaptureCallback+0x364>)
 800148c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001490:	f7ff fb02 	bl	8000a98 <__aeabi_dcmpgt>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d015      	beq.n	80014c6 <HAL_TIM_IC_CaptureCallback+0x2be>
				Difference_c3 = (0xffff - IC_Val1_c3) + IC_Val2_c3;
 800149a:	4b33      	ldr	r3, [pc, #204]	; (8001568 <HAL_TIM_IC_CaptureCallback+0x360>)
 800149c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a0:	a12d      	add	r1, pc, #180	; (adr r1, 8001558 <HAL_TIM_IC_CaptureCallback+0x350>)
 80014a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80014a6:	f7fe feaf 	bl	8000208 <__aeabi_dsub>
 80014aa:	4602      	mov	r2, r0
 80014ac:	460b      	mov	r3, r1
 80014ae:	4610      	mov	r0, r2
 80014b0:	4619      	mov	r1, r3
 80014b2:	4b2e      	ldr	r3, [pc, #184]	; (800156c <HAL_TIM_IC_CaptureCallback+0x364>)
 80014b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014b8:	f7fe fea8 	bl	800020c <__adddf3>
 80014bc:	4602      	mov	r2, r0
 80014be:	460b      	mov	r3, r1
 80014c0:	492b      	ldr	r1, [pc, #172]	; (8001570 <HAL_TIM_IC_CaptureCallback+0x368>)
 80014c2:	e9c1 2300 	strd	r2, r3, [r1]
			Distance_c3 = Difference_c3 * .034/2;
 80014c6:	4b2a      	ldr	r3, [pc, #168]	; (8001570 <HAL_TIM_IC_CaptureCallback+0x368>)
 80014c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014cc:	a324      	add	r3, pc, #144	; (adr r3, 8001560 <HAL_TIM_IC_CaptureCallback+0x358>)
 80014ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d2:	f7ff f851 	bl	8000578 <__aeabi_dmul>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	4610      	mov	r0, r2
 80014dc:	4619      	mov	r1, r3
 80014de:	f04f 0200 	mov.w	r2, #0
 80014e2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014e6:	f7ff f971 	bl	80007cc <__aeabi_ddiv>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4921      	ldr	r1, [pc, #132]	; (8001574 <HAL_TIM_IC_CaptureCallback+0x36c>)
 80014f0:	e9c1 2300 	strd	r2, r3, [r1]
			if (Distance_c3 <= 3.0) Distance_c3 = 0.0;
 80014f4:	4b1f      	ldr	r3, [pc, #124]	; (8001574 <HAL_TIM_IC_CaptureCallback+0x36c>)
 80014f6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014fa:	f04f 0200 	mov.w	r2, #0
 80014fe:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <HAL_TIM_IC_CaptureCallback+0x370>)
 8001500:	f7ff fab6 	bl	8000a70 <__aeabi_dcmple>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d006      	beq.n	8001518 <HAL_TIM_IC_CaptureCallback+0x310>
 800150a:	491a      	ldr	r1, [pc, #104]	; (8001574 <HAL_TIM_IC_CaptureCallback+0x36c>)
 800150c:	f04f 0200 	mov.w	r2, #0
 8001510:	f04f 0300 	mov.w	r3, #0
 8001514:	e9c1 2300 	strd	r2, r3, [r1]
			Is_First_Captured_c3 = 0; // set it back to false
 8001518:	4b18      	ldr	r3, [pc, #96]	; (800157c <HAL_TIM_IC_CaptureCallback+0x374>)
 800151a:	2200      	movs	r2, #0
 800151c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	6a1a      	ldr	r2, [r3, #32]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f022 020a 	bic.w	r2, r2, #10
 800152c:	621a      	str	r2, [r3, #32]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681a      	ldr	r2, [r3, #0]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	6a12      	ldr	r2, [r2, #32]
 8001538:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim4, TIM_IT_CC1);
 800153a:	4b11      	ldr	r3, [pc, #68]	; (8001580 <HAL_TIM_IC_CaptureCallback+0x378>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	68da      	ldr	r2, [r3, #12]
 8001540:	4b0f      	ldr	r3, [pc, #60]	; (8001580 <HAL_TIM_IC_CaptureCallback+0x378>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f022 0202 	bic.w	r2, r2, #2
 8001548:	60da      	str	r2, [r3, #12]
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	f3af 8000 	nop.w
 8001558:	00000000 	.word	0x00000000
 800155c:	40efffe0 	.word	0x40efffe0
 8001560:	b020c49c 	.word	0xb020c49c
 8001564:	3fa16872 	.word	0x3fa16872
 8001568:	20001390 	.word	0x20001390
 800156c:	20001398 	.word	0x20001398
 8001570:	200013a0 	.word	0x200013a0
 8001574:	200013b0 	.word	0x200013b0
 8001578:	40080000 	.word	0x40080000
 800157c:	200013a8 	.word	0x200013a8
 8001580:	20000c60 	.word	0x20000c60

08001584 <delay_r>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void delay_r (uint16_t time)
{
 8001584:	b480      	push	{r7}
 8001586:	b083      	sub	sp, #12
 8001588:	af00      	add	r7, sp, #0
 800158a:	4603      	mov	r3, r0
 800158c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800158e:	4b09      	ldr	r3, [pc, #36]	; (80015b4 <delay_r+0x30>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2200      	movs	r2, #0
 8001594:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim3) < time);
 8001596:	bf00      	nop
 8001598:	4b06      	ldr	r3, [pc, #24]	; (80015b4 <delay_r+0x30>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800159e:	88fb      	ldrh	r3, [r7, #6]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d3f9      	bcc.n	8001598 <delay_r+0x14>
}
 80015a4:	bf00      	nop
 80015a6:	bf00      	nop
 80015a8:	370c      	adds	r7, #12
 80015aa:	46bd      	mov	sp, r7
 80015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b0:	4770      	bx	lr
 80015b2:	bf00      	nop
 80015b4:	20000c18 	.word	0x20000c18

080015b8 <delay_l>:

void delay_l (uint16_t time)
{
 80015b8:	b480      	push	{r7}
 80015ba:	b083      	sub	sp, #12
 80015bc:	af00      	add	r7, sp, #0
 80015be:	4603      	mov	r3, r0
 80015c0:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80015c2:	4b09      	ldr	r3, [pc, #36]	; (80015e8 <delay_l+0x30>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2200      	movs	r2, #0
 80015c8:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim4) < time);
 80015ca:	bf00      	nop
 80015cc:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <delay_l+0x30>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80015d2:	88fb      	ldrh	r3, [r7, #6]
 80015d4:	429a      	cmp	r2, r3
 80015d6:	d3f9      	bcc.n	80015cc <delay_l+0x14>
}
 80015d8:	bf00      	nop
 80015da:	bf00      	nop
 80015dc:	370c      	adds	r7, #12
 80015de:	46bd      	mov	sp, r7
 80015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e4:	4770      	bx	lr
 80015e6:	bf00      	nop
 80015e8:	20000c60 	.word	0x20000c60

080015ec <HCSR04_Read_r>:

void HCSR04_Read_r (void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80015f0:	2201      	movs	r2, #1
 80015f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015f6:	480b      	ldr	r0, [pc, #44]	; (8001624 <HCSR04_Read_r+0x38>)
 80015f8:	f006 faae 	bl	8007b58 <HAL_GPIO_WritePin>
	delay_r(10);  // wait for 10 us
 80015fc:	200a      	movs	r0, #10
 80015fe:	f7ff ffc1 	bl	8001584 <delay_r>
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8001602:	2200      	movs	r2, #0
 8001604:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001608:	4806      	ldr	r0, [pc, #24]	; (8001624 <HCSR04_Read_r+0x38>)
 800160a:	f006 faa5 	bl	8007b58 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC1);
 800160e:	4b06      	ldr	r3, [pc, #24]	; (8001628 <HCSR04_Read_r+0x3c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	68da      	ldr	r2, [r3, #12]
 8001614:	4b04      	ldr	r3, [pc, #16]	; (8001628 <HCSR04_Read_r+0x3c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f042 0202 	orr.w	r2, r2, #2
 800161c:	60da      	str	r2, [r3, #12]
}
 800161e:	bf00      	nop
 8001620:	bd80      	pop	{r7, pc}
 8001622:	bf00      	nop
 8001624:	40020800 	.word	0x40020800
 8001628:	20000c18 	.word	0x20000c18

0800162c <HCSR04_Read_l>:

void HCSR04_Read_l (void)
{
 800162c:	b580      	push	{r7, lr}
 800162e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8001630:	2201      	movs	r2, #1
 8001632:	2120      	movs	r1, #32
 8001634:	480a      	ldr	r0, [pc, #40]	; (8001660 <HCSR04_Read_l+0x34>)
 8001636:	f006 fa8f 	bl	8007b58 <HAL_GPIO_WritePin>
	delay_l(10);
 800163a:	200a      	movs	r0, #10
 800163c:	f7ff ffbc 	bl	80015b8 <delay_l>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);  // pull the TRIG pin low
 8001640:	2200      	movs	r2, #0
 8001642:	2120      	movs	r1, #32
 8001644:	4806      	ldr	r0, [pc, #24]	; (8001660 <HCSR04_Read_l+0x34>)
 8001646:	f006 fa87 	bl	8007b58 <HAL_GPIO_WritePin>
	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC1);
 800164a:	4b06      	ldr	r3, [pc, #24]	; (8001664 <HCSR04_Read_l+0x38>)
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	68da      	ldr	r2, [r3, #12]
 8001650:	4b04      	ldr	r3, [pc, #16]	; (8001664 <HCSR04_Read_l+0x38>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f042 0202 	orr.w	r2, r2, #2
 8001658:	60da      	str	r2, [r3, #12]
}
 800165a:	bf00      	nop
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40020400 	.word	0x40020400
 8001664:	20000c60 	.word	0x20000c60

08001668 <complementary_r>:
  U_hat += + K*(U-H*U_hat);
  P = (1-K*H)*P+Q;
  return U_hat;
}

double complementary_r(double input_dist) {
 8001668:	b580      	push	{r7, lr}
 800166a:	b082      	sub	sp, #8
 800166c:	af00      	add	r7, sp, #0
 800166e:	ed87 0b00 	vstr	d0, [r7]
	static double readings_c[ARRAYNUM];      // the readings from the analog input
	static int idx = 0;              // the index of the current reading
	static double total_c = 0.0;                  // the running total

	// subtract the last reading:
	total_c = total_c - readings_c[idx];
 8001672:	4b25      	ldr	r3, [pc, #148]	; (8001708 <complementary_r+0xa0>)
 8001674:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001678:	4b24      	ldr	r3, [pc, #144]	; (800170c <complementary_r+0xa4>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a24      	ldr	r2, [pc, #144]	; (8001710 <complementary_r+0xa8>)
 800167e:	00db      	lsls	r3, r3, #3
 8001680:	4413      	add	r3, r2
 8001682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001686:	f7fe fdbf 	bl	8000208 <__aeabi_dsub>
 800168a:	4602      	mov	r2, r0
 800168c:	460b      	mov	r3, r1
 800168e:	491e      	ldr	r1, [pc, #120]	; (8001708 <complementary_r+0xa0>)
 8001690:	e9c1 2300 	strd	r2, r3, [r1]
	// read from the sensor:
	readings_c[idx] = input_dist;
 8001694:	4b1d      	ldr	r3, [pc, #116]	; (800170c <complementary_r+0xa4>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a1d      	ldr	r2, [pc, #116]	; (8001710 <complementary_r+0xa8>)
 800169a:	00db      	lsls	r3, r3, #3
 800169c:	18d1      	adds	r1, r2, r3
 800169e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80016a2:	e9c1 2300 	strd	r2, r3, [r1]
	// add the reading to the total:
	total_c = total_c + readings_c[idx];
 80016a6:	4b19      	ldr	r3, [pc, #100]	; (800170c <complementary_r+0xa4>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	4a19      	ldr	r2, [pc, #100]	; (8001710 <complementary_r+0xa8>)
 80016ac:	00db      	lsls	r3, r3, #3
 80016ae:	4413      	add	r3, r2
 80016b0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016b4:	4b14      	ldr	r3, [pc, #80]	; (8001708 <complementary_r+0xa0>)
 80016b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ba:	f7fe fda7 	bl	800020c <__adddf3>
 80016be:	4602      	mov	r2, r0
 80016c0:	460b      	mov	r3, r1
 80016c2:	4911      	ldr	r1, [pc, #68]	; (8001708 <complementary_r+0xa0>)
 80016c4:	e9c1 2300 	strd	r2, r3, [r1]
	// advance to the next position in the array:
	idx = idx + 1;
 80016c8:	4b10      	ldr	r3, [pc, #64]	; (800170c <complementary_r+0xa4>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	3301      	adds	r3, #1
 80016ce:	4a0f      	ldr	r2, [pc, #60]	; (800170c <complementary_r+0xa4>)
 80016d0:	6013      	str	r3, [r2, #0]

	// if we're at the end of the array...
	if (idx >= ARRAYNUM) {
 80016d2:	4b0e      	ldr	r3, [pc, #56]	; (800170c <complementary_r+0xa4>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2b02      	cmp	r3, #2
 80016d8:	dd02      	ble.n	80016e0 <complementary_r+0x78>
	 // ...wrap around to the beginning:
	 idx = 0;
 80016da:	4b0c      	ldr	r3, [pc, #48]	; (800170c <complementary_r+0xa4>)
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
	}
	// calculate the average:
	return total_c / ARRAYNUM;
 80016e0:	4b09      	ldr	r3, [pc, #36]	; (8001708 <complementary_r+0xa0>)
 80016e2:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	4b0a      	ldr	r3, [pc, #40]	; (8001714 <complementary_r+0xac>)
 80016ec:	f7ff f86e 	bl	80007cc <__aeabi_ddiv>
 80016f0:	4602      	mov	r2, r0
 80016f2:	460b      	mov	r3, r1
 80016f4:	ec43 2b17 	vmov	d7, r2, r3
}
 80016f8:	eeb0 0a47 	vmov.f32	s0, s14
 80016fc:	eef0 0a67 	vmov.f32	s1, s15
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	200013b8 	.word	0x200013b8
 800170c:	200013c0 	.word	0x200013c0
 8001710:	200013c8 	.word	0x200013c8
 8001714:	40080000 	.word	0x40080000

08001718 <complementary_l>:

double complementary_l(double input_dist) {
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	ed87 0b00 	vstr	d0, [r7]
	static double readings_c[ARRAYNUM];      // the readings from the analog input
	static int idx = 0;              // the index of the current reading
	static double total_c = 0.0;                  // the running total

	// subtract the last reading:
	total_c = total_c - readings_c[idx];
 8001722:	4b25      	ldr	r3, [pc, #148]	; (80017b8 <complementary_l+0xa0>)
 8001724:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001728:	4b24      	ldr	r3, [pc, #144]	; (80017bc <complementary_l+0xa4>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a24      	ldr	r2, [pc, #144]	; (80017c0 <complementary_l+0xa8>)
 800172e:	00db      	lsls	r3, r3, #3
 8001730:	4413      	add	r3, r2
 8001732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001736:	f7fe fd67 	bl	8000208 <__aeabi_dsub>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	491e      	ldr	r1, [pc, #120]	; (80017b8 <complementary_l+0xa0>)
 8001740:	e9c1 2300 	strd	r2, r3, [r1]
	// read from the sensor:
	readings_c[idx] = input_dist;
 8001744:	4b1d      	ldr	r3, [pc, #116]	; (80017bc <complementary_l+0xa4>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a1d      	ldr	r2, [pc, #116]	; (80017c0 <complementary_l+0xa8>)
 800174a:	00db      	lsls	r3, r3, #3
 800174c:	18d1      	adds	r1, r2, r3
 800174e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001752:	e9c1 2300 	strd	r2, r3, [r1]
	// add the reading to the total:
	total_c = total_c + readings_c[idx];
 8001756:	4b19      	ldr	r3, [pc, #100]	; (80017bc <complementary_l+0xa4>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4a19      	ldr	r2, [pc, #100]	; (80017c0 <complementary_l+0xa8>)
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	4413      	add	r3, r2
 8001760:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001764:	4b14      	ldr	r3, [pc, #80]	; (80017b8 <complementary_l+0xa0>)
 8001766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800176a:	f7fe fd4f 	bl	800020c <__adddf3>
 800176e:	4602      	mov	r2, r0
 8001770:	460b      	mov	r3, r1
 8001772:	4911      	ldr	r1, [pc, #68]	; (80017b8 <complementary_l+0xa0>)
 8001774:	e9c1 2300 	strd	r2, r3, [r1]
	// advance to the next position in the array:
	idx = idx + 1;
 8001778:	4b10      	ldr	r3, [pc, #64]	; (80017bc <complementary_l+0xa4>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	3301      	adds	r3, #1
 800177e:	4a0f      	ldr	r2, [pc, #60]	; (80017bc <complementary_l+0xa4>)
 8001780:	6013      	str	r3, [r2, #0]

	// if we're at the end of the array...
	if (idx >= ARRAYNUM) {
 8001782:	4b0e      	ldr	r3, [pc, #56]	; (80017bc <complementary_l+0xa4>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	2b02      	cmp	r3, #2
 8001788:	dd02      	ble.n	8001790 <complementary_l+0x78>
	 // ...wrap around to the beginning:
	 idx = 0;
 800178a:	4b0c      	ldr	r3, [pc, #48]	; (80017bc <complementary_l+0xa4>)
 800178c:	2200      	movs	r2, #0
 800178e:	601a      	str	r2, [r3, #0]
	}
	// calculate the average:
	return total_c / ARRAYNUM;
 8001790:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <complementary_l+0xa0>)
 8001792:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001796:	f04f 0200 	mov.w	r2, #0
 800179a:	4b0a      	ldr	r3, [pc, #40]	; (80017c4 <complementary_l+0xac>)
 800179c:	f7ff f816 	bl	80007cc <__aeabi_ddiv>
 80017a0:	4602      	mov	r2, r0
 80017a2:	460b      	mov	r3, r1
 80017a4:	ec43 2b17 	vmov	d7, r2, r3
}
 80017a8:	eeb0 0a47 	vmov.f32	s0, s14
 80017ac:	eef0 0a67 	vmov.f32	s1, s15
 80017b0:	3708      	adds	r7, #8
 80017b2:	46bd      	mov	sp, r7
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	200013e0 	.word	0x200013e0
 80017bc:	200013e8 	.word	0x200013e8
 80017c0:	200013f0 	.word	0x200013f0
 80017c4:	40080000 	.word	0x40080000

080017c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b088      	sub	sp, #32
 80017cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80017ce:	f004 fb0b 	bl	8005de8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80017d2:	f000 f89f 	bl	8001914 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80017d6:	f000 fc11 	bl	8001ffc <MX_GPIO_Init>
  MX_DMA_Init();
 80017da:	f000 fbd7 	bl	8001f8c <MX_DMA_Init>
  MX_ETH_Init();
 80017de:	f000 f963 	bl	8001aa8 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80017e2:	f000 fb51 	bl	8001e88 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80017e6:	f000 fba3 	bl	8001f30 <MX_USB_OTG_FS_PCD_Init>
  MX_USART6_UART_Init();
 80017ea:	f000 fb77 	bl	8001edc <MX_USART6_UART_Init>
  MX_ADC1_Init();
 80017ee:	f000 f8fb 	bl	80019e8 <MX_ADC1_Init>
  MX_I2C1_Init();
 80017f2:	f000 f9a7 	bl	8001b44 <MX_I2C1_Init>
  MX_TIM3_Init();
 80017f6:	f000 fa67 	bl	8001cc8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80017fa:	f000 fad5 	bl	8001da8 <MX_TIM4_Init>
  MX_TIM1_Init();
 80017fe:	f000 f9e1 	bl	8001bc4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001802:	2100      	movs	r1, #0
 8001804:	483c      	ldr	r0, [pc, #240]	; (80018f8 <main+0x130>)
 8001806:	f007 fcdf 	bl	80091c8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 800180a:	2100      	movs	r1, #0
 800180c:	483b      	ldr	r0, [pc, #236]	; (80018fc <main+0x134>)
 800180e:	f007 fcdb 	bl	80091c8 <HAL_TIM_IC_Start_IT>

  HAL_ADC_Start_DMA(&hadc1, XY, 2);
 8001812:	2202      	movs	r2, #2
 8001814:	493a      	ldr	r1, [pc, #232]	; (8001900 <main+0x138>)
 8001816:	483b      	ldr	r0, [pc, #236]	; (8001904 <main+0x13c>)
 8001818:	f004 fbc0 	bl	8005f9c <HAL_ADC_Start_DMA>
  uint32_t start_tick = HAL_GetTick();
 800181c:	f004 fb4a 	bl	8005eb4 <HAL_GetTick>
 8001820:	61f8      	str	r0, [r7, #28]
  init_neopixel(WS2812);
 8001822:	2001      	movs	r0, #1
 8001824:	f003 ff9e 	bl	8005764 <init_neopixel>
  all_black_render();
 8001828:	f003 ffbe 	bl	80057a8 <all_black_render>
  setup();
 800182c:	f002 faba 	bl	8003da4 <setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  double r_sonar = 0.0;
 8001830:	f04f 0200 	mov.w	r2, #0
 8001834:	f04f 0300 	mov.w	r3, #0
 8001838:	e9c7 2304 	strd	r2, r3, [r7, #16]
	  double l_sonar = 0.0;
 800183c:	f04f 0200 	mov.w	r2, #0
 8001840:	f04f 0300 	mov.w	r3, #0
 8001844:	e9c7 2302 	strd	r2, r3, [r7, #8]
	  if (USE_SONAR) {
 8001848:	2300      	movs	r3, #0
 800184a:	2b00      	cmp	r3, #0
 800184c:	d023      	beq.n	8001896 <main+0xce>
		  if(HAL_GetTick() - start_tick >= 100) {
 800184e:	f004 fb31 	bl	8005eb4 <HAL_GetTick>
 8001852:	4602      	mov	r2, r0
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	2b63      	cmp	r3, #99	; 0x63
 800185a:	d91c      	bls.n	8001896 <main+0xce>
			  HCSR04_Read_r();
 800185c:	f7ff fec6 	bl	80015ec <HCSR04_Read_r>
			  HCSR04_Read_l();
 8001860:	f7ff fee4 	bl	800162c <HCSR04_Read_l>

		  // for Kalmanfilter
//		  kaldist_c1 = kalman(Distance_c1);
//		  kaldist_c3 = kalman(Distance_c3);

		  	  r_sonar = complementary_r(Distance_c1);
 8001864:	4b28      	ldr	r3, [pc, #160]	; (8001908 <main+0x140>)
 8001866:	ed93 7b00 	vldr	d7, [r3]
 800186a:	eeb0 0a47 	vmov.f32	s0, s14
 800186e:	eef0 0a67 	vmov.f32	s1, s15
 8001872:	f7ff fef9 	bl	8001668 <complementary_r>
 8001876:	ed87 0b04 	vstr	d0, [r7, #16]
		  	  l_sonar = complementary_l(Distance_c3);
 800187a:	4b24      	ldr	r3, [pc, #144]	; (800190c <main+0x144>)
 800187c:	ed93 7b00 	vldr	d7, [r3]
 8001880:	eeb0 0a47 	vmov.f32	s0, s14
 8001884:	eef0 0a67 	vmov.f32	s1, s15
 8001888:	f7ff ff46 	bl	8001718 <complementary_l>
 800188c:	ed87 0b02 	vstr	d0, [r7, #8]

		  	  start_tick = HAL_GetTick();
 8001890:	f004 fb10 	bl	8005eb4 <HAL_GetTick>
 8001894:	61f8      	str	r0, [r7, #28]
	  	  }
	  }

	  // send it to the computer as ASCII digits
	  //render_raising_mode(215,125,123,5);
	  uint8_t led_mode = loop(XY[0], XY[1], r_sonar, l_sonar);
 8001896:	4b1a      	ldr	r3, [pc, #104]	; (8001900 <main+0x138>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4a19      	ldr	r2, [pc, #100]	; (8001900 <main+0x138>)
 800189c:	6852      	ldr	r2, [r2, #4]
 800189e:	ed97 1b02 	vldr	d1, [r7, #8]
 80018a2:	ed97 0b04 	vldr	d0, [r7, #16]
 80018a6:	4611      	mov	r1, r2
 80018a8:	4618      	mov	r0, r3
 80018aa:	f002 fb05 	bl	8003eb8 <loop>
 80018ae:	4603      	mov	r3, r0
 80018b0:	71fb      	strb	r3, [r7, #7]


	  if(mode==HALT)
 80018b2:	4b17      	ldr	r3, [pc, #92]	; (8001910 <main+0x148>)
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d1ba      	bne.n	8001830 <main+0x68>
	  {
		  if (led_mode == 0) render_breath_mode(0, 254, 50, 3); //RGB
 80018ba:	79fb      	ldrb	r3, [r7, #7]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d106      	bne.n	80018ce <main+0x106>
 80018c0:	2303      	movs	r3, #3
 80018c2:	2232      	movs	r2, #50	; 0x32
 80018c4:	21fe      	movs	r1, #254	; 0xfe
 80018c6:	2000      	movs	r0, #0
 80018c8:	f003 ff9e 	bl	8005808 <render_breath_mode>
 80018cc:	e7b0      	b.n	8001830 <main+0x68>
		  else if (led_mode == 1) render_breath_mode(254,0,0,0); //RGB
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	2b01      	cmp	r3, #1
 80018d2:	d106      	bne.n	80018e2 <main+0x11a>
 80018d4:	2300      	movs	r3, #0
 80018d6:	2200      	movs	r2, #0
 80018d8:	2100      	movs	r1, #0
 80018da:	20fe      	movs	r0, #254	; 0xfe
 80018dc:	f003 ff94 	bl	8005808 <render_breath_mode>
 80018e0:	e7a6      	b.n	8001830 <main+0x68>
		  else if (led_mode == 2) render_breath_mode(0,0,254,1); //RGB
 80018e2:	79fb      	ldrb	r3, [r7, #7]
 80018e4:	2b02      	cmp	r3, #2
 80018e6:	d1a3      	bne.n	8001830 <main+0x68>
 80018e8:	2301      	movs	r3, #1
 80018ea:	22fe      	movs	r2, #254	; 0xfe
 80018ec:	2100      	movs	r1, #0
 80018ee:	2000      	movs	r0, #0
 80018f0:	f003 ff8a 	bl	8005808 <render_breath_mode>
  {
 80018f4:	e79c      	b.n	8001830 <main+0x68>
 80018f6:	bf00      	nop
 80018f8:	20000c18 	.word	0x20000c18
 80018fc:	20000c60 	.word	0x20000c60
 8001900:	2000135c 	.word	0x2000135c
 8001904:	20000a24 	.word	0x20000a24
 8001908:	20001388 	.word	0x20001388
 800190c:	200013b0 	.word	0x200013b0
 8001910:	20001ea5 	.word	0x20001ea5

08001914 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b094      	sub	sp, #80	; 0x50
 8001918:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800191a:	f107 0320 	add.w	r3, r7, #32
 800191e:	2230      	movs	r2, #48	; 0x30
 8001920:	2100      	movs	r1, #0
 8001922:	4618      	mov	r0, r3
 8001924:	f00b f990 	bl	800cc48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001928:	f107 030c 	add.w	r3, r7, #12
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
 8001930:	605a      	str	r2, [r3, #4]
 8001932:	609a      	str	r2, [r3, #8]
 8001934:	60da      	str	r2, [r3, #12]
 8001936:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001938:	2300      	movs	r3, #0
 800193a:	60bb      	str	r3, [r7, #8]
 800193c:	4b28      	ldr	r3, [pc, #160]	; (80019e0 <SystemClock_Config+0xcc>)
 800193e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001940:	4a27      	ldr	r2, [pc, #156]	; (80019e0 <SystemClock_Config+0xcc>)
 8001942:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001946:	6413      	str	r3, [r2, #64]	; 0x40
 8001948:	4b25      	ldr	r3, [pc, #148]	; (80019e0 <SystemClock_Config+0xcc>)
 800194a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800194c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001950:	60bb      	str	r3, [r7, #8]
 8001952:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001954:	2300      	movs	r3, #0
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	4b22      	ldr	r3, [pc, #136]	; (80019e4 <SystemClock_Config+0xd0>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4a21      	ldr	r2, [pc, #132]	; (80019e4 <SystemClock_Config+0xd0>)
 800195e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001962:	6013      	str	r3, [r2, #0]
 8001964:	4b1f      	ldr	r3, [pc, #124]	; (80019e4 <SystemClock_Config+0xd0>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001970:	2301      	movs	r3, #1
 8001972:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001974:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8001978:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800197a:	2302      	movs	r3, #2
 800197c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800197e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001982:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001984:	2304      	movs	r3, #4
 8001986:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001988:	23a8      	movs	r3, #168	; 0xa8
 800198a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800198c:	2302      	movs	r3, #2
 800198e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001990:	2307      	movs	r3, #7
 8001992:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001994:	f107 0320 	add.w	r3, r7, #32
 8001998:	4618      	mov	r0, r3
 800199a:	f006 fbeb 	bl	8008174 <HAL_RCC_OscConfig>
 800199e:	4603      	mov	r3, r0
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d001      	beq.n	80019a8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80019a4:	f000 fc28 	bl	80021f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019a8:	230f      	movs	r3, #15
 80019aa:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019ac:	2302      	movs	r3, #2
 80019ae:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019b0:	2300      	movs	r3, #0
 80019b2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80019b4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019b8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80019ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80019be:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	2105      	movs	r1, #5
 80019c6:	4618      	mov	r0, r3
 80019c8:	f006 fe4c 	bl	8008664 <HAL_RCC_ClockConfig>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d001      	beq.n	80019d6 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80019d2:	f000 fc11 	bl	80021f8 <Error_Handler>
  }
}
 80019d6:	bf00      	nop
 80019d8:	3750      	adds	r7, #80	; 0x50
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	40023800 	.word	0x40023800
 80019e4:	40007000 	.word	0x40007000

080019e8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80019ee:	463b      	mov	r3, r7
 80019f0:	2200      	movs	r2, #0
 80019f2:	601a      	str	r2, [r3, #0]
 80019f4:	605a      	str	r2, [r3, #4]
 80019f6:	609a      	str	r2, [r3, #8]
 80019f8:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80019fa:	4b28      	ldr	r3, [pc, #160]	; (8001a9c <MX_ADC1_Init+0xb4>)
 80019fc:	4a28      	ldr	r2, [pc, #160]	; (8001aa0 <MX_ADC1_Init+0xb8>)
 80019fe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001a00:	4b26      	ldr	r3, [pc, #152]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001a06:	4b25      	ldr	r3, [pc, #148]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001a0c:	4b23      	ldr	r3, [pc, #140]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a0e:	2201      	movs	r2, #1
 8001a10:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001a12:	4b22      	ldr	r3, [pc, #136]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a14:	2201      	movs	r2, #1
 8001a16:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a18:	4b20      	ldr	r3, [pc, #128]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001a20:	4b1e      	ldr	r3, [pc, #120]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a26:	4b1d      	ldr	r3, [pc, #116]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a28:	4a1e      	ldr	r2, [pc, #120]	; (8001aa4 <MX_ADC1_Init+0xbc>)
 8001a2a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a2c:	4b1b      	ldr	r3, [pc, #108]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001a32:	4b1a      	ldr	r3, [pc, #104]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a34:	2202      	movs	r2, #2
 8001a36:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001a38:	4b18      	ldr	r3, [pc, #96]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001a40:	4b16      	ldr	r3, [pc, #88]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a42:	2201      	movs	r2, #1
 8001a44:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a46:	4815      	ldr	r0, [pc, #84]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a48:	f004 fa64 	bl	8005f14 <HAL_ADC_Init>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001a52:	f000 fbd1 	bl	80021f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001a56:	2304      	movs	r3, #4
 8001a58:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8001a5e:	2304      	movs	r3, #4
 8001a60:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a62:	463b      	mov	r3, r7
 8001a64:	4619      	mov	r1, r3
 8001a66:	480d      	ldr	r0, [pc, #52]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a68:	f004 fbc6 	bl	80061f8 <HAL_ADC_ConfigChannel>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001a72:	f000 fbc1 	bl	80021f8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001a76:	2305      	movs	r3, #5
 8001a78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001a7a:	2302      	movs	r3, #2
 8001a7c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a7e:	463b      	mov	r3, r7
 8001a80:	4619      	mov	r1, r3
 8001a82:	4806      	ldr	r0, [pc, #24]	; (8001a9c <MX_ADC1_Init+0xb4>)
 8001a84:	f004 fbb8 	bl	80061f8 <HAL_ADC_ConfigChannel>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001a8e:	f000 fbb3 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a92:	bf00      	nop
 8001a94:	3710      	adds	r7, #16
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000a24 	.word	0x20000a24
 8001aa0:	40012000 	.word	0x40012000
 8001aa4:	0f000001 	.word	0x0f000001

08001aa8 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8001aac:	4b1f      	ldr	r3, [pc, #124]	; (8001b2c <MX_ETH_Init+0x84>)
 8001aae:	4a20      	ldr	r2, [pc, #128]	; (8001b30 <MX_ETH_Init+0x88>)
 8001ab0:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8001ab2:	4b20      	ldr	r3, [pc, #128]	; (8001b34 <MX_ETH_Init+0x8c>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8001ab8:	4b1e      	ldr	r3, [pc, #120]	; (8001b34 <MX_ETH_Init+0x8c>)
 8001aba:	2280      	movs	r2, #128	; 0x80
 8001abc:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8001abe:	4b1d      	ldr	r3, [pc, #116]	; (8001b34 <MX_ETH_Init+0x8c>)
 8001ac0:	22e1      	movs	r2, #225	; 0xe1
 8001ac2:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8001ac4:	4b1b      	ldr	r3, [pc, #108]	; (8001b34 <MX_ETH_Init+0x8c>)
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8001aca:	4b1a      	ldr	r3, [pc, #104]	; (8001b34 <MX_ETH_Init+0x8c>)
 8001acc:	2200      	movs	r2, #0
 8001ace:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8001ad0:	4b18      	ldr	r3, [pc, #96]	; (8001b34 <MX_ETH_Init+0x8c>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8001ad6:	4b15      	ldr	r3, [pc, #84]	; (8001b2c <MX_ETH_Init+0x84>)
 8001ad8:	4a16      	ldr	r2, [pc, #88]	; (8001b34 <MX_ETH_Init+0x8c>)
 8001ada:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8001adc:	4b13      	ldr	r3, [pc, #76]	; (8001b2c <MX_ETH_Init+0x84>)
 8001ade:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001ae2:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8001ae4:	4b11      	ldr	r3, [pc, #68]	; (8001b2c <MX_ETH_Init+0x84>)
 8001ae6:	4a14      	ldr	r2, [pc, #80]	; (8001b38 <MX_ETH_Init+0x90>)
 8001ae8:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8001aea:	4b10      	ldr	r3, [pc, #64]	; (8001b2c <MX_ETH_Init+0x84>)
 8001aec:	4a13      	ldr	r2, [pc, #76]	; (8001b3c <MX_ETH_Init+0x94>)
 8001aee:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8001af0:	4b0e      	ldr	r3, [pc, #56]	; (8001b2c <MX_ETH_Init+0x84>)
 8001af2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 8001af6:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001af8:	480c      	ldr	r0, [pc, #48]	; (8001b2c <MX_ETH_Init+0x84>)
 8001afa:	f005 fb41 	bl	8007180 <HAL_ETH_Init>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8001b04:	f000 fb78 	bl	80021f8 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001b08:	2238      	movs	r2, #56	; 0x38
 8001b0a:	2100      	movs	r1, #0
 8001b0c:	480c      	ldr	r0, [pc, #48]	; (8001b40 <MX_ETH_Init+0x98>)
 8001b0e:	f00b f89b 	bl	800cc48 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8001b12:	4b0b      	ldr	r3, [pc, #44]	; (8001b40 <MX_ETH_Init+0x98>)
 8001b14:	2221      	movs	r2, #33	; 0x21
 8001b16:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001b18:	4b09      	ldr	r3, [pc, #36]	; (8001b40 <MX_ETH_Init+0x98>)
 8001b1a:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001b1e:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001b20:	4b07      	ldr	r3, [pc, #28]	; (8001b40 <MX_ETH_Init+0x98>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8001b26:	bf00      	nop
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	bf00      	nop
 8001b2c:	20000acc 	.word	0x20000acc
 8001b30:	40028000 	.word	0x40028000
 8001b34:	20001408 	.word	0x20001408
 8001b38:	20000984 	.word	0x20000984
 8001b3c:	200008e4 	.word	0x200008e4
 8001b40:	200008ac 	.word	0x200008ac

08001b44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b48:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b4a:	4a1c      	ldr	r2, [pc, #112]	; (8001bbc <MX_I2C1_Init+0x78>)
 8001b4c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001b4e:	4b1a      	ldr	r3, [pc, #104]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b50:	4a1b      	ldr	r2, [pc, #108]	; (8001bc0 <MX_I2C1_Init+0x7c>)
 8001b52:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b54:	4b18      	ldr	r3, [pc, #96]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b5a:	4b17      	ldr	r3, [pc, #92]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b60:	4b15      	ldr	r3, [pc, #84]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001b66:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b68:	4b13      	ldr	r3, [pc, #76]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b6e:	4b12      	ldr	r3, [pc, #72]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b74:	4b10      	ldr	r3, [pc, #64]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b7a:	4b0f      	ldr	r3, [pc, #60]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b80:	480d      	ldr	r0, [pc, #52]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b82:	f006 f81b 	bl	8007bbc <HAL_I2C_Init>
 8001b86:	4603      	mov	r3, r0
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d001      	beq.n	8001b90 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b8c:	f000 fb34 	bl	80021f8 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001b90:	2100      	movs	r1, #0
 8001b92:	4809      	ldr	r0, [pc, #36]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001b94:	f006 f956 	bl	8007e44 <HAL_I2CEx_ConfigAnalogFilter>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d001      	beq.n	8001ba2 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001b9e:	f000 fb2b 	bl	80021f8 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001ba2:	2100      	movs	r1, #0
 8001ba4:	4804      	ldr	r0, [pc, #16]	; (8001bb8 <MX_I2C1_Init+0x74>)
 8001ba6:	f006 f989 	bl	8007ebc <HAL_I2CEx_ConfigDigitalFilter>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001bb0:	f000 fb22 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001bb4:	bf00      	nop
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	20000b7c 	.word	0x20000b7c
 8001bbc:	40005400 	.word	0x40005400
 8001bc0:	00061a80 	.word	0x00061a80

08001bc4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b092      	sub	sp, #72	; 0x48
 8001bc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bca:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001bce:	2200      	movs	r2, #0
 8001bd0:	601a      	str	r2, [r3, #0]
 8001bd2:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bd4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]
 8001bdc:	605a      	str	r2, [r3, #4]
 8001bde:	609a      	str	r2, [r3, #8]
 8001be0:	60da      	str	r2, [r3, #12]
 8001be2:	611a      	str	r2, [r3, #16]
 8001be4:	615a      	str	r2, [r3, #20]
 8001be6:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001be8:	1d3b      	adds	r3, r7, #4
 8001bea:	2220      	movs	r2, #32
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f00b f82a 	bl	800cc48 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bf4:	4b32      	ldr	r3, [pc, #200]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001bf6:	4a33      	ldr	r2, [pc, #204]	; (8001cc4 <MX_TIM1_Init+0x100>)
 8001bf8:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001bfa:	4b31      	ldr	r3, [pc, #196]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c00:	4b2f      	ldr	r3, [pc, #188]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001c02:	2200      	movs	r2, #0
 8001c04:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 106-1;
 8001c06:	4b2e      	ldr	r3, [pc, #184]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001c08:	2269      	movs	r2, #105	; 0x69
 8001c0a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c0c:	4b2c      	ldr	r3, [pc, #176]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c12:	4b2b      	ldr	r3, [pc, #172]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c18:	4b29      	ldr	r3, [pc, #164]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c1e:	4828      	ldr	r0, [pc, #160]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001c20:	f006 ff8f 	bl	8008b42 <HAL_TIM_PWM_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 8001c2a:	f000 fae5 	bl	80021f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c32:	2300      	movs	r3, #0
 8001c34:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c36:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4820      	ldr	r0, [pc, #128]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001c3e:	f008 fc91 	bl	800a564 <HAL_TIMEx_MasterConfigSynchronization>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 8001c48:	f000 fad6 	bl	80021f8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c4c:	2360      	movs	r3, #96	; 0x60
 8001c4e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8001c50:	2300      	movs	r3, #0
 8001c52:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c54:	2300      	movs	r3, #0
 8001c56:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c60:	2300      	movs	r3, #0
 8001c62:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c64:	2300      	movs	r3, #0
 8001c66:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c68:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4813      	ldr	r0, [pc, #76]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001c72:	f007 fd75 	bl	8009760 <HAL_TIM_PWM_ConfigChannel>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8001c7c:	f000 fabc 	bl	80021f8 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c80:	2300      	movs	r3, #0
 8001c82:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c84:	2300      	movs	r3, #0
 8001c86:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c90:	2300      	movs	r3, #0
 8001c92:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c98:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c9e:	1d3b      	adds	r3, r7, #4
 8001ca0:	4619      	mov	r1, r3
 8001ca2:	4807      	ldr	r0, [pc, #28]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001ca4:	f008 fcda 	bl	800a65c <HAL_TIMEx_ConfigBreakDeadTime>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d001      	beq.n	8001cb2 <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 8001cae:	f000 faa3 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001cb2:	4803      	ldr	r0, [pc, #12]	; (8001cc0 <MX_TIM1_Init+0xfc>)
 8001cb4:	f003 faf4 	bl	80052a0 <HAL_TIM_MspPostInit>

}
 8001cb8:	bf00      	nop
 8001cba:	3748      	adds	r7, #72	; 0x48
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	20000bd0 	.word	0x20000bd0
 8001cc4:	40010000 	.word	0x40010000

08001cc8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b08a      	sub	sp, #40	; 0x28
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cce:	f107 0318 	add.w	r3, r7, #24
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]
 8001cda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cdc:	f107 0310 	add.w	r3, r7, #16
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001ce6:	463b      	mov	r3, r7
 8001ce8:	2200      	movs	r2, #0
 8001cea:	601a      	str	r2, [r3, #0]
 8001cec:	605a      	str	r2, [r3, #4]
 8001cee:	609a      	str	r2, [r3, #8]
 8001cf0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001cf2:	4b2b      	ldr	r3, [pc, #172]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001cf4:	4a2b      	ldr	r2, [pc, #172]	; (8001da4 <MX_TIM3_Init+0xdc>)
 8001cf6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001cf8:	4b29      	ldr	r3, [pc, #164]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001cfa:	2253      	movs	r2, #83	; 0x53
 8001cfc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cfe:	4b28      	ldr	r3, [pc, #160]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001d04:	4b26      	ldr	r3, [pc, #152]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001d06:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001d0a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d0c:	4b24      	ldr	r3, [pc, #144]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d12:	4b23      	ldr	r3, [pc, #140]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001d14:	2200      	movs	r2, #0
 8001d16:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001d18:	4821      	ldr	r0, [pc, #132]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001d1a:	f006 fec3 	bl	8008aa4 <HAL_TIM_Base_Init>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001d24:	f000 fa68 	bl	80021f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d2c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001d2e:	f107 0318 	add.w	r3, r7, #24
 8001d32:	4619      	mov	r1, r3
 8001d34:	481a      	ldr	r0, [pc, #104]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001d36:	f007 fdd5 	bl	80098e4 <HAL_TIM_ConfigClockSource>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001d40:	f000 fa5a 	bl	80021f8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001d44:	4816      	ldr	r0, [pc, #88]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001d46:	f007 f9e5 	bl	8009114 <HAL_TIM_IC_Init>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d001      	beq.n	8001d54 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001d50:	f000 fa52 	bl	80021f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d54:	2300      	movs	r3, #0
 8001d56:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001d5c:	f107 0310 	add.w	r3, r7, #16
 8001d60:	4619      	mov	r1, r3
 8001d62:	480f      	ldr	r0, [pc, #60]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001d64:	f008 fbfe 	bl	800a564 <HAL_TIMEx_MasterConfigSynchronization>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001d6e:	f000 fa43 	bl	80021f8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d72:	2300      	movs	r3, #0
 8001d74:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d76:	2301      	movs	r3, #1
 8001d78:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d82:	463b      	mov	r3, r7
 8001d84:	2200      	movs	r2, #0
 8001d86:	4619      	mov	r1, r3
 8001d88:	4805      	ldr	r0, [pc, #20]	; (8001da0 <MX_TIM3_Init+0xd8>)
 8001d8a:	f007 fc4d 	bl	8009628 <HAL_TIM_IC_ConfigChannel>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001d94:	f000 fa30 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001d98:	bf00      	nop
 8001d9a:	3728      	adds	r7, #40	; 0x28
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bd80      	pop	{r7, pc}
 8001da0:	20000c18 	.word	0x20000c18
 8001da4:	40000400 	.word	0x40000400

08001da8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b08a      	sub	sp, #40	; 0x28
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dae:	f107 0318 	add.w	r3, r7, #24
 8001db2:	2200      	movs	r2, #0
 8001db4:	601a      	str	r2, [r3, #0]
 8001db6:	605a      	str	r2, [r3, #4]
 8001db8:	609a      	str	r2, [r3, #8]
 8001dba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dbc:	f107 0310 	add.w	r3, r7, #16
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001dc6:	463b      	mov	r3, r7
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001dd2:	4b2b      	ldr	r3, [pc, #172]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001dd4:	4a2b      	ldr	r2, [pc, #172]	; (8001e84 <MX_TIM4_Init+0xdc>)
 8001dd6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 84-1;
 8001dd8:	4b29      	ldr	r3, [pc, #164]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001dda:	2253      	movs	r2, #83	; 0x53
 8001ddc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dde:	4b28      	ldr	r3, [pc, #160]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001de4:	4b26      	ldr	r3, [pc, #152]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001de6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001dea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dec:	4b24      	ldr	r3, [pc, #144]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001df2:	4b23      	ldr	r3, [pc, #140]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001df8:	4821      	ldr	r0, [pc, #132]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001dfa:	f006 fe53 	bl	8008aa4 <HAL_TIM_Base_Init>
 8001dfe:	4603      	mov	r3, r0
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d001      	beq.n	8001e08 <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8001e04:	f000 f9f8 	bl	80021f8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e0c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001e0e:	f107 0318 	add.w	r3, r7, #24
 8001e12:	4619      	mov	r1, r3
 8001e14:	481a      	ldr	r0, [pc, #104]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001e16:	f007 fd65 	bl	80098e4 <HAL_TIM_ConfigClockSource>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d001      	beq.n	8001e24 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001e20:	f000 f9ea 	bl	80021f8 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8001e24:	4816      	ldr	r0, [pc, #88]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001e26:	f007 f975 	bl	8009114 <HAL_TIM_IC_Init>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d001      	beq.n	8001e34 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001e30:	f000 f9e2 	bl	80021f8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e34:	2300      	movs	r3, #0
 8001e36:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001e3c:	f107 0310 	add.w	r3, r7, #16
 8001e40:	4619      	mov	r1, r3
 8001e42:	480f      	ldr	r0, [pc, #60]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001e44:	f008 fb8e 	bl	800a564 <HAL_TIMEx_MasterConfigSynchronization>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 8001e4e:	f000 f9d3 	bl	80021f8 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001e52:	2300      	movs	r3, #0
 8001e54:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001e56:	2301      	movs	r3, #1
 8001e58:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001e62:	463b      	mov	r3, r7
 8001e64:	2200      	movs	r2, #0
 8001e66:	4619      	mov	r1, r3
 8001e68:	4805      	ldr	r0, [pc, #20]	; (8001e80 <MX_TIM4_Init+0xd8>)
 8001e6a:	f007 fbdd 	bl	8009628 <HAL_TIM_IC_ConfigChannel>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 8001e74:	f000 f9c0 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001e78:	bf00      	nop
 8001e7a:	3728      	adds	r7, #40	; 0x28
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000c60 	.word	0x20000c60
 8001e84:	40000800 	.word	0x40000800

08001e88 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e8c:	4b11      	ldr	r3, [pc, #68]	; (8001ed4 <MX_USART3_UART_Init+0x4c>)
 8001e8e:	4a12      	ldr	r2, [pc, #72]	; (8001ed8 <MX_USART3_UART_Init+0x50>)
 8001e90:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 57600;
 8001e92:	4b10      	ldr	r3, [pc, #64]	; (8001ed4 <MX_USART3_UART_Init+0x4c>)
 8001e94:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001e98:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e9a:	4b0e      	ldr	r3, [pc, #56]	; (8001ed4 <MX_USART3_UART_Init+0x4c>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001ea0:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <MX_USART3_UART_Init+0x4c>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001ea6:	4b0b      	ldr	r3, [pc, #44]	; (8001ed4 <MX_USART3_UART_Init+0x4c>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001eac:	4b09      	ldr	r3, [pc, #36]	; (8001ed4 <MX_USART3_UART_Init+0x4c>)
 8001eae:	220c      	movs	r2, #12
 8001eb0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001eb2:	4b08      	ldr	r3, [pc, #32]	; (8001ed4 <MX_USART3_UART_Init+0x4c>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001eb8:	4b06      	ldr	r3, [pc, #24]	; (8001ed4 <MX_USART3_UART_Init+0x4c>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ebe:	4805      	ldr	r0, [pc, #20]	; (8001ed4 <MX_USART3_UART_Init+0x4c>)
 8001ec0:	f008 fc32 	bl	800a728 <HAL_UART_Init>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001eca:	f000 f995 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000d08 	.word	0x20000d08
 8001ed8:	40004800 	.word	0x40004800

08001edc <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001ee0:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <MX_USART6_UART_Init+0x4c>)
 8001ee2:	4a12      	ldr	r2, [pc, #72]	; (8001f2c <MX_USART6_UART_Init+0x50>)
 8001ee4:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 57600;
 8001ee6:	4b10      	ldr	r3, [pc, #64]	; (8001f28 <MX_USART6_UART_Init+0x4c>)
 8001ee8:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8001eec:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001eee:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <MX_USART6_UART_Init+0x4c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	; (8001f28 <MX_USART6_UART_Init+0x4c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001efa:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <MX_USART6_UART_Init+0x4c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001f00:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <MX_USART6_UART_Init+0x4c>)
 8001f02:	220c      	movs	r2, #12
 8001f04:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f06:	4b08      	ldr	r3, [pc, #32]	; (8001f28 <MX_USART6_UART_Init+0x4c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f0c:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <MX_USART6_UART_Init+0x4c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001f12:	4805      	ldr	r0, [pc, #20]	; (8001f28 <MX_USART6_UART_Init+0x4c>)
 8001f14:	f008 fc08 	bl	800a728 <HAL_UART_Init>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001f1e:	f000 f96b 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	20000d4c 	.word	0x20000d4c
 8001f2c:	40011400 	.word	0x40011400

08001f30 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001f34:	4b14      	ldr	r3, [pc, #80]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f36:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001f3a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001f3c:	4b12      	ldr	r3, [pc, #72]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f3e:	2204      	movs	r2, #4
 8001f40:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001f42:	4b11      	ldr	r3, [pc, #68]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f44:	2202      	movs	r2, #2
 8001f46:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001f48:	4b0f      	ldr	r3, [pc, #60]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001f4e:	4b0e      	ldr	r3, [pc, #56]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f50:	2202      	movs	r2, #2
 8001f52:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001f54:	4b0c      	ldr	r3, [pc, #48]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001f5a:	4b0b      	ldr	r3, [pc, #44]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001f60:	4b09      	ldr	r3, [pc, #36]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f62:	2200      	movs	r2, #0
 8001f64:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001f66:	4b08      	ldr	r3, [pc, #32]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f68:	2201      	movs	r2, #1
 8001f6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001f6c:	4b06      	ldr	r3, [pc, #24]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001f72:	4805      	ldr	r0, [pc, #20]	; (8001f88 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001f74:	f005 ffe1 	bl	8007f3a <HAL_PCD_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001f7e:	f000 f93b 	bl	80021f8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001f82:	bf00      	nop
 8001f84:	bd80      	pop	{r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000e50 	.word	0x20000e50

08001f8c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b082      	sub	sp, #8
 8001f90:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	607b      	str	r3, [r7, #4]
 8001f96:	4b18      	ldr	r3, [pc, #96]	; (8001ff8 <MX_DMA_Init+0x6c>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a17      	ldr	r2, [pc, #92]	; (8001ff8 <MX_DMA_Init+0x6c>)
 8001f9c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b15      	ldr	r3, [pc, #84]	; (8001ff8 <MX_DMA_Init+0x6c>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001faa:	607b      	str	r3, [r7, #4]
 8001fac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	2039      	movs	r0, #57	; 0x39
 8001fb4:	f004 fcab 	bl	800690e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 8001fb8:	2039      	movs	r0, #57	; 0x39
 8001fba:	f004 fcc4 	bl	8006946 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2100      	movs	r1, #0
 8001fc2:	203b      	movs	r0, #59	; 0x3b
 8001fc4:	f004 fca3 	bl	800690e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001fc8:	203b      	movs	r0, #59	; 0x3b
 8001fca:	f004 fcbc 	bl	8006946 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	203c      	movs	r0, #60	; 0x3c
 8001fd4:	f004 fc9b 	bl	800690e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 8001fd8:	203c      	movs	r0, #60	; 0x3c
 8001fda:	f004 fcb4 	bl	8006946 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2100      	movs	r1, #0
 8001fe2:	2045      	movs	r0, #69	; 0x45
 8001fe4:	f004 fc93 	bl	800690e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001fe8:	2045      	movs	r0, #69	; 0x45
 8001fea:	f004 fcac 	bl	8006946 <HAL_NVIC_EnableIRQ>

}
 8001fee:	bf00      	nop
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	40023800 	.word	0x40023800

08001ffc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08c      	sub	sp, #48	; 0x30
 8002000:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002002:	f107 031c 	add.w	r3, r7, #28
 8002006:	2200      	movs	r2, #0
 8002008:	601a      	str	r2, [r3, #0]
 800200a:	605a      	str	r2, [r3, #4]
 800200c:	609a      	str	r2, [r3, #8]
 800200e:	60da      	str	r2, [r3, #12]
 8002010:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002012:	2300      	movs	r3, #0
 8002014:	61bb      	str	r3, [r7, #24]
 8002016:	4b72      	ldr	r3, [pc, #456]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201a:	4a71      	ldr	r2, [pc, #452]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 800201c:	f043 0304 	orr.w	r3, r3, #4
 8002020:	6313      	str	r3, [r2, #48]	; 0x30
 8002022:	4b6f      	ldr	r3, [pc, #444]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002026:	f003 0304 	and.w	r3, r3, #4
 800202a:	61bb      	str	r3, [r7, #24]
 800202c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800202e:	2300      	movs	r3, #0
 8002030:	617b      	str	r3, [r7, #20]
 8002032:	4b6b      	ldr	r3, [pc, #428]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	4a6a      	ldr	r2, [pc, #424]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002038:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800203c:	6313      	str	r3, [r2, #48]	; 0x30
 800203e:	4b68      	ldr	r3, [pc, #416]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002040:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002042:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800204a:	2300      	movs	r3, #0
 800204c:	613b      	str	r3, [r7, #16]
 800204e:	4b64      	ldr	r3, [pc, #400]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002052:	4a63      	ldr	r2, [pc, #396]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002054:	f043 0301 	orr.w	r3, r3, #1
 8002058:	6313      	str	r3, [r2, #48]	; 0x30
 800205a:	4b61      	ldr	r3, [pc, #388]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	f003 0301 	and.w	r3, r3, #1
 8002062:	613b      	str	r3, [r7, #16]
 8002064:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002066:	2300      	movs	r3, #0
 8002068:	60fb      	str	r3, [r7, #12]
 800206a:	4b5d      	ldr	r3, [pc, #372]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 800206c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206e:	4a5c      	ldr	r2, [pc, #368]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002070:	f043 0302 	orr.w	r3, r3, #2
 8002074:	6313      	str	r3, [r2, #48]	; 0x30
 8002076:	4b5a      	ldr	r3, [pc, #360]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002078:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800207a:	f003 0302 	and.w	r3, r3, #2
 800207e:	60fb      	str	r3, [r7, #12]
 8002080:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002082:	2300      	movs	r3, #0
 8002084:	60bb      	str	r3, [r7, #8]
 8002086:	4b56      	ldr	r3, [pc, #344]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800208a:	4a55      	ldr	r2, [pc, #340]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 800208c:	f043 0310 	orr.w	r3, r3, #16
 8002090:	6313      	str	r3, [r2, #48]	; 0x30
 8002092:	4b53      	ldr	r3, [pc, #332]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 8002094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002096:	f003 0310 	and.w	r3, r3, #16
 800209a:	60bb      	str	r3, [r7, #8]
 800209c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800209e:	2300      	movs	r3, #0
 80020a0:	607b      	str	r3, [r7, #4]
 80020a2:	4b4f      	ldr	r3, [pc, #316]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	4a4e      	ldr	r2, [pc, #312]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 80020a8:	f043 0308 	orr.w	r3, r3, #8
 80020ac:	6313      	str	r3, [r2, #48]	; 0x30
 80020ae:	4b4c      	ldr	r3, [pc, #304]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 80020b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b2:	f003 0308 	and.w	r3, r3, #8
 80020b6:	607b      	str	r3, [r7, #4]
 80020b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	603b      	str	r3, [r7, #0]
 80020be:	4b48      	ldr	r3, [pc, #288]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	4a47      	ldr	r2, [pc, #284]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 80020c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020c8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ca:	4b45      	ldr	r3, [pc, #276]	; (80021e0 <MX_GPIO_Init+0x1e4>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80020d2:	603b      	str	r3, [r7, #0]
 80020d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|GPIO_PIN_5|LD2_Pin, GPIO_PIN_RESET);
 80020d6:	2200      	movs	r2, #0
 80020d8:	f244 01a1 	movw	r1, #16545	; 0x40a1
 80020dc:	4841      	ldr	r0, [pc, #260]	; (80021e4 <MX_GPIO_Init+0x1e8>)
 80020de:	f005 fd3b 	bl	8007b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 80020e2:	2200      	movs	r2, #0
 80020e4:	f44f 5170 	mov.w	r1, #15360	; 0x3c00
 80020e8:	483f      	ldr	r0, [pc, #252]	; (80021e8 <MX_GPIO_Init+0x1ec>)
 80020ea:	f005 fd35 	bl	8007b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80020ee:	2200      	movs	r2, #0
 80020f0:	2140      	movs	r1, #64	; 0x40
 80020f2:	483e      	ldr	r0, [pc, #248]	; (80021ec <MX_GPIO_Init+0x1f0>)
 80020f4:	f005 fd30 	bl	8007b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80020f8:	2200      	movs	r2, #0
 80020fa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80020fe:	483c      	ldr	r0, [pc, #240]	; (80021f0 <MX_GPIO_Init+0x1f4>)
 8002100:	f005 fd2a 	bl	8007b58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002104:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002108:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800210a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800210e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002110:	2300      	movs	r3, #0
 8002112:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002114:	f107 031c 	add.w	r3, r7, #28
 8002118:	4619      	mov	r1, r3
 800211a:	4835      	ldr	r0, [pc, #212]	; (80021f0 <MX_GPIO_Init+0x1f4>)
 800211c:	f005 fb58 	bl	80077d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : e_stop_Pin */
  GPIO_InitStruct.Pin = e_stop_Pin;
 8002120:	2340      	movs	r3, #64	; 0x40
 8002122:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002124:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002128:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800212a:	2302      	movs	r3, #2
 800212c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(e_stop_GPIO_Port, &GPIO_InitStruct);
 800212e:	f107 031c 	add.w	r3, r7, #28
 8002132:	4619      	mov	r1, r3
 8002134:	482f      	ldr	r0, [pc, #188]	; (80021f4 <MX_GPIO_Init+0x1f8>)
 8002136:	f005 fb4b 	bl	80077d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin PB5 LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|GPIO_PIN_5|LD2_Pin;
 800213a:	f244 03a1 	movw	r3, #16545	; 0x40a1
 800213e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002140:	2301      	movs	r3, #1
 8002142:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002148:	2300      	movs	r3, #0
 800214a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800214c:	f107 031c 	add.w	r3, r7, #28
 8002150:	4619      	mov	r1, r3
 8002152:	4824      	ldr	r0, [pc, #144]	; (80021e4 <MX_GPIO_Init+0x1e8>)
 8002154:	f005 fb3c 	bl	80077d0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE10 PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8002158:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800215c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800215e:	2301      	movs	r3, #1
 8002160:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002166:	2300      	movs	r3, #0
 8002168:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800216a:	f107 031c 	add.w	r3, r7, #28
 800216e:	4619      	mov	r1, r3
 8002170:	481d      	ldr	r0, [pc, #116]	; (80021e8 <MX_GPIO_Init+0x1ec>)
 8002172:	f005 fb2d 	bl	80077d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002176:	2340      	movs	r3, #64	; 0x40
 8002178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800217a:	2301      	movs	r3, #1
 800217c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002182:	2300      	movs	r3, #0
 8002184:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002186:	f107 031c 	add.w	r3, r7, #28
 800218a:	4619      	mov	r1, r3
 800218c:	4817      	ldr	r0, [pc, #92]	; (80021ec <MX_GPIO_Init+0x1f0>)
 800218e:	f005 fb1f 	bl	80077d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002192:	2380      	movs	r3, #128	; 0x80
 8002194:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002196:	2300      	movs	r3, #0
 8002198:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219a:	2300      	movs	r3, #0
 800219c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800219e:	f107 031c 	add.w	r3, r7, #28
 80021a2:	4619      	mov	r1, r3
 80021a4:	4811      	ldr	r0, [pc, #68]	; (80021ec <MX_GPIO_Init+0x1f0>)
 80021a6:	f005 fb13 	bl	80077d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80021aa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80021ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021b0:	2301      	movs	r3, #1
 80021b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b4:	2300      	movs	r3, #0
 80021b6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b8:	2300      	movs	r3, #0
 80021ba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021bc:	f107 031c 	add.w	r3, r7, #28
 80021c0:	4619      	mov	r1, r3
 80021c2:	480b      	ldr	r0, [pc, #44]	; (80021f0 <MX_GPIO_Init+0x1f4>)
 80021c4:	f005 fb04 	bl	80077d0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80021c8:	2200      	movs	r2, #0
 80021ca:	2100      	movs	r1, #0
 80021cc:	2017      	movs	r0, #23
 80021ce:	f004 fb9e 	bl	800690e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80021d2:	2017      	movs	r0, #23
 80021d4:	f004 fbb7 	bl	8006946 <HAL_NVIC_EnableIRQ>

}
 80021d8:	bf00      	nop
 80021da:	3730      	adds	r7, #48	; 0x30
 80021dc:	46bd      	mov	sp, r7
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	40023800 	.word	0x40023800
 80021e4:	40020400 	.word	0x40020400
 80021e8:	40021000 	.word	0x40021000
 80021ec:	40021800 	.word	0x40021800
 80021f0:	40020800 	.word	0x40020800
 80021f4:	40020000 	.word	0x40020000

080021f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021f8:	b480      	push	{r7}
 80021fa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021fc:	b672      	cpsid	i
}
 80021fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002200:	e7fe      	b.n	8002200 <Error_Handler+0x8>
	...

08002204 <_ZN13STM32HardwareC1Ev>:
// Create Serial Buffer with UART2:
extern BufferedSerial buff_serial;

class STM32Hardware {
 public:
  STM32Hardware() : serial(&buff_serial) {}
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	4a04      	ldr	r2, [pc, #16]	; (8002220 <_ZN13STM32HardwareC1Ev+0x1c>)
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	4618      	mov	r0, r3
 8002216:	370c      	adds	r7, #12
 8002218:	46bd      	mov	sp, r7
 800221a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221e:	4770      	bx	lr
 8002220:	2000009c 	.word	0x2000009c

08002224 <_ZN13STM32Hardware4initEv>:

  // Any initialization code necessary to use the serial port:
  void init() { serial->init(); }
 8002224:	b580      	push	{r7, lr}
 8002226:	b082      	sub	sp, #8
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	4618      	mov	r0, r3
 8002232:	f7fe fe2d 	bl	8000e90 <_ZN14BufferedSerial4initEv>
 8002236:	bf00      	nop
 8002238:	3708      	adds	r7, #8
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}

0800223e <_ZN13STM32Hardware4readEv>:

  // Read a byte from the serial port. -1 = failure:
  int read() { return serial->read(); }
 800223e:	b580      	push	{r7, lr}
 8002240:	b082      	sub	sp, #8
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4618      	mov	r0, r3
 800224c:	f7fe fe2b 	bl	8000ea6 <_ZN14BufferedSerial4readEv>
 8002250:	4603      	mov	r3, r0
 8002252:	4618      	mov	r0, r3
 8002254:	3708      	adds	r7, #8
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <_ZN13STM32Hardware5writeEPhi>:

  // Write data to the connection to ROS:
  void write(uint8_t* data, int length) { serial->write(data, length); }
 800225a:	b580      	push	{r7, lr}
 800225c:	b084      	sub	sp, #16
 800225e:	af00      	add	r7, sp, #0
 8002260:	60f8      	str	r0, [r7, #12]
 8002262:	60b9      	str	r1, [r7, #8]
 8002264:	607a      	str	r2, [r7, #4]
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	68b9      	ldr	r1, [r7, #8]
 800226e:	4618      	mov	r0, r3
 8002270:	f7fe fe4f 	bl	8000f12 <_ZN14BufferedSerial5writeEPKhi>
 8002274:	bf00      	nop
 8002276:	3710      	adds	r7, #16
 8002278:	46bd      	mov	sp, r7
 800227a:	bd80      	pop	{r7, pc}

0800227c <_ZN13STM32Hardware4timeEv>:

  // Returns milliseconds since start of program:
  unsigned long time() { return HAL_GetTick(); };
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	f003 fe16 	bl	8005eb4 <HAL_GetTick>
 8002288:	4603      	mov	r3, r0
 800228a:	4618      	mov	r0, r3
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <_ZN3ros3Msg19serializeAvrFloat64EPhf>:
   * @param[in] f value to serialize.
   *
   * @return number of bytes to advance the buffer pointer.
   *
   */
  static int serializeAvrFloat64(unsigned char* outbuffer, const float f)
 8002292:	b480      	push	{r7}
 8002294:	b087      	sub	sp, #28
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
 800229a:	ed87 0a00 	vstr	s0, [r7]
  {
    const int32_t* val = (int32_t*) &f;
 800229e:	463b      	mov	r3, r7
 80022a0:	613b      	str	r3, [r7, #16]
    int32_t exp = ((*val >> 23) & 255);
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	15db      	asrs	r3, r3, #23
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	617b      	str	r3, [r7, #20]
    if (exp != 0)
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d003      	beq.n	80022ba <_ZN3ros3Msg19serializeAvrFloat64EPhf+0x28>
    {
      exp += 1023 - 127;
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	f503 7360 	add.w	r3, r3, #896	; 0x380
 80022b8:	617b      	str	r3, [r7, #20]
    }

    int32_t sig = *val;
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	60fb      	str	r3, [r7, #12]
    *(outbuffer++) = 0;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	1c5a      	adds	r2, r3, #1
 80022c4:	607a      	str	r2, [r7, #4]
 80022c6:	2200      	movs	r2, #0
 80022c8:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	1c5a      	adds	r2, r3, #1
 80022ce:	607a      	str	r2, [r7, #4]
 80022d0:	2200      	movs	r2, #0
 80022d2:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = 0;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	1c5a      	adds	r2, r3, #1
 80022d8:	607a      	str	r2, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig << 5) & 0xff;
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	0159      	lsls	r1, r3, #5
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	1c5a      	adds	r2, r3, #1
 80022e6:	607a      	str	r2, [r7, #4]
 80022e8:	b2ca      	uxtb	r2, r1
 80022ea:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig >> 3) & 0xff;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	10d9      	asrs	r1, r3, #3
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	1c5a      	adds	r2, r3, #1
 80022f4:	607a      	str	r2, [r7, #4]
 80022f6:	b2ca      	uxtb	r2, r1
 80022f8:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (sig >> 11) & 0xff;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	12d9      	asrs	r1, r3, #11
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	1c5a      	adds	r2, r3, #1
 8002302:	607a      	str	r2, [r7, #4]
 8002304:	b2ca      	uxtb	r2, r1
 8002306:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = ((exp << 4) & 0xF0) | ((sig >> 19) & 0x0F);
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	011b      	lsls	r3, r3, #4
 800230c:	b25a      	sxtb	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	14db      	asrs	r3, r3, #19
 8002312:	b25b      	sxtb	r3, r3
 8002314:	f003 030f 	and.w	r3, r3, #15
 8002318:	b25b      	sxtb	r3, r3
 800231a:	4313      	orrs	r3, r2
 800231c:	b259      	sxtb	r1, r3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	1c5a      	adds	r2, r3, #1
 8002322:	607a      	str	r2, [r7, #4]
 8002324:	b2ca      	uxtb	r2, r1
 8002326:	701a      	strb	r2, [r3, #0]
    *(outbuffer++) = (exp >> 4) & 0x7F;
 8002328:	697b      	ldr	r3, [r7, #20]
 800232a:	111b      	asrs	r3, r3, #4
 800232c:	b2da      	uxtb	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	1c59      	adds	r1, r3, #1
 8002332:	6079      	str	r1, [r7, #4]
 8002334:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002338:	b2d2      	uxtb	r2, r2
 800233a:	701a      	strb	r2, [r3, #0]

    // Mark negative bit as necessary.
    if (f < 0)
 800233c:	edd7 7a00 	vldr	s15, [r7]
 8002340:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002344:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002348:	d508      	bpl.n	800235c <_ZN3ros3Msg19serializeAvrFloat64EPhf+0xca>
    {
      *(outbuffer - 1) |= 0x80;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	3b01      	subs	r3, #1
 800234e:	781a      	ldrb	r2, [r3, #0]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	3b01      	subs	r3, #1
 8002354:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8002358:	b2d2      	uxtb	r2, r2
 800235a:	701a      	strb	r2, [r3, #0]
    }

    return 8;
 800235c:	2308      	movs	r3, #8
  }
 800235e:	4618      	mov	r0, r3
 8002360:	371c      	adds	r7, #28
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr

0800236a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>:
   * @param[in] inbuffer pointer for buffer to deserialize from.
   * @param[out] f pointer to place the deserialized value in.
   *
   * @return number of bytes to advance the buffer pointer.
   */
  static int deserializeAvrFloat64(const unsigned char* inbuffer, float* f)
 800236a:	b480      	push	{r7}
 800236c:	b085      	sub	sp, #20
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
 8002372:	6039      	str	r1, [r7, #0]
  {
    uint32_t* val = (uint32_t*)f;
 8002374:	683b      	ldr	r3, [r7, #0]
 8002376:	60fb      	str	r3, [r7, #12]
    inbuffer += 3;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	3303      	adds	r3, #3
 800237c:	607b      	str	r3, [r7, #4]

    // Copy truncated mantissa.
    *val = ((uint32_t)(*(inbuffer++)) >> 5 & 0x07);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	1c5a      	adds	r2, r3, #1
 8002382:	607a      	str	r2, [r7, #4]
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	095b      	lsrs	r3, r3, #5
 8002388:	b2db      	uxtb	r3, r3
 800238a:	f003 0207 	and.w	r2, r3, #7
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 3;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	1c5a      	adds	r2, r3, #1
 8002396:	607a      	str	r2, [r7, #4]
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	00da      	lsls	r2, r3, #3
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	431a      	orrs	r2, r3
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*(inbuffer++)) & 0xff) << 11;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	1c5a      	adds	r2, r3, #1
 80023aa:	607a      	str	r2, [r7, #4]
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	02da      	lsls	r2, r3, #11
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	431a      	orrs	r2, r3
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	601a      	str	r2, [r3, #0]
    *val |= ((uint32_t)(*inbuffer) & 0x0f) << 19;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	04db      	lsls	r3, r3, #19
 80023c4:	f403 03f0 	and.w	r3, r3, #7864320	; 0x780000
 80023c8:	431a      	orrs	r2, r3
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	601a      	str	r2, [r3, #0]

    // Copy truncated exponent.
    uint32_t exp = ((uint32_t)(*(inbuffer++)) & 0xf0) >> 4;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	1c5a      	adds	r2, r3, #1
 80023d2:	607a      	str	r2, [r7, #4]
 80023d4:	781b      	ldrb	r3, [r3, #0]
 80023d6:	091b      	lsrs	r3, r3, #4
 80023d8:	b2db      	uxtb	r3, r3
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	60bb      	str	r3, [r7, #8]
    exp |= ((uint32_t)(*inbuffer) & 0x7f) << 4;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	011b      	lsls	r3, r3, #4
 80023e6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 80023ea:	68ba      	ldr	r2, [r7, #8]
 80023ec:	4313      	orrs	r3, r2
 80023ee:	60bb      	str	r3, [r7, #8]
    if (exp != 0)
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d008      	beq.n	8002408 <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf+0x9e>
    {
      *val |= ((exp) - 1023 + 127) << 23;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	681a      	ldr	r2, [r3, #0]
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	f5a3 7360 	sub.w	r3, r3, #896	; 0x380
 8002400:	05db      	lsls	r3, r3, #23
 8002402:	431a      	orrs	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	601a      	str	r2, [r3, #0]
    }

    // Copy negative sign.
    *val |= ((uint32_t)(*(inbuffer++)) & 0x80) << 24;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	1c5a      	adds	r2, r3, #1
 800240c:	607a      	str	r2, [r7, #4]
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	061b      	lsls	r3, r3, #24
 8002412:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	431a      	orrs	r2, r3
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	601a      	str	r2, [r3, #0]

    return 8;
 8002420:	2308      	movs	r3, #8
  }
 8002422:	4618      	mov	r0, r3
 8002424:	3714      	adds	r7, #20
 8002426:	46bd      	mov	sp, r7
 8002428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242c:	4770      	bx	lr

0800242e <_ZN3ros4TimeC1Ev>:
class Time
{
public:
  uint32_t sec, nsec;

  Time() : sec(0), nsec(0) {}
 800242e:	b480      	push	{r7}
 8002430:	b083      	sub	sp, #12
 8002432:	af00      	add	r7, sp, #0
 8002434:	6078      	str	r0, [r7, #4]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2200      	movs	r2, #0
 8002440:	605a      	str	r2, [r3, #4]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4618      	mov	r0, r3
 8002446:	370c      	adds	r7, #12
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <_ZN3ros3MsgC1Ev>:
class Msg
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
 8002458:	4a04      	ldr	r2, [pc, #16]	; (800246c <_ZN3ros3MsgC1Ev+0x1c>)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	4618      	mov	r0, r3
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr
 800246c:	0800d3e8 	.word	0x0800d3e8

08002470 <_ZN8std_msgs4TimeC1Ev>:
  {
    public:
      typedef ros::Time _data_type;
      _data_type data;

    Time():
 8002470:	b580      	push	{r7, lr}
 8002472:	b082      	sub	sp, #8
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
      data()
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff ffe8 	bl	8002450 <_ZN3ros3MsgC1Ev>
 8002480:	4a06      	ldr	r2, [pc, #24]	; (800249c <_ZN8std_msgs4TimeC1Ev+0x2c>)
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	601a      	str	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	3304      	adds	r3, #4
 800248a:	4618      	mov	r0, r3
 800248c:	f7ff ffcf 	bl	800242e <_ZN3ros4TimeC1Ev>
    {
    }
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4618      	mov	r0, r3
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	0800d3d0 	.word	0x0800d3d0

080024a0 <_ZNK8std_msgs4Time9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
 80024a8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80024aa:	2300      	movs	r3, #0
 80024ac:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.sec >> (8 * 0)) & 0xFF;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6859      	ldr	r1, [r3, #4]
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	683a      	ldr	r2, [r7, #0]
 80024b6:	4413      	add	r3, r2
 80024b8:	b2ca      	uxtb	r2, r1
 80024ba:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.sec >> (8 * 1)) & 0xFF;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	0a19      	lsrs	r1, r3, #8
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	3301      	adds	r3, #1
 80024c6:	683a      	ldr	r2, [r7, #0]
 80024c8:	4413      	add	r3, r2
 80024ca:	b2ca      	uxtb	r2, r1
 80024cc:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.sec >> (8 * 2)) & 0xFF;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	0c19      	lsrs	r1, r3, #16
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	3302      	adds	r3, #2
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	4413      	add	r3, r2
 80024dc:	b2ca      	uxtb	r2, r1
 80024de:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.sec >> (8 * 3)) & 0xFF;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	0e19      	lsrs	r1, r3, #24
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	3303      	adds	r3, #3
 80024ea:	683a      	ldr	r2, [r7, #0]
 80024ec:	4413      	add	r3, r2
 80024ee:	b2ca      	uxtb	r2, r1
 80024f0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.sec);
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	3304      	adds	r3, #4
 80024f6:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->data.nsec >> (8 * 0)) & 0xFF;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6899      	ldr	r1, [r3, #8]
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	683a      	ldr	r2, [r7, #0]
 8002500:	4413      	add	r3, r2
 8002502:	b2ca      	uxtb	r2, r1
 8002504:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->data.nsec >> (8 * 1)) & 0xFF;
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	689b      	ldr	r3, [r3, #8]
 800250a:	0a19      	lsrs	r1, r3, #8
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	3301      	adds	r3, #1
 8002510:	683a      	ldr	r2, [r7, #0]
 8002512:	4413      	add	r3, r2
 8002514:	b2ca      	uxtb	r2, r1
 8002516:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->data.nsec >> (8 * 2)) & 0xFF;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	0c19      	lsrs	r1, r3, #16
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	3302      	adds	r3, #2
 8002522:	683a      	ldr	r2, [r7, #0]
 8002524:	4413      	add	r3, r2
 8002526:	b2ca      	uxtb	r2, r1
 8002528:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->data.nsec >> (8 * 3)) & 0xFF;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	0e19      	lsrs	r1, r3, #24
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	3303      	adds	r3, #3
 8002534:	683a      	ldr	r2, [r7, #0]
 8002536:	4413      	add	r3, r2
 8002538:	b2ca      	uxtb	r2, r1
 800253a:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->data.nsec);
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	3304      	adds	r3, #4
 8002540:	60fb      	str	r3, [r7, #12]
      return offset;
 8002542:	68fb      	ldr	r3, [r7, #12]
    }
 8002544:	4618      	mov	r0, r3
 8002546:	3714      	adds	r7, #20
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <_ZN8std_msgs4Time11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002550:	b480      	push	{r7}
 8002552:	b085      	sub	sp, #20
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
 8002558:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800255a:	2300      	movs	r3, #0
 800255c:	60fb      	str	r3, [r7, #12]
      this->data.sec =  ((uint32_t) (*(inbuffer + offset)));
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	683a      	ldr	r2, [r7, #0]
 8002562:	4413      	add	r3, r2
 8002564:	781b      	ldrb	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	3301      	adds	r3, #1
 8002574:	6839      	ldr	r1, [r7, #0]
 8002576:	440b      	add	r3, r1
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	021b      	lsls	r3, r3, #8
 800257c:	431a      	orrs	r2, r3
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	3302      	adds	r3, #2
 800258a:	6839      	ldr	r1, [r7, #0]
 800258c:	440b      	add	r3, r1
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	041b      	lsls	r3, r3, #16
 8002592:	431a      	orrs	r2, r3
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	605a      	str	r2, [r3, #4]
      this->data.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685a      	ldr	r2, [r3, #4]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	3303      	adds	r3, #3
 80025a0:	6839      	ldr	r1, [r7, #0]
 80025a2:	440b      	add	r3, r1
 80025a4:	781b      	ldrb	r3, [r3, #0]
 80025a6:	061b      	lsls	r3, r3, #24
 80025a8:	431a      	orrs	r2, r3
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->data.sec);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	3304      	adds	r3, #4
 80025b2:	60fb      	str	r3, [r7, #12]
      this->data.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	683a      	ldr	r2, [r7, #0]
 80025b8:	4413      	add	r3, r2
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	461a      	mov	r2, r3
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	689a      	ldr	r2, [r3, #8]
 80025c6:	68fb      	ldr	r3, [r7, #12]
 80025c8:	3301      	adds	r3, #1
 80025ca:	6839      	ldr	r1, [r7, #0]
 80025cc:	440b      	add	r3, r1
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	021b      	lsls	r3, r3, #8
 80025d2:	431a      	orrs	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	3302      	adds	r3, #2
 80025e0:	6839      	ldr	r1, [r7, #0]
 80025e2:	440b      	add	r3, r1
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	041b      	lsls	r3, r3, #16
 80025e8:	431a      	orrs	r2, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	609a      	str	r2, [r3, #8]
      this->data.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	689a      	ldr	r2, [r3, #8]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	3303      	adds	r3, #3
 80025f6:	6839      	ldr	r1, [r7, #0]
 80025f8:	440b      	add	r3, r1
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	061b      	lsls	r3, r3, #24
 80025fe:	431a      	orrs	r2, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->data.nsec);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	3304      	adds	r3, #4
 8002608:	60fb      	str	r3, [r7, #12]
     return offset;
 800260a:	68fb      	ldr	r3, [r7, #12]
    }
 800260c:	4618      	mov	r0, r3
 800260e:	3714      	adds	r7, #20
 8002610:	46bd      	mov	sp, r7
 8002612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002616:	4770      	bx	lr

08002618 <_ZN8std_msgs4Time7getTypeEv>:

    const char * getType(){ return "std_msgs/Time"; };
 8002618:	b480      	push	{r7}
 800261a:	b083      	sub	sp, #12
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
 8002620:	4b03      	ldr	r3, [pc, #12]	; (8002630 <_ZN8std_msgs4Time7getTypeEv+0x18>)
 8002622:	4618      	mov	r0, r3
 8002624:	370c      	adds	r7, #12
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	0800cf74 	.word	0x0800cf74

08002634 <_ZN8std_msgs4Time6getMD5Ev>:
    const char * getMD5(){ return "cd7166c74c552c311fbcc2fe5a7bc289"; };
 8002634:	b480      	push	{r7}
 8002636:	b083      	sub	sp, #12
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
 800263c:	4b03      	ldr	r3, [pc, #12]	; (800264c <_ZN8std_msgs4Time6getMD5Ev+0x18>)
 800263e:	4618      	mov	r0, r3
 8002640:	370c      	adds	r7, #12
 8002642:	46bd      	mov	sp, r7
 8002644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002648:	4770      	bx	lr
 800264a:	bf00      	nop
 800264c:	0800cf84 	.word	0x0800cf84

08002650 <_ZN14rosserial_msgs9TopicInfoC1Ev>:
      enum { ID_PARAMETER_REQUEST = 6 };
      enum { ID_LOG = 7 };
      enum { ID_TIME = 10 };
      enum { ID_TX_STOP = 11 };

    TopicInfo():
 8002650:	b580      	push	{r7, lr}
 8002652:	b082      	sub	sp, #8
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
      topic_id(0),
      topic_name(""),
      message_type(""),
      md5sum(""),
      buffer_size(0)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	4618      	mov	r0, r3
 800265c:	f7ff fef8 	bl	8002450 <_ZN3ros3MsgC1Ev>
 8002660:	4a0b      	ldr	r2, [pc, #44]	; (8002690 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x40>)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	601a      	str	r2, [r3, #0]
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	809a      	strh	r2, [r3, #4]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	4a09      	ldr	r2, [pc, #36]	; (8002694 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8002670:	609a      	str	r2, [r3, #8]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a07      	ldr	r2, [pc, #28]	; (8002694 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 8002676:	60da      	str	r2, [r3, #12]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4a06      	ldr	r2, [pc, #24]	; (8002694 <_ZN14rosserial_msgs9TopicInfoC1Ev+0x44>)
 800267c:	611a      	str	r2, [r3, #16]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	2200      	movs	r2, #0
 8002682:	615a      	str	r2, [r3, #20]
    {
    }
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	4618      	mov	r0, r3
 8002688:	3708      	adds	r7, #8
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	0800d3b8 	.word	0x0800d3b8
 8002694:	0800cfa8 	.word	0x0800cfa8

08002698 <_ZNK14rosserial_msgs9TopicInfo9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002698:	b580      	push	{r7, lr}
 800269a:	b088      	sub	sp, #32
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
 80026a0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->topic_id >> (8 * 0)) & 0xFF;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	8899      	ldrh	r1, [r3, #4]
 80026aa:	69fb      	ldr	r3, [r7, #28]
 80026ac:	683a      	ldr	r2, [r7, #0]
 80026ae:	4413      	add	r3, r2
 80026b0:	b2ca      	uxtb	r2, r1
 80026b2:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->topic_id >> (8 * 1)) & 0xFF;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	889b      	ldrh	r3, [r3, #4]
 80026b8:	0a1b      	lsrs	r3, r3, #8
 80026ba:	b299      	uxth	r1, r3
 80026bc:	69fb      	ldr	r3, [r7, #28]
 80026be:	3301      	adds	r3, #1
 80026c0:	683a      	ldr	r2, [r7, #0]
 80026c2:	4413      	add	r3, r2
 80026c4:	b2ca      	uxtb	r2, r1
 80026c6:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->topic_id);
 80026c8:	69fb      	ldr	r3, [r7, #28]
 80026ca:	3302      	adds	r3, #2
 80026cc:	61fb      	str	r3, [r7, #28]
      uint32_t length_topic_name = strlen(this->topic_name);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	689b      	ldr	r3, [r3, #8]
 80026d2:	4618      	mov	r0, r3
 80026d4:	f7fd fd8c 	bl	80001f0 <strlen>
 80026d8:	61b8      	str	r0, [r7, #24]
      varToArr(outbuffer + offset, length_topic_name);
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	683a      	ldr	r2, [r7, #0]
 80026de:	4413      	add	r3, r2
 80026e0:	69b9      	ldr	r1, [r7, #24]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f001 fd14 	bl	8004110 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	3304      	adds	r3, #4
 80026ec:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->topic_name, length_topic_name);
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	18d0      	adds	r0, r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	69ba      	ldr	r2, [r7, #24]
 80026fa:	4619      	mov	r1, r3
 80026fc:	f00a fa96 	bl	800cc2c <memcpy>
      offset += length_topic_name;
 8002700:	69fa      	ldr	r2, [r7, #28]
 8002702:	69bb      	ldr	r3, [r7, #24]
 8002704:	4413      	add	r3, r2
 8002706:	61fb      	str	r3, [r7, #28]
      uint32_t length_message_type = strlen(this->message_type);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	68db      	ldr	r3, [r3, #12]
 800270c:	4618      	mov	r0, r3
 800270e:	f7fd fd6f 	bl	80001f0 <strlen>
 8002712:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_message_type);
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	4413      	add	r3, r2
 800271a:	6979      	ldr	r1, [r7, #20]
 800271c:	4618      	mov	r0, r3
 800271e:	f001 fcf7 	bl	8004110 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	3304      	adds	r3, #4
 8002726:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->message_type, length_message_type);
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	18d0      	adds	r0, r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	697a      	ldr	r2, [r7, #20]
 8002734:	4619      	mov	r1, r3
 8002736:	f00a fa79 	bl	800cc2c <memcpy>
      offset += length_message_type;
 800273a:	69fa      	ldr	r2, [r7, #28]
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	4413      	add	r3, r2
 8002740:	61fb      	str	r3, [r7, #28]
      uint32_t length_md5sum = strlen(this->md5sum);
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	691b      	ldr	r3, [r3, #16]
 8002746:	4618      	mov	r0, r3
 8002748:	f7fd fd52 	bl	80001f0 <strlen>
 800274c:	6138      	str	r0, [r7, #16]
      varToArr(outbuffer + offset, length_md5sum);
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	683a      	ldr	r2, [r7, #0]
 8002752:	4413      	add	r3, r2
 8002754:	6939      	ldr	r1, [r7, #16]
 8002756:	4618      	mov	r0, r3
 8002758:	f001 fcda 	bl	8004110 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 800275c:	69fb      	ldr	r3, [r7, #28]
 800275e:	3304      	adds	r3, #4
 8002760:	61fb      	str	r3, [r7, #28]
      memcpy(outbuffer + offset, this->md5sum, length_md5sum);
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	683a      	ldr	r2, [r7, #0]
 8002766:	18d0      	adds	r0, r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	691b      	ldr	r3, [r3, #16]
 800276c:	693a      	ldr	r2, [r7, #16]
 800276e:	4619      	mov	r1, r3
 8002770:	f00a fa5c 	bl	800cc2c <memcpy>
      offset += length_md5sum;
 8002774:	69fa      	ldr	r2, [r7, #28]
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4413      	add	r3, r2
 800277a:	61fb      	str	r3, [r7, #28]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.real = this->buffer_size;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	695b      	ldr	r3, [r3, #20]
 8002780:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_buffer_size.base >> (8 * 0)) & 0xFF;
 8002782:	68f9      	ldr	r1, [r7, #12]
 8002784:	69fb      	ldr	r3, [r7, #28]
 8002786:	683a      	ldr	r2, [r7, #0]
 8002788:	4413      	add	r3, r2
 800278a:	b2ca      	uxtb	r2, r1
 800278c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_buffer_size.base >> (8 * 1)) & 0xFF;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	0a19      	lsrs	r1, r3, #8
 8002792:	69fb      	ldr	r3, [r7, #28]
 8002794:	3301      	adds	r3, #1
 8002796:	683a      	ldr	r2, [r7, #0]
 8002798:	4413      	add	r3, r2
 800279a:	b2ca      	uxtb	r2, r1
 800279c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_buffer_size.base >> (8 * 2)) & 0xFF;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	0c19      	lsrs	r1, r3, #16
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	3302      	adds	r3, #2
 80027a6:	683a      	ldr	r2, [r7, #0]
 80027a8:	4413      	add	r3, r2
 80027aa:	b2ca      	uxtb	r2, r1
 80027ac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_buffer_size.base >> (8 * 3)) & 0xFF;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	0e19      	lsrs	r1, r3, #24
 80027b2:	69fb      	ldr	r3, [r7, #28]
 80027b4:	3303      	adds	r3, #3
 80027b6:	683a      	ldr	r2, [r7, #0]
 80027b8:	4413      	add	r3, r2
 80027ba:	b2ca      	uxtb	r2, r1
 80027bc:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->buffer_size);
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	3304      	adds	r3, #4
 80027c2:	61fb      	str	r3, [r7, #28]
      return offset;
 80027c4:	69fb      	ldr	r3, [r7, #28]
    }
 80027c6:	4618      	mov	r0, r3
 80027c8:	3720      	adds	r7, #32
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <_ZN14rosserial_msgs9TopicInfo11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b08a      	sub	sp, #40	; 0x28
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
 80027d6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80027d8:	2300      	movs	r3, #0
 80027da:	61bb      	str	r3, [r7, #24]
      this->topic_id =  ((uint16_t) (*(inbuffer + offset)));
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	683a      	ldr	r2, [r7, #0]
 80027e0:	4413      	add	r3, r2
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	b29a      	uxth	r2, r3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	809a      	strh	r2, [r3, #4]
      this->topic_id |= ((uint16_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	889b      	ldrh	r3, [r3, #4]
 80027ee:	b21a      	sxth	r2, r3
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	3301      	adds	r3, #1
 80027f4:	6839      	ldr	r1, [r7, #0]
 80027f6:	440b      	add	r3, r1
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	021b      	lsls	r3, r3, #8
 80027fc:	b21b      	sxth	r3, r3
 80027fe:	4313      	orrs	r3, r2
 8002800:	b21b      	sxth	r3, r3
 8002802:	b29a      	uxth	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	809a      	strh	r2, [r3, #4]
      offset += sizeof(this->topic_id);
 8002808:	69bb      	ldr	r3, [r7, #24]
 800280a:	3302      	adds	r3, #2
 800280c:	61bb      	str	r3, [r7, #24]
      uint32_t length_topic_name;
      arrToVar(length_topic_name, (inbuffer + offset));
 800280e:	69bb      	ldr	r3, [r7, #24]
 8002810:	683a      	ldr	r2, [r7, #0]
 8002812:	441a      	add	r2, r3
 8002814:	f107 0314 	add.w	r3, r7, #20
 8002818:	4611      	mov	r1, r2
 800281a:	4618      	mov	r0, r3
 800281c:	f001 fc96 	bl	800414c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002820:	69bb      	ldr	r3, [r7, #24]
 8002822:	3304      	adds	r3, #4
 8002824:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	627b      	str	r3, [r7, #36]	; 0x24
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	4413      	add	r3, r2
 8002830:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002832:	429a      	cmp	r2, r3
 8002834:	d20c      	bcs.n	8002850 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x82>
          inbuffer[k-1]=inbuffer[k];
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283a:	441a      	add	r2, r3
 800283c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283e:	3b01      	subs	r3, #1
 8002840:	6839      	ldr	r1, [r7, #0]
 8002842:	440b      	add	r3, r1
 8002844:	7812      	ldrb	r2, [r2, #0]
 8002846:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_topic_name; ++k){
 8002848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284a:	3301      	adds	r3, #1
 800284c:	627b      	str	r3, [r7, #36]	; 0x24
 800284e:	e7ec      	b.n	800282a <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x5c>
      }
      inbuffer[offset+length_topic_name-1]=0;
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	697b      	ldr	r3, [r7, #20]
 8002854:	4413      	add	r3, r2
 8002856:	3b01      	subs	r3, #1
 8002858:	683a      	ldr	r2, [r7, #0]
 800285a:	4413      	add	r3, r2
 800285c:	2200      	movs	r2, #0
 800285e:	701a      	strb	r2, [r3, #0]
      this->topic_name = (char *)(inbuffer + offset-1);
 8002860:	69bb      	ldr	r3, [r7, #24]
 8002862:	3b01      	subs	r3, #1
 8002864:	683a      	ldr	r2, [r7, #0]
 8002866:	441a      	add	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	609a      	str	r2, [r3, #8]
      offset += length_topic_name;
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	697b      	ldr	r3, [r7, #20]
 8002870:	4413      	add	r3, r2
 8002872:	61bb      	str	r3, [r7, #24]
      uint32_t length_message_type;
      arrToVar(length_message_type, (inbuffer + offset));
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	683a      	ldr	r2, [r7, #0]
 8002878:	441a      	add	r2, r3
 800287a:	f107 0310 	add.w	r3, r7, #16
 800287e:	4611      	mov	r1, r2
 8002880:	4618      	mov	r0, r3
 8002882:	f001 fc63 	bl	800414c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	3304      	adds	r3, #4
 800288a:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 800288c:	69bb      	ldr	r3, [r7, #24]
 800288e:	623b      	str	r3, [r7, #32]
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	693b      	ldr	r3, [r7, #16]
 8002894:	4413      	add	r3, r2
 8002896:	6a3a      	ldr	r2, [r7, #32]
 8002898:	429a      	cmp	r2, r3
 800289a:	d20c      	bcs.n	80028b6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xe8>
          inbuffer[k-1]=inbuffer[k];
 800289c:	683a      	ldr	r2, [r7, #0]
 800289e:	6a3b      	ldr	r3, [r7, #32]
 80028a0:	441a      	add	r2, r3
 80028a2:	6a3b      	ldr	r3, [r7, #32]
 80028a4:	3b01      	subs	r3, #1
 80028a6:	6839      	ldr	r1, [r7, #0]
 80028a8:	440b      	add	r3, r1
 80028aa:	7812      	ldrb	r2, [r2, #0]
 80028ac:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_message_type; ++k){
 80028ae:	6a3b      	ldr	r3, [r7, #32]
 80028b0:	3301      	adds	r3, #1
 80028b2:	623b      	str	r3, [r7, #32]
 80028b4:	e7ec      	b.n	8002890 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0xc2>
      }
      inbuffer[offset+length_message_type-1]=0;
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	693b      	ldr	r3, [r7, #16]
 80028ba:	4413      	add	r3, r2
 80028bc:	3b01      	subs	r3, #1
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	4413      	add	r3, r2
 80028c2:	2200      	movs	r2, #0
 80028c4:	701a      	strb	r2, [r3, #0]
      this->message_type = (char *)(inbuffer + offset-1);
 80028c6:	69bb      	ldr	r3, [r7, #24]
 80028c8:	3b01      	subs	r3, #1
 80028ca:	683a      	ldr	r2, [r7, #0]
 80028cc:	441a      	add	r2, r3
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	60da      	str	r2, [r3, #12]
      offset += length_message_type;
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	693b      	ldr	r3, [r7, #16]
 80028d6:	4413      	add	r3, r2
 80028d8:	61bb      	str	r3, [r7, #24]
      uint32_t length_md5sum;
      arrToVar(length_md5sum, (inbuffer + offset));
 80028da:	69bb      	ldr	r3, [r7, #24]
 80028dc:	683a      	ldr	r2, [r7, #0]
 80028de:	441a      	add	r2, r3
 80028e0:	f107 030c 	add.w	r3, r7, #12
 80028e4:	4611      	mov	r1, r2
 80028e6:	4618      	mov	r0, r3
 80028e8:	f001 fc30 	bl	800414c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 80028ec:	69bb      	ldr	r3, [r7, #24]
 80028ee:	3304      	adds	r3, #4
 80028f0:	61bb      	str	r3, [r7, #24]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	61fb      	str	r3, [r7, #28]
 80028f6:	69ba      	ldr	r2, [r7, #24]
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4413      	add	r3, r2
 80028fc:	69fa      	ldr	r2, [r7, #28]
 80028fe:	429a      	cmp	r2, r3
 8002900:	d20c      	bcs.n	800291c <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x14e>
          inbuffer[k-1]=inbuffer[k];
 8002902:	683a      	ldr	r2, [r7, #0]
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	441a      	add	r2, r3
 8002908:	69fb      	ldr	r3, [r7, #28]
 800290a:	3b01      	subs	r3, #1
 800290c:	6839      	ldr	r1, [r7, #0]
 800290e:	440b      	add	r3, r1
 8002910:	7812      	ldrb	r2, [r2, #0]
 8002912:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_md5sum; ++k){
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	3301      	adds	r3, #1
 8002918:	61fb      	str	r3, [r7, #28]
 800291a:	e7ec      	b.n	80028f6 <_ZN14rosserial_msgs9TopicInfo11deserializeEPh+0x128>
      }
      inbuffer[offset+length_md5sum-1]=0;
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	4413      	add	r3, r2
 8002922:	3b01      	subs	r3, #1
 8002924:	683a      	ldr	r2, [r7, #0]
 8002926:	4413      	add	r3, r2
 8002928:	2200      	movs	r2, #0
 800292a:	701a      	strb	r2, [r3, #0]
      this->md5sum = (char *)(inbuffer + offset-1);
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	3b01      	subs	r3, #1
 8002930:	683a      	ldr	r2, [r7, #0]
 8002932:	441a      	add	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	611a      	str	r2, [r3, #16]
      offset += length_md5sum;
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	4413      	add	r3, r2
 800293e:	61bb      	str	r3, [r7, #24]
      union {
        int32_t real;
        uint32_t base;
      } u_buffer_size;
      u_buffer_size.base = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002944:	68bb      	ldr	r3, [r7, #8]
 8002946:	69ba      	ldr	r2, [r7, #24]
 8002948:	6839      	ldr	r1, [r7, #0]
 800294a:	440a      	add	r2, r1
 800294c:	7812      	ldrb	r2, [r2, #0]
 800294e:	4313      	orrs	r3, r2
 8002950:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002952:	68ba      	ldr	r2, [r7, #8]
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	3301      	adds	r3, #1
 8002958:	6839      	ldr	r1, [r7, #0]
 800295a:	440b      	add	r3, r1
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	021b      	lsls	r3, r3, #8
 8002960:	4313      	orrs	r3, r2
 8002962:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002964:	68ba      	ldr	r2, [r7, #8]
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	3302      	adds	r3, #2
 800296a:	6839      	ldr	r1, [r7, #0]
 800296c:	440b      	add	r3, r1
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	041b      	lsls	r3, r3, #16
 8002972:	4313      	orrs	r3, r2
 8002974:	60bb      	str	r3, [r7, #8]
      u_buffer_size.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	69bb      	ldr	r3, [r7, #24]
 800297a:	3303      	adds	r3, #3
 800297c:	6839      	ldr	r1, [r7, #0]
 800297e:	440b      	add	r3, r1
 8002980:	781b      	ldrb	r3, [r3, #0]
 8002982:	061b      	lsls	r3, r3, #24
 8002984:	4313      	orrs	r3, r2
 8002986:	60bb      	str	r3, [r7, #8]
      this->buffer_size = u_buffer_size.real;
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->buffer_size);
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	3304      	adds	r3, #4
 8002992:	61bb      	str	r3, [r7, #24]
     return offset;
 8002994:	69bb      	ldr	r3, [r7, #24]
    }
 8002996:	4618      	mov	r0, r3
 8002998:	3728      	adds	r7, #40	; 0x28
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}
	...

080029a0 <_ZN14rosserial_msgs9TopicInfo7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/TopicInfo"; };
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	4b03      	ldr	r3, [pc, #12]	; (80029b8 <_ZN14rosserial_msgs9TopicInfo7getTypeEv+0x18>)
 80029aa:	4618      	mov	r0, r3
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr
 80029b6:	bf00      	nop
 80029b8:	0800cfac 	.word	0x0800cfac

080029bc <_ZN14rosserial_msgs9TopicInfo6getMD5Ev>:
    const char * getMD5(){ return "0ad51f88fc44892f8c10684077646005"; };
 80029bc:	b480      	push	{r7}
 80029be:	b083      	sub	sp, #12
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	4b03      	ldr	r3, [pc, #12]	; (80029d4 <_ZN14rosserial_msgs9TopicInfo6getMD5Ev+0x18>)
 80029c6:	4618      	mov	r0, r3
 80029c8:	370c      	adds	r7, #12
 80029ca:	46bd      	mov	sp, r7
 80029cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d0:	4770      	bx	lr
 80029d2:	bf00      	nop
 80029d4:	0800cfc8 	.word	0x0800cfc8

080029d8 <_ZN14rosserial_msgs3LogC1Ev>:
      enum { INFO = 1 };
      enum { WARN = 2 };
      enum { ERROR = 3 };
      enum { FATAL = 4 };

    Log():
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
      level(0),
      msg("")
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f7ff fd34 	bl	8002450 <_ZN3ros3MsgC1Ev>
 80029e8:	4a06      	ldr	r2, [pc, #24]	; (8002a04 <_ZN14rosserial_msgs3LogC1Ev+0x2c>)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	601a      	str	r2, [r3, #0]
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	2200      	movs	r2, #0
 80029f2:	711a      	strb	r2, [r3, #4]
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	4a04      	ldr	r2, [pc, #16]	; (8002a08 <_ZN14rosserial_msgs3LogC1Ev+0x30>)
 80029f8:	609a      	str	r2, [r3, #8]
    {
    }
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	4618      	mov	r0, r3
 80029fe:	3708      	adds	r7, #8
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	0800d3a0 	.word	0x0800d3a0
 8002a08:	0800cfa8 	.word	0x0800cfa8

08002a0c <_ZNK14rosserial_msgs3Log9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b084      	sub	sp, #16
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002a16:	2300      	movs	r3, #0
 8002a18:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->level >> (8 * 0)) & 0xFF;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	683a      	ldr	r2, [r7, #0]
 8002a1e:	4413      	add	r3, r2
 8002a20:	687a      	ldr	r2, [r7, #4]
 8002a22:	7912      	ldrb	r2, [r2, #4]
 8002a24:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->level);
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	3301      	adds	r3, #1
 8002a2a:	60fb      	str	r3, [r7, #12]
      uint32_t length_msg = strlen(this->msg);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fd fbdd 	bl	80001f0 <strlen>
 8002a36:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_msg);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	4413      	add	r3, r2
 8002a3e:	68b9      	ldr	r1, [r7, #8]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f001 fb65 	bl	8004110 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	3304      	adds	r3, #4
 8002a4a:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->msg, length_msg);
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	683a      	ldr	r2, [r7, #0]
 8002a50:	18d0      	adds	r0, r2, r3
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	689b      	ldr	r3, [r3, #8]
 8002a56:	68ba      	ldr	r2, [r7, #8]
 8002a58:	4619      	mov	r1, r3
 8002a5a:	f00a f8e7 	bl	800cc2c <memcpy>
      offset += length_msg;
 8002a5e:	68fa      	ldr	r2, [r7, #12]
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	4413      	add	r3, r2
 8002a64:	60fb      	str	r3, [r7, #12]
      return offset;
 8002a66:	68fb      	ldr	r3, [r7, #12]
    }
 8002a68:	4618      	mov	r0, r3
 8002a6a:	3710      	adds	r7, #16
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <_ZN14rosserial_msgs3Log11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b086      	sub	sp, #24
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
 8002a78:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002a7a:	2300      	movs	r3, #0
 8002a7c:	613b      	str	r3, [r7, #16]
      this->level =  ((uint8_t) (*(inbuffer + offset)));
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	683a      	ldr	r2, [r7, #0]
 8002a82:	4413      	add	r3, r2
 8002a84:	781a      	ldrb	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->level);
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	3301      	adds	r3, #1
 8002a8e:	613b      	str	r3, [r7, #16]
      uint32_t length_msg;
      arrToVar(length_msg, (inbuffer + offset));
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	683a      	ldr	r2, [r7, #0]
 8002a94:	441a      	add	r2, r3
 8002a96:	f107 030c 	add.w	r3, r7, #12
 8002a9a:	4611      	mov	r1, r2
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	f001 fb55 	bl	800414c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8002aa2:	693b      	ldr	r3, [r7, #16]
 8002aa4:	3304      	adds	r3, #4
 8002aa6:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	617b      	str	r3, [r7, #20]
 8002aac:	693a      	ldr	r2, [r7, #16]
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	4413      	add	r3, r2
 8002ab2:	697a      	ldr	r2, [r7, #20]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	d20c      	bcs.n	8002ad2 <_ZN14rosserial_msgs3Log11deserializeEPh+0x62>
          inbuffer[k-1]=inbuffer[k];
 8002ab8:	683a      	ldr	r2, [r7, #0]
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	441a      	add	r2, r3
 8002abe:	697b      	ldr	r3, [r7, #20]
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	6839      	ldr	r1, [r7, #0]
 8002ac4:	440b      	add	r3, r1
 8002ac6:	7812      	ldrb	r2, [r2, #0]
 8002ac8:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_msg; ++k){
 8002aca:	697b      	ldr	r3, [r7, #20]
 8002acc:	3301      	adds	r3, #1
 8002ace:	617b      	str	r3, [r7, #20]
 8002ad0:	e7ec      	b.n	8002aac <_ZN14rosserial_msgs3Log11deserializeEPh+0x3c>
      }
      inbuffer[offset+length_msg-1]=0;
 8002ad2:	693a      	ldr	r2, [r7, #16]
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	4413      	add	r3, r2
 8002ad8:	3b01      	subs	r3, #1
 8002ada:	683a      	ldr	r2, [r7, #0]
 8002adc:	4413      	add	r3, r2
 8002ade:	2200      	movs	r2, #0
 8002ae0:	701a      	strb	r2, [r3, #0]
      this->msg = (char *)(inbuffer + offset-1);
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	3b01      	subs	r3, #1
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	441a      	add	r2, r3
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	609a      	str	r2, [r3, #8]
      offset += length_msg;
 8002aee:	693a      	ldr	r2, [r7, #16]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4413      	add	r3, r2
 8002af4:	613b      	str	r3, [r7, #16]
     return offset;
 8002af6:	693b      	ldr	r3, [r7, #16]
    }
 8002af8:	4618      	mov	r0, r3
 8002afa:	3718      	adds	r7, #24
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <_ZN14rosserial_msgs3Log7getTypeEv>:

    const char * getType(){ return "rosserial_msgs/Log"; };
 8002b00:	b480      	push	{r7}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
 8002b08:	4b03      	ldr	r3, [pc, #12]	; (8002b18 <_ZN14rosserial_msgs3Log7getTypeEv+0x18>)
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	370c      	adds	r7, #12
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	0800cfec 	.word	0x0800cfec

08002b1c <_ZN14rosserial_msgs3Log6getMD5Ev>:
    const char * getMD5(){ return "11abd731c25933261cd6183bd12d6295"; };
 8002b1c:	b480      	push	{r7}
 8002b1e:	b083      	sub	sp, #12
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	4b03      	ldr	r3, [pc, #12]	; (8002b34 <_ZN14rosserial_msgs3Log6getMD5Ev+0x18>)
 8002b26:	4618      	mov	r0, r3
 8002b28:	370c      	adds	r7, #12
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b30:	4770      	bx	lr
 8002b32:	bf00      	nop
 8002b34:	0800d000 	.word	0x0800d000

08002b38 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>:
      uint32_t strings_length;
      typedef char* _strings_type;
      _strings_type st_strings;
      _strings_type * strings;

    RequestParamResponse():
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
      ints_length(0), ints(NULL),
      floats_length(0), floats(NULL),
      strings_length(0), strings(NULL)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4618      	mov	r0, r3
 8002b44:	f7ff fc84 	bl	8002450 <_ZN3ros3MsgC1Ev>
 8002b48:	4a0c      	ldr	r2, [pc, #48]	; (8002b7c <_ZN14rosserial_msgs20RequestParamResponseC1Ev+0x44>)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	601a      	str	r2, [r3, #0]
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2200      	movs	r2, #0
 8002b52:	605a      	str	r2, [r3, #4]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2200      	movs	r2, #0
 8002b58:	60da      	str	r2, [r3, #12]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	611a      	str	r2, [r3, #16]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	619a      	str	r2, [r3, #24]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	61da      	str	r2, [r3, #28]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2200      	movs	r2, #0
 8002b70:	625a      	str	r2, [r3, #36]	; 0x24
    {
    }
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	4618      	mov	r0, r3
 8002b76:	3708      	adds	r7, #8
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bd80      	pop	{r7, pc}
 8002b7c:	0800d388 	.word	0x0800d388

08002b80 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b08a      	sub	sp, #40	; 0x28
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
 8002b88:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	627b      	str	r3, [r7, #36]	; 0x24
      *(outbuffer + offset + 0) = (this->ints_length >> (8 * 0)) & 0xFF;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6859      	ldr	r1, [r3, #4]
 8002b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b94:	683a      	ldr	r2, [r7, #0]
 8002b96:	4413      	add	r3, r2
 8002b98:	b2ca      	uxtb	r2, r1
 8002b9a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->ints_length >> (8 * 1)) & 0xFF;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	0a19      	lsrs	r1, r3, #8
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ba4:	3301      	adds	r3, #1
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	4413      	add	r3, r2
 8002baa:	b2ca      	uxtb	r2, r1
 8002bac:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->ints_length >> (8 * 2)) & 0xFF;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	685b      	ldr	r3, [r3, #4]
 8002bb2:	0c19      	lsrs	r1, r3, #16
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bb6:	3302      	adds	r3, #2
 8002bb8:	683a      	ldr	r2, [r7, #0]
 8002bba:	4413      	add	r3, r2
 8002bbc:	b2ca      	uxtb	r2, r1
 8002bbe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->ints_length >> (8 * 3)) & 0xFF;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	0e19      	lsrs	r1, r3, #24
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc8:	3303      	adds	r3, #3
 8002bca:	683a      	ldr	r2, [r7, #0]
 8002bcc:	4413      	add	r3, r2
 8002bce:	b2ca      	uxtb	r2, r1
 8002bd0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints_length);
 8002bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bd4:	3304      	adds	r3, #4
 8002bd6:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002bd8:	2300      	movs	r3, #0
 8002bda:	623b      	str	r3, [r7, #32]
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	6a3a      	ldr	r2, [r7, #32]
 8002be2:	429a      	cmp	r2, r3
 8002be4:	d22b      	bcs.n	8002c3e <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0xbe>
      union {
        int32_t real;
        uint32_t base;
      } u_intsi;
      u_intsi.real = this->ints[i];
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68da      	ldr	r2, [r3, #12]
 8002bea:	6a3b      	ldr	r3, [r7, #32]
 8002bec:	009b      	lsls	r3, r3, #2
 8002bee:	4413      	add	r3, r2
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_intsi.base >> (8 * 0)) & 0xFF;
 8002bf4:	6939      	ldr	r1, [r7, #16]
 8002bf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf8:	683a      	ldr	r2, [r7, #0]
 8002bfa:	4413      	add	r3, r2
 8002bfc:	b2ca      	uxtb	r2, r1
 8002bfe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_intsi.base >> (8 * 1)) & 0xFF;
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	0a19      	lsrs	r1, r3, #8
 8002c04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c06:	3301      	adds	r3, #1
 8002c08:	683a      	ldr	r2, [r7, #0]
 8002c0a:	4413      	add	r3, r2
 8002c0c:	b2ca      	uxtb	r2, r1
 8002c0e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_intsi.base >> (8 * 2)) & 0xFF;
 8002c10:	693b      	ldr	r3, [r7, #16]
 8002c12:	0c19      	lsrs	r1, r3, #16
 8002c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c16:	3302      	adds	r3, #2
 8002c18:	683a      	ldr	r2, [r7, #0]
 8002c1a:	4413      	add	r3, r2
 8002c1c:	b2ca      	uxtb	r2, r1
 8002c1e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_intsi.base >> (8 * 3)) & 0xFF;
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	0e19      	lsrs	r1, r3, #24
 8002c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c26:	3303      	adds	r3, #3
 8002c28:	683a      	ldr	r2, [r7, #0]
 8002c2a:	4413      	add	r3, r2
 8002c2c:	b2ca      	uxtb	r2, r1
 8002c2e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->ints[i]);
 8002c30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c32:	3304      	adds	r3, #4
 8002c34:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < ints_length; i++){
 8002c36:	6a3b      	ldr	r3, [r7, #32]
 8002c38:	3301      	adds	r3, #1
 8002c3a:	623b      	str	r3, [r7, #32]
 8002c3c:	e7ce      	b.n	8002bdc <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x5c>
      }
      *(outbuffer + offset + 0) = (this->floats_length >> (8 * 0)) & 0xFF;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6919      	ldr	r1, [r3, #16]
 8002c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c44:	683a      	ldr	r2, [r7, #0]
 8002c46:	4413      	add	r3, r2
 8002c48:	b2ca      	uxtb	r2, r1
 8002c4a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->floats_length >> (8 * 1)) & 0xFF;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	691b      	ldr	r3, [r3, #16]
 8002c50:	0a19      	lsrs	r1, r3, #8
 8002c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c54:	3301      	adds	r3, #1
 8002c56:	683a      	ldr	r2, [r7, #0]
 8002c58:	4413      	add	r3, r2
 8002c5a:	b2ca      	uxtb	r2, r1
 8002c5c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->floats_length >> (8 * 2)) & 0xFF;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	0c19      	lsrs	r1, r3, #16
 8002c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c66:	3302      	adds	r3, #2
 8002c68:	683a      	ldr	r2, [r7, #0]
 8002c6a:	4413      	add	r3, r2
 8002c6c:	b2ca      	uxtb	r2, r1
 8002c6e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->floats_length >> (8 * 3)) & 0xFF;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	691b      	ldr	r3, [r3, #16]
 8002c74:	0e19      	lsrs	r1, r3, #24
 8002c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c78:	3303      	adds	r3, #3
 8002c7a:	683a      	ldr	r2, [r7, #0]
 8002c7c:	4413      	add	r3, r2
 8002c7e:	b2ca      	uxtb	r2, r1
 8002c80:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats_length);
 8002c82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c84:	3304      	adds	r3, #4
 8002c86:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8002c88:	2300      	movs	r3, #0
 8002c8a:	61fb      	str	r3, [r7, #28]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	691b      	ldr	r3, [r3, #16]
 8002c90:	69fa      	ldr	r2, [r7, #28]
 8002c92:	429a      	cmp	r2, r3
 8002c94:	d22b      	bcs.n	8002cee <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x16e>
      union {
        float real;
        uint32_t base;
      } u_floatsi;
      u_floatsi.real = this->floats[i];
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	699a      	ldr	r2, [r3, #24]
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	009b      	lsls	r3, r3, #2
 8002c9e:	4413      	add	r3, r2
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_floatsi.base >> (8 * 0)) & 0xFF;
 8002ca4:	68f9      	ldr	r1, [r7, #12]
 8002ca6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ca8:	683a      	ldr	r2, [r7, #0]
 8002caa:	4413      	add	r3, r2
 8002cac:	b2ca      	uxtb	r2, r1
 8002cae:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_floatsi.base >> (8 * 1)) & 0xFF;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	0a19      	lsrs	r1, r3, #8
 8002cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	683a      	ldr	r2, [r7, #0]
 8002cba:	4413      	add	r3, r2
 8002cbc:	b2ca      	uxtb	r2, r1
 8002cbe:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_floatsi.base >> (8 * 2)) & 0xFF;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	0c19      	lsrs	r1, r3, #16
 8002cc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	683a      	ldr	r2, [r7, #0]
 8002cca:	4413      	add	r3, r2
 8002ccc:	b2ca      	uxtb	r2, r1
 8002cce:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_floatsi.base >> (8 * 3)) & 0xFF;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	0e19      	lsrs	r1, r3, #24
 8002cd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd6:	3303      	adds	r3, #3
 8002cd8:	683a      	ldr	r2, [r7, #0]
 8002cda:	4413      	add	r3, r2
 8002cdc:	b2ca      	uxtb	r2, r1
 8002cde:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->floats[i]);
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < floats_length; i++){
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	3301      	adds	r3, #1
 8002cea:	61fb      	str	r3, [r7, #28]
 8002cec:	e7ce      	b.n	8002c8c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x10c>
      }
      *(outbuffer + offset + 0) = (this->strings_length >> (8 * 0)) & 0xFF;
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	69d9      	ldr	r1, [r3, #28]
 8002cf2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf4:	683a      	ldr	r2, [r7, #0]
 8002cf6:	4413      	add	r3, r2
 8002cf8:	b2ca      	uxtb	r2, r1
 8002cfa:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->strings_length >> (8 * 1)) & 0xFF;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	69db      	ldr	r3, [r3, #28]
 8002d00:	0a19      	lsrs	r1, r3, #8
 8002d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d04:	3301      	adds	r3, #1
 8002d06:	683a      	ldr	r2, [r7, #0]
 8002d08:	4413      	add	r3, r2
 8002d0a:	b2ca      	uxtb	r2, r1
 8002d0c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->strings_length >> (8 * 2)) & 0xFF;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	69db      	ldr	r3, [r3, #28]
 8002d12:	0c19      	lsrs	r1, r3, #16
 8002d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d16:	3302      	adds	r3, #2
 8002d18:	683a      	ldr	r2, [r7, #0]
 8002d1a:	4413      	add	r3, r2
 8002d1c:	b2ca      	uxtb	r2, r1
 8002d1e:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->strings_length >> (8 * 3)) & 0xFF;
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	69db      	ldr	r3, [r3, #28]
 8002d24:	0e19      	lsrs	r1, r3, #24
 8002d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d28:	3303      	adds	r3, #3
 8002d2a:	683a      	ldr	r2, [r7, #0]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	b2ca      	uxtb	r2, r1
 8002d30:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->strings_length);
 8002d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d34:	3304      	adds	r3, #4
 8002d36:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8002d38:	2300      	movs	r3, #0
 8002d3a:	61bb      	str	r3, [r7, #24]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	69db      	ldr	r3, [r3, #28]
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d228      	bcs.n	8002d98 <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x218>
      uint32_t length_stringsi = strlen(this->strings[i]);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	4413      	add	r3, r2
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4618      	mov	r0, r3
 8002d54:	f7fd fa4c 	bl	80001f0 <strlen>
 8002d58:	6178      	str	r0, [r7, #20]
      varToArr(outbuffer + offset, length_stringsi);
 8002d5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d5c:	683a      	ldr	r2, [r7, #0]
 8002d5e:	4413      	add	r3, r2
 8002d60:	6979      	ldr	r1, [r7, #20]
 8002d62:	4618      	mov	r0, r3
 8002d64:	f001 f9d4 	bl	8004110 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 8002d68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6a:	3304      	adds	r3, #4
 8002d6c:	627b      	str	r3, [r7, #36]	; 0x24
      memcpy(outbuffer + offset, this->strings[i], length_stringsi);
 8002d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	18d0      	adds	r0, r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002d78:	69bb      	ldr	r3, [r7, #24]
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	4413      	add	r3, r2
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	697a      	ldr	r2, [r7, #20]
 8002d82:	4619      	mov	r1, r3
 8002d84:	f009 ff52 	bl	800cc2c <memcpy>
      offset += length_stringsi;
 8002d88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d8a:	697b      	ldr	r3, [r7, #20]
 8002d8c:	4413      	add	r3, r2
 8002d8e:	627b      	str	r3, [r7, #36]	; 0x24
      for( uint32_t i = 0; i < strings_length; i++){
 8002d90:	69bb      	ldr	r3, [r7, #24]
 8002d92:	3301      	adds	r3, #1
 8002d94:	61bb      	str	r3, [r7, #24]
 8002d96:	e7d1      	b.n	8002d3c <_ZNK14rosserial_msgs20RequestParamResponse9serializeEPh+0x1bc>
      }
      return offset;
 8002d98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	3728      	adds	r7, #40	; 0x28
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b08e      	sub	sp, #56	; 0x38
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
 8002daa:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8002dac:	2300      	movs	r3, #0
 8002dae:	637b      	str	r3, [r7, #52]	; 0x34
      uint32_t ints_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002db0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002db2:	683a      	ldr	r2, [r7, #0]
 8002db4:	4413      	add	r3, r2
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002dba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	683a      	ldr	r2, [r7, #0]
 8002dc0:	4413      	add	r3, r2
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	021b      	lsls	r3, r3, #8
 8002dc6:	6a3a      	ldr	r2, [r7, #32]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002dcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002dce:	3302      	adds	r3, #2
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	4413      	add	r3, r2
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	041b      	lsls	r3, r3, #16
 8002dd8:	6a3a      	ldr	r2, [r7, #32]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	623b      	str	r3, [r7, #32]
      ints_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002dde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002de0:	3303      	adds	r3, #3
 8002de2:	683a      	ldr	r2, [r7, #0]
 8002de4:	4413      	add	r3, r2
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	061b      	lsls	r3, r3, #24
 8002dea:	6a3a      	ldr	r2, [r7, #32]
 8002dec:	4313      	orrs	r3, r2
 8002dee:	623b      	str	r3, [r7, #32]
      offset += sizeof(this->ints_length);
 8002df0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002df2:	3304      	adds	r3, #4
 8002df4:	637b      	str	r3, [r7, #52]	; 0x34
      if(ints_lengthT > ints_length)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	685b      	ldr	r3, [r3, #4]
 8002dfa:	6a3a      	ldr	r2, [r7, #32]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d90a      	bls.n	8002e16 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x74>
        this->ints = (int32_t*)realloc(this->ints, ints_lengthT * sizeof(int32_t));
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68da      	ldr	r2, [r3, #12]
 8002e04:	6a3b      	ldr	r3, [r7, #32]
 8002e06:	009b      	lsls	r3, r3, #2
 8002e08:	4619      	mov	r1, r3
 8002e0a:	4610      	mov	r0, r2
 8002e0c:	f009 ff24 	bl	800cc58 <realloc>
 8002e10:	4602      	mov	r2, r0
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	60da      	str	r2, [r3, #12]
      ints_length = ints_lengthT;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	6a3a      	ldr	r2, [r7, #32]
 8002e1a:	605a      	str	r2, [r3, #4]
      for( uint32_t i = 0; i < ints_length; i++){
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	633b      	str	r3, [r7, #48]	; 0x30
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002e26:	429a      	cmp	r2, r3
 8002e28:	d236      	bcs.n	8002e98 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0xf6>
      union {
        int32_t real;
        uint32_t base;
      } u_st_ints;
      u_st_ints.base = 0;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002e2e:	697b      	ldr	r3, [r7, #20]
 8002e30:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002e32:	6839      	ldr	r1, [r7, #0]
 8002e34:	440a      	add	r2, r1
 8002e36:	7812      	ldrb	r2, [r2, #0]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002e3c:	697a      	ldr	r2, [r7, #20]
 8002e3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e40:	3301      	adds	r3, #1
 8002e42:	6839      	ldr	r1, [r7, #0]
 8002e44:	440b      	add	r3, r1
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	021b      	lsls	r3, r3, #8
 8002e4a:	4313      	orrs	r3, r2
 8002e4c:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002e4e:	697a      	ldr	r2, [r7, #20]
 8002e50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e52:	3302      	adds	r3, #2
 8002e54:	6839      	ldr	r1, [r7, #0]
 8002e56:	440b      	add	r3, r1
 8002e58:	781b      	ldrb	r3, [r3, #0]
 8002e5a:	041b      	lsls	r3, r3, #16
 8002e5c:	4313      	orrs	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]
      u_st_ints.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002e60:	697a      	ldr	r2, [r7, #20]
 8002e62:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e64:	3303      	adds	r3, #3
 8002e66:	6839      	ldr	r1, [r7, #0]
 8002e68:	440b      	add	r3, r1
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	061b      	lsls	r3, r3, #24
 8002e6e:	4313      	orrs	r3, r2
 8002e70:	617b      	str	r3, [r7, #20]
      this->st_ints = u_st_ints.real;
 8002e72:	697a      	ldr	r2, [r7, #20]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->st_ints);
 8002e78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e7a:	3304      	adds	r3, #4
 8002e7c:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->ints[i]), &(this->st_ints), sizeof(int32_t));
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	68da      	ldr	r2, [r3, #12]
 8002e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	4413      	add	r3, r2
 8002e88:	687a      	ldr	r2, [r7, #4]
 8002e8a:	3208      	adds	r2, #8
 8002e8c:	6812      	ldr	r2, [r2, #0]
 8002e8e:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < ints_length; i++){
 8002e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e92:	3301      	adds	r3, #1
 8002e94:	633b      	str	r3, [r7, #48]	; 0x30
 8002e96:	e7c3      	b.n	8002e20 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x7e>
      }
      uint32_t floats_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	4413      	add	r3, r2
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	683a      	ldr	r2, [r7, #0]
 8002ea8:	4413      	add	r3, r2
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	021b      	lsls	r3, r3, #8
 8002eae:	69fa      	ldr	r2, [r7, #28]
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002eb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eb6:	3302      	adds	r3, #2
 8002eb8:	683a      	ldr	r2, [r7, #0]
 8002eba:	4413      	add	r3, r2
 8002ebc:	781b      	ldrb	r3, [r3, #0]
 8002ebe:	041b      	lsls	r3, r3, #16
 8002ec0:	69fa      	ldr	r2, [r7, #28]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	61fb      	str	r3, [r7, #28]
      floats_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ec8:	3303      	adds	r3, #3
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	4413      	add	r3, r2
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	061b      	lsls	r3, r3, #24
 8002ed2:	69fa      	ldr	r2, [r7, #28]
 8002ed4:	4313      	orrs	r3, r2
 8002ed6:	61fb      	str	r3, [r7, #28]
      offset += sizeof(this->floats_length);
 8002ed8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002eda:	3304      	adds	r3, #4
 8002edc:	637b      	str	r3, [r7, #52]	; 0x34
      if(floats_lengthT > floats_length)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	691b      	ldr	r3, [r3, #16]
 8002ee2:	69fa      	ldr	r2, [r7, #28]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d90a      	bls.n	8002efe <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x15c>
        this->floats = (float*)realloc(this->floats, floats_lengthT * sizeof(float));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	699a      	ldr	r2, [r3, #24]
 8002eec:	69fb      	ldr	r3, [r7, #28]
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	4619      	mov	r1, r3
 8002ef2:	4610      	mov	r0, r2
 8002ef4:	f009 feb0 	bl	800cc58 <realloc>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	619a      	str	r2, [r3, #24]
      floats_length = floats_lengthT;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	69fa      	ldr	r2, [r7, #28]
 8002f02:	611a      	str	r2, [r3, #16]
      for( uint32_t i = 0; i < floats_length; i++){
 8002f04:	2300      	movs	r3, #0
 8002f06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f0e:	429a      	cmp	r2, r3
 8002f10:	d236      	bcs.n	8002f80 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x1de>
      union {
        float real;
        uint32_t base;
      } u_st_floats;
      u_st_floats.base = 0;
 8002f12:	2300      	movs	r3, #0
 8002f14:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f1a:	6839      	ldr	r1, [r7, #0]
 8002f1c:	440a      	add	r2, r1
 8002f1e:	7812      	ldrb	r2, [r2, #0]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8002f24:	693a      	ldr	r2, [r7, #16]
 8002f26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f28:	3301      	adds	r3, #1
 8002f2a:	6839      	ldr	r1, [r7, #0]
 8002f2c:	440b      	add	r3, r1
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	021b      	lsls	r3, r3, #8
 8002f32:	4313      	orrs	r3, r2
 8002f34:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8002f36:	693a      	ldr	r2, [r7, #16]
 8002f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f3a:	3302      	adds	r3, #2
 8002f3c:	6839      	ldr	r1, [r7, #0]
 8002f3e:	440b      	add	r3, r1
 8002f40:	781b      	ldrb	r3, [r3, #0]
 8002f42:	041b      	lsls	r3, r3, #16
 8002f44:	4313      	orrs	r3, r2
 8002f46:	613b      	str	r3, [r7, #16]
      u_st_floats.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8002f48:	693a      	ldr	r2, [r7, #16]
 8002f4a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f4c:	3303      	adds	r3, #3
 8002f4e:	6839      	ldr	r1, [r7, #0]
 8002f50:	440b      	add	r3, r1
 8002f52:	781b      	ldrb	r3, [r3, #0]
 8002f54:	061b      	lsls	r3, r3, #24
 8002f56:	4313      	orrs	r3, r2
 8002f58:	613b      	str	r3, [r7, #16]
      this->st_floats = u_st_floats.real;
 8002f5a:	693a      	ldr	r2, [r7, #16]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	615a      	str	r2, [r3, #20]
      offset += sizeof(this->st_floats);
 8002f60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f62:	3304      	adds	r3, #4
 8002f64:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->floats[i]), &(this->st_floats), sizeof(float));
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	699a      	ldr	r2, [r3, #24]
 8002f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	4413      	add	r3, r2
 8002f70:	687a      	ldr	r2, [r7, #4]
 8002f72:	3214      	adds	r2, #20
 8002f74:	6812      	ldr	r2, [r2, #0]
 8002f76:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < floats_length; i++){
 8002f78:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002f7e:	e7c3      	b.n	8002f08 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x166>
      }
      uint32_t strings_lengthT = ((uint32_t) (*(inbuffer + offset))); 
 8002f80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f82:	683a      	ldr	r2, [r7, #0]
 8002f84:	4413      	add	r3, r2
 8002f86:	781b      	ldrb	r3, [r3, #0]
 8002f88:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1); 
 8002f8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	683a      	ldr	r2, [r7, #0]
 8002f90:	4413      	add	r3, r2
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	021b      	lsls	r3, r3, #8
 8002f96:	69ba      	ldr	r2, [r7, #24]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2); 
 8002f9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f9e:	3302      	adds	r3, #2
 8002fa0:	683a      	ldr	r2, [r7, #0]
 8002fa2:	4413      	add	r3, r2
 8002fa4:	781b      	ldrb	r3, [r3, #0]
 8002fa6:	041b      	lsls	r3, r3, #16
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4313      	orrs	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
      strings_lengthT |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3); 
 8002fae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fb0:	3303      	adds	r3, #3
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	4413      	add	r3, r2
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	061b      	lsls	r3, r3, #24
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	61bb      	str	r3, [r7, #24]
      offset += sizeof(this->strings_length);
 8002fc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fc2:	3304      	adds	r3, #4
 8002fc4:	637b      	str	r3, [r7, #52]	; 0x34
      if(strings_lengthT > strings_length)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	69db      	ldr	r3, [r3, #28]
 8002fca:	69ba      	ldr	r2, [r7, #24]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d90a      	bls.n	8002fe6 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x244>
        this->strings = (char**)realloc(this->strings, strings_lengthT * sizeof(char*));
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	4619      	mov	r1, r3
 8002fda:	4610      	mov	r0, r2
 8002fdc:	f009 fe3c 	bl	800cc58 <realloc>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	625a      	str	r2, [r3, #36]	; 0x24
      strings_length = strings_lengthT;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	61da      	str	r2, [r3, #28]
      for( uint32_t i = 0; i < strings_length; i++){
 8002fec:	2300      	movs	r3, #0
 8002fee:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	69db      	ldr	r3, [r3, #28]
 8002ff4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d23f      	bcs.n	800307a <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x2d8>
      uint32_t length_st_strings;
      arrToVar(length_st_strings, (inbuffer + offset));
 8002ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ffc:	683a      	ldr	r2, [r7, #0]
 8002ffe:	441a      	add	r2, r3
 8003000:	f107 030c 	add.w	r3, r7, #12
 8003004:	4611      	mov	r1, r2
 8003006:	4618      	mov	r0, r3
 8003008:	f001 f8a0 	bl	800414c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 800300c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800300e:	3304      	adds	r3, #4
 8003010:	637b      	str	r3, [r7, #52]	; 0x34
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8003012:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003014:	627b      	str	r3, [r7, #36]	; 0x24
 8003016:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	4413      	add	r3, r2
 800301c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800301e:	429a      	cmp	r2, r3
 8003020:	d20c      	bcs.n	800303c <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x29a>
          inbuffer[k-1]=inbuffer[k];
 8003022:	683a      	ldr	r2, [r7, #0]
 8003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003026:	441a      	add	r2, r3
 8003028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800302a:	3b01      	subs	r3, #1
 800302c:	6839      	ldr	r1, [r7, #0]
 800302e:	440b      	add	r3, r1
 8003030:	7812      	ldrb	r2, [r2, #0]
 8003032:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_st_strings; ++k){
 8003034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003036:	3301      	adds	r3, #1
 8003038:	627b      	str	r3, [r7, #36]	; 0x24
 800303a:	e7ec      	b.n	8003016 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x274>
      }
      inbuffer[offset+length_st_strings-1]=0;
 800303c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	4413      	add	r3, r2
 8003042:	3b01      	subs	r3, #1
 8003044:	683a      	ldr	r2, [r7, #0]
 8003046:	4413      	add	r3, r2
 8003048:	2200      	movs	r2, #0
 800304a:	701a      	strb	r2, [r3, #0]
      this->st_strings = (char *)(inbuffer + offset-1);
 800304c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800304e:	3b01      	subs	r3, #1
 8003050:	683a      	ldr	r2, [r7, #0]
 8003052:	441a      	add	r2, r3
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	621a      	str	r2, [r3, #32]
      offset += length_st_strings;
 8003058:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	4413      	add	r3, r2
 800305e:	637b      	str	r3, [r7, #52]	; 0x34
        memcpy( &(this->strings[i]), &(this->st_strings), sizeof(char*));
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003064:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	687a      	ldr	r2, [r7, #4]
 800306c:	3220      	adds	r2, #32
 800306e:	6812      	ldr	r2, [r2, #0]
 8003070:	601a      	str	r2, [r3, #0]
      for( uint32_t i = 0; i < strings_length; i++){
 8003072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003074:	3301      	adds	r3, #1
 8003076:	62bb      	str	r3, [r7, #40]	; 0x28
 8003078:	e7ba      	b.n	8002ff0 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh+0x24e>
      }
     return offset;
 800307a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    }
 800307c:	4618      	mov	r0, r3
 800307e:	3738      	adds	r7, #56	; 0x38
 8003080:	46bd      	mov	sp, r7
 8003082:	bd80      	pop	{r7, pc}

08003084 <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv>:

    const char * getType(){ return REQUESTPARAM; };
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
 800308c:	4b03      	ldr	r3, [pc, #12]	; (800309c <_ZN14rosserial_msgs20RequestParamResponse7getTypeEv+0x18>)
 800308e:	4618      	mov	r0, r3
 8003090:	370c      	adds	r7, #12
 8003092:	46bd      	mov	sp, r7
 8003094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003098:	4770      	bx	lr
 800309a:	bf00      	nop
 800309c:	0800d264 	.word	0x0800d264

080030a0 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev>:
    const char * getMD5(){ return "9f0e98bda65981986ddf53afa7a40e49"; };
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
 80030a8:	4b03      	ldr	r3, [pc, #12]	; (80030b8 <_ZN14rosserial_msgs20RequestParamResponse6getMD5Ev+0x18>)
 80030aa:	4618      	mov	r0, r3
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	0800d024 	.word	0x0800d024

080030bc <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>:

/* Generic Publisher */
class Publisher
{
public:
  Publisher(const char * topic_name, Msg * msg, int endpoint = rosserial_msgs::TopicInfo::ID_PUBLISHER) :
 80030bc:	b480      	push	{r7}
 80030be:	b085      	sub	sp, #20
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	60b9      	str	r1, [r7, #8]
 80030c6:	607a      	str	r2, [r7, #4]
 80030c8:	603b      	str	r3, [r7, #0]
    topic_(topic_name),
    msg_(msg),
    endpoint_(endpoint) {};
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	68ba      	ldr	r2, [r7, #8]
 80030ce:	601a      	str	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	687a      	ldr	r2, [r7, #4]
 80030d4:	605a      	str	r2, [r3, #4]
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	683a      	ldr	r2, [r7, #0]
 80030da:	611a      	str	r2, [r3, #16]
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	4618      	mov	r0, r3
 80030e0:	3714      	adds	r7, #20
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr

080030ea <_ZN3ros9Publisher7publishEPKNS_3MsgE>:

  int publish(const Msg * msg)
 80030ea:	b580      	push	{r7, lr}
 80030ec:	b082      	sub	sp, #8
 80030ee:	af00      	add	r7, sp, #0
 80030f0:	6078      	str	r0, [r7, #4]
 80030f2:	6039      	str	r1, [r7, #0]
  {
    return nh_->publish(id_, msg);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	68d8      	ldr	r0, [r3, #12]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	6891      	ldr	r1, [r2, #8]
 8003104:	683a      	ldr	r2, [r7, #0]
 8003106:	4798      	blx	r3
 8003108:	4603      	mov	r3, r0
  };
 800310a:	4618      	mov	r0, r3
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}

08003112 <_ZN3ros9Publisher15getEndpointTypeEv>:
  int getEndpointType()
 8003112:	b480      	push	{r7}
 8003114:	b083      	sub	sp, #12
 8003116:	af00      	add	r7, sp, #0
 8003118:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	691b      	ldr	r3, [r3, #16]
  }
 800311e:	4618      	mov	r0, r3
 8003120:	370c      	adds	r7, #12
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
	...

0800312c <_ZN13geometry_msgs7Vector3C1Ev>:
      typedef float _y_type;
      _y_type y;
      typedef float _z_type;
      _z_type z;

    Vector3():
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	6078      	str	r0, [r7, #4]
      x(0),
      y(0),
      z(0)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff f98a 	bl	8002450 <_ZN3ros3MsgC1Ev>
 800313c:	4a09      	ldr	r2, [pc, #36]	; (8003164 <_ZN13geometry_msgs7Vector3C1Ev+0x38>)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	601a      	str	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f04f 0200 	mov.w	r2, #0
 8003148:	605a      	str	r2, [r3, #4]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f04f 0200 	mov.w	r2, #0
 8003150:	609a      	str	r2, [r3, #8]
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	f04f 0200 	mov.w	r2, #0
 8003158:	60da      	str	r2, [r3, #12]
    {
    }
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	4618      	mov	r0, r3
 800315e:	3708      	adds	r7, #8
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	0800d344 	.word	0x0800d344

08003168 <_ZNK13geometry_msgs7Vector39serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003172:	2300      	movs	r3, #0
 8003174:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->x);
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	683a      	ldr	r2, [r7, #0]
 800317a:	441a      	add	r2, r3
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	edd3 7a01 	vldr	s15, [r3, #4]
 8003182:	eeb0 0a67 	vmov.f32	s0, s15
 8003186:	4610      	mov	r0, r2
 8003188:	f7ff f883 	bl	8002292 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 800318c:	4602      	mov	r2, r0
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	4413      	add	r3, r2
 8003192:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->y);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	683a      	ldr	r2, [r7, #0]
 8003198:	441a      	add	r2, r3
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	edd3 7a02 	vldr	s15, [r3, #8]
 80031a0:	eeb0 0a67 	vmov.f32	s0, s15
 80031a4:	4610      	mov	r0, r2
 80031a6:	f7ff f874 	bl	8002292 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80031aa:	4602      	mov	r2, r0
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4413      	add	r3, r2
 80031b0:	60fb      	str	r3, [r7, #12]
      offset += serializeAvrFloat64(outbuffer + offset, this->z);
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	441a      	add	r2, r3
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	edd3 7a03 	vldr	s15, [r3, #12]
 80031be:	eeb0 0a67 	vmov.f32	s0, s15
 80031c2:	4610      	mov	r0, r2
 80031c4:	f7ff f865 	bl	8002292 <_ZN3ros3Msg19serializeAvrFloat64EPhf>
 80031c8:	4602      	mov	r2, r0
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	4413      	add	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]
      return offset;
 80031d0:	68fb      	ldr	r3, [r7, #12]
    }
 80031d2:	4618      	mov	r0, r3
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}

080031da <_ZN13geometry_msgs7Vector311deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80031da:	b580      	push	{r7, lr}
 80031dc:	b084      	sub	sp, #16
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
 80031e2:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80031e4:	2300      	movs	r3, #0
 80031e6:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->x));
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	683a      	ldr	r2, [r7, #0]
 80031ec:	441a      	add	r2, r3
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	3304      	adds	r3, #4
 80031f2:	4619      	mov	r1, r3
 80031f4:	4610      	mov	r0, r2
 80031f6:	f7ff f8b8 	bl	800236a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 80031fa:	4602      	mov	r2, r0
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4413      	add	r3, r2
 8003200:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->y));
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	683a      	ldr	r2, [r7, #0]
 8003206:	441a      	add	r2, r3
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	3308      	adds	r3, #8
 800320c:	4619      	mov	r1, r3
 800320e:	4610      	mov	r0, r2
 8003210:	f7ff f8ab 	bl	800236a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 8003214:	4602      	mov	r2, r0
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	4413      	add	r3, r2
 800321a:	60fb      	str	r3, [r7, #12]
      offset += deserializeAvrFloat64(inbuffer + offset, &(this->z));
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	683a      	ldr	r2, [r7, #0]
 8003220:	441a      	add	r2, r3
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	330c      	adds	r3, #12
 8003226:	4619      	mov	r1, r3
 8003228:	4610      	mov	r0, r2
 800322a:	f7ff f89e 	bl	800236a <_ZN3ros3Msg21deserializeAvrFloat64EPKhPf>
 800322e:	4602      	mov	r2, r0
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	4413      	add	r3, r2
 8003234:	60fb      	str	r3, [r7, #12]
     return offset;
 8003236:	68fb      	ldr	r3, [r7, #12]
    }
 8003238:	4618      	mov	r0, r3
 800323a:	3710      	adds	r7, #16
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <_ZN13geometry_msgs7Vector37getTypeEv>:

    const char * getType(){ return "geometry_msgs/Vector3"; };
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	4b03      	ldr	r3, [pc, #12]	; (8003258 <_ZN13geometry_msgs7Vector37getTypeEv+0x18>)
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	0800d048 	.word	0x0800d048

0800325c <_ZN13geometry_msgs7Vector36getMD5Ev>:
    const char * getMD5(){ return "4a842b65f413084dc2b10fb484ea7f17"; };
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	4b03      	ldr	r3, [pc, #12]	; (8003274 <_ZN13geometry_msgs7Vector36getMD5Ev+0x18>)
 8003266:	4618      	mov	r0, r3
 8003268:	370c      	adds	r7, #12
 800326a:	46bd      	mov	sp, r7
 800326c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003270:	4770      	bx	lr
 8003272:	bf00      	nop
 8003274:	0800d060 	.word	0x0800d060

08003278 <_ZN13geometry_msgs5TwistC1Ev>:
      typedef geometry_msgs::Vector3 _linear_type;
      _linear_type linear;
      typedef geometry_msgs::Vector3 _angular_type;
      _angular_type angular;

    Twist():
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
      linear(),
      angular()
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	4618      	mov	r0, r3
 8003284:	f7ff f8e4 	bl	8002450 <_ZN3ros3MsgC1Ev>
 8003288:	4a08      	ldr	r2, [pc, #32]	; (80032ac <_ZN13geometry_msgs5TwistC1Ev+0x34>)
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	3304      	adds	r3, #4
 8003292:	4618      	mov	r0, r3
 8003294:	f7ff ff4a 	bl	800312c <_ZN13geometry_msgs7Vector3C1Ev>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	3314      	adds	r3, #20
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff ff45 	bl	800312c <_ZN13geometry_msgs7Vector3C1Ev>
    {
    }
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4618      	mov	r0, r3
 80032a6:	3708      	adds	r7, #8
 80032a8:	46bd      	mov	sp, r7
 80032aa:	bd80      	pop	{r7, pc}
 80032ac:	0800d32c 	.word	0x0800d32c

080032b0 <_ZNK13geometry_msgs5Twist9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b084      	sub	sp, #16
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
 80032b8:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80032ba:	2300      	movs	r3, #0
 80032bc:	60fb      	str	r3, [r7, #12]
      offset += this->linear.serialize(outbuffer + offset);
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	1d18      	adds	r0, r3, #4
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	4413      	add	r3, r2
 80032c8:	4619      	mov	r1, r3
 80032ca:	f7ff ff4d 	bl	8003168 <_ZNK13geometry_msgs7Vector39serializeEPh>
 80032ce:	4602      	mov	r2, r0
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	4413      	add	r3, r2
 80032d4:	60fb      	str	r3, [r7, #12]
      offset += this->angular.serialize(outbuffer + offset);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	f103 0014 	add.w	r0, r3, #20
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	683a      	ldr	r2, [r7, #0]
 80032e0:	4413      	add	r3, r2
 80032e2:	4619      	mov	r1, r3
 80032e4:	f7ff ff40 	bl	8003168 <_ZNK13geometry_msgs7Vector39serializeEPh>
 80032e8:	4602      	mov	r2, r0
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	4413      	add	r3, r2
 80032ee:	60fb      	str	r3, [r7, #12]
      return offset;
 80032f0:	68fb      	ldr	r3, [r7, #12]
    }
 80032f2:	4618      	mov	r0, r3
 80032f4:	3710      	adds	r7, #16
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <_ZN13geometry_msgs5Twist11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 80032fa:	b580      	push	{r7, lr}
 80032fc:	b084      	sub	sp, #16
 80032fe:	af00      	add	r7, sp, #0
 8003300:	6078      	str	r0, [r7, #4]
 8003302:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003304:	2300      	movs	r3, #0
 8003306:	60fb      	str	r3, [r7, #12]
      offset += this->linear.deserialize(inbuffer + offset);
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	1d18      	adds	r0, r3, #4
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	683a      	ldr	r2, [r7, #0]
 8003310:	4413      	add	r3, r2
 8003312:	4619      	mov	r1, r3
 8003314:	f7ff ff61 	bl	80031da <_ZN13geometry_msgs7Vector311deserializeEPh>
 8003318:	4602      	mov	r2, r0
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	4413      	add	r3, r2
 800331e:	60fb      	str	r3, [r7, #12]
      offset += this->angular.deserialize(inbuffer + offset);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f103 0014 	add.w	r0, r3, #20
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	683a      	ldr	r2, [r7, #0]
 800332a:	4413      	add	r3, r2
 800332c:	4619      	mov	r1, r3
 800332e:	f7ff ff54 	bl	80031da <_ZN13geometry_msgs7Vector311deserializeEPh>
 8003332:	4602      	mov	r2, r0
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	4413      	add	r3, r2
 8003338:	60fb      	str	r3, [r7, #12]
     return offset;
 800333a:	68fb      	ldr	r3, [r7, #12]
    }
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}

08003344 <_ZN13geometry_msgs5Twist7getTypeEv>:

    const char * getType(){ return "geometry_msgs/Twist"; };
 8003344:	b480      	push	{r7}
 8003346:	b083      	sub	sp, #12
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	4b03      	ldr	r3, [pc, #12]	; (800335c <_ZN13geometry_msgs5Twist7getTypeEv+0x18>)
 800334e:	4618      	mov	r0, r3
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr
 800335a:	bf00      	nop
 800335c:	0800d084 	.word	0x0800d084

08003360 <_ZN13geometry_msgs5Twist6getMD5Ev>:
    const char * getMD5(){ return "9f195f881246fdfa2798d1d3eebca84a"; };
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
 8003368:	4b03      	ldr	r3, [pc, #12]	; (8003378 <_ZN13geometry_msgs5Twist6getMD5Ev+0x18>)
 800336a:	4618      	mov	r0, r3
 800336c:	370c      	adds	r7, #12
 800336e:	46bd      	mov	sp, r7
 8003370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003374:	4770      	bx	lr
 8003376:	bf00      	nop
 8003378:	0800d098 	.word	0x0800d098

0800337c <_ZN13freeway_joyfw10stm_fw_msgC1Ev>:
      typedef bool _e_stop_status_type;
      _e_stop_status_type e_stop_status;
      typedef geometry_msgs::Twist _cmd_vel_mcu_type;
      _cmd_vel_mcu_type cmd_vel_mcu;

    stm_fw_msg():
 800337c:	b580      	push	{r7, lr}
 800337e:	b082      	sub	sp, #8
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
      am_status(0),
      e_stop_status(0),
      cmd_vel_mcu()
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	4618      	mov	r0, r3
 8003388:	f7ff f862 	bl	8002450 <_ZN3ros3MsgC1Ev>
 800338c:	4a09      	ldr	r2, [pc, #36]	; (80033b4 <_ZN13freeway_joyfw10stm_fw_msgC1Ev+0x38>)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	601a      	str	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2200      	movs	r2, #0
 8003396:	711a      	strb	r2, [r3, #4]
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	715a      	strb	r2, [r3, #5]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	3308      	adds	r3, #8
 80033a2:	4618      	mov	r0, r3
 80033a4:	f7ff ff68 	bl	8003278 <_ZN13geometry_msgs5TwistC1Ev>
    {
    }
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	4618      	mov	r0, r3
 80033ac:	3708      	adds	r7, #8
 80033ae:	46bd      	mov	sp, r7
 80033b0:	bd80      	pop	{r7, pc}
 80033b2:	bf00      	nop
 80033b4:	0800d314 	.word	0x0800d314

080033b8 <_ZNK13freeway_joyfw10stm_fw_msg9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80033c2:	2300      	movs	r3, #0
 80033c4:	617b      	str	r3, [r7, #20]
      union {
        bool real;
        uint8_t base;
      } u_am_status;
      u_am_status.real = this->am_status;
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	791b      	ldrb	r3, [r3, #4]
 80033ca:	743b      	strb	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_am_status.base >> (8 * 0)) & 0xFF;
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	683a      	ldr	r2, [r7, #0]
 80033d0:	4413      	add	r3, r2
 80033d2:	7c3a      	ldrb	r2, [r7, #16]
 80033d4:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->am_status);
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	3301      	adds	r3, #1
 80033da:	617b      	str	r3, [r7, #20]
      union {
        bool real;
        uint8_t base;
      } u_e_stop_status;
      u_e_stop_status.real = this->e_stop_status;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	795b      	ldrb	r3, [r3, #5]
 80033e0:	733b      	strb	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_e_stop_status.base >> (8 * 0)) & 0xFF;
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	683a      	ldr	r2, [r7, #0]
 80033e6:	4413      	add	r3, r2
 80033e8:	7b3a      	ldrb	r2, [r7, #12]
 80033ea:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->e_stop_status);
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	3301      	adds	r3, #1
 80033f0:	617b      	str	r3, [r7, #20]
      offset += this->cmd_vel_mcu.serialize(outbuffer + offset);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	f103 0008 	add.w	r0, r3, #8
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	683a      	ldr	r2, [r7, #0]
 80033fc:	4413      	add	r3, r2
 80033fe:	4619      	mov	r1, r3
 8003400:	f7ff ff56 	bl	80032b0 <_ZNK13geometry_msgs5Twist9serializeEPh>
 8003404:	4602      	mov	r2, r0
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	4413      	add	r3, r2
 800340a:	617b      	str	r3, [r7, #20]
      return offset;
 800340c:	697b      	ldr	r3, [r7, #20]
    }
 800340e:	4618      	mov	r0, r3
 8003410:	3718      	adds	r7, #24
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}

08003416 <_ZN13freeway_joyfw10stm_fw_msg11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8003416:	b580      	push	{r7, lr}
 8003418:	b086      	sub	sp, #24
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
 800341e:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003420:	2300      	movs	r3, #0
 8003422:	617b      	str	r3, [r7, #20]
      union {
        bool real;
        uint8_t base;
      } u_am_status;
      u_am_status.base = 0;
 8003424:	2300      	movs	r3, #0
 8003426:	743b      	strb	r3, [r7, #16]
      u_am_status.base |= ((uint8_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003428:	7c3a      	ldrb	r2, [r7, #16]
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	6839      	ldr	r1, [r7, #0]
 800342e:	440b      	add	r3, r1
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	4313      	orrs	r3, r2
 8003434:	b2db      	uxtb	r3, r3
 8003436:	743b      	strb	r3, [r7, #16]
      this->am_status = u_am_status.real;
 8003438:	7c3a      	ldrb	r2, [r7, #16]
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->am_status);
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	3301      	adds	r3, #1
 8003442:	617b      	str	r3, [r7, #20]
      union {
        bool real;
        uint8_t base;
      } u_e_stop_status;
      u_e_stop_status.base = 0;
 8003444:	2300      	movs	r3, #0
 8003446:	733b      	strb	r3, [r7, #12]
      u_e_stop_status.base |= ((uint8_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003448:	7b3a      	ldrb	r2, [r7, #12]
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	6839      	ldr	r1, [r7, #0]
 800344e:	440b      	add	r3, r1
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	4313      	orrs	r3, r2
 8003454:	b2db      	uxtb	r3, r3
 8003456:	733b      	strb	r3, [r7, #12]
      this->e_stop_status = u_e_stop_status.real;
 8003458:	7b3a      	ldrb	r2, [r7, #12]
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	715a      	strb	r2, [r3, #5]
      offset += sizeof(this->e_stop_status);
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	3301      	adds	r3, #1
 8003462:	617b      	str	r3, [r7, #20]
      offset += this->cmd_vel_mcu.deserialize(inbuffer + offset);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	f103 0008 	add.w	r0, r3, #8
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	683a      	ldr	r2, [r7, #0]
 800346e:	4413      	add	r3, r2
 8003470:	4619      	mov	r1, r3
 8003472:	f7ff ff42 	bl	80032fa <_ZN13geometry_msgs5Twist11deserializeEPh>
 8003476:	4602      	mov	r2, r0
 8003478:	697b      	ldr	r3, [r7, #20]
 800347a:	4413      	add	r3, r2
 800347c:	617b      	str	r3, [r7, #20]
     return offset;
 800347e:	697b      	ldr	r3, [r7, #20]
    }
 8003480:	4618      	mov	r0, r3
 8003482:	3718      	adds	r7, #24
 8003484:	46bd      	mov	sp, r7
 8003486:	bd80      	pop	{r7, pc}

08003488 <_ZN13freeway_joyfw10stm_fw_msg7getTypeEv>:

    const char * getType(){ return "freeway_joyfw/stm_fw_msg"; };
 8003488:	b480      	push	{r7}
 800348a:	b083      	sub	sp, #12
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	4b03      	ldr	r3, [pc, #12]	; (80034a0 <_ZN13freeway_joyfw10stm_fw_msg7getTypeEv+0x18>)
 8003492:	4618      	mov	r0, r3
 8003494:	370c      	adds	r7, #12
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	0800d0bc 	.word	0x0800d0bc

080034a4 <_ZN13freeway_joyfw10stm_fw_msg6getMD5Ev>:
    const char * getMD5(){ return "fa2d9ef9f2382f4119166968f815e551"; };
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
 80034ac:	4b03      	ldr	r3, [pc, #12]	; (80034bc <_ZN13freeway_joyfw10stm_fw_msg6getMD5Ev+0x18>)
 80034ae:	4618      	mov	r0, r3
 80034b0:	370c      	adds	r7, #12
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	0800d0d8 	.word	0x0800d0d8

080034c0 <_ZN13freeway_joyfw10stm_am_msgC1Ev>:
  {
    public:
      typedef bool _am_status2_type;
      _am_status2_type am_status2;

    stm_am_msg():
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
      am_status2(0)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7fe ffc0 	bl	8002450 <_ZN3ros3MsgC1Ev>
 80034d0:	4a05      	ldr	r2, [pc, #20]	; (80034e8 <_ZN13freeway_joyfw10stm_am_msgC1Ev+0x28>)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	601a      	str	r2, [r3, #0]
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2200      	movs	r2, #0
 80034da:	711a      	strb	r2, [r3, #4]
    {
    }
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	4618      	mov	r0, r3
 80034e0:	3708      	adds	r7, #8
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}
 80034e6:	bf00      	nop
 80034e8:	0800d2fc 	.word	0x0800d2fc

080034ec <_ZNK13freeway_joyfw10stm_am_msg9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80034ec:	b480      	push	{r7}
 80034ee:	b085      	sub	sp, #20
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80034f6:	2300      	movs	r3, #0
 80034f8:	60fb      	str	r3, [r7, #12]
      union {
        bool real;
        uint8_t base;
      } u_am_status2;
      u_am_status2.real = this->am_status2;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	791b      	ldrb	r3, [r3, #4]
 80034fe:	723b      	strb	r3, [r7, #8]
      *(outbuffer + offset + 0) = (u_am_status2.base >> (8 * 0)) & 0xFF;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	683a      	ldr	r2, [r7, #0]
 8003504:	4413      	add	r3, r2
 8003506:	7a3a      	ldrb	r2, [r7, #8]
 8003508:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->am_status2);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	3301      	adds	r3, #1
 800350e:	60fb      	str	r3, [r7, #12]
      return offset;
 8003510:	68fb      	ldr	r3, [r7, #12]
    }
 8003512:	4618      	mov	r0, r3
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr

0800351e <_ZN13freeway_joyfw10stm_am_msg11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 800351e:	b480      	push	{r7}
 8003520:	b085      	sub	sp, #20
 8003522:	af00      	add	r7, sp, #0
 8003524:	6078      	str	r0, [r7, #4]
 8003526:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003528:	2300      	movs	r3, #0
 800352a:	60fb      	str	r3, [r7, #12]
      union {
        bool real;
        uint8_t base;
      } u_am_status2;
      u_am_status2.base = 0;
 800352c:	2300      	movs	r3, #0
 800352e:	723b      	strb	r3, [r7, #8]
      u_am_status2.base |= ((uint8_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003530:	7a3a      	ldrb	r2, [r7, #8]
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6839      	ldr	r1, [r7, #0]
 8003536:	440b      	add	r3, r1
 8003538:	781b      	ldrb	r3, [r3, #0]
 800353a:	4313      	orrs	r3, r2
 800353c:	b2db      	uxtb	r3, r3
 800353e:	723b      	strb	r3, [r7, #8]
      this->am_status2 = u_am_status2.real;
 8003540:	7a3a      	ldrb	r2, [r7, #8]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	711a      	strb	r2, [r3, #4]
      offset += sizeof(this->am_status2);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	3301      	adds	r3, #1
 800354a:	60fb      	str	r3, [r7, #12]
     return offset;
 800354c:	68fb      	ldr	r3, [r7, #12]
    }
 800354e:	4618      	mov	r0, r3
 8003550:	3714      	adds	r7, #20
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
	...

0800355c <_ZN13freeway_joyfw10stm_am_msg7getTypeEv>:

    const char * getType(){ return "freeway_joyfw/stm_am_msg"; };
 800355c:	b480      	push	{r7}
 800355e:	b083      	sub	sp, #12
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
 8003564:	4b03      	ldr	r3, [pc, #12]	; (8003574 <_ZN13freeway_joyfw10stm_am_msg7getTypeEv+0x18>)
 8003566:	4618      	mov	r0, r3
 8003568:	370c      	adds	r7, #12
 800356a:	46bd      	mov	sp, r7
 800356c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003570:	4770      	bx	lr
 8003572:	bf00      	nop
 8003574:	0800d0fc 	.word	0x0800d0fc

08003578 <_ZN13freeway_joyfw10stm_am_msg6getMD5Ev>:
    const char * getMD5(){ return "7d69f08cbd0079f4e385def6382afcb2"; };
 8003578:	b480      	push	{r7}
 800357a:	b083      	sub	sp, #12
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
 8003580:	4b03      	ldr	r3, [pc, #12]	; (8003590 <_ZN13freeway_joyfw10stm_am_msg6getMD5Ev+0x18>)
 8003582:	4618      	mov	r0, r3
 8003584:	370c      	adds	r7, #12
 8003586:	46bd      	mov	sp, r7
 8003588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	0800d118 	.word	0x0800d118

08003594 <_ZN8std_msgs6HeaderC1Ev>:
      typedef ros::Time _stamp_type;
      _stamp_type stamp;
      typedef const char* _frame_id_type;
      _frame_id_type frame_id;

    Header():
 8003594:	b580      	push	{r7, lr}
 8003596:	b082      	sub	sp, #8
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
      seq(0),
      stamp(),
      frame_id("")
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4618      	mov	r0, r3
 80035a0:	f7fe ff56 	bl	8002450 <_ZN3ros3MsgC1Ev>
 80035a4:	4a09      	ldr	r2, [pc, #36]	; (80035cc <_ZN8std_msgs6HeaderC1Ev+0x38>)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	601a      	str	r2, [r3, #0]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	605a      	str	r2, [r3, #4]
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3308      	adds	r3, #8
 80035b4:	4618      	mov	r0, r3
 80035b6:	f7fe ff3a 	bl	800242e <_ZN3ros4TimeC1Ev>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	4a04      	ldr	r2, [pc, #16]	; (80035d0 <_ZN8std_msgs6HeaderC1Ev+0x3c>)
 80035be:	611a      	str	r2, [r3, #16]
    {
    }
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	4618      	mov	r0, r3
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
 80035ca:	bf00      	nop
 80035cc:	0800d2e4 	.word	0x0800d2e4
 80035d0:	0800cfa8 	.word	0x0800cfa8

080035d4 <_ZNK8std_msgs6Header9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b084      	sub	sp, #16
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->seq >> (8 * 0)) & 0xFF;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6859      	ldr	r1, [r3, #4]
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	683a      	ldr	r2, [r7, #0]
 80035ea:	4413      	add	r3, r2
 80035ec:	b2ca      	uxtb	r2, r1
 80035ee:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->seq >> (8 * 1)) & 0xFF;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	685b      	ldr	r3, [r3, #4]
 80035f4:	0a19      	lsrs	r1, r3, #8
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	3301      	adds	r3, #1
 80035fa:	683a      	ldr	r2, [r7, #0]
 80035fc:	4413      	add	r3, r2
 80035fe:	b2ca      	uxtb	r2, r1
 8003600:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->seq >> (8 * 2)) & 0xFF;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	0c19      	lsrs	r1, r3, #16
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	3302      	adds	r3, #2
 800360c:	683a      	ldr	r2, [r7, #0]
 800360e:	4413      	add	r3, r2
 8003610:	b2ca      	uxtb	r2, r1
 8003612:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->seq >> (8 * 3)) & 0xFF;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	0e19      	lsrs	r1, r3, #24
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	3303      	adds	r3, #3
 800361e:	683a      	ldr	r2, [r7, #0]
 8003620:	4413      	add	r3, r2
 8003622:	b2ca      	uxtb	r2, r1
 8003624:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->seq);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	3304      	adds	r3, #4
 800362a:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stamp.sec >> (8 * 0)) & 0xFF;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	6899      	ldr	r1, [r3, #8]
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	683a      	ldr	r2, [r7, #0]
 8003634:	4413      	add	r3, r2
 8003636:	b2ca      	uxtb	r2, r1
 8003638:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stamp.sec >> (8 * 1)) & 0xFF;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	0a19      	lsrs	r1, r3, #8
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	3301      	adds	r3, #1
 8003644:	683a      	ldr	r2, [r7, #0]
 8003646:	4413      	add	r3, r2
 8003648:	b2ca      	uxtb	r2, r1
 800364a:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stamp.sec >> (8 * 2)) & 0xFF;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	0c19      	lsrs	r1, r3, #16
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	3302      	adds	r3, #2
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	4413      	add	r3, r2
 800365a:	b2ca      	uxtb	r2, r1
 800365c:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stamp.sec >> (8 * 3)) & 0xFF;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	689b      	ldr	r3, [r3, #8]
 8003662:	0e19      	lsrs	r1, r3, #24
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	3303      	adds	r3, #3
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	4413      	add	r3, r2
 800366c:	b2ca      	uxtb	r2, r1
 800366e:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stamp.sec);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	3304      	adds	r3, #4
 8003674:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (this->stamp.nsec >> (8 * 0)) & 0xFF;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	68d9      	ldr	r1, [r3, #12]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	4413      	add	r3, r2
 8003680:	b2ca      	uxtb	r2, r1
 8003682:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (this->stamp.nsec >> (8 * 1)) & 0xFF;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	68db      	ldr	r3, [r3, #12]
 8003688:	0a19      	lsrs	r1, r3, #8
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	3301      	adds	r3, #1
 800368e:	683a      	ldr	r2, [r7, #0]
 8003690:	4413      	add	r3, r2
 8003692:	b2ca      	uxtb	r2, r1
 8003694:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (this->stamp.nsec >> (8 * 2)) & 0xFF;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	68db      	ldr	r3, [r3, #12]
 800369a:	0c19      	lsrs	r1, r3, #16
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	3302      	adds	r3, #2
 80036a0:	683a      	ldr	r2, [r7, #0]
 80036a2:	4413      	add	r3, r2
 80036a4:	b2ca      	uxtb	r2, r1
 80036a6:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (this->stamp.nsec >> (8 * 3)) & 0xFF;
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	68db      	ldr	r3, [r3, #12]
 80036ac:	0e19      	lsrs	r1, r3, #24
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	3303      	adds	r3, #3
 80036b2:	683a      	ldr	r2, [r7, #0]
 80036b4:	4413      	add	r3, r2
 80036b6:	b2ca      	uxtb	r2, r1
 80036b8:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->stamp.nsec);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	3304      	adds	r3, #4
 80036be:	60fb      	str	r3, [r7, #12]
      uint32_t length_frame_id = strlen(this->frame_id);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	691b      	ldr	r3, [r3, #16]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fc fd93 	bl	80001f0 <strlen>
 80036ca:	60b8      	str	r0, [r7, #8]
      varToArr(outbuffer + offset, length_frame_id);
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	683a      	ldr	r2, [r7, #0]
 80036d0:	4413      	add	r3, r2
 80036d2:	68b9      	ldr	r1, [r7, #8]
 80036d4:	4618      	mov	r0, r3
 80036d6:	f000 fd1b 	bl	8004110 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>
      offset += 4;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	3304      	adds	r3, #4
 80036de:	60fb      	str	r3, [r7, #12]
      memcpy(outbuffer + offset, this->frame_id, length_frame_id);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	683a      	ldr	r2, [r7, #0]
 80036e4:	18d0      	adds	r0, r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	691b      	ldr	r3, [r3, #16]
 80036ea:	68ba      	ldr	r2, [r7, #8]
 80036ec:	4619      	mov	r1, r3
 80036ee:	f009 fa9d 	bl	800cc2c <memcpy>
      offset += length_frame_id;
 80036f2:	68fa      	ldr	r2, [r7, #12]
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	4413      	add	r3, r2
 80036f8:	60fb      	str	r3, [r7, #12]
      return offset;
 80036fa:	68fb      	ldr	r3, [r7, #12]
    }
 80036fc:	4618      	mov	r0, r3
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <_ZN8std_msgs6Header11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8003704:	b580      	push	{r7, lr}
 8003706:	b086      	sub	sp, #24
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
 800370c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800370e:	2300      	movs	r3, #0
 8003710:	613b      	str	r3, [r7, #16]
      this->seq =  ((uint32_t) (*(inbuffer + offset)));
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	683a      	ldr	r2, [r7, #0]
 8003716:	4413      	add	r3, r2
 8003718:	781b      	ldrb	r3, [r3, #0]
 800371a:	461a      	mov	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685a      	ldr	r2, [r3, #4]
 8003724:	693b      	ldr	r3, [r7, #16]
 8003726:	3301      	adds	r3, #1
 8003728:	6839      	ldr	r1, [r7, #0]
 800372a:	440b      	add	r3, r1
 800372c:	781b      	ldrb	r3, [r3, #0]
 800372e:	021b      	lsls	r3, r3, #8
 8003730:	431a      	orrs	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	685a      	ldr	r2, [r3, #4]
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	3302      	adds	r3, #2
 800373e:	6839      	ldr	r1, [r7, #0]
 8003740:	440b      	add	r3, r1
 8003742:	781b      	ldrb	r3, [r3, #0]
 8003744:	041b      	lsls	r3, r3, #16
 8003746:	431a      	orrs	r2, r3
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	605a      	str	r2, [r3, #4]
      this->seq |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	685a      	ldr	r2, [r3, #4]
 8003750:	693b      	ldr	r3, [r7, #16]
 8003752:	3303      	adds	r3, #3
 8003754:	6839      	ldr	r1, [r7, #0]
 8003756:	440b      	add	r3, r1
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	061b      	lsls	r3, r3, #24
 800375c:	431a      	orrs	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	605a      	str	r2, [r3, #4]
      offset += sizeof(this->seq);
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	3304      	adds	r3, #4
 8003766:	613b      	str	r3, [r7, #16]
      this->stamp.sec =  ((uint32_t) (*(inbuffer + offset)));
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	4413      	add	r3, r2
 800376e:	781b      	ldrb	r3, [r3, #0]
 8003770:	461a      	mov	r2, r3
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689a      	ldr	r2, [r3, #8]
 800377a:	693b      	ldr	r3, [r7, #16]
 800377c:	3301      	adds	r3, #1
 800377e:	6839      	ldr	r1, [r7, #0]
 8003780:	440b      	add	r3, r1
 8003782:	781b      	ldrb	r3, [r3, #0]
 8003784:	021b      	lsls	r3, r3, #8
 8003786:	431a      	orrs	r2, r3
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	689a      	ldr	r2, [r3, #8]
 8003790:	693b      	ldr	r3, [r7, #16]
 8003792:	3302      	adds	r3, #2
 8003794:	6839      	ldr	r1, [r7, #0]
 8003796:	440b      	add	r3, r1
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	041b      	lsls	r3, r3, #16
 800379c:	431a      	orrs	r2, r3
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	609a      	str	r2, [r3, #8]
      this->stamp.sec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	3303      	adds	r3, #3
 80037aa:	6839      	ldr	r1, [r7, #0]
 80037ac:	440b      	add	r3, r1
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	061b      	lsls	r3, r3, #24
 80037b2:	431a      	orrs	r2, r3
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	609a      	str	r2, [r3, #8]
      offset += sizeof(this->stamp.sec);
 80037b8:	693b      	ldr	r3, [r7, #16]
 80037ba:	3304      	adds	r3, #4
 80037bc:	613b      	str	r3, [r7, #16]
      this->stamp.nsec =  ((uint32_t) (*(inbuffer + offset)));
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	683a      	ldr	r2, [r7, #0]
 80037c2:	4413      	add	r3, r2
 80037c4:	781b      	ldrb	r3, [r3, #0]
 80037c6:	461a      	mov	r2, r3
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	68da      	ldr	r2, [r3, #12]
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	3301      	adds	r3, #1
 80037d4:	6839      	ldr	r1, [r7, #0]
 80037d6:	440b      	add	r3, r1
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	021b      	lsls	r3, r3, #8
 80037dc:	431a      	orrs	r2, r3
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68da      	ldr	r2, [r3, #12]
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	3302      	adds	r3, #2
 80037ea:	6839      	ldr	r1, [r7, #0]
 80037ec:	440b      	add	r3, r1
 80037ee:	781b      	ldrb	r3, [r3, #0]
 80037f0:	041b      	lsls	r3, r3, #16
 80037f2:	431a      	orrs	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	60da      	str	r2, [r3, #12]
      this->stamp.nsec |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	68da      	ldr	r2, [r3, #12]
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	3303      	adds	r3, #3
 8003800:	6839      	ldr	r1, [r7, #0]
 8003802:	440b      	add	r3, r1
 8003804:	781b      	ldrb	r3, [r3, #0]
 8003806:	061b      	lsls	r3, r3, #24
 8003808:	431a      	orrs	r2, r3
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	60da      	str	r2, [r3, #12]
      offset += sizeof(this->stamp.nsec);
 800380e:	693b      	ldr	r3, [r7, #16]
 8003810:	3304      	adds	r3, #4
 8003812:	613b      	str	r3, [r7, #16]
      uint32_t length_frame_id;
      arrToVar(length_frame_id, (inbuffer + offset));
 8003814:	693b      	ldr	r3, [r7, #16]
 8003816:	683a      	ldr	r2, [r7, #0]
 8003818:	441a      	add	r2, r3
 800381a:	f107 030c 	add.w	r3, r7, #12
 800381e:	4611      	mov	r1, r2
 8003820:	4618      	mov	r0, r3
 8003822:	f000 fc93 	bl	800414c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>
      offset += 4;
 8003826:	693b      	ldr	r3, [r7, #16]
 8003828:	3304      	adds	r3, #4
 800382a:	613b      	str	r3, [r7, #16]
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 800382c:	693b      	ldr	r3, [r7, #16]
 800382e:	617b      	str	r3, [r7, #20]
 8003830:	693a      	ldr	r2, [r7, #16]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	4413      	add	r3, r2
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	429a      	cmp	r2, r3
 800383a:	d20c      	bcs.n	8003856 <_ZN8std_msgs6Header11deserializeEPh+0x152>
          inbuffer[k-1]=inbuffer[k];
 800383c:	683a      	ldr	r2, [r7, #0]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	441a      	add	r2, r3
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	3b01      	subs	r3, #1
 8003846:	6839      	ldr	r1, [r7, #0]
 8003848:	440b      	add	r3, r1
 800384a:	7812      	ldrb	r2, [r2, #0]
 800384c:	701a      	strb	r2, [r3, #0]
      for(unsigned int k= offset; k< offset+length_frame_id; ++k){
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	3301      	adds	r3, #1
 8003852:	617b      	str	r3, [r7, #20]
 8003854:	e7ec      	b.n	8003830 <_ZN8std_msgs6Header11deserializeEPh+0x12c>
      }
      inbuffer[offset+length_frame_id-1]=0;
 8003856:	693a      	ldr	r2, [r7, #16]
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	4413      	add	r3, r2
 800385c:	3b01      	subs	r3, #1
 800385e:	683a      	ldr	r2, [r7, #0]
 8003860:	4413      	add	r3, r2
 8003862:	2200      	movs	r2, #0
 8003864:	701a      	strb	r2, [r3, #0]
      this->frame_id = (char *)(inbuffer + offset-1);
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	3b01      	subs	r3, #1
 800386a:	683a      	ldr	r2, [r7, #0]
 800386c:	441a      	add	r2, r3
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	611a      	str	r2, [r3, #16]
      offset += length_frame_id;
 8003872:	693a      	ldr	r2, [r7, #16]
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	4413      	add	r3, r2
 8003878:	613b      	str	r3, [r7, #16]
     return offset;
 800387a:	693b      	ldr	r3, [r7, #16]
    }
 800387c:	4618      	mov	r0, r3
 800387e:	3718      	adds	r7, #24
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <_ZN8std_msgs6Header7getTypeEv>:

    const char * getType(){ return "std_msgs/Header"; };
 8003884:	b480      	push	{r7}
 8003886:	b083      	sub	sp, #12
 8003888:	af00      	add	r7, sp, #0
 800388a:	6078      	str	r0, [r7, #4]
 800388c:	4b03      	ldr	r3, [pc, #12]	; (800389c <_ZN8std_msgs6Header7getTypeEv+0x18>)
 800388e:	4618      	mov	r0, r3
 8003890:	370c      	adds	r7, #12
 8003892:	46bd      	mov	sp, r7
 8003894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003898:	4770      	bx	lr
 800389a:	bf00      	nop
 800389c:	0800d13c 	.word	0x0800d13c

080038a0 <_ZN8std_msgs6Header6getMD5Ev>:
    const char * getMD5(){ return "2176decaecbce78abc3b96ef049fabed"; };
 80038a0:	b480      	push	{r7}
 80038a2:	b083      	sub	sp, #12
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
 80038a8:	4b03      	ldr	r3, [pc, #12]	; (80038b8 <_ZN8std_msgs6Header6getMD5Ev+0x18>)
 80038aa:	4618      	mov	r0, r3
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	0800d14c 	.word	0x0800d14c

080038bc <_ZN11sensor_msgs5RangeC1Ev>:
      typedef float _range_type;
      _range_type range;
      enum { ULTRASOUND = 0 };
      enum { INFRARED = 1 };

    Range():
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
      header(),
      radiation_type(0),
      field_of_view(0),
      min_range(0),
      max_range(0),
      range(0)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	4618      	mov	r0, r3
 80038c8:	f7fe fdc2 	bl	8002450 <_ZN3ros3MsgC1Ev>
 80038cc:	4a0f      	ldr	r2, [pc, #60]	; (800390c <_ZN11sensor_msgs5RangeC1Ev+0x50>)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	3304      	adds	r3, #4
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff fe5c 	bl	8003594 <_ZN8std_msgs6HeaderC1Ev>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	761a      	strb	r2, [r3, #24]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f04f 0200 	mov.w	r2, #0
 80038e8:	61da      	str	r2, [r3, #28]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	f04f 0200 	mov.w	r2, #0
 80038f0:	621a      	str	r2, [r3, #32]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	f04f 0200 	mov.w	r2, #0
 80038f8:	625a      	str	r2, [r3, #36]	; 0x24
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	f04f 0200 	mov.w	r2, #0
 8003900:	629a      	str	r2, [r3, #40]	; 0x28
    {
    }
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4618      	mov	r0, r3
 8003906:	3708      	adds	r7, #8
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	0800d2cc 	.word	0x0800d2cc

08003910 <_ZNK11sensor_msgs5Range9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const
 8003910:	b580      	push	{r7, lr}
 8003912:	b088      	sub	sp, #32
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 800391a:	2300      	movs	r3, #0
 800391c:	61fb      	str	r3, [r7, #28]
      offset += this->header.serialize(outbuffer + offset);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	1d18      	adds	r0, r3, #4
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	683a      	ldr	r2, [r7, #0]
 8003926:	4413      	add	r3, r2
 8003928:	4619      	mov	r1, r3
 800392a:	f7ff fe53 	bl	80035d4 <_ZNK8std_msgs6Header9serializeEPh>
 800392e:	4602      	mov	r2, r0
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	4413      	add	r3, r2
 8003934:	61fb      	str	r3, [r7, #28]
      *(outbuffer + offset + 0) = (this->radiation_type >> (8 * 0)) & 0xFF;
 8003936:	69fb      	ldr	r3, [r7, #28]
 8003938:	683a      	ldr	r2, [r7, #0]
 800393a:	4413      	add	r3, r2
 800393c:	687a      	ldr	r2, [r7, #4]
 800393e:	7e12      	ldrb	r2, [r2, #24]
 8003940:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->radiation_type);
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	3301      	adds	r3, #1
 8003946:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_field_of_view;
      u_field_of_view.real = this->field_of_view;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	69db      	ldr	r3, [r3, #28]
 800394c:	61bb      	str	r3, [r7, #24]
      *(outbuffer + offset + 0) = (u_field_of_view.base >> (8 * 0)) & 0xFF;
 800394e:	69b9      	ldr	r1, [r7, #24]
 8003950:	69fb      	ldr	r3, [r7, #28]
 8003952:	683a      	ldr	r2, [r7, #0]
 8003954:	4413      	add	r3, r2
 8003956:	b2ca      	uxtb	r2, r1
 8003958:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_field_of_view.base >> (8 * 1)) & 0xFF;
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	0a19      	lsrs	r1, r3, #8
 800395e:	69fb      	ldr	r3, [r7, #28]
 8003960:	3301      	adds	r3, #1
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	4413      	add	r3, r2
 8003966:	b2ca      	uxtb	r2, r1
 8003968:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_field_of_view.base >> (8 * 2)) & 0xFF;
 800396a:	69bb      	ldr	r3, [r7, #24]
 800396c:	0c19      	lsrs	r1, r3, #16
 800396e:	69fb      	ldr	r3, [r7, #28]
 8003970:	3302      	adds	r3, #2
 8003972:	683a      	ldr	r2, [r7, #0]
 8003974:	4413      	add	r3, r2
 8003976:	b2ca      	uxtb	r2, r1
 8003978:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_field_of_view.base >> (8 * 3)) & 0xFF;
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	0e19      	lsrs	r1, r3, #24
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	3303      	adds	r3, #3
 8003982:	683a      	ldr	r2, [r7, #0]
 8003984:	4413      	add	r3, r2
 8003986:	b2ca      	uxtb	r2, r1
 8003988:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->field_of_view);
 800398a:	69fb      	ldr	r3, [r7, #28]
 800398c:	3304      	adds	r3, #4
 800398e:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_min_range;
      u_min_range.real = this->min_range;
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6a1b      	ldr	r3, [r3, #32]
 8003994:	617b      	str	r3, [r7, #20]
      *(outbuffer + offset + 0) = (u_min_range.base >> (8 * 0)) & 0xFF;
 8003996:	6979      	ldr	r1, [r7, #20]
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	683a      	ldr	r2, [r7, #0]
 800399c:	4413      	add	r3, r2
 800399e:	b2ca      	uxtb	r2, r1
 80039a0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_min_range.base >> (8 * 1)) & 0xFF;
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	0a19      	lsrs	r1, r3, #8
 80039a6:	69fb      	ldr	r3, [r7, #28]
 80039a8:	3301      	adds	r3, #1
 80039aa:	683a      	ldr	r2, [r7, #0]
 80039ac:	4413      	add	r3, r2
 80039ae:	b2ca      	uxtb	r2, r1
 80039b0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_min_range.base >> (8 * 2)) & 0xFF;
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	0c19      	lsrs	r1, r3, #16
 80039b6:	69fb      	ldr	r3, [r7, #28]
 80039b8:	3302      	adds	r3, #2
 80039ba:	683a      	ldr	r2, [r7, #0]
 80039bc:	4413      	add	r3, r2
 80039be:	b2ca      	uxtb	r2, r1
 80039c0:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_min_range.base >> (8 * 3)) & 0xFF;
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	0e19      	lsrs	r1, r3, #24
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	3303      	adds	r3, #3
 80039ca:	683a      	ldr	r2, [r7, #0]
 80039cc:	4413      	add	r3, r2
 80039ce:	b2ca      	uxtb	r2, r1
 80039d0:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->min_range);
 80039d2:	69fb      	ldr	r3, [r7, #28]
 80039d4:	3304      	adds	r3, #4
 80039d6:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_max_range;
      u_max_range.real = this->max_range;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039dc:	613b      	str	r3, [r7, #16]
      *(outbuffer + offset + 0) = (u_max_range.base >> (8 * 0)) & 0xFF;
 80039de:	6939      	ldr	r1, [r7, #16]
 80039e0:	69fb      	ldr	r3, [r7, #28]
 80039e2:	683a      	ldr	r2, [r7, #0]
 80039e4:	4413      	add	r3, r2
 80039e6:	b2ca      	uxtb	r2, r1
 80039e8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_max_range.base >> (8 * 1)) & 0xFF;
 80039ea:	693b      	ldr	r3, [r7, #16]
 80039ec:	0a19      	lsrs	r1, r3, #8
 80039ee:	69fb      	ldr	r3, [r7, #28]
 80039f0:	3301      	adds	r3, #1
 80039f2:	683a      	ldr	r2, [r7, #0]
 80039f4:	4413      	add	r3, r2
 80039f6:	b2ca      	uxtb	r2, r1
 80039f8:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_max_range.base >> (8 * 2)) & 0xFF;
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	0c19      	lsrs	r1, r3, #16
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	3302      	adds	r3, #2
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	4413      	add	r3, r2
 8003a06:	b2ca      	uxtb	r2, r1
 8003a08:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_max_range.base >> (8 * 3)) & 0xFF;
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	0e19      	lsrs	r1, r3, #24
 8003a0e:	69fb      	ldr	r3, [r7, #28]
 8003a10:	3303      	adds	r3, #3
 8003a12:	683a      	ldr	r2, [r7, #0]
 8003a14:	4413      	add	r3, r2
 8003a16:	b2ca      	uxtb	r2, r1
 8003a18:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->max_range);
 8003a1a:	69fb      	ldr	r3, [r7, #28]
 8003a1c:	3304      	adds	r3, #4
 8003a1e:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_range;
      u_range.real = this->range;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a24:	60fb      	str	r3, [r7, #12]
      *(outbuffer + offset + 0) = (u_range.base >> (8 * 0)) & 0xFF;
 8003a26:	68f9      	ldr	r1, [r7, #12]
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	683a      	ldr	r2, [r7, #0]
 8003a2c:	4413      	add	r3, r2
 8003a2e:	b2ca      	uxtb	r2, r1
 8003a30:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 1) = (u_range.base >> (8 * 1)) & 0xFF;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	0a19      	lsrs	r1, r3, #8
 8003a36:	69fb      	ldr	r3, [r7, #28]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	683a      	ldr	r2, [r7, #0]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	b2ca      	uxtb	r2, r1
 8003a40:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 2) = (u_range.base >> (8 * 2)) & 0xFF;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	0c19      	lsrs	r1, r3, #16
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	3302      	adds	r3, #2
 8003a4a:	683a      	ldr	r2, [r7, #0]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	b2ca      	uxtb	r2, r1
 8003a50:	701a      	strb	r2, [r3, #0]
      *(outbuffer + offset + 3) = (u_range.base >> (8 * 3)) & 0xFF;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	0e19      	lsrs	r1, r3, #24
 8003a56:	69fb      	ldr	r3, [r7, #28]
 8003a58:	3303      	adds	r3, #3
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	b2ca      	uxtb	r2, r1
 8003a60:	701a      	strb	r2, [r3, #0]
      offset += sizeof(this->range);
 8003a62:	69fb      	ldr	r3, [r7, #28]
 8003a64:	3304      	adds	r3, #4
 8003a66:	61fb      	str	r3, [r7, #28]
      return offset;
 8003a68:	69fb      	ldr	r3, [r7, #28]
    }
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	3720      	adds	r7, #32
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}

08003a72 <_ZN11sensor_msgs5Range11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer)
 8003a72:	b580      	push	{r7, lr}
 8003a74:	b088      	sub	sp, #32
 8003a76:	af00      	add	r7, sp, #0
 8003a78:	6078      	str	r0, [r7, #4]
 8003a7a:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	61fb      	str	r3, [r7, #28]
      offset += this->header.deserialize(inbuffer + offset);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	1d18      	adds	r0, r3, #4
 8003a84:	69fb      	ldr	r3, [r7, #28]
 8003a86:	683a      	ldr	r2, [r7, #0]
 8003a88:	4413      	add	r3, r2
 8003a8a:	4619      	mov	r1, r3
 8003a8c:	f7ff fe3a 	bl	8003704 <_ZN8std_msgs6Header11deserializeEPh>
 8003a90:	4602      	mov	r2, r0
 8003a92:	69fb      	ldr	r3, [r7, #28]
 8003a94:	4413      	add	r3, r2
 8003a96:	61fb      	str	r3, [r7, #28]
      this->radiation_type =  ((uint8_t) (*(inbuffer + offset)));
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	683a      	ldr	r2, [r7, #0]
 8003a9c:	4413      	add	r3, r2
 8003a9e:	781a      	ldrb	r2, [r3, #0]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	761a      	strb	r2, [r3, #24]
      offset += sizeof(this->radiation_type);
 8003aa4:	69fb      	ldr	r3, [r7, #28]
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_field_of_view;
      u_field_of_view.base = 0;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	61bb      	str	r3, [r7, #24]
      u_field_of_view.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	69fa      	ldr	r2, [r7, #28]
 8003ab2:	6839      	ldr	r1, [r7, #0]
 8003ab4:	440a      	add	r2, r1
 8003ab6:	7812      	ldrb	r2, [r2, #0]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	61bb      	str	r3, [r7, #24]
      u_field_of_view.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003abc:	69ba      	ldr	r2, [r7, #24]
 8003abe:	69fb      	ldr	r3, [r7, #28]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	6839      	ldr	r1, [r7, #0]
 8003ac4:	440b      	add	r3, r1
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	021b      	lsls	r3, r3, #8
 8003aca:	4313      	orrs	r3, r2
 8003acc:	61bb      	str	r3, [r7, #24]
      u_field_of_view.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003ace:	69ba      	ldr	r2, [r7, #24]
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	3302      	adds	r3, #2
 8003ad4:	6839      	ldr	r1, [r7, #0]
 8003ad6:	440b      	add	r3, r1
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	041b      	lsls	r3, r3, #16
 8003adc:	4313      	orrs	r3, r2
 8003ade:	61bb      	str	r3, [r7, #24]
      u_field_of_view.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003ae0:	69ba      	ldr	r2, [r7, #24]
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	3303      	adds	r3, #3
 8003ae6:	6839      	ldr	r1, [r7, #0]
 8003ae8:	440b      	add	r3, r1
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	061b      	lsls	r3, r3, #24
 8003aee:	4313      	orrs	r3, r2
 8003af0:	61bb      	str	r3, [r7, #24]
      this->field_of_view = u_field_of_view.real;
 8003af2:	69ba      	ldr	r2, [r7, #24]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	61da      	str	r2, [r3, #28]
      offset += sizeof(this->field_of_view);
 8003af8:	69fb      	ldr	r3, [r7, #28]
 8003afa:	3304      	adds	r3, #4
 8003afc:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_min_range;
      u_min_range.base = 0;
 8003afe:	2300      	movs	r3, #0
 8003b00:	617b      	str	r3, [r7, #20]
      u_min_range.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	69fa      	ldr	r2, [r7, #28]
 8003b06:	6839      	ldr	r1, [r7, #0]
 8003b08:	440a      	add	r2, r1
 8003b0a:	7812      	ldrb	r2, [r2, #0]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	617b      	str	r3, [r7, #20]
      u_min_range.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	69fb      	ldr	r3, [r7, #28]
 8003b14:	3301      	adds	r3, #1
 8003b16:	6839      	ldr	r1, [r7, #0]
 8003b18:	440b      	add	r3, r1
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	021b      	lsls	r3, r3, #8
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	617b      	str	r3, [r7, #20]
      u_min_range.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003b22:	697a      	ldr	r2, [r7, #20]
 8003b24:	69fb      	ldr	r3, [r7, #28]
 8003b26:	3302      	adds	r3, #2
 8003b28:	6839      	ldr	r1, [r7, #0]
 8003b2a:	440b      	add	r3, r1
 8003b2c:	781b      	ldrb	r3, [r3, #0]
 8003b2e:	041b      	lsls	r3, r3, #16
 8003b30:	4313      	orrs	r3, r2
 8003b32:	617b      	str	r3, [r7, #20]
      u_min_range.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003b34:	697a      	ldr	r2, [r7, #20]
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	3303      	adds	r3, #3
 8003b3a:	6839      	ldr	r1, [r7, #0]
 8003b3c:	440b      	add	r3, r1
 8003b3e:	781b      	ldrb	r3, [r3, #0]
 8003b40:	061b      	lsls	r3, r3, #24
 8003b42:	4313      	orrs	r3, r2
 8003b44:	617b      	str	r3, [r7, #20]
      this->min_range = u_min_range.real;
 8003b46:	697a      	ldr	r2, [r7, #20]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	621a      	str	r2, [r3, #32]
      offset += sizeof(this->min_range);
 8003b4c:	69fb      	ldr	r3, [r7, #28]
 8003b4e:	3304      	adds	r3, #4
 8003b50:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_max_range;
      u_max_range.base = 0;
 8003b52:	2300      	movs	r3, #0
 8003b54:	613b      	str	r3, [r7, #16]
      u_max_range.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003b56:	693b      	ldr	r3, [r7, #16]
 8003b58:	69fa      	ldr	r2, [r7, #28]
 8003b5a:	6839      	ldr	r1, [r7, #0]
 8003b5c:	440a      	add	r2, r1
 8003b5e:	7812      	ldrb	r2, [r2, #0]
 8003b60:	4313      	orrs	r3, r2
 8003b62:	613b      	str	r3, [r7, #16]
      u_max_range.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	3301      	adds	r3, #1
 8003b6a:	6839      	ldr	r1, [r7, #0]
 8003b6c:	440b      	add	r3, r1
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	021b      	lsls	r3, r3, #8
 8003b72:	4313      	orrs	r3, r2
 8003b74:	613b      	str	r3, [r7, #16]
      u_max_range.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003b76:	693a      	ldr	r2, [r7, #16]
 8003b78:	69fb      	ldr	r3, [r7, #28]
 8003b7a:	3302      	adds	r3, #2
 8003b7c:	6839      	ldr	r1, [r7, #0]
 8003b7e:	440b      	add	r3, r1
 8003b80:	781b      	ldrb	r3, [r3, #0]
 8003b82:	041b      	lsls	r3, r3, #16
 8003b84:	4313      	orrs	r3, r2
 8003b86:	613b      	str	r3, [r7, #16]
      u_max_range.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003b88:	693a      	ldr	r2, [r7, #16]
 8003b8a:	69fb      	ldr	r3, [r7, #28]
 8003b8c:	3303      	adds	r3, #3
 8003b8e:	6839      	ldr	r1, [r7, #0]
 8003b90:	440b      	add	r3, r1
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	061b      	lsls	r3, r3, #24
 8003b96:	4313      	orrs	r3, r2
 8003b98:	613b      	str	r3, [r7, #16]
      this->max_range = u_max_range.real;
 8003b9a:	693a      	ldr	r2, [r7, #16]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	625a      	str	r2, [r3, #36]	; 0x24
      offset += sizeof(this->max_range);
 8003ba0:	69fb      	ldr	r3, [r7, #28]
 8003ba2:	3304      	adds	r3, #4
 8003ba4:	61fb      	str	r3, [r7, #28]
      union {
        float real;
        uint32_t base;
      } u_range;
      u_range.base = 0;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	60fb      	str	r3, [r7, #12]
      u_range.base |= ((uint32_t) (*(inbuffer + offset + 0))) << (8 * 0);
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	69fa      	ldr	r2, [r7, #28]
 8003bae:	6839      	ldr	r1, [r7, #0]
 8003bb0:	440a      	add	r2, r1
 8003bb2:	7812      	ldrb	r2, [r2, #0]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	60fb      	str	r3, [r7, #12]
      u_range.base |= ((uint32_t) (*(inbuffer + offset + 1))) << (8 * 1);
 8003bb8:	68fa      	ldr	r2, [r7, #12]
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	6839      	ldr	r1, [r7, #0]
 8003bc0:	440b      	add	r3, r1
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	021b      	lsls	r3, r3, #8
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	60fb      	str	r3, [r7, #12]
      u_range.base |= ((uint32_t) (*(inbuffer + offset + 2))) << (8 * 2);
 8003bca:	68fa      	ldr	r2, [r7, #12]
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	3302      	adds	r3, #2
 8003bd0:	6839      	ldr	r1, [r7, #0]
 8003bd2:	440b      	add	r3, r1
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	041b      	lsls	r3, r3, #16
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	60fb      	str	r3, [r7, #12]
      u_range.base |= ((uint32_t) (*(inbuffer + offset + 3))) << (8 * 3);
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	3303      	adds	r3, #3
 8003be2:	6839      	ldr	r1, [r7, #0]
 8003be4:	440b      	add	r3, r1
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	061b      	lsls	r3, r3, #24
 8003bea:	4313      	orrs	r3, r2
 8003bec:	60fb      	str	r3, [r7, #12]
      this->range = u_range.real;
 8003bee:	68fa      	ldr	r2, [r7, #12]
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	629a      	str	r2, [r3, #40]	; 0x28
      offset += sizeof(this->range);
 8003bf4:	69fb      	ldr	r3, [r7, #28]
 8003bf6:	3304      	adds	r3, #4
 8003bf8:	61fb      	str	r3, [r7, #28]
     return offset;
 8003bfa:	69fb      	ldr	r3, [r7, #28]
    }
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3720      	adds	r7, #32
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <_ZN11sensor_msgs5Range7getTypeEv>:

    const char * getType(){ return "sensor_msgs/Range"; };
 8003c04:	b480      	push	{r7}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
 8003c0c:	4b03      	ldr	r3, [pc, #12]	; (8003c1c <_ZN11sensor_msgs5Range7getTypeEv+0x18>)
 8003c0e:	4618      	mov	r0, r3
 8003c10:	370c      	adds	r7, #12
 8003c12:	46bd      	mov	sp, r7
 8003c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c18:	4770      	bx	lr
 8003c1a:	bf00      	nop
 8003c1c:	0800d170 	.word	0x0800d170

08003c20 <_ZN11sensor_msgs5Range6getMD5Ev>:
    const char * getMD5(){ return "c005c34273dc426c67a020a87bc24148"; };
 8003c20:	b480      	push	{r7}
 8003c22:	b083      	sub	sp, #12
 8003c24:	af00      	add	r7, sp, #0
 8003c26:	6078      	str	r0, [r7, #4]
 8003c28:	4b03      	ldr	r3, [pc, #12]	; (8003c38 <_ZN11sensor_msgs5Range6getMD5Ev+0x18>)
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	370c      	adds	r7, #12
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	0800d184 	.word	0x0800d184

08003c3c <_ZN13freeway_joyfw16stm_fw_sonar_msgC1Ev>:
      typedef sensor_msgs::Range _range_right_type;
      _range_right_type range_right;
      typedef sensor_msgs::Range _range_left_type;
      _range_left_type range_left;

    stm_fw_sonar_msg():
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
      range_right(),
      range_left()
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	4618      	mov	r0, r3
 8003c48:	f7fe fc02 	bl	8002450 <_ZN3ros3MsgC1Ev>
 8003c4c:	4a08      	ldr	r2, [pc, #32]	; (8003c70 <_ZN13freeway_joyfw16stm_fw_sonar_msgC1Ev+0x34>)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	601a      	str	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	3304      	adds	r3, #4
 8003c56:	4618      	mov	r0, r3
 8003c58:	f7ff fe30 	bl	80038bc <_ZN11sensor_msgs5RangeC1Ev>
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	3330      	adds	r3, #48	; 0x30
 8003c60:	4618      	mov	r0, r3
 8003c62:	f7ff fe2b 	bl	80038bc <_ZN11sensor_msgs5RangeC1Ev>
    {
    }
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	0800d2b4 	.word	0x0800d2b4

08003c74 <_ZNK13freeway_joyfw16stm_fw_sonar_msg9serializeEPh>:

    virtual int serialize(unsigned char *outbuffer) const override
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	60fb      	str	r3, [r7, #12]
      offset += this->range_right.serialize(outbuffer + offset);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	1d18      	adds	r0, r3, #4
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	683a      	ldr	r2, [r7, #0]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	4619      	mov	r1, r3
 8003c8e:	f7ff fe3f 	bl	8003910 <_ZNK11sensor_msgs5Range9serializeEPh>
 8003c92:	4602      	mov	r2, r0
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	4413      	add	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]
      offset += this->range_left.serialize(outbuffer + offset);
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	683a      	ldr	r2, [r7, #0]
 8003ca4:	4413      	add	r3, r2
 8003ca6:	4619      	mov	r1, r3
 8003ca8:	f7ff fe32 	bl	8003910 <_ZNK11sensor_msgs5Range9serializeEPh>
 8003cac:	4602      	mov	r2, r0
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	4413      	add	r3, r2
 8003cb2:	60fb      	str	r3, [r7, #12]
      return offset;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
    }
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}

08003cbe <_ZN13freeway_joyfw16stm_fw_sonar_msg11deserializeEPh>:

    virtual int deserialize(unsigned char *inbuffer) override
 8003cbe:	b580      	push	{r7, lr}
 8003cc0:	b084      	sub	sp, #16
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
 8003cc6:	6039      	str	r1, [r7, #0]
    {
      int offset = 0;
 8003cc8:	2300      	movs	r3, #0
 8003cca:	60fb      	str	r3, [r7, #12]
      offset += this->range_right.deserialize(inbuffer + offset);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	1d18      	adds	r0, r3, #4
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	4413      	add	r3, r2
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	f7ff fecb 	bl	8003a72 <_ZN11sensor_msgs5Range11deserializeEPh>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	60fb      	str	r3, [r7, #12]
      offset += this->range_left.deserialize(inbuffer + offset);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	683a      	ldr	r2, [r7, #0]
 8003cee:	4413      	add	r3, r2
 8003cf0:	4619      	mov	r1, r3
 8003cf2:	f7ff febe 	bl	8003a72 <_ZN11sensor_msgs5Range11deserializeEPh>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	4413      	add	r3, r2
 8003cfc:	60fb      	str	r3, [r7, #12]
     return offset;
 8003cfe:	68fb      	ldr	r3, [r7, #12]
    }
 8003d00:	4618      	mov	r0, r3
 8003d02:	3710      	adds	r7, #16
 8003d04:	46bd      	mov	sp, r7
 8003d06:	bd80      	pop	{r7, pc}

08003d08 <_ZN13freeway_joyfw16stm_fw_sonar_msg7getTypeEv>:

    virtual const char * getType() override { return "freeway_joyfw/stm_fw_sonar_msg"; };
 8003d08:	b480      	push	{r7}
 8003d0a:	b083      	sub	sp, #12
 8003d0c:	af00      	add	r7, sp, #0
 8003d0e:	6078      	str	r0, [r7, #4]
 8003d10:	4b03      	ldr	r3, [pc, #12]	; (8003d20 <_ZN13freeway_joyfw16stm_fw_sonar_msg7getTypeEv+0x18>)
 8003d12:	4618      	mov	r0, r3
 8003d14:	370c      	adds	r7, #12
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	0800d1a8 	.word	0x0800d1a8

08003d24 <_ZN13freeway_joyfw16stm_fw_sonar_msg6getMD5Ev>:
    virtual const char * getMD5() override { return "91d798d2bd3e20280e142f349dff90b6"; };
 8003d24:	b480      	push	{r7}
 8003d26:	b083      	sub	sp, #12
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
 8003d2c:	4b03      	ldr	r3, [pc, #12]	; (8003d3c <_ZN13freeway_joyfw16stm_fw_sonar_msg6getMD5Ev+0x18>)
 8003d2e:	4618      	mov	r0, r3
 8003d30:	370c      	adds	r7, #12
 8003d32:	46bd      	mov	sp, r7
 8003d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d38:	4770      	bx	lr
 8003d3a:	bf00      	nop
 8003d3c:	0800d1c8 	.word	0x0800d1c8

08003d40 <_Z12am_status_cbRKN13freeway_joyfw10stm_am_msgE>:
bool g_am_status = false;
bool *e_stop_status, *am_status;
bool pin_stat = false;

// Subscriber:
void am_status_cb(const freeway_joyfw::stm_am_msg &msg) {
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b082      	sub	sp, #8
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
	g_am_status = msg.am_status2;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	791a      	ldrb	r2, [r3, #4]
 8003d4c:	4b05      	ldr	r3, [pc, #20]	; (8003d64 <_Z12am_status_cbRKN13freeway_joyfw10stm_am_msgE+0x24>)
 8003d4e:	701a      	strb	r2, [r3, #0]
	am_status = &g_am_status;
 8003d50:	4b05      	ldr	r3, [pc, #20]	; (8003d68 <_Z12am_status_cbRKN13freeway_joyfw10stm_am_msgE+0x28>)
 8003d52:	4a04      	ldr	r2, [pc, #16]	; (8003d64 <_Z12am_status_cbRKN13freeway_joyfw10stm_am_msgE+0x24>)
 8003d54:	601a      	str	r2, [r3, #0]
	HAL_Delay(1);
 8003d56:	2001      	movs	r0, #1
 8003d58:	f002 f8b8 	bl	8005ecc <HAL_Delay>
}
 8003d5c:	bf00      	nop
 8003d5e:	3708      	adds	r7, #8
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}
 8003d64:	20001e6c 	.word	0x20001e6c
 8003d68:	20001e74 	.word	0x20001e74

08003d6c <map>:
ros::Subscriber<freeway_joyfw::stm_am_msg> am_status_sub("freeway/am_status", &am_status_cb);

long map(uint32_t a, long b, long c, long d, long e) {
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
 8003d78:	603b      	str	r3, [r7, #0]
	return (a - b)*(e - d)/(c - b) + d;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	68fa      	ldr	r2, [r7, #12]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	69b9      	ldr	r1, [r7, #24]
 8003d82:	683a      	ldr	r2, [r7, #0]
 8003d84:	1a8a      	subs	r2, r1, r2
 8003d86:	fb02 f303 	mul.w	r3, r2, r3
 8003d8a:	6879      	ldr	r1, [r7, #4]
 8003d8c:	68ba      	ldr	r2, [r7, #8]
 8003d8e:	1a8a      	subs	r2, r1, r2
 8003d90:	fbb3 f2f2 	udiv	r2, r3, r2
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	4413      	add	r3, r2
}
 8003d98:	4618      	mov	r0, r3
 8003d9a:	3714      	adds	r7, #20
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr

08003da4 <setup>:

uint32_t previous_time;
uint32_t pub_period_time = 100;

// Setup node:
void setup(void) {
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b082      	sub	sp, #8
 8003da8:	af00      	add	r7, sp, #0
  bool init_pin_stat = false;
 8003daa:	2300      	movs	r3, #0
 8003dac:	71fb      	strb	r3, [r7, #7]
  nh.initNode();
 8003dae:	4837      	ldr	r0, [pc, #220]	; (8003e8c <setup+0xe8>)
 8003db0:	f000 fab4 	bl	800431c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8initNodeEv>
//  nh.advertiseService(server);
//  nh.advertiseService(server2);
  nh.subscribe(am_status_sub);
 8003db4:	4936      	ldr	r1, [pc, #216]	; (8003e90 <setup+0xec>)
 8003db6:	4835      	ldr	r0, [pc, #212]	; (8003e8c <setup+0xe8>)
 8003db8:	f000 facd 	bl	8004356 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13freeway_joyfw10stm_am_msgEvEEEEbRT_>
  nh.advertise(freeway_diagnostics);
 8003dbc:	4935      	ldr	r1, [pc, #212]	; (8003e94 <setup+0xf0>)
 8003dbe:	4833      	ldr	r0, [pc, #204]	; (8003e8c <setup+0xe8>)
 8003dc0:	f000 faf6 	bl	80043b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>
  nh.advertise(pub_range);
 8003dc4:	4934      	ldr	r1, [pc, #208]	; (8003e98 <setup+0xf4>)
 8003dc6:	4831      	ldr	r0, [pc, #196]	; (8003e8c <setup+0xe8>)
 8003dc8:	f000 faf2 	bl	80043b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>
  range_msg.range_left.radiation_type = sensor_msgs::Range::ULTRASOUND;
 8003dcc:	4b33      	ldr	r3, [pc, #204]	; (8003e9c <setup+0xf8>)
 8003dce:	2200      	movs	r2, #0
 8003dd0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  range_msg.range_right.radiation_type = sensor_msgs::Range::ULTRASOUND;
 8003dd4:	4b31      	ldr	r3, [pc, #196]	; (8003e9c <setup+0xf8>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	771a      	strb	r2, [r3, #28]
  range_msg.range_left.field_of_view = 0.26;
 8003dda:	4b30      	ldr	r3, [pc, #192]	; (8003e9c <setup+0xf8>)
 8003ddc:	4a30      	ldr	r2, [pc, #192]	; (8003ea0 <setup+0xfc>)
 8003dde:	64da      	str	r2, [r3, #76]	; 0x4c
  range_msg.range_right.field_of_view = 0.26;
 8003de0:	4b2e      	ldr	r3, [pc, #184]	; (8003e9c <setup+0xf8>)
 8003de2:	4a2f      	ldr	r2, [pc, #188]	; (8003ea0 <setup+0xfc>)
 8003de4:	621a      	str	r2, [r3, #32]
  range_msg.range_left.min_range = 0.03;
 8003de6:	4b2d      	ldr	r3, [pc, #180]	; (8003e9c <setup+0xf8>)
 8003de8:	4a2e      	ldr	r2, [pc, #184]	; (8003ea4 <setup+0x100>)
 8003dea:	651a      	str	r2, [r3, #80]	; 0x50
  range_msg.range_right.min_range = 0.03;
 8003dec:	4b2b      	ldr	r3, [pc, #172]	; (8003e9c <setup+0xf8>)
 8003dee:	4a2d      	ldr	r2, [pc, #180]	; (8003ea4 <setup+0x100>)
 8003df0:	625a      	str	r2, [r3, #36]	; 0x24
  range_msg.range_left.max_range = 4.0;
 8003df2:	4b2a      	ldr	r3, [pc, #168]	; (8003e9c <setup+0xf8>)
 8003df4:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003df8:	655a      	str	r2, [r3, #84]	; 0x54
  range_msg.range_right.max_range = 4.0;
 8003dfa:	4b28      	ldr	r3, [pc, #160]	; (8003e9c <setup+0xf8>)
 8003dfc:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 8003e00:	629a      	str	r2, [r3, #40]	; 0x28

  //nh.advertiseService(server2);
  //*e_stop_status = true;
  am_status = &g_am_status;
 8003e02:	4b29      	ldr	r3, [pc, #164]	; (8003ea8 <setup+0x104>)
 8003e04:	4a29      	ldr	r2, [pc, #164]	; (8003eac <setup+0x108>)
 8003e06:	601a      	str	r2, [r3, #0]

  init_pin_stat = HAL_GPIO_ReadPin(e_stop_GPIO_Port, e_stop_Pin);
 8003e08:	2140      	movs	r1, #64	; 0x40
 8003e0a:	4829      	ldr	r0, [pc, #164]	; (8003eb0 <setup+0x10c>)
 8003e0c:	f003 fe8c 	bl	8007b28 <HAL_GPIO_ReadPin>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	bf14      	ite	ne
 8003e16:	2301      	movne	r3, #1
 8003e18:	2300      	moveq	r3, #0
 8003e1a:	71fb      	strb	r3, [r7, #7]
  if(init_pin_stat == false){ //estop on
 8003e1c:	79fb      	ldrb	r3, [r7, #7]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d118      	bne.n	8003e54 <setup+0xb0>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_RESET);
 8003e22:	2200      	movs	r2, #0
 8003e24:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e28:	4822      	ldr	r0, [pc, #136]	; (8003eb4 <setup+0x110>)
 8003e2a:	f003 fe95 	bl	8007b58 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_RESET);
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e34:	481f      	ldr	r0, [pc, #124]	; (8003eb4 <setup+0x110>)
 8003e36:	f003 fe8f 	bl	8007b58 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_RESET);
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e40:	481c      	ldr	r0, [pc, #112]	; (8003eb4 <setup+0x110>)
 8003e42:	f003 fe89 	bl	8007b58 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, GPIO_PIN_RESET);
 8003e46:	2200      	movs	r2, #0
 8003e48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003e4c:	4819      	ldr	r0, [pc, #100]	; (8003eb4 <setup+0x110>)
 8003e4e:	f003 fe83 	bl	8007b58 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, GPIO_PIN_SET);
  }
}
 8003e52:	e017      	b.n	8003e84 <setup+0xe0>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_10, GPIO_PIN_SET);
 8003e54:	2201      	movs	r2, #1
 8003e56:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003e5a:	4816      	ldr	r0, [pc, #88]	; (8003eb4 <setup+0x110>)
 8003e5c:	f003 fe7c 	bl	8007b58 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, GPIO_PIN_SET);
 8003e60:	2201      	movs	r2, #1
 8003e62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003e66:	4813      	ldr	r0, [pc, #76]	; (8003eb4 <setup+0x110>)
 8003e68:	f003 fe76 	bl	8007b58 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_12, GPIO_PIN_SET);
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003e72:	4810      	ldr	r0, [pc, #64]	; (8003eb4 <setup+0x110>)
 8003e74:	f003 fe70 	bl	8007b58 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_13, GPIO_PIN_SET);
 8003e78:	2201      	movs	r2, #1
 8003e7a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003e7e:	480d      	ldr	r0, [pc, #52]	; (8003eb4 <setup+0x110>)
 8003e80:	f003 fe6a 	bl	8007b58 <HAL_GPIO_WritePin>
}
 8003e84:	bf00      	nop
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	20001410 	.word	0x20001410
 8003e90:	20001e7c 	.word	0x20001e7c
 8003e94:	20001d90 	.word	0x20001d90
 8003e98:	20001e58 	.word	0x20001e58
 8003e9c:	20001da4 	.word	0x20001da4
 8003ea0:	3e851eb8 	.word	0x3e851eb8
 8003ea4:	3cf5c28f 	.word	0x3cf5c28f
 8003ea8:	20001e74 	.word	0x20001e74
 8003eac:	20001e6c 	.word	0x20001e6c
 8003eb0:	40020000 	.word	0x40020000
 8003eb4:	40021000 	.word	0x40021000

08003eb8 <loop>:

// Loop:
uint8_t loop(uint32_t x_val, uint32_t y_val, double r_val, double l_val) {
 8003eb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003eba:	b091      	sub	sp, #68	; 0x44
 8003ebc:	af02      	add	r7, sp, #8
 8003ebe:	6178      	str	r0, [r7, #20]
 8003ec0:	6139      	str	r1, [r7, #16]
 8003ec2:	ed87 0b02 	vstr	d0, [r7, #8]
 8003ec6:	ed87 1b00 	vstr	d1, [r7]
	static uint8_t r_led_mode = 0;
	double axis_X, axis_Y;
	//bool axis_B = true;
	double l_scale_ = 0.3;
 8003eca:	a379      	add	r3, pc, #484	; (adr r3, 80040b0 <loop+0x1f8>)
 8003ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed0:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	double a_scale_ = 0.4;
 8003ed4:	a378      	add	r3, pc, #480	; (adr r3, 80040b8 <loop+0x200>)
 8003ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eda:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28


	range_msg.range_left.range   = l_val;
 8003ede:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003ee2:	f7fc fde3 	bl	8000aac <__aeabi_d2f>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	4a63      	ldr	r2, [pc, #396]	; (8004078 <loop+0x1c0>)
 8003eea:	6593      	str	r3, [r2, #88]	; 0x58
	range_msg.range_right.range  = r_val;
 8003eec:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003ef0:	f7fc fddc 	bl	8000aac <__aeabi_d2f>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	4a60      	ldr	r2, [pc, #384]	; (8004078 <loop+0x1c0>)
 8003ef8:	62d3      	str	r3, [r2, #44]	; 0x2c

	pin_stat = HAL_GPIO_ReadPin(e_stop_GPIO_Port, e_stop_Pin);
 8003efa:	2140      	movs	r1, #64	; 0x40
 8003efc:	485f      	ldr	r0, [pc, #380]	; (800407c <loop+0x1c4>)
 8003efe:	f003 fe13 	bl	8007b28 <HAL_GPIO_ReadPin>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	bf14      	ite	ne
 8003f08:	2301      	movne	r3, #1
 8003f0a:	2300      	moveq	r3, #0
 8003f0c:	b2da      	uxtb	r2, r3
 8003f0e:	4b5c      	ldr	r3, [pc, #368]	; (8004080 <loop+0x1c8>)
 8003f10:	701a      	strb	r2, [r3, #0]
	e_stop_status = &pin_stat;
 8003f12:	4b5c      	ldr	r3, [pc, #368]	; (8004084 <loop+0x1cc>)
 8003f14:	4a5a      	ldr	r2, [pc, #360]	; (8004080 <loop+0x1c8>)
 8003f16:	601a      	str	r2, [r3, #0]

	if(previous_time + pub_period_time <= HAL_GetTick()) {
 8003f18:	4b5b      	ldr	r3, [pc, #364]	; (8004088 <loop+0x1d0>)
 8003f1a:	681a      	ldr	r2, [r3, #0]
 8003f1c:	4b5b      	ldr	r3, [pc, #364]	; (800408c <loop+0x1d4>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	18d6      	adds	r6, r2, r3
 8003f22:	f001 ffc7 	bl	8005eb4 <HAL_GetTick>
 8003f26:	4603      	mov	r3, r0
 8003f28:	429e      	cmp	r6, r3
 8003f2a:	bf94      	ite	ls
 8003f2c:	2301      	movls	r3, #1
 8003f2e:	2300      	movhi	r3, #0
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	f000 8097 	beq.w	8004066 <loop+0x1ae>
	  if (*e_stop_status==true && *am_status==true) { //if var 'am_status == true' , it defines manual mode
 8003f38:	4b52      	ldr	r3, [pc, #328]	; (8004084 <loop+0x1cc>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d168      	bne.n	8004014 <loop+0x15c>
 8003f42:	4b53      	ldr	r3, [pc, #332]	; (8004090 <loop+0x1d8>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	781b      	ldrb	r3, [r3, #0]
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d163      	bne.n	8004014 <loop+0x15c>
		  axis_X = map(x_val,0,4095,-10000,10000) / (float)10000.0;
 8003f4c:	f242 7310 	movw	r3, #10000	; 0x2710
 8003f50:	9300      	str	r3, [sp, #0]
 8003f52:	4b50      	ldr	r3, [pc, #320]	; (8004094 <loop+0x1dc>)
 8003f54:	f640 72ff 	movw	r2, #4095	; 0xfff
 8003f58:	2100      	movs	r1, #0
 8003f5a:	6978      	ldr	r0, [r7, #20]
 8003f5c:	f7ff ff06 	bl	8003d6c <map>
 8003f60:	ee07 0a90 	vmov	s15, r0
 8003f64:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f68:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8004098 <loop+0x1e0>
 8003f6c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003f70:	ee16 0a90 	vmov	r0, s13
 8003f74:	f7fc faa8 	bl	80004c8 <__aeabi_f2d>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	460b      	mov	r3, r1
 8003f7c:	e9c7 2308 	strd	r2, r3, [r7, #32]
		  axis_Y = map(y_val,0,4095,-10000,10000) / (float)10000.0;
 8003f80:	f242 7310 	movw	r3, #10000	; 0x2710
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	4b43      	ldr	r3, [pc, #268]	; (8004094 <loop+0x1dc>)
 8003f88:	f640 72ff 	movw	r2, #4095	; 0xfff
 8003f8c:	2100      	movs	r1, #0
 8003f8e:	6938      	ldr	r0, [r7, #16]
 8003f90:	f7ff feec 	bl	8003d6c <map>
 8003f94:	ee07 0a90 	vmov	s15, r0
 8003f98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003f9c:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8004098 <loop+0x1e0>
 8003fa0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003fa4:	ee16 0a90 	vmov	r0, s13
 8003fa8:	f7fc fa8e 	bl	80004c8 <__aeabi_f2d>
 8003fac:	4602      	mov	r2, r0
 8003fae:	460b      	mov	r3, r1
 8003fb0:	e9c7 2306 	strd	r2, r3, [r7, #24]

		  //cmd_vel_msg.linear.x = l_scale_ * axis_X;
		  //cmd_vel_msg.angular.z = a_scale_ * axis_Y;
		  stm_pub_msg.am_status = true;
 8003fb4:	4b39      	ldr	r3, [pc, #228]	; (800409c <loop+0x1e4>)
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	711a      	strb	r2, [r3, #4]
		  stm_pub_msg.e_stop_status = true;
 8003fba:	4b38      	ldr	r3, [pc, #224]	; (800409c <loop+0x1e4>)
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	715a      	strb	r2, [r3, #5]
		  stm_pub_msg.cmd_vel_mcu.linear.x = l_scale_ * axis_X;
 8003fc0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003fc4:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8003fc8:	f7fc fad6 	bl	8000578 <__aeabi_dmul>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	460b      	mov	r3, r1
 8003fd0:	4610      	mov	r0, r2
 8003fd2:	4619      	mov	r1, r3
 8003fd4:	f7fc fd6a 	bl	8000aac <__aeabi_d2f>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	4a30      	ldr	r2, [pc, #192]	; (800409c <loop+0x1e4>)
 8003fdc:	6113      	str	r3, [r2, #16]
		  stm_pub_msg.cmd_vel_mcu.angular.z = -a_scale_ * axis_Y;
 8003fde:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8003fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003fe2:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003fe6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003fea:	4620      	mov	r0, r4
 8003fec:	4629      	mov	r1, r5
 8003fee:	f7fc fac3 	bl	8000578 <__aeabi_dmul>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	460b      	mov	r3, r1
 8003ff6:	4610      	mov	r0, r2
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	f7fc fd57 	bl	8000aac <__aeabi_d2f>
 8003ffe:	4603      	mov	r3, r0
 8004000:	4a26      	ldr	r2, [pc, #152]	; (800409c <loop+0x1e4>)
 8004002:	6293      	str	r3, [r2, #40]	; 0x28

		  freeway_diagnostics.publish(&stm_pub_msg);
 8004004:	4925      	ldr	r1, [pc, #148]	; (800409c <loop+0x1e4>)
 8004006:	4826      	ldr	r0, [pc, #152]	; (80040a0 <loop+0x1e8>)
 8004008:	f7ff f86f 	bl	80030ea <_ZN3ros9Publisher7publishEPKNS_3MsgE>
		  r_led_mode = 2;
 800400c:	4b25      	ldr	r3, [pc, #148]	; (80040a4 <loop+0x1ec>)
 800400e:	2202      	movs	r2, #2
 8004010:	701a      	strb	r2, [r3, #0]
 8004012:	e01f      	b.n	8004054 <loop+0x19c>

		  //HAL_UART_Transmit_IT(&huart3, stm_pub_msg, sizeof(stm_pub_msg));
	  }
	  else if (*e_stop_status==false) // e_stop is on & *am_status is on/off
 8004014:	4b1b      	ldr	r3, [pc, #108]	; (8004084 <loop+0x1cc>)
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	781b      	ldrb	r3, [r3, #0]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d117      	bne.n	800404e <loop+0x196>
	  {
		  stm_pub_msg.am_status = *am_status;
 800401e:	4b1c      	ldr	r3, [pc, #112]	; (8004090 <loop+0x1d8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	781a      	ldrb	r2, [r3, #0]
 8004024:	4b1d      	ldr	r3, [pc, #116]	; (800409c <loop+0x1e4>)
 8004026:	711a      	strb	r2, [r3, #4]
		  stm_pub_msg.e_stop_status = false;
 8004028:	4b1c      	ldr	r3, [pc, #112]	; (800409c <loop+0x1e4>)
 800402a:	2200      	movs	r2, #0
 800402c:	715a      	strb	r2, [r3, #5]
		  stm_pub_msg.cmd_vel_mcu.linear.x = 0;
 800402e:	4b1b      	ldr	r3, [pc, #108]	; (800409c <loop+0x1e4>)
 8004030:	f04f 0200 	mov.w	r2, #0
 8004034:	611a      	str	r2, [r3, #16]
		  stm_pub_msg.cmd_vel_mcu.angular.z = 0;
 8004036:	4b19      	ldr	r3, [pc, #100]	; (800409c <loop+0x1e4>)
 8004038:	f04f 0200 	mov.w	r2, #0
 800403c:	629a      	str	r2, [r3, #40]	; 0x28

		  freeway_diagnostics.publish(&stm_pub_msg);
 800403e:	4917      	ldr	r1, [pc, #92]	; (800409c <loop+0x1e4>)
 8004040:	4817      	ldr	r0, [pc, #92]	; (80040a0 <loop+0x1e8>)
 8004042:	f7ff f852 	bl	80030ea <_ZN3ros9Publisher7publishEPKNS_3MsgE>

		  r_led_mode = 1;
 8004046:	4b17      	ldr	r3, [pc, #92]	; (80040a4 <loop+0x1ec>)
 8004048:	2201      	movs	r2, #1
 800404a:	701a      	strb	r2, [r3, #0]
 800404c:	e002      	b.n	8004054 <loop+0x19c>

		  //HAL_UART_Transmit_IT(&huart3, stm_pub_msg, sizeof(stm_pub_msg));
	  }
	  else r_led_mode = 0;
 800404e:	4b15      	ldr	r3, [pc, #84]	; (80040a4 <loop+0x1ec>)
 8004050:	2200      	movs	r2, #0
 8004052:	701a      	strb	r2, [r3, #0]

	  pub_range.publish(&range_msg);
 8004054:	4908      	ldr	r1, [pc, #32]	; (8004078 <loop+0x1c0>)
 8004056:	4814      	ldr	r0, [pc, #80]	; (80040a8 <loop+0x1f0>)
 8004058:	f7ff f847 	bl	80030ea <_ZN3ros9Publisher7publishEPKNS_3MsgE>
	  previous_time = HAL_GetTick();
 800405c:	f001 ff2a 	bl	8005eb4 <HAL_GetTick>
 8004060:	4603      	mov	r3, r0
 8004062:	4a09      	ldr	r2, [pc, #36]	; (8004088 <loop+0x1d0>)
 8004064:	6013      	str	r3, [r2, #0]
	}

	  nh.spinOnce();
 8004066:	4811      	ldr	r0, [pc, #68]	; (80040ac <loop+0x1f4>)
 8004068:	f000 f9d0 	bl	800440c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv>

	  return r_led_mode;
 800406c:	4b0d      	ldr	r3, [pc, #52]	; (80040a4 <loop+0x1ec>)
 800406e:	781b      	ldrb	r3, [r3, #0]
	}
 8004070:	4618      	mov	r0, r3
 8004072:	373c      	adds	r7, #60	; 0x3c
 8004074:	46bd      	mov	sp, r7
 8004076:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004078:	20001da4 	.word	0x20001da4
 800407c:	40020000 	.word	0x40020000
 8004080:	20001e78 	.word	0x20001e78
 8004084:	20001e70 	.word	0x20001e70
 8004088:	20001e98 	.word	0x20001e98
 800408c:	20000000 	.word	0x20000000
 8004090:	20001e74 	.word	0x20001e74
 8004094:	ffffd8f0 	.word	0xffffd8f0
 8004098:	461c4000 	.word	0x461c4000
 800409c:	20001d64 	.word	0x20001d64
 80040a0:	20001d90 	.word	0x20001d90
 80040a4:	20001e9c 	.word	0x20001e9c
 80040a8:	20001e58 	.word	0x20001e58
 80040ac:	20001410 	.word	0x20001410
 80040b0:	33333333 	.word	0x33333333
 80040b4:	3fd33333 	.word	0x3fd33333
 80040b8:	9999999a 	.word	0x9999999a
 80040bc:	3fd99999 	.word	0x3fd99999

080040c0 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b084      	sub	sp, #16
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	4603      	mov	r3, r0
 80040c8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
  for (int i=0; i<1; i++){
 80040ca:	2300      	movs	r3, #0
 80040cc:	60fb      	str	r3, [r7, #12]
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	dc0f      	bgt.n	80040f4 <HAL_GPIO_EXTI_Callback+0x34>
	pin_stat = HAL_GPIO_ReadPin(e_stop_GPIO_Port, e_stop_Pin);
 80040d4:	2140      	movs	r1, #64	; 0x40
 80040d6:	480b      	ldr	r0, [pc, #44]	; (8004104 <HAL_GPIO_EXTI_Callback+0x44>)
 80040d8:	f003 fd26 	bl	8007b28 <HAL_GPIO_ReadPin>
 80040dc:	4603      	mov	r3, r0
 80040de:	2b00      	cmp	r3, #0
 80040e0:	bf14      	ite	ne
 80040e2:	2301      	movne	r3, #1
 80040e4:	2300      	moveq	r3, #0
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	4b07      	ldr	r3, [pc, #28]	; (8004108 <HAL_GPIO_EXTI_Callback+0x48>)
 80040ea:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<1; i++){
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	3301      	adds	r3, #1
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	e7ec      	b.n	80040ce <HAL_GPIO_EXTI_Callback+0xe>
  }
  e_stop_status = &pin_stat;
 80040f4:	4b05      	ldr	r3, [pc, #20]	; (800410c <HAL_GPIO_EXTI_Callback+0x4c>)
 80040f6:	4a04      	ldr	r2, [pc, #16]	; (8004108 <HAL_GPIO_EXTI_Callback+0x48>)
 80040f8:	601a      	str	r2, [r3, #0]
//  RESULT.result = 1;
//
//  clt.call(ESTOP_STATUS, RESULT);
  //HAL_Delay(1);

}
 80040fa:	bf00      	nop
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	40020000 	.word	0x40020000
 8004108:	20001e78 	.word	0x20001e78
 800410c:	20001e70 	.word	0x20001e70

08004110 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_>:

  // Copy data from variable into a byte array
  template<typename A, typename V>
  static void varToArr(A arr, const V var)
 8004110:	b480      	push	{r7}
 8004112:	b085      	sub	sp, #20
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  {
    for (size_t i = 0; i < sizeof(V); i++)
 800411a:	2300      	movs	r3, #0
 800411c:	60fb      	str	r3, [r7, #12]
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	2b03      	cmp	r3, #3
 8004122:	d80d      	bhi.n	8004140 <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0x30>
      arr[i] = (var >> (8 * i));
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	683a      	ldr	r2, [r7, #0]
 800412a:	fa22 f103 	lsr.w	r1, r2, r3
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	4413      	add	r3, r2
 8004134:	b2ca      	uxtb	r2, r1
 8004136:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	3301      	adds	r3, #1
 800413c:	60fb      	str	r3, [r7, #12]
 800413e:	e7ee      	b.n	800411e <_ZN3ros3Msg8varToArrIPhmEEvT_T0_+0xe>
  }
 8004140:	bf00      	nop
 8004142:	3714      	adds	r7, #20
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_>:

  // Copy data from a byte array into variable
  template<typename V, typename A>
  static void arrToVar(V& var, const A arr)
 800414c:	b480      	push	{r7}
 800414e:	b085      	sub	sp, #20
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
 8004154:	6039      	str	r1, [r7, #0]
  {
    var = 0;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 800415c:	2300      	movs	r3, #0
 800415e:	60fb      	str	r3, [r7, #12]
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	2b03      	cmp	r3, #3
 8004164:	d811      	bhi.n	800418a <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x3e>
      var |= (arr[i] << (8 * i));
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	6839      	ldr	r1, [r7, #0]
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	440a      	add	r2, r1
 8004170:	7812      	ldrb	r2, [r2, #0]
 8004172:	4611      	mov	r1, r2
 8004174:	68fa      	ldr	r2, [r7, #12]
 8004176:	00d2      	lsls	r2, r2, #3
 8004178:	fa01 f202 	lsl.w	r2, r1, r2
 800417c:	431a      	orrs	r2, r3
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	601a      	str	r2, [r3, #0]
    for (size_t i = 0; i < sizeof(V); i++)
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	3301      	adds	r3, #1
 8004186:	60fb      	str	r3, [r7, #12]
 8004188:	e7ea      	b.n	8004160 <_ZN3ros3Msg8arrToVarImPhEEvRT_T0_+0x14>
  }
 800418a:	bf00      	nop
 800418c:	3714      	adds	r7, #20
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
	...

08004198 <_ZN3ros15NodeHandleBase_C1Ev>:
#include "ros/msg.h"

namespace ros
{

class NodeHandleBase_
 8004198:	b480      	push	{r7}
 800419a:	b083      	sub	sp, #12
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
 80041a0:	4a04      	ldr	r2, [pc, #16]	; (80041b4 <_ZN3ros15NodeHandleBase_C1Ev+0x1c>)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	601a      	str	r2, [r3, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4618      	mov	r0, r3
 80041aa:	370c      	adds	r7, #12
 80041ac:	46bd      	mov	sp, r7
 80041ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b2:	4770      	bx	lr
 80041b4:	0800d374 	.word	0x0800d374

080041b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev>:

  /*
   * Setup Functions
   */
public:
  NodeHandle_() : configured_(false)
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b086      	sub	sp, #24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	4618      	mov	r0, r3
 80041c4:	f7ff ffe8 	bl	8004198 <_ZN3ros15NodeHandleBase_C1Ev>
 80041c8:	4a39      	ldr	r2, [pc, #228]	; (80042b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0xf8>)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	601a      	str	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	3304      	adds	r3, #4
 80041d2:	4618      	mov	r0, r3
 80041d4:	f7fe f816 	bl	8002204 <_ZN13STM32HardwareC1Ev>
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80041e6:	4618      	mov	r0, r3
 80041e8:	f7fe fca6 	bl	8002b38 <_ZN14rosserial_msgs20RequestParamResponseC1Ev>
  {

    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 80041ec:	2300      	movs	r3, #0
 80041ee:	617b      	str	r3, [r7, #20]
 80041f0:	697b      	ldr	r3, [r7, #20]
 80041f2:	2b18      	cmp	r3, #24
 80041f4:	d80a      	bhi.n	800420c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x54>
      publishers[i] = 0;
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	f202 2206 	addw	r2, r2, #518	; 0x206
 80041fe:	2100      	movs	r1, #0
 8004200:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (unsigned int i = 0; i < MAX_PUBLISHERS; i++)
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	3301      	adds	r3, #1
 8004208:	617b      	str	r3, [r7, #20]
 800420a:	e7f1      	b.n	80041f0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x38>

    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 800420c:	2300      	movs	r3, #0
 800420e:	613b      	str	r3, [r7, #16]
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	2b18      	cmp	r3, #24
 8004214:	d80b      	bhi.n	800422e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x76>
      subscribers[i] = 0;
 8004216:	687a      	ldr	r2, [r7, #4]
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f203 231e 	addw	r3, r3, #542	; 0x21e
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4413      	add	r3, r2
 8004222:	2200      	movs	r2, #0
 8004224:	605a      	str	r2, [r3, #4]
    for (unsigned int i = 0; i < MAX_SUBSCRIBERS; i++)
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	3301      	adds	r3, #1
 800422a:	613b      	str	r3, [r7, #16]
 800422c:	e7f0      	b.n	8004210 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x58>

    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 800422e:	2300      	movs	r3, #0
 8004230:	60fb      	str	r3, [r7, #12]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004238:	d209      	bcs.n	800424e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x96>
      message_in[i] = 0;
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	4413      	add	r3, r2
 8004240:	3318      	adds	r3, #24
 8004242:	2200      	movs	r2, #0
 8004244:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < INPUT_SIZE; i++)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	3301      	adds	r3, #1
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	e7f1      	b.n	8004232 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x7a>

    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 800424e:	2300      	movs	r3, #0
 8004250:	60bb      	str	r3, [r7, #8]
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004258:	d20a      	bcs.n	8004270 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0xb8>
      message_out[i] = 0;
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	4413      	add	r3, r2
 8004260:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8004264:	2200      	movs	r2, #0
 8004266:	701a      	strb	r2, [r3, #0]
    for (unsigned int i = 0; i < OUTPUT_SIZE; i++)
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	3301      	adds	r3, #1
 800426c:	60bb      	str	r3, [r7, #8]
 800426e:	e7f0      	b.n	8004252 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev+0x9a>

    req_param_resp.ints_length = 0;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2200      	movs	r2, #0
 8004274:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
    req_param_resp.ints = NULL;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2200      	movs	r2, #0
 800427c:	f8c3 2914 	str.w	r2, [r3, #2324]	; 0x914
    req_param_resp.floats_length = 0;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2200      	movs	r2, #0
 8004284:	f8c3 2918 	str.w	r2, [r3, #2328]	; 0x918
    req_param_resp.floats = NULL;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	f8c3 2920 	str.w	r2, [r3, #2336]	; 0x920
    req_param_resp.ints_length = 0;
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2200      	movs	r2, #0
 8004294:	f8c3 290c 	str.w	r2, [r3, #2316]	; 0x90c
    req_param_resp.ints = NULL;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	f8c3 2914 	str.w	r2, [r3, #2324]	; 0x914

    spin_timeout_ = 0;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	615a      	str	r2, [r3, #20]
  }
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	4618      	mov	r0, r3
 80042aa:	3718      	adds	r7, #24
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}
 80042b0:	0800d2a0 	.word	0x0800d2a0

080042b4 <_ZN3ros11Subscriber_C1Ev>:

namespace ros
{

/* Base class for objects subscribers. */
class Subscriber_
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	4a04      	ldr	r2, [pc, #16]	; (80042d0 <_ZN3ros11Subscriber_C1Ev+0x1c>)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	4618      	mov	r0, r3
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr
 80042d0:	0800d35c 	.word	0x0800d35c

080042d4 <_ZN3ros10SubscriberIN13freeway_joyfw10stm_am_msgEvEC1EPKcPFvRKS2_Ei>:
{
public:
  typedef void(*CallbackT)(const MsgT&);
  MsgT msg;

  Subscriber(const char * topic_name, CallbackT cb, int endpoint = rosserial_msgs::TopicInfo::ID_SUBSCRIBER) :
 80042d4:	b580      	push	{r7, lr}
 80042d6:	b084      	sub	sp, #16
 80042d8:	af00      	add	r7, sp, #0
 80042da:	60f8      	str	r0, [r7, #12]
 80042dc:	60b9      	str	r1, [r7, #8]
 80042de:	607a      	str	r2, [r7, #4]
 80042e0:	603b      	str	r3, [r7, #0]
    cb_(cb),
    endpoint_(endpoint)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	4618      	mov	r0, r3
 80042e6:	f7ff ffe5 	bl	80042b4 <_ZN3ros11Subscriber_C1Ev>
 80042ea:	4a0b      	ldr	r2, [pc, #44]	; (8004318 <_ZN3ros10SubscriberIN13freeway_joyfw10stm_am_msgEvEC1EPKcPFvRKS2_Ei+0x44>)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	601a      	str	r2, [r3, #0]
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	330c      	adds	r3, #12
 80042f4:	4618      	mov	r0, r3
 80042f6:	f7ff f8e3 	bl	80034c0 <_ZN13freeway_joyfw10stm_am_msgC1Ev>
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	687a      	ldr	r2, [r7, #4]
 80042fe:	615a      	str	r2, [r3, #20]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	619a      	str	r2, [r3, #24]
  {
    topic_ = topic_name;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	68ba      	ldr	r2, [r7, #8]
 800430a:	609a      	str	r2, [r3, #8]
  };
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	4618      	mov	r0, r3
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}
 8004316:	bf00      	nop
 8004318:	0800d288 	.word	0x0800d288

0800431c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8initNodeEv>:
  {
    return &hardware_;
  }

  /* Start serial, initialize buffers */
  void initNode()
 800431c:	b580      	push	{r7, lr}
 800431e:	b082      	sub	sp, #8
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  {
    hardware_.init();
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3304      	adds	r3, #4
 8004328:	4618      	mov	r0, r3
 800432a:	f7fd ff7b 	bl	8002224 <_ZN13STM32Hardware4initEv>
    mode_ = 0;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
    bytes_ = 0;
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2200      	movs	r2, #0
 800433a:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
    index_ = 0;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2200      	movs	r2, #0
 8004342:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
    topic_ = 0;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2200      	movs	r2, #0
 800434a:	f8c3 28e8 	str.w	r2, [r3, #2280]	; 0x8e8
  };
 800434e:	bf00      	nop
 8004350:	3708      	adds	r7, #8
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}

08004356 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13freeway_joyfw10stm_am_msgEvEEEEbRT_>:
    return false;
  }

  /* Register a new subscriber */
  template<typename SubscriberT>
  bool subscribe(SubscriberT& s)
 8004356:	b480      	push	{r7}
 8004358:	b085      	sub	sp, #20
 800435a:	af00      	add	r7, sp, #0
 800435c:	6078      	str	r0, [r7, #4]
 800435e:	6039      	str	r1, [r7, #0]
  {
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 8004360:	2300      	movs	r3, #0
 8004362:	60fb      	str	r3, [r7, #12]
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2b18      	cmp	r3, #24
 8004368:	dc1b      	bgt.n	80043a2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13freeway_joyfw10stm_am_msgEvEEEEbRT_+0x4c>
    {
      if (subscribers[i] == 0) // empty slot
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004372:	009b      	lsls	r3, r3, #2
 8004374:	4413      	add	r3, r2
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d10e      	bne.n	800439a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13freeway_joyfw10stm_am_msgEvEEEEbRT_+0x44>
      {
        subscribers[i] = static_cast<Subscriber_*>(&s);
 800437c:	683a      	ldr	r2, [r7, #0]
 800437e:	6879      	ldr	r1, [r7, #4]
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	440b      	add	r3, r1
 800438a:	605a      	str	r2, [r3, #4]
        s.id_ = i + 100;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	f103 0264 	add.w	r2, r3, #100	; 0x64
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	605a      	str	r2, [r3, #4]
        return true;
 8004396:	2301      	movs	r3, #1
 8004398:	e004      	b.n	80043a4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13freeway_joyfw10stm_am_msgEvEEEEbRT_+0x4e>
    for (int i = 0; i < MAX_SUBSCRIBERS; i++)
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	3301      	adds	r3, #1
 800439e:	60fb      	str	r3, [r7, #12]
 80043a0:	e7e0      	b.n	8004364 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9subscribeINS_10SubscriberIN13freeway_joyfw10stm_am_msgEvEEEEbRT_+0xe>
      }
    }
    return false;
 80043a2:	2300      	movs	r3, #0
  }
 80043a4:	4618      	mov	r0, r3
 80043a6:	3714      	adds	r7, #20
 80043a8:	46bd      	mov	sp, r7
 80043aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ae:	4770      	bx	lr

080043b0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE>:
  bool advertise(Publisher & p)
 80043b0:	b480      	push	{r7}
 80043b2:	b085      	sub	sp, #20
 80043b4:	af00      	add	r7, sp, #0
 80043b6:	6078      	str	r0, [r7, #4]
 80043b8:	6039      	str	r1, [r7, #0]
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 80043ba:	2300      	movs	r3, #0
 80043bc:	60fb      	str	r3, [r7, #12]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2b18      	cmp	r3, #24
 80043c2:	dc1c      	bgt.n	80043fe <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x4e>
      if (publishers[i] == 0) // empty slot
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	68fa      	ldr	r2, [r7, #12]
 80043c8:	f202 2206 	addw	r2, r2, #518	; 0x206
 80043cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d110      	bne.n	80043f6 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x46>
        publishers[i] = &p;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	68fa      	ldr	r2, [r7, #12]
 80043d8:	f202 2206 	addw	r2, r2, #518	; 0x206
 80043dc:	6839      	ldr	r1, [r7, #0]
 80043de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        p.id_ = i + 100 + MAX_SUBSCRIBERS;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f103 027d 	add.w	r2, r3, #125	; 0x7d
 80043e8:	683b      	ldr	r3, [r7, #0]
 80043ea:	609a      	str	r2, [r3, #8]
        p.nh_ = this;
 80043ec:	687a      	ldr	r2, [r7, #4]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	60da      	str	r2, [r3, #12]
        return true;
 80043f2:	2301      	movs	r3, #1
 80043f4:	e004      	b.n	8004400 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0x50>
    for (int i = 0; i < MAX_PUBLISHERS; i++)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	3301      	adds	r3, #1
 80043fa:	60fb      	str	r3, [r7, #12]
 80043fc:	e7df      	b.n	80043be <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9advertiseERNS_9PublisherE+0xe>
    return false;
 80043fe:	2300      	movs	r3, #0
  }
 8004400:	4618      	mov	r0, r3
 8004402:	3714      	adds	r7, #20
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr

0800440c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv>:
  virtual int spinOnce()
 800440c:	b580      	push	{r7, lr}
 800440e:	b084      	sub	sp, #16
 8004410:	af00      	add	r7, sp, #0
 8004412:	6078      	str	r0, [r7, #4]
    uint32_t c_time = hardware_.time();
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	3304      	adds	r3, #4
 8004418:	4618      	mov	r0, r3
 800441a:	f7fd ff2f 	bl	800227c <_ZN13STM32Hardware4timeEv>
 800441e:	60f8      	str	r0, [r7, #12]
    if ((c_time - last_sync_receive_time) > (SYNC_SECONDS * 2200))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	f8d3 38fc 	ldr.w	r3, [r3, #2300]	; 0x8fc
 8004426:	68fa      	ldr	r2, [r7, #12]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	f642 22f8 	movw	r2, #11000	; 0x2af8
 800442e:	4293      	cmp	r3, r2
 8004430:	d903      	bls.n	800443a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2e>
      configured_ = false;
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
    if (mode_ != MODE_FIRST_FF)
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d009      	beq.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      if (c_time > last_msg_timeout_time)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	f8d3 3900 	ldr.w	r3, [r3, #2304]	; 0x900
 800444a:	68fa      	ldr	r2, [r7, #12]
 800444c:	429a      	cmp	r2, r3
 800444e:	d903      	bls.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
      if (spin_timeout_ > 0)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	695b      	ldr	r3, [r3, #20]
 800445c:	2b00      	cmp	r3, #0
 800445e:	d013      	beq.n	8004488 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x7c>
        if ((hardware_.time() - c_time) > spin_timeout_)
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	3304      	adds	r3, #4
 8004464:	4618      	mov	r0, r3
 8004466:	f7fd ff09 	bl	800227c <_ZN13STM32Hardware4timeEv>
 800446a:	4602      	mov	r2, r0
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	1ad2      	subs	r2, r2, r3
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	695b      	ldr	r3, [r3, #20]
 8004474:	429a      	cmp	r2, r3
 8004476:	bf8c      	ite	hi
 8004478:	2301      	movhi	r3, #1
 800447a:	2300      	movls	r3, #0
 800447c:	b2db      	uxtb	r3, r3
 800447e:	2b00      	cmp	r3, #0
 8004480:	d002      	beq.n	8004488 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x7c>
          return SPIN_TIMEOUT;
 8004482:	f06f 0301 	mvn.w	r3, #1
 8004486:	e190      	b.n	80047aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x39e>
      int data = hardware_.read();
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	3304      	adds	r3, #4
 800448c:	4618      	mov	r0, r3
 800448e:	f7fd fed6 	bl	800223e <_ZN13STM32Hardware4readEv>
 8004492:	60b8      	str	r0, [r7, #8]
      if (data < 0)
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	2b00      	cmp	r3, #0
 8004498:	f2c0 8170 	blt.w	800477c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x370>
      checksum_ += data;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f8d3 28f0 	ldr.w	r2, [r3, #2288]	; 0x8f0
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	441a      	add	r2, r3
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
      if (mode_ == MODE_MESSAGE)          /* message data being recieved */
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 80044b2:	2b07      	cmp	r3, #7
 80044b4:	d11d      	bne.n	80044f2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0xe6>
        message_in[index_++] = data;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	f8d3 38ec 	ldr.w	r3, [r3, #2284]	; 0x8ec
 80044bc:	1c59      	adds	r1, r3, #1
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	f8c2 18ec 	str.w	r1, [r2, #2284]	; 0x8ec
 80044c4:	68ba      	ldr	r2, [r7, #8]
 80044c6:	b2d1      	uxtb	r1, r2
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	4413      	add	r3, r2
 80044cc:	460a      	mov	r2, r1
 80044ce:	761a      	strb	r2, [r3, #24]
        bytes_--;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 80044d6:	1e5a      	subs	r2, r3, #1
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
        if (bytes_ == 0)                 /* is message complete? if so, checksum */
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d1b7      	bne.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2208      	movs	r2, #8
 80044ec:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
 80044f0:	e7b2      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_FIRST_FF)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d128      	bne.n	800454e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x142>
        if (data == 0xff)
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	2bff      	cmp	r3, #255	; 0xff
 8004500:	d10d      	bne.n	800451e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x112>
          mode_++;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 8004508:	1c5a      	adds	r2, r3, #1
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
          last_msg_timeout_time = c_time + SERIAL_MSG_TIMEOUT;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f103 0214 	add.w	r2, r3, #20
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 800451c:	e79c      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
        else if (hardware_.time() - c_time > (SYNC_SECONDS * 1000))
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	3304      	adds	r3, #4
 8004522:	4618      	mov	r0, r3
 8004524:	f7fd feaa 	bl	800227c <_ZN13STM32Hardware4timeEv>
 8004528:	4602      	mov	r2, r0
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	1ad3      	subs	r3, r2, r3
 800452e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004532:	4293      	cmp	r3, r2
 8004534:	bf8c      	ite	hi
 8004536:	2301      	movhi	r3, #1
 8004538:	2300      	movls	r3, #0
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2b00      	cmp	r3, #0
 800453e:	d08b      	beq.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          configured_ = false;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
          return SPIN_TIMEOUT;
 8004548:	f06f 0301 	mvn.w	r3, #1
 800454c:	e12d      	b.n	80047aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x39e>
      else if (mode_ == MODE_PROTOCOL_VER)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 8004554:	2b01      	cmp	r3, #1
 8004556:	d118      	bne.n	800458a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x17e>
        if (data == PROTOCOL_VER)
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	2bfe      	cmp	r3, #254	; 0xfe
 800455c:	d107      	bne.n	800456e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x162>
          mode_++;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
 800456c:	e774      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
          if (configured_ == false)
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	f893 38f4 	ldrb.w	r3, [r3, #2292]	; 0x8f4
 800457c:	2b00      	cmp	r3, #0
 800457e:	f47f af6b 	bne.w	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
            requestSyncTime();  /* send a msg back showing our protocol version */
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f915 	bl	80047b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
 8004588:	e766      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_L)      /* bottom half of message size */
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 8004590:	2b02      	cmp	r3, #2
 8004592:	d113      	bne.n	80045bc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1b0>
        bytes_ = data;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	68ba      	ldr	r2, [r7, #8]
 8004598:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
        index_ = 0;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2200      	movs	r2, #0
 80045a0:	f8c3 28ec 	str.w	r2, [r3, #2284]	; 0x8ec
        mode_++;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 80045aa:	1c5a      	adds	r2, r3, #1
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
        checksum_ = data;               /* first byte for calculating size checksum */
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	68ba      	ldr	r2, [r7, #8]
 80045b6:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
 80045ba:	e74d      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_H)      /* top half of message size */
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 80045c2:	2b03      	cmp	r3, #3
 80045c4:	d110      	bne.n	80045e8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x1dc>
        bytes_ += data << 8;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f8d3 28e4 	ldr.w	r2, [r3, #2276]	; 0x8e4
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	021b      	lsls	r3, r3, #8
 80045d0:	441a      	add	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	f8c3 28e4 	str.w	r2, [r3, #2276]	; 0x8e4
        mode_++;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 80045de:	1c5a      	adds	r2, r3, #1
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
 80045e6:	e737      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_SIZE_CHECKSUM)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 80045ee:	2b04      	cmp	r3, #4
 80045f0:	d116      	bne.n	8004620 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x214>
        if ((checksum_ % 256) == 255)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 80045f8:	425a      	negs	r2, r3
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	b2d2      	uxtb	r2, r2
 80045fe:	bf58      	it	pl
 8004600:	4253      	negpl	r3, r2
 8004602:	2bff      	cmp	r3, #255	; 0xff
 8004604:	d107      	bne.n	8004616 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x20a>
          mode_++;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 800460c:	1c5a      	adds	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
 8004614:	e720      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          mode_ = MODE_FIRST_FF;          /* Abandon the frame if the msg len is wrong */
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	2200      	movs	r2, #0
 800461a:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
 800461e:	e71b      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_L)     /* bottom half of topic id */
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 8004626:	2b05      	cmp	r3, #5
 8004628:	d10f      	bne.n	800464a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x23e>
        topic_ = data;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	68ba      	ldr	r2, [r7, #8]
 800462e:	f8c3 28e8 	str.w	r2, [r3, #2280]	; 0x8e8
        mode_++;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 8004638:	1c5a      	adds	r2, r3, #1
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
        checksum_ = data;               /* first byte included in checksum */
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	68ba      	ldr	r2, [r7, #8]
 8004644:	f8c3 28f0 	str.w	r2, [r3, #2288]	; 0x8f0
 8004648:	e706      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_TOPIC_H)     /* top half of topic id */
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 8004650:	2b06      	cmp	r3, #6
 8004652:	d117      	bne.n	8004684 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x278>
        topic_ += data << 8;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	f8d3 28e8 	ldr.w	r2, [r3, #2280]	; 0x8e8
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	021b      	lsls	r3, r3, #8
 800465e:	441a      	add	r2, r3
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	f8c3 28e8 	str.w	r2, [r3, #2280]	; 0x8e8
        mode_ = MODE_MESSAGE;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2207      	movs	r2, #7
 800466a:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
        if (bytes_ == 0)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f8d3 38e4 	ldr.w	r3, [r3, #2276]	; 0x8e4
 8004674:	2b00      	cmp	r3, #0
 8004676:	f47f aeef 	bne.w	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          mode_ = MODE_MSG_CHECKSUM;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2208      	movs	r2, #8
 800467e:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
 8004682:	e6e9      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
      else if (mode_ == MODE_MSG_CHECKSUM)    /* do checksum */
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f8d3 38e0 	ldr.w	r3, [r3, #2272]	; 0x8e0
 800468a:	2b08      	cmp	r3, #8
 800468c:	f47f aee4 	bne.w	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
        mode_ = MODE_FIRST_FF;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f8c3 28e0 	str.w	r2, [r3, #2272]	; 0x8e0
        if ((checksum_ % 256) == 255)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f8d3 38f0 	ldr.w	r3, [r3, #2288]	; 0x8f0
 800469e:	425a      	negs	r2, r3
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	b2d2      	uxtb	r2, r2
 80046a4:	bf58      	it	pl
 80046a6:	4253      	negpl	r3, r2
 80046a8:	2bff      	cmp	r3, #255	; 0xff
 80046aa:	f47f aed5 	bne.w	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          if (topic_ == TopicInfo::ID_PUBLISHER)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d110      	bne.n	80046da <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2ce>
            requestSyncTime();
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	f000 f87a 	bl	80047b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
            negotiateTopics();
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 f894 	bl	80047ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv>
            last_sync_time = c_time;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	68fa      	ldr	r2, [r7, #12]
 80046c8:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
            last_sync_receive_time = c_time;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	68fa      	ldr	r2, [r7, #12]
 80046d0:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
            return SPIN_ERR;
 80046d4:	f04f 33ff 	mov.w	r3, #4294967295
 80046d8:	e067      	b.n	80047aa <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x39e>
          else if (topic_ == TopicInfo::ID_TIME)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
 80046e0:	2b0a      	cmp	r3, #10
 80046e2:	d106      	bne.n	80046f2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x2e6>
            syncTime(message_in);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	3318      	adds	r3, #24
 80046e8:	4619      	mov	r1, r3
 80046ea:	6878      	ldr	r0, [r7, #4]
 80046ec:	f000 f95e 	bl	80049ac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh>
 80046f0:	e6b2      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_PARAMETER_REQUEST)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
 80046f8:	2b06      	cmp	r3, #6
 80046fa:	d10d      	bne.n	8004718 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x30c>
            req_param_resp.deserialize(message_in);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f603 1208 	addw	r2, r3, #2312	; 0x908
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	3318      	adds	r3, #24
 8004706:	4619      	mov	r1, r3
 8004708:	4610      	mov	r0, r2
 800470a:	f7fe fb4a 	bl	8002da2 <_ZN14rosserial_msgs20RequestParamResponse11deserializeEPh>
            param_recieved = true;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	2201      	movs	r2, #1
 8004712:	f883 2904 	strb.w	r2, [r3, #2308]	; 0x904
 8004716:	e69f      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
          else if (topic_ == TopicInfo::ID_TX_STOP)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
 800471e:	2b0b      	cmp	r3, #11
 8004720:	d104      	bne.n	800472c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x320>
            configured_ = false;
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
 800472a:	e695      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
            if (subscribers[topic_ - 100])
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
 8004732:	3b64      	subs	r3, #100	; 0x64
 8004734:	687a      	ldr	r2, [r7, #4]
 8004736:	f203 231e 	addw	r3, r3, #542	; 0x21e
 800473a:	009b      	lsls	r3, r3, #2
 800473c:	4413      	add	r3, r2
 800473e:	685b      	ldr	r3, [r3, #4]
 8004740:	2b00      	cmp	r3, #0
 8004742:	f43f ae89 	beq.w	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
              subscribers[topic_ - 100]->callback(message_in);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
 800474c:	3b64      	subs	r3, #100	; 0x64
 800474e:	687a      	ldr	r2, [r7, #4]
 8004750:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	4413      	add	r3, r2
 8004758:	6858      	ldr	r0, [r3, #4]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	f8d3 38e8 	ldr.w	r3, [r3, #2280]	; 0x8e8
 8004760:	3b64      	subs	r3, #100	; 0x64
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004768:	009b      	lsls	r3, r3, #2
 800476a:	4413      	add	r3, r2
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	3218      	adds	r2, #24
 8004776:	4611      	mov	r1, r2
 8004778:	4798      	blx	r3
    while (true)
 800477a:	e66d      	b.n	8004458 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x4c>
        break;
 800477c:	bf00      	nop
    if (configured_ && ((c_time - last_sync_time) > (SYNC_SECONDS * 500)))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 38f4 	ldrb.w	r3, [r3, #2292]	; 0x8f4
 8004784:	2b00      	cmp	r3, #0
 8004786:	d00f      	beq.n	80047a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x39c>
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	f8d3 38f8 	ldr.w	r3, [r3, #2296]	; 0x8f8
 800478e:	68fa      	ldr	r2, [r7, #12]
 8004790:	1ad3      	subs	r3, r2, r3
 8004792:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8004796:	4293      	cmp	r3, r2
 8004798:	d906      	bls.n	80047a8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8spinOnceEv+0x39c>
      requestSyncTime();
 800479a:	6878      	ldr	r0, [r7, #4]
 800479c:	f000 f809 	bl	80047b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>
      last_sync_time = c_time;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	68fa      	ldr	r2, [r7, #12]
 80047a4:	f8c3 28f8 	str.w	r2, [r3, #2296]	; 0x8f8
    return SPIN_OK;
 80047a8:	2300      	movs	r3, #0
  }
 80047aa:	4618      	mov	r0, r3
 80047ac:	3710      	adds	r7, #16
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}

080047b2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15requestSyncTimeEv>:
  void requestSyncTime()
 80047b2:	b580      	push	{r7, lr}
 80047b4:	b086      	sub	sp, #24
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
    std_msgs::Time t;
 80047ba:	f107 030c 	add.w	r3, r7, #12
 80047be:	4618      	mov	r0, r3
 80047c0:	f7fd fe56 	bl	8002470 <_ZN8std_msgs4TimeC1Ev>
    publish(TopicInfo::ID_TIME, &t);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f107 020c 	add.w	r2, r7, #12
 80047ce:	210a      	movs	r1, #10
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	4798      	blx	r3
    rt_time = hardware_.time();
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	3304      	adds	r3, #4
 80047d8:	4618      	mov	r0, r3
 80047da:	f7fd fd4f 	bl	800227c <_ZN13STM32Hardware4timeEv>
 80047de:	4602      	mov	r2, r0
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	609a      	str	r2, [r3, #8]
  }
 80047e4:	bf00      	nop
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}

080047ec <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv>:
      }
    }
    return false;
  }

  void negotiateTopics()
 80047ec:	b590      	push	{r4, r7, lr}
 80047ee:	b08b      	sub	sp, #44	; 0x2c
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
  {
    rosserial_msgs::TopicInfo ti;
 80047f4:	f107 030c 	add.w	r3, r7, #12
 80047f8:	4618      	mov	r0, r3
 80047fa:	f7fd ff29 	bl	8002650 <_ZN14rosserial_msgs9TopicInfoC1Ev>
    int i;
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80047fe:	2300      	movs	r3, #0
 8004800:	627b      	str	r3, [r7, #36]	; 0x24
 8004802:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004804:	2b18      	cmp	r3, #24
 8004806:	dc5b      	bgt.n	80048c0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xd4>
    {
      if (publishers[i] != 0) // non-empty slot
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800480c:	f202 2206 	addw	r2, r2, #518	; 0x206
 8004810:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d04f      	beq.n	80048b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xcc>
      {
        ti.topic_id = publishers[i]->id_;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800481c:	f202 2206 	addw	r2, r2, #518	; 0x206
 8004820:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	b29b      	uxth	r3, r3
 8004828:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) publishers[i]->topic_;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800482e:	f202 2206 	addw	r2, r2, #518	; 0x206
 8004832:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) publishers[i]->msg_->getType();
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800483e:	f202 2206 	addw	r2, r2, #518	; 0x206
 8004842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004846:	6859      	ldr	r1, [r3, #4]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800484c:	f202 2206 	addw	r2, r2, #518	; 0x206
 8004850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	3308      	adds	r3, #8
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	4608      	mov	r0, r1
 800485e:	4798      	blx	r3
 8004860:	4603      	mov	r3, r0
 8004862:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) publishers[i]->msg_->getMD5();
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004868:	f202 2206 	addw	r2, r2, #518	; 0x206
 800486c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004870:	6859      	ldr	r1, [r3, #4]
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004876:	f202 2206 	addw	r2, r2, #518	; 0x206
 800487a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	330c      	adds	r3, #12
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4608      	mov	r0, r1
 8004888:	4798      	blx	r3
 800488a:	4603      	mov	r3, r0
 800488c:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = OUTPUT_SIZE;
 800488e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004892:	623b      	str	r3, [r7, #32]
        publish(publishers[i]->getEndpointType(), &ti);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681c      	ldr	r4, [r3, #0]
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800489e:	f202 2206 	addw	r2, r2, #518	; 0x206
 80048a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048a6:	4618      	mov	r0, r3
 80048a8:	f7fe fc33 	bl	8003112 <_ZN3ros9Publisher15getEndpointTypeEv>
 80048ac:	4601      	mov	r1, r0
 80048ae:	f107 030c 	add.w	r3, r7, #12
 80048b2:	461a      	mov	r2, r3
 80048b4:	6878      	ldr	r0, [r7, #4]
 80048b6:	47a0      	blx	r4
    for (i = 0; i < MAX_PUBLISHERS; i++)
 80048b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ba:	3301      	adds	r3, #1
 80048bc:	627b      	str	r3, [r7, #36]	; 0x24
 80048be:	e7a0      	b.n	8004802 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x16>
      }
    }
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 80048c0:	2300      	movs	r3, #0
 80048c2:	627b      	str	r3, [r7, #36]	; 0x24
 80048c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c6:	2b18      	cmp	r3, #24
 80048c8:	dc68      	bgt.n	800499c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x1b0>
    {
      if (subscribers[i] != 0) // non-empty slot
 80048ca:	687a      	ldr	r2, [r7, #4]
 80048cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ce:	f203 231e 	addw	r3, r3, #542	; 0x21e
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4413      	add	r3, r2
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d05b      	beq.n	8004994 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0x1a8>
      {
        ti.topic_id = subscribers[i]->id_;
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e0:	f203 231e 	addw	r3, r3, #542	; 0x21e
 80048e4:	009b      	lsls	r3, r3, #2
 80048e6:	4413      	add	r3, r2
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	685b      	ldr	r3, [r3, #4]
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	823b      	strh	r3, [r7, #16]
        ti.topic_name = (char *) subscribers[i]->topic_;
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f4:	f203 231e 	addw	r3, r3, #542	; 0x21e
 80048f8:	009b      	lsls	r3, r3, #2
 80048fa:	4413      	add	r3, r2
 80048fc:	685b      	ldr	r3, [r3, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	617b      	str	r3, [r7, #20]
        ti.message_type = (char *) subscribers[i]->getMsgType();
 8004902:	687a      	ldr	r2, [r7, #4]
 8004904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004906:	f203 231e 	addw	r3, r3, #542	; 0x21e
 800490a:	009b      	lsls	r3, r3, #2
 800490c:	4413      	add	r3, r2
 800490e:	6859      	ldr	r1, [r3, #4]
 8004910:	687a      	ldr	r2, [r7, #4]
 8004912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004914:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	4413      	add	r3, r2
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	3308      	adds	r3, #8
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4608      	mov	r0, r1
 8004926:	4798      	blx	r3
 8004928:	4603      	mov	r3, r0
 800492a:	61bb      	str	r3, [r7, #24]
        ti.md5sum = (char *) subscribers[i]->getMsgMD5();
 800492c:	687a      	ldr	r2, [r7, #4]
 800492e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004930:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004934:	009b      	lsls	r3, r3, #2
 8004936:	4413      	add	r3, r2
 8004938:	6859      	ldr	r1, [r3, #4]
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493e:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	4413      	add	r3, r2
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	330c      	adds	r3, #12
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	4608      	mov	r0, r1
 8004950:	4798      	blx	r3
 8004952:	4603      	mov	r3, r0
 8004954:	61fb      	str	r3, [r7, #28]
        ti.buffer_size = INPUT_SIZE;
 8004956:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800495a:	623b      	str	r3, [r7, #32]
        publish(subscribers[i]->getEndpointType(), &ti);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681c      	ldr	r4, [r3, #0]
 8004962:	687a      	ldr	r2, [r7, #4]
 8004964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004966:	f203 231e 	addw	r3, r3, #542	; 0x21e
 800496a:	009b      	lsls	r3, r3, #2
 800496c:	4413      	add	r3, r2
 800496e:	6859      	ldr	r1, [r3, #4]
 8004970:	687a      	ldr	r2, [r7, #4]
 8004972:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004974:	f203 231e 	addw	r3, r3, #542	; 0x21e
 8004978:	009b      	lsls	r3, r3, #2
 800497a:	4413      	add	r3, r2
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	3304      	adds	r3, #4
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4608      	mov	r0, r1
 8004986:	4798      	blx	r3
 8004988:	4601      	mov	r1, r0
 800498a:	f107 030c 	add.w	r3, r7, #12
 800498e:	461a      	mov	r2, r3
 8004990:	6878      	ldr	r0, [r7, #4]
 8004992:	47a0      	blx	r4
    for (i = 0; i < MAX_SUBSCRIBERS; i++)
 8004994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004996:	3301      	adds	r3, #1
 8004998:	627b      	str	r3, [r7, #36]	; 0x24
 800499a:	e793      	b.n	80048c4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE15negotiateTopicsEv+0xd8>
      }
    }
    configured_ = true;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2201      	movs	r2, #1
 80049a0:	f883 28f4 	strb.w	r2, [r3, #2292]	; 0x8f4
  }
 80049a4:	bf00      	nop
 80049a6:	372c      	adds	r7, #44	; 0x2c
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd90      	pop	{r4, r7, pc}

080049ac <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh>:
  void syncTime(uint8_t * data)
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b086      	sub	sp, #24
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	6078      	str	r0, [r7, #4]
 80049b4:	6039      	str	r1, [r7, #0]
    std_msgs::Time t;
 80049b6:	f107 0308 	add.w	r3, r7, #8
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fd fd58 	bl	8002470 <_ZN8std_msgs4TimeC1Ev>
    uint32_t offset = hardware_.time() - rt_time;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	3304      	adds	r3, #4
 80049c4:	4618      	mov	r0, r3
 80049c6:	f7fd fc59 	bl	800227c <_ZN13STM32Hardware4timeEv>
 80049ca:	4602      	mov	r2, r0
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	1ad3      	subs	r3, r2, r3
 80049d2:	617b      	str	r3, [r7, #20]
    t.deserialize(data);
 80049d4:	f107 0308 	add.w	r3, r7, #8
 80049d8:	6839      	ldr	r1, [r7, #0]
 80049da:	4618      	mov	r0, r3
 80049dc:	f7fd fdb8 	bl	8002550 <_ZN8std_msgs4Time11deserializeEPh>
    t.data.sec += offset / 1000;
 80049e0:	68fa      	ldr	r2, [r7, #12]
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	4914      	ldr	r1, [pc, #80]	; (8004a38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x8c>)
 80049e6:	fba1 1303 	umull	r1, r3, r1, r3
 80049ea:	099b      	lsrs	r3, r3, #6
 80049ec:	4413      	add	r3, r2
 80049ee:	60fb      	str	r3, [r7, #12]
    t.data.nsec += (offset % 1000) * 1000000UL;
 80049f0:	6939      	ldr	r1, [r7, #16]
 80049f2:	697a      	ldr	r2, [r7, #20]
 80049f4:	4b10      	ldr	r3, [pc, #64]	; (8004a38 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x8c>)
 80049f6:	fba3 0302 	umull	r0, r3, r3, r2
 80049fa:	099b      	lsrs	r3, r3, #6
 80049fc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004a00:	fb00 f303 	mul.w	r3, r0, r3
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	4a0d      	ldr	r2, [pc, #52]	; (8004a3c <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8syncTimeEPh+0x90>)
 8004a08:	fb02 f303 	mul.w	r3, r2, r3
 8004a0c:	440b      	add	r3, r1
 8004a0e:	613b      	str	r3, [r7, #16]
    this->setNow(t.data);
 8004a10:	f107 0308 	add.w	r3, r7, #8
 8004a14:	3304      	adds	r3, #4
 8004a16:	4619      	mov	r1, r3
 8004a18:	6878      	ldr	r0, [r7, #4]
 8004a1a:	f000 f8a5 	bl	8004b68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE>
    last_sync_receive_time = hardware_.time();
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	3304      	adds	r3, #4
 8004a22:	4618      	mov	r0, r3
 8004a24:	f7fd fc2a 	bl	800227c <_ZN13STM32Hardware4timeEv>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	f8c3 28fc 	str.w	r2, [r3, #2300]	; 0x8fc
  }
 8004a30:	bf00      	nop
 8004a32:	3718      	adds	r7, #24
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	10624dd3 	.word	0x10624dd3
 8004a3c:	000f4240 	.word	0x000f4240

08004a40 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE>:

  virtual int publish(int id, const Msg * msg)
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b088      	sub	sp, #32
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	60f8      	str	r0, [r7, #12]
 8004a48:	60b9      	str	r1, [r7, #8]
 8004a4a:	607a      	str	r2, [r7, #4]
  {
    if (id >= 100 && !configured_)
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	2b63      	cmp	r3, #99	; 0x63
 8004a50:	dd09      	ble.n	8004a66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x26>
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f893 38f4 	ldrb.w	r3, [r3, #2292]	; 0x8f4
 8004a58:	f083 0301 	eor.w	r3, r3, #1
 8004a5c:	b2db      	uxtb	r3, r3
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d001      	beq.n	8004a66 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x26>
      return 0;
 8004a62:	2300      	movs	r3, #0
 8004a64:	e079      	b.n	8004b5a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x11a>

    /* serialize message */
    int l = msg->serialize(message_out + 7);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	f502 6283 	add.w	r2, r2, #1048	; 0x418
 8004a72:	3207      	adds	r2, #7
 8004a74:	4611      	mov	r1, r2
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	4798      	blx	r3
 8004a7a:	6178      	str	r0, [r7, #20]

    /* setup the header */
    message_out[0] = 0xff;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	22ff      	movs	r2, #255	; 0xff
 8004a80:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    message_out[1] = PROTOCOL_VER;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	22fe      	movs	r2, #254	; 0xfe
 8004a88:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
    message_out[2] = (uint8_t)((uint16_t)l & 255);
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	b2da      	uxtb	r2, r3
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
    message_out[3] = (uint8_t)((uint16_t)l >> 8);
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	0a1b      	lsrs	r3, r3, #8
 8004a9c:	b29b      	uxth	r3, r3
 8004a9e:	b2da      	uxtb	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b
    message_out[4] = 255 - ((message_out[2] + message_out[3]) % 256);
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f893 241a 	ldrb.w	r2, [r3, #1050]	; 0x41a
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	f893 341b 	ldrb.w	r3, [r3, #1051]	; 0x41b
 8004ab2:	4413      	add	r3, r2
 8004ab4:	b2db      	uxtb	r3, r3
 8004ab6:	43db      	mvns	r3, r3
 8004ab8:	b2da      	uxtb	r2, r3
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    message_out[5] = (uint8_t)((int16_t)id & 255);
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	b2da      	uxtb	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
    message_out[6] = (uint8_t)((int16_t)id >> 8);
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	b21b      	sxth	r3, r3
 8004ace:	121b      	asrs	r3, r3, #8
 8004ad0:	b21b      	sxth	r3, r3
 8004ad2:	b2da      	uxtb	r2, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e

    /* calculate checksum */
    int chk = 0;
 8004ada:	2300      	movs	r3, #0
 8004adc:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004ade:	2305      	movs	r3, #5
 8004ae0:	61bb      	str	r3, [r7, #24]
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	3306      	adds	r3, #6
 8004ae6:	69ba      	ldr	r2, [r7, #24]
 8004ae8:	429a      	cmp	r2, r3
 8004aea:	dc0d      	bgt.n	8004b08 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xc8>
      chk += message_out[i];
 8004aec:	68fa      	ldr	r2, [r7, #12]
 8004aee:	69bb      	ldr	r3, [r7, #24]
 8004af0:	4413      	add	r3, r2
 8004af2:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8004af6:	781b      	ldrb	r3, [r3, #0]
 8004af8:	461a      	mov	r2, r3
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	4413      	add	r3, r2
 8004afe:	61fb      	str	r3, [r7, #28]
    for (int i = 5; i < l + 7; i++)
 8004b00:	69bb      	ldr	r3, [r7, #24]
 8004b02:	3301      	adds	r3, #1
 8004b04:	61bb      	str	r3, [r7, #24]
 8004b06:	e7ec      	b.n	8004ae2 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0xa2>
    l += 7;
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	3307      	adds	r3, #7
 8004b0c:	617b      	str	r3, [r7, #20]
    message_out[l++] = 255 - (chk % 256);
 8004b0e:	69fb      	ldr	r3, [r7, #28]
 8004b10:	425a      	negs	r2, r3
 8004b12:	b2db      	uxtb	r3, r3
 8004b14:	b2d2      	uxtb	r2, r2
 8004b16:	bf58      	it	pl
 8004b18:	4253      	negpl	r3, r2
 8004b1a:	b2da      	uxtb	r2, r3
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	1c59      	adds	r1, r3, #1
 8004b20:	6179      	str	r1, [r7, #20]
 8004b22:	43d2      	mvns	r2, r2
 8004b24:	b2d1      	uxtb	r1, r2
 8004b26:	68fa      	ldr	r2, [r7, #12]
 8004b28:	4413      	add	r3, r2
 8004b2a:	460a      	mov	r2, r1
 8004b2c:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418

    if (l <= OUTPUT_SIZE)
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b36:	dc0a      	bgt.n	8004b4e <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x10e>
    {
      hardware_.write(message_out, l);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	1d18      	adds	r0, r3, #4
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	f503 6383 	add.w	r3, r3, #1048	; 0x418
 8004b42:	697a      	ldr	r2, [r7, #20]
 8004b44:	4619      	mov	r1, r3
 8004b46:	f7fd fb88 	bl	800225a <_ZN13STM32Hardware5writeEPhi>
      return l;
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	e005      	b.n	8004b5a <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x11a>
    }
    else
    {
      logerror("Message from device dropped: message larger than buffer.");
 8004b4e:	4905      	ldr	r1, [pc, #20]	; (8004b64 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE7publishEiPKNS_3MsgE+0x124>)
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 f847 	bl	8004be4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8logerrorEPKc>
      return -1;
 8004b56:	f04f 33ff 	mov.w	r3, #4294967295
    }
  }
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	3720      	adds	r7, #32
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	bd80      	pop	{r7, pc}
 8004b62:	bf00      	nop
 8004b64:	0800d1ec 	.word	0x0800d1ec

08004b68 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE>:
  void setNow(Time & new_now)
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b084      	sub	sp, #16
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	6078      	str	r0, [r7, #4]
 8004b70:	6039      	str	r1, [r7, #0]
    uint32_t ms = hardware_.time();
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	3304      	adds	r3, #4
 8004b76:	4618      	mov	r0, r3
 8004b78:	f7fd fb80 	bl	800227c <_ZN13STM32Hardware4timeEv>
 8004b7c:	60f8      	str	r0, [r7, #12]
    sec_offset = new_now.sec - ms / 1000 - 1;
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	681a      	ldr	r2, [r3, #0]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	4914      	ldr	r1, [pc, #80]	; (8004bd8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE+0x70>)
 8004b86:	fba1 1303 	umull	r1, r3, r1, r3
 8004b8a:	099b      	lsrs	r3, r3, #6
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	1e5a      	subs	r2, r3, #1
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	60da      	str	r2, [r3, #12]
    nsec_offset = new_now.nsec - (ms % 1000) * 1000000UL + 1000000000UL;
 8004b94:	683b      	ldr	r3, [r7, #0]
 8004b96:	6859      	ldr	r1, [r3, #4]
 8004b98:	68fa      	ldr	r2, [r7, #12]
 8004b9a:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE+0x70>)
 8004b9c:	fba3 0302 	umull	r0, r3, r3, r2
 8004ba0:	099b      	lsrs	r3, r3, #6
 8004ba2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004ba6:	fb00 f303 	mul.w	r3, r0, r3
 8004baa:	1ad3      	subs	r3, r2, r3
 8004bac:	4a0b      	ldr	r2, [pc, #44]	; (8004bdc <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE+0x74>)
 8004bae:	fb02 f303 	mul.w	r3, r2, r3
 8004bb2:	1aca      	subs	r2, r1, r3
 8004bb4:	4b0a      	ldr	r3, [pc, #40]	; (8004be0 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE6setNowERNS_4TimeE+0x78>)
 8004bb6:	4413      	add	r3, r2
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	6113      	str	r3, [r2, #16]
    normalizeSecNSec(sec_offset, nsec_offset);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	f103 020c 	add.w	r2, r3, #12
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	3310      	adds	r3, #16
 8004bc6:	4619      	mov	r1, r3
 8004bc8:	4610      	mov	r0, r2
 8004bca:	f7fc faf1 	bl	80011b0 <_ZN3ros16normalizeSecNSecERmS0_>
  }
 8004bce:	bf00      	nop
 8004bd0:	3710      	adds	r7, #16
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	10624dd3 	.word	0x10624dd3
 8004bdc:	000f4240 	.word	0x000f4240
 8004be0:	3b9aca00 	.word	0x3b9aca00

08004be4 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE8logerrorEPKc>:
  }
  void logwarn(const char *msg)
  {
    log(rosserial_msgs::Log::WARN, msg);
  }
  void logerror(const char*msg)
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b082      	sub	sp, #8
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  {
    log(rosserial_msgs::Log::ERROR, msg);
 8004bee:	683a      	ldr	r2, [r7, #0]
 8004bf0:	2103      	movs	r1, #3
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f804 	bl	8004c00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>
  }
 8004bf8:	bf00      	nop
 8004bfa:	3708      	adds	r7, #8
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE3logEcPKc>:
  void log(char byte, const char * msg)
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b088      	sub	sp, #32
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	460b      	mov	r3, r1
 8004c0a:	607a      	str	r2, [r7, #4]
 8004c0c:	72fb      	strb	r3, [r7, #11]
    rosserial_msgs::Log l;
 8004c0e:	f107 0314 	add.w	r3, r7, #20
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7fd fee0 	bl	80029d8 <_ZN14rosserial_msgs3LogC1Ev>
    l.level = byte;
 8004c18:	7afb      	ldrb	r3, [r7, #11]
 8004c1a:	763b      	strb	r3, [r7, #24]
    l.msg = (char*)msg;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	61fb      	str	r3, [r7, #28]
    publish(rosserial_msgs::TopicInfo::ID_LOG, &l);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f107 0214 	add.w	r2, r7, #20
 8004c2a:	2107      	movs	r1, #7
 8004c2c:	68f8      	ldr	r0, [r7, #12]
 8004c2e:	4798      	blx	r3
  }
 8004c30:	bf00      	nop
 8004c32:	3720      	adds	r7, #32
 8004c34:	46bd      	mov	sp, r7
 8004c36:	bd80      	pop	{r7, pc}

08004c38 <_Z41__static_initialization_and_destruction_0ii>:
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b082      	sub	sp, #8
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d128      	bne.n	8004c9a <_Z41__static_initialization_and_destruction_0ii+0x62>
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d123      	bne.n	8004c9a <_Z41__static_initialization_and_destruction_0ii+0x62>
ros::NodeHandle nh;
 8004c52:	4814      	ldr	r0, [pc, #80]	; (8004ca4 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8004c54:	f7ff fab0 	bl	80041b8 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EEC1Ev>
geometry_msgs::Twist cmd_vel_msg;
 8004c58:	4813      	ldr	r0, [pc, #76]	; (8004ca8 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8004c5a:	f7fe fb0d 	bl	8003278 <_ZN13geometry_msgs5TwistC1Ev>
freeway_joyfw::stm_fw_msg stm_pub_msg;
 8004c5e:	4813      	ldr	r0, [pc, #76]	; (8004cac <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8004c60:	f7fe fb8c 	bl	800337c <_ZN13freeway_joyfw10stm_fw_msgC1Ev>
ros::Publisher freeway_diagnostics("freeway/diagnostics", &stm_pub_msg);
 8004c64:	2300      	movs	r3, #0
 8004c66:	4a11      	ldr	r2, [pc, #68]	; (8004cac <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8004c68:	4911      	ldr	r1, [pc, #68]	; (8004cb0 <_Z41__static_initialization_and_destruction_0ii+0x78>)
 8004c6a:	4812      	ldr	r0, [pc, #72]	; (8004cb4 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 8004c6c:	f7fe fa26 	bl	80030bc <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
freeway_joyfw::stm_fw_sonar_msg range_msg;
 8004c70:	4811      	ldr	r0, [pc, #68]	; (8004cb8 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8004c72:	f7fe ffe3 	bl	8003c3c <_ZN13freeway_joyfw16stm_fw_sonar_msgC1Ev>
sensor_msgs::Range range_left;
 8004c76:	4811      	ldr	r0, [pc, #68]	; (8004cbc <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8004c78:	f7fe fe20 	bl	80038bc <_ZN11sensor_msgs5RangeC1Ev>
sensor_msgs::Range range_right;
 8004c7c:	4810      	ldr	r0, [pc, #64]	; (8004cc0 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8004c7e:	f7fe fe1d 	bl	80038bc <_ZN11sensor_msgs5RangeC1Ev>
ros::Publisher pub_range("freeway/ultrasound", &range_msg);
 8004c82:	2300      	movs	r3, #0
 8004c84:	4a0c      	ldr	r2, [pc, #48]	; (8004cb8 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8004c86:	490f      	ldr	r1, [pc, #60]	; (8004cc4 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8004c88:	480f      	ldr	r0, [pc, #60]	; (8004cc8 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8004c8a:	f7fe fa17 	bl	80030bc <_ZN3ros9PublisherC1EPKcPNS_3MsgEi>
ros::Subscriber<freeway_joyfw::stm_am_msg> am_status_sub("freeway/am_status", &am_status_cb);
 8004c8e:	2301      	movs	r3, #1
 8004c90:	4a0e      	ldr	r2, [pc, #56]	; (8004ccc <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8004c92:	490f      	ldr	r1, [pc, #60]	; (8004cd0 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8004c94:	480f      	ldr	r0, [pc, #60]	; (8004cd4 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8004c96:	f7ff fb1d 	bl	80042d4 <_ZN3ros10SubscriberIN13freeway_joyfw10stm_am_msgEvEC1EPKcPFvRKS2_Ei>
}
 8004c9a:	bf00      	nop
 8004c9c:	3708      	adds	r7, #8
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	20001410 	.word	0x20001410
 8004ca8:	20001d40 	.word	0x20001d40
 8004cac:	20001d64 	.word	0x20001d64
 8004cb0:	0800d228 	.word	0x0800d228
 8004cb4:	20001d90 	.word	0x20001d90
 8004cb8:	20001da4 	.word	0x20001da4
 8004cbc:	20001e00 	.word	0x20001e00
 8004cc0:	20001e2c 	.word	0x20001e2c
 8004cc4:	0800d23c 	.word	0x0800d23c
 8004cc8:	20001e58 	.word	0x20001e58
 8004ccc:	08003d41 	.word	0x08003d41
 8004cd0:	0800d250 	.word	0x0800d250
 8004cd4:	20001e7c 	.word	0x20001e7c

08004cd8 <_ZN3ros10SubscriberIN13freeway_joyfw10stm_am_msgEvE8callbackEPh>:

  virtual void callback(unsigned char* data)
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b082      	sub	sp, #8
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
 8004ce0:	6039      	str	r1, [r7, #0]
  {
    msg.deserialize(data);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	330c      	adds	r3, #12
 8004ce6:	6839      	ldr	r1, [r7, #0]
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f7fe fc18 	bl	800351e <_ZN13freeway_joyfw10stm_am_msg11deserializeEPh>
    this->cb_(msg);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	695b      	ldr	r3, [r3, #20]
 8004cf2:	687a      	ldr	r2, [r7, #4]
 8004cf4:	320c      	adds	r2, #12
 8004cf6:	4610      	mov	r0, r2
 8004cf8:	4798      	blx	r3
  }
 8004cfa:	bf00      	nop
 8004cfc:	3708      	adds	r7, #8
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}

08004d02 <_ZN3ros10SubscriberIN13freeway_joyfw10stm_am_msgEvE15getEndpointTypeEv>:
  }
  virtual const char * getMsgMD5()
  {
    return this->msg.getMD5();
  }
  virtual int getEndpointType()
 8004d02:	b480      	push	{r7}
 8004d04:	b083      	sub	sp, #12
 8004d06:	af00      	add	r7, sp, #0
 8004d08:	6078      	str	r0, [r7, #4]
  {
    return endpoint_;
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	699b      	ldr	r3, [r3, #24]
  }
 8004d0e:	4618      	mov	r0, r3
 8004d10:	370c      	adds	r7, #12
 8004d12:	46bd      	mov	sp, r7
 8004d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d18:	4770      	bx	lr

08004d1a <_ZN3ros10SubscriberIN13freeway_joyfw10stm_am_msgEvE10getMsgTypeEv>:
  virtual const char * getMsgType()
 8004d1a:	b580      	push	{r7, lr}
 8004d1c:	b082      	sub	sp, #8
 8004d1e:	af00      	add	r7, sp, #0
 8004d20:	6078      	str	r0, [r7, #4]
    return this->msg.getType();
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	330c      	adds	r3, #12
 8004d26:	4618      	mov	r0, r3
 8004d28:	f7fe fc18 	bl	800355c <_ZN13freeway_joyfw10stm_am_msg7getTypeEv>
 8004d2c:	4603      	mov	r3, r0
  }
 8004d2e:	4618      	mov	r0, r3
 8004d30:	3708      	adds	r7, #8
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <_ZN3ros10SubscriberIN13freeway_joyfw10stm_am_msgEvE9getMsgMD5Ev>:
  virtual const char * getMsgMD5()
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b082      	sub	sp, #8
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
    return this->msg.getMD5();
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	330c      	adds	r3, #12
 8004d42:	4618      	mov	r0, r3
 8004d44:	f7fe fc18 	bl	8003578 <_ZN13freeway_joyfw10stm_am_msg6getMD5Ev>
 8004d48:	4603      	mov	r3, r0
  }
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <_ZN3ros11NodeHandle_I13STM32HardwareLi25ELi25ELi1024ELi1024EE9connectedEv>:
  virtual bool connected()
 8004d52:	b480      	push	{r7}
 8004d54:	b083      	sub	sp, #12
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
    return configured_;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f893 38f4 	ldrb.w	r3, [r3, #2292]	; 0x8f4
  };
 8004d60:	4618      	mov	r0, r3
 8004d62:	370c      	adds	r7, #12
 8004d64:	46bd      	mov	sp, r7
 8004d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d6a:	4770      	bx	lr

08004d6c <_GLOBAL__sub_I_nh>:
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	af00      	add	r7, sp, #0
 8004d70:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004d74:	2001      	movs	r0, #1
 8004d76:	f7ff ff5f 	bl	8004c38 <_Z41__static_initialization_and_destruction_0ii>
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d82:	2300      	movs	r3, #0
 8004d84:	607b      	str	r3, [r7, #4]
 8004d86:	4b10      	ldr	r3, [pc, #64]	; (8004dc8 <HAL_MspInit+0x4c>)
 8004d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d8a:	4a0f      	ldr	r2, [pc, #60]	; (8004dc8 <HAL_MspInit+0x4c>)
 8004d8c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d90:	6453      	str	r3, [r2, #68]	; 0x44
 8004d92:	4b0d      	ldr	r3, [pc, #52]	; (8004dc8 <HAL_MspInit+0x4c>)
 8004d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d9a:	607b      	str	r3, [r7, #4]
 8004d9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004d9e:	2300      	movs	r3, #0
 8004da0:	603b      	str	r3, [r7, #0]
 8004da2:	4b09      	ldr	r3, [pc, #36]	; (8004dc8 <HAL_MspInit+0x4c>)
 8004da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da6:	4a08      	ldr	r2, [pc, #32]	; (8004dc8 <HAL_MspInit+0x4c>)
 8004da8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004dac:	6413      	str	r3, [r2, #64]	; 0x40
 8004dae:	4b06      	ldr	r3, [pc, #24]	; (8004dc8 <HAL_MspInit+0x4c>)
 8004db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004db6:	603b      	str	r3, [r7, #0]
 8004db8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004dba:	bf00      	nop
 8004dbc:	370c      	adds	r7, #12
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc4:	4770      	bx	lr
 8004dc6:	bf00      	nop
 8004dc8:	40023800 	.word	0x40023800

08004dcc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b08a      	sub	sp, #40	; 0x28
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004dd4:	f107 0314 	add.w	r3, r7, #20
 8004dd8:	2200      	movs	r2, #0
 8004dda:	601a      	str	r2, [r3, #0]
 8004ddc:	605a      	str	r2, [r3, #4]
 8004dde:	609a      	str	r2, [r3, #8]
 8004de0:	60da      	str	r2, [r3, #12]
 8004de2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a2f      	ldr	r2, [pc, #188]	; (8004ea8 <HAL_ADC_MspInit+0xdc>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d157      	bne.n	8004e9e <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8004dee:	2300      	movs	r3, #0
 8004df0:	613b      	str	r3, [r7, #16]
 8004df2:	4b2e      	ldr	r3, [pc, #184]	; (8004eac <HAL_ADC_MspInit+0xe0>)
 8004df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004df6:	4a2d      	ldr	r2, [pc, #180]	; (8004eac <HAL_ADC_MspInit+0xe0>)
 8004df8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004dfc:	6453      	str	r3, [r2, #68]	; 0x44
 8004dfe:	4b2b      	ldr	r3, [pc, #172]	; (8004eac <HAL_ADC_MspInit+0xe0>)
 8004e00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e06:	613b      	str	r3, [r7, #16]
 8004e08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	60fb      	str	r3, [r7, #12]
 8004e0e:	4b27      	ldr	r3, [pc, #156]	; (8004eac <HAL_ADC_MspInit+0xe0>)
 8004e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e12:	4a26      	ldr	r2, [pc, #152]	; (8004eac <HAL_ADC_MspInit+0xe0>)
 8004e14:	f043 0301 	orr.w	r3, r3, #1
 8004e18:	6313      	str	r3, [r2, #48]	; 0x30
 8004e1a:	4b24      	ldr	r3, [pc, #144]	; (8004eac <HAL_ADC_MspInit+0xe0>)
 8004e1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e1e:	f003 0301 	and.w	r3, r3, #1
 8004e22:	60fb      	str	r3, [r7, #12]
 8004e24:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004e26:	2330      	movs	r3, #48	; 0x30
 8004e28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e2e:	2300      	movs	r3, #0
 8004e30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e32:	f107 0314 	add.w	r3, r7, #20
 8004e36:	4619      	mov	r1, r3
 8004e38:	481d      	ldr	r0, [pc, #116]	; (8004eb0 <HAL_ADC_MspInit+0xe4>)
 8004e3a:	f002 fcc9 	bl	80077d0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 8004e3e:	4b1d      	ldr	r3, [pc, #116]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e40:	4a1d      	ldr	r2, [pc, #116]	; (8004eb8 <HAL_ADC_MspInit+0xec>)
 8004e42:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8004e44:	4b1b      	ldr	r3, [pc, #108]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e46:	2200      	movs	r2, #0
 8004e48:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004e4a:	4b1a      	ldr	r3, [pc, #104]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004e50:	4b18      	ldr	r3, [pc, #96]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e52:	2200      	movs	r2, #0
 8004e54:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004e56:	4b17      	ldr	r3, [pc, #92]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e58:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004e5c:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004e5e:	4b15      	ldr	r3, [pc, #84]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e60:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004e64:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004e66:	4b13      	ldr	r3, [pc, #76]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e68:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004e6c:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004e6e:	4b11      	ldr	r3, [pc, #68]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004e74:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004e76:	4b0f      	ldr	r3, [pc, #60]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e78:	2200      	movs	r2, #0
 8004e7a:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004e7c:	4b0d      	ldr	r3, [pc, #52]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004e82:	480c      	ldr	r0, [pc, #48]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e84:	f001 fd7a 	bl	800697c <HAL_DMA_Init>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8004e8e:	f7fd f9b3 	bl	80021f8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	4a07      	ldr	r2, [pc, #28]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e96:	639a      	str	r2, [r3, #56]	; 0x38
 8004e98:	4a06      	ldr	r2, [pc, #24]	; (8004eb4 <HAL_ADC_MspInit+0xe8>)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004e9e:	bf00      	nop
 8004ea0:	3728      	adds	r7, #40	; 0x28
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bd80      	pop	{r7, pc}
 8004ea6:	bf00      	nop
 8004ea8:	40012000 	.word	0x40012000
 8004eac:	40023800 	.word	0x40023800
 8004eb0:	40020000 	.word	0x40020000
 8004eb4:	20000a6c 	.word	0x20000a6c
 8004eb8:	40026470 	.word	0x40026470

08004ebc <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b08e      	sub	sp, #56	; 0x38
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ec4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ec8:	2200      	movs	r2, #0
 8004eca:	601a      	str	r2, [r3, #0]
 8004ecc:	605a      	str	r2, [r3, #4]
 8004ece:	609a      	str	r2, [r3, #8]
 8004ed0:	60da      	str	r2, [r3, #12]
 8004ed2:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	4a55      	ldr	r2, [pc, #340]	; (8005030 <HAL_ETH_MspInit+0x174>)
 8004eda:	4293      	cmp	r3, r2
 8004edc:	f040 80a4 	bne.w	8005028 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	623b      	str	r3, [r7, #32]
 8004ee4:	4b53      	ldr	r3, [pc, #332]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ee8:	4a52      	ldr	r2, [pc, #328]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004eea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004eee:	6313      	str	r3, [r2, #48]	; 0x30
 8004ef0:	4b50      	ldr	r3, [pc, #320]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ef4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ef8:	623b      	str	r3, [r7, #32]
 8004efa:	6a3b      	ldr	r3, [r7, #32]
 8004efc:	2300      	movs	r3, #0
 8004efe:	61fb      	str	r3, [r7, #28]
 8004f00:	4b4c      	ldr	r3, [pc, #304]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f04:	4a4b      	ldr	r2, [pc, #300]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f06:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004f0a:	6313      	str	r3, [r2, #48]	; 0x30
 8004f0c:	4b49      	ldr	r3, [pc, #292]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f10:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f14:	61fb      	str	r3, [r7, #28]
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	2300      	movs	r3, #0
 8004f1a:	61bb      	str	r3, [r7, #24]
 8004f1c:	4b45      	ldr	r3, [pc, #276]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f20:	4a44      	ldr	r2, [pc, #272]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f22:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004f26:	6313      	str	r3, [r2, #48]	; 0x30
 8004f28:	4b42      	ldr	r3, [pc, #264]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f2c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f30:	61bb      	str	r3, [r7, #24]
 8004f32:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004f34:	2300      	movs	r3, #0
 8004f36:	617b      	str	r3, [r7, #20]
 8004f38:	4b3e      	ldr	r3, [pc, #248]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f3c:	4a3d      	ldr	r2, [pc, #244]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f3e:	f043 0304 	orr.w	r3, r3, #4
 8004f42:	6313      	str	r3, [r2, #48]	; 0x30
 8004f44:	4b3b      	ldr	r3, [pc, #236]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f48:	f003 0304 	and.w	r3, r3, #4
 8004f4c:	617b      	str	r3, [r7, #20]
 8004f4e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004f50:	2300      	movs	r3, #0
 8004f52:	613b      	str	r3, [r7, #16]
 8004f54:	4b37      	ldr	r3, [pc, #220]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f58:	4a36      	ldr	r2, [pc, #216]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f5a:	f043 0301 	orr.w	r3, r3, #1
 8004f5e:	6313      	str	r3, [r2, #48]	; 0x30
 8004f60:	4b34      	ldr	r3, [pc, #208]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f64:	f003 0301 	and.w	r3, r3, #1
 8004f68:	613b      	str	r3, [r7, #16]
 8004f6a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	60fb      	str	r3, [r7, #12]
 8004f70:	4b30      	ldr	r3, [pc, #192]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f74:	4a2f      	ldr	r2, [pc, #188]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f76:	f043 0302 	orr.w	r3, r3, #2
 8004f7a:	6313      	str	r3, [r2, #48]	; 0x30
 8004f7c:	4b2d      	ldr	r3, [pc, #180]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f80:	f003 0302 	and.w	r3, r3, #2
 8004f84:	60fb      	str	r3, [r7, #12]
 8004f86:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004f88:	2300      	movs	r3, #0
 8004f8a:	60bb      	str	r3, [r7, #8]
 8004f8c:	4b29      	ldr	r3, [pc, #164]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f90:	4a28      	ldr	r2, [pc, #160]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004f96:	6313      	str	r3, [r2, #48]	; 0x30
 8004f98:	4b26      	ldr	r3, [pc, #152]	; (8005034 <HAL_ETH_MspInit+0x178>)
 8004f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fa0:	60bb      	str	r3, [r7, #8]
 8004fa2:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8004fa4:	2332      	movs	r3, #50	; 0x32
 8004fa6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fa8:	2302      	movs	r3, #2
 8004faa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fac:	2300      	movs	r3, #0
 8004fae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fb0:	2303      	movs	r3, #3
 8004fb2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004fb4:	230b      	movs	r3, #11
 8004fb6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004fb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004fbc:	4619      	mov	r1, r3
 8004fbe:	481e      	ldr	r0, [pc, #120]	; (8005038 <HAL_ETH_MspInit+0x17c>)
 8004fc0:	f002 fc06 	bl	80077d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8004fc4:	2386      	movs	r3, #134	; 0x86
 8004fc6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fc8:	2302      	movs	r3, #2
 8004fca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fcc:	2300      	movs	r3, #0
 8004fce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004fd4:	230b      	movs	r3, #11
 8004fd6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004fdc:	4619      	mov	r1, r3
 8004fde:	4817      	ldr	r0, [pc, #92]	; (800503c <HAL_ETH_MspInit+0x180>)
 8004fe0:	f002 fbf6 	bl	80077d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8004fe4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004fe8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fea:	2302      	movs	r3, #2
 8004fec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ff2:	2303      	movs	r3, #3
 8004ff4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004ff6:	230b      	movs	r3, #11
 8004ff8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8004ffa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ffe:	4619      	mov	r1, r3
 8005000:	480f      	ldr	r0, [pc, #60]	; (8005040 <HAL_ETH_MspInit+0x184>)
 8005002:	f002 fbe5 	bl	80077d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8005006:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800500a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800500c:	2302      	movs	r3, #2
 800500e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005010:	2300      	movs	r3, #0
 8005012:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005014:	2303      	movs	r3, #3
 8005016:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8005018:	230b      	movs	r3, #11
 800501a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800501c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005020:	4619      	mov	r1, r3
 8005022:	4808      	ldr	r0, [pc, #32]	; (8005044 <HAL_ETH_MspInit+0x188>)
 8005024:	f002 fbd4 	bl	80077d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8005028:	bf00      	nop
 800502a:	3738      	adds	r7, #56	; 0x38
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40028000 	.word	0x40028000
 8005034:	40023800 	.word	0x40023800
 8005038:	40020800 	.word	0x40020800
 800503c:	40020000 	.word	0x40020000
 8005040:	40020400 	.word	0x40020400
 8005044:	40021800 	.word	0x40021800

08005048 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	b08a      	sub	sp, #40	; 0x28
 800504c:	af00      	add	r7, sp, #0
 800504e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005050:	f107 0314 	add.w	r3, r7, #20
 8005054:	2200      	movs	r2, #0
 8005056:	601a      	str	r2, [r3, #0]
 8005058:	605a      	str	r2, [r3, #4]
 800505a:	609a      	str	r2, [r3, #8]
 800505c:	60da      	str	r2, [r3, #12]
 800505e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a19      	ldr	r2, [pc, #100]	; (80050cc <HAL_I2C_MspInit+0x84>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d12c      	bne.n	80050c4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800506a:	2300      	movs	r3, #0
 800506c:	613b      	str	r3, [r7, #16]
 800506e:	4b18      	ldr	r3, [pc, #96]	; (80050d0 <HAL_I2C_MspInit+0x88>)
 8005070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005072:	4a17      	ldr	r2, [pc, #92]	; (80050d0 <HAL_I2C_MspInit+0x88>)
 8005074:	f043 0302 	orr.w	r3, r3, #2
 8005078:	6313      	str	r3, [r2, #48]	; 0x30
 800507a:	4b15      	ldr	r3, [pc, #84]	; (80050d0 <HAL_I2C_MspInit+0x88>)
 800507c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800507e:	f003 0302 	and.w	r3, r3, #2
 8005082:	613b      	str	r3, [r7, #16]
 8005084:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8005086:	f44f 7340 	mov.w	r3, #768	; 0x300
 800508a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800508c:	2312      	movs	r3, #18
 800508e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005090:	2300      	movs	r3, #0
 8005092:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005094:	2303      	movs	r3, #3
 8005096:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8005098:	2304      	movs	r3, #4
 800509a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800509c:	f107 0314 	add.w	r3, r7, #20
 80050a0:	4619      	mov	r1, r3
 80050a2:	480c      	ldr	r0, [pc, #48]	; (80050d4 <HAL_I2C_MspInit+0x8c>)
 80050a4:	f002 fb94 	bl	80077d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80050a8:	2300      	movs	r3, #0
 80050aa:	60fb      	str	r3, [r7, #12]
 80050ac:	4b08      	ldr	r3, [pc, #32]	; (80050d0 <HAL_I2C_MspInit+0x88>)
 80050ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050b0:	4a07      	ldr	r2, [pc, #28]	; (80050d0 <HAL_I2C_MspInit+0x88>)
 80050b2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80050b6:	6413      	str	r3, [r2, #64]	; 0x40
 80050b8:	4b05      	ldr	r3, [pc, #20]	; (80050d0 <HAL_I2C_MspInit+0x88>)
 80050ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050c0:	60fb      	str	r3, [r7, #12]
 80050c2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80050c4:	bf00      	nop
 80050c6:	3728      	adds	r7, #40	; 0x28
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}
 80050cc:	40005400 	.word	0x40005400
 80050d0:	40023800 	.word	0x40023800
 80050d4:	40020400 	.word	0x40020400

080050d8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a23      	ldr	r2, [pc, #140]	; (8005174 <HAL_TIM_PWM_MspInit+0x9c>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d13f      	bne.n	800516a <HAL_TIM_PWM_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80050ea:	2300      	movs	r3, #0
 80050ec:	60fb      	str	r3, [r7, #12]
 80050ee:	4b22      	ldr	r3, [pc, #136]	; (8005178 <HAL_TIM_PWM_MspInit+0xa0>)
 80050f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050f2:	4a21      	ldr	r2, [pc, #132]	; (8005178 <HAL_TIM_PWM_MspInit+0xa0>)
 80050f4:	f043 0301 	orr.w	r3, r3, #1
 80050f8:	6453      	str	r3, [r2, #68]	; 0x44
 80050fa:	4b1f      	ldr	r3, [pc, #124]	; (8005178 <HAL_TIM_PWM_MspInit+0xa0>)
 80050fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA2_Stream3;
 8005106:	4b1d      	ldr	r3, [pc, #116]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 8005108:	4a1d      	ldr	r2, [pc, #116]	; (8005180 <HAL_TIM_PWM_MspInit+0xa8>)
 800510a:	601a      	str	r2, [r3, #0]
    hdma_tim1_ch1.Init.Channel = DMA_CHANNEL_6;
 800510c:	4b1b      	ldr	r3, [pc, #108]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 800510e:	f04f 6240 	mov.w	r2, #201326592	; 0xc000000
 8005112:	605a      	str	r2, [r3, #4]
    hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005114:	4b19      	ldr	r3, [pc, #100]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 8005116:	2240      	movs	r2, #64	; 0x40
 8005118:	609a      	str	r2, [r3, #8]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800511a:	4b18      	ldr	r3, [pc, #96]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 800511c:	2200      	movs	r2, #0
 800511e:	60da      	str	r2, [r3, #12]
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005120:	4b16      	ldr	r3, [pc, #88]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 8005122:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005126:	611a      	str	r2, [r3, #16]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005128:	4b14      	ldr	r3, [pc, #80]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 800512a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800512e:	615a      	str	r2, [r3, #20]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005130:	4b12      	ldr	r3, [pc, #72]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 8005132:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005136:	619a      	str	r2, [r3, #24]
    hdma_tim1_ch1.Init.Mode = DMA_CIRCULAR;
 8005138:	4b10      	ldr	r3, [pc, #64]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 800513a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800513e:	61da      	str	r2, [r3, #28]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8005140:	4b0e      	ldr	r3, [pc, #56]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 8005142:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005146:	621a      	str	r2, [r3, #32]
    hdma_tim1_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005148:	4b0c      	ldr	r3, [pc, #48]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 800514a:	2200      	movs	r2, #0
 800514c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 800514e:	480b      	ldr	r0, [pc, #44]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 8005150:	f001 fc14 	bl	800697c <HAL_DMA_Init>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d001      	beq.n	800515e <HAL_TIM_PWM_MspInit+0x86>
    {
      Error_Handler();
 800515a:	f7fd f84d 	bl	80021f8 <Error_Handler>
    }

    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	4a06      	ldr	r2, [pc, #24]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 8005162:	625a      	str	r2, [r3, #36]	; 0x24
 8005164:	4a05      	ldr	r2, [pc, #20]	; (800517c <HAL_TIM_PWM_MspInit+0xa4>)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800516a:	bf00      	nop
 800516c:	3710      	adds	r7, #16
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}
 8005172:	bf00      	nop
 8005174:	40010000 	.word	0x40010000
 8005178:	40023800 	.word	0x40023800
 800517c:	20000ca8 	.word	0x20000ca8
 8005180:	40026458 	.word	0x40026458

08005184 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8005184:	b580      	push	{r7, lr}
 8005186:	b08c      	sub	sp, #48	; 0x30
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800518c:	f107 031c 	add.w	r3, r7, #28
 8005190:	2200      	movs	r2, #0
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	605a      	str	r2, [r3, #4]
 8005196:	609a      	str	r2, [r3, #8]
 8005198:	60da      	str	r2, [r3, #12]
 800519a:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4a3a      	ldr	r2, [pc, #232]	; (800528c <HAL_TIM_Base_MspInit+0x108>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d134      	bne.n	8005210 <HAL_TIM_Base_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80051a6:	2300      	movs	r3, #0
 80051a8:	61bb      	str	r3, [r7, #24]
 80051aa:	4b39      	ldr	r3, [pc, #228]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 80051ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ae:	4a38      	ldr	r2, [pc, #224]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 80051b0:	f043 0302 	orr.w	r3, r3, #2
 80051b4:	6413      	str	r3, [r2, #64]	; 0x40
 80051b6:	4b36      	ldr	r3, [pc, #216]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 80051b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ba:	f003 0302 	and.w	r3, r3, #2
 80051be:	61bb      	str	r3, [r7, #24]
 80051c0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80051c2:	2300      	movs	r3, #0
 80051c4:	617b      	str	r3, [r7, #20]
 80051c6:	4b32      	ldr	r3, [pc, #200]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 80051c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ca:	4a31      	ldr	r2, [pc, #196]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 80051cc:	f043 0302 	orr.w	r3, r3, #2
 80051d0:	6313      	str	r3, [r2, #48]	; 0x30
 80051d2:	4b2f      	ldr	r3, [pc, #188]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 80051d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051d6:	f003 0302 	and.w	r3, r3, #2
 80051da:	617b      	str	r3, [r7, #20]
 80051dc:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80051de:	2310      	movs	r3, #16
 80051e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051e2:	2302      	movs	r3, #2
 80051e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80051e6:	2300      	movs	r3, #0
 80051e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80051ea:	2300      	movs	r3, #0
 80051ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80051ee:	2302      	movs	r3, #2
 80051f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80051f2:	f107 031c 	add.w	r3, r7, #28
 80051f6:	4619      	mov	r1, r3
 80051f8:	4826      	ldr	r0, [pc, #152]	; (8005294 <HAL_TIM_Base_MspInit+0x110>)
 80051fa:	f002 fae9 	bl	80077d0 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80051fe:	2200      	movs	r2, #0
 8005200:	2100      	movs	r1, #0
 8005202:	201d      	movs	r0, #29
 8005204:	f001 fb83 	bl	800690e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005208:	201d      	movs	r0, #29
 800520a:	f001 fb9c 	bl	8006946 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800520e:	e039      	b.n	8005284 <HAL_TIM_Base_MspInit+0x100>
  else if(htim_base->Instance==TIM4)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a20      	ldr	r2, [pc, #128]	; (8005298 <HAL_TIM_Base_MspInit+0x114>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d134      	bne.n	8005284 <HAL_TIM_Base_MspInit+0x100>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800521a:	2300      	movs	r3, #0
 800521c:	613b      	str	r3, [r7, #16]
 800521e:	4b1c      	ldr	r3, [pc, #112]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 8005220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005222:	4a1b      	ldr	r2, [pc, #108]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 8005224:	f043 0304 	orr.w	r3, r3, #4
 8005228:	6413      	str	r3, [r2, #64]	; 0x40
 800522a:	4b19      	ldr	r3, [pc, #100]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 800522c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800522e:	f003 0304 	and.w	r3, r3, #4
 8005232:	613b      	str	r3, [r7, #16]
 8005234:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005236:	2300      	movs	r3, #0
 8005238:	60fb      	str	r3, [r7, #12]
 800523a:	4b15      	ldr	r3, [pc, #84]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 800523c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800523e:	4a14      	ldr	r2, [pc, #80]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 8005240:	f043 0308 	orr.w	r3, r3, #8
 8005244:	6313      	str	r3, [r2, #48]	; 0x30
 8005246:	4b12      	ldr	r3, [pc, #72]	; (8005290 <HAL_TIM_Base_MspInit+0x10c>)
 8005248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800524a:	f003 0308 	and.w	r3, r3, #8
 800524e:	60fb      	str	r3, [r7, #12]
 8005250:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8005252:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005258:	2302      	movs	r3, #2
 800525a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800525c:	2300      	movs	r3, #0
 800525e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005260:	2300      	movs	r3, #0
 8005262:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8005264:	2302      	movs	r3, #2
 8005266:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005268:	f107 031c 	add.w	r3, r7, #28
 800526c:	4619      	mov	r1, r3
 800526e:	480b      	ldr	r0, [pc, #44]	; (800529c <HAL_TIM_Base_MspInit+0x118>)
 8005270:	f002 faae 	bl	80077d0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8005274:	2200      	movs	r2, #0
 8005276:	2100      	movs	r1, #0
 8005278:	201e      	movs	r0, #30
 800527a:	f001 fb48 	bl	800690e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800527e:	201e      	movs	r0, #30
 8005280:	f001 fb61 	bl	8006946 <HAL_NVIC_EnableIRQ>
}
 8005284:	bf00      	nop
 8005286:	3730      	adds	r7, #48	; 0x30
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	40000400 	.word	0x40000400
 8005290:	40023800 	.word	0x40023800
 8005294:	40020400 	.word	0x40020400
 8005298:	40000800 	.word	0x40000800
 800529c:	40020c00 	.word	0x40020c00

080052a0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b088      	sub	sp, #32
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052a8:	f107 030c 	add.w	r3, r7, #12
 80052ac:	2200      	movs	r2, #0
 80052ae:	601a      	str	r2, [r3, #0]
 80052b0:	605a      	str	r2, [r3, #4]
 80052b2:	609a      	str	r2, [r3, #8]
 80052b4:	60da      	str	r2, [r3, #12]
 80052b6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	4a12      	ldr	r2, [pc, #72]	; (8005308 <HAL_TIM_MspPostInit+0x68>)
 80052be:	4293      	cmp	r3, r2
 80052c0:	d11e      	bne.n	8005300 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80052c2:	2300      	movs	r3, #0
 80052c4:	60bb      	str	r3, [r7, #8]
 80052c6:	4b11      	ldr	r3, [pc, #68]	; (800530c <HAL_TIM_MspPostInit+0x6c>)
 80052c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052ca:	4a10      	ldr	r2, [pc, #64]	; (800530c <HAL_TIM_MspPostInit+0x6c>)
 80052cc:	f043 0310 	orr.w	r3, r3, #16
 80052d0:	6313      	str	r3, [r2, #48]	; 0x30
 80052d2:	4b0e      	ldr	r3, [pc, #56]	; (800530c <HAL_TIM_MspPostInit+0x6c>)
 80052d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052d6:	f003 0310 	and.w	r3, r3, #16
 80052da:	60bb      	str	r3, [r7, #8]
 80052dc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80052de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80052e2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80052e4:	2302      	movs	r3, #2
 80052e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80052e8:	2300      	movs	r3, #0
 80052ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80052ec:	2300      	movs	r3, #0
 80052ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80052f0:	2301      	movs	r3, #1
 80052f2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80052f4:	f107 030c 	add.w	r3, r7, #12
 80052f8:	4619      	mov	r1, r3
 80052fa:	4805      	ldr	r0, [pc, #20]	; (8005310 <HAL_TIM_MspPostInit+0x70>)
 80052fc:	f002 fa68 	bl	80077d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8005300:	bf00      	nop
 8005302:	3720      	adds	r7, #32
 8005304:	46bd      	mov	sp, r7
 8005306:	bd80      	pop	{r7, pc}
 8005308:	40010000 	.word	0x40010000
 800530c:	40023800 	.word	0x40023800
 8005310:	40021000 	.word	0x40021000

08005314 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b08c      	sub	sp, #48	; 0x30
 8005318:	af00      	add	r7, sp, #0
 800531a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800531c:	f107 031c 	add.w	r3, r7, #28
 8005320:	2200      	movs	r2, #0
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	605a      	str	r2, [r3, #4]
 8005326:	609a      	str	r2, [r3, #8]
 8005328:	60da      	str	r2, [r3, #12]
 800532a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4a65      	ldr	r2, [pc, #404]	; (80054c8 <HAL_UART_MspInit+0x1b4>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d12d      	bne.n	8005392 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8005336:	2300      	movs	r3, #0
 8005338:	61bb      	str	r3, [r7, #24]
 800533a:	4b64      	ldr	r3, [pc, #400]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	4a63      	ldr	r2, [pc, #396]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 8005340:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005344:	6413      	str	r3, [r2, #64]	; 0x40
 8005346:	4b61      	ldr	r3, [pc, #388]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800534e:	61bb      	str	r3, [r7, #24]
 8005350:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005352:	2300      	movs	r3, #0
 8005354:	617b      	str	r3, [r7, #20]
 8005356:	4b5d      	ldr	r3, [pc, #372]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 8005358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800535a:	4a5c      	ldr	r2, [pc, #368]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 800535c:	f043 0308 	orr.w	r3, r3, #8
 8005360:	6313      	str	r3, [r2, #48]	; 0x30
 8005362:	4b5a      	ldr	r3, [pc, #360]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 8005364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005366:	f003 0308 	and.w	r3, r3, #8
 800536a:	617b      	str	r3, [r7, #20]
 800536c:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800536e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005374:	2302      	movs	r3, #2
 8005376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005378:	2300      	movs	r3, #0
 800537a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800537c:	2303      	movs	r3, #3
 800537e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8005380:	2307      	movs	r3, #7
 8005382:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005384:	f107 031c 	add.w	r3, r7, #28
 8005388:	4619      	mov	r1, r3
 800538a:	4851      	ldr	r0, [pc, #324]	; (80054d0 <HAL_UART_MspInit+0x1bc>)
 800538c:	f002 fa20 	bl	80077d0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8005390:	e096      	b.n	80054c0 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART6)
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a4f      	ldr	r2, [pc, #316]	; (80054d4 <HAL_UART_MspInit+0x1c0>)
 8005398:	4293      	cmp	r3, r2
 800539a:	f040 8091 	bne.w	80054c0 <HAL_UART_MspInit+0x1ac>
    __HAL_RCC_USART6_CLK_ENABLE();
 800539e:	2300      	movs	r3, #0
 80053a0:	613b      	str	r3, [r7, #16]
 80053a2:	4b4a      	ldr	r3, [pc, #296]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 80053a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053a6:	4a49      	ldr	r2, [pc, #292]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 80053a8:	f043 0320 	orr.w	r3, r3, #32
 80053ac:	6453      	str	r3, [r2, #68]	; 0x44
 80053ae:	4b47      	ldr	r3, [pc, #284]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 80053b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053b2:	f003 0320 	and.w	r3, r3, #32
 80053b6:	613b      	str	r3, [r7, #16]
 80053b8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80053ba:	2300      	movs	r3, #0
 80053bc:	60fb      	str	r3, [r7, #12]
 80053be:	4b43      	ldr	r3, [pc, #268]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 80053c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053c2:	4a42      	ldr	r2, [pc, #264]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 80053c4:	f043 0304 	orr.w	r3, r3, #4
 80053c8:	6313      	str	r3, [r2, #48]	; 0x30
 80053ca:	4b40      	ldr	r3, [pc, #256]	; (80054cc <HAL_UART_MspInit+0x1b8>)
 80053cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ce:	f003 0304 	and.w	r3, r3, #4
 80053d2:	60fb      	str	r3, [r7, #12]
 80053d4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80053d6:	23c0      	movs	r3, #192	; 0xc0
 80053d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053da:	2302      	movs	r3, #2
 80053dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053de:	2300      	movs	r3, #0
 80053e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80053e2:	2303      	movs	r3, #3
 80053e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80053e6:	2308      	movs	r3, #8
 80053e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80053ea:	f107 031c 	add.w	r3, r7, #28
 80053ee:	4619      	mov	r1, r3
 80053f0:	4839      	ldr	r0, [pc, #228]	; (80054d8 <HAL_UART_MspInit+0x1c4>)
 80053f2:	f002 f9ed 	bl	80077d0 <HAL_GPIO_Init>
    hdma_usart6_rx.Instance = DMA2_Stream1;
 80053f6:	4b39      	ldr	r3, [pc, #228]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 80053f8:	4a39      	ldr	r2, [pc, #228]	; (80054e0 <HAL_UART_MspInit+0x1cc>)
 80053fa:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 80053fc:	4b37      	ldr	r3, [pc, #220]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 80053fe:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005402:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005404:	4b35      	ldr	r3, [pc, #212]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 8005406:	2200      	movs	r2, #0
 8005408:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800540a:	4b34      	ldr	r3, [pc, #208]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 800540c:	2200      	movs	r2, #0
 800540e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005410:	4b32      	ldr	r3, [pc, #200]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 8005412:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005416:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005418:	4b30      	ldr	r3, [pc, #192]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 800541a:	2200      	movs	r2, #0
 800541c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800541e:	4b2f      	ldr	r3, [pc, #188]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 8005420:	2200      	movs	r2, #0
 8005422:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8005424:	4b2d      	ldr	r3, [pc, #180]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 8005426:	f44f 7280 	mov.w	r2, #256	; 0x100
 800542a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 800542c:	4b2b      	ldr	r3, [pc, #172]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 800542e:	2200      	movs	r2, #0
 8005430:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005432:	4b2a      	ldr	r3, [pc, #168]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 8005434:	2200      	movs	r2, #0
 8005436:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 8005438:	4828      	ldr	r0, [pc, #160]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 800543a:	f001 fa9f 	bl	800697c <HAL_DMA_Init>
 800543e:	4603      	mov	r3, r0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d001      	beq.n	8005448 <HAL_UART_MspInit+0x134>
      Error_Handler();
 8005444:	f7fc fed8 	bl	80021f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a24      	ldr	r2, [pc, #144]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 800544c:	639a      	str	r2, [r3, #56]	; 0x38
 800544e:	4a23      	ldr	r2, [pc, #140]	; (80054dc <HAL_UART_MspInit+0x1c8>)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_usart6_tx.Instance = DMA2_Stream6;
 8005454:	4b23      	ldr	r3, [pc, #140]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 8005456:	4a24      	ldr	r2, [pc, #144]	; (80054e8 <HAL_UART_MspInit+0x1d4>)
 8005458:	601a      	str	r2, [r3, #0]
    hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 800545a:	4b22      	ldr	r3, [pc, #136]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 800545c:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8005460:	605a      	str	r2, [r3, #4]
    hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005462:	4b20      	ldr	r3, [pc, #128]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 8005464:	2240      	movs	r2, #64	; 0x40
 8005466:	609a      	str	r2, [r3, #8]
    hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005468:	4b1e      	ldr	r3, [pc, #120]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 800546a:	2200      	movs	r2, #0
 800546c:	60da      	str	r2, [r3, #12]
    hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 800546e:	4b1d      	ldr	r3, [pc, #116]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 8005470:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005474:	611a      	str	r2, [r3, #16]
    hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8005476:	4b1b      	ldr	r3, [pc, #108]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 8005478:	2200      	movs	r2, #0
 800547a:	615a      	str	r2, [r3, #20]
    hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800547c:	4b19      	ldr	r3, [pc, #100]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 800547e:	2200      	movs	r2, #0
 8005480:	619a      	str	r2, [r3, #24]
    hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 8005482:	4b18      	ldr	r3, [pc, #96]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 8005484:	2200      	movs	r2, #0
 8005486:	61da      	str	r2, [r3, #28]
    hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005488:	4b16      	ldr	r3, [pc, #88]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 800548a:	2200      	movs	r2, #0
 800548c:	621a      	str	r2, [r3, #32]
    hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800548e:	4b15      	ldr	r3, [pc, #84]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 8005490:	2200      	movs	r2, #0
 8005492:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 8005494:	4813      	ldr	r0, [pc, #76]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 8005496:	f001 fa71 	bl	800697c <HAL_DMA_Init>
 800549a:	4603      	mov	r3, r0
 800549c:	2b00      	cmp	r3, #0
 800549e:	d001      	beq.n	80054a4 <HAL_UART_MspInit+0x190>
      Error_Handler();
 80054a0:	f7fc feaa 	bl	80021f8 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	4a0f      	ldr	r2, [pc, #60]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 80054a8:	635a      	str	r2, [r3, #52]	; 0x34
 80054aa:	4a0e      	ldr	r2, [pc, #56]	; (80054e4 <HAL_UART_MspInit+0x1d0>)
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80054b0:	2200      	movs	r2, #0
 80054b2:	2100      	movs	r1, #0
 80054b4:	2047      	movs	r0, #71	; 0x47
 80054b6:	f001 fa2a 	bl	800690e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80054ba:	2047      	movs	r0, #71	; 0x47
 80054bc:	f001 fa43 	bl	8006946 <HAL_NVIC_EnableIRQ>
}
 80054c0:	bf00      	nop
 80054c2:	3730      	adds	r7, #48	; 0x30
 80054c4:	46bd      	mov	sp, r7
 80054c6:	bd80      	pop	{r7, pc}
 80054c8:	40004800 	.word	0x40004800
 80054cc:	40023800 	.word	0x40023800
 80054d0:	40020c00 	.word	0x40020c00
 80054d4:	40011400 	.word	0x40011400
 80054d8:	40020800 	.word	0x40020800
 80054dc:	20000d90 	.word	0x20000d90
 80054e0:	40026428 	.word	0x40026428
 80054e4:	20000df0 	.word	0x20000df0
 80054e8:	400264a0 	.word	0x400264a0

080054ec <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b08a      	sub	sp, #40	; 0x28
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80054f4:	f107 0314 	add.w	r3, r7, #20
 80054f8:	2200      	movs	r2, #0
 80054fa:	601a      	str	r2, [r3, #0]
 80054fc:	605a      	str	r2, [r3, #4]
 80054fe:	609a      	str	r2, [r3, #8]
 8005500:	60da      	str	r2, [r3, #12]
 8005502:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800550c:	d13f      	bne.n	800558e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800550e:	2300      	movs	r3, #0
 8005510:	613b      	str	r3, [r7, #16]
 8005512:	4b21      	ldr	r3, [pc, #132]	; (8005598 <HAL_PCD_MspInit+0xac>)
 8005514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005516:	4a20      	ldr	r2, [pc, #128]	; (8005598 <HAL_PCD_MspInit+0xac>)
 8005518:	f043 0301 	orr.w	r3, r3, #1
 800551c:	6313      	str	r3, [r2, #48]	; 0x30
 800551e:	4b1e      	ldr	r3, [pc, #120]	; (8005598 <HAL_PCD_MspInit+0xac>)
 8005520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005522:	f003 0301 	and.w	r3, r3, #1
 8005526:	613b      	str	r3, [r7, #16]
 8005528:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800552a:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 800552e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005530:	2302      	movs	r3, #2
 8005532:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005534:	2300      	movs	r3, #0
 8005536:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005538:	2303      	movs	r3, #3
 800553a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800553c:	230a      	movs	r3, #10
 800553e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005540:	f107 0314 	add.w	r3, r7, #20
 8005544:	4619      	mov	r1, r3
 8005546:	4815      	ldr	r0, [pc, #84]	; (800559c <HAL_PCD_MspInit+0xb0>)
 8005548:	f002 f942 	bl	80077d0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800554c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005550:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005552:	2300      	movs	r3, #0
 8005554:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005556:	2300      	movs	r3, #0
 8005558:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800555a:	f107 0314 	add.w	r3, r7, #20
 800555e:	4619      	mov	r1, r3
 8005560:	480e      	ldr	r0, [pc, #56]	; (800559c <HAL_PCD_MspInit+0xb0>)
 8005562:	f002 f935 	bl	80077d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8005566:	4b0c      	ldr	r3, [pc, #48]	; (8005598 <HAL_PCD_MspInit+0xac>)
 8005568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800556a:	4a0b      	ldr	r2, [pc, #44]	; (8005598 <HAL_PCD_MspInit+0xac>)
 800556c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005570:	6353      	str	r3, [r2, #52]	; 0x34
 8005572:	2300      	movs	r3, #0
 8005574:	60fb      	str	r3, [r7, #12]
 8005576:	4b08      	ldr	r3, [pc, #32]	; (8005598 <HAL_PCD_MspInit+0xac>)
 8005578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800557a:	4a07      	ldr	r2, [pc, #28]	; (8005598 <HAL_PCD_MspInit+0xac>)
 800557c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005580:	6453      	str	r3, [r2, #68]	; 0x44
 8005582:	4b05      	ldr	r3, [pc, #20]	; (8005598 <HAL_PCD_MspInit+0xac>)
 8005584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005586:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800558a:	60fb      	str	r3, [r7, #12]
 800558c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800558e:	bf00      	nop
 8005590:	3728      	adds	r7, #40	; 0x28
 8005592:	46bd      	mov	sp, r7
 8005594:	bd80      	pop	{r7, pc}
 8005596:	bf00      	nop
 8005598:	40023800 	.word	0x40023800
 800559c:	40020000 	.word	0x40020000

080055a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80055a0:	b480      	push	{r7}
 80055a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80055a4:	e7fe      	b.n	80055a4 <NMI_Handler+0x4>

080055a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80055a6:	b480      	push	{r7}
 80055a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80055aa:	e7fe      	b.n	80055aa <HardFault_Handler+0x4>

080055ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80055b0:	e7fe      	b.n	80055b0 <MemManage_Handler+0x4>

080055b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80055b2:	b480      	push	{r7}
 80055b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80055b6:	e7fe      	b.n	80055b6 <BusFault_Handler+0x4>

080055b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80055b8:	b480      	push	{r7}
 80055ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80055bc:	e7fe      	b.n	80055bc <UsageFault_Handler+0x4>

080055be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80055be:	b480      	push	{r7}
 80055c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80055c2:	bf00      	nop
 80055c4:	46bd      	mov	sp, r7
 80055c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ca:	4770      	bx	lr

080055cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80055cc:	b480      	push	{r7}
 80055ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80055d0:	bf00      	nop
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80055da:	b480      	push	{r7}
 80055dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80055de:	bf00      	nop
 80055e0:	46bd      	mov	sp, r7
 80055e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e6:	4770      	bx	lr

080055e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80055ec:	f000 fc4e 	bl	8005e8c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80055f0:	bf00      	nop
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(e_stop_Pin);
 80055f8:	2040      	movs	r0, #64	; 0x40
 80055fa:	f002 fac7 	bl	8007b8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80055fe:	bf00      	nop
 8005600:	bd80      	pop	{r7, pc}
	...

08005604 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8005608:	4802      	ldr	r0, [pc, #8]	; (8005614 <TIM3_IRQHandler+0x10>)
 800560a:	f003 ff05 	bl	8009418 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800560e:	bf00      	nop
 8005610:	bd80      	pop	{r7, pc}
 8005612:	bf00      	nop
 8005614:	20000c18 	.word	0x20000c18

08005618 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800561c:	4802      	ldr	r0, [pc, #8]	; (8005628 <TIM4_IRQHandler+0x10>)
 800561e:	f003 fefb 	bl	8009418 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8005622:	bf00      	nop
 8005624:	bd80      	pop	{r7, pc}
 8005626:	bf00      	nop
 8005628:	20000c60 	.word	0x20000c60

0800562c <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8005630:	4802      	ldr	r0, [pc, #8]	; (800563c <DMA2_Stream1_IRQHandler+0x10>)
 8005632:	f001 fb3b 	bl	8006cac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8005636:	bf00      	nop
 8005638:	bd80      	pop	{r7, pc}
 800563a:	bf00      	nop
 800563c:	20000d90 	.word	0x20000d90

08005640 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8005640:	b580      	push	{r7, lr}
 8005642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8005644:	4802      	ldr	r0, [pc, #8]	; (8005650 <DMA2_Stream3_IRQHandler+0x10>)
 8005646:	f001 fb31 	bl	8006cac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800564a:	bf00      	nop
 800564c:	bd80      	pop	{r7, pc}
 800564e:	bf00      	nop
 8005650:	20000ca8 	.word	0x20000ca8

08005654 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005658:	4802      	ldr	r0, [pc, #8]	; (8005664 <DMA2_Stream4_IRQHandler+0x10>)
 800565a:	f001 fb27 	bl	8006cac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800565e:	bf00      	nop
 8005660:	bd80      	pop	{r7, pc}
 8005662:	bf00      	nop
 8005664:	20000a6c 	.word	0x20000a6c

08005668 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_tx);
 800566c:	4802      	ldr	r0, [pc, #8]	; (8005678 <DMA2_Stream6_IRQHandler+0x10>)
 800566e:	f001 fb1d 	bl	8006cac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8005672:	bf00      	nop
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	20000df0 	.word	0x20000df0

0800567c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8005680:	4802      	ldr	r0, [pc, #8]	; (800568c <USART6_IRQHandler+0x10>)
 8005682:	f005 f94d 	bl	800a920 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8005686:	bf00      	nop
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	20000d4c 	.word	0x20000d4c

08005690 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005690:	b480      	push	{r7}
 8005692:	af00      	add	r7, sp, #0
	return 1;
 8005694:	2301      	movs	r3, #1
}
 8005696:	4618      	mov	r0, r3
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <_kill>:

int _kill(int pid, int sig)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b082      	sub	sp, #8
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80056aa:	f007 fa95 	bl	800cbd8 <__errno>
 80056ae:	4603      	mov	r3, r0
 80056b0:	2216      	movs	r2, #22
 80056b2:	601a      	str	r2, [r3, #0]
	return -1;
 80056b4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	3708      	adds	r7, #8
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}

080056c0 <_exit>:

void _exit (int status)
{
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b082      	sub	sp, #8
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80056c8:	f04f 31ff 	mov.w	r1, #4294967295
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f7ff ffe7 	bl	80056a0 <_kill>
	while (1) {}		/* Make sure we hang here */
 80056d2:	e7fe      	b.n	80056d2 <_exit+0x12>

080056d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b086      	sub	sp, #24
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80056dc:	4a14      	ldr	r2, [pc, #80]	; (8005730 <_sbrk+0x5c>)
 80056de:	4b15      	ldr	r3, [pc, #84]	; (8005734 <_sbrk+0x60>)
 80056e0:	1ad3      	subs	r3, r2, r3
 80056e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80056e4:	697b      	ldr	r3, [r7, #20]
 80056e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80056e8:	4b13      	ldr	r3, [pc, #76]	; (8005738 <_sbrk+0x64>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d102      	bne.n	80056f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80056f0:	4b11      	ldr	r3, [pc, #68]	; (8005738 <_sbrk+0x64>)
 80056f2:	4a12      	ldr	r2, [pc, #72]	; (800573c <_sbrk+0x68>)
 80056f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80056f6:	4b10      	ldr	r3, [pc, #64]	; (8005738 <_sbrk+0x64>)
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	4413      	add	r3, r2
 80056fe:	693a      	ldr	r2, [r7, #16]
 8005700:	429a      	cmp	r2, r3
 8005702:	d207      	bcs.n	8005714 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005704:	f007 fa68 	bl	800cbd8 <__errno>
 8005708:	4603      	mov	r3, r0
 800570a:	220c      	movs	r2, #12
 800570c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800570e:	f04f 33ff 	mov.w	r3, #4294967295
 8005712:	e009      	b.n	8005728 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005714:	4b08      	ldr	r3, [pc, #32]	; (8005738 <_sbrk+0x64>)
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800571a:	4b07      	ldr	r3, [pc, #28]	; (8005738 <_sbrk+0x64>)
 800571c:	681a      	ldr	r2, [r3, #0]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	4413      	add	r3, r2
 8005722:	4a05      	ldr	r2, [pc, #20]	; (8005738 <_sbrk+0x64>)
 8005724:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005726:	68fb      	ldr	r3, [r7, #12]
}
 8005728:	4618      	mov	r0, r3
 800572a:	3718      	adds	r7, #24
 800572c:	46bd      	mov	sp, r7
 800572e:	bd80      	pop	{r7, pc}
 8005730:	20030000 	.word	0x20030000
 8005734:	00000400 	.word	0x00000400
 8005738:	20001ea0 	.word	0x20001ea0
 800573c:	20001fe8 	.word	0x20001fe8

08005740 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005744:	4b06      	ldr	r3, [pc, #24]	; (8005760 <SystemInit+0x20>)
 8005746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800574a:	4a05      	ldr	r2, [pc, #20]	; (8005760 <SystemInit+0x20>)
 800574c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005750:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005754:	bf00      	nop
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr
 800575e:	bf00      	nop
 8005760:	e000ed00 	.word	0xe000ed00

08005764 <init_neopixel>:

	return hsv;
}

void init_neopixel(type_led in_type_of_led)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b082      	sub	sp, #8
 8005768:	af00      	add	r7, sp, #0
 800576a:	4603      	mov	r3, r0
 800576c:	71fb      	strb	r3, [r7, #7]
	type_of_led=in_type_of_led;
 800576e:	4a0c      	ldr	r2, [pc, #48]	; (80057a0 <init_neopixel+0x3c>)
 8005770:	79fb      	ldrb	r3, [r7, #7]
 8005772:	7013      	strb	r3, [r2, #0]
	switch (type_of_led) {
 8005774:	4b0a      	ldr	r3, [pc, #40]	; (80057a0 <init_neopixel+0x3c>)
 8005776:	781b      	ldrb	r3, [r3, #0]
 8005778:	2b01      	cmp	r3, #1
 800577a:	d002      	beq.n	8005782 <init_neopixel+0x1e>
 800577c:	2b02      	cmp	r3, #2
 800577e:	d004      	beq.n	800578a <init_neopixel+0x26>
			break;
		case WS2812B:
			dutyoff=WSBOFF;
			break;
		default:
			break;
 8005780:	e007      	b.n	8005792 <init_neopixel+0x2e>
			dutyoff=WSOFF;
 8005782:	4b08      	ldr	r3, [pc, #32]	; (80057a4 <init_neopixel+0x40>)
 8005784:	221d      	movs	r2, #29
 8005786:	701a      	strb	r2, [r3, #0]
			break;
 8005788:	e003      	b.n	8005792 <init_neopixel+0x2e>
			dutyoff=WSBOFF;
 800578a:	4b06      	ldr	r3, [pc, #24]	; (80057a4 <init_neopixel+0x40>)
 800578c:	2221      	movs	r2, #33	; 0x21
 800578e:	701a      	strb	r2, [r3, #0]
			break;
 8005790:	bf00      	nop
	}
	all_black_render();
 8005792:	f000 f809 	bl	80057a8 <all_black_render>
}
 8005796:	bf00      	nop
 8005798:	3708      	adds	r7, #8
 800579a:	46bd      	mov	sp, r7
 800579c:	bd80      	pop	{r7, pc}
 800579e:	bf00      	nop
 80057a0:	20001ea4 	.word	0x20001ea4
 80057a4:	2000000a 	.word	0x2000000a

080057a8 <all_black_render>:

void all_black_render(void)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b082      	sub	sp, #8
 80057ac:	af00      	add	r7, sp, #0
	uint_fast16_t var;
	for (var = 0; var < ENDBUFFERLED; ++var)
 80057ae:	2300      	movs	r3, #0
 80057b0:	607b      	str	r3, [r7, #4]
 80057b2:	e01c      	b.n	80057ee <all_black_render+0x46>
	{
		allrgb[var].blue=0;
 80057b4:	4912      	ldr	r1, [pc, #72]	; (8005800 <all_black_render+0x58>)
 80057b6:	687a      	ldr	r2, [r7, #4]
 80057b8:	4613      	mov	r3, r2
 80057ba:	005b      	lsls	r3, r3, #1
 80057bc:	4413      	add	r3, r2
 80057be:	440b      	add	r3, r1
 80057c0:	3301      	adds	r3, #1
 80057c2:	2200      	movs	r2, #0
 80057c4:	701a      	strb	r2, [r3, #0]
		allrgb[var].red=0;
 80057c6:	490e      	ldr	r1, [pc, #56]	; (8005800 <all_black_render+0x58>)
 80057c8:	687a      	ldr	r2, [r7, #4]
 80057ca:	4613      	mov	r3, r2
 80057cc:	005b      	lsls	r3, r3, #1
 80057ce:	4413      	add	r3, r2
 80057d0:	440b      	add	r3, r1
 80057d2:	2200      	movs	r2, #0
 80057d4:	701a      	strb	r2, [r3, #0]
		allrgb[var].green=0;
 80057d6:	490a      	ldr	r1, [pc, #40]	; (8005800 <all_black_render+0x58>)
 80057d8:	687a      	ldr	r2, [r7, #4]
 80057da:	4613      	mov	r3, r2
 80057dc:	005b      	lsls	r3, r3, #1
 80057de:	4413      	add	r3, r2
 80057e0:	440b      	add	r3, r1
 80057e2:	3302      	adds	r3, #2
 80057e4:	2200      	movs	r2, #0
 80057e6:	701a      	strb	r2, [r3, #0]
	for (var = 0; var < ENDBUFFERLED; ++var)
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	3301      	adds	r3, #1
 80057ec:	607b      	str	r3, [r7, #4]
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	2b3d      	cmp	r3, #61	; 0x3d
 80057f2:	d9df      	bls.n	80057b4 <all_black_render+0xc>
	}
	render_neopixel();
 80057f4:	f000 f8fa 	bl	80059ec <render_neopixel>
}
 80057f8:	bf00      	nop
 80057fa:	3708      	adds	r7, #8
 80057fc:	46bd      	mov	sp, r7
 80057fe:	bd80      	pop	{r7, pc}
 8005800:	20001f10 	.word	0x20001f10
 8005804:	00000000 	.word	0x00000000

08005808 <render_breath_mode>:
	HAL_Delay(delay);
	render_neopixel();
}

void render_breath_mode(uint8_t red, uint8_t green, uint8_t blue, uint16_t delay)
{
 8005808:	b590      	push	{r4, r7, lr}
 800580a:	b089      	sub	sp, #36	; 0x24
 800580c:	af00      	add	r7, sp, #0
 800580e:	4604      	mov	r4, r0
 8005810:	4608      	mov	r0, r1
 8005812:	4611      	mov	r1, r2
 8005814:	461a      	mov	r2, r3
 8005816:	4623      	mov	r3, r4
 8005818:	73fb      	strb	r3, [r7, #15]
 800581a:	4603      	mov	r3, r0
 800581c:	73bb      	strb	r3, [r7, #14]
 800581e:	460b      	mov	r3, r1
 8005820:	737b      	strb	r3, [r7, #13]
 8005822:	4613      	mov	r3, r2
 8005824:	817b      	strh	r3, [r7, #10]
    uint_fast16_t var,var1;
    static uint16_t angle,angle_cache;

    for (var = 0; var < ZONE; ++var) {
 8005826:	2300      	movs	r3, #0
 8005828:	61fb      	str	r3, [r7, #28]
 800582a:	e0b2      	b.n	8005992 <render_breath_mode+0x18a>
        angle_cache = angle + (360 / ZONE) * var;
 800582c:	69fb      	ldr	r3, [r7, #28]
 800582e:	b29b      	uxth	r3, r3
 8005830:	461a      	mov	r2, r3
 8005832:	0052      	lsls	r2, r2, #1
 8005834:	4413      	add	r3, r2
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	b29a      	uxth	r2, r3
 800583a:	4b67      	ldr	r3, [pc, #412]	; (80059d8 <render_breath_mode+0x1d0>)
 800583c:	881b      	ldrh	r3, [r3, #0]
 800583e:	4413      	add	r3, r2
 8005840:	b29a      	uxth	r2, r3
 8005842:	4b66      	ldr	r3, [pc, #408]	; (80059dc <render_breath_mode+0x1d4>)
 8005844:	801a      	strh	r2, [r3, #0]
        if (angle_cache > 360) {
 8005846:	4b65      	ldr	r3, [pc, #404]	; (80059dc <render_breath_mode+0x1d4>)
 8005848:	881b      	ldrh	r3, [r3, #0]
 800584a:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 800584e:	d90f      	bls.n	8005870 <render_breath_mode+0x68>
            angle_cache = (angle + (360 / ZONE) * var) - 360;
 8005850:	69fb      	ldr	r3, [r7, #28]
 8005852:	b29b      	uxth	r3, r3
 8005854:	461a      	mov	r2, r3
 8005856:	0052      	lsls	r2, r2, #1
 8005858:	4413      	add	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	b29a      	uxth	r2, r3
 800585e:	4b5e      	ldr	r3, [pc, #376]	; (80059d8 <render_breath_mode+0x1d0>)
 8005860:	881b      	ldrh	r3, [r3, #0]
 8005862:	4413      	add	r3, r2
 8005864:	b29b      	uxth	r3, r3
 8005866:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800586a:	b29a      	uxth	r2, r3
 800586c:	4b5b      	ldr	r3, [pc, #364]	; (80059dc <render_breath_mode+0x1d4>)
 800586e:	801a      	strh	r2, [r3, #0]
        }

        // Calculate brightness based on sine wave
        float brightness = sinf(angle_cache * M_PI / 180.0) * 0.5 + 0.5;
 8005870:	4b5a      	ldr	r3, [pc, #360]	; (80059dc <render_breath_mode+0x1d4>)
 8005872:	881b      	ldrh	r3, [r3, #0]
 8005874:	4618      	mov	r0, r3
 8005876:	f7fa fe15 	bl	80004a4 <__aeabi_i2d>
 800587a:	a355      	add	r3, pc, #340	; (adr r3, 80059d0 <render_breath_mode+0x1c8>)
 800587c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005880:	f7fa fe7a 	bl	8000578 <__aeabi_dmul>
 8005884:	4602      	mov	r2, r0
 8005886:	460b      	mov	r3, r1
 8005888:	4610      	mov	r0, r2
 800588a:	4619      	mov	r1, r3
 800588c:	f04f 0200 	mov.w	r2, #0
 8005890:	4b53      	ldr	r3, [pc, #332]	; (80059e0 <render_breath_mode+0x1d8>)
 8005892:	f7fa ff9b 	bl	80007cc <__aeabi_ddiv>
 8005896:	4602      	mov	r2, r0
 8005898:	460b      	mov	r3, r1
 800589a:	4610      	mov	r0, r2
 800589c:	4619      	mov	r1, r3
 800589e:	f7fb f905 	bl	8000aac <__aeabi_d2f>
 80058a2:	4603      	mov	r3, r0
 80058a4:	ee00 3a10 	vmov	s0, r3
 80058a8:	f006 fc32 	bl	800c110 <sinf>
 80058ac:	ee10 3a10 	vmov	r3, s0
 80058b0:	4618      	mov	r0, r3
 80058b2:	f7fa fe09 	bl	80004c8 <__aeabi_f2d>
 80058b6:	f04f 0200 	mov.w	r2, #0
 80058ba:	4b4a      	ldr	r3, [pc, #296]	; (80059e4 <render_breath_mode+0x1dc>)
 80058bc:	f7fa fe5c 	bl	8000578 <__aeabi_dmul>
 80058c0:	4602      	mov	r2, r0
 80058c2:	460b      	mov	r3, r1
 80058c4:	4610      	mov	r0, r2
 80058c6:	4619      	mov	r1, r3
 80058c8:	f04f 0200 	mov.w	r2, #0
 80058cc:	4b45      	ldr	r3, [pc, #276]	; (80059e4 <render_breath_mode+0x1dc>)
 80058ce:	f7fa fc9d 	bl	800020c <__adddf3>
 80058d2:	4602      	mov	r2, r0
 80058d4:	460b      	mov	r3, r1
 80058d6:	4610      	mov	r0, r2
 80058d8:	4619      	mov	r1, r3
 80058da:	f7fb f8e7 	bl	8000aac <__aeabi_d2f>
 80058de:	4603      	mov	r3, r0
 80058e0:	617b      	str	r3, [r7, #20]

        uint8_t r = red * brightness;
 80058e2:	7bfb      	ldrb	r3, [r7, #15]
 80058e4:	ee07 3a90 	vmov	s15, r3
 80058e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80058ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80058f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80058f8:	edc7 7a01 	vstr	s15, [r7, #4]
 80058fc:	793b      	ldrb	r3, [r7, #4]
 80058fe:	74fb      	strb	r3, [r7, #19]
        uint8_t g = green * brightness;
 8005900:	7bbb      	ldrb	r3, [r7, #14]
 8005902:	ee07 3a90 	vmov	s15, r3
 8005906:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800590a:	edd7 7a05 	vldr	s15, [r7, #20]
 800590e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005912:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005916:	edc7 7a01 	vstr	s15, [r7, #4]
 800591a:	793b      	ldrb	r3, [r7, #4]
 800591c:	74bb      	strb	r3, [r7, #18]
        uint8_t b = blue * brightness;
 800591e:	7b7b      	ldrb	r3, [r7, #13]
 8005920:	ee07 3a90 	vmov	s15, r3
 8005924:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005928:	edd7 7a05 	vldr	s15, [r7, #20]
 800592c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005930:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005934:	edc7 7a01 	vstr	s15, [r7, #4]
 8005938:	793b      	ldrb	r3, [r7, #4]
 800593a:	747b      	strb	r3, [r7, #17]

        for (var1 = var * LEDPERZONE + 2; var1 < (var+1) * LEDPERZONE + 2; ++var1) {
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	3301      	adds	r3, #1
 8005940:	005b      	lsls	r3, r3, #1
 8005942:	61bb      	str	r3, [r7, #24]
 8005944:	e01c      	b.n	8005980 <render_breath_mode+0x178>
            allrgb[var1].red = r;
 8005946:	4928      	ldr	r1, [pc, #160]	; (80059e8 <render_breath_mode+0x1e0>)
 8005948:	69ba      	ldr	r2, [r7, #24]
 800594a:	4613      	mov	r3, r2
 800594c:	005b      	lsls	r3, r3, #1
 800594e:	4413      	add	r3, r2
 8005950:	440b      	add	r3, r1
 8005952:	7cfa      	ldrb	r2, [r7, #19]
 8005954:	701a      	strb	r2, [r3, #0]
            allrgb[var1].green = g;
 8005956:	4924      	ldr	r1, [pc, #144]	; (80059e8 <render_breath_mode+0x1e0>)
 8005958:	69ba      	ldr	r2, [r7, #24]
 800595a:	4613      	mov	r3, r2
 800595c:	005b      	lsls	r3, r3, #1
 800595e:	4413      	add	r3, r2
 8005960:	440b      	add	r3, r1
 8005962:	3302      	adds	r3, #2
 8005964:	7cba      	ldrb	r2, [r7, #18]
 8005966:	701a      	strb	r2, [r3, #0]
            allrgb[var1].blue = b;
 8005968:	491f      	ldr	r1, [pc, #124]	; (80059e8 <render_breath_mode+0x1e0>)
 800596a:	69ba      	ldr	r2, [r7, #24]
 800596c:	4613      	mov	r3, r2
 800596e:	005b      	lsls	r3, r3, #1
 8005970:	4413      	add	r3, r2
 8005972:	440b      	add	r3, r1
 8005974:	3301      	adds	r3, #1
 8005976:	7c7a      	ldrb	r2, [r7, #17]
 8005978:	701a      	strb	r2, [r3, #0]
        for (var1 = var * LEDPERZONE + 2; var1 < (var+1) * LEDPERZONE + 2; ++var1) {
 800597a:	69bb      	ldr	r3, [r7, #24]
 800597c:	3301      	adds	r3, #1
 800597e:	61bb      	str	r3, [r7, #24]
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	3302      	adds	r3, #2
 8005984:	005b      	lsls	r3, r3, #1
 8005986:	69ba      	ldr	r2, [r7, #24]
 8005988:	429a      	cmp	r2, r3
 800598a:	d3dc      	bcc.n	8005946 <render_breath_mode+0x13e>
    for (var = 0; var < ZONE; ++var) {
 800598c:	69fb      	ldr	r3, [r7, #28]
 800598e:	3301      	adds	r3, #1
 8005990:	61fb      	str	r3, [r7, #28]
 8005992:	69fb      	ldr	r3, [r7, #28]
 8005994:	2b1d      	cmp	r3, #29
 8005996:	f67f af49 	bls.w	800582c <render_breath_mode+0x24>
        }
    }

    if (++angle > 360) {
 800599a:	4b0f      	ldr	r3, [pc, #60]	; (80059d8 <render_breath_mode+0x1d0>)
 800599c:	881b      	ldrh	r3, [r3, #0]
 800599e:	3301      	adds	r3, #1
 80059a0:	b29a      	uxth	r2, r3
 80059a2:	4b0d      	ldr	r3, [pc, #52]	; (80059d8 <render_breath_mode+0x1d0>)
 80059a4:	801a      	strh	r2, [r3, #0]
 80059a6:	4b0c      	ldr	r3, [pc, #48]	; (80059d8 <render_breath_mode+0x1d0>)
 80059a8:	881b      	ldrh	r3, [r3, #0]
 80059aa:	f5b3 7fb4 	cmp.w	r3, #360	; 0x168
 80059ae:	d902      	bls.n	80059b6 <render_breath_mode+0x1ae>
        angle = 0;
 80059b0:	4b09      	ldr	r3, [pc, #36]	; (80059d8 <render_breath_mode+0x1d0>)
 80059b2:	2200      	movs	r2, #0
 80059b4:	801a      	strh	r2, [r3, #0]
    }

    HAL_Delay(delay);
 80059b6:	897b      	ldrh	r3, [r7, #10]
 80059b8:	4618      	mov	r0, r3
 80059ba:	f000 fa87 	bl	8005ecc <HAL_Delay>
    render_neopixel();
 80059be:	f000 f815 	bl	80059ec <render_neopixel>
}
 80059c2:	bf00      	nop
 80059c4:	3724      	adds	r7, #36	; 0x24
 80059c6:	46bd      	mov	sp, r7
 80059c8:	bd90      	pop	{r4, r7, pc}
 80059ca:	bf00      	nop
 80059cc:	f3af 8000 	nop.w
 80059d0:	54442d18 	.word	0x54442d18
 80059d4:	400921fb 	.word	0x400921fb
 80059d8:	20001fcc 	.word	0x20001fcc
 80059dc:	20001fce 	.word	0x20001fce
 80059e0:	40668000 	.word	0x40668000
 80059e4:	3fe00000 	.word	0x3fe00000
 80059e8:	20001f10 	.word	0x20001f10

080059ec <render_neopixel>:
		render_neopixel();
	}
}

void render_neopixel()
{
 80059ec:	b580      	push	{r7, lr}
 80059ee:	b082      	sub	sp, #8
 80059f0:	af00      	add	r7, sp, #0
	mode=START;
 80059f2:	4b21      	ldr	r3, [pc, #132]	; (8005a78 <render_neopixel+0x8c>)
 80059f4:	2201      	movs	r2, #1
 80059f6:	701a      	strb	r2, [r3, #0]
	uint_fast16_t var;
	if(type_of_led!=NOTDEFINE)
 80059f8:	4b20      	ldr	r3, [pc, #128]	; (8005a7c <render_neopixel+0x90>)
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d035      	beq.n	8005a6c <render_neopixel+0x80>
	{
		present_led_counting=0;
 8005a00:	4b1f      	ldr	r3, [pc, #124]	; (8005a80 <render_neopixel+0x94>)
 8005a02:	2200      	movs	r2, #0
 8005a04:	701a      	strb	r2, [r3, #0]
		for (var = 0; var < 8; ++var)
 8005a06:	2300      	movs	r3, #0
 8005a08:	607b      	str	r3, [r7, #4]
 8005a0a:	e025      	b.n	8005a58 <render_neopixel+0x6c>
		{
			buffer[var]=0<<(((allrgb[0].green<<var)&0x80)>0);
 8005a0c:	4a1d      	ldr	r2, [pc, #116]	; (8005a84 <render_neopixel+0x98>)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2100      	movs	r1, #0
 8005a12:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+8]=0<<(((allrgb[0].red<<var)&0x80)>0);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	3308      	adds	r3, #8
 8005a1a:	4a1a      	ldr	r2, [pc, #104]	; (8005a84 <render_neopixel+0x98>)
 8005a1c:	2100      	movs	r1, #0
 8005a1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+16]=0<<(((allrgb[0].blue<<var)&0x80)>0);
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	3310      	adds	r3, #16
 8005a26:	4a17      	ldr	r2, [pc, #92]	; (8005a84 <render_neopixel+0x98>)
 8005a28:	2100      	movs	r1, #0
 8005a2a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+24]=0<<(((allrgb[1].green<<var)&0x80)>0);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	3318      	adds	r3, #24
 8005a32:	4a14      	ldr	r2, [pc, #80]	; (8005a84 <render_neopixel+0x98>)
 8005a34:	2100      	movs	r1, #0
 8005a36:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+32]=0<<(((allrgb[1].red<<var)&0x80)>0);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	3320      	adds	r3, #32
 8005a3e:	4a11      	ldr	r2, [pc, #68]	; (8005a84 <render_neopixel+0x98>)
 8005a40:	2100      	movs	r1, #0
 8005a42:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+40]=0<<(((allrgb[1].blue<<var)&0x80)>0);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	3328      	adds	r3, #40	; 0x28
 8005a4a:	4a0e      	ldr	r2, [pc, #56]	; (8005a84 <render_neopixel+0x98>)
 8005a4c:	2100      	movs	r1, #0
 8005a4e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (var = 0; var < 8; ++var)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	3301      	adds	r3, #1
 8005a56:	607b      	str	r3, [r7, #4]
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b07      	cmp	r3, #7
 8005a5c:	d9d6      	bls.n	8005a0c <render_neopixel+0x20>
		}
		HAL_TIM_PWM_Start_DMA(&htim1, TIM_CHANNEL_1, (uint32_t *)buffer, 48);
 8005a5e:	2330      	movs	r3, #48	; 0x30
 8005a60:	4a08      	ldr	r2, [pc, #32]	; (8005a84 <render_neopixel+0x98>)
 8005a62:	2100      	movs	r1, #0
 8005a64:	4808      	ldr	r0, [pc, #32]	; (8005a88 <render_neopixel+0x9c>)
 8005a66:	f003 f8bb 	bl	8008be0 <HAL_TIM_PWM_Start_DMA>
	}
	else
	{
		__NOP();
	}
}
 8005a6a:	e000      	b.n	8005a6e <render_neopixel+0x82>
		__NOP();
 8005a6c:	bf00      	nop
}
 8005a6e:	bf00      	nop
 8005a70:	3708      	adds	r7, #8
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}
 8005a76:	bf00      	nop
 8005a78:	20001ea5 	.word	0x20001ea5
 8005a7c:	20001ea4 	.word	0x20001ea4
 8005a80:	20001f0c 	.word	0x20001f0c
 8005a84:	20001ea8 	.word	0x20001ea8
 8005a88:	20000bd0 	.word	0x20000bd0

08005a8c <prepare_next_led>:

void prepare_next_led(uint16_t position,uint8_t alpha)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b085      	sub	sp, #20
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	4603      	mov	r3, r0
 8005a94:	460a      	mov	r2, r1
 8005a96:	80fb      	strh	r3, [r7, #6]
 8005a98:	4613      	mov	r3, r2
 8005a9a:	717b      	strb	r3, [r7, #5]
	uint_fast8_t var;
	++position;
 8005a9c:	88fb      	ldrh	r3, [r7, #6]
 8005a9e:	3301      	adds	r3, #1
 8005aa0:	80fb      	strh	r3, [r7, #6]
	if(alpha==1)
 8005aa2:	797b      	ldrb	r3, [r7, #5]
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d161      	bne.n	8005b6c <prepare_next_led+0xe0>
	{
		for (var = 0; var < 8; ++var) {
 8005aa8:	2300      	movs	r3, #0
 8005aaa:	60fb      	str	r3, [r7, #12]
 8005aac:	e05a      	b.n	8005b64 <prepare_next_led+0xd8>
			buffer[var]=dutyoff<<(((allrgb[position].green<<var)&0x80)>0);
 8005aae:	4b63      	ldr	r3, [pc, #396]	; (8005c3c <prepare_next_led+0x1b0>)
 8005ab0:	781b      	ldrb	r3, [r3, #0]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	88fa      	ldrh	r2, [r7, #6]
 8005ab6:	4962      	ldr	r1, [pc, #392]	; (8005c40 <prepare_next_led+0x1b4>)
 8005ab8:	4613      	mov	r3, r2
 8005aba:	005b      	lsls	r3, r3, #1
 8005abc:	4413      	add	r3, r2
 8005abe:	440b      	add	r3, r1
 8005ac0:	3302      	adds	r3, #2
 8005ac2:	781b      	ldrb	r3, [r3, #0]
 8005ac4:	461a      	mov	r2, r3
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8005acc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	bfcc      	ite	gt
 8005ad4:	2301      	movgt	r3, #1
 8005ad6:	2300      	movle	r3, #0
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	fa00 f303 	lsl.w	r3, r0, r3
 8005ade:	b299      	uxth	r1, r3
 8005ae0:	4a58      	ldr	r2, [pc, #352]	; (8005c44 <prepare_next_led+0x1b8>)
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+8]=dutyoff<<(((allrgb[position].red<<var)&0x80)>0);
 8005ae8:	4b54      	ldr	r3, [pc, #336]	; (8005c3c <prepare_next_led+0x1b0>)
 8005aea:	781b      	ldrb	r3, [r3, #0]
 8005aec:	4618      	mov	r0, r3
 8005aee:	88fa      	ldrh	r2, [r7, #6]
 8005af0:	4953      	ldr	r1, [pc, #332]	; (8005c40 <prepare_next_led+0x1b4>)
 8005af2:	4613      	mov	r3, r2
 8005af4:	005b      	lsls	r3, r3, #1
 8005af6:	4413      	add	r3, r2
 8005af8:	440b      	add	r3, r1
 8005afa:	781b      	ldrb	r3, [r3, #0]
 8005afc:	461a      	mov	r2, r3
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	fa02 f303 	lsl.w	r3, r2, r3
 8005b04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	bfcc      	ite	gt
 8005b0c:	2301      	movgt	r3, #1
 8005b0e:	2300      	movle	r3, #0
 8005b10:	b2db      	uxtb	r3, r3
 8005b12:	fa00 f203 	lsl.w	r2, r0, r3
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	3308      	adds	r3, #8
 8005b1a:	b291      	uxth	r1, r2
 8005b1c:	4a49      	ldr	r2, [pc, #292]	; (8005c44 <prepare_next_led+0x1b8>)
 8005b1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+16]=dutyoff<<(((allrgb[position].blue<<var)&0x80)>0);
 8005b22:	4b46      	ldr	r3, [pc, #280]	; (8005c3c <prepare_next_led+0x1b0>)
 8005b24:	781b      	ldrb	r3, [r3, #0]
 8005b26:	4618      	mov	r0, r3
 8005b28:	88fa      	ldrh	r2, [r7, #6]
 8005b2a:	4945      	ldr	r1, [pc, #276]	; (8005c40 <prepare_next_led+0x1b4>)
 8005b2c:	4613      	mov	r3, r2
 8005b2e:	005b      	lsls	r3, r3, #1
 8005b30:	4413      	add	r3, r2
 8005b32:	440b      	add	r3, r1
 8005b34:	3301      	adds	r3, #1
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	461a      	mov	r2, r3
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	bfcc      	ite	gt
 8005b48:	2301      	movgt	r3, #1
 8005b4a:	2300      	movle	r3, #0
 8005b4c:	b2db      	uxtb	r3, r3
 8005b4e:	fa00 f203 	lsl.w	r2, r0, r3
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	3310      	adds	r3, #16
 8005b56:	b291      	uxth	r1, r2
 8005b58:	4a3a      	ldr	r2, [pc, #232]	; (8005c44 <prepare_next_led+0x1b8>)
 8005b5a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (var = 0; var < 8; ++var) {
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	3301      	adds	r3, #1
 8005b62:	60fb      	str	r3, [r7, #12]
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	2b07      	cmp	r3, #7
 8005b68:	d9a1      	bls.n	8005aae <prepare_next_led+0x22>
			buffer[var+24]=dutyoff<<(((allrgb[position].green<<var)&0x80)>0);
			buffer[var+32]=dutyoff<<(((allrgb[position].red<<var)&0x80)>0);
			buffer[var+40]=dutyoff<<(((allrgb[position].blue<<var)&0x80)>0);
		}
	}
}
 8005b6a:	e061      	b.n	8005c30 <prepare_next_led+0x1a4>
		for (var = 0; var < 8; ++var) {
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	60fb      	str	r3, [r7, #12]
 8005b70:	e05b      	b.n	8005c2a <prepare_next_led+0x19e>
			buffer[var+24]=dutyoff<<(((allrgb[position].green<<var)&0x80)>0);
 8005b72:	4b32      	ldr	r3, [pc, #200]	; (8005c3c <prepare_next_led+0x1b0>)
 8005b74:	781b      	ldrb	r3, [r3, #0]
 8005b76:	4618      	mov	r0, r3
 8005b78:	88fa      	ldrh	r2, [r7, #6]
 8005b7a:	4931      	ldr	r1, [pc, #196]	; (8005c40 <prepare_next_led+0x1b4>)
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	005b      	lsls	r3, r3, #1
 8005b80:	4413      	add	r3, r2
 8005b82:	440b      	add	r3, r1
 8005b84:	3302      	adds	r3, #2
 8005b86:	781b      	ldrb	r3, [r3, #0]
 8005b88:	461a      	mov	r2, r3
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8005b90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	bfcc      	ite	gt
 8005b98:	2301      	movgt	r3, #1
 8005b9a:	2300      	movle	r3, #0
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	fa00 f203 	lsl.w	r2, r0, r3
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	3318      	adds	r3, #24
 8005ba6:	b291      	uxth	r1, r2
 8005ba8:	4a26      	ldr	r2, [pc, #152]	; (8005c44 <prepare_next_led+0x1b8>)
 8005baa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+32]=dutyoff<<(((allrgb[position].red<<var)&0x80)>0);
 8005bae:	4b23      	ldr	r3, [pc, #140]	; (8005c3c <prepare_next_led+0x1b0>)
 8005bb0:	781b      	ldrb	r3, [r3, #0]
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	88fa      	ldrh	r2, [r7, #6]
 8005bb6:	4922      	ldr	r1, [pc, #136]	; (8005c40 <prepare_next_led+0x1b4>)
 8005bb8:	4613      	mov	r3, r2
 8005bba:	005b      	lsls	r3, r3, #1
 8005bbc:	4413      	add	r3, r2
 8005bbe:	440b      	add	r3, r1
 8005bc0:	781b      	ldrb	r3, [r3, #0]
 8005bc2:	461a      	mov	r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	bfcc      	ite	gt
 8005bd2:	2301      	movgt	r3, #1
 8005bd4:	2300      	movle	r3, #0
 8005bd6:	b2db      	uxtb	r3, r3
 8005bd8:	fa00 f203 	lsl.w	r2, r0, r3
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	3320      	adds	r3, #32
 8005be0:	b291      	uxth	r1, r2
 8005be2:	4a18      	ldr	r2, [pc, #96]	; (8005c44 <prepare_next_led+0x1b8>)
 8005be4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+40]=dutyoff<<(((allrgb[position].blue<<var)&0x80)>0);
 8005be8:	4b14      	ldr	r3, [pc, #80]	; (8005c3c <prepare_next_led+0x1b0>)
 8005bea:	781b      	ldrb	r3, [r3, #0]
 8005bec:	4618      	mov	r0, r3
 8005bee:	88fa      	ldrh	r2, [r7, #6]
 8005bf0:	4913      	ldr	r1, [pc, #76]	; (8005c40 <prepare_next_led+0x1b4>)
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	005b      	lsls	r3, r3, #1
 8005bf6:	4413      	add	r3, r2
 8005bf8:	440b      	add	r3, r1
 8005bfa:	3301      	adds	r3, #1
 8005bfc:	781b      	ldrb	r3, [r3, #0]
 8005bfe:	461a      	mov	r2, r3
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	fa02 f303 	lsl.w	r3, r2, r3
 8005c06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	bfcc      	ite	gt
 8005c0e:	2301      	movgt	r3, #1
 8005c10:	2300      	movle	r3, #0
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	fa00 f203 	lsl.w	r2, r0, r3
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	3328      	adds	r3, #40	; 0x28
 8005c1c:	b291      	uxth	r1, r2
 8005c1e:	4a09      	ldr	r2, [pc, #36]	; (8005c44 <prepare_next_led+0x1b8>)
 8005c20:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (var = 0; var < 8; ++var) {
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	3301      	adds	r3, #1
 8005c28:	60fb      	str	r3, [r7, #12]
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2b07      	cmp	r3, #7
 8005c2e:	d9a0      	bls.n	8005b72 <prepare_next_led+0xe6>
}
 8005c30:	bf00      	nop
 8005c32:	3714      	adds	r7, #20
 8005c34:	46bd      	mov	sp, r7
 8005c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3a:	4770      	bx	lr
 8005c3c:	2000000a 	.word	0x2000000a
 8005c40:	20001f10 	.word	0x20001f10
 8005c44:	20001ea8 	.word	0x20001ea8

08005c48 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c48:	b580      	push	{r7, lr}
 8005c4a:	b084      	sub	sp, #16
 8005c4c:	af00      	add	r7, sp, #0
 8005c4e:	6078      	str	r0, [r7, #4]
	uint_fast8_t var;
	if(present_led_counting+2<numbers_of_led)
 8005c50:	4b25      	ldr	r3, [pc, #148]	; (8005ce8 <HAL_TIM_PWM_PulseFinishedCallback+0xa0>)
 8005c52:	781b      	ldrb	r3, [r3, #0]
 8005c54:	3302      	adds	r3, #2
 8005c56:	4a25      	ldr	r2, [pc, #148]	; (8005cec <HAL_TIM_PWM_PulseFinishedCallback+0xa4>)
 8005c58:	8812      	ldrh	r2, [r2, #0]
 8005c5a:	4293      	cmp	r3, r2
 8005c5c:	da0d      	bge.n	8005c7a <HAL_TIM_PWM_PulseFinishedCallback+0x32>
	{
		++present_led_counting;
 8005c5e:	4b22      	ldr	r3, [pc, #136]	; (8005ce8 <HAL_TIM_PWM_PulseFinishedCallback+0xa0>)
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	3301      	adds	r3, #1
 8005c64:	b2da      	uxtb	r2, r3
 8005c66:	4b20      	ldr	r3, [pc, #128]	; (8005ce8 <HAL_TIM_PWM_PulseFinishedCallback+0xa0>)
 8005c68:	701a      	strb	r2, [r3, #0]
		prepare_next_led(present_led_counting,0);
 8005c6a:	4b1f      	ldr	r3, [pc, #124]	; (8005ce8 <HAL_TIM_PWM_PulseFinishedCallback+0xa0>)
 8005c6c:	781b      	ldrb	r3, [r3, #0]
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	2100      	movs	r1, #0
 8005c72:	4618      	mov	r0, r3
 8005c74:	f7ff ff0a 	bl	8005a8c <prepare_next_led>
	{
		enable_transmit=0;
		mode=HALT;
		HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
	}
}
 8005c78:	e032      	b.n	8005ce0 <HAL_TIM_PWM_PulseFinishedCallback+0x98>
	else if(present_led_counting<numbers_of_led)
 8005c7a:	4b1b      	ldr	r3, [pc, #108]	; (8005ce8 <HAL_TIM_PWM_PulseFinishedCallback+0xa0>)
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	b29a      	uxth	r2, r3
 8005c80:	4b1a      	ldr	r3, [pc, #104]	; (8005cec <HAL_TIM_PWM_PulseFinishedCallback+0xa4>)
 8005c82:	881b      	ldrh	r3, [r3, #0]
 8005c84:	429a      	cmp	r2, r3
 8005c86:	d221      	bcs.n	8005ccc <HAL_TIM_PWM_PulseFinishedCallback+0x84>
		++present_led_counting;
 8005c88:	4b17      	ldr	r3, [pc, #92]	; (8005ce8 <HAL_TIM_PWM_PulseFinishedCallback+0xa0>)
 8005c8a:	781b      	ldrb	r3, [r3, #0]
 8005c8c:	3301      	adds	r3, #1
 8005c8e:	b2da      	uxtb	r2, r3
 8005c90:	4b15      	ldr	r3, [pc, #84]	; (8005ce8 <HAL_TIM_PWM_PulseFinishedCallback+0xa0>)
 8005c92:	701a      	strb	r2, [r3, #0]
		for (var = 0; var < 8; ++var) {
 8005c94:	2300      	movs	r3, #0
 8005c96:	60fb      	str	r3, [r7, #12]
 8005c98:	e014      	b.n	8005cc4 <HAL_TIM_PWM_PulseFinishedCallback+0x7c>
			buffer[var+24]=0;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	3318      	adds	r3, #24
 8005c9e:	4a14      	ldr	r2, [pc, #80]	; (8005cf0 <HAL_TIM_PWM_PulseFinishedCallback+0xa8>)
 8005ca0:	2100      	movs	r1, #0
 8005ca2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+32]=0;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	3320      	adds	r3, #32
 8005caa:	4a11      	ldr	r2, [pc, #68]	; (8005cf0 <HAL_TIM_PWM_PulseFinishedCallback+0xa8>)
 8005cac:	2100      	movs	r1, #0
 8005cae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+40]=0;
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	3328      	adds	r3, #40	; 0x28
 8005cb6:	4a0e      	ldr	r2, [pc, #56]	; (8005cf0 <HAL_TIM_PWM_PulseFinishedCallback+0xa8>)
 8005cb8:	2100      	movs	r1, #0
 8005cba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (var = 0; var < 8; ++var) {
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	60fb      	str	r3, [r7, #12]
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	2b07      	cmp	r3, #7
 8005cc8:	d9e7      	bls.n	8005c9a <HAL_TIM_PWM_PulseFinishedCallback+0x52>
}
 8005cca:	e009      	b.n	8005ce0 <HAL_TIM_PWM_PulseFinishedCallback+0x98>
		enable_transmit=0;
 8005ccc:	4b09      	ldr	r3, [pc, #36]	; (8005cf4 <HAL_TIM_PWM_PulseFinishedCallback+0xac>)
 8005cce:	2200      	movs	r2, #0
 8005cd0:	701a      	strb	r2, [r3, #0]
		mode=HALT;
 8005cd2:	4b09      	ldr	r3, [pc, #36]	; (8005cf8 <HAL_TIM_PWM_PulseFinishedCallback+0xb0>)
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	701a      	strb	r2, [r3, #0]
		HAL_TIM_PWM_Stop_DMA(&htim1, TIM_CHANNEL_1);
 8005cd8:	2100      	movs	r1, #0
 8005cda:	4808      	ldr	r0, [pc, #32]	; (8005cfc <HAL_TIM_PWM_PulseFinishedCallback+0xb4>)
 8005cdc:	f003 f948 	bl	8008f70 <HAL_TIM_PWM_Stop_DMA>
}
 8005ce0:	bf00      	nop
 8005ce2:	3710      	adds	r7, #16
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bd80      	pop	{r7, pc}
 8005ce8:	20001f0c 	.word	0x20001f0c
 8005cec:	20000008 	.word	0x20000008
 8005cf0:	20001ea8 	.word	0x20001ea8
 8005cf4:	20001fca 	.word	0x20001fca
 8005cf8:	20001ea5 	.word	0x20001ea5
 8005cfc:	20000bd0 	.word	0x20000bd0

08005d00 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:

void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8005d00:	b580      	push	{r7, lr}
 8005d02:	b084      	sub	sp, #16
 8005d04:	af00      	add	r7, sp, #0
 8005d06:	6078      	str	r0, [r7, #4]
	uint_fast8_t var;
	if(present_led_counting+2<numbers_of_led)
 8005d08:	4b1f      	ldr	r3, [pc, #124]	; (8005d88 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x88>)
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	3302      	adds	r3, #2
 8005d0e:	4a1f      	ldr	r2, [pc, #124]	; (8005d8c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x8c>)
 8005d10:	8812      	ldrh	r2, [r2, #0]
 8005d12:	4293      	cmp	r3, r2
 8005d14:	da0d      	bge.n	8005d32 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x32>
	{
		++present_led_counting;
 8005d16:	4b1c      	ldr	r3, [pc, #112]	; (8005d88 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x88>)
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	b2da      	uxtb	r2, r3
 8005d1e:	4b1a      	ldr	r3, [pc, #104]	; (8005d88 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x88>)
 8005d20:	701a      	strb	r2, [r3, #0]
		prepare_next_led(present_led_counting,1);
 8005d22:	4b19      	ldr	r3, [pc, #100]	; (8005d88 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x88>)
 8005d24:	781b      	ldrb	r3, [r3, #0]
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	2101      	movs	r1, #1
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	f7ff feae 	bl	8005a8c <prepare_next_led>
			buffer[var]=0;
			buffer[var+8]=0;
			buffer[var+16]=0;
		}
	}
}
 8005d30:	e026      	b.n	8005d80 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x80>
	else if(present_led_counting<numbers_of_led)
 8005d32:	4b15      	ldr	r3, [pc, #84]	; (8005d88 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x88>)
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	b29a      	uxth	r2, r3
 8005d38:	4b14      	ldr	r3, [pc, #80]	; (8005d8c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x8c>)
 8005d3a:	881b      	ldrh	r3, [r3, #0]
 8005d3c:	429a      	cmp	r2, r3
 8005d3e:	d21f      	bcs.n	8005d80 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x80>
		++present_led_counting;
 8005d40:	4b11      	ldr	r3, [pc, #68]	; (8005d88 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x88>)
 8005d42:	781b      	ldrb	r3, [r3, #0]
 8005d44:	3301      	adds	r3, #1
 8005d46:	b2da      	uxtb	r2, r3
 8005d48:	4b0f      	ldr	r3, [pc, #60]	; (8005d88 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x88>)
 8005d4a:	701a      	strb	r2, [r3, #0]
		for (var = 0; var < 8; ++var) {
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	60fb      	str	r3, [r7, #12]
 8005d50:	e013      	b.n	8005d7a <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x7a>
			buffer[var]=0;
 8005d52:	4a0f      	ldr	r2, [pc, #60]	; (8005d90 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x90>)
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	2100      	movs	r1, #0
 8005d58:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+8]=0;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	3308      	adds	r3, #8
 8005d60:	4a0b      	ldr	r2, [pc, #44]	; (8005d90 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x90>)
 8005d62:	2100      	movs	r1, #0
 8005d64:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			buffer[var+16]=0;
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	3310      	adds	r3, #16
 8005d6c:	4a08      	ldr	r2, [pc, #32]	; (8005d90 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x90>)
 8005d6e:	2100      	movs	r1, #0
 8005d70:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (var = 0; var < 8; ++var) {
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	3301      	adds	r3, #1
 8005d78:	60fb      	str	r3, [r7, #12]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2b07      	cmp	r3, #7
 8005d7e:	d9e8      	bls.n	8005d52 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x52>
}
 8005d80:	bf00      	nop
 8005d82:	3710      	adds	r7, #16
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bd80      	pop	{r7, pc}
 8005d88:	20001f0c 	.word	0x20001f0c
 8005d8c:	20000008 	.word	0x20000008
 8005d90:	20001ea8 	.word	0x20001ea8

08005d94 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
   ldr   sp, =_estack       /* set stack pointer */
 8005d94:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005dcc <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8005d98:	480d      	ldr	r0, [pc, #52]	; (8005dd0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8005d9a:	490e      	ldr	r1, [pc, #56]	; (8005dd4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8005d9c:	4a0e      	ldr	r2, [pc, #56]	; (8005dd8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8005d9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005da0:	e002      	b.n	8005da8 <LoopCopyDataInit>

08005da2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005da2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005da4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005da6:	3304      	adds	r3, #4

08005da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005da8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005daa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005dac:	d3f9      	bcc.n	8005da2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005dae:	4a0b      	ldr	r2, [pc, #44]	; (8005ddc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8005db0:	4c0b      	ldr	r4, [pc, #44]	; (8005de0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8005db2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005db4:	e001      	b.n	8005dba <LoopFillZerobss>

08005db6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005db6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005db8:	3204      	adds	r2, #4

08005dba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005dba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005dbc:	d3fb      	bcc.n	8005db6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8005dbe:	f7ff fcbf 	bl	8005740 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005dc2:	f006 ff0f 	bl	800cbe4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005dc6:	f7fb fcff 	bl	80017c8 <main>
  bx  lr    
 8005dca:	4770      	bx	lr
   ldr   sp, =_estack       /* set stack pointer */
 8005dcc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8005dd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005dd4:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8005dd8:	0800d800 	.word	0x0800d800
  ldr r2, =_sbss
 8005ddc:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8005de0:	20001fe4 	.word	0x20001fe4

08005de4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005de4:	e7fe      	b.n	8005de4 <ADC_IRQHandler>
	...

08005de8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005de8:	b580      	push	{r7, lr}
 8005dea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005dec:	4b0e      	ldr	r3, [pc, #56]	; (8005e28 <HAL_Init+0x40>)
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a0d      	ldr	r2, [pc, #52]	; (8005e28 <HAL_Init+0x40>)
 8005df2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005df6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005df8:	4b0b      	ldr	r3, [pc, #44]	; (8005e28 <HAL_Init+0x40>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4a0a      	ldr	r2, [pc, #40]	; (8005e28 <HAL_Init+0x40>)
 8005dfe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005e02:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005e04:	4b08      	ldr	r3, [pc, #32]	; (8005e28 <HAL_Init+0x40>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a07      	ldr	r2, [pc, #28]	; (8005e28 <HAL_Init+0x40>)
 8005e0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e0e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005e10:	2003      	movs	r0, #3
 8005e12:	f000 fd71 	bl	80068f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005e16:	2000      	movs	r0, #0
 8005e18:	f000 f808 	bl	8005e2c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005e1c:	f7fe ffae 	bl	8004d7c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005e20:	2300      	movs	r3, #0
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	40023c00 	.word	0x40023c00

08005e2c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b082      	sub	sp, #8
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005e34:	4b12      	ldr	r3, [pc, #72]	; (8005e80 <HAL_InitTick+0x54>)
 8005e36:	681a      	ldr	r2, [r3, #0]
 8005e38:	4b12      	ldr	r3, [pc, #72]	; (8005e84 <HAL_InitTick+0x58>)
 8005e3a:	781b      	ldrb	r3, [r3, #0]
 8005e3c:	4619      	mov	r1, r3
 8005e3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005e42:	fbb3 f3f1 	udiv	r3, r3, r1
 8005e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f000 fd89 	bl	8006962 <HAL_SYSTICK_Config>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e00e      	b.n	8005e78 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2b0f      	cmp	r3, #15
 8005e5e:	d80a      	bhi.n	8005e76 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005e60:	2200      	movs	r2, #0
 8005e62:	6879      	ldr	r1, [r7, #4]
 8005e64:	f04f 30ff 	mov.w	r0, #4294967295
 8005e68:	f000 fd51 	bl	800690e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005e6c:	4a06      	ldr	r2, [pc, #24]	; (8005e88 <HAL_InitTick+0x5c>)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005e72:	2300      	movs	r3, #0
 8005e74:	e000      	b.n	8005e78 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3708      	adds	r7, #8
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	20000004 	.word	0x20000004
 8005e84:	20000010 	.word	0x20000010
 8005e88:	2000000c 	.word	0x2000000c

08005e8c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005e90:	4b06      	ldr	r3, [pc, #24]	; (8005eac <HAL_IncTick+0x20>)
 8005e92:	781b      	ldrb	r3, [r3, #0]
 8005e94:	461a      	mov	r2, r3
 8005e96:	4b06      	ldr	r3, [pc, #24]	; (8005eb0 <HAL_IncTick+0x24>)
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	4413      	add	r3, r2
 8005e9c:	4a04      	ldr	r2, [pc, #16]	; (8005eb0 <HAL_IncTick+0x24>)
 8005e9e:	6013      	str	r3, [r2, #0]
}
 8005ea0:	bf00      	nop
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	20000010 	.word	0x20000010
 8005eb0:	20001fd0 	.word	0x20001fd0

08005eb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005eb4:	b480      	push	{r7}
 8005eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8005eb8:	4b03      	ldr	r3, [pc, #12]	; (8005ec8 <HAL_GetTick+0x14>)
 8005eba:	681b      	ldr	r3, [r3, #0]
}
 8005ebc:	4618      	mov	r0, r3
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec4:	4770      	bx	lr
 8005ec6:	bf00      	nop
 8005ec8:	20001fd0 	.word	0x20001fd0

08005ecc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005ecc:	b580      	push	{r7, lr}
 8005ece:	b084      	sub	sp, #16
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005ed4:	f7ff ffee 	bl	8005eb4 <HAL_GetTick>
 8005ed8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ee4:	d005      	beq.n	8005ef2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005ee6:	4b0a      	ldr	r3, [pc, #40]	; (8005f10 <HAL_Delay+0x44>)
 8005ee8:	781b      	ldrb	r3, [r3, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	4413      	add	r3, r2
 8005ef0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005ef2:	bf00      	nop
 8005ef4:	f7ff ffde 	bl	8005eb4 <HAL_GetTick>
 8005ef8:	4602      	mov	r2, r0
 8005efa:	68bb      	ldr	r3, [r7, #8]
 8005efc:	1ad3      	subs	r3, r2, r3
 8005efe:	68fa      	ldr	r2, [r7, #12]
 8005f00:	429a      	cmp	r2, r3
 8005f02:	d8f7      	bhi.n	8005ef4 <HAL_Delay+0x28>
  {
  }
}
 8005f04:	bf00      	nop
 8005f06:	bf00      	nop
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}
 8005f0e:	bf00      	nop
 8005f10:	20000010 	.word	0x20000010

08005f14 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005f14:	b580      	push	{r7, lr}
 8005f16:	b084      	sub	sp, #16
 8005f18:	af00      	add	r7, sp, #0
 8005f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f1c:	2300      	movs	r3, #0
 8005f1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d101      	bne.n	8005f2a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005f26:	2301      	movs	r3, #1
 8005f28:	e033      	b.n	8005f92 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d109      	bne.n	8005f46 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005f32:	6878      	ldr	r0, [r7, #4]
 8005f34:	f7fe ff4a 	bl	8004dcc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2200      	movs	r2, #0
 8005f3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f4a:	f003 0310 	and.w	r3, r3, #16
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d118      	bne.n	8005f84 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f56:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8005f5a:	f023 0302 	bic.w	r3, r3, #2
 8005f5e:	f043 0202 	orr.w	r2, r3, #2
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 fa78 	bl	800645c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2200      	movs	r2, #0
 8005f70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f76:	f023 0303 	bic.w	r3, r3, #3
 8005f7a:	f043 0201 	orr.w	r2, r3, #1
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	641a      	str	r2, [r3, #64]	; 0x40
 8005f82:	e001      	b.n	8005f88 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005f84:	2301      	movs	r3, #1
 8005f86:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f92:	4618      	mov	r0, r3
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
	...

08005f9c <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b086      	sub	sp, #24
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	60f8      	str	r0, [r7, #12]
 8005fa4:	60b9      	str	r1, [r7, #8]
 8005fa6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8005fa8:	2300      	movs	r3, #0
 8005faa:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005fb2:	2b01      	cmp	r3, #1
 8005fb4:	d101      	bne.n	8005fba <HAL_ADC_Start_DMA+0x1e>
 8005fb6:	2302      	movs	r3, #2
 8005fb8:	e0e9      	b.n	800618e <HAL_ADC_Start_DMA+0x1f2>
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	2201      	movs	r2, #1
 8005fbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005fc2:	68fb      	ldr	r3, [r7, #12]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	689b      	ldr	r3, [r3, #8]
 8005fc8:	f003 0301 	and.w	r3, r3, #1
 8005fcc:	2b01      	cmp	r3, #1
 8005fce:	d018      	beq.n	8006002 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	689a      	ldr	r2, [r3, #8]
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f042 0201 	orr.w	r2, r2, #1
 8005fde:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005fe0:	4b6d      	ldr	r3, [pc, #436]	; (8006198 <HAL_ADC_Start_DMA+0x1fc>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4a6d      	ldr	r2, [pc, #436]	; (800619c <HAL_ADC_Start_DMA+0x200>)
 8005fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8005fea:	0c9a      	lsrs	r2, r3, #18
 8005fec:	4613      	mov	r3, r2
 8005fee:	005b      	lsls	r3, r3, #1
 8005ff0:	4413      	add	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005ff4:	e002      	b.n	8005ffc <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	3b01      	subs	r3, #1
 8005ffa:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8005ffc:	693b      	ldr	r3, [r7, #16]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d1f9      	bne.n	8005ff6 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	689b      	ldr	r3, [r3, #8]
 8006008:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800600c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006010:	d107      	bne.n	8006022 <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	689a      	ldr	r2, [r3, #8]
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006020:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	f003 0301 	and.w	r3, r3, #1
 800602c:	2b01      	cmp	r3, #1
 800602e:	f040 80a1 	bne.w	8006174 <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006036:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800603a:	f023 0301 	bic.w	r3, r3, #1
 800603e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	685b      	ldr	r3, [r3, #4]
 800604c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006050:	2b00      	cmp	r3, #0
 8006052:	d007      	beq.n	8006064 <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006058:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800605c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006068:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800606c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006070:	d106      	bne.n	8006080 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006076:	f023 0206 	bic.w	r2, r3, #6
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	645a      	str	r2, [r3, #68]	; 0x44
 800607e:	e002      	b.n	8006086 <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	2200      	movs	r2, #0
 8006084:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	2200      	movs	r2, #0
 800608a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800608e:	4b44      	ldr	r3, [pc, #272]	; (80061a0 <HAL_ADC_Start_DMA+0x204>)
 8006090:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006096:	4a43      	ldr	r2, [pc, #268]	; (80061a4 <HAL_ADC_Start_DMA+0x208>)
 8006098:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800609e:	4a42      	ldr	r2, [pc, #264]	; (80061a8 <HAL_ADC_Start_DMA+0x20c>)
 80060a0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060a6:	4a41      	ldr	r2, [pc, #260]	; (80061ac <HAL_ADC_Start_DMA+0x210>)
 80060a8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80060b2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685a      	ldr	r2, [r3, #4]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80060c2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	689a      	ldr	r2, [r3, #8]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80060d2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80060d4:	68fb      	ldr	r3, [r7, #12]
 80060d6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	334c      	adds	r3, #76	; 0x4c
 80060de:	4619      	mov	r1, r3
 80060e0:	68ba      	ldr	r2, [r7, #8]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	f000 fcf8 	bl	8006ad8 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	f003 031f 	and.w	r3, r3, #31
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d12a      	bne.n	800614a <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	4a2d      	ldr	r2, [pc, #180]	; (80061b0 <HAL_ADC_Start_DMA+0x214>)
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d015      	beq.n	800612a <HAL_ADC_Start_DMA+0x18e>
 80060fe:	68fb      	ldr	r3, [r7, #12]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4a2c      	ldr	r2, [pc, #176]	; (80061b4 <HAL_ADC_Start_DMA+0x218>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d105      	bne.n	8006114 <HAL_ADC_Start_DMA+0x178>
 8006108:	4b25      	ldr	r3, [pc, #148]	; (80061a0 <HAL_ADC_Start_DMA+0x204>)
 800610a:	685b      	ldr	r3, [r3, #4]
 800610c:	f003 031f 	and.w	r3, r3, #31
 8006110:	2b00      	cmp	r3, #0
 8006112:	d00a      	beq.n	800612a <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a27      	ldr	r2, [pc, #156]	; (80061b8 <HAL_ADC_Start_DMA+0x21c>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d136      	bne.n	800618c <HAL_ADC_Start_DMA+0x1f0>
 800611e:	4b20      	ldr	r3, [pc, #128]	; (80061a0 <HAL_ADC_Start_DMA+0x204>)
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	f003 0310 	and.w	r3, r3, #16
 8006126:	2b00      	cmp	r3, #0
 8006128:	d130      	bne.n	800618c <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006134:	2b00      	cmp	r3, #0
 8006136:	d129      	bne.n	800618c <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	689a      	ldr	r2, [r3, #8]
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006146:	609a      	str	r2, [r3, #8]
 8006148:	e020      	b.n	800618c <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a18      	ldr	r2, [pc, #96]	; (80061b0 <HAL_ADC_Start_DMA+0x214>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d11b      	bne.n	800618c <HAL_ADC_Start_DMA+0x1f0>
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	689b      	ldr	r3, [r3, #8]
 800615a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800615e:	2b00      	cmp	r3, #0
 8006160:	d114      	bne.n	800618c <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	689a      	ldr	r2, [r3, #8]
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006170:	609a      	str	r2, [r3, #8]
 8006172:	e00b      	b.n	800618c <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006178:	f043 0210 	orr.w	r2, r3, #16
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006184:	f043 0201 	orr.w	r2, r3, #1
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 800618c:	2300      	movs	r3, #0
}
 800618e:	4618      	mov	r0, r3
 8006190:	3718      	adds	r7, #24
 8006192:	46bd      	mov	sp, r7
 8006194:	bd80      	pop	{r7, pc}
 8006196:	bf00      	nop
 8006198:	20000004 	.word	0x20000004
 800619c:	431bde83 	.word	0x431bde83
 80061a0:	40012300 	.word	0x40012300
 80061a4:	08006655 	.word	0x08006655
 80061a8:	0800670f 	.word	0x0800670f
 80061ac:	0800672b 	.word	0x0800672b
 80061b0:	40012000 	.word	0x40012000
 80061b4:	40012100 	.word	0x40012100
 80061b8:	40012200 	.word	0x40012200

080061bc <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80061bc:	b480      	push	{r7}
 80061be:	b083      	sub	sp, #12
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80061c4:	bf00      	nop
 80061c6:	370c      	adds	r7, #12
 80061c8:	46bd      	mov	sp, r7
 80061ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ce:	4770      	bx	lr

080061d0 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b083      	sub	sp, #12
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80061d8:	bf00      	nop
 80061da:	370c      	adds	r7, #12
 80061dc:	46bd      	mov	sp, r7
 80061de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e2:	4770      	bx	lr

080061e4 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b083      	sub	sp, #12
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80061ec:	bf00      	nop
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b085      	sub	sp, #20
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
 8006200:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006202:	2300      	movs	r3, #0
 8006204:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800620c:	2b01      	cmp	r3, #1
 800620e:	d101      	bne.n	8006214 <HAL_ADC_ConfigChannel+0x1c>
 8006210:	2302      	movs	r3, #2
 8006212:	e113      	b.n	800643c <HAL_ADC_ConfigChannel+0x244>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800621c:	683b      	ldr	r3, [r7, #0]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2b09      	cmp	r3, #9
 8006222:	d925      	bls.n	8006270 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	68d9      	ldr	r1, [r3, #12]
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	b29b      	uxth	r3, r3
 8006230:	461a      	mov	r2, r3
 8006232:	4613      	mov	r3, r2
 8006234:	005b      	lsls	r3, r3, #1
 8006236:	4413      	add	r3, r2
 8006238:	3b1e      	subs	r3, #30
 800623a:	2207      	movs	r2, #7
 800623c:	fa02 f303 	lsl.w	r3, r2, r3
 8006240:	43da      	mvns	r2, r3
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	400a      	ands	r2, r1
 8006248:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	68d9      	ldr	r1, [r3, #12]
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	689a      	ldr	r2, [r3, #8]
 8006254:	683b      	ldr	r3, [r7, #0]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	b29b      	uxth	r3, r3
 800625a:	4618      	mov	r0, r3
 800625c:	4603      	mov	r3, r0
 800625e:	005b      	lsls	r3, r3, #1
 8006260:	4403      	add	r3, r0
 8006262:	3b1e      	subs	r3, #30
 8006264:	409a      	lsls	r2, r3
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	430a      	orrs	r2, r1
 800626c:	60da      	str	r2, [r3, #12]
 800626e:	e022      	b.n	80062b6 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6919      	ldr	r1, [r3, #16]
 8006276:	683b      	ldr	r3, [r7, #0]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	b29b      	uxth	r3, r3
 800627c:	461a      	mov	r2, r3
 800627e:	4613      	mov	r3, r2
 8006280:	005b      	lsls	r3, r3, #1
 8006282:	4413      	add	r3, r2
 8006284:	2207      	movs	r2, #7
 8006286:	fa02 f303 	lsl.w	r3, r2, r3
 800628a:	43da      	mvns	r2, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	400a      	ands	r2, r1
 8006292:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	6919      	ldr	r1, [r3, #16]
 800629a:	683b      	ldr	r3, [r7, #0]
 800629c:	689a      	ldr	r2, [r3, #8]
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	b29b      	uxth	r3, r3
 80062a4:	4618      	mov	r0, r3
 80062a6:	4603      	mov	r3, r0
 80062a8:	005b      	lsls	r3, r3, #1
 80062aa:	4403      	add	r3, r0
 80062ac:	409a      	lsls	r2, r3
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	430a      	orrs	r2, r1
 80062b4:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	2b06      	cmp	r3, #6
 80062bc:	d824      	bhi.n	8006308 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	685a      	ldr	r2, [r3, #4]
 80062c8:	4613      	mov	r3, r2
 80062ca:	009b      	lsls	r3, r3, #2
 80062cc:	4413      	add	r3, r2
 80062ce:	3b05      	subs	r3, #5
 80062d0:	221f      	movs	r2, #31
 80062d2:	fa02 f303 	lsl.w	r3, r2, r3
 80062d6:	43da      	mvns	r2, r3
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	400a      	ands	r2, r1
 80062de:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	b29b      	uxth	r3, r3
 80062ec:	4618      	mov	r0, r3
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	685a      	ldr	r2, [r3, #4]
 80062f2:	4613      	mov	r3, r2
 80062f4:	009b      	lsls	r3, r3, #2
 80062f6:	4413      	add	r3, r2
 80062f8:	3b05      	subs	r3, #5
 80062fa:	fa00 f203 	lsl.w	r2, r0, r3
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	430a      	orrs	r2, r1
 8006304:	635a      	str	r2, [r3, #52]	; 0x34
 8006306:	e04c      	b.n	80063a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	2b0c      	cmp	r3, #12
 800630e:	d824      	bhi.n	800635a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006316:	683b      	ldr	r3, [r7, #0]
 8006318:	685a      	ldr	r2, [r3, #4]
 800631a:	4613      	mov	r3, r2
 800631c:	009b      	lsls	r3, r3, #2
 800631e:	4413      	add	r3, r2
 8006320:	3b23      	subs	r3, #35	; 0x23
 8006322:	221f      	movs	r2, #31
 8006324:	fa02 f303 	lsl.w	r3, r2, r3
 8006328:	43da      	mvns	r2, r3
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	400a      	ands	r2, r1
 8006330:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006338:	683b      	ldr	r3, [r7, #0]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	b29b      	uxth	r3, r3
 800633e:	4618      	mov	r0, r3
 8006340:	683b      	ldr	r3, [r7, #0]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	4613      	mov	r3, r2
 8006346:	009b      	lsls	r3, r3, #2
 8006348:	4413      	add	r3, r2
 800634a:	3b23      	subs	r3, #35	; 0x23
 800634c:	fa00 f203 	lsl.w	r2, r0, r3
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	430a      	orrs	r2, r1
 8006356:	631a      	str	r2, [r3, #48]	; 0x30
 8006358:	e023      	b.n	80063a2 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	685a      	ldr	r2, [r3, #4]
 8006364:	4613      	mov	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4413      	add	r3, r2
 800636a:	3b41      	subs	r3, #65	; 0x41
 800636c:	221f      	movs	r2, #31
 800636e:	fa02 f303 	lsl.w	r3, r2, r3
 8006372:	43da      	mvns	r2, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	400a      	ands	r2, r1
 800637a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	b29b      	uxth	r3, r3
 8006388:	4618      	mov	r0, r3
 800638a:	683b      	ldr	r3, [r7, #0]
 800638c:	685a      	ldr	r2, [r3, #4]
 800638e:	4613      	mov	r3, r2
 8006390:	009b      	lsls	r3, r3, #2
 8006392:	4413      	add	r3, r2
 8006394:	3b41      	subs	r3, #65	; 0x41
 8006396:	fa00 f203 	lsl.w	r2, r0, r3
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	430a      	orrs	r2, r1
 80063a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80063a2:	4b29      	ldr	r3, [pc, #164]	; (8006448 <HAL_ADC_ConfigChannel+0x250>)
 80063a4:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4a28      	ldr	r2, [pc, #160]	; (800644c <HAL_ADC_ConfigChannel+0x254>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d10f      	bne.n	80063d0 <HAL_ADC_ConfigChannel+0x1d8>
 80063b0:	683b      	ldr	r3, [r7, #0]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	2b12      	cmp	r3, #18
 80063b6:	d10b      	bne.n	80063d0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	685b      	ldr	r3, [r3, #4]
 80063bc:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a1d      	ldr	r2, [pc, #116]	; (800644c <HAL_ADC_ConfigChannel+0x254>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d12b      	bne.n	8006432 <HAL_ADC_ConfigChannel+0x23a>
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4a1c      	ldr	r2, [pc, #112]	; (8006450 <HAL_ADC_ConfigChannel+0x258>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d003      	beq.n	80063ec <HAL_ADC_ConfigChannel+0x1f4>
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	2b11      	cmp	r3, #17
 80063ea:	d122      	bne.n	8006432 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a11      	ldr	r2, [pc, #68]	; (8006450 <HAL_ADC_ConfigChannel+0x258>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d111      	bne.n	8006432 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800640e:	4b11      	ldr	r3, [pc, #68]	; (8006454 <HAL_ADC_ConfigChannel+0x25c>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a11      	ldr	r2, [pc, #68]	; (8006458 <HAL_ADC_ConfigChannel+0x260>)
 8006414:	fba2 2303 	umull	r2, r3, r2, r3
 8006418:	0c9a      	lsrs	r2, r3, #18
 800641a:	4613      	mov	r3, r2
 800641c:	009b      	lsls	r3, r3, #2
 800641e:	4413      	add	r3, r2
 8006420:	005b      	lsls	r3, r3, #1
 8006422:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006424:	e002      	b.n	800642c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	3b01      	subs	r3, #1
 800642a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800642c:	68bb      	ldr	r3, [r7, #8]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1f9      	bne.n	8006426 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3714      	adds	r7, #20
 8006440:	46bd      	mov	sp, r7
 8006442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006446:	4770      	bx	lr
 8006448:	40012300 	.word	0x40012300
 800644c:	40012000 	.word	0x40012000
 8006450:	10000012 	.word	0x10000012
 8006454:	20000004 	.word	0x20000004
 8006458:	431bde83 	.word	0x431bde83

0800645c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800645c:	b480      	push	{r7}
 800645e:	b085      	sub	sp, #20
 8006460:	af00      	add	r7, sp, #0
 8006462:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006464:	4b79      	ldr	r3, [pc, #484]	; (800664c <ADC_Init+0x1f0>)
 8006466:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	685b      	ldr	r3, [r3, #4]
 800646c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	685a      	ldr	r2, [r3, #4]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	431a      	orrs	r2, r3
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	685a      	ldr	r2, [r3, #4]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006490:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	6859      	ldr	r1, [r3, #4]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	691b      	ldr	r3, [r3, #16]
 800649c:	021a      	lsls	r2, r3, #8
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	430a      	orrs	r2, r1
 80064a4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	685a      	ldr	r2, [r3, #4]
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80064b4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	6859      	ldr	r1, [r3, #4]
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	689a      	ldr	r2, [r3, #8]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	430a      	orrs	r2, r1
 80064c6:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	689a      	ldr	r2, [r3, #8]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80064d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	6899      	ldr	r1, [r3, #8]
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	68da      	ldr	r2, [r3, #12]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	430a      	orrs	r2, r1
 80064e8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80064ee:	4a58      	ldr	r2, [pc, #352]	; (8006650 <ADC_Init+0x1f4>)
 80064f0:	4293      	cmp	r3, r2
 80064f2:	d022      	beq.n	800653a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	689a      	ldr	r2, [r3, #8]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006502:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	6899      	ldr	r1, [r3, #8]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	430a      	orrs	r2, r1
 8006514:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	689a      	ldr	r2, [r3, #8]
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006524:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	6899      	ldr	r1, [r3, #8]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	430a      	orrs	r2, r1
 8006536:	609a      	str	r2, [r3, #8]
 8006538:	e00f      	b.n	800655a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	689a      	ldr	r2, [r3, #8]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006548:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	689a      	ldr	r2, [r3, #8]
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006558:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	689a      	ldr	r2, [r3, #8]
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	f022 0202 	bic.w	r2, r2, #2
 8006568:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	6899      	ldr	r1, [r3, #8]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	7e1b      	ldrb	r3, [r3, #24]
 8006574:	005a      	lsls	r2, r3, #1
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	430a      	orrs	r2, r1
 800657c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d01b      	beq.n	80065c0 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	685a      	ldr	r2, [r3, #4]
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006596:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	685a      	ldr	r2, [r3, #4]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80065a6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	6859      	ldr	r1, [r3, #4]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065b2:	3b01      	subs	r3, #1
 80065b4:	035a      	lsls	r2, r3, #13
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	430a      	orrs	r2, r1
 80065bc:	605a      	str	r2, [r3, #4]
 80065be:	e007      	b.n	80065d0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	685a      	ldr	r2, [r3, #4]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80065ce:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80065de:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	69db      	ldr	r3, [r3, #28]
 80065ea:	3b01      	subs	r3, #1
 80065ec:	051a      	lsls	r2, r3, #20
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	430a      	orrs	r2, r1
 80065f4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	689a      	ldr	r2, [r3, #8]
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006604:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	6899      	ldr	r1, [r3, #8]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006612:	025a      	lsls	r2, r3, #9
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	430a      	orrs	r2, r1
 800661a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	689a      	ldr	r2, [r3, #8]
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800662a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	6899      	ldr	r1, [r3, #8]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	695b      	ldr	r3, [r3, #20]
 8006636:	029a      	lsls	r2, r3, #10
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	430a      	orrs	r2, r1
 800663e:	609a      	str	r2, [r3, #8]
}
 8006640:	bf00      	nop
 8006642:	3714      	adds	r7, #20
 8006644:	46bd      	mov	sp, r7
 8006646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664a:	4770      	bx	lr
 800664c:	40012300 	.word	0x40012300
 8006650:	0f000001 	.word	0x0f000001

08006654 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006660:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006666:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800666a:	2b00      	cmp	r3, #0
 800666c:	d13c      	bne.n	80066e8 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006672:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	689b      	ldr	r3, [r3, #8]
 8006680:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006684:	2b00      	cmp	r3, #0
 8006686:	d12b      	bne.n	80066e0 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800668c:	2b00      	cmp	r3, #0
 800668e:	d127      	bne.n	80066e0 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006696:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800669a:	2b00      	cmp	r3, #0
 800669c:	d006      	beq.n	80066ac <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d119      	bne.n	80066e0 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	685a      	ldr	r2, [r3, #4]
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 0220 	bic.w	r2, r2, #32
 80066ba:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066c0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066cc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d105      	bne.n	80066e0 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066d8:	f043 0201 	orr.w	r2, r3, #1
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80066e0:	68f8      	ldr	r0, [r7, #12]
 80066e2:	f7ff fd6b 	bl	80061bc <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80066e6:	e00e      	b.n	8006706 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ec:	f003 0310 	and.w	r3, r3, #16
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d003      	beq.n	80066fc <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80066f4:	68f8      	ldr	r0, [r7, #12]
 80066f6:	f7ff fd75 	bl	80061e4 <HAL_ADC_ErrorCallback>
}
 80066fa:	e004      	b.n	8006706 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006700:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	4798      	blx	r3
}
 8006706:	bf00      	nop
 8006708:	3710      	adds	r7, #16
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}

0800670e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800670e:	b580      	push	{r7, lr}
 8006710:	b084      	sub	sp, #16
 8006712:	af00      	add	r7, sp, #0
 8006714:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800671a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800671c:	68f8      	ldr	r0, [r7, #12]
 800671e:	f7ff fd57 	bl	80061d0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006722:	bf00      	nop
 8006724:	3710      	adds	r7, #16
 8006726:	46bd      	mov	sp, r7
 8006728:	bd80      	pop	{r7, pc}

0800672a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800672a:	b580      	push	{r7, lr}
 800672c:	b084      	sub	sp, #16
 800672e:	af00      	add	r7, sp, #0
 8006730:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006736:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	2240      	movs	r2, #64	; 0x40
 800673c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006742:	f043 0204 	orr.w	r2, r3, #4
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800674a:	68f8      	ldr	r0, [r7, #12]
 800674c:	f7ff fd4a 	bl	80061e4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006750:	bf00      	nop
 8006752:	3710      	adds	r7, #16
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}

08006758 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006758:	b480      	push	{r7}
 800675a:	b085      	sub	sp, #20
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f003 0307 	and.w	r3, r3, #7
 8006766:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006768:	4b0c      	ldr	r3, [pc, #48]	; (800679c <__NVIC_SetPriorityGrouping+0x44>)
 800676a:	68db      	ldr	r3, [r3, #12]
 800676c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800676e:	68ba      	ldr	r2, [r7, #8]
 8006770:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006774:	4013      	ands	r3, r2
 8006776:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800677c:	68bb      	ldr	r3, [r7, #8]
 800677e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006780:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006788:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800678a:	4a04      	ldr	r2, [pc, #16]	; (800679c <__NVIC_SetPriorityGrouping+0x44>)
 800678c:	68bb      	ldr	r3, [r7, #8]
 800678e:	60d3      	str	r3, [r2, #12]
}
 8006790:	bf00      	nop
 8006792:	3714      	adds	r7, #20
 8006794:	46bd      	mov	sp, r7
 8006796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800679a:	4770      	bx	lr
 800679c:	e000ed00 	.word	0xe000ed00

080067a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80067a0:	b480      	push	{r7}
 80067a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80067a4:	4b04      	ldr	r3, [pc, #16]	; (80067b8 <__NVIC_GetPriorityGrouping+0x18>)
 80067a6:	68db      	ldr	r3, [r3, #12]
 80067a8:	0a1b      	lsrs	r3, r3, #8
 80067aa:	f003 0307 	and.w	r3, r3, #7
}
 80067ae:	4618      	mov	r0, r3
 80067b0:	46bd      	mov	sp, r7
 80067b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b6:	4770      	bx	lr
 80067b8:	e000ed00 	.word	0xe000ed00

080067bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80067bc:	b480      	push	{r7}
 80067be:	b083      	sub	sp, #12
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	4603      	mov	r3, r0
 80067c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	db0b      	blt.n	80067e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80067ce:	79fb      	ldrb	r3, [r7, #7]
 80067d0:	f003 021f 	and.w	r2, r3, #31
 80067d4:	4907      	ldr	r1, [pc, #28]	; (80067f4 <__NVIC_EnableIRQ+0x38>)
 80067d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067da:	095b      	lsrs	r3, r3, #5
 80067dc:	2001      	movs	r0, #1
 80067de:	fa00 f202 	lsl.w	r2, r0, r2
 80067e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80067e6:	bf00      	nop
 80067e8:	370c      	adds	r7, #12
 80067ea:	46bd      	mov	sp, r7
 80067ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f0:	4770      	bx	lr
 80067f2:	bf00      	nop
 80067f4:	e000e100 	.word	0xe000e100

080067f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80067f8:	b480      	push	{r7}
 80067fa:	b083      	sub	sp, #12
 80067fc:	af00      	add	r7, sp, #0
 80067fe:	4603      	mov	r3, r0
 8006800:	6039      	str	r1, [r7, #0]
 8006802:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006808:	2b00      	cmp	r3, #0
 800680a:	db0a      	blt.n	8006822 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	b2da      	uxtb	r2, r3
 8006810:	490c      	ldr	r1, [pc, #48]	; (8006844 <__NVIC_SetPriority+0x4c>)
 8006812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006816:	0112      	lsls	r2, r2, #4
 8006818:	b2d2      	uxtb	r2, r2
 800681a:	440b      	add	r3, r1
 800681c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006820:	e00a      	b.n	8006838 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	b2da      	uxtb	r2, r3
 8006826:	4908      	ldr	r1, [pc, #32]	; (8006848 <__NVIC_SetPriority+0x50>)
 8006828:	79fb      	ldrb	r3, [r7, #7]
 800682a:	f003 030f 	and.w	r3, r3, #15
 800682e:	3b04      	subs	r3, #4
 8006830:	0112      	lsls	r2, r2, #4
 8006832:	b2d2      	uxtb	r2, r2
 8006834:	440b      	add	r3, r1
 8006836:	761a      	strb	r2, [r3, #24]
}
 8006838:	bf00      	nop
 800683a:	370c      	adds	r7, #12
 800683c:	46bd      	mov	sp, r7
 800683e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006842:	4770      	bx	lr
 8006844:	e000e100 	.word	0xe000e100
 8006848:	e000ed00 	.word	0xe000ed00

0800684c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800684c:	b480      	push	{r7}
 800684e:	b089      	sub	sp, #36	; 0x24
 8006850:	af00      	add	r7, sp, #0
 8006852:	60f8      	str	r0, [r7, #12]
 8006854:	60b9      	str	r1, [r7, #8]
 8006856:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f003 0307 	and.w	r3, r3, #7
 800685e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006860:	69fb      	ldr	r3, [r7, #28]
 8006862:	f1c3 0307 	rsb	r3, r3, #7
 8006866:	2b04      	cmp	r3, #4
 8006868:	bf28      	it	cs
 800686a:	2304      	movcs	r3, #4
 800686c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800686e:	69fb      	ldr	r3, [r7, #28]
 8006870:	3304      	adds	r3, #4
 8006872:	2b06      	cmp	r3, #6
 8006874:	d902      	bls.n	800687c <NVIC_EncodePriority+0x30>
 8006876:	69fb      	ldr	r3, [r7, #28]
 8006878:	3b03      	subs	r3, #3
 800687a:	e000      	b.n	800687e <NVIC_EncodePriority+0x32>
 800687c:	2300      	movs	r3, #0
 800687e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006880:	f04f 32ff 	mov.w	r2, #4294967295
 8006884:	69bb      	ldr	r3, [r7, #24]
 8006886:	fa02 f303 	lsl.w	r3, r2, r3
 800688a:	43da      	mvns	r2, r3
 800688c:	68bb      	ldr	r3, [r7, #8]
 800688e:	401a      	ands	r2, r3
 8006890:	697b      	ldr	r3, [r7, #20]
 8006892:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006894:	f04f 31ff 	mov.w	r1, #4294967295
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	fa01 f303 	lsl.w	r3, r1, r3
 800689e:	43d9      	mvns	r1, r3
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80068a4:	4313      	orrs	r3, r2
         );
}
 80068a6:	4618      	mov	r0, r3
 80068a8:	3724      	adds	r7, #36	; 0x24
 80068aa:	46bd      	mov	sp, r7
 80068ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068b0:	4770      	bx	lr
	...

080068b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b082      	sub	sp, #8
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	3b01      	subs	r3, #1
 80068c0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80068c4:	d301      	bcc.n	80068ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80068c6:	2301      	movs	r3, #1
 80068c8:	e00f      	b.n	80068ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80068ca:	4a0a      	ldr	r2, [pc, #40]	; (80068f4 <SysTick_Config+0x40>)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	3b01      	subs	r3, #1
 80068d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80068d2:	210f      	movs	r1, #15
 80068d4:	f04f 30ff 	mov.w	r0, #4294967295
 80068d8:	f7ff ff8e 	bl	80067f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80068dc:	4b05      	ldr	r3, [pc, #20]	; (80068f4 <SysTick_Config+0x40>)
 80068de:	2200      	movs	r2, #0
 80068e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80068e2:	4b04      	ldr	r3, [pc, #16]	; (80068f4 <SysTick_Config+0x40>)
 80068e4:	2207      	movs	r2, #7
 80068e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80068e8:	2300      	movs	r3, #0
}
 80068ea:	4618      	mov	r0, r3
 80068ec:	3708      	adds	r7, #8
 80068ee:	46bd      	mov	sp, r7
 80068f0:	bd80      	pop	{r7, pc}
 80068f2:	bf00      	nop
 80068f4:	e000e010 	.word	0xe000e010

080068f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068f8:	b580      	push	{r7, lr}
 80068fa:	b082      	sub	sp, #8
 80068fc:	af00      	add	r7, sp, #0
 80068fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f7ff ff29 	bl	8006758 <__NVIC_SetPriorityGrouping>
}
 8006906:	bf00      	nop
 8006908:	3708      	adds	r7, #8
 800690a:	46bd      	mov	sp, r7
 800690c:	bd80      	pop	{r7, pc}

0800690e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800690e:	b580      	push	{r7, lr}
 8006910:	b086      	sub	sp, #24
 8006912:	af00      	add	r7, sp, #0
 8006914:	4603      	mov	r3, r0
 8006916:	60b9      	str	r1, [r7, #8]
 8006918:	607a      	str	r2, [r7, #4]
 800691a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800691c:	2300      	movs	r3, #0
 800691e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006920:	f7ff ff3e 	bl	80067a0 <__NVIC_GetPriorityGrouping>
 8006924:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006926:	687a      	ldr	r2, [r7, #4]
 8006928:	68b9      	ldr	r1, [r7, #8]
 800692a:	6978      	ldr	r0, [r7, #20]
 800692c:	f7ff ff8e 	bl	800684c <NVIC_EncodePriority>
 8006930:	4602      	mov	r2, r0
 8006932:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006936:	4611      	mov	r1, r2
 8006938:	4618      	mov	r0, r3
 800693a:	f7ff ff5d 	bl	80067f8 <__NVIC_SetPriority>
}
 800693e:	bf00      	nop
 8006940:	3718      	adds	r7, #24
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}

08006946 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006946:	b580      	push	{r7, lr}
 8006948:	b082      	sub	sp, #8
 800694a:	af00      	add	r7, sp, #0
 800694c:	4603      	mov	r3, r0
 800694e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006950:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006954:	4618      	mov	r0, r3
 8006956:	f7ff ff31 	bl	80067bc <__NVIC_EnableIRQ>
}
 800695a:	bf00      	nop
 800695c:	3708      	adds	r7, #8
 800695e:	46bd      	mov	sp, r7
 8006960:	bd80      	pop	{r7, pc}

08006962 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006962:	b580      	push	{r7, lr}
 8006964:	b082      	sub	sp, #8
 8006966:	af00      	add	r7, sp, #0
 8006968:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800696a:	6878      	ldr	r0, [r7, #4]
 800696c:	f7ff ffa2 	bl	80068b4 <SysTick_Config>
 8006970:	4603      	mov	r3, r0
}
 8006972:	4618      	mov	r0, r3
 8006974:	3708      	adds	r7, #8
 8006976:	46bd      	mov	sp, r7
 8006978:	bd80      	pop	{r7, pc}
	...

0800697c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800697c:	b580      	push	{r7, lr}
 800697e:	b086      	sub	sp, #24
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006984:	2300      	movs	r3, #0
 8006986:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8006988:	f7ff fa94 	bl	8005eb4 <HAL_GetTick>
 800698c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d101      	bne.n	8006998 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006994:	2301      	movs	r3, #1
 8006996:	e099      	b.n	8006acc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2202      	movs	r2, #2
 800699c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2200      	movs	r2, #0
 80069a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	681a      	ldr	r2, [r3, #0]
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f022 0201 	bic.w	r2, r2, #1
 80069b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80069b8:	e00f      	b.n	80069da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80069ba:	f7ff fa7b 	bl	8005eb4 <HAL_GetTick>
 80069be:	4602      	mov	r2, r0
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	1ad3      	subs	r3, r2, r3
 80069c4:	2b05      	cmp	r3, #5
 80069c6:	d908      	bls.n	80069da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2220      	movs	r2, #32
 80069cc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2203      	movs	r2, #3
 80069d2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80069d6:	2303      	movs	r3, #3
 80069d8:	e078      	b.n	8006acc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f003 0301 	and.w	r3, r3, #1
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d1e8      	bne.n	80069ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80069f0:	697a      	ldr	r2, [r7, #20]
 80069f2:	4b38      	ldr	r3, [pc, #224]	; (8006ad4 <HAL_DMA_Init+0x158>)
 80069f4:	4013      	ands	r3, r2
 80069f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	685a      	ldr	r2, [r3, #4]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	689b      	ldr	r3, [r3, #8]
 8006a00:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006a06:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	691b      	ldr	r3, [r3, #16]
 8006a0c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006a12:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	699b      	ldr	r3, [r3, #24]
 8006a18:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006a1e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	6a1b      	ldr	r3, [r3, #32]
 8006a24:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006a26:	697a      	ldr	r2, [r7, #20]
 8006a28:	4313      	orrs	r3, r2
 8006a2a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a30:	2b04      	cmp	r3, #4
 8006a32:	d107      	bne.n	8006a44 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	697a      	ldr	r2, [r7, #20]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	697a      	ldr	r2, [r7, #20]
 8006a4a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	695b      	ldr	r3, [r3, #20]
 8006a52:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f023 0307 	bic.w	r3, r3, #7
 8006a5a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a60:	697a      	ldr	r2, [r7, #20]
 8006a62:	4313      	orrs	r3, r2
 8006a64:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6a:	2b04      	cmp	r3, #4
 8006a6c:	d117      	bne.n	8006a9e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a72:	697a      	ldr	r2, [r7, #20]
 8006a74:	4313      	orrs	r3, r2
 8006a76:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	d00e      	beq.n	8006a9e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006a80:	6878      	ldr	r0, [r7, #4]
 8006a82:	f000 fb01 	bl	8007088 <DMA_CheckFifoParam>
 8006a86:	4603      	mov	r3, r0
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d008      	beq.n	8006a9e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	2240      	movs	r2, #64	; 0x40
 8006a90:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	e016      	b.n	8006acc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	697a      	ldr	r2, [r7, #20]
 8006aa4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fab8 	bl	800701c <DMA_CalcBaseAndBitshift>
 8006aac:	4603      	mov	r3, r0
 8006aae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ab4:	223f      	movs	r2, #63	; 0x3f
 8006ab6:	409a      	lsls	r2, r3
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	2200      	movs	r2, #0
 8006ac0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	3718      	adds	r7, #24
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	bd80      	pop	{r7, pc}
 8006ad4:	f010803f 	.word	0xf010803f

08006ad8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	60f8      	str	r0, [r7, #12]
 8006ae0:	60b9      	str	r1, [r7, #8]
 8006ae2:	607a      	str	r2, [r7, #4]
 8006ae4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006aee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8006af6:	2b01      	cmp	r3, #1
 8006af8:	d101      	bne.n	8006afe <HAL_DMA_Start_IT+0x26>
 8006afa:	2302      	movs	r3, #2
 8006afc:	e040      	b.n	8006b80 <HAL_DMA_Start_IT+0xa8>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	2201      	movs	r2, #1
 8006b02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006b0c:	b2db      	uxtb	r3, r3
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d12f      	bne.n	8006b72 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	2202      	movs	r2, #2
 8006b16:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	687a      	ldr	r2, [r7, #4]
 8006b24:	68b9      	ldr	r1, [r7, #8]
 8006b26:	68f8      	ldr	r0, [r7, #12]
 8006b28:	f000 fa4a 	bl	8006fc0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006b30:	223f      	movs	r2, #63	; 0x3f
 8006b32:	409a      	lsls	r2, r3
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f042 0216 	orr.w	r2, r2, #22
 8006b46:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d007      	beq.n	8006b60 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	681a      	ldr	r2, [r3, #0]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f042 0208 	orr.w	r2, r2, #8
 8006b5e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f042 0201 	orr.w	r2, r2, #1
 8006b6e:	601a      	str	r2, [r3, #0]
 8006b70:	e005      	b.n	8006b7e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2200      	movs	r2, #0
 8006b76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8006b7a:	2302      	movs	r3, #2
 8006b7c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006b7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b80:	4618      	mov	r0, r3
 8006b82:	3718      	adds	r7, #24
 8006b84:	46bd      	mov	sp, r7
 8006b86:	bd80      	pop	{r7, pc}

08006b88 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b94:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8006b96:	f7ff f98d 	bl	8005eb4 <HAL_GetTick>
 8006b9a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006ba2:	b2db      	uxtb	r3, r3
 8006ba4:	2b02      	cmp	r3, #2
 8006ba6:	d008      	beq.n	8006bba <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2280      	movs	r2, #128	; 0x80
 8006bac:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e052      	b.n	8006c60 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	681a      	ldr	r2, [r3, #0]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f022 0216 	bic.w	r2, r2, #22
 8006bc8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	695a      	ldr	r2, [r3, #20]
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bd8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d103      	bne.n	8006bea <HAL_DMA_Abort+0x62>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d007      	beq.n	8006bfa <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f022 0208 	bic.w	r2, r2, #8
 8006bf8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f022 0201 	bic.w	r2, r2, #1
 8006c08:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c0a:	e013      	b.n	8006c34 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006c0c:	f7ff f952 	bl	8005eb4 <HAL_GetTick>
 8006c10:	4602      	mov	r2, r0
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	1ad3      	subs	r3, r2, r3
 8006c16:	2b05      	cmp	r3, #5
 8006c18:	d90c      	bls.n	8006c34 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2220      	movs	r2, #32
 8006c1e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2203      	movs	r2, #3
 8006c24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2200      	movs	r2, #0
 8006c2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8006c30:	2303      	movs	r3, #3
 8006c32:	e015      	b.n	8006c60 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	f003 0301 	and.w	r3, r3, #1
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d1e4      	bne.n	8006c0c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c46:	223f      	movs	r2, #63	; 0x3f
 8006c48:	409a      	lsls	r2, r3
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2201      	movs	r2, #1
 8006c52:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8006c5e:	2300      	movs	r3, #0
}
 8006c60:	4618      	mov	r0, r3
 8006c62:	3710      	adds	r7, #16
 8006c64:	46bd      	mov	sp, r7
 8006c66:	bd80      	pop	{r7, pc}

08006c68 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006c76:	b2db      	uxtb	r3, r3
 8006c78:	2b02      	cmp	r3, #2
 8006c7a:	d004      	beq.n	8006c86 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2280      	movs	r2, #128	; 0x80
 8006c80:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006c82:	2301      	movs	r3, #1
 8006c84:	e00c      	b.n	8006ca0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	2205      	movs	r2, #5
 8006c8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f022 0201 	bic.w	r2, r2, #1
 8006c9c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006c9e:	2300      	movs	r3, #0
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	370c      	adds	r7, #12
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006caa:	4770      	bx	lr

08006cac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b086      	sub	sp, #24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006cb4:	2300      	movs	r3, #0
 8006cb6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8006cb8:	4b8e      	ldr	r3, [pc, #568]	; (8006ef4 <HAL_DMA_IRQHandler+0x248>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	4a8e      	ldr	r2, [pc, #568]	; (8006ef8 <HAL_DMA_IRQHandler+0x24c>)
 8006cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc2:	0a9b      	lsrs	r3, r3, #10
 8006cc4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cca:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006cd6:	2208      	movs	r2, #8
 8006cd8:	409a      	lsls	r2, r3
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	4013      	ands	r3, r2
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d01a      	beq.n	8006d18 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f003 0304 	and.w	r3, r3, #4
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d013      	beq.n	8006d18 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	681a      	ldr	r2, [r3, #0]
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	f022 0204 	bic.w	r2, r2, #4
 8006cfe:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d04:	2208      	movs	r2, #8
 8006d06:	409a      	lsls	r2, r3
 8006d08:	693b      	ldr	r3, [r7, #16]
 8006d0a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d10:	f043 0201 	orr.w	r2, r3, #1
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	409a      	lsls	r2, r3
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	4013      	ands	r3, r2
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d012      	beq.n	8006d4e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	695b      	ldr	r3, [r3, #20]
 8006d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d00b      	beq.n	8006d4e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d3a:	2201      	movs	r2, #1
 8006d3c:	409a      	lsls	r2, r3
 8006d3e:	693b      	ldr	r3, [r7, #16]
 8006d40:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d46:	f043 0202 	orr.w	r2, r3, #2
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d52:	2204      	movs	r2, #4
 8006d54:	409a      	lsls	r2, r3
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	4013      	ands	r3, r2
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d012      	beq.n	8006d84 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f003 0302 	and.w	r3, r3, #2
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d00b      	beq.n	8006d84 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d70:	2204      	movs	r2, #4
 8006d72:	409a      	lsls	r2, r3
 8006d74:	693b      	ldr	r3, [r7, #16]
 8006d76:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d7c:	f043 0204 	orr.w	r2, r3, #4
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006d88:	2210      	movs	r2, #16
 8006d8a:	409a      	lsls	r2, r3
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	4013      	ands	r3, r2
 8006d90:	2b00      	cmp	r3, #0
 8006d92:	d043      	beq.n	8006e1c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f003 0308 	and.w	r3, r3, #8
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d03c      	beq.n	8006e1c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006da6:	2210      	movs	r2, #16
 8006da8:	409a      	lsls	r2, r3
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d018      	beq.n	8006dee <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d108      	bne.n	8006ddc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d024      	beq.n	8006e1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	4798      	blx	r3
 8006dda:	e01f      	b.n	8006e1c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d01b      	beq.n	8006e1c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	4798      	blx	r3
 8006dec:	e016      	b.n	8006e1c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d107      	bne.n	8006e0c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f022 0208 	bic.w	r2, r2, #8
 8006e0a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d003      	beq.n	8006e1c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e20:	2220      	movs	r2, #32
 8006e22:	409a      	lsls	r2, r3
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	4013      	ands	r3, r2
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	f000 808f 	beq.w	8006f4c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f003 0310 	and.w	r3, r3, #16
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	f000 8087 	beq.w	8006f4c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e42:	2220      	movs	r2, #32
 8006e44:	409a      	lsls	r2, r3
 8006e46:	693b      	ldr	r3, [r7, #16]
 8006e48:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e50:	b2db      	uxtb	r3, r3
 8006e52:	2b05      	cmp	r3, #5
 8006e54:	d136      	bne.n	8006ec4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f022 0216 	bic.w	r2, r2, #22
 8006e64:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	695a      	ldr	r2, [r3, #20]
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006e74:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d103      	bne.n	8006e86 <HAL_DMA_IRQHandler+0x1da>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d007      	beq.n	8006e96 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	681b      	ldr	r3, [r3, #0]
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f022 0208 	bic.w	r2, r2, #8
 8006e94:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006e9a:	223f      	movs	r2, #63	; 0x3f
 8006e9c:	409a      	lsls	r2, r3
 8006e9e:	693b      	ldr	r3, [r7, #16]
 8006ea0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2201      	movs	r2, #1
 8006ea6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d07e      	beq.n	8006fb8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	4798      	blx	r3
        }
        return;
 8006ec2:	e079      	b.n	8006fb8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d01d      	beq.n	8006f0e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d10d      	bne.n	8006efc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d031      	beq.n	8006f4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006eec:	6878      	ldr	r0, [r7, #4]
 8006eee:	4798      	blx	r3
 8006ef0:	e02c      	b.n	8006f4c <HAL_DMA_IRQHandler+0x2a0>
 8006ef2:	bf00      	nop
 8006ef4:	20000004 	.word	0x20000004
 8006ef8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d023      	beq.n	8006f4c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	4798      	blx	r3
 8006f0c:	e01e      	b.n	8006f4c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d10f      	bne.n	8006f3c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	681a      	ldr	r2, [r3, #0]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f022 0210 	bic.w	r2, r2, #16
 8006f2a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	2201      	movs	r2, #1
 8006f30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2200      	movs	r2, #0
 8006f38:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d003      	beq.n	8006f4c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	d032      	beq.n	8006fba <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f58:	f003 0301 	and.w	r3, r3, #1
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d022      	beq.n	8006fa6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2205      	movs	r2, #5
 8006f64:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f022 0201 	bic.w	r2, r2, #1
 8006f76:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	3301      	adds	r3, #1
 8006f7c:	60bb      	str	r3, [r7, #8]
 8006f7e:	697a      	ldr	r2, [r7, #20]
 8006f80:	429a      	cmp	r2, r3
 8006f82:	d307      	bcc.n	8006f94 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f003 0301 	and.w	r3, r3, #1
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1f2      	bne.n	8006f78 <HAL_DMA_IRQHandler+0x2cc>
 8006f92:	e000      	b.n	8006f96 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006f94:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	2201      	movs	r2, #1
 8006f9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d005      	beq.n	8006fba <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	4798      	blx	r3
 8006fb6:	e000      	b.n	8006fba <HAL_DMA_IRQHandler+0x30e>
        return;
 8006fb8:	bf00      	nop
    }
  }
}
 8006fba:	3718      	adds	r7, #24
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd80      	pop	{r7, pc}

08006fc0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b085      	sub	sp, #20
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	60f8      	str	r0, [r7, #12]
 8006fc8:	60b9      	str	r1, [r7, #8]
 8006fca:	607a      	str	r2, [r7, #4]
 8006fcc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	681a      	ldr	r2, [r3, #0]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006fdc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	683a      	ldr	r2, [r7, #0]
 8006fe4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006fe6:	68fb      	ldr	r3, [r7, #12]
 8006fe8:	689b      	ldr	r3, [r3, #8]
 8006fea:	2b40      	cmp	r3, #64	; 0x40
 8006fec:	d108      	bne.n	8007000 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	68ba      	ldr	r2, [r7, #8]
 8006ffc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006ffe:	e007      	b.n	8007010 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68ba      	ldr	r2, [r7, #8]
 8007006:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	687a      	ldr	r2, [r7, #4]
 800700e:	60da      	str	r2, [r3, #12]
}
 8007010:	bf00      	nop
 8007012:	3714      	adds	r7, #20
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800701c:	b480      	push	{r7}
 800701e:	b085      	sub	sp, #20
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	b2db      	uxtb	r3, r3
 800702a:	3b10      	subs	r3, #16
 800702c:	4a14      	ldr	r2, [pc, #80]	; (8007080 <DMA_CalcBaseAndBitshift+0x64>)
 800702e:	fba2 2303 	umull	r2, r3, r2, r3
 8007032:	091b      	lsrs	r3, r3, #4
 8007034:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8007036:	4a13      	ldr	r2, [pc, #76]	; (8007084 <DMA_CalcBaseAndBitshift+0x68>)
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	4413      	add	r3, r2
 800703c:	781b      	ldrb	r3, [r3, #0]
 800703e:	461a      	mov	r2, r3
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2b03      	cmp	r3, #3
 8007048:	d909      	bls.n	800705e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007052:	f023 0303 	bic.w	r3, r3, #3
 8007056:	1d1a      	adds	r2, r3, #4
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	659a      	str	r2, [r3, #88]	; 0x58
 800705c:	e007      	b.n	800706e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007066:	f023 0303 	bic.w	r3, r3, #3
 800706a:	687a      	ldr	r2, [r7, #4]
 800706c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007072:	4618      	mov	r0, r3
 8007074:	3714      	adds	r7, #20
 8007076:	46bd      	mov	sp, r7
 8007078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707c:	4770      	bx	lr
 800707e:	bf00      	nop
 8007080:	aaaaaaab 	.word	0xaaaaaaab
 8007084:	0800d410 	.word	0x0800d410

08007088 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8007088:	b480      	push	{r7}
 800708a:	b085      	sub	sp, #20
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007090:	2300      	movs	r3, #0
 8007092:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007098:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	699b      	ldr	r3, [r3, #24]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d11f      	bne.n	80070e2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80070a2:	68bb      	ldr	r3, [r7, #8]
 80070a4:	2b03      	cmp	r3, #3
 80070a6:	d856      	bhi.n	8007156 <DMA_CheckFifoParam+0xce>
 80070a8:	a201      	add	r2, pc, #4	; (adr r2, 80070b0 <DMA_CheckFifoParam+0x28>)
 80070aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ae:	bf00      	nop
 80070b0:	080070c1 	.word	0x080070c1
 80070b4:	080070d3 	.word	0x080070d3
 80070b8:	080070c1 	.word	0x080070c1
 80070bc:	08007157 	.word	0x08007157
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070c4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d046      	beq.n	800715a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80070cc:	2301      	movs	r3, #1
 80070ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070d0:	e043      	b.n	800715a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070d6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80070da:	d140      	bne.n	800715e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80070dc:	2301      	movs	r3, #1
 80070de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070e0:	e03d      	b.n	800715e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	699b      	ldr	r3, [r3, #24]
 80070e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80070ea:	d121      	bne.n	8007130 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	2b03      	cmp	r3, #3
 80070f0:	d837      	bhi.n	8007162 <DMA_CheckFifoParam+0xda>
 80070f2:	a201      	add	r2, pc, #4	; (adr r2, 80070f8 <DMA_CheckFifoParam+0x70>)
 80070f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070f8:	08007109 	.word	0x08007109
 80070fc:	0800710f 	.word	0x0800710f
 8007100:	08007109 	.word	0x08007109
 8007104:	08007121 	.word	0x08007121
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8007108:	2301      	movs	r3, #1
 800710a:	73fb      	strb	r3, [r7, #15]
      break;
 800710c:	e030      	b.n	8007170 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007112:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007116:	2b00      	cmp	r3, #0
 8007118:	d025      	beq.n	8007166 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800711a:	2301      	movs	r3, #1
 800711c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800711e:	e022      	b.n	8007166 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007124:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8007128:	d11f      	bne.n	800716a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800712a:	2301      	movs	r3, #1
 800712c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800712e:	e01c      	b.n	800716a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007130:	68bb      	ldr	r3, [r7, #8]
 8007132:	2b02      	cmp	r3, #2
 8007134:	d903      	bls.n	800713e <DMA_CheckFifoParam+0xb6>
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	2b03      	cmp	r3, #3
 800713a:	d003      	beq.n	8007144 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800713c:	e018      	b.n	8007170 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	73fb      	strb	r3, [r7, #15]
      break;
 8007142:	e015      	b.n	8007170 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007148:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800714c:	2b00      	cmp	r3, #0
 800714e:	d00e      	beq.n	800716e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8007150:	2301      	movs	r3, #1
 8007152:	73fb      	strb	r3, [r7, #15]
      break;
 8007154:	e00b      	b.n	800716e <DMA_CheckFifoParam+0xe6>
      break;
 8007156:	bf00      	nop
 8007158:	e00a      	b.n	8007170 <DMA_CheckFifoParam+0xe8>
      break;
 800715a:	bf00      	nop
 800715c:	e008      	b.n	8007170 <DMA_CheckFifoParam+0xe8>
      break;
 800715e:	bf00      	nop
 8007160:	e006      	b.n	8007170 <DMA_CheckFifoParam+0xe8>
      break;
 8007162:	bf00      	nop
 8007164:	e004      	b.n	8007170 <DMA_CheckFifoParam+0xe8>
      break;
 8007166:	bf00      	nop
 8007168:	e002      	b.n	8007170 <DMA_CheckFifoParam+0xe8>
      break;   
 800716a:	bf00      	nop
 800716c:	e000      	b.n	8007170 <DMA_CheckFifoParam+0xe8>
      break;
 800716e:	bf00      	nop
    }
  } 
  
  return status; 
 8007170:	7bfb      	ldrb	r3, [r7, #15]
}
 8007172:	4618      	mov	r0, r3
 8007174:	3714      	adds	r7, #20
 8007176:	46bd      	mov	sp, r7
 8007178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717c:	4770      	bx	lr
 800717e:	bf00      	nop

08007180 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b084      	sub	sp, #16
 8007184:	af00      	add	r7, sp, #0
 8007186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d101      	bne.n	8007192 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	e06c      	b.n	800726c <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007198:	2b00      	cmp	r3, #0
 800719a:	d106      	bne.n	80071aa <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2223      	movs	r2, #35	; 0x23
 80071a0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 80071a4:	6878      	ldr	r0, [r7, #4]
 80071a6:	f7fd fe89 	bl	8004ebc <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071aa:	2300      	movs	r3, #0
 80071ac:	60bb      	str	r3, [r7, #8]
 80071ae:	4b31      	ldr	r3, [pc, #196]	; (8007274 <HAL_ETH_Init+0xf4>)
 80071b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071b2:	4a30      	ldr	r2, [pc, #192]	; (8007274 <HAL_ETH_Init+0xf4>)
 80071b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80071b8:	6453      	str	r3, [r2, #68]	; 0x44
 80071ba:	4b2e      	ldr	r3, [pc, #184]	; (8007274 <HAL_ETH_Init+0xf4>)
 80071bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80071c2:	60bb      	str	r3, [r7, #8]
 80071c4:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80071c6:	4b2c      	ldr	r3, [pc, #176]	; (8007278 <HAL_ETH_Init+0xf8>)
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	4a2b      	ldr	r2, [pc, #172]	; (8007278 <HAL_ETH_Init+0xf8>)
 80071cc:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80071d0:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80071d2:	4b29      	ldr	r3, [pc, #164]	; (8007278 <HAL_ETH_Init+0xf8>)
 80071d4:	685a      	ldr	r2, [r3, #4]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	4927      	ldr	r1, [pc, #156]	; (8007278 <HAL_ETH_Init+0xf8>)
 80071dc:	4313      	orrs	r3, r2
 80071de:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80071e0:	4b25      	ldr	r3, [pc, #148]	; (8007278 <HAL_ETH_Init+0xf8>)
 80071e2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	687a      	ldr	r2, [r7, #4]
 80071f0:	6812      	ldr	r2, [r2, #0]
 80071f2:	f043 0301 	orr.w	r3, r3, #1
 80071f6:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80071fa:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80071fc:	f7fe fe5a 	bl	8005eb4 <HAL_GetTick>
 8007200:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007202:	e011      	b.n	8007228 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8007204:	f7fe fe56 	bl	8005eb4 <HAL_GetTick>
 8007208:	4602      	mov	r2, r0
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	1ad3      	subs	r3, r2, r3
 800720e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007212:	d909      	bls.n	8007228 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2204      	movs	r2, #4
 8007218:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	22e0      	movs	r2, #224	; 0xe0
 8007220:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8007224:	2301      	movs	r3, #1
 8007226:	e021      	b.n	800726c <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	2b00      	cmp	r3, #0
 8007238:	d1e4      	bne.n	8007204 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800723a:	6878      	ldr	r0, [r7, #4]
 800723c:	f000 f958 	bl	80074f0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f000 f9ff 	bl	8007644 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f000 fa55 	bl	80076f6 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	685b      	ldr	r3, [r3, #4]
 8007250:	461a      	mov	r2, r3
 8007252:	2100      	movs	r1, #0
 8007254:	6878      	ldr	r0, [r7, #4]
 8007256:	f000 f9bd 	bl	80075d4 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	2200      	movs	r2, #0
 800725e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	2210      	movs	r2, #16
 8007266:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800726a:	2300      	movs	r3, #0
}
 800726c:	4618      	mov	r0, r3
 800726e:	3710      	adds	r7, #16
 8007270:	46bd      	mov	sp, r7
 8007272:	bd80      	pop	{r7, pc}
 8007274:	40023800 	.word	0x40023800
 8007278:	40013800 	.word	0x40013800

0800727c <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b084      	sub	sp, #16
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
 8007284:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	4b51      	ldr	r3, [pc, #324]	; (80073d8 <ETH_SetMACConfig+0x15c>)
 8007292:	4013      	ands	r3, r2
 8007294:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8007296:	683b      	ldr	r3, [r7, #0]
 8007298:	7c1b      	ldrb	r3, [r3, #16]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d102      	bne.n	80072a4 <ETH_SetMACConfig+0x28>
 800729e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80072a2:	e000      	b.n	80072a6 <ETH_SetMACConfig+0x2a>
 80072a4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	7c5b      	ldrb	r3, [r3, #17]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d102      	bne.n	80072b4 <ETH_SetMACConfig+0x38>
 80072ae:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80072b2:	e000      	b.n	80072b6 <ETH_SetMACConfig+0x3a>
 80072b4:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80072b6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80072bc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	7fdb      	ldrb	r3, [r3, #31]
 80072c2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80072c4:	431a      	orrs	r2, r3
                        macconf->Speed |
 80072c6:	683b      	ldr	r3, [r7, #0]
 80072c8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80072ca:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80072cc:	683a      	ldr	r2, [r7, #0]
 80072ce:	7f92      	ldrb	r2, [r2, #30]
 80072d0:	2a00      	cmp	r2, #0
 80072d2:	d102      	bne.n	80072da <ETH_SetMACConfig+0x5e>
 80072d4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80072d8:	e000      	b.n	80072dc <ETH_SetMACConfig+0x60>
 80072da:	2200      	movs	r2, #0
                        macconf->Speed |
 80072dc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	7f1b      	ldrb	r3, [r3, #28]
 80072e2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80072e4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80072e6:	683b      	ldr	r3, [r7, #0]
 80072e8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80072ea:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	791b      	ldrb	r3, [r3, #4]
 80072f0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80072f2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80072f4:	683a      	ldr	r2, [r7, #0]
 80072f6:	f892 2020 	ldrb.w	r2, [r2, #32]
 80072fa:	2a00      	cmp	r2, #0
 80072fc:	d102      	bne.n	8007304 <ETH_SetMACConfig+0x88>
 80072fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007302:	e000      	b.n	8007306 <ETH_SetMACConfig+0x8a>
 8007304:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8007306:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	7bdb      	ldrb	r3, [r3, #15]
 800730c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 800730e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8007310:	683b      	ldr	r3, [r7, #0]
 8007312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8007314:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800731c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800731e:	4313      	orrs	r3, r2
 8007320:	68fa      	ldr	r2, [r7, #12]
 8007322:	4313      	orrs	r3, r2
 8007324:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	68fa      	ldr	r2, [r7, #12]
 800732c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007336:	2001      	movs	r0, #1
 8007338:	f7fe fdc8 	bl	8005ecc <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	68fa      	ldr	r2, [r7, #12]
 8007342:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	699b      	ldr	r3, [r3, #24]
 800734a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800734c:	68fa      	ldr	r2, [r7, #12]
 800734e:	f64f 7341 	movw	r3, #65345	; 0xff41
 8007352:	4013      	ands	r3, r2
 8007354:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800735a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800735c:	683a      	ldr	r2, [r7, #0]
 800735e:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8007362:	2a00      	cmp	r2, #0
 8007364:	d101      	bne.n	800736a <ETH_SetMACConfig+0xee>
 8007366:	2280      	movs	r2, #128	; 0x80
 8007368:	e000      	b.n	800736c <ETH_SetMACConfig+0xf0>
 800736a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800736c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8007372:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007374:	683a      	ldr	r2, [r7, #0]
 8007376:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800737a:	2a01      	cmp	r2, #1
 800737c:	d101      	bne.n	8007382 <ETH_SetMACConfig+0x106>
 800737e:	2208      	movs	r2, #8
 8007380:	e000      	b.n	8007384 <ETH_SetMACConfig+0x108>
 8007382:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8007384:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8007386:	683a      	ldr	r2, [r7, #0]
 8007388:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 800738c:	2a01      	cmp	r2, #1
 800738e:	d101      	bne.n	8007394 <ETH_SetMACConfig+0x118>
 8007390:	2204      	movs	r2, #4
 8007392:	e000      	b.n	8007396 <ETH_SetMACConfig+0x11a>
 8007394:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8007396:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8007398:	683a      	ldr	r2, [r7, #0]
 800739a:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 800739e:	2a01      	cmp	r2, #1
 80073a0:	d101      	bne.n	80073a6 <ETH_SetMACConfig+0x12a>
 80073a2:	2202      	movs	r2, #2
 80073a4:	e000      	b.n	80073a8 <ETH_SetMACConfig+0x12c>
 80073a6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80073a8:	4313      	orrs	r3, r2
 80073aa:	68fa      	ldr	r2, [r7, #12]
 80073ac:	4313      	orrs	r3, r2
 80073ae:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	68fa      	ldr	r2, [r7, #12]
 80073b6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	699b      	ldr	r3, [r3, #24]
 80073be:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80073c0:	2001      	movs	r0, #1
 80073c2:	f7fe fd83 	bl	8005ecc <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	68fa      	ldr	r2, [r7, #12]
 80073cc:	619a      	str	r2, [r3, #24]
}
 80073ce:	bf00      	nop
 80073d0:	3710      	adds	r7, #16
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	ff20810f 	.word	0xff20810f

080073dc <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80073ee:	699b      	ldr	r3, [r3, #24]
 80073f0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	4b3d      	ldr	r3, [pc, #244]	; (80074ec <ETH_SetDMAConfig+0x110>)
 80073f6:	4013      	ands	r3, r2
 80073f8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	7b1b      	ldrb	r3, [r3, #12]
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d102      	bne.n	8007408 <ETH_SetDMAConfig+0x2c>
 8007402:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8007406:	e000      	b.n	800740a <ETH_SetDMAConfig+0x2e>
 8007408:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800740a:	683b      	ldr	r3, [r7, #0]
 800740c:	7b5b      	ldrb	r3, [r3, #13]
 800740e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007410:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8007412:	683a      	ldr	r2, [r7, #0]
 8007414:	7f52      	ldrb	r2, [r2, #29]
 8007416:	2a00      	cmp	r2, #0
 8007418:	d102      	bne.n	8007420 <ETH_SetDMAConfig+0x44>
 800741a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800741e:	e000      	b.n	8007422 <ETH_SetDMAConfig+0x46>
 8007420:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8007422:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007424:	683b      	ldr	r3, [r7, #0]
 8007426:	7b9b      	ldrb	r3, [r3, #14]
 8007428:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800742a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8007430:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	7f1b      	ldrb	r3, [r3, #28]
 8007436:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8007438:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800743a:	683b      	ldr	r3, [r7, #0]
 800743c:	7f9b      	ldrb	r3, [r3, #30]
 800743e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8007440:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8007446:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800744e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8007450:	4313      	orrs	r3, r2
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	4313      	orrs	r3, r2
 8007456:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007460:	461a      	mov	r2, r3
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800746e:	699b      	ldr	r3, [r3, #24]
 8007470:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8007472:	2001      	movs	r0, #1
 8007474:	f7fe fd2a 	bl	8005ecc <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007480:	461a      	mov	r2, r3
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	791b      	ldrb	r3, [r3, #4]
 800748a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800748c:	683b      	ldr	r3, [r7, #0]
 800748e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8007490:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8007496:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800749c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80074a4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 80074a6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80074a8:	683b      	ldr	r3, [r7, #0]
 80074aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074ac:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80074ae:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80074b4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80074b6:	687a      	ldr	r2, [r7, #4]
 80074b8:	6812      	ldr	r2, [r2, #0]
 80074ba:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80074be:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80074c2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80074d0:	2001      	movs	r0, #1
 80074d2:	f7fe fcfb 	bl	8005ecc <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80074de:	461a      	mov	r2, r3
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	6013      	str	r3, [r2, #0]
}
 80074e4:	bf00      	nop
 80074e6:	3710      	adds	r7, #16
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	f8de3f23 	.word	0xf8de3f23

080074f0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b0a6      	sub	sp, #152	; 0x98
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80074f8:	2301      	movs	r3, #1
 80074fa:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80074fe:	2301      	movs	r3, #1
 8007500:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8007504:	2300      	movs	r3, #0
 8007506:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007508:	2300      	movs	r3, #0
 800750a:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800750e:	2301      	movs	r3, #1
 8007510:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8007514:	2300      	movs	r3, #0
 8007516:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800751a:	2301      	movs	r3, #1
 800751c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8007520:	2300      	movs	r3, #0
 8007522:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 8007526:	2300      	movs	r3, #0
 8007528:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800752c:	2300      	movs	r3, #0
 800752e:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8007530:	2300      	movs	r3, #0
 8007532:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 8007536:	2300      	movs	r3, #0
 8007538:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800753a:	2300      	movs	r3, #0
 800753c:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007540:	2300      	movs	r3, #0
 8007542:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007546:	2300      	movs	r3, #0
 8007548:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 800754c:	2300      	movs	r3, #0
 800754e:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007552:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007556:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8007558:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800755c:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 800755e:	2300      	movs	r3, #0
 8007560:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8007564:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007568:	4619      	mov	r1, r3
 800756a:	6878      	ldr	r0, [r7, #4]
 800756c:	f7ff fe86 	bl	800727c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8007570:	2301      	movs	r3, #1
 8007572:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8007574:	2301      	movs	r3, #1
 8007576:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8007578:	2301      	movs	r3, #1
 800757a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 800757e:	2301      	movs	r3, #1
 8007580:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8007582:	2300      	movs	r3, #0
 8007584:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8007586:	2300      	movs	r3, #0
 8007588:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 800758c:	2300      	movs	r3, #0
 800758e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8007592:	2300      	movs	r3, #0
 8007594:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8007596:	2301      	movs	r3, #1
 8007598:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 800759c:	2301      	movs	r3, #1
 800759e:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80075a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80075a4:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80075a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80075aa:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80075ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80075b0:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80075b2:	2301      	movs	r3, #1
 80075b4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80075b8:	2300      	movs	r3, #0
 80075ba:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80075bc:	2300      	movs	r3, #0
 80075be:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80075c0:	f107 0308 	add.w	r3, r7, #8
 80075c4:	4619      	mov	r1, r3
 80075c6:	6878      	ldr	r0, [r7, #4]
 80075c8:	f7ff ff08 	bl	80073dc <ETH_SetDMAConfig>
}
 80075cc:	bf00      	nop
 80075ce:	3798      	adds	r7, #152	; 0x98
 80075d0:	46bd      	mov	sp, r7
 80075d2:	bd80      	pop	{r7, pc}

080075d4 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b087      	sub	sp, #28
 80075d8:	af00      	add	r7, sp, #0
 80075da:	60f8      	str	r0, [r7, #12]
 80075dc:	60b9      	str	r1, [r7, #8]
 80075de:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	3305      	adds	r3, #5
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	021b      	lsls	r3, r3, #8
 80075e8:	687a      	ldr	r2, [r7, #4]
 80075ea:	3204      	adds	r2, #4
 80075ec:	7812      	ldrb	r2, [r2, #0]
 80075ee:	4313      	orrs	r3, r2
 80075f0:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80075f2:	68ba      	ldr	r2, [r7, #8]
 80075f4:	4b11      	ldr	r3, [pc, #68]	; (800763c <ETH_MACAddressConfig+0x68>)
 80075f6:	4413      	add	r3, r2
 80075f8:	461a      	mov	r2, r3
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	3303      	adds	r3, #3
 8007602:	781b      	ldrb	r3, [r3, #0]
 8007604:	061a      	lsls	r2, r3, #24
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	3302      	adds	r3, #2
 800760a:	781b      	ldrb	r3, [r3, #0]
 800760c:	041b      	lsls	r3, r3, #16
 800760e:	431a      	orrs	r2, r3
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	3301      	adds	r3, #1
 8007614:	781b      	ldrb	r3, [r3, #0]
 8007616:	021b      	lsls	r3, r3, #8
 8007618:	4313      	orrs	r3, r2
 800761a:	687a      	ldr	r2, [r7, #4]
 800761c:	7812      	ldrb	r2, [r2, #0]
 800761e:	4313      	orrs	r3, r2
 8007620:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8007622:	68ba      	ldr	r2, [r7, #8]
 8007624:	4b06      	ldr	r3, [pc, #24]	; (8007640 <ETH_MACAddressConfig+0x6c>)
 8007626:	4413      	add	r3, r2
 8007628:	461a      	mov	r2, r3
 800762a:	697b      	ldr	r3, [r7, #20]
 800762c:	6013      	str	r3, [r2, #0]
}
 800762e:	bf00      	nop
 8007630:	371c      	adds	r7, #28
 8007632:	46bd      	mov	sp, r7
 8007634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007638:	4770      	bx	lr
 800763a:	bf00      	nop
 800763c:	40028040 	.word	0x40028040
 8007640:	40028044 	.word	0x40028044

08007644 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8007644:	b480      	push	{r7}
 8007646:	b085      	sub	sp, #20
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 800764c:	2300      	movs	r3, #0
 800764e:	60fb      	str	r3, [r7, #12]
 8007650:	e03e      	b.n	80076d0 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	68d9      	ldr	r1, [r3, #12]
 8007656:	68fa      	ldr	r2, [r7, #12]
 8007658:	4613      	mov	r3, r2
 800765a:	009b      	lsls	r3, r3, #2
 800765c:	4413      	add	r3, r2
 800765e:	00db      	lsls	r3, r3, #3
 8007660:	440b      	add	r3, r1
 8007662:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	2200      	movs	r2, #0
 8007668:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800766a:	68bb      	ldr	r3, [r7, #8]
 800766c:	2200      	movs	r2, #0
 800766e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	2200      	movs	r2, #0
 8007674:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	2200      	movs	r2, #0
 800767a:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 800767c:	68b9      	ldr	r1, [r7, #8]
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	68fa      	ldr	r2, [r7, #12]
 8007682:	3206      	adds	r2, #6
 8007684:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	2b02      	cmp	r3, #2
 8007698:	d80c      	bhi.n	80076b4 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	68d9      	ldr	r1, [r3, #12]
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	1c5a      	adds	r2, r3, #1
 80076a2:	4613      	mov	r3, r2
 80076a4:	009b      	lsls	r3, r3, #2
 80076a6:	4413      	add	r3, r2
 80076a8:	00db      	lsls	r3, r3, #3
 80076aa:	440b      	add	r3, r1
 80076ac:	461a      	mov	r2, r3
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	60da      	str	r2, [r3, #12]
 80076b2:	e004      	b.n	80076be <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	68db      	ldr	r3, [r3, #12]
 80076b8:	461a      	mov	r2, r3
 80076ba:	68bb      	ldr	r3, [r7, #8]
 80076bc:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	3301      	adds	r3, #1
 80076ce:	60fb      	str	r3, [r7, #12]
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2b03      	cmp	r3, #3
 80076d4:	d9bd      	bls.n	8007652 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2200      	movs	r2, #0
 80076da:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	68da      	ldr	r2, [r3, #12]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80076e8:	611a      	str	r2, [r3, #16]
}
 80076ea:	bf00      	nop
 80076ec:	3714      	adds	r7, #20
 80076ee:	46bd      	mov	sp, r7
 80076f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f4:	4770      	bx	lr

080076f6 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80076f6:	b480      	push	{r7}
 80076f8:	b085      	sub	sp, #20
 80076fa:	af00      	add	r7, sp, #0
 80076fc:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80076fe:	2300      	movs	r3, #0
 8007700:	60fb      	str	r3, [r7, #12]
 8007702:	e046      	b.n	8007792 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6919      	ldr	r1, [r3, #16]
 8007708:	68fa      	ldr	r2, [r7, #12]
 800770a:	4613      	mov	r3, r2
 800770c:	009b      	lsls	r3, r3, #2
 800770e:	4413      	add	r3, r2
 8007710:	00db      	lsls	r3, r3, #3
 8007712:	440b      	add	r3, r1
 8007714:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	2200      	movs	r2, #0
 800771a:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	2200      	movs	r2, #0
 8007720:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8007722:	68bb      	ldr	r3, [r7, #8]
 8007724:	2200      	movs	r2, #0
 8007726:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	2200      	movs	r2, #0
 800772c:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 800772e:	68bb      	ldr	r3, [r7, #8]
 8007730:	2200      	movs	r2, #0
 8007732:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8007734:	68bb      	ldr	r3, [r7, #8]
 8007736:	2200      	movs	r2, #0
 8007738:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007740:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	f244 52f8 	movw	r2, #17912	; 0x45f8
 8007748:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800774a:	68bb      	ldr	r3, [r7, #8]
 800774c:	685b      	ldr	r3, [r3, #4]
 800774e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8007752:	68bb      	ldr	r3, [r7, #8]
 8007754:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007756:	68b9      	ldr	r1, [r7, #8]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	68fa      	ldr	r2, [r7, #12]
 800775c:	3212      	adds	r2, #18
 800775e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	2b02      	cmp	r3, #2
 8007766:	d80c      	bhi.n	8007782 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	6919      	ldr	r1, [r3, #16]
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	1c5a      	adds	r2, r3, #1
 8007770:	4613      	mov	r3, r2
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	4413      	add	r3, r2
 8007776:	00db      	lsls	r3, r3, #3
 8007778:	440b      	add	r3, r1
 800777a:	461a      	mov	r2, r3
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	60da      	str	r2, [r3, #12]
 8007780:	e004      	b.n	800778c <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	461a      	mov	r2, r3
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	3301      	adds	r3, #1
 8007790:	60fb      	str	r3, [r7, #12]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2b03      	cmp	r3, #3
 8007796:	d9b5      	bls.n	8007704 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2200      	movs	r2, #0
 80077a8:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2200      	movs	r2, #0
 80077ae:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2200      	movs	r2, #0
 80077b4:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	691a      	ldr	r2, [r3, #16]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077c2:	60da      	str	r2, [r3, #12]
}
 80077c4:	bf00      	nop
 80077c6:	3714      	adds	r7, #20
 80077c8:	46bd      	mov	sp, r7
 80077ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ce:	4770      	bx	lr

080077d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80077d0:	b480      	push	{r7}
 80077d2:	b089      	sub	sp, #36	; 0x24
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6078      	str	r0, [r7, #4]
 80077d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80077da:	2300      	movs	r3, #0
 80077dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80077de:	2300      	movs	r3, #0
 80077e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80077e2:	2300      	movs	r3, #0
 80077e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80077e6:	2300      	movs	r3, #0
 80077e8:	61fb      	str	r3, [r7, #28]
 80077ea:	e177      	b.n	8007adc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80077ec:	2201      	movs	r2, #1
 80077ee:	69fb      	ldr	r3, [r7, #28]
 80077f0:	fa02 f303 	lsl.w	r3, r2, r3
 80077f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	697a      	ldr	r2, [r7, #20]
 80077fc:	4013      	ands	r3, r2
 80077fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007800:	693a      	ldr	r2, [r7, #16]
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	429a      	cmp	r2, r3
 8007806:	f040 8166 	bne.w	8007ad6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800780a:	683b      	ldr	r3, [r7, #0]
 800780c:	685b      	ldr	r3, [r3, #4]
 800780e:	f003 0303 	and.w	r3, r3, #3
 8007812:	2b01      	cmp	r3, #1
 8007814:	d005      	beq.n	8007822 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007816:	683b      	ldr	r3, [r7, #0]
 8007818:	685b      	ldr	r3, [r3, #4]
 800781a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800781e:	2b02      	cmp	r3, #2
 8007820:	d130      	bne.n	8007884 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	689b      	ldr	r3, [r3, #8]
 8007826:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007828:	69fb      	ldr	r3, [r7, #28]
 800782a:	005b      	lsls	r3, r3, #1
 800782c:	2203      	movs	r2, #3
 800782e:	fa02 f303 	lsl.w	r3, r2, r3
 8007832:	43db      	mvns	r3, r3
 8007834:	69ba      	ldr	r2, [r7, #24]
 8007836:	4013      	ands	r3, r2
 8007838:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	68da      	ldr	r2, [r3, #12]
 800783e:	69fb      	ldr	r3, [r7, #28]
 8007840:	005b      	lsls	r3, r3, #1
 8007842:	fa02 f303 	lsl.w	r3, r2, r3
 8007846:	69ba      	ldr	r2, [r7, #24]
 8007848:	4313      	orrs	r3, r2
 800784a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	69ba      	ldr	r2, [r7, #24]
 8007850:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	685b      	ldr	r3, [r3, #4]
 8007856:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007858:	2201      	movs	r2, #1
 800785a:	69fb      	ldr	r3, [r7, #28]
 800785c:	fa02 f303 	lsl.w	r3, r2, r3
 8007860:	43db      	mvns	r3, r3
 8007862:	69ba      	ldr	r2, [r7, #24]
 8007864:	4013      	ands	r3, r2
 8007866:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007868:	683b      	ldr	r3, [r7, #0]
 800786a:	685b      	ldr	r3, [r3, #4]
 800786c:	091b      	lsrs	r3, r3, #4
 800786e:	f003 0201 	and.w	r2, r3, #1
 8007872:	69fb      	ldr	r3, [r7, #28]
 8007874:	fa02 f303 	lsl.w	r3, r2, r3
 8007878:	69ba      	ldr	r2, [r7, #24]
 800787a:	4313      	orrs	r3, r2
 800787c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	69ba      	ldr	r2, [r7, #24]
 8007882:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	f003 0303 	and.w	r3, r3, #3
 800788c:	2b03      	cmp	r3, #3
 800788e:	d017      	beq.n	80078c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007896:	69fb      	ldr	r3, [r7, #28]
 8007898:	005b      	lsls	r3, r3, #1
 800789a:	2203      	movs	r2, #3
 800789c:	fa02 f303 	lsl.w	r3, r2, r3
 80078a0:	43db      	mvns	r3, r3
 80078a2:	69ba      	ldr	r2, [r7, #24]
 80078a4:	4013      	ands	r3, r2
 80078a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	689a      	ldr	r2, [r3, #8]
 80078ac:	69fb      	ldr	r3, [r7, #28]
 80078ae:	005b      	lsls	r3, r3, #1
 80078b0:	fa02 f303 	lsl.w	r3, r2, r3
 80078b4:	69ba      	ldr	r2, [r7, #24]
 80078b6:	4313      	orrs	r3, r2
 80078b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	69ba      	ldr	r2, [r7, #24]
 80078be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80078c0:	683b      	ldr	r3, [r7, #0]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	f003 0303 	and.w	r3, r3, #3
 80078c8:	2b02      	cmp	r3, #2
 80078ca:	d123      	bne.n	8007914 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80078cc:	69fb      	ldr	r3, [r7, #28]
 80078ce:	08da      	lsrs	r2, r3, #3
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	3208      	adds	r2, #8
 80078d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80078da:	69fb      	ldr	r3, [r7, #28]
 80078dc:	f003 0307 	and.w	r3, r3, #7
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	220f      	movs	r2, #15
 80078e4:	fa02 f303 	lsl.w	r3, r2, r3
 80078e8:	43db      	mvns	r3, r3
 80078ea:	69ba      	ldr	r2, [r7, #24]
 80078ec:	4013      	ands	r3, r2
 80078ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	691a      	ldr	r2, [r3, #16]
 80078f4:	69fb      	ldr	r3, [r7, #28]
 80078f6:	f003 0307 	and.w	r3, r3, #7
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	fa02 f303 	lsl.w	r3, r2, r3
 8007900:	69ba      	ldr	r2, [r7, #24]
 8007902:	4313      	orrs	r3, r2
 8007904:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007906:	69fb      	ldr	r3, [r7, #28]
 8007908:	08da      	lsrs	r2, r3, #3
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	3208      	adds	r2, #8
 800790e:	69b9      	ldr	r1, [r7, #24]
 8007910:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800791a:	69fb      	ldr	r3, [r7, #28]
 800791c:	005b      	lsls	r3, r3, #1
 800791e:	2203      	movs	r2, #3
 8007920:	fa02 f303 	lsl.w	r3, r2, r3
 8007924:	43db      	mvns	r3, r3
 8007926:	69ba      	ldr	r2, [r7, #24]
 8007928:	4013      	ands	r3, r2
 800792a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	685b      	ldr	r3, [r3, #4]
 8007930:	f003 0203 	and.w	r2, r3, #3
 8007934:	69fb      	ldr	r3, [r7, #28]
 8007936:	005b      	lsls	r3, r3, #1
 8007938:	fa02 f303 	lsl.w	r3, r2, r3
 800793c:	69ba      	ldr	r2, [r7, #24]
 800793e:	4313      	orrs	r3, r2
 8007940:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	69ba      	ldr	r2, [r7, #24]
 8007946:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007948:	683b      	ldr	r3, [r7, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007950:	2b00      	cmp	r3, #0
 8007952:	f000 80c0 	beq.w	8007ad6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007956:	2300      	movs	r3, #0
 8007958:	60fb      	str	r3, [r7, #12]
 800795a:	4b66      	ldr	r3, [pc, #408]	; (8007af4 <HAL_GPIO_Init+0x324>)
 800795c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800795e:	4a65      	ldr	r2, [pc, #404]	; (8007af4 <HAL_GPIO_Init+0x324>)
 8007960:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007964:	6453      	str	r3, [r2, #68]	; 0x44
 8007966:	4b63      	ldr	r3, [pc, #396]	; (8007af4 <HAL_GPIO_Init+0x324>)
 8007968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800796a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800796e:	60fb      	str	r3, [r7, #12]
 8007970:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007972:	4a61      	ldr	r2, [pc, #388]	; (8007af8 <HAL_GPIO_Init+0x328>)
 8007974:	69fb      	ldr	r3, [r7, #28]
 8007976:	089b      	lsrs	r3, r3, #2
 8007978:	3302      	adds	r3, #2
 800797a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800797e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007980:	69fb      	ldr	r3, [r7, #28]
 8007982:	f003 0303 	and.w	r3, r3, #3
 8007986:	009b      	lsls	r3, r3, #2
 8007988:	220f      	movs	r2, #15
 800798a:	fa02 f303 	lsl.w	r3, r2, r3
 800798e:	43db      	mvns	r3, r3
 8007990:	69ba      	ldr	r2, [r7, #24]
 8007992:	4013      	ands	r3, r2
 8007994:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	4a58      	ldr	r2, [pc, #352]	; (8007afc <HAL_GPIO_Init+0x32c>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d037      	beq.n	8007a0e <HAL_GPIO_Init+0x23e>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4a57      	ldr	r2, [pc, #348]	; (8007b00 <HAL_GPIO_Init+0x330>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d031      	beq.n	8007a0a <HAL_GPIO_Init+0x23a>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	4a56      	ldr	r2, [pc, #344]	; (8007b04 <HAL_GPIO_Init+0x334>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d02b      	beq.n	8007a06 <HAL_GPIO_Init+0x236>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	4a55      	ldr	r2, [pc, #340]	; (8007b08 <HAL_GPIO_Init+0x338>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d025      	beq.n	8007a02 <HAL_GPIO_Init+0x232>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a54      	ldr	r2, [pc, #336]	; (8007b0c <HAL_GPIO_Init+0x33c>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d01f      	beq.n	80079fe <HAL_GPIO_Init+0x22e>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	4a53      	ldr	r2, [pc, #332]	; (8007b10 <HAL_GPIO_Init+0x340>)
 80079c2:	4293      	cmp	r3, r2
 80079c4:	d019      	beq.n	80079fa <HAL_GPIO_Init+0x22a>
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	4a52      	ldr	r2, [pc, #328]	; (8007b14 <HAL_GPIO_Init+0x344>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d013      	beq.n	80079f6 <HAL_GPIO_Init+0x226>
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a51      	ldr	r2, [pc, #324]	; (8007b18 <HAL_GPIO_Init+0x348>)
 80079d2:	4293      	cmp	r3, r2
 80079d4:	d00d      	beq.n	80079f2 <HAL_GPIO_Init+0x222>
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	4a50      	ldr	r2, [pc, #320]	; (8007b1c <HAL_GPIO_Init+0x34c>)
 80079da:	4293      	cmp	r3, r2
 80079dc:	d007      	beq.n	80079ee <HAL_GPIO_Init+0x21e>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	4a4f      	ldr	r2, [pc, #316]	; (8007b20 <HAL_GPIO_Init+0x350>)
 80079e2:	4293      	cmp	r3, r2
 80079e4:	d101      	bne.n	80079ea <HAL_GPIO_Init+0x21a>
 80079e6:	2309      	movs	r3, #9
 80079e8:	e012      	b.n	8007a10 <HAL_GPIO_Init+0x240>
 80079ea:	230a      	movs	r3, #10
 80079ec:	e010      	b.n	8007a10 <HAL_GPIO_Init+0x240>
 80079ee:	2308      	movs	r3, #8
 80079f0:	e00e      	b.n	8007a10 <HAL_GPIO_Init+0x240>
 80079f2:	2307      	movs	r3, #7
 80079f4:	e00c      	b.n	8007a10 <HAL_GPIO_Init+0x240>
 80079f6:	2306      	movs	r3, #6
 80079f8:	e00a      	b.n	8007a10 <HAL_GPIO_Init+0x240>
 80079fa:	2305      	movs	r3, #5
 80079fc:	e008      	b.n	8007a10 <HAL_GPIO_Init+0x240>
 80079fe:	2304      	movs	r3, #4
 8007a00:	e006      	b.n	8007a10 <HAL_GPIO_Init+0x240>
 8007a02:	2303      	movs	r3, #3
 8007a04:	e004      	b.n	8007a10 <HAL_GPIO_Init+0x240>
 8007a06:	2302      	movs	r3, #2
 8007a08:	e002      	b.n	8007a10 <HAL_GPIO_Init+0x240>
 8007a0a:	2301      	movs	r3, #1
 8007a0c:	e000      	b.n	8007a10 <HAL_GPIO_Init+0x240>
 8007a0e:	2300      	movs	r3, #0
 8007a10:	69fa      	ldr	r2, [r7, #28]
 8007a12:	f002 0203 	and.w	r2, r2, #3
 8007a16:	0092      	lsls	r2, r2, #2
 8007a18:	4093      	lsls	r3, r2
 8007a1a:	69ba      	ldr	r2, [r7, #24]
 8007a1c:	4313      	orrs	r3, r2
 8007a1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007a20:	4935      	ldr	r1, [pc, #212]	; (8007af8 <HAL_GPIO_Init+0x328>)
 8007a22:	69fb      	ldr	r3, [r7, #28]
 8007a24:	089b      	lsrs	r3, r3, #2
 8007a26:	3302      	adds	r3, #2
 8007a28:	69ba      	ldr	r2, [r7, #24]
 8007a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007a2e:	4b3d      	ldr	r3, [pc, #244]	; (8007b24 <HAL_GPIO_Init+0x354>)
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a34:	693b      	ldr	r3, [r7, #16]
 8007a36:	43db      	mvns	r3, r3
 8007a38:	69ba      	ldr	r2, [r7, #24]
 8007a3a:	4013      	ands	r3, r2
 8007a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007a3e:	683b      	ldr	r3, [r7, #0]
 8007a40:	685b      	ldr	r3, [r3, #4]
 8007a42:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d003      	beq.n	8007a52 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007a4a:	69ba      	ldr	r2, [r7, #24]
 8007a4c:	693b      	ldr	r3, [r7, #16]
 8007a4e:	4313      	orrs	r3, r2
 8007a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007a52:	4a34      	ldr	r2, [pc, #208]	; (8007b24 <HAL_GPIO_Init+0x354>)
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007a58:	4b32      	ldr	r3, [pc, #200]	; (8007b24 <HAL_GPIO_Init+0x354>)
 8007a5a:	68db      	ldr	r3, [r3, #12]
 8007a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a5e:	693b      	ldr	r3, [r7, #16]
 8007a60:	43db      	mvns	r3, r3
 8007a62:	69ba      	ldr	r2, [r7, #24]
 8007a64:	4013      	ands	r3, r2
 8007a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007a68:	683b      	ldr	r3, [r7, #0]
 8007a6a:	685b      	ldr	r3, [r3, #4]
 8007a6c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d003      	beq.n	8007a7c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007a74:	69ba      	ldr	r2, [r7, #24]
 8007a76:	693b      	ldr	r3, [r7, #16]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007a7c:	4a29      	ldr	r2, [pc, #164]	; (8007b24 <HAL_GPIO_Init+0x354>)
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007a82:	4b28      	ldr	r3, [pc, #160]	; (8007b24 <HAL_GPIO_Init+0x354>)
 8007a84:	685b      	ldr	r3, [r3, #4]
 8007a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	43db      	mvns	r3, r3
 8007a8c:	69ba      	ldr	r2, [r7, #24]
 8007a8e:	4013      	ands	r3, r2
 8007a90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	685b      	ldr	r3, [r3, #4]
 8007a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d003      	beq.n	8007aa6 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007a9e:	69ba      	ldr	r2, [r7, #24]
 8007aa0:	693b      	ldr	r3, [r7, #16]
 8007aa2:	4313      	orrs	r3, r2
 8007aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8007aa6:	4a1f      	ldr	r2, [pc, #124]	; (8007b24 <HAL_GPIO_Init+0x354>)
 8007aa8:	69bb      	ldr	r3, [r7, #24]
 8007aaa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007aac:	4b1d      	ldr	r3, [pc, #116]	; (8007b24 <HAL_GPIO_Init+0x354>)
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	43db      	mvns	r3, r3
 8007ab6:	69ba      	ldr	r2, [r7, #24]
 8007ab8:	4013      	ands	r3, r2
 8007aba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007abc:	683b      	ldr	r3, [r7, #0]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d003      	beq.n	8007ad0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8007ac8:	69ba      	ldr	r2, [r7, #24]
 8007aca:	693b      	ldr	r3, [r7, #16]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007ad0:	4a14      	ldr	r2, [pc, #80]	; (8007b24 <HAL_GPIO_Init+0x354>)
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007ad6:	69fb      	ldr	r3, [r7, #28]
 8007ad8:	3301      	adds	r3, #1
 8007ada:	61fb      	str	r3, [r7, #28]
 8007adc:	69fb      	ldr	r3, [r7, #28]
 8007ade:	2b0f      	cmp	r3, #15
 8007ae0:	f67f ae84 	bls.w	80077ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007ae4:	bf00      	nop
 8007ae6:	bf00      	nop
 8007ae8:	3724      	adds	r7, #36	; 0x24
 8007aea:	46bd      	mov	sp, r7
 8007aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af0:	4770      	bx	lr
 8007af2:	bf00      	nop
 8007af4:	40023800 	.word	0x40023800
 8007af8:	40013800 	.word	0x40013800
 8007afc:	40020000 	.word	0x40020000
 8007b00:	40020400 	.word	0x40020400
 8007b04:	40020800 	.word	0x40020800
 8007b08:	40020c00 	.word	0x40020c00
 8007b0c:	40021000 	.word	0x40021000
 8007b10:	40021400 	.word	0x40021400
 8007b14:	40021800 	.word	0x40021800
 8007b18:	40021c00 	.word	0x40021c00
 8007b1c:	40022000 	.word	0x40022000
 8007b20:	40022400 	.word	0x40022400
 8007b24:	40013c00 	.word	0x40013c00

08007b28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b085      	sub	sp, #20
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	460b      	mov	r3, r1
 8007b32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	691a      	ldr	r2, [r3, #16]
 8007b38:	887b      	ldrh	r3, [r7, #2]
 8007b3a:	4013      	ands	r3, r2
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d002      	beq.n	8007b46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007b40:	2301      	movs	r3, #1
 8007b42:	73fb      	strb	r3, [r7, #15]
 8007b44:	e001      	b.n	8007b4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007b46:	2300      	movs	r3, #0
 8007b48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007b4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3714      	adds	r7, #20
 8007b50:	46bd      	mov	sp, r7
 8007b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b56:	4770      	bx	lr

08007b58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007b58:	b480      	push	{r7}
 8007b5a:	b083      	sub	sp, #12
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	460b      	mov	r3, r1
 8007b62:	807b      	strh	r3, [r7, #2]
 8007b64:	4613      	mov	r3, r2
 8007b66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007b68:	787b      	ldrb	r3, [r7, #1]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d003      	beq.n	8007b76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007b6e:	887a      	ldrh	r2, [r7, #2]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007b74:	e003      	b.n	8007b7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007b76:	887b      	ldrh	r3, [r7, #2]
 8007b78:	041a      	lsls	r2, r3, #16
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	619a      	str	r2, [r3, #24]
}
 8007b7e:	bf00      	nop
 8007b80:	370c      	adds	r7, #12
 8007b82:	46bd      	mov	sp, r7
 8007b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b88:	4770      	bx	lr
	...

08007b8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b082      	sub	sp, #8
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	4603      	mov	r3, r0
 8007b94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007b96:	4b08      	ldr	r3, [pc, #32]	; (8007bb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007b98:	695a      	ldr	r2, [r3, #20]
 8007b9a:	88fb      	ldrh	r3, [r7, #6]
 8007b9c:	4013      	ands	r3, r2
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d006      	beq.n	8007bb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007ba2:	4a05      	ldr	r2, [pc, #20]	; (8007bb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007ba4:	88fb      	ldrh	r3, [r7, #6]
 8007ba6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007ba8:	88fb      	ldrh	r3, [r7, #6]
 8007baa:	4618      	mov	r0, r3
 8007bac:	f7fc fa88 	bl	80040c0 <HAL_GPIO_EXTI_Callback>
  }
}
 8007bb0:	bf00      	nop
 8007bb2:	3708      	adds	r7, #8
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}
 8007bb8:	40013c00 	.word	0x40013c00

08007bbc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b084      	sub	sp, #16
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d101      	bne.n	8007bce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	e12b      	b.n	8007e26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007bd4:	b2db      	uxtb	r3, r3
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d106      	bne.n	8007be8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f7fd fa30 	bl	8005048 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	2224      	movs	r2, #36	; 0x24
 8007bec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	681a      	ldr	r2, [r3, #0]
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	f022 0201 	bic.w	r2, r2, #1
 8007bfe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	681a      	ldr	r2, [r3, #0]
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007c0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	681a      	ldr	r2, [r3, #0]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007c1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8007c20:	f000 ff18 	bl	8008a54 <HAL_RCC_GetPCLK1Freq>
 8007c24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	685b      	ldr	r3, [r3, #4]
 8007c2a:	4a81      	ldr	r2, [pc, #516]	; (8007e30 <HAL_I2C_Init+0x274>)
 8007c2c:	4293      	cmp	r3, r2
 8007c2e:	d807      	bhi.n	8007c40 <HAL_I2C_Init+0x84>
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	4a80      	ldr	r2, [pc, #512]	; (8007e34 <HAL_I2C_Init+0x278>)
 8007c34:	4293      	cmp	r3, r2
 8007c36:	bf94      	ite	ls
 8007c38:	2301      	movls	r3, #1
 8007c3a:	2300      	movhi	r3, #0
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	e006      	b.n	8007c4e <HAL_I2C_Init+0x92>
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	4a7d      	ldr	r2, [pc, #500]	; (8007e38 <HAL_I2C_Init+0x27c>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	bf94      	ite	ls
 8007c48:	2301      	movls	r3, #1
 8007c4a:	2300      	movhi	r3, #0
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d001      	beq.n	8007c56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e0e7      	b.n	8007e26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	4a78      	ldr	r2, [pc, #480]	; (8007e3c <HAL_I2C_Init+0x280>)
 8007c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c5e:	0c9b      	lsrs	r3, r3, #18
 8007c60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	68ba      	ldr	r2, [r7, #8]
 8007c72:	430a      	orrs	r2, r1
 8007c74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	6a1b      	ldr	r3, [r3, #32]
 8007c7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	4a6a      	ldr	r2, [pc, #424]	; (8007e30 <HAL_I2C_Init+0x274>)
 8007c86:	4293      	cmp	r3, r2
 8007c88:	d802      	bhi.n	8007c90 <HAL_I2C_Init+0xd4>
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	3301      	adds	r3, #1
 8007c8e:	e009      	b.n	8007ca4 <HAL_I2C_Init+0xe8>
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007c96:	fb02 f303 	mul.w	r3, r2, r3
 8007c9a:	4a69      	ldr	r2, [pc, #420]	; (8007e40 <HAL_I2C_Init+0x284>)
 8007c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8007ca0:	099b      	lsrs	r3, r3, #6
 8007ca2:	3301      	adds	r3, #1
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	6812      	ldr	r2, [r2, #0]
 8007ca8:	430b      	orrs	r3, r1
 8007caa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	69db      	ldr	r3, [r3, #28]
 8007cb2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007cb6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	685b      	ldr	r3, [r3, #4]
 8007cbe:	495c      	ldr	r1, [pc, #368]	; (8007e30 <HAL_I2C_Init+0x274>)
 8007cc0:	428b      	cmp	r3, r1
 8007cc2:	d819      	bhi.n	8007cf8 <HAL_I2C_Init+0x13c>
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	1e59      	subs	r1, r3, #1
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	005b      	lsls	r3, r3, #1
 8007cce:	fbb1 f3f3 	udiv	r3, r1, r3
 8007cd2:	1c59      	adds	r1, r3, #1
 8007cd4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007cd8:	400b      	ands	r3, r1
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d00a      	beq.n	8007cf4 <HAL_I2C_Init+0x138>
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	1e59      	subs	r1, r3, #1
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	005b      	lsls	r3, r3, #1
 8007ce8:	fbb1 f3f3 	udiv	r3, r1, r3
 8007cec:	3301      	adds	r3, #1
 8007cee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007cf2:	e051      	b.n	8007d98 <HAL_I2C_Init+0x1dc>
 8007cf4:	2304      	movs	r3, #4
 8007cf6:	e04f      	b.n	8007d98 <HAL_I2C_Init+0x1dc>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	689b      	ldr	r3, [r3, #8]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d111      	bne.n	8007d24 <HAL_I2C_Init+0x168>
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	1e58      	subs	r0, r3, #1
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6859      	ldr	r1, [r3, #4]
 8007d08:	460b      	mov	r3, r1
 8007d0a:	005b      	lsls	r3, r3, #1
 8007d0c:	440b      	add	r3, r1
 8007d0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d12:	3301      	adds	r3, #1
 8007d14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	bf0c      	ite	eq
 8007d1c:	2301      	moveq	r3, #1
 8007d1e:	2300      	movne	r3, #0
 8007d20:	b2db      	uxtb	r3, r3
 8007d22:	e012      	b.n	8007d4a <HAL_I2C_Init+0x18e>
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	1e58      	subs	r0, r3, #1
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	6859      	ldr	r1, [r3, #4]
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	009b      	lsls	r3, r3, #2
 8007d30:	440b      	add	r3, r1
 8007d32:	0099      	lsls	r1, r3, #2
 8007d34:	440b      	add	r3, r1
 8007d36:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	bf0c      	ite	eq
 8007d44:	2301      	moveq	r3, #1
 8007d46:	2300      	movne	r3, #0
 8007d48:	b2db      	uxtb	r3, r3
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d001      	beq.n	8007d52 <HAL_I2C_Init+0x196>
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e022      	b.n	8007d98 <HAL_I2C_Init+0x1dc>
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d10e      	bne.n	8007d78 <HAL_I2C_Init+0x1bc>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	1e58      	subs	r0, r3, #1
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6859      	ldr	r1, [r3, #4]
 8007d62:	460b      	mov	r3, r1
 8007d64:	005b      	lsls	r3, r3, #1
 8007d66:	440b      	add	r3, r1
 8007d68:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d6c:	3301      	adds	r3, #1
 8007d6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007d76:	e00f      	b.n	8007d98 <HAL_I2C_Init+0x1dc>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	1e58      	subs	r0, r3, #1
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	6859      	ldr	r1, [r3, #4]
 8007d80:	460b      	mov	r3, r1
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	440b      	add	r3, r1
 8007d86:	0099      	lsls	r1, r3, #2
 8007d88:	440b      	add	r3, r1
 8007d8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8007d8e:	3301      	adds	r3, #1
 8007d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007d94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007d98:	6879      	ldr	r1, [r7, #4]
 8007d9a:	6809      	ldr	r1, [r1, #0]
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	69da      	ldr	r2, [r3, #28]
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	6a1b      	ldr	r3, [r3, #32]
 8007db2:	431a      	orrs	r2, r3
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	430a      	orrs	r2, r1
 8007dba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8007dc6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007dca:	687a      	ldr	r2, [r7, #4]
 8007dcc:	6911      	ldr	r1, [r2, #16]
 8007dce:	687a      	ldr	r2, [r7, #4]
 8007dd0:	68d2      	ldr	r2, [r2, #12]
 8007dd2:	4311      	orrs	r1, r2
 8007dd4:	687a      	ldr	r2, [r7, #4]
 8007dd6:	6812      	ldr	r2, [r2, #0]
 8007dd8:	430b      	orrs	r3, r1
 8007dda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	695a      	ldr	r2, [r3, #20]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	699b      	ldr	r3, [r3, #24]
 8007dee:	431a      	orrs	r2, r3
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	430a      	orrs	r2, r1
 8007df6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	f042 0201 	orr.w	r2, r2, #1
 8007e06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	2220      	movs	r2, #32
 8007e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007e24:	2300      	movs	r3, #0
}
 8007e26:	4618      	mov	r0, r3
 8007e28:	3710      	adds	r7, #16
 8007e2a:	46bd      	mov	sp, r7
 8007e2c:	bd80      	pop	{r7, pc}
 8007e2e:	bf00      	nop
 8007e30:	000186a0 	.word	0x000186a0
 8007e34:	001e847f 	.word	0x001e847f
 8007e38:	003d08ff 	.word	0x003d08ff
 8007e3c:	431bde83 	.word	0x431bde83
 8007e40:	10624dd3 	.word	0x10624dd3

08007e44 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007e44:	b480      	push	{r7}
 8007e46:	b083      	sub	sp, #12
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
 8007e4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b20      	cmp	r3, #32
 8007e58:	d129      	bne.n	8007eae <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	2224      	movs	r2, #36	; 0x24
 8007e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	681a      	ldr	r2, [r3, #0]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	f022 0201 	bic.w	r2, r2, #1
 8007e70:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	f022 0210 	bic.w	r2, r2, #16
 8007e80:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	683a      	ldr	r2, [r7, #0]
 8007e8e:	430a      	orrs	r2, r1
 8007e90:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f042 0201 	orr.w	r2, r2, #1
 8007ea0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2220      	movs	r2, #32
 8007ea6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	e000      	b.n	8007eb0 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8007eae:	2302      	movs	r3, #2
  }
}
 8007eb0:	4618      	mov	r0, r3
 8007eb2:	370c      	adds	r7, #12
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eba:	4770      	bx	lr

08007ebc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b085      	sub	sp, #20
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8007ec6:	2300      	movs	r3, #0
 8007ec8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ed0:	b2db      	uxtb	r3, r3
 8007ed2:	2b20      	cmp	r3, #32
 8007ed4:	d12a      	bne.n	8007f2c <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	2224      	movs	r2, #36	; 0x24
 8007eda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	681a      	ldr	r2, [r3, #0]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	f022 0201 	bic.w	r2, r2, #1
 8007eec:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef4:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8007ef6:	89fb      	ldrh	r3, [r7, #14]
 8007ef8:	f023 030f 	bic.w	r3, r3, #15
 8007efc:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8007efe:	683b      	ldr	r3, [r7, #0]
 8007f00:	b29a      	uxth	r2, r3
 8007f02:	89fb      	ldrh	r3, [r7, #14]
 8007f04:	4313      	orrs	r3, r2
 8007f06:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	89fa      	ldrh	r2, [r7, #14]
 8007f0e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f042 0201 	orr.w	r2, r2, #1
 8007f1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2220      	movs	r2, #32
 8007f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007f28:	2300      	movs	r3, #0
 8007f2a:	e000      	b.n	8007f2e <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007f2c:	2302      	movs	r3, #2
  }
}
 8007f2e:	4618      	mov	r0, r3
 8007f30:	3714      	adds	r7, #20
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr

08007f3a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007f3a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f3c:	b08f      	sub	sp, #60	; 0x3c
 8007f3e:	af0a      	add	r7, sp, #40	; 0x28
 8007f40:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d101      	bne.n	8007f4c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	e10f      	b.n	800816c <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d106      	bne.n	8007f6c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	2200      	movs	r2, #0
 8007f62:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f7fd fac0 	bl	80054ec <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2203      	movs	r2, #3
 8007f70:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8007f74:	68bb      	ldr	r3, [r7, #8]
 8007f76:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007f78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d102      	bne.n	8007f86 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	2200      	movs	r2, #0
 8007f84:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f003 fe09 	bl	800bba2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	603b      	str	r3, [r7, #0]
 8007f96:	687e      	ldr	r6, [r7, #4]
 8007f98:	466d      	mov	r5, sp
 8007f9a:	f106 0410 	add.w	r4, r6, #16
 8007f9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007fa0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007fa2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8007fa4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8007fa6:	e894 0003 	ldmia.w	r4, {r0, r1}
 8007faa:	e885 0003 	stmia.w	r5, {r0, r1}
 8007fae:	1d33      	adds	r3, r6, #4
 8007fb0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007fb2:	6838      	ldr	r0, [r7, #0]
 8007fb4:	f003 fd94 	bl	800bae0 <USB_CoreInit>
 8007fb8:	4603      	mov	r3, r0
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d005      	beq.n	8007fca <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	2202      	movs	r2, #2
 8007fc2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8007fc6:	2301      	movs	r3, #1
 8007fc8:	e0d0      	b.n	800816c <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	2100      	movs	r1, #0
 8007fd0:	4618      	mov	r0, r3
 8007fd2:	f003 fdf7 	bl	800bbc4 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	73fb      	strb	r3, [r7, #15]
 8007fda:	e04a      	b.n	8008072 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007fdc:	7bfa      	ldrb	r2, [r7, #15]
 8007fde:	6879      	ldr	r1, [r7, #4]
 8007fe0:	4613      	mov	r3, r2
 8007fe2:	00db      	lsls	r3, r3, #3
 8007fe4:	4413      	add	r3, r2
 8007fe6:	009b      	lsls	r3, r3, #2
 8007fe8:	440b      	add	r3, r1
 8007fea:	333d      	adds	r3, #61	; 0x3d
 8007fec:	2201      	movs	r2, #1
 8007fee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007ff0:	7bfa      	ldrb	r2, [r7, #15]
 8007ff2:	6879      	ldr	r1, [r7, #4]
 8007ff4:	4613      	mov	r3, r2
 8007ff6:	00db      	lsls	r3, r3, #3
 8007ff8:	4413      	add	r3, r2
 8007ffa:	009b      	lsls	r3, r3, #2
 8007ffc:	440b      	add	r3, r1
 8007ffe:	333c      	adds	r3, #60	; 0x3c
 8008000:	7bfa      	ldrb	r2, [r7, #15]
 8008002:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008004:	7bfa      	ldrb	r2, [r7, #15]
 8008006:	7bfb      	ldrb	r3, [r7, #15]
 8008008:	b298      	uxth	r0, r3
 800800a:	6879      	ldr	r1, [r7, #4]
 800800c:	4613      	mov	r3, r2
 800800e:	00db      	lsls	r3, r3, #3
 8008010:	4413      	add	r3, r2
 8008012:	009b      	lsls	r3, r3, #2
 8008014:	440b      	add	r3, r1
 8008016:	3344      	adds	r3, #68	; 0x44
 8008018:	4602      	mov	r2, r0
 800801a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800801c:	7bfa      	ldrb	r2, [r7, #15]
 800801e:	6879      	ldr	r1, [r7, #4]
 8008020:	4613      	mov	r3, r2
 8008022:	00db      	lsls	r3, r3, #3
 8008024:	4413      	add	r3, r2
 8008026:	009b      	lsls	r3, r3, #2
 8008028:	440b      	add	r3, r1
 800802a:	3340      	adds	r3, #64	; 0x40
 800802c:	2200      	movs	r2, #0
 800802e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008030:	7bfa      	ldrb	r2, [r7, #15]
 8008032:	6879      	ldr	r1, [r7, #4]
 8008034:	4613      	mov	r3, r2
 8008036:	00db      	lsls	r3, r3, #3
 8008038:	4413      	add	r3, r2
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	440b      	add	r3, r1
 800803e:	3348      	adds	r3, #72	; 0x48
 8008040:	2200      	movs	r2, #0
 8008042:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008044:	7bfa      	ldrb	r2, [r7, #15]
 8008046:	6879      	ldr	r1, [r7, #4]
 8008048:	4613      	mov	r3, r2
 800804a:	00db      	lsls	r3, r3, #3
 800804c:	4413      	add	r3, r2
 800804e:	009b      	lsls	r3, r3, #2
 8008050:	440b      	add	r3, r1
 8008052:	334c      	adds	r3, #76	; 0x4c
 8008054:	2200      	movs	r2, #0
 8008056:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008058:	7bfa      	ldrb	r2, [r7, #15]
 800805a:	6879      	ldr	r1, [r7, #4]
 800805c:	4613      	mov	r3, r2
 800805e:	00db      	lsls	r3, r3, #3
 8008060:	4413      	add	r3, r2
 8008062:	009b      	lsls	r3, r3, #2
 8008064:	440b      	add	r3, r1
 8008066:	3354      	adds	r3, #84	; 0x54
 8008068:	2200      	movs	r2, #0
 800806a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800806c:	7bfb      	ldrb	r3, [r7, #15]
 800806e:	3301      	adds	r3, #1
 8008070:	73fb      	strb	r3, [r7, #15]
 8008072:	7bfa      	ldrb	r2, [r7, #15]
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	685b      	ldr	r3, [r3, #4]
 8008078:	429a      	cmp	r2, r3
 800807a:	d3af      	bcc.n	8007fdc <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800807c:	2300      	movs	r3, #0
 800807e:	73fb      	strb	r3, [r7, #15]
 8008080:	e044      	b.n	800810c <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008082:	7bfa      	ldrb	r2, [r7, #15]
 8008084:	6879      	ldr	r1, [r7, #4]
 8008086:	4613      	mov	r3, r2
 8008088:	00db      	lsls	r3, r3, #3
 800808a:	4413      	add	r3, r2
 800808c:	009b      	lsls	r3, r3, #2
 800808e:	440b      	add	r3, r1
 8008090:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8008094:	2200      	movs	r2, #0
 8008096:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008098:	7bfa      	ldrb	r2, [r7, #15]
 800809a:	6879      	ldr	r1, [r7, #4]
 800809c:	4613      	mov	r3, r2
 800809e:	00db      	lsls	r3, r3, #3
 80080a0:	4413      	add	r3, r2
 80080a2:	009b      	lsls	r3, r3, #2
 80080a4:	440b      	add	r3, r1
 80080a6:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80080aa:	7bfa      	ldrb	r2, [r7, #15]
 80080ac:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80080ae:	7bfa      	ldrb	r2, [r7, #15]
 80080b0:	6879      	ldr	r1, [r7, #4]
 80080b2:	4613      	mov	r3, r2
 80080b4:	00db      	lsls	r3, r3, #3
 80080b6:	4413      	add	r3, r2
 80080b8:	009b      	lsls	r3, r3, #2
 80080ba:	440b      	add	r3, r1
 80080bc:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80080c0:	2200      	movs	r2, #0
 80080c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80080c4:	7bfa      	ldrb	r2, [r7, #15]
 80080c6:	6879      	ldr	r1, [r7, #4]
 80080c8:	4613      	mov	r3, r2
 80080ca:	00db      	lsls	r3, r3, #3
 80080cc:	4413      	add	r3, r2
 80080ce:	009b      	lsls	r3, r3, #2
 80080d0:	440b      	add	r3, r1
 80080d2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80080d6:	2200      	movs	r2, #0
 80080d8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80080da:	7bfa      	ldrb	r2, [r7, #15]
 80080dc:	6879      	ldr	r1, [r7, #4]
 80080de:	4613      	mov	r3, r2
 80080e0:	00db      	lsls	r3, r3, #3
 80080e2:	4413      	add	r3, r2
 80080e4:	009b      	lsls	r3, r3, #2
 80080e6:	440b      	add	r3, r1
 80080e8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80080ec:	2200      	movs	r2, #0
 80080ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80080f0:	7bfa      	ldrb	r2, [r7, #15]
 80080f2:	6879      	ldr	r1, [r7, #4]
 80080f4:	4613      	mov	r3, r2
 80080f6:	00db      	lsls	r3, r3, #3
 80080f8:	4413      	add	r3, r2
 80080fa:	009b      	lsls	r3, r3, #2
 80080fc:	440b      	add	r3, r1
 80080fe:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8008102:	2200      	movs	r2, #0
 8008104:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008106:	7bfb      	ldrb	r3, [r7, #15]
 8008108:	3301      	adds	r3, #1
 800810a:	73fb      	strb	r3, [r7, #15]
 800810c:	7bfa      	ldrb	r2, [r7, #15]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	685b      	ldr	r3, [r3, #4]
 8008112:	429a      	cmp	r2, r3
 8008114:	d3b5      	bcc.n	8008082 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	603b      	str	r3, [r7, #0]
 800811c:	687e      	ldr	r6, [r7, #4]
 800811e:	466d      	mov	r5, sp
 8008120:	f106 0410 	add.w	r4, r6, #16
 8008124:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008126:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008128:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800812a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800812c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008130:	e885 0003 	stmia.w	r5, {r0, r1}
 8008134:	1d33      	adds	r3, r6, #4
 8008136:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008138:	6838      	ldr	r0, [r7, #0]
 800813a:	f003 fd8f 	bl	800bc5c <USB_DevInit>
 800813e:	4603      	mov	r3, r0
 8008140:	2b00      	cmp	r3, #0
 8008142:	d005      	beq.n	8008150 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2202      	movs	r2, #2
 8008148:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	e00d      	b.n	800816c <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2200      	movs	r2, #0
 8008154:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	2201      	movs	r2, #1
 800815c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	681b      	ldr	r3, [r3, #0]
 8008164:	4618      	mov	r0, r3
 8008166:	f003 ff5a 	bl	800c01e <USB_DevDisconnect>

  return HAL_OK;
 800816a:	2300      	movs	r3, #0
}
 800816c:	4618      	mov	r0, r3
 800816e:	3714      	adds	r7, #20
 8008170:	46bd      	mov	sp, r7
 8008172:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008174 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b086      	sub	sp, #24
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d101      	bne.n	8008186 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008182:	2301      	movs	r3, #1
 8008184:	e267      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f003 0301 	and.w	r3, r3, #1
 800818e:	2b00      	cmp	r3, #0
 8008190:	d075      	beq.n	800827e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008192:	4b88      	ldr	r3, [pc, #544]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008194:	689b      	ldr	r3, [r3, #8]
 8008196:	f003 030c 	and.w	r3, r3, #12
 800819a:	2b04      	cmp	r3, #4
 800819c:	d00c      	beq.n	80081b8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800819e:	4b85      	ldr	r3, [pc, #532]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80081a0:	689b      	ldr	r3, [r3, #8]
 80081a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80081a6:	2b08      	cmp	r3, #8
 80081a8:	d112      	bne.n	80081d0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80081aa:	4b82      	ldr	r3, [pc, #520]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80081b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80081b6:	d10b      	bne.n	80081d0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081b8:	4b7e      	ldr	r3, [pc, #504]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d05b      	beq.n	800827c <HAL_RCC_OscConfig+0x108>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	2b00      	cmp	r3, #0
 80081ca:	d157      	bne.n	800827c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80081cc:	2301      	movs	r3, #1
 80081ce:	e242      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081d8:	d106      	bne.n	80081e8 <HAL_RCC_OscConfig+0x74>
 80081da:	4b76      	ldr	r3, [pc, #472]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a75      	ldr	r2, [pc, #468]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80081e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081e4:	6013      	str	r3, [r2, #0]
 80081e6:	e01d      	b.n	8008224 <HAL_RCC_OscConfig+0xb0>
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	685b      	ldr	r3, [r3, #4]
 80081ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80081f0:	d10c      	bne.n	800820c <HAL_RCC_OscConfig+0x98>
 80081f2:	4b70      	ldr	r3, [pc, #448]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	4a6f      	ldr	r2, [pc, #444]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80081f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80081fc:	6013      	str	r3, [r2, #0]
 80081fe:	4b6d      	ldr	r3, [pc, #436]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	4a6c      	ldr	r2, [pc, #432]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008204:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008208:	6013      	str	r3, [r2, #0]
 800820a:	e00b      	b.n	8008224 <HAL_RCC_OscConfig+0xb0>
 800820c:	4b69      	ldr	r3, [pc, #420]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	4a68      	ldr	r2, [pc, #416]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008212:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008216:	6013      	str	r3, [r2, #0]
 8008218:	4b66      	ldr	r3, [pc, #408]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	4a65      	ldr	r2, [pc, #404]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 800821e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008222:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	685b      	ldr	r3, [r3, #4]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d013      	beq.n	8008254 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800822c:	f7fd fe42 	bl	8005eb4 <HAL_GetTick>
 8008230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008232:	e008      	b.n	8008246 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008234:	f7fd fe3e 	bl	8005eb4 <HAL_GetTick>
 8008238:	4602      	mov	r2, r0
 800823a:	693b      	ldr	r3, [r7, #16]
 800823c:	1ad3      	subs	r3, r2, r3
 800823e:	2b64      	cmp	r3, #100	; 0x64
 8008240:	d901      	bls.n	8008246 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008242:	2303      	movs	r3, #3
 8008244:	e207      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008246:	4b5b      	ldr	r3, [pc, #364]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008248:	681b      	ldr	r3, [r3, #0]
 800824a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800824e:	2b00      	cmp	r3, #0
 8008250:	d0f0      	beq.n	8008234 <HAL_RCC_OscConfig+0xc0>
 8008252:	e014      	b.n	800827e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008254:	f7fd fe2e 	bl	8005eb4 <HAL_GetTick>
 8008258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800825a:	e008      	b.n	800826e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800825c:	f7fd fe2a 	bl	8005eb4 <HAL_GetTick>
 8008260:	4602      	mov	r2, r0
 8008262:	693b      	ldr	r3, [r7, #16]
 8008264:	1ad3      	subs	r3, r2, r3
 8008266:	2b64      	cmp	r3, #100	; 0x64
 8008268:	d901      	bls.n	800826e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800826a:	2303      	movs	r3, #3
 800826c:	e1f3      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800826e:	4b51      	ldr	r3, [pc, #324]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008276:	2b00      	cmp	r3, #0
 8008278:	d1f0      	bne.n	800825c <HAL_RCC_OscConfig+0xe8>
 800827a:	e000      	b.n	800827e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800827c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f003 0302 	and.w	r3, r3, #2
 8008286:	2b00      	cmp	r3, #0
 8008288:	d063      	beq.n	8008352 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800828a:	4b4a      	ldr	r3, [pc, #296]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 800828c:	689b      	ldr	r3, [r3, #8]
 800828e:	f003 030c 	and.w	r3, r3, #12
 8008292:	2b00      	cmp	r3, #0
 8008294:	d00b      	beq.n	80082ae <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008296:	4b47      	ldr	r3, [pc, #284]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008298:	689b      	ldr	r3, [r3, #8]
 800829a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800829e:	2b08      	cmp	r3, #8
 80082a0:	d11c      	bne.n	80082dc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082a2:	4b44      	ldr	r3, [pc, #272]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80082a4:	685b      	ldr	r3, [r3, #4]
 80082a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d116      	bne.n	80082dc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082ae:	4b41      	ldr	r3, [pc, #260]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f003 0302 	and.w	r3, r3, #2
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d005      	beq.n	80082c6 <HAL_RCC_OscConfig+0x152>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	68db      	ldr	r3, [r3, #12]
 80082be:	2b01      	cmp	r3, #1
 80082c0:	d001      	beq.n	80082c6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80082c2:	2301      	movs	r3, #1
 80082c4:	e1c7      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082c6:	4b3b      	ldr	r3, [pc, #236]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	691b      	ldr	r3, [r3, #16]
 80082d2:	00db      	lsls	r3, r3, #3
 80082d4:	4937      	ldr	r1, [pc, #220]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 80082d6:	4313      	orrs	r3, r2
 80082d8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082da:	e03a      	b.n	8008352 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	68db      	ldr	r3, [r3, #12]
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d020      	beq.n	8008326 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80082e4:	4b34      	ldr	r3, [pc, #208]	; (80083b8 <HAL_RCC_OscConfig+0x244>)
 80082e6:	2201      	movs	r2, #1
 80082e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082ea:	f7fd fde3 	bl	8005eb4 <HAL_GetTick>
 80082ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082f0:	e008      	b.n	8008304 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80082f2:	f7fd fddf 	bl	8005eb4 <HAL_GetTick>
 80082f6:	4602      	mov	r2, r0
 80082f8:	693b      	ldr	r3, [r7, #16]
 80082fa:	1ad3      	subs	r3, r2, r3
 80082fc:	2b02      	cmp	r3, #2
 80082fe:	d901      	bls.n	8008304 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008300:	2303      	movs	r3, #3
 8008302:	e1a8      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008304:	4b2b      	ldr	r3, [pc, #172]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f003 0302 	and.w	r3, r3, #2
 800830c:	2b00      	cmp	r3, #0
 800830e:	d0f0      	beq.n	80082f2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008310:	4b28      	ldr	r3, [pc, #160]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	691b      	ldr	r3, [r3, #16]
 800831c:	00db      	lsls	r3, r3, #3
 800831e:	4925      	ldr	r1, [pc, #148]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008320:	4313      	orrs	r3, r2
 8008322:	600b      	str	r3, [r1, #0]
 8008324:	e015      	b.n	8008352 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008326:	4b24      	ldr	r3, [pc, #144]	; (80083b8 <HAL_RCC_OscConfig+0x244>)
 8008328:	2200      	movs	r2, #0
 800832a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800832c:	f7fd fdc2 	bl	8005eb4 <HAL_GetTick>
 8008330:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008332:	e008      	b.n	8008346 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008334:	f7fd fdbe 	bl	8005eb4 <HAL_GetTick>
 8008338:	4602      	mov	r2, r0
 800833a:	693b      	ldr	r3, [r7, #16]
 800833c:	1ad3      	subs	r3, r2, r3
 800833e:	2b02      	cmp	r3, #2
 8008340:	d901      	bls.n	8008346 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008342:	2303      	movs	r3, #3
 8008344:	e187      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008346:	4b1b      	ldr	r3, [pc, #108]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f003 0302 	and.w	r3, r3, #2
 800834e:	2b00      	cmp	r3, #0
 8008350:	d1f0      	bne.n	8008334 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f003 0308 	and.w	r3, r3, #8
 800835a:	2b00      	cmp	r3, #0
 800835c:	d036      	beq.n	80083cc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	695b      	ldr	r3, [r3, #20]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d016      	beq.n	8008394 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008366:	4b15      	ldr	r3, [pc, #84]	; (80083bc <HAL_RCC_OscConfig+0x248>)
 8008368:	2201      	movs	r2, #1
 800836a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800836c:	f7fd fda2 	bl	8005eb4 <HAL_GetTick>
 8008370:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008372:	e008      	b.n	8008386 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008374:	f7fd fd9e 	bl	8005eb4 <HAL_GetTick>
 8008378:	4602      	mov	r2, r0
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	1ad3      	subs	r3, r2, r3
 800837e:	2b02      	cmp	r3, #2
 8008380:	d901      	bls.n	8008386 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008382:	2303      	movs	r3, #3
 8008384:	e167      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008386:	4b0b      	ldr	r3, [pc, #44]	; (80083b4 <HAL_RCC_OscConfig+0x240>)
 8008388:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800838a:	f003 0302 	and.w	r3, r3, #2
 800838e:	2b00      	cmp	r3, #0
 8008390:	d0f0      	beq.n	8008374 <HAL_RCC_OscConfig+0x200>
 8008392:	e01b      	b.n	80083cc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008394:	4b09      	ldr	r3, [pc, #36]	; (80083bc <HAL_RCC_OscConfig+0x248>)
 8008396:	2200      	movs	r2, #0
 8008398:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800839a:	f7fd fd8b 	bl	8005eb4 <HAL_GetTick>
 800839e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083a0:	e00e      	b.n	80083c0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083a2:	f7fd fd87 	bl	8005eb4 <HAL_GetTick>
 80083a6:	4602      	mov	r2, r0
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	1ad3      	subs	r3, r2, r3
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d907      	bls.n	80083c0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80083b0:	2303      	movs	r3, #3
 80083b2:	e150      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
 80083b4:	40023800 	.word	0x40023800
 80083b8:	42470000 	.word	0x42470000
 80083bc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083c0:	4b88      	ldr	r3, [pc, #544]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 80083c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083c4:	f003 0302 	and.w	r3, r3, #2
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d1ea      	bne.n	80083a2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f003 0304 	and.w	r3, r3, #4
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	f000 8097 	beq.w	8008508 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80083da:	2300      	movs	r3, #0
 80083dc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80083de:	4b81      	ldr	r3, [pc, #516]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 80083e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10f      	bne.n	800840a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80083ea:	2300      	movs	r3, #0
 80083ec:	60bb      	str	r3, [r7, #8]
 80083ee:	4b7d      	ldr	r3, [pc, #500]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 80083f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083f2:	4a7c      	ldr	r2, [pc, #496]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 80083f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80083f8:	6413      	str	r3, [r2, #64]	; 0x40
 80083fa:	4b7a      	ldr	r3, [pc, #488]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 80083fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80083fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008402:	60bb      	str	r3, [r7, #8]
 8008404:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008406:	2301      	movs	r3, #1
 8008408:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800840a:	4b77      	ldr	r3, [pc, #476]	; (80085e8 <HAL_RCC_OscConfig+0x474>)
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008412:	2b00      	cmp	r3, #0
 8008414:	d118      	bne.n	8008448 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008416:	4b74      	ldr	r3, [pc, #464]	; (80085e8 <HAL_RCC_OscConfig+0x474>)
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	4a73      	ldr	r2, [pc, #460]	; (80085e8 <HAL_RCC_OscConfig+0x474>)
 800841c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008420:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008422:	f7fd fd47 	bl	8005eb4 <HAL_GetTick>
 8008426:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008428:	e008      	b.n	800843c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800842a:	f7fd fd43 	bl	8005eb4 <HAL_GetTick>
 800842e:	4602      	mov	r2, r0
 8008430:	693b      	ldr	r3, [r7, #16]
 8008432:	1ad3      	subs	r3, r2, r3
 8008434:	2b02      	cmp	r3, #2
 8008436:	d901      	bls.n	800843c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008438:	2303      	movs	r3, #3
 800843a:	e10c      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800843c:	4b6a      	ldr	r3, [pc, #424]	; (80085e8 <HAL_RCC_OscConfig+0x474>)
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008444:	2b00      	cmp	r3, #0
 8008446:	d0f0      	beq.n	800842a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	2b01      	cmp	r3, #1
 800844e:	d106      	bne.n	800845e <HAL_RCC_OscConfig+0x2ea>
 8008450:	4b64      	ldr	r3, [pc, #400]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008454:	4a63      	ldr	r2, [pc, #396]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008456:	f043 0301 	orr.w	r3, r3, #1
 800845a:	6713      	str	r3, [r2, #112]	; 0x70
 800845c:	e01c      	b.n	8008498 <HAL_RCC_OscConfig+0x324>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	689b      	ldr	r3, [r3, #8]
 8008462:	2b05      	cmp	r3, #5
 8008464:	d10c      	bne.n	8008480 <HAL_RCC_OscConfig+0x30c>
 8008466:	4b5f      	ldr	r3, [pc, #380]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800846a:	4a5e      	ldr	r2, [pc, #376]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 800846c:	f043 0304 	orr.w	r3, r3, #4
 8008470:	6713      	str	r3, [r2, #112]	; 0x70
 8008472:	4b5c      	ldr	r3, [pc, #368]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008474:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008476:	4a5b      	ldr	r2, [pc, #364]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008478:	f043 0301 	orr.w	r3, r3, #1
 800847c:	6713      	str	r3, [r2, #112]	; 0x70
 800847e:	e00b      	b.n	8008498 <HAL_RCC_OscConfig+0x324>
 8008480:	4b58      	ldr	r3, [pc, #352]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008484:	4a57      	ldr	r2, [pc, #348]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008486:	f023 0301 	bic.w	r3, r3, #1
 800848a:	6713      	str	r3, [r2, #112]	; 0x70
 800848c:	4b55      	ldr	r3, [pc, #340]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 800848e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008490:	4a54      	ldr	r2, [pc, #336]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008492:	f023 0304 	bic.w	r3, r3, #4
 8008496:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	689b      	ldr	r3, [r3, #8]
 800849c:	2b00      	cmp	r3, #0
 800849e:	d015      	beq.n	80084cc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084a0:	f7fd fd08 	bl	8005eb4 <HAL_GetTick>
 80084a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084a6:	e00a      	b.n	80084be <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084a8:	f7fd fd04 	bl	8005eb4 <HAL_GetTick>
 80084ac:	4602      	mov	r2, r0
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	1ad3      	subs	r3, r2, r3
 80084b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80084b6:	4293      	cmp	r3, r2
 80084b8:	d901      	bls.n	80084be <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	e0cb      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084be:	4b49      	ldr	r3, [pc, #292]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 80084c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084c2:	f003 0302 	and.w	r3, r3, #2
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d0ee      	beq.n	80084a8 <HAL_RCC_OscConfig+0x334>
 80084ca:	e014      	b.n	80084f6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80084cc:	f7fd fcf2 	bl	8005eb4 <HAL_GetTick>
 80084d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80084d2:	e00a      	b.n	80084ea <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084d4:	f7fd fcee 	bl	8005eb4 <HAL_GetTick>
 80084d8:	4602      	mov	r2, r0
 80084da:	693b      	ldr	r3, [r7, #16]
 80084dc:	1ad3      	subs	r3, r2, r3
 80084de:	f241 3288 	movw	r2, #5000	; 0x1388
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d901      	bls.n	80084ea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80084e6:	2303      	movs	r3, #3
 80084e8:	e0b5      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80084ea:	4b3e      	ldr	r3, [pc, #248]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 80084ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084ee:	f003 0302 	and.w	r3, r3, #2
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d1ee      	bne.n	80084d4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80084f6:	7dfb      	ldrb	r3, [r7, #23]
 80084f8:	2b01      	cmp	r3, #1
 80084fa:	d105      	bne.n	8008508 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084fc:	4b39      	ldr	r3, [pc, #228]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 80084fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008500:	4a38      	ldr	r2, [pc, #224]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008502:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008506:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	699b      	ldr	r3, [r3, #24]
 800850c:	2b00      	cmp	r3, #0
 800850e:	f000 80a1 	beq.w	8008654 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008512:	4b34      	ldr	r3, [pc, #208]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008514:	689b      	ldr	r3, [r3, #8]
 8008516:	f003 030c 	and.w	r3, r3, #12
 800851a:	2b08      	cmp	r3, #8
 800851c:	d05c      	beq.n	80085d8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	699b      	ldr	r3, [r3, #24]
 8008522:	2b02      	cmp	r3, #2
 8008524:	d141      	bne.n	80085aa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008526:	4b31      	ldr	r3, [pc, #196]	; (80085ec <HAL_RCC_OscConfig+0x478>)
 8008528:	2200      	movs	r2, #0
 800852a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800852c:	f7fd fcc2 	bl	8005eb4 <HAL_GetTick>
 8008530:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008532:	e008      	b.n	8008546 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008534:	f7fd fcbe 	bl	8005eb4 <HAL_GetTick>
 8008538:	4602      	mov	r2, r0
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	1ad3      	subs	r3, r2, r3
 800853e:	2b02      	cmp	r3, #2
 8008540:	d901      	bls.n	8008546 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008542:	2303      	movs	r3, #3
 8008544:	e087      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008546:	4b27      	ldr	r3, [pc, #156]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800854e:	2b00      	cmp	r3, #0
 8008550:	d1f0      	bne.n	8008534 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	69da      	ldr	r2, [r3, #28]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6a1b      	ldr	r3, [r3, #32]
 800855a:	431a      	orrs	r2, r3
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008560:	019b      	lsls	r3, r3, #6
 8008562:	431a      	orrs	r2, r3
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008568:	085b      	lsrs	r3, r3, #1
 800856a:	3b01      	subs	r3, #1
 800856c:	041b      	lsls	r3, r3, #16
 800856e:	431a      	orrs	r2, r3
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008574:	061b      	lsls	r3, r3, #24
 8008576:	491b      	ldr	r1, [pc, #108]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 8008578:	4313      	orrs	r3, r2
 800857a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800857c:	4b1b      	ldr	r3, [pc, #108]	; (80085ec <HAL_RCC_OscConfig+0x478>)
 800857e:	2201      	movs	r2, #1
 8008580:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008582:	f7fd fc97 	bl	8005eb4 <HAL_GetTick>
 8008586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008588:	e008      	b.n	800859c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800858a:	f7fd fc93 	bl	8005eb4 <HAL_GetTick>
 800858e:	4602      	mov	r2, r0
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	1ad3      	subs	r3, r2, r3
 8008594:	2b02      	cmp	r3, #2
 8008596:	d901      	bls.n	800859c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008598:	2303      	movs	r3, #3
 800859a:	e05c      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800859c:	4b11      	ldr	r3, [pc, #68]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d0f0      	beq.n	800858a <HAL_RCC_OscConfig+0x416>
 80085a8:	e054      	b.n	8008654 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80085aa:	4b10      	ldr	r3, [pc, #64]	; (80085ec <HAL_RCC_OscConfig+0x478>)
 80085ac:	2200      	movs	r2, #0
 80085ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80085b0:	f7fd fc80 	bl	8005eb4 <HAL_GetTick>
 80085b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085b6:	e008      	b.n	80085ca <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80085b8:	f7fd fc7c 	bl	8005eb4 <HAL_GetTick>
 80085bc:	4602      	mov	r2, r0
 80085be:	693b      	ldr	r3, [r7, #16]
 80085c0:	1ad3      	subs	r3, r2, r3
 80085c2:	2b02      	cmp	r3, #2
 80085c4:	d901      	bls.n	80085ca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80085c6:	2303      	movs	r3, #3
 80085c8:	e045      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80085ca:	4b06      	ldr	r3, [pc, #24]	; (80085e4 <HAL_RCC_OscConfig+0x470>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d1f0      	bne.n	80085b8 <HAL_RCC_OscConfig+0x444>
 80085d6:	e03d      	b.n	8008654 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	699b      	ldr	r3, [r3, #24]
 80085dc:	2b01      	cmp	r3, #1
 80085de:	d107      	bne.n	80085f0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80085e0:	2301      	movs	r3, #1
 80085e2:	e038      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
 80085e4:	40023800 	.word	0x40023800
 80085e8:	40007000 	.word	0x40007000
 80085ec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80085f0:	4b1b      	ldr	r3, [pc, #108]	; (8008660 <HAL_RCC_OscConfig+0x4ec>)
 80085f2:	685b      	ldr	r3, [r3, #4]
 80085f4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	699b      	ldr	r3, [r3, #24]
 80085fa:	2b01      	cmp	r3, #1
 80085fc:	d028      	beq.n	8008650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008608:	429a      	cmp	r2, r3
 800860a:	d121      	bne.n	8008650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008616:	429a      	cmp	r2, r3
 8008618:	d11a      	bne.n	8008650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800861a:	68fa      	ldr	r2, [r7, #12]
 800861c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008620:	4013      	ands	r3, r2
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008626:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008628:	4293      	cmp	r3, r2
 800862a:	d111      	bne.n	8008650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008636:	085b      	lsrs	r3, r3, #1
 8008638:	3b01      	subs	r3, #1
 800863a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800863c:	429a      	cmp	r2, r3
 800863e:	d107      	bne.n	8008650 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800864a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800864c:	429a      	cmp	r2, r3
 800864e:	d001      	beq.n	8008654 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8008650:	2301      	movs	r3, #1
 8008652:	e000      	b.n	8008656 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008654:	2300      	movs	r3, #0
}
 8008656:	4618      	mov	r0, r3
 8008658:	3718      	adds	r7, #24
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop
 8008660:	40023800 	.word	0x40023800

08008664 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b084      	sub	sp, #16
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
 800866c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2b00      	cmp	r3, #0
 8008672:	d101      	bne.n	8008678 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008674:	2301      	movs	r3, #1
 8008676:	e0cc      	b.n	8008812 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008678:	4b68      	ldr	r3, [pc, #416]	; (800881c <HAL_RCC_ClockConfig+0x1b8>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 030f 	and.w	r3, r3, #15
 8008680:	683a      	ldr	r2, [r7, #0]
 8008682:	429a      	cmp	r2, r3
 8008684:	d90c      	bls.n	80086a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008686:	4b65      	ldr	r3, [pc, #404]	; (800881c <HAL_RCC_ClockConfig+0x1b8>)
 8008688:	683a      	ldr	r2, [r7, #0]
 800868a:	b2d2      	uxtb	r2, r2
 800868c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800868e:	4b63      	ldr	r3, [pc, #396]	; (800881c <HAL_RCC_ClockConfig+0x1b8>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f003 030f 	and.w	r3, r3, #15
 8008696:	683a      	ldr	r2, [r7, #0]
 8008698:	429a      	cmp	r2, r3
 800869a:	d001      	beq.n	80086a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800869c:	2301      	movs	r3, #1
 800869e:	e0b8      	b.n	8008812 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f003 0302 	and.w	r3, r3, #2
 80086a8:	2b00      	cmp	r3, #0
 80086aa:	d020      	beq.n	80086ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	f003 0304 	and.w	r3, r3, #4
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d005      	beq.n	80086c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80086b8:	4b59      	ldr	r3, [pc, #356]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	4a58      	ldr	r2, [pc, #352]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80086be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80086c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f003 0308 	and.w	r3, r3, #8
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d005      	beq.n	80086dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80086d0:	4b53      	ldr	r3, [pc, #332]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80086d2:	689b      	ldr	r3, [r3, #8]
 80086d4:	4a52      	ldr	r2, [pc, #328]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80086d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80086da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80086dc:	4b50      	ldr	r3, [pc, #320]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80086de:	689b      	ldr	r3, [r3, #8]
 80086e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	494d      	ldr	r1, [pc, #308]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80086ea:	4313      	orrs	r3, r2
 80086ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f003 0301 	and.w	r3, r3, #1
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d044      	beq.n	8008784 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	685b      	ldr	r3, [r3, #4]
 80086fe:	2b01      	cmp	r3, #1
 8008700:	d107      	bne.n	8008712 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008702:	4b47      	ldr	r3, [pc, #284]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800870a:	2b00      	cmp	r3, #0
 800870c:	d119      	bne.n	8008742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800870e:	2301      	movs	r3, #1
 8008710:	e07f      	b.n	8008812 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	2b02      	cmp	r3, #2
 8008718:	d003      	beq.n	8008722 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800871e:	2b03      	cmp	r3, #3
 8008720:	d107      	bne.n	8008732 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008722:	4b3f      	ldr	r3, [pc, #252]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800872a:	2b00      	cmp	r3, #0
 800872c:	d109      	bne.n	8008742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800872e:	2301      	movs	r3, #1
 8008730:	e06f      	b.n	8008812 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008732:	4b3b      	ldr	r3, [pc, #236]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f003 0302 	and.w	r3, r3, #2
 800873a:	2b00      	cmp	r3, #0
 800873c:	d101      	bne.n	8008742 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800873e:	2301      	movs	r3, #1
 8008740:	e067      	b.n	8008812 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008742:	4b37      	ldr	r3, [pc, #220]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 8008744:	689b      	ldr	r3, [r3, #8]
 8008746:	f023 0203 	bic.w	r2, r3, #3
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	685b      	ldr	r3, [r3, #4]
 800874e:	4934      	ldr	r1, [pc, #208]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 8008750:	4313      	orrs	r3, r2
 8008752:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008754:	f7fd fbae 	bl	8005eb4 <HAL_GetTick>
 8008758:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800875a:	e00a      	b.n	8008772 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800875c:	f7fd fbaa 	bl	8005eb4 <HAL_GetTick>
 8008760:	4602      	mov	r2, r0
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	1ad3      	subs	r3, r2, r3
 8008766:	f241 3288 	movw	r2, #5000	; 0x1388
 800876a:	4293      	cmp	r3, r2
 800876c:	d901      	bls.n	8008772 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800876e:	2303      	movs	r3, #3
 8008770:	e04f      	b.n	8008812 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008772:	4b2b      	ldr	r3, [pc, #172]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 8008774:	689b      	ldr	r3, [r3, #8]
 8008776:	f003 020c 	and.w	r2, r3, #12
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	685b      	ldr	r3, [r3, #4]
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	429a      	cmp	r2, r3
 8008782:	d1eb      	bne.n	800875c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008784:	4b25      	ldr	r3, [pc, #148]	; (800881c <HAL_RCC_ClockConfig+0x1b8>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f003 030f 	and.w	r3, r3, #15
 800878c:	683a      	ldr	r2, [r7, #0]
 800878e:	429a      	cmp	r2, r3
 8008790:	d20c      	bcs.n	80087ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008792:	4b22      	ldr	r3, [pc, #136]	; (800881c <HAL_RCC_ClockConfig+0x1b8>)
 8008794:	683a      	ldr	r2, [r7, #0]
 8008796:	b2d2      	uxtb	r2, r2
 8008798:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800879a:	4b20      	ldr	r3, [pc, #128]	; (800881c <HAL_RCC_ClockConfig+0x1b8>)
 800879c:	681b      	ldr	r3, [r3, #0]
 800879e:	f003 030f 	and.w	r3, r3, #15
 80087a2:	683a      	ldr	r2, [r7, #0]
 80087a4:	429a      	cmp	r2, r3
 80087a6:	d001      	beq.n	80087ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80087a8:	2301      	movs	r3, #1
 80087aa:	e032      	b.n	8008812 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	f003 0304 	and.w	r3, r3, #4
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d008      	beq.n	80087ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80087b8:	4b19      	ldr	r3, [pc, #100]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80087ba:	689b      	ldr	r3, [r3, #8]
 80087bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	4916      	ldr	r1, [pc, #88]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80087c6:	4313      	orrs	r3, r2
 80087c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	f003 0308 	and.w	r3, r3, #8
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d009      	beq.n	80087ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80087d6:	4b12      	ldr	r3, [pc, #72]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80087d8:	689b      	ldr	r3, [r3, #8]
 80087da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	691b      	ldr	r3, [r3, #16]
 80087e2:	00db      	lsls	r3, r3, #3
 80087e4:	490e      	ldr	r1, [pc, #56]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80087e6:	4313      	orrs	r3, r2
 80087e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80087ea:	f000 f821 	bl	8008830 <HAL_RCC_GetSysClockFreq>
 80087ee:	4602      	mov	r2, r0
 80087f0:	4b0b      	ldr	r3, [pc, #44]	; (8008820 <HAL_RCC_ClockConfig+0x1bc>)
 80087f2:	689b      	ldr	r3, [r3, #8]
 80087f4:	091b      	lsrs	r3, r3, #4
 80087f6:	f003 030f 	and.w	r3, r3, #15
 80087fa:	490a      	ldr	r1, [pc, #40]	; (8008824 <HAL_RCC_ClockConfig+0x1c0>)
 80087fc:	5ccb      	ldrb	r3, [r1, r3]
 80087fe:	fa22 f303 	lsr.w	r3, r2, r3
 8008802:	4a09      	ldr	r2, [pc, #36]	; (8008828 <HAL_RCC_ClockConfig+0x1c4>)
 8008804:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008806:	4b09      	ldr	r3, [pc, #36]	; (800882c <HAL_RCC_ClockConfig+0x1c8>)
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4618      	mov	r0, r3
 800880c:	f7fd fb0e 	bl	8005e2c <HAL_InitTick>

  return HAL_OK;
 8008810:	2300      	movs	r3, #0
}
 8008812:	4618      	mov	r0, r3
 8008814:	3710      	adds	r7, #16
 8008816:	46bd      	mov	sp, r7
 8008818:	bd80      	pop	{r7, pc}
 800881a:	bf00      	nop
 800881c:	40023c00 	.word	0x40023c00
 8008820:	40023800 	.word	0x40023800
 8008824:	0800d3f8 	.word	0x0800d3f8
 8008828:	20000004 	.word	0x20000004
 800882c:	2000000c 	.word	0x2000000c

08008830 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008830:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008834:	b094      	sub	sp, #80	; 0x50
 8008836:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008838:	2300      	movs	r3, #0
 800883a:	647b      	str	r3, [r7, #68]	; 0x44
 800883c:	2300      	movs	r3, #0
 800883e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008840:	2300      	movs	r3, #0
 8008842:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008844:	2300      	movs	r3, #0
 8008846:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008848:	4b79      	ldr	r3, [pc, #484]	; (8008a30 <HAL_RCC_GetSysClockFreq+0x200>)
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f003 030c 	and.w	r3, r3, #12
 8008850:	2b08      	cmp	r3, #8
 8008852:	d00d      	beq.n	8008870 <HAL_RCC_GetSysClockFreq+0x40>
 8008854:	2b08      	cmp	r3, #8
 8008856:	f200 80e1 	bhi.w	8008a1c <HAL_RCC_GetSysClockFreq+0x1ec>
 800885a:	2b00      	cmp	r3, #0
 800885c:	d002      	beq.n	8008864 <HAL_RCC_GetSysClockFreq+0x34>
 800885e:	2b04      	cmp	r3, #4
 8008860:	d003      	beq.n	800886a <HAL_RCC_GetSysClockFreq+0x3a>
 8008862:	e0db      	b.n	8008a1c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008864:	4b73      	ldr	r3, [pc, #460]	; (8008a34 <HAL_RCC_GetSysClockFreq+0x204>)
 8008866:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8008868:	e0db      	b.n	8008a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800886a:	4b73      	ldr	r3, [pc, #460]	; (8008a38 <HAL_RCC_GetSysClockFreq+0x208>)
 800886c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800886e:	e0d8      	b.n	8008a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008870:	4b6f      	ldr	r3, [pc, #444]	; (8008a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8008872:	685b      	ldr	r3, [r3, #4]
 8008874:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008878:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800887a:	4b6d      	ldr	r3, [pc, #436]	; (8008a30 <HAL_RCC_GetSysClockFreq+0x200>)
 800887c:	685b      	ldr	r3, [r3, #4]
 800887e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008882:	2b00      	cmp	r3, #0
 8008884:	d063      	beq.n	800894e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008886:	4b6a      	ldr	r3, [pc, #424]	; (8008a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8008888:	685b      	ldr	r3, [r3, #4]
 800888a:	099b      	lsrs	r3, r3, #6
 800888c:	2200      	movs	r2, #0
 800888e:	63bb      	str	r3, [r7, #56]	; 0x38
 8008890:	63fa      	str	r2, [r7, #60]	; 0x3c
 8008892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008894:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008898:	633b      	str	r3, [r7, #48]	; 0x30
 800889a:	2300      	movs	r3, #0
 800889c:	637b      	str	r3, [r7, #52]	; 0x34
 800889e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80088a2:	4622      	mov	r2, r4
 80088a4:	462b      	mov	r3, r5
 80088a6:	f04f 0000 	mov.w	r0, #0
 80088aa:	f04f 0100 	mov.w	r1, #0
 80088ae:	0159      	lsls	r1, r3, #5
 80088b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80088b4:	0150      	lsls	r0, r2, #5
 80088b6:	4602      	mov	r2, r0
 80088b8:	460b      	mov	r3, r1
 80088ba:	4621      	mov	r1, r4
 80088bc:	1a51      	subs	r1, r2, r1
 80088be:	6139      	str	r1, [r7, #16]
 80088c0:	4629      	mov	r1, r5
 80088c2:	eb63 0301 	sbc.w	r3, r3, r1
 80088c6:	617b      	str	r3, [r7, #20]
 80088c8:	f04f 0200 	mov.w	r2, #0
 80088cc:	f04f 0300 	mov.w	r3, #0
 80088d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80088d4:	4659      	mov	r1, fp
 80088d6:	018b      	lsls	r3, r1, #6
 80088d8:	4651      	mov	r1, sl
 80088da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80088de:	4651      	mov	r1, sl
 80088e0:	018a      	lsls	r2, r1, #6
 80088e2:	4651      	mov	r1, sl
 80088e4:	ebb2 0801 	subs.w	r8, r2, r1
 80088e8:	4659      	mov	r1, fp
 80088ea:	eb63 0901 	sbc.w	r9, r3, r1
 80088ee:	f04f 0200 	mov.w	r2, #0
 80088f2:	f04f 0300 	mov.w	r3, #0
 80088f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80088fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80088fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008902:	4690      	mov	r8, r2
 8008904:	4699      	mov	r9, r3
 8008906:	4623      	mov	r3, r4
 8008908:	eb18 0303 	adds.w	r3, r8, r3
 800890c:	60bb      	str	r3, [r7, #8]
 800890e:	462b      	mov	r3, r5
 8008910:	eb49 0303 	adc.w	r3, r9, r3
 8008914:	60fb      	str	r3, [r7, #12]
 8008916:	f04f 0200 	mov.w	r2, #0
 800891a:	f04f 0300 	mov.w	r3, #0
 800891e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008922:	4629      	mov	r1, r5
 8008924:	024b      	lsls	r3, r1, #9
 8008926:	4621      	mov	r1, r4
 8008928:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800892c:	4621      	mov	r1, r4
 800892e:	024a      	lsls	r2, r1, #9
 8008930:	4610      	mov	r0, r2
 8008932:	4619      	mov	r1, r3
 8008934:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008936:	2200      	movs	r2, #0
 8008938:	62bb      	str	r3, [r7, #40]	; 0x28
 800893a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800893c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008940:	f7f8 f904 	bl	8000b4c <__aeabi_uldivmod>
 8008944:	4602      	mov	r2, r0
 8008946:	460b      	mov	r3, r1
 8008948:	4613      	mov	r3, r2
 800894a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800894c:	e058      	b.n	8008a00 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800894e:	4b38      	ldr	r3, [pc, #224]	; (8008a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8008950:	685b      	ldr	r3, [r3, #4]
 8008952:	099b      	lsrs	r3, r3, #6
 8008954:	2200      	movs	r2, #0
 8008956:	4618      	mov	r0, r3
 8008958:	4611      	mov	r1, r2
 800895a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800895e:	623b      	str	r3, [r7, #32]
 8008960:	2300      	movs	r3, #0
 8008962:	627b      	str	r3, [r7, #36]	; 0x24
 8008964:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008968:	4642      	mov	r2, r8
 800896a:	464b      	mov	r3, r9
 800896c:	f04f 0000 	mov.w	r0, #0
 8008970:	f04f 0100 	mov.w	r1, #0
 8008974:	0159      	lsls	r1, r3, #5
 8008976:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800897a:	0150      	lsls	r0, r2, #5
 800897c:	4602      	mov	r2, r0
 800897e:	460b      	mov	r3, r1
 8008980:	4641      	mov	r1, r8
 8008982:	ebb2 0a01 	subs.w	sl, r2, r1
 8008986:	4649      	mov	r1, r9
 8008988:	eb63 0b01 	sbc.w	fp, r3, r1
 800898c:	f04f 0200 	mov.w	r2, #0
 8008990:	f04f 0300 	mov.w	r3, #0
 8008994:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008998:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800899c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80089a0:	ebb2 040a 	subs.w	r4, r2, sl
 80089a4:	eb63 050b 	sbc.w	r5, r3, fp
 80089a8:	f04f 0200 	mov.w	r2, #0
 80089ac:	f04f 0300 	mov.w	r3, #0
 80089b0:	00eb      	lsls	r3, r5, #3
 80089b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80089b6:	00e2      	lsls	r2, r4, #3
 80089b8:	4614      	mov	r4, r2
 80089ba:	461d      	mov	r5, r3
 80089bc:	4643      	mov	r3, r8
 80089be:	18e3      	adds	r3, r4, r3
 80089c0:	603b      	str	r3, [r7, #0]
 80089c2:	464b      	mov	r3, r9
 80089c4:	eb45 0303 	adc.w	r3, r5, r3
 80089c8:	607b      	str	r3, [r7, #4]
 80089ca:	f04f 0200 	mov.w	r2, #0
 80089ce:	f04f 0300 	mov.w	r3, #0
 80089d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80089d6:	4629      	mov	r1, r5
 80089d8:	028b      	lsls	r3, r1, #10
 80089da:	4621      	mov	r1, r4
 80089dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80089e0:	4621      	mov	r1, r4
 80089e2:	028a      	lsls	r2, r1, #10
 80089e4:	4610      	mov	r0, r2
 80089e6:	4619      	mov	r1, r3
 80089e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80089ea:	2200      	movs	r2, #0
 80089ec:	61bb      	str	r3, [r7, #24]
 80089ee:	61fa      	str	r2, [r7, #28]
 80089f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80089f4:	f7f8 f8aa 	bl	8000b4c <__aeabi_uldivmod>
 80089f8:	4602      	mov	r2, r0
 80089fa:	460b      	mov	r3, r1
 80089fc:	4613      	mov	r3, r2
 80089fe:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008a00:	4b0b      	ldr	r3, [pc, #44]	; (8008a30 <HAL_RCC_GetSysClockFreq+0x200>)
 8008a02:	685b      	ldr	r3, [r3, #4]
 8008a04:	0c1b      	lsrs	r3, r3, #16
 8008a06:	f003 0303 	and.w	r3, r3, #3
 8008a0a:	3301      	adds	r3, #1
 8008a0c:	005b      	lsls	r3, r3, #1
 8008a0e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8008a10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008a12:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008a14:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a18:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008a1a:	e002      	b.n	8008a22 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008a1c:	4b05      	ldr	r3, [pc, #20]	; (8008a34 <HAL_RCC_GetSysClockFreq+0x204>)
 8008a1e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008a20:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008a22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3750      	adds	r7, #80	; 0x50
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a2e:	bf00      	nop
 8008a30:	40023800 	.word	0x40023800
 8008a34:	00f42400 	.word	0x00f42400
 8008a38:	007a1200 	.word	0x007a1200

08008a3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a40:	4b03      	ldr	r3, [pc, #12]	; (8008a50 <HAL_RCC_GetHCLKFreq+0x14>)
 8008a42:	681b      	ldr	r3, [r3, #0]
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr
 8008a4e:	bf00      	nop
 8008a50:	20000004 	.word	0x20000004

08008a54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a54:	b580      	push	{r7, lr}
 8008a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008a58:	f7ff fff0 	bl	8008a3c <HAL_RCC_GetHCLKFreq>
 8008a5c:	4602      	mov	r2, r0
 8008a5e:	4b05      	ldr	r3, [pc, #20]	; (8008a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008a60:	689b      	ldr	r3, [r3, #8]
 8008a62:	0a9b      	lsrs	r3, r3, #10
 8008a64:	f003 0307 	and.w	r3, r3, #7
 8008a68:	4903      	ldr	r1, [pc, #12]	; (8008a78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008a6a:	5ccb      	ldrb	r3, [r1, r3]
 8008a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a70:	4618      	mov	r0, r3
 8008a72:	bd80      	pop	{r7, pc}
 8008a74:	40023800 	.word	0x40023800
 8008a78:	0800d408 	.word	0x0800d408

08008a7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008a7c:	b580      	push	{r7, lr}
 8008a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008a80:	f7ff ffdc 	bl	8008a3c <HAL_RCC_GetHCLKFreq>
 8008a84:	4602      	mov	r2, r0
 8008a86:	4b05      	ldr	r3, [pc, #20]	; (8008a9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008a88:	689b      	ldr	r3, [r3, #8]
 8008a8a:	0b5b      	lsrs	r3, r3, #13
 8008a8c:	f003 0307 	and.w	r3, r3, #7
 8008a90:	4903      	ldr	r1, [pc, #12]	; (8008aa0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008a92:	5ccb      	ldrb	r3, [r1, r3]
 8008a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a98:	4618      	mov	r0, r3
 8008a9a:	bd80      	pop	{r7, pc}
 8008a9c:	40023800 	.word	0x40023800
 8008aa0:	0800d408 	.word	0x0800d408

08008aa4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8008aa4:	b580      	push	{r7, lr}
 8008aa6:	b082      	sub	sp, #8
 8008aa8:	af00      	add	r7, sp, #0
 8008aaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2b00      	cmp	r3, #0
 8008ab0:	d101      	bne.n	8008ab6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8008ab2:	2301      	movs	r3, #1
 8008ab4:	e041      	b.n	8008b3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008abc:	b2db      	uxtb	r3, r3
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d106      	bne.n	8008ad0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	2200      	movs	r2, #0
 8008ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008aca:	6878      	ldr	r0, [r7, #4]
 8008acc:	f7fc fb5a 	bl	8005184 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2202      	movs	r2, #2
 8008ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	681a      	ldr	r2, [r3, #0]
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	3304      	adds	r3, #4
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	4610      	mov	r0, r2
 8008ae4:	f001 f904 	bl	8009cf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2201      	movs	r2, #1
 8008aec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2201      	movs	r2, #1
 8008afc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	2201      	movs	r2, #1
 8008b04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	2201      	movs	r2, #1
 8008b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	2201      	movs	r2, #1
 8008b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	2201      	movs	r2, #1
 8008b24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	2201      	movs	r2, #1
 8008b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3708      	adds	r7, #8
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008b42:	b580      	push	{r7, lr}
 8008b44:	b082      	sub	sp, #8
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d101      	bne.n	8008b54 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008b50:	2301      	movs	r3, #1
 8008b52:	e041      	b.n	8008bd8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008b5a:	b2db      	uxtb	r3, r3
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d106      	bne.n	8008b6e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	2200      	movs	r2, #0
 8008b64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f7fc fab5 	bl	80050d8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2202      	movs	r2, #2
 8008b72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681a      	ldr	r2, [r3, #0]
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	3304      	adds	r3, #4
 8008b7e:	4619      	mov	r1, r3
 8008b80:	4610      	mov	r0, r2
 8008b82:	f001 f8b5 	bl	8009cf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2201      	movs	r2, #1
 8008b8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	2201      	movs	r2, #1
 8008b92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2201      	movs	r2, #1
 8008b9a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2201      	movs	r2, #1
 8008ba2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2201      	movs	r2, #1
 8008bba:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	2201      	movs	r2, #1
 8008bc2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2201      	movs	r2, #1
 8008bca:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	2201      	movs	r2, #1
 8008bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008bd6:	2300      	movs	r3, #0
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	3708      	adds	r7, #8
 8008bdc:	46bd      	mov	sp, r7
 8008bde:	bd80      	pop	{r7, pc}

08008be0 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8008be0:	b580      	push	{r7, lr}
 8008be2:	b086      	sub	sp, #24
 8008be4:	af00      	add	r7, sp, #0
 8008be6:	60f8      	str	r0, [r7, #12]
 8008be8:	60b9      	str	r1, [r7, #8]
 8008bea:	607a      	str	r2, [r7, #4]
 8008bec:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8008bee:	2300      	movs	r3, #0
 8008bf0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d109      	bne.n	8008c0c <HAL_TIM_PWM_Start_DMA+0x2c>
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008bfe:	b2db      	uxtb	r3, r3
 8008c00:	2b02      	cmp	r3, #2
 8008c02:	bf0c      	ite	eq
 8008c04:	2301      	moveq	r3, #1
 8008c06:	2300      	movne	r3, #0
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	e022      	b.n	8008c52 <HAL_TIM_PWM_Start_DMA+0x72>
 8008c0c:	68bb      	ldr	r3, [r7, #8]
 8008c0e:	2b04      	cmp	r3, #4
 8008c10:	d109      	bne.n	8008c26 <HAL_TIM_PWM_Start_DMA+0x46>
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c18:	b2db      	uxtb	r3, r3
 8008c1a:	2b02      	cmp	r3, #2
 8008c1c:	bf0c      	ite	eq
 8008c1e:	2301      	moveq	r3, #1
 8008c20:	2300      	movne	r3, #0
 8008c22:	b2db      	uxtb	r3, r3
 8008c24:	e015      	b.n	8008c52 <HAL_TIM_PWM_Start_DMA+0x72>
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	2b08      	cmp	r3, #8
 8008c2a:	d109      	bne.n	8008c40 <HAL_TIM_PWM_Start_DMA+0x60>
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c32:	b2db      	uxtb	r3, r3
 8008c34:	2b02      	cmp	r3, #2
 8008c36:	bf0c      	ite	eq
 8008c38:	2301      	moveq	r3, #1
 8008c3a:	2300      	movne	r3, #0
 8008c3c:	b2db      	uxtb	r3, r3
 8008c3e:	e008      	b.n	8008c52 <HAL_TIM_PWM_Start_DMA+0x72>
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008c46:	b2db      	uxtb	r3, r3
 8008c48:	2b02      	cmp	r3, #2
 8008c4a:	bf0c      	ite	eq
 8008c4c:	2301      	moveq	r3, #1
 8008c4e:	2300      	movne	r3, #0
 8008c50:	b2db      	uxtb	r3, r3
 8008c52:	2b00      	cmp	r3, #0
 8008c54:	d001      	beq.n	8008c5a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8008c56:	2302      	movs	r3, #2
 8008c58:	e171      	b.n	8008f3e <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8008c5a:	68bb      	ldr	r3, [r7, #8]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d109      	bne.n	8008c74 <HAL_TIM_PWM_Start_DMA+0x94>
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008c66:	b2db      	uxtb	r3, r3
 8008c68:	2b01      	cmp	r3, #1
 8008c6a:	bf0c      	ite	eq
 8008c6c:	2301      	moveq	r3, #1
 8008c6e:	2300      	movne	r3, #0
 8008c70:	b2db      	uxtb	r3, r3
 8008c72:	e022      	b.n	8008cba <HAL_TIM_PWM_Start_DMA+0xda>
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	2b04      	cmp	r3, #4
 8008c78:	d109      	bne.n	8008c8e <HAL_TIM_PWM_Start_DMA+0xae>
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008c80:	b2db      	uxtb	r3, r3
 8008c82:	2b01      	cmp	r3, #1
 8008c84:	bf0c      	ite	eq
 8008c86:	2301      	moveq	r3, #1
 8008c88:	2300      	movne	r3, #0
 8008c8a:	b2db      	uxtb	r3, r3
 8008c8c:	e015      	b.n	8008cba <HAL_TIM_PWM_Start_DMA+0xda>
 8008c8e:	68bb      	ldr	r3, [r7, #8]
 8008c90:	2b08      	cmp	r3, #8
 8008c92:	d109      	bne.n	8008ca8 <HAL_TIM_PWM_Start_DMA+0xc8>
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	2b01      	cmp	r3, #1
 8008c9e:	bf0c      	ite	eq
 8008ca0:	2301      	moveq	r3, #1
 8008ca2:	2300      	movne	r3, #0
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	e008      	b.n	8008cba <HAL_TIM_PWM_Start_DMA+0xda>
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008cae:	b2db      	uxtb	r3, r3
 8008cb0:	2b01      	cmp	r3, #1
 8008cb2:	bf0c      	ite	eq
 8008cb4:	2301      	moveq	r3, #1
 8008cb6:	2300      	movne	r3, #0
 8008cb8:	b2db      	uxtb	r3, r3
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d024      	beq.n	8008d08 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d104      	bne.n	8008cce <HAL_TIM_PWM_Start_DMA+0xee>
 8008cc4:	887b      	ldrh	r3, [r7, #2]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d001      	beq.n	8008cce <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8008cca:	2301      	movs	r3, #1
 8008ccc:	e137      	b.n	8008f3e <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008cce:	68bb      	ldr	r3, [r7, #8]
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	d104      	bne.n	8008cde <HAL_TIM_PWM_Start_DMA+0xfe>
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	2202      	movs	r2, #2
 8008cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008cdc:	e016      	b.n	8008d0c <HAL_TIM_PWM_Start_DMA+0x12c>
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	2b04      	cmp	r3, #4
 8008ce2:	d104      	bne.n	8008cee <HAL_TIM_PWM_Start_DMA+0x10e>
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	2202      	movs	r2, #2
 8008ce8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008cec:	e00e      	b.n	8008d0c <HAL_TIM_PWM_Start_DMA+0x12c>
 8008cee:	68bb      	ldr	r3, [r7, #8]
 8008cf0:	2b08      	cmp	r3, #8
 8008cf2:	d104      	bne.n	8008cfe <HAL_TIM_PWM_Start_DMA+0x11e>
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	2202      	movs	r2, #2
 8008cf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008cfc:	e006      	b.n	8008d0c <HAL_TIM_PWM_Start_DMA+0x12c>
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	2202      	movs	r2, #2
 8008d02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008d06:	e001      	b.n	8008d0c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8008d08:	2301      	movs	r3, #1
 8008d0a:	e118      	b.n	8008f3e <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	2b0c      	cmp	r3, #12
 8008d10:	f200 80ae 	bhi.w	8008e70 <HAL_TIM_PWM_Start_DMA+0x290>
 8008d14:	a201      	add	r2, pc, #4	; (adr r2, 8008d1c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8008d16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d1a:	bf00      	nop
 8008d1c:	08008d51 	.word	0x08008d51
 8008d20:	08008e71 	.word	0x08008e71
 8008d24:	08008e71 	.word	0x08008e71
 8008d28:	08008e71 	.word	0x08008e71
 8008d2c:	08008d99 	.word	0x08008d99
 8008d30:	08008e71 	.word	0x08008e71
 8008d34:	08008e71 	.word	0x08008e71
 8008d38:	08008e71 	.word	0x08008e71
 8008d3c:	08008de1 	.word	0x08008de1
 8008d40:	08008e71 	.word	0x08008e71
 8008d44:	08008e71 	.word	0x08008e71
 8008d48:	08008e71 	.word	0x08008e71
 8008d4c:	08008e29 	.word	0x08008e29
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d54:	4a7c      	ldr	r2, [pc, #496]	; (8008f48 <HAL_TIM_PWM_Start_DMA+0x368>)
 8008d56:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d5c:	4a7b      	ldr	r2, [pc, #492]	; (8008f4c <HAL_TIM_PWM_Start_DMA+0x36c>)
 8008d5e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d64:	4a7a      	ldr	r2, [pc, #488]	; (8008f50 <HAL_TIM_PWM_Start_DMA+0x370>)
 8008d66:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8008d6c:	6879      	ldr	r1, [r7, #4]
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	3334      	adds	r3, #52	; 0x34
 8008d74:	461a      	mov	r2, r3
 8008d76:	887b      	ldrh	r3, [r7, #2]
 8008d78:	f7fd feae 	bl	8006ad8 <HAL_DMA_Start_IT>
 8008d7c:	4603      	mov	r3, r0
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d001      	beq.n	8008d86 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008d82:	2301      	movs	r3, #1
 8008d84:	e0db      	b.n	8008f3e <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	68da      	ldr	r2, [r3, #12]
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008d94:	60da      	str	r2, [r3, #12]
      break;
 8008d96:	e06e      	b.n	8008e76 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d9c:	4a6a      	ldr	r2, [pc, #424]	; (8008f48 <HAL_TIM_PWM_Start_DMA+0x368>)
 8008d9e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008da4:	4a69      	ldr	r2, [pc, #420]	; (8008f4c <HAL_TIM_PWM_Start_DMA+0x36c>)
 8008da6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dac:	4a68      	ldr	r2, [pc, #416]	; (8008f50 <HAL_TIM_PWM_Start_DMA+0x370>)
 8008dae:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008db4:	6879      	ldr	r1, [r7, #4]
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	3338      	adds	r3, #56	; 0x38
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	887b      	ldrh	r3, [r7, #2]
 8008dc0:	f7fd fe8a 	bl	8006ad8 <HAL_DMA_Start_IT>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d001      	beq.n	8008dce <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e0b7      	b.n	8008f3e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	68da      	ldr	r2, [r3, #12]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008ddc:	60da      	str	r2, [r3, #12]
      break;
 8008dde:	e04a      	b.n	8008e76 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008de4:	4a58      	ldr	r2, [pc, #352]	; (8008f48 <HAL_TIM_PWM_Start_DMA+0x368>)
 8008de6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dec:	4a57      	ldr	r2, [pc, #348]	; (8008f4c <HAL_TIM_PWM_Start_DMA+0x36c>)
 8008dee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008df4:	4a56      	ldr	r2, [pc, #344]	; (8008f50 <HAL_TIM_PWM_Start_DMA+0x370>)
 8008df6:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8008df8:	68fb      	ldr	r3, [r7, #12]
 8008dfa:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8008dfc:	6879      	ldr	r1, [r7, #4]
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	333c      	adds	r3, #60	; 0x3c
 8008e04:	461a      	mov	r2, r3
 8008e06:	887b      	ldrh	r3, [r7, #2]
 8008e08:	f7fd fe66 	bl	8006ad8 <HAL_DMA_Start_IT>
 8008e0c:	4603      	mov	r3, r0
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d001      	beq.n	8008e16 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008e12:	2301      	movs	r3, #1
 8008e14:	e093      	b.n	8008f3e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68da      	ldr	r2, [r3, #12]
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e24:	60da      	str	r2, [r3, #12]
      break;
 8008e26:	e026      	b.n	8008e76 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e2c:	4a46      	ldr	r2, [pc, #280]	; (8008f48 <HAL_TIM_PWM_Start_DMA+0x368>)
 8008e2e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e34:	4a45      	ldr	r2, [pc, #276]	; (8008f4c <HAL_TIM_PWM_Start_DMA+0x36c>)
 8008e36:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e3c:	4a44      	ldr	r2, [pc, #272]	; (8008f50 <HAL_TIM_PWM_Start_DMA+0x370>)
 8008e3e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8008e44:	6879      	ldr	r1, [r7, #4]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	3340      	adds	r3, #64	; 0x40
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	887b      	ldrh	r3, [r7, #2]
 8008e50:	f7fd fe42 	bl	8006ad8 <HAL_DMA_Start_IT>
 8008e54:	4603      	mov	r3, r0
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d001      	beq.n	8008e5e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8008e5a:	2301      	movs	r3, #1
 8008e5c:	e06f      	b.n	8008f3e <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	68da      	ldr	r2, [r3, #12]
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8008e6c:	60da      	str	r2, [r3, #12]
      break;
 8008e6e:	e002      	b.n	8008e76 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8008e70:	2301      	movs	r3, #1
 8008e72:	75fb      	strb	r3, [r7, #23]
      break;
 8008e74:	bf00      	nop
  }

  if (status == HAL_OK)
 8008e76:	7dfb      	ldrb	r3, [r7, #23]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d15f      	bne.n	8008f3c <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	2201      	movs	r2, #1
 8008e82:	68b9      	ldr	r1, [r7, #8]
 8008e84:	4618      	mov	r0, r3
 8008e86:	f001 fb47 	bl	800a518 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	4a31      	ldr	r2, [pc, #196]	; (8008f54 <HAL_TIM_PWM_Start_DMA+0x374>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d004      	beq.n	8008e9e <HAL_TIM_PWM_Start_DMA+0x2be>
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	4a2f      	ldr	r2, [pc, #188]	; (8008f58 <HAL_TIM_PWM_Start_DMA+0x378>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d101      	bne.n	8008ea2 <HAL_TIM_PWM_Start_DMA+0x2c2>
 8008e9e:	2301      	movs	r3, #1
 8008ea0:	e000      	b.n	8008ea4 <HAL_TIM_PWM_Start_DMA+0x2c4>
 8008ea2:	2300      	movs	r3, #0
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d007      	beq.n	8008eb8 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008eb6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4a25      	ldr	r2, [pc, #148]	; (8008f54 <HAL_TIM_PWM_Start_DMA+0x374>)
 8008ebe:	4293      	cmp	r3, r2
 8008ec0:	d022      	beq.n	8008f08 <HAL_TIM_PWM_Start_DMA+0x328>
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008eca:	d01d      	beq.n	8008f08 <HAL_TIM_PWM_Start_DMA+0x328>
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	4a22      	ldr	r2, [pc, #136]	; (8008f5c <HAL_TIM_PWM_Start_DMA+0x37c>)
 8008ed2:	4293      	cmp	r3, r2
 8008ed4:	d018      	beq.n	8008f08 <HAL_TIM_PWM_Start_DMA+0x328>
 8008ed6:	68fb      	ldr	r3, [r7, #12]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a21      	ldr	r2, [pc, #132]	; (8008f60 <HAL_TIM_PWM_Start_DMA+0x380>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d013      	beq.n	8008f08 <HAL_TIM_PWM_Start_DMA+0x328>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	4a1f      	ldr	r2, [pc, #124]	; (8008f64 <HAL_TIM_PWM_Start_DMA+0x384>)
 8008ee6:	4293      	cmp	r3, r2
 8008ee8:	d00e      	beq.n	8008f08 <HAL_TIM_PWM_Start_DMA+0x328>
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a1a      	ldr	r2, [pc, #104]	; (8008f58 <HAL_TIM_PWM_Start_DMA+0x378>)
 8008ef0:	4293      	cmp	r3, r2
 8008ef2:	d009      	beq.n	8008f08 <HAL_TIM_PWM_Start_DMA+0x328>
 8008ef4:	68fb      	ldr	r3, [r7, #12]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	4a1b      	ldr	r2, [pc, #108]	; (8008f68 <HAL_TIM_PWM_Start_DMA+0x388>)
 8008efa:	4293      	cmp	r3, r2
 8008efc:	d004      	beq.n	8008f08 <HAL_TIM_PWM_Start_DMA+0x328>
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	4a1a      	ldr	r2, [pc, #104]	; (8008f6c <HAL_TIM_PWM_Start_DMA+0x38c>)
 8008f04:	4293      	cmp	r3, r2
 8008f06:	d111      	bne.n	8008f2c <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	689b      	ldr	r3, [r3, #8]
 8008f0e:	f003 0307 	and.w	r3, r3, #7
 8008f12:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	2b06      	cmp	r3, #6
 8008f18:	d010      	beq.n	8008f3c <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	681a      	ldr	r2, [r3, #0]
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f042 0201 	orr.w	r2, r2, #1
 8008f28:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008f2a:	e007      	b.n	8008f3c <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	681a      	ldr	r2, [r3, #0]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	f042 0201 	orr.w	r2, r2, #1
 8008f3a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8008f3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3718      	adds	r7, #24
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bd80      	pop	{r7, pc}
 8008f46:	bf00      	nop
 8008f48:	08009bdf 	.word	0x08009bdf
 8008f4c:	08009c87 	.word	0x08009c87
 8008f50:	08009b4d 	.word	0x08009b4d
 8008f54:	40010000 	.word	0x40010000
 8008f58:	40010400 	.word	0x40010400
 8008f5c:	40000400 	.word	0x40000400
 8008f60:	40000800 	.word	0x40000800
 8008f64:	40000c00 	.word	0x40000c00
 8008f68:	40014000 	.word	0x40014000
 8008f6c:	40001800 	.word	0x40001800

08008f70 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008f70:	b580      	push	{r7, lr}
 8008f72:	b084      	sub	sp, #16
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	2b0c      	cmp	r3, #12
 8008f82:	d855      	bhi.n	8009030 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8008f84:	a201      	add	r2, pc, #4	; (adr r2, 8008f8c <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8008f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f8a:	bf00      	nop
 8008f8c:	08008fc1 	.word	0x08008fc1
 8008f90:	08009031 	.word	0x08009031
 8008f94:	08009031 	.word	0x08009031
 8008f98:	08009031 	.word	0x08009031
 8008f9c:	08008fdd 	.word	0x08008fdd
 8008fa0:	08009031 	.word	0x08009031
 8008fa4:	08009031 	.word	0x08009031
 8008fa8:	08009031 	.word	0x08009031
 8008fac:	08008ff9 	.word	0x08008ff9
 8008fb0:	08009031 	.word	0x08009031
 8008fb4:	08009031 	.word	0x08009031
 8008fb8:	08009031 	.word	0x08009031
 8008fbc:	08009015 	.word	0x08009015
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	68da      	ldr	r2, [r3, #12]
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8008fce:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008fd4:	4618      	mov	r0, r3
 8008fd6:	f7fd fe47 	bl	8006c68 <HAL_DMA_Abort_IT>
      break;
 8008fda:	e02c      	b.n	8009036 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	681b      	ldr	r3, [r3, #0]
 8008fe0:	68da      	ldr	r2, [r3, #12]
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008fea:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ff0:	4618      	mov	r0, r3
 8008ff2:	f7fd fe39 	bl	8006c68 <HAL_DMA_Abort_IT>
      break;
 8008ff6:	e01e      	b.n	8009036 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	68da      	ldr	r2, [r3, #12]
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009006:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800900c:	4618      	mov	r0, r3
 800900e:	f7fd fe2b 	bl	8006c68 <HAL_DMA_Abort_IT>
      break;
 8009012:	e010      	b.n	8009036 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	68da      	ldr	r2, [r3, #12]
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	681b      	ldr	r3, [r3, #0]
 800901e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8009022:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009028:	4618      	mov	r0, r3
 800902a:	f7fd fe1d 	bl	8006c68 <HAL_DMA_Abort_IT>
      break;
 800902e:	e002      	b.n	8009036 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8009030:	2301      	movs	r3, #1
 8009032:	73fb      	strb	r3, [r7, #15]
      break;
 8009034:	bf00      	nop
  }

  if (status == HAL_OK)
 8009036:	7bfb      	ldrb	r3, [r7, #15]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d161      	bne.n	8009100 <HAL_TIM_PWM_Stop_DMA+0x190>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	2200      	movs	r2, #0
 8009042:	6839      	ldr	r1, [r7, #0]
 8009044:	4618      	mov	r0, r3
 8009046:	f001 fa67 	bl	800a518 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	4a2f      	ldr	r2, [pc, #188]	; (800910c <HAL_TIM_PWM_Stop_DMA+0x19c>)
 8009050:	4293      	cmp	r3, r2
 8009052:	d004      	beq.n	800905e <HAL_TIM_PWM_Stop_DMA+0xee>
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	4a2d      	ldr	r2, [pc, #180]	; (8009110 <HAL_TIM_PWM_Stop_DMA+0x1a0>)
 800905a:	4293      	cmp	r3, r2
 800905c:	d101      	bne.n	8009062 <HAL_TIM_PWM_Stop_DMA+0xf2>
 800905e:	2301      	movs	r3, #1
 8009060:	e000      	b.n	8009064 <HAL_TIM_PWM_Stop_DMA+0xf4>
 8009062:	2300      	movs	r3, #0
 8009064:	2b00      	cmp	r3, #0
 8009066:	d017      	beq.n	8009098 <HAL_TIM_PWM_Stop_DMA+0x128>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	6a1a      	ldr	r2, [r3, #32]
 800906e:	f241 1311 	movw	r3, #4369	; 0x1111
 8009072:	4013      	ands	r3, r2
 8009074:	2b00      	cmp	r3, #0
 8009076:	d10f      	bne.n	8009098 <HAL_TIM_PWM_Stop_DMA+0x128>
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	6a1a      	ldr	r2, [r3, #32]
 800907e:	f240 4344 	movw	r3, #1092	; 0x444
 8009082:	4013      	ands	r3, r2
 8009084:	2b00      	cmp	r3, #0
 8009086:	d107      	bne.n	8009098 <HAL_TIM_PWM_Stop_DMA+0x128>
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8009096:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	6a1a      	ldr	r2, [r3, #32]
 800909e:	f241 1311 	movw	r3, #4369	; 0x1111
 80090a2:	4013      	ands	r3, r2
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d10f      	bne.n	80090c8 <HAL_TIM_PWM_Stop_DMA+0x158>
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	6a1a      	ldr	r2, [r3, #32]
 80090ae:	f240 4344 	movw	r3, #1092	; 0x444
 80090b2:	4013      	ands	r3, r2
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d107      	bne.n	80090c8 <HAL_TIM_PWM_Stop_DMA+0x158>
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f022 0201 	bic.w	r2, r2, #1
 80090c6:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d104      	bne.n	80090d8 <HAL_TIM_PWM_Stop_DMA+0x168>
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2201      	movs	r2, #1
 80090d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80090d6:	e013      	b.n	8009100 <HAL_TIM_PWM_Stop_DMA+0x190>
 80090d8:	683b      	ldr	r3, [r7, #0]
 80090da:	2b04      	cmp	r3, #4
 80090dc:	d104      	bne.n	80090e8 <HAL_TIM_PWM_Stop_DMA+0x178>
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	2201      	movs	r2, #1
 80090e2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80090e6:	e00b      	b.n	8009100 <HAL_TIM_PWM_Stop_DMA+0x190>
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	2b08      	cmp	r3, #8
 80090ec:	d104      	bne.n	80090f8 <HAL_TIM_PWM_Stop_DMA+0x188>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	2201      	movs	r2, #1
 80090f2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80090f6:	e003      	b.n	8009100 <HAL_TIM_PWM_Stop_DMA+0x190>
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2201      	movs	r2, #1
 80090fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8009100:	7bfb      	ldrb	r3, [r7, #15]
}
 8009102:	4618      	mov	r0, r3
 8009104:	3710      	adds	r7, #16
 8009106:	46bd      	mov	sp, r7
 8009108:	bd80      	pop	{r7, pc}
 800910a:	bf00      	nop
 800910c:	40010000 	.word	0x40010000
 8009110:	40010400 	.word	0x40010400

08009114 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009114:	b580      	push	{r7, lr}
 8009116:	b082      	sub	sp, #8
 8009118:	af00      	add	r7, sp, #0
 800911a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d101      	bne.n	8009126 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009122:	2301      	movs	r3, #1
 8009124:	e041      	b.n	80091aa <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800912c:	b2db      	uxtb	r3, r3
 800912e:	2b00      	cmp	r3, #0
 8009130:	d106      	bne.n	8009140 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2200      	movs	r2, #0
 8009136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f000 f839 	bl	80091b2 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2202      	movs	r2, #2
 8009144:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	3304      	adds	r3, #4
 8009150:	4619      	mov	r1, r3
 8009152:	4610      	mov	r0, r2
 8009154:	f000 fdcc 	bl	8009cf0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2201      	movs	r2, #1
 800915c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2201      	movs	r2, #1
 8009164:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2201      	movs	r2, #1
 8009174:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2201      	movs	r2, #1
 800918c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2201      	movs	r2, #1
 8009194:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2201      	movs	r2, #1
 800919c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	2201      	movs	r2, #1
 80091a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80091a8:	2300      	movs	r3, #0
}
 80091aa:	4618      	mov	r0, r3
 80091ac:	3708      	adds	r7, #8
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}

080091b2 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 80091b2:	b480      	push	{r7}
 80091b4:	b083      	sub	sp, #12
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 80091ba:	bf00      	nop
 80091bc:	370c      	adds	r7, #12
 80091be:	46bd      	mov	sp, r7
 80091c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c4:	4770      	bx	lr
	...

080091c8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091c8:	b580      	push	{r7, lr}
 80091ca:	b084      	sub	sp, #16
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
 80091d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80091d2:	2300      	movs	r3, #0
 80091d4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d104      	bne.n	80091e6 <HAL_TIM_IC_Start_IT+0x1e>
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80091e2:	b2db      	uxtb	r3, r3
 80091e4:	e013      	b.n	800920e <HAL_TIM_IC_Start_IT+0x46>
 80091e6:	683b      	ldr	r3, [r7, #0]
 80091e8:	2b04      	cmp	r3, #4
 80091ea:	d104      	bne.n	80091f6 <HAL_TIM_IC_Start_IT+0x2e>
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80091f2:	b2db      	uxtb	r3, r3
 80091f4:	e00b      	b.n	800920e <HAL_TIM_IC_Start_IT+0x46>
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	2b08      	cmp	r3, #8
 80091fa:	d104      	bne.n	8009206 <HAL_TIM_IC_Start_IT+0x3e>
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009202:	b2db      	uxtb	r3, r3
 8009204:	e003      	b.n	800920e <HAL_TIM_IC_Start_IT+0x46>
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800920c:	b2db      	uxtb	r3, r3
 800920e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d104      	bne.n	8009220 <HAL_TIM_IC_Start_IT+0x58>
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800921c:	b2db      	uxtb	r3, r3
 800921e:	e013      	b.n	8009248 <HAL_TIM_IC_Start_IT+0x80>
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	2b04      	cmp	r3, #4
 8009224:	d104      	bne.n	8009230 <HAL_TIM_IC_Start_IT+0x68>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800922c:	b2db      	uxtb	r3, r3
 800922e:	e00b      	b.n	8009248 <HAL_TIM_IC_Start_IT+0x80>
 8009230:	683b      	ldr	r3, [r7, #0]
 8009232:	2b08      	cmp	r3, #8
 8009234:	d104      	bne.n	8009240 <HAL_TIM_IC_Start_IT+0x78>
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800923c:	b2db      	uxtb	r3, r3
 800923e:	e003      	b.n	8009248 <HAL_TIM_IC_Start_IT+0x80>
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009246:	b2db      	uxtb	r3, r3
 8009248:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 800924a:	7bbb      	ldrb	r3, [r7, #14]
 800924c:	2b01      	cmp	r3, #1
 800924e:	d102      	bne.n	8009256 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8009250:	7b7b      	ldrb	r3, [r7, #13]
 8009252:	2b01      	cmp	r3, #1
 8009254:	d001      	beq.n	800925a <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8009256:	2301      	movs	r3, #1
 8009258:	e0cc      	b.n	80093f4 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	2b00      	cmp	r3, #0
 800925e:	d104      	bne.n	800926a <HAL_TIM_IC_Start_IT+0xa2>
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	2202      	movs	r2, #2
 8009264:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009268:	e013      	b.n	8009292 <HAL_TIM_IC_Start_IT+0xca>
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	2b04      	cmp	r3, #4
 800926e:	d104      	bne.n	800927a <HAL_TIM_IC_Start_IT+0xb2>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2202      	movs	r2, #2
 8009274:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009278:	e00b      	b.n	8009292 <HAL_TIM_IC_Start_IT+0xca>
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	2b08      	cmp	r3, #8
 800927e:	d104      	bne.n	800928a <HAL_TIM_IC_Start_IT+0xc2>
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2202      	movs	r2, #2
 8009284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009288:	e003      	b.n	8009292 <HAL_TIM_IC_Start_IT+0xca>
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2202      	movs	r2, #2
 800928e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d104      	bne.n	80092a2 <HAL_TIM_IC_Start_IT+0xda>
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2202      	movs	r2, #2
 800929c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80092a0:	e013      	b.n	80092ca <HAL_TIM_IC_Start_IT+0x102>
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	2b04      	cmp	r3, #4
 80092a6:	d104      	bne.n	80092b2 <HAL_TIM_IC_Start_IT+0xea>
 80092a8:	687b      	ldr	r3, [r7, #4]
 80092aa:	2202      	movs	r2, #2
 80092ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80092b0:	e00b      	b.n	80092ca <HAL_TIM_IC_Start_IT+0x102>
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	2b08      	cmp	r3, #8
 80092b6:	d104      	bne.n	80092c2 <HAL_TIM_IC_Start_IT+0xfa>
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2202      	movs	r2, #2
 80092bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80092c0:	e003      	b.n	80092ca <HAL_TIM_IC_Start_IT+0x102>
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	2202      	movs	r2, #2
 80092c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	2b0c      	cmp	r3, #12
 80092ce:	d841      	bhi.n	8009354 <HAL_TIM_IC_Start_IT+0x18c>
 80092d0:	a201      	add	r2, pc, #4	; (adr r2, 80092d8 <HAL_TIM_IC_Start_IT+0x110>)
 80092d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092d6:	bf00      	nop
 80092d8:	0800930d 	.word	0x0800930d
 80092dc:	08009355 	.word	0x08009355
 80092e0:	08009355 	.word	0x08009355
 80092e4:	08009355 	.word	0x08009355
 80092e8:	0800931f 	.word	0x0800931f
 80092ec:	08009355 	.word	0x08009355
 80092f0:	08009355 	.word	0x08009355
 80092f4:	08009355 	.word	0x08009355
 80092f8:	08009331 	.word	0x08009331
 80092fc:	08009355 	.word	0x08009355
 8009300:	08009355 	.word	0x08009355
 8009304:	08009355 	.word	0x08009355
 8009308:	08009343 	.word	0x08009343
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	681b      	ldr	r3, [r3, #0]
 8009310:	68da      	ldr	r2, [r3, #12]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f042 0202 	orr.w	r2, r2, #2
 800931a:	60da      	str	r2, [r3, #12]
      break;
 800931c:	e01d      	b.n	800935a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	68da      	ldr	r2, [r3, #12]
 8009324:	687b      	ldr	r3, [r7, #4]
 8009326:	681b      	ldr	r3, [r3, #0]
 8009328:	f042 0204 	orr.w	r2, r2, #4
 800932c:	60da      	str	r2, [r3, #12]
      break;
 800932e:	e014      	b.n	800935a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	68da      	ldr	r2, [r3, #12]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f042 0208 	orr.w	r2, r2, #8
 800933e:	60da      	str	r2, [r3, #12]
      break;
 8009340:	e00b      	b.n	800935a <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	68da      	ldr	r2, [r3, #12]
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	f042 0210 	orr.w	r2, r2, #16
 8009350:	60da      	str	r2, [r3, #12]
      break;
 8009352:	e002      	b.n	800935a <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8009354:	2301      	movs	r3, #1
 8009356:	73fb      	strb	r3, [r7, #15]
      break;
 8009358:	bf00      	nop
  }

  if (status == HAL_OK)
 800935a:	7bfb      	ldrb	r3, [r7, #15]
 800935c:	2b00      	cmp	r3, #0
 800935e:	d148      	bne.n	80093f2 <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	2201      	movs	r2, #1
 8009366:	6839      	ldr	r1, [r7, #0]
 8009368:	4618      	mov	r0, r3
 800936a:	f001 f8d5 	bl	800a518 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	4a22      	ldr	r2, [pc, #136]	; (80093fc <HAL_TIM_IC_Start_IT+0x234>)
 8009374:	4293      	cmp	r3, r2
 8009376:	d022      	beq.n	80093be <HAL_TIM_IC_Start_IT+0x1f6>
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009380:	d01d      	beq.n	80093be <HAL_TIM_IC_Start_IT+0x1f6>
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	4a1e      	ldr	r2, [pc, #120]	; (8009400 <HAL_TIM_IC_Start_IT+0x238>)
 8009388:	4293      	cmp	r3, r2
 800938a:	d018      	beq.n	80093be <HAL_TIM_IC_Start_IT+0x1f6>
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	4a1c      	ldr	r2, [pc, #112]	; (8009404 <HAL_TIM_IC_Start_IT+0x23c>)
 8009392:	4293      	cmp	r3, r2
 8009394:	d013      	beq.n	80093be <HAL_TIM_IC_Start_IT+0x1f6>
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	4a1b      	ldr	r2, [pc, #108]	; (8009408 <HAL_TIM_IC_Start_IT+0x240>)
 800939c:	4293      	cmp	r3, r2
 800939e:	d00e      	beq.n	80093be <HAL_TIM_IC_Start_IT+0x1f6>
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	4a19      	ldr	r2, [pc, #100]	; (800940c <HAL_TIM_IC_Start_IT+0x244>)
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d009      	beq.n	80093be <HAL_TIM_IC_Start_IT+0x1f6>
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	4a18      	ldr	r2, [pc, #96]	; (8009410 <HAL_TIM_IC_Start_IT+0x248>)
 80093b0:	4293      	cmp	r3, r2
 80093b2:	d004      	beq.n	80093be <HAL_TIM_IC_Start_IT+0x1f6>
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	4a16      	ldr	r2, [pc, #88]	; (8009414 <HAL_TIM_IC_Start_IT+0x24c>)
 80093ba:	4293      	cmp	r3, r2
 80093bc:	d111      	bne.n	80093e2 <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	689b      	ldr	r3, [r3, #8]
 80093c4:	f003 0307 	and.w	r3, r3, #7
 80093c8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	2b06      	cmp	r3, #6
 80093ce:	d010      	beq.n	80093f2 <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	681a      	ldr	r2, [r3, #0]
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f042 0201 	orr.w	r2, r2, #1
 80093de:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80093e0:	e007      	b.n	80093f2 <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	681a      	ldr	r2, [r3, #0]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f042 0201 	orr.w	r2, r2, #1
 80093f0:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80093f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80093f4:	4618      	mov	r0, r3
 80093f6:	3710      	adds	r7, #16
 80093f8:	46bd      	mov	sp, r7
 80093fa:	bd80      	pop	{r7, pc}
 80093fc:	40010000 	.word	0x40010000
 8009400:	40000400 	.word	0x40000400
 8009404:	40000800 	.word	0x40000800
 8009408:	40000c00 	.word	0x40000c00
 800940c:	40010400 	.word	0x40010400
 8009410:	40014000 	.word	0x40014000
 8009414:	40001800 	.word	0x40001800

08009418 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009418:	b580      	push	{r7, lr}
 800941a:	b082      	sub	sp, #8
 800941c:	af00      	add	r7, sp, #0
 800941e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	691b      	ldr	r3, [r3, #16]
 8009426:	f003 0302 	and.w	r3, r3, #2
 800942a:	2b02      	cmp	r3, #2
 800942c:	d122      	bne.n	8009474 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	68db      	ldr	r3, [r3, #12]
 8009434:	f003 0302 	and.w	r3, r3, #2
 8009438:	2b02      	cmp	r3, #2
 800943a:	d11b      	bne.n	8009474 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	f06f 0202 	mvn.w	r2, #2
 8009444:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009446:	687b      	ldr	r3, [r7, #4]
 8009448:	2201      	movs	r2, #1
 800944a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	699b      	ldr	r3, [r3, #24]
 8009452:	f003 0303 	and.w	r3, r3, #3
 8009456:	2b00      	cmp	r3, #0
 8009458:	d003      	beq.n	8009462 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f7f7 fed4 	bl	8001208 <HAL_TIM_IC_CaptureCallback>
 8009460:	e005      	b.n	800946e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009462:	6878      	ldr	r0, [r7, #4]
 8009464:	f000 fb54 	bl	8009b10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009468:	6878      	ldr	r0, [r7, #4]
 800946a:	f7fc fbed 	bl	8005c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2200      	movs	r2, #0
 8009472:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	691b      	ldr	r3, [r3, #16]
 800947a:	f003 0304 	and.w	r3, r3, #4
 800947e:	2b04      	cmp	r3, #4
 8009480:	d122      	bne.n	80094c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	68db      	ldr	r3, [r3, #12]
 8009488:	f003 0304 	and.w	r3, r3, #4
 800948c:	2b04      	cmp	r3, #4
 800948e:	d11b      	bne.n	80094c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f06f 0204 	mvn.w	r2, #4
 8009498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	2202      	movs	r2, #2
 800949e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	699b      	ldr	r3, [r3, #24]
 80094a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d003      	beq.n	80094b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	f7f7 feaa 	bl	8001208 <HAL_TIM_IC_CaptureCallback>
 80094b4:	e005      	b.n	80094c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80094b6:	6878      	ldr	r0, [r7, #4]
 80094b8:	f000 fb2a 	bl	8009b10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f7fc fbc3 	bl	8005c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	2200      	movs	r2, #0
 80094c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	691b      	ldr	r3, [r3, #16]
 80094ce:	f003 0308 	and.w	r3, r3, #8
 80094d2:	2b08      	cmp	r3, #8
 80094d4:	d122      	bne.n	800951c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	681b      	ldr	r3, [r3, #0]
 80094da:	68db      	ldr	r3, [r3, #12]
 80094dc:	f003 0308 	and.w	r3, r3, #8
 80094e0:	2b08      	cmp	r3, #8
 80094e2:	d11b      	bne.n	800951c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	f06f 0208 	mvn.w	r2, #8
 80094ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2204      	movs	r2, #4
 80094f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	69db      	ldr	r3, [r3, #28]
 80094fa:	f003 0303 	and.w	r3, r3, #3
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d003      	beq.n	800950a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009502:	6878      	ldr	r0, [r7, #4]
 8009504:	f7f7 fe80 	bl	8001208 <HAL_TIM_IC_CaptureCallback>
 8009508:	e005      	b.n	8009516 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f000 fb00 	bl	8009b10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009510:	6878      	ldr	r0, [r7, #4]
 8009512:	f7fc fb99 	bl	8005c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	2200      	movs	r2, #0
 800951a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	691b      	ldr	r3, [r3, #16]
 8009522:	f003 0310 	and.w	r3, r3, #16
 8009526:	2b10      	cmp	r3, #16
 8009528:	d122      	bne.n	8009570 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	68db      	ldr	r3, [r3, #12]
 8009530:	f003 0310 	and.w	r3, r3, #16
 8009534:	2b10      	cmp	r3, #16
 8009536:	d11b      	bne.n	8009570 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	f06f 0210 	mvn.w	r2, #16
 8009540:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	2208      	movs	r2, #8
 8009546:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	69db      	ldr	r3, [r3, #28]
 800954e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009552:	2b00      	cmp	r3, #0
 8009554:	d003      	beq.n	800955e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	f7f7 fe56 	bl	8001208 <HAL_TIM_IC_CaptureCallback>
 800955c:	e005      	b.n	800956a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 fad6 	bl	8009b10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009564:	6878      	ldr	r0, [r7, #4]
 8009566:	f7fc fb6f 	bl	8005c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2200      	movs	r2, #0
 800956e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	691b      	ldr	r3, [r3, #16]
 8009576:	f003 0301 	and.w	r3, r3, #1
 800957a:	2b01      	cmp	r3, #1
 800957c:	d10e      	bne.n	800959c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	68db      	ldr	r3, [r3, #12]
 8009584:	f003 0301 	and.w	r3, r3, #1
 8009588:	2b01      	cmp	r3, #1
 800958a:	d107      	bne.n	800959c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	f06f 0201 	mvn.w	r2, #1
 8009594:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 fab0 	bl	8009afc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	691b      	ldr	r3, [r3, #16]
 80095a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095a6:	2b80      	cmp	r3, #128	; 0x80
 80095a8:	d10e      	bne.n	80095c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	68db      	ldr	r3, [r3, #12]
 80095b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80095b4:	2b80      	cmp	r3, #128	; 0x80
 80095b6:	d107      	bne.n	80095c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80095c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f001 f8a6 	bl	800a714 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	691b      	ldr	r3, [r3, #16]
 80095ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095d2:	2b40      	cmp	r3, #64	; 0x40
 80095d4:	d10e      	bne.n	80095f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	68db      	ldr	r3, [r3, #12]
 80095dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80095e0:	2b40      	cmp	r3, #64	; 0x40
 80095e2:	d107      	bne.n	80095f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80095ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80095ee:	6878      	ldr	r0, [r7, #4]
 80095f0:	f000 fa98 	bl	8009b24 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	691b      	ldr	r3, [r3, #16]
 80095fa:	f003 0320 	and.w	r3, r3, #32
 80095fe:	2b20      	cmp	r3, #32
 8009600:	d10e      	bne.n	8009620 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	68db      	ldr	r3, [r3, #12]
 8009608:	f003 0320 	and.w	r3, r3, #32
 800960c:	2b20      	cmp	r3, #32
 800960e:	d107      	bne.n	8009620 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	f06f 0220 	mvn.w	r2, #32
 8009618:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800961a:	6878      	ldr	r0, [r7, #4]
 800961c:	f001 f870 	bl	800a700 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009620:	bf00      	nop
 8009622:	3708      	adds	r7, #8
 8009624:	46bd      	mov	sp, r7
 8009626:	bd80      	pop	{r7, pc}

08009628 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009634:	2300      	movs	r3, #0
 8009636:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800963e:	2b01      	cmp	r3, #1
 8009640:	d101      	bne.n	8009646 <HAL_TIM_IC_ConfigChannel+0x1e>
 8009642:	2302      	movs	r3, #2
 8009644:	e088      	b.n	8009758 <HAL_TIM_IC_ConfigChannel+0x130>
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	2201      	movs	r2, #1
 800964a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	2b00      	cmp	r3, #0
 8009652:	d11b      	bne.n	800968c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	6818      	ldr	r0, [r3, #0]
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	6819      	ldr	r1, [r3, #0]
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	685a      	ldr	r2, [r3, #4]
 8009660:	68bb      	ldr	r3, [r7, #8]
 8009662:	68db      	ldr	r3, [r3, #12]
 8009664:	f000 fd94 	bl	800a190 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	699a      	ldr	r2, [r3, #24]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f022 020c 	bic.w	r2, r2, #12
 8009676:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	6999      	ldr	r1, [r3, #24]
 800967e:	68bb      	ldr	r3, [r7, #8]
 8009680:	689a      	ldr	r2, [r3, #8]
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	430a      	orrs	r2, r1
 8009688:	619a      	str	r2, [r3, #24]
 800968a:	e060      	b.n	800974e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2b04      	cmp	r3, #4
 8009690:	d11c      	bne.n	80096cc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	6818      	ldr	r0, [r3, #0]
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	6819      	ldr	r1, [r3, #0]
 800969a:	68bb      	ldr	r3, [r7, #8]
 800969c:	685a      	ldr	r2, [r3, #4]
 800969e:	68bb      	ldr	r3, [r7, #8]
 80096a0:	68db      	ldr	r3, [r3, #12]
 80096a2:	f000 fe18 	bl	800a2d6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	699a      	ldr	r2, [r3, #24]
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80096b4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	681b      	ldr	r3, [r3, #0]
 80096ba:	6999      	ldr	r1, [r3, #24]
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	689b      	ldr	r3, [r3, #8]
 80096c0:	021a      	lsls	r2, r3, #8
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	430a      	orrs	r2, r1
 80096c8:	619a      	str	r2, [r3, #24]
 80096ca:	e040      	b.n	800974e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	2b08      	cmp	r3, #8
 80096d0:	d11b      	bne.n	800970a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	6818      	ldr	r0, [r3, #0]
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	6819      	ldr	r1, [r3, #0]
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	685a      	ldr	r2, [r3, #4]
 80096de:	68bb      	ldr	r3, [r7, #8]
 80096e0:	68db      	ldr	r3, [r3, #12]
 80096e2:	f000 fe65 	bl	800a3b0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	69da      	ldr	r2, [r3, #28]
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f022 020c 	bic.w	r2, r2, #12
 80096f4:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	69d9      	ldr	r1, [r3, #28]
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	689a      	ldr	r2, [r3, #8]
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	430a      	orrs	r2, r1
 8009706:	61da      	str	r2, [r3, #28]
 8009708:	e021      	b.n	800974e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	2b0c      	cmp	r3, #12
 800970e:	d11c      	bne.n	800974a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	6818      	ldr	r0, [r3, #0]
 8009714:	68bb      	ldr	r3, [r7, #8]
 8009716:	6819      	ldr	r1, [r3, #0]
 8009718:	68bb      	ldr	r3, [r7, #8]
 800971a:	685a      	ldr	r2, [r3, #4]
 800971c:	68bb      	ldr	r3, [r7, #8]
 800971e:	68db      	ldr	r3, [r3, #12]
 8009720:	f000 fe82 	bl	800a428 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	69da      	ldr	r2, [r3, #28]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8009732:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	69d9      	ldr	r1, [r3, #28]
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	021a      	lsls	r2, r3, #8
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	681b      	ldr	r3, [r3, #0]
 8009744:	430a      	orrs	r2, r1
 8009746:	61da      	str	r2, [r3, #28]
 8009748:	e001      	b.n	800974e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800974a:	2301      	movs	r3, #1
 800974c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2200      	movs	r2, #0
 8009752:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009756:	7dfb      	ldrb	r3, [r7, #23]
}
 8009758:	4618      	mov	r0, r3
 800975a:	3718      	adds	r7, #24
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}

08009760 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b086      	sub	sp, #24
 8009764:	af00      	add	r7, sp, #0
 8009766:	60f8      	str	r0, [r7, #12]
 8009768:	60b9      	str	r1, [r7, #8]
 800976a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800976c:	2300      	movs	r3, #0
 800976e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009776:	2b01      	cmp	r3, #1
 8009778:	d101      	bne.n	800977e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800977a:	2302      	movs	r3, #2
 800977c:	e0ae      	b.n	80098dc <HAL_TIM_PWM_ConfigChannel+0x17c>
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	2201      	movs	r2, #1
 8009782:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2b0c      	cmp	r3, #12
 800978a:	f200 809f 	bhi.w	80098cc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800978e:	a201      	add	r2, pc, #4	; (adr r2, 8009794 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009794:	080097c9 	.word	0x080097c9
 8009798:	080098cd 	.word	0x080098cd
 800979c:	080098cd 	.word	0x080098cd
 80097a0:	080098cd 	.word	0x080098cd
 80097a4:	08009809 	.word	0x08009809
 80097a8:	080098cd 	.word	0x080098cd
 80097ac:	080098cd 	.word	0x080098cd
 80097b0:	080098cd 	.word	0x080098cd
 80097b4:	0800984b 	.word	0x0800984b
 80097b8:	080098cd 	.word	0x080098cd
 80097bc:	080098cd 	.word	0x080098cd
 80097c0:	080098cd 	.word	0x080098cd
 80097c4:	0800988b 	.word	0x0800988b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	68b9      	ldr	r1, [r7, #8]
 80097ce:	4618      	mov	r0, r3
 80097d0:	f000 fb2e 	bl	8009e30 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	699a      	ldr	r2, [r3, #24]
 80097da:	68fb      	ldr	r3, [r7, #12]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f042 0208 	orr.w	r2, r2, #8
 80097e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	699a      	ldr	r2, [r3, #24]
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f022 0204 	bic.w	r2, r2, #4
 80097f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	6999      	ldr	r1, [r3, #24]
 80097fa:	68bb      	ldr	r3, [r7, #8]
 80097fc:	691a      	ldr	r2, [r3, #16]
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	430a      	orrs	r2, r1
 8009804:	619a      	str	r2, [r3, #24]
      break;
 8009806:	e064      	b.n	80098d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	68b9      	ldr	r1, [r7, #8]
 800980e:	4618      	mov	r0, r3
 8009810:	f000 fb7e 	bl	8009f10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	699a      	ldr	r2, [r3, #24]
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009822:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	699a      	ldr	r2, [r3, #24]
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009832:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009834:	68fb      	ldr	r3, [r7, #12]
 8009836:	681b      	ldr	r3, [r3, #0]
 8009838:	6999      	ldr	r1, [r3, #24]
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	691b      	ldr	r3, [r3, #16]
 800983e:	021a      	lsls	r2, r3, #8
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	430a      	orrs	r2, r1
 8009846:	619a      	str	r2, [r3, #24]
      break;
 8009848:	e043      	b.n	80098d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	68b9      	ldr	r1, [r7, #8]
 8009850:	4618      	mov	r0, r3
 8009852:	f000 fbd3 	bl	8009ffc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	69da      	ldr	r2, [r3, #28]
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	f042 0208 	orr.w	r2, r2, #8
 8009864:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009866:	68fb      	ldr	r3, [r7, #12]
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	69da      	ldr	r2, [r3, #28]
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	f022 0204 	bic.w	r2, r2, #4
 8009874:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	69d9      	ldr	r1, [r3, #28]
 800987c:	68bb      	ldr	r3, [r7, #8]
 800987e:	691a      	ldr	r2, [r3, #16]
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	430a      	orrs	r2, r1
 8009886:	61da      	str	r2, [r3, #28]
      break;
 8009888:	e023      	b.n	80098d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68b9      	ldr	r1, [r7, #8]
 8009890:	4618      	mov	r0, r3
 8009892:	f000 fc27 	bl	800a0e4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	69da      	ldr	r2, [r3, #28]
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80098a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	69da      	ldr	r2, [r3, #28]
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80098b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80098b6:	68fb      	ldr	r3, [r7, #12]
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	69d9      	ldr	r1, [r3, #28]
 80098bc:	68bb      	ldr	r3, [r7, #8]
 80098be:	691b      	ldr	r3, [r3, #16]
 80098c0:	021a      	lsls	r2, r3, #8
 80098c2:	68fb      	ldr	r3, [r7, #12]
 80098c4:	681b      	ldr	r3, [r3, #0]
 80098c6:	430a      	orrs	r2, r1
 80098c8:	61da      	str	r2, [r3, #28]
      break;
 80098ca:	e002      	b.n	80098d2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	75fb      	strb	r3, [r7, #23]
      break;
 80098d0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	2200      	movs	r2, #0
 80098d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80098da:	7dfb      	ldrb	r3, [r7, #23]
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3718      	adds	r7, #24
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b084      	sub	sp, #16
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
 80098ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80098ee:	2300      	movs	r3, #0
 80098f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80098f8:	2b01      	cmp	r3, #1
 80098fa:	d101      	bne.n	8009900 <HAL_TIM_ConfigClockSource+0x1c>
 80098fc:	2302      	movs	r3, #2
 80098fe:	e0b4      	b.n	8009a6a <HAL_TIM_ConfigClockSource+0x186>
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	2201      	movs	r2, #1
 8009904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	2202      	movs	r2, #2
 800990c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	689b      	ldr	r3, [r3, #8]
 8009916:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009918:	68bb      	ldr	r3, [r7, #8]
 800991a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800991e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8009926:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	68ba      	ldr	r2, [r7, #8]
 800992e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009930:	683b      	ldr	r3, [r7, #0]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009938:	d03e      	beq.n	80099b8 <HAL_TIM_ConfigClockSource+0xd4>
 800993a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800993e:	f200 8087 	bhi.w	8009a50 <HAL_TIM_ConfigClockSource+0x16c>
 8009942:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009946:	f000 8086 	beq.w	8009a56 <HAL_TIM_ConfigClockSource+0x172>
 800994a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800994e:	d87f      	bhi.n	8009a50 <HAL_TIM_ConfigClockSource+0x16c>
 8009950:	2b70      	cmp	r3, #112	; 0x70
 8009952:	d01a      	beq.n	800998a <HAL_TIM_ConfigClockSource+0xa6>
 8009954:	2b70      	cmp	r3, #112	; 0x70
 8009956:	d87b      	bhi.n	8009a50 <HAL_TIM_ConfigClockSource+0x16c>
 8009958:	2b60      	cmp	r3, #96	; 0x60
 800995a:	d050      	beq.n	80099fe <HAL_TIM_ConfigClockSource+0x11a>
 800995c:	2b60      	cmp	r3, #96	; 0x60
 800995e:	d877      	bhi.n	8009a50 <HAL_TIM_ConfigClockSource+0x16c>
 8009960:	2b50      	cmp	r3, #80	; 0x50
 8009962:	d03c      	beq.n	80099de <HAL_TIM_ConfigClockSource+0xfa>
 8009964:	2b50      	cmp	r3, #80	; 0x50
 8009966:	d873      	bhi.n	8009a50 <HAL_TIM_ConfigClockSource+0x16c>
 8009968:	2b40      	cmp	r3, #64	; 0x40
 800996a:	d058      	beq.n	8009a1e <HAL_TIM_ConfigClockSource+0x13a>
 800996c:	2b40      	cmp	r3, #64	; 0x40
 800996e:	d86f      	bhi.n	8009a50 <HAL_TIM_ConfigClockSource+0x16c>
 8009970:	2b30      	cmp	r3, #48	; 0x30
 8009972:	d064      	beq.n	8009a3e <HAL_TIM_ConfigClockSource+0x15a>
 8009974:	2b30      	cmp	r3, #48	; 0x30
 8009976:	d86b      	bhi.n	8009a50 <HAL_TIM_ConfigClockSource+0x16c>
 8009978:	2b20      	cmp	r3, #32
 800997a:	d060      	beq.n	8009a3e <HAL_TIM_ConfigClockSource+0x15a>
 800997c:	2b20      	cmp	r3, #32
 800997e:	d867      	bhi.n	8009a50 <HAL_TIM_ConfigClockSource+0x16c>
 8009980:	2b00      	cmp	r3, #0
 8009982:	d05c      	beq.n	8009a3e <HAL_TIM_ConfigClockSource+0x15a>
 8009984:	2b10      	cmp	r3, #16
 8009986:	d05a      	beq.n	8009a3e <HAL_TIM_ConfigClockSource+0x15a>
 8009988:	e062      	b.n	8009a50 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	6818      	ldr	r0, [r3, #0]
 800998e:	683b      	ldr	r3, [r7, #0]
 8009990:	6899      	ldr	r1, [r3, #8]
 8009992:	683b      	ldr	r3, [r7, #0]
 8009994:	685a      	ldr	r2, [r3, #4]
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	68db      	ldr	r3, [r3, #12]
 800999a:	f000 fd9d 	bl	800a4d8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	689b      	ldr	r3, [r3, #8]
 80099a4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80099a6:	68bb      	ldr	r3, [r7, #8]
 80099a8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80099ac:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	68ba      	ldr	r2, [r7, #8]
 80099b4:	609a      	str	r2, [r3, #8]
      break;
 80099b6:	e04f      	b.n	8009a58 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	6818      	ldr	r0, [r3, #0]
 80099bc:	683b      	ldr	r3, [r7, #0]
 80099be:	6899      	ldr	r1, [r3, #8]
 80099c0:	683b      	ldr	r3, [r7, #0]
 80099c2:	685a      	ldr	r2, [r3, #4]
 80099c4:	683b      	ldr	r3, [r7, #0]
 80099c6:	68db      	ldr	r3, [r3, #12]
 80099c8:	f000 fd86 	bl	800a4d8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	689a      	ldr	r2, [r3, #8]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80099da:	609a      	str	r2, [r3, #8]
      break;
 80099dc:	e03c      	b.n	8009a58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6818      	ldr	r0, [r3, #0]
 80099e2:	683b      	ldr	r3, [r7, #0]
 80099e4:	6859      	ldr	r1, [r3, #4]
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	68db      	ldr	r3, [r3, #12]
 80099ea:	461a      	mov	r2, r3
 80099ec:	f000 fc44 	bl	800a278 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	2150      	movs	r1, #80	; 0x50
 80099f6:	4618      	mov	r0, r3
 80099f8:	f000 fd53 	bl	800a4a2 <TIM_ITRx_SetConfig>
      break;
 80099fc:	e02c      	b.n	8009a58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6818      	ldr	r0, [r3, #0]
 8009a02:	683b      	ldr	r3, [r7, #0]
 8009a04:	6859      	ldr	r1, [r3, #4]
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	68db      	ldr	r3, [r3, #12]
 8009a0a:	461a      	mov	r2, r3
 8009a0c:	f000 fca0 	bl	800a350 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	2160      	movs	r1, #96	; 0x60
 8009a16:	4618      	mov	r0, r3
 8009a18:	f000 fd43 	bl	800a4a2 <TIM_ITRx_SetConfig>
      break;
 8009a1c:	e01c      	b.n	8009a58 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	6818      	ldr	r0, [r3, #0]
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	6859      	ldr	r1, [r3, #4]
 8009a26:	683b      	ldr	r3, [r7, #0]
 8009a28:	68db      	ldr	r3, [r3, #12]
 8009a2a:	461a      	mov	r2, r3
 8009a2c:	f000 fc24 	bl	800a278 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	2140      	movs	r1, #64	; 0x40
 8009a36:	4618      	mov	r0, r3
 8009a38:	f000 fd33 	bl	800a4a2 <TIM_ITRx_SetConfig>
      break;
 8009a3c:	e00c      	b.n	8009a58 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	681a      	ldr	r2, [r3, #0]
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4619      	mov	r1, r3
 8009a48:	4610      	mov	r0, r2
 8009a4a:	f000 fd2a 	bl	800a4a2 <TIM_ITRx_SetConfig>
      break;
 8009a4e:	e003      	b.n	8009a58 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009a50:	2301      	movs	r3, #1
 8009a52:	73fb      	strb	r3, [r7, #15]
      break;
 8009a54:	e000      	b.n	8009a58 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009a56:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	2201      	movs	r2, #1
 8009a5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2200      	movs	r2, #0
 8009a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8009a68:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3710      	adds	r7, #16
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}
	...

08009a74 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009a74:	b480      	push	{r7}
 8009a76:	b085      	sub	sp, #20
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
 8009a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8009a7e:	2300      	movs	r3, #0
 8009a80:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8009a82:	683b      	ldr	r3, [r7, #0]
 8009a84:	2b0c      	cmp	r3, #12
 8009a86:	d831      	bhi.n	8009aec <HAL_TIM_ReadCapturedValue+0x78>
 8009a88:	a201      	add	r2, pc, #4	; (adr r2, 8009a90 <HAL_TIM_ReadCapturedValue+0x1c>)
 8009a8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a8e:	bf00      	nop
 8009a90:	08009ac5 	.word	0x08009ac5
 8009a94:	08009aed 	.word	0x08009aed
 8009a98:	08009aed 	.word	0x08009aed
 8009a9c:	08009aed 	.word	0x08009aed
 8009aa0:	08009acf 	.word	0x08009acf
 8009aa4:	08009aed 	.word	0x08009aed
 8009aa8:	08009aed 	.word	0x08009aed
 8009aac:	08009aed 	.word	0x08009aed
 8009ab0:	08009ad9 	.word	0x08009ad9
 8009ab4:	08009aed 	.word	0x08009aed
 8009ab8:	08009aed 	.word	0x08009aed
 8009abc:	08009aed 	.word	0x08009aed
 8009ac0:	08009ae3 	.word	0x08009ae3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009aca:	60fb      	str	r3, [r7, #12]

      break;
 8009acc:	e00f      	b.n	8009aee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ad4:	60fb      	str	r3, [r7, #12]

      break;
 8009ad6:	e00a      	b.n	8009aee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009ade:	60fb      	str	r3, [r7, #12]

      break;
 8009ae0:	e005      	b.n	8009aee <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ae8:	60fb      	str	r3, [r7, #12]

      break;
 8009aea:	e000      	b.n	8009aee <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8009aec:	bf00      	nop
  }

  return tmpreg;
 8009aee:	68fb      	ldr	r3, [r7, #12]
}
 8009af0:	4618      	mov	r0, r3
 8009af2:	3714      	adds	r7, #20
 8009af4:	46bd      	mov	sp, r7
 8009af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009afa:	4770      	bx	lr

08009afc <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009afc:	b480      	push	{r7}
 8009afe:	b083      	sub	sp, #12
 8009b00:	af00      	add	r7, sp, #0
 8009b02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8009b04:	bf00      	nop
 8009b06:	370c      	adds	r7, #12
 8009b08:	46bd      	mov	sp, r7
 8009b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b0e:	4770      	bx	lr

08009b10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009b18:	bf00      	nop
 8009b1a:	370c      	adds	r7, #12
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b083      	sub	sp, #12
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009b2c:	bf00      	nop
 8009b2e:	370c      	adds	r7, #12
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b083      	sub	sp, #12
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009b40:	bf00      	nop
 8009b42:	370c      	adds	r7, #12
 8009b44:	46bd      	mov	sp, r7
 8009b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b4a:	4770      	bx	lr

08009b4c <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8009b4c:	b580      	push	{r7, lr}
 8009b4e:	b084      	sub	sp, #16
 8009b50:	af00      	add	r7, sp, #0
 8009b52:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009b58:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b5e:	687a      	ldr	r2, [r7, #4]
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d107      	bne.n	8009b74 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	2201      	movs	r2, #1
 8009b68:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	2201      	movs	r2, #1
 8009b6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009b72:	e02a      	b.n	8009bca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b78:	687a      	ldr	r2, [r7, #4]
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d107      	bne.n	8009b8e <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	2202      	movs	r2, #2
 8009b82:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2201      	movs	r2, #1
 8009b88:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009b8c:	e01d      	b.n	8009bca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b92:	687a      	ldr	r2, [r7, #4]
 8009b94:	429a      	cmp	r2, r3
 8009b96:	d107      	bne.n	8009ba8 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	2204      	movs	r2, #4
 8009b9c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	2201      	movs	r2, #1
 8009ba2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009ba6:	e010      	b.n	8009bca <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009bac:	687a      	ldr	r2, [r7, #4]
 8009bae:	429a      	cmp	r2, r3
 8009bb0:	d107      	bne.n	8009bc2 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	2208      	movs	r2, #8
 8009bb6:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	2201      	movs	r2, #1
 8009bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8009bc0:	e003      	b.n	8009bca <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	2201      	movs	r2, #1
 8009bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009bca:	68f8      	ldr	r0, [r7, #12]
 8009bcc:	f7ff ffb4 	bl	8009b38 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009bd0:	68fb      	ldr	r3, [r7, #12]
 8009bd2:	2200      	movs	r2, #0
 8009bd4:	771a      	strb	r2, [r3, #28]
}
 8009bd6:	bf00      	nop
 8009bd8:	3710      	adds	r7, #16
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}

08009bde <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8009bde:	b580      	push	{r7, lr}
 8009be0:	b084      	sub	sp, #16
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bea:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bf0:	687a      	ldr	r2, [r7, #4]
 8009bf2:	429a      	cmp	r2, r3
 8009bf4:	d10b      	bne.n	8009c0e <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	69db      	ldr	r3, [r3, #28]
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d136      	bne.n	8009c72 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	2201      	movs	r2, #1
 8009c08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009c0c:	e031      	b.n	8009c72 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009c12:	687a      	ldr	r2, [r7, #4]
 8009c14:	429a      	cmp	r2, r3
 8009c16:	d10b      	bne.n	8009c30 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	2202      	movs	r2, #2
 8009c1c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	69db      	ldr	r3, [r3, #28]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d125      	bne.n	8009c72 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	2201      	movs	r2, #1
 8009c2a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009c2e:	e020      	b.n	8009c72 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c34:	687a      	ldr	r2, [r7, #4]
 8009c36:	429a      	cmp	r2, r3
 8009c38:	d10b      	bne.n	8009c52 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009c3a:	68fb      	ldr	r3, [r7, #12]
 8009c3c:	2204      	movs	r2, #4
 8009c3e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	69db      	ldr	r3, [r3, #28]
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d114      	bne.n	8009c72 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	2201      	movs	r2, #1
 8009c4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009c50:	e00f      	b.n	8009c72 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009c56:	687a      	ldr	r2, [r7, #4]
 8009c58:	429a      	cmp	r2, r3
 8009c5a:	d10a      	bne.n	8009c72 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	2208      	movs	r2, #8
 8009c60:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	69db      	ldr	r3, [r3, #28]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d103      	bne.n	8009c72 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009c6a:	68fb      	ldr	r3, [r7, #12]
 8009c6c:	2201      	movs	r2, #1
 8009c6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009c72:	68f8      	ldr	r0, [r7, #12]
 8009c74:	f7fb ffe8 	bl	8005c48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	771a      	strb	r2, [r3, #28]
}
 8009c7e:	bf00      	nop
 8009c80:	3710      	adds	r7, #16
 8009c82:	46bd      	mov	sp, r7
 8009c84:	bd80      	pop	{r7, pc}

08009c86 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009c86:	b580      	push	{r7, lr}
 8009c88:	b084      	sub	sp, #16
 8009c8a:	af00      	add	r7, sp, #0
 8009c8c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c92:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c98:	687a      	ldr	r2, [r7, #4]
 8009c9a:	429a      	cmp	r2, r3
 8009c9c:	d103      	bne.n	8009ca6 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	2201      	movs	r2, #1
 8009ca2:	771a      	strb	r2, [r3, #28]
 8009ca4:	e019      	b.n	8009cda <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009ca6:	68fb      	ldr	r3, [r7, #12]
 8009ca8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009caa:	687a      	ldr	r2, [r7, #4]
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d103      	bne.n	8009cb8 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	2202      	movs	r2, #2
 8009cb4:	771a      	strb	r2, [r3, #28]
 8009cb6:	e010      	b.n	8009cda <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	429a      	cmp	r2, r3
 8009cc0:	d103      	bne.n	8009cca <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	2204      	movs	r2, #4
 8009cc6:	771a      	strb	r2, [r3, #28]
 8009cc8:	e007      	b.n	8009cda <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cce:	687a      	ldr	r2, [r7, #4]
 8009cd0:	429a      	cmp	r2, r3
 8009cd2:	d102      	bne.n	8009cda <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	2208      	movs	r2, #8
 8009cd8:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8009cda:	68f8      	ldr	r0, [r7, #12]
 8009cdc:	f7fc f810 	bl	8005d00 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2200      	movs	r2, #0
 8009ce4:	771a      	strb	r2, [r3, #28]
}
 8009ce6:	bf00      	nop
 8009ce8:	3710      	adds	r7, #16
 8009cea:	46bd      	mov	sp, r7
 8009cec:	bd80      	pop	{r7, pc}
	...

08009cf0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009cf0:	b480      	push	{r7}
 8009cf2:	b085      	sub	sp, #20
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
 8009cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	4a40      	ldr	r2, [pc, #256]	; (8009e04 <TIM_Base_SetConfig+0x114>)
 8009d04:	4293      	cmp	r3, r2
 8009d06:	d013      	beq.n	8009d30 <TIM_Base_SetConfig+0x40>
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d0e:	d00f      	beq.n	8009d30 <TIM_Base_SetConfig+0x40>
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	4a3d      	ldr	r2, [pc, #244]	; (8009e08 <TIM_Base_SetConfig+0x118>)
 8009d14:	4293      	cmp	r3, r2
 8009d16:	d00b      	beq.n	8009d30 <TIM_Base_SetConfig+0x40>
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	4a3c      	ldr	r2, [pc, #240]	; (8009e0c <TIM_Base_SetConfig+0x11c>)
 8009d1c:	4293      	cmp	r3, r2
 8009d1e:	d007      	beq.n	8009d30 <TIM_Base_SetConfig+0x40>
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	4a3b      	ldr	r2, [pc, #236]	; (8009e10 <TIM_Base_SetConfig+0x120>)
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d003      	beq.n	8009d30 <TIM_Base_SetConfig+0x40>
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	4a3a      	ldr	r2, [pc, #232]	; (8009e14 <TIM_Base_SetConfig+0x124>)
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	d108      	bne.n	8009d42 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009d36:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	685b      	ldr	r3, [r3, #4]
 8009d3c:	68fa      	ldr	r2, [r7, #12]
 8009d3e:	4313      	orrs	r3, r2
 8009d40:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	4a2f      	ldr	r2, [pc, #188]	; (8009e04 <TIM_Base_SetConfig+0x114>)
 8009d46:	4293      	cmp	r3, r2
 8009d48:	d02b      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d50:	d027      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	4a2c      	ldr	r2, [pc, #176]	; (8009e08 <TIM_Base_SetConfig+0x118>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d023      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	4a2b      	ldr	r2, [pc, #172]	; (8009e0c <TIM_Base_SetConfig+0x11c>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d01f      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	4a2a      	ldr	r2, [pc, #168]	; (8009e10 <TIM_Base_SetConfig+0x120>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d01b      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	4a29      	ldr	r2, [pc, #164]	; (8009e14 <TIM_Base_SetConfig+0x124>)
 8009d6e:	4293      	cmp	r3, r2
 8009d70:	d017      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	4a28      	ldr	r2, [pc, #160]	; (8009e18 <TIM_Base_SetConfig+0x128>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d013      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	4a27      	ldr	r2, [pc, #156]	; (8009e1c <TIM_Base_SetConfig+0x12c>)
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d00f      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	4a26      	ldr	r2, [pc, #152]	; (8009e20 <TIM_Base_SetConfig+0x130>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d00b      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	4a25      	ldr	r2, [pc, #148]	; (8009e24 <TIM_Base_SetConfig+0x134>)
 8009d8e:	4293      	cmp	r3, r2
 8009d90:	d007      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	4a24      	ldr	r2, [pc, #144]	; (8009e28 <TIM_Base_SetConfig+0x138>)
 8009d96:	4293      	cmp	r3, r2
 8009d98:	d003      	beq.n	8009da2 <TIM_Base_SetConfig+0xb2>
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	4a23      	ldr	r2, [pc, #140]	; (8009e2c <TIM_Base_SetConfig+0x13c>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d108      	bne.n	8009db4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009da8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009daa:	683b      	ldr	r3, [r7, #0]
 8009dac:	68db      	ldr	r3, [r3, #12]
 8009dae:	68fa      	ldr	r2, [r7, #12]
 8009db0:	4313      	orrs	r3, r2
 8009db2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	695b      	ldr	r3, [r3, #20]
 8009dbe:	4313      	orrs	r3, r2
 8009dc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	68fa      	ldr	r2, [r7, #12]
 8009dc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009dc8:	683b      	ldr	r3, [r7, #0]
 8009dca:	689a      	ldr	r2, [r3, #8]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009dd0:	683b      	ldr	r3, [r7, #0]
 8009dd2:	681a      	ldr	r2, [r3, #0]
 8009dd4:	687b      	ldr	r3, [r7, #4]
 8009dd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	4a0a      	ldr	r2, [pc, #40]	; (8009e04 <TIM_Base_SetConfig+0x114>)
 8009ddc:	4293      	cmp	r3, r2
 8009dde:	d003      	beq.n	8009de8 <TIM_Base_SetConfig+0xf8>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	4a0c      	ldr	r2, [pc, #48]	; (8009e14 <TIM_Base_SetConfig+0x124>)
 8009de4:	4293      	cmp	r3, r2
 8009de6:	d103      	bne.n	8009df0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009de8:	683b      	ldr	r3, [r7, #0]
 8009dea:	691a      	ldr	r2, [r3, #16]
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2201      	movs	r2, #1
 8009df4:	615a      	str	r2, [r3, #20]
}
 8009df6:	bf00      	nop
 8009df8:	3714      	adds	r7, #20
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e00:	4770      	bx	lr
 8009e02:	bf00      	nop
 8009e04:	40010000 	.word	0x40010000
 8009e08:	40000400 	.word	0x40000400
 8009e0c:	40000800 	.word	0x40000800
 8009e10:	40000c00 	.word	0x40000c00
 8009e14:	40010400 	.word	0x40010400
 8009e18:	40014000 	.word	0x40014000
 8009e1c:	40014400 	.word	0x40014400
 8009e20:	40014800 	.word	0x40014800
 8009e24:	40001800 	.word	0x40001800
 8009e28:	40001c00 	.word	0x40001c00
 8009e2c:	40002000 	.word	0x40002000

08009e30 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009e30:	b480      	push	{r7}
 8009e32:	b087      	sub	sp, #28
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	6a1b      	ldr	r3, [r3, #32]
 8009e3e:	f023 0201 	bic.w	r2, r3, #1
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6a1b      	ldr	r3, [r3, #32]
 8009e4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	685b      	ldr	r3, [r3, #4]
 8009e50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	699b      	ldr	r3, [r3, #24]
 8009e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009e60:	68fb      	ldr	r3, [r7, #12]
 8009e62:	f023 0303 	bic.w	r3, r3, #3
 8009e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009e68:	683b      	ldr	r3, [r7, #0]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	68fa      	ldr	r2, [r7, #12]
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009e72:	697b      	ldr	r3, [r7, #20]
 8009e74:	f023 0302 	bic.w	r3, r3, #2
 8009e78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	689b      	ldr	r3, [r3, #8]
 8009e7e:	697a      	ldr	r2, [r7, #20]
 8009e80:	4313      	orrs	r3, r2
 8009e82:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	4a20      	ldr	r2, [pc, #128]	; (8009f08 <TIM_OC1_SetConfig+0xd8>)
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	d003      	beq.n	8009e94 <TIM_OC1_SetConfig+0x64>
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	4a1f      	ldr	r2, [pc, #124]	; (8009f0c <TIM_OC1_SetConfig+0xdc>)
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d10c      	bne.n	8009eae <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	f023 0308 	bic.w	r3, r3, #8
 8009e9a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009e9c:	683b      	ldr	r3, [r7, #0]
 8009e9e:	68db      	ldr	r3, [r3, #12]
 8009ea0:	697a      	ldr	r2, [r7, #20]
 8009ea2:	4313      	orrs	r3, r2
 8009ea4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009ea6:	697b      	ldr	r3, [r7, #20]
 8009ea8:	f023 0304 	bic.w	r3, r3, #4
 8009eac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	4a15      	ldr	r2, [pc, #84]	; (8009f08 <TIM_OC1_SetConfig+0xd8>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d003      	beq.n	8009ebe <TIM_OC1_SetConfig+0x8e>
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	4a14      	ldr	r2, [pc, #80]	; (8009f0c <TIM_OC1_SetConfig+0xdc>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d111      	bne.n	8009ee2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009ebe:	693b      	ldr	r3, [r7, #16]
 8009ec0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009ec4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009ec6:	693b      	ldr	r3, [r7, #16]
 8009ec8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009ecc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009ece:	683b      	ldr	r3, [r7, #0]
 8009ed0:	695b      	ldr	r3, [r3, #20]
 8009ed2:	693a      	ldr	r2, [r7, #16]
 8009ed4:	4313      	orrs	r3, r2
 8009ed6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	699b      	ldr	r3, [r3, #24]
 8009edc:	693a      	ldr	r2, [r7, #16]
 8009ede:	4313      	orrs	r3, r2
 8009ee0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	693a      	ldr	r2, [r7, #16]
 8009ee6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	68fa      	ldr	r2, [r7, #12]
 8009eec:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	685a      	ldr	r2, [r3, #4]
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	697a      	ldr	r2, [r7, #20]
 8009efa:	621a      	str	r2, [r3, #32]
}
 8009efc:	bf00      	nop
 8009efe:	371c      	adds	r7, #28
 8009f00:	46bd      	mov	sp, r7
 8009f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f06:	4770      	bx	lr
 8009f08:	40010000 	.word	0x40010000
 8009f0c:	40010400 	.word	0x40010400

08009f10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f10:	b480      	push	{r7}
 8009f12:	b087      	sub	sp, #28
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6a1b      	ldr	r3, [r3, #32]
 8009f1e:	f023 0210 	bic.w	r2, r3, #16
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6a1b      	ldr	r3, [r3, #32]
 8009f2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	699b      	ldr	r3, [r3, #24]
 8009f36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009f3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8009f48:	683b      	ldr	r3, [r7, #0]
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	021b      	lsls	r3, r3, #8
 8009f4e:	68fa      	ldr	r2, [r7, #12]
 8009f50:	4313      	orrs	r3, r2
 8009f52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009f54:	697b      	ldr	r3, [r7, #20]
 8009f56:	f023 0320 	bic.w	r3, r3, #32
 8009f5a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	689b      	ldr	r3, [r3, #8]
 8009f60:	011b      	lsls	r3, r3, #4
 8009f62:	697a      	ldr	r2, [r7, #20]
 8009f64:	4313      	orrs	r3, r2
 8009f66:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	4a22      	ldr	r2, [pc, #136]	; (8009ff4 <TIM_OC2_SetConfig+0xe4>)
 8009f6c:	4293      	cmp	r3, r2
 8009f6e:	d003      	beq.n	8009f78 <TIM_OC2_SetConfig+0x68>
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	4a21      	ldr	r2, [pc, #132]	; (8009ff8 <TIM_OC2_SetConfig+0xe8>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d10d      	bne.n	8009f94 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009f78:	697b      	ldr	r3, [r7, #20]
 8009f7a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	68db      	ldr	r3, [r3, #12]
 8009f84:	011b      	lsls	r3, r3, #4
 8009f86:	697a      	ldr	r2, [r7, #20]
 8009f88:	4313      	orrs	r3, r2
 8009f8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009f8c:	697b      	ldr	r3, [r7, #20]
 8009f8e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009f92:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	4a17      	ldr	r2, [pc, #92]	; (8009ff4 <TIM_OC2_SetConfig+0xe4>)
 8009f98:	4293      	cmp	r3, r2
 8009f9a:	d003      	beq.n	8009fa4 <TIM_OC2_SetConfig+0x94>
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	4a16      	ldr	r2, [pc, #88]	; (8009ff8 <TIM_OC2_SetConfig+0xe8>)
 8009fa0:	4293      	cmp	r3, r2
 8009fa2:	d113      	bne.n	8009fcc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009fa4:	693b      	ldr	r3, [r7, #16]
 8009fa6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009faa:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009fac:	693b      	ldr	r3, [r7, #16]
 8009fae:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009fb2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	695b      	ldr	r3, [r3, #20]
 8009fb8:	009b      	lsls	r3, r3, #2
 8009fba:	693a      	ldr	r2, [r7, #16]
 8009fbc:	4313      	orrs	r3, r2
 8009fbe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009fc0:	683b      	ldr	r3, [r7, #0]
 8009fc2:	699b      	ldr	r3, [r3, #24]
 8009fc4:	009b      	lsls	r3, r3, #2
 8009fc6:	693a      	ldr	r2, [r7, #16]
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	693a      	ldr	r2, [r7, #16]
 8009fd0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	68fa      	ldr	r2, [r7, #12]
 8009fd6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009fd8:	683b      	ldr	r3, [r7, #0]
 8009fda:	685a      	ldr	r2, [r3, #4]
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	697a      	ldr	r2, [r7, #20]
 8009fe4:	621a      	str	r2, [r3, #32]
}
 8009fe6:	bf00      	nop
 8009fe8:	371c      	adds	r7, #28
 8009fea:	46bd      	mov	sp, r7
 8009fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff0:	4770      	bx	lr
 8009ff2:	bf00      	nop
 8009ff4:	40010000 	.word	0x40010000
 8009ff8:	40010400 	.word	0x40010400

08009ffc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009ffc:	b480      	push	{r7}
 8009ffe:	b087      	sub	sp, #28
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	6a1b      	ldr	r3, [r3, #32]
 800a00a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6a1b      	ldr	r3, [r3, #32]
 800a016:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	69db      	ldr	r3, [r3, #28]
 800a022:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a02a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	f023 0303 	bic.w	r3, r3, #3
 800a032:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a034:	683b      	ldr	r3, [r7, #0]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	68fa      	ldr	r2, [r7, #12]
 800a03a:	4313      	orrs	r3, r2
 800a03c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a03e:	697b      	ldr	r3, [r7, #20]
 800a040:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a044:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a046:	683b      	ldr	r3, [r7, #0]
 800a048:	689b      	ldr	r3, [r3, #8]
 800a04a:	021b      	lsls	r3, r3, #8
 800a04c:	697a      	ldr	r2, [r7, #20]
 800a04e:	4313      	orrs	r3, r2
 800a050:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	4a21      	ldr	r2, [pc, #132]	; (800a0dc <TIM_OC3_SetConfig+0xe0>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d003      	beq.n	800a062 <TIM_OC3_SetConfig+0x66>
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	4a20      	ldr	r2, [pc, #128]	; (800a0e0 <TIM_OC3_SetConfig+0xe4>)
 800a05e:	4293      	cmp	r3, r2
 800a060:	d10d      	bne.n	800a07e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a062:	697b      	ldr	r3, [r7, #20]
 800a064:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a068:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a06a:	683b      	ldr	r3, [r7, #0]
 800a06c:	68db      	ldr	r3, [r3, #12]
 800a06e:	021b      	lsls	r3, r3, #8
 800a070:	697a      	ldr	r2, [r7, #20]
 800a072:	4313      	orrs	r3, r2
 800a074:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a076:	697b      	ldr	r3, [r7, #20]
 800a078:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a07c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	4a16      	ldr	r2, [pc, #88]	; (800a0dc <TIM_OC3_SetConfig+0xe0>)
 800a082:	4293      	cmp	r3, r2
 800a084:	d003      	beq.n	800a08e <TIM_OC3_SetConfig+0x92>
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	4a15      	ldr	r2, [pc, #84]	; (800a0e0 <TIM_OC3_SetConfig+0xe4>)
 800a08a:	4293      	cmp	r3, r2
 800a08c:	d113      	bne.n	800a0b6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a08e:	693b      	ldr	r3, [r7, #16]
 800a090:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a094:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a096:	693b      	ldr	r3, [r7, #16]
 800a098:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a09c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	695b      	ldr	r3, [r3, #20]
 800a0a2:	011b      	lsls	r3, r3, #4
 800a0a4:	693a      	ldr	r2, [r7, #16]
 800a0a6:	4313      	orrs	r3, r2
 800a0a8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a0aa:	683b      	ldr	r3, [r7, #0]
 800a0ac:	699b      	ldr	r3, [r3, #24]
 800a0ae:	011b      	lsls	r3, r3, #4
 800a0b0:	693a      	ldr	r2, [r7, #16]
 800a0b2:	4313      	orrs	r3, r2
 800a0b4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	693a      	ldr	r2, [r7, #16]
 800a0ba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	68fa      	ldr	r2, [r7, #12]
 800a0c0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a0c2:	683b      	ldr	r3, [r7, #0]
 800a0c4:	685a      	ldr	r2, [r3, #4]
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	697a      	ldr	r2, [r7, #20]
 800a0ce:	621a      	str	r2, [r3, #32]
}
 800a0d0:	bf00      	nop
 800a0d2:	371c      	adds	r7, #28
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0da:	4770      	bx	lr
 800a0dc:	40010000 	.word	0x40010000
 800a0e0:	40010400 	.word	0x40010400

0800a0e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b087      	sub	sp, #28
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	6a1b      	ldr	r3, [r3, #32]
 800a0f2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	6a1b      	ldr	r3, [r3, #32]
 800a0fe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	685b      	ldr	r3, [r3, #4]
 800a104:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	69db      	ldr	r3, [r3, #28]
 800a10a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a112:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a11a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a11c:	683b      	ldr	r3, [r7, #0]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	021b      	lsls	r3, r3, #8
 800a122:	68fa      	ldr	r2, [r7, #12]
 800a124:	4313      	orrs	r3, r2
 800a126:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a12e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a130:	683b      	ldr	r3, [r7, #0]
 800a132:	689b      	ldr	r3, [r3, #8]
 800a134:	031b      	lsls	r3, r3, #12
 800a136:	693a      	ldr	r2, [r7, #16]
 800a138:	4313      	orrs	r3, r2
 800a13a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	4a12      	ldr	r2, [pc, #72]	; (800a188 <TIM_OC4_SetConfig+0xa4>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d003      	beq.n	800a14c <TIM_OC4_SetConfig+0x68>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	4a11      	ldr	r2, [pc, #68]	; (800a18c <TIM_OC4_SetConfig+0xa8>)
 800a148:	4293      	cmp	r3, r2
 800a14a:	d109      	bne.n	800a160 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a152:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a154:	683b      	ldr	r3, [r7, #0]
 800a156:	695b      	ldr	r3, [r3, #20]
 800a158:	019b      	lsls	r3, r3, #6
 800a15a:	697a      	ldr	r2, [r7, #20]
 800a15c:	4313      	orrs	r3, r2
 800a15e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	697a      	ldr	r2, [r7, #20]
 800a164:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	68fa      	ldr	r2, [r7, #12]
 800a16a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a16c:	683b      	ldr	r3, [r7, #0]
 800a16e:	685a      	ldr	r2, [r3, #4]
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	693a      	ldr	r2, [r7, #16]
 800a178:	621a      	str	r2, [r3, #32]
}
 800a17a:	bf00      	nop
 800a17c:	371c      	adds	r7, #28
 800a17e:	46bd      	mov	sp, r7
 800a180:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a184:	4770      	bx	lr
 800a186:	bf00      	nop
 800a188:	40010000 	.word	0x40010000
 800a18c:	40010400 	.word	0x40010400

0800a190 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800a190:	b480      	push	{r7}
 800a192:	b087      	sub	sp, #28
 800a194:	af00      	add	r7, sp, #0
 800a196:	60f8      	str	r0, [r7, #12]
 800a198:	60b9      	str	r1, [r7, #8]
 800a19a:	607a      	str	r2, [r7, #4]
 800a19c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a19e:	68fb      	ldr	r3, [r7, #12]
 800a1a0:	6a1b      	ldr	r3, [r3, #32]
 800a1a2:	f023 0201 	bic.w	r2, r3, #1
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	699b      	ldr	r3, [r3, #24]
 800a1ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	6a1b      	ldr	r3, [r3, #32]
 800a1b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800a1b6:	68fb      	ldr	r3, [r7, #12]
 800a1b8:	4a28      	ldr	r2, [pc, #160]	; (800a25c <TIM_TI1_SetConfig+0xcc>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d01b      	beq.n	800a1f6 <TIM_TI1_SetConfig+0x66>
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a1c4:	d017      	beq.n	800a1f6 <TIM_TI1_SetConfig+0x66>
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	4a25      	ldr	r2, [pc, #148]	; (800a260 <TIM_TI1_SetConfig+0xd0>)
 800a1ca:	4293      	cmp	r3, r2
 800a1cc:	d013      	beq.n	800a1f6 <TIM_TI1_SetConfig+0x66>
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	4a24      	ldr	r2, [pc, #144]	; (800a264 <TIM_TI1_SetConfig+0xd4>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d00f      	beq.n	800a1f6 <TIM_TI1_SetConfig+0x66>
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	4a23      	ldr	r2, [pc, #140]	; (800a268 <TIM_TI1_SetConfig+0xd8>)
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d00b      	beq.n	800a1f6 <TIM_TI1_SetConfig+0x66>
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	4a22      	ldr	r2, [pc, #136]	; (800a26c <TIM_TI1_SetConfig+0xdc>)
 800a1e2:	4293      	cmp	r3, r2
 800a1e4:	d007      	beq.n	800a1f6 <TIM_TI1_SetConfig+0x66>
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	4a21      	ldr	r2, [pc, #132]	; (800a270 <TIM_TI1_SetConfig+0xe0>)
 800a1ea:	4293      	cmp	r3, r2
 800a1ec:	d003      	beq.n	800a1f6 <TIM_TI1_SetConfig+0x66>
 800a1ee:	68fb      	ldr	r3, [r7, #12]
 800a1f0:	4a20      	ldr	r2, [pc, #128]	; (800a274 <TIM_TI1_SetConfig+0xe4>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d101      	bne.n	800a1fa <TIM_TI1_SetConfig+0x6a>
 800a1f6:	2301      	movs	r3, #1
 800a1f8:	e000      	b.n	800a1fc <TIM_TI1_SetConfig+0x6c>
 800a1fa:	2300      	movs	r3, #0
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d008      	beq.n	800a212 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	f023 0303 	bic.w	r3, r3, #3
 800a206:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800a208:	697a      	ldr	r2, [r7, #20]
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	4313      	orrs	r3, r2
 800a20e:	617b      	str	r3, [r7, #20]
 800a210:	e003      	b.n	800a21a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	f043 0301 	orr.w	r3, r3, #1
 800a218:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a21a:	697b      	ldr	r3, [r7, #20]
 800a21c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a220:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800a222:	683b      	ldr	r3, [r7, #0]
 800a224:	011b      	lsls	r3, r3, #4
 800a226:	b2db      	uxtb	r3, r3
 800a228:	697a      	ldr	r2, [r7, #20]
 800a22a:	4313      	orrs	r3, r2
 800a22c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	f023 030a 	bic.w	r3, r3, #10
 800a234:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800a236:	68bb      	ldr	r3, [r7, #8]
 800a238:	f003 030a 	and.w	r3, r3, #10
 800a23c:	693a      	ldr	r2, [r7, #16]
 800a23e:	4313      	orrs	r3, r2
 800a240:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	697a      	ldr	r2, [r7, #20]
 800a246:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	693a      	ldr	r2, [r7, #16]
 800a24c:	621a      	str	r2, [r3, #32]
}
 800a24e:	bf00      	nop
 800a250:	371c      	adds	r7, #28
 800a252:	46bd      	mov	sp, r7
 800a254:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a258:	4770      	bx	lr
 800a25a:	bf00      	nop
 800a25c:	40010000 	.word	0x40010000
 800a260:	40000400 	.word	0x40000400
 800a264:	40000800 	.word	0x40000800
 800a268:	40000c00 	.word	0x40000c00
 800a26c:	40010400 	.word	0x40010400
 800a270:	40014000 	.word	0x40014000
 800a274:	40001800 	.word	0x40001800

0800a278 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a278:	b480      	push	{r7}
 800a27a:	b087      	sub	sp, #28
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	60f8      	str	r0, [r7, #12]
 800a280:	60b9      	str	r1, [r7, #8]
 800a282:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	6a1b      	ldr	r3, [r3, #32]
 800a288:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a28a:	68fb      	ldr	r3, [r7, #12]
 800a28c:	6a1b      	ldr	r3, [r3, #32]
 800a28e:	f023 0201 	bic.w	r2, r3, #1
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	699b      	ldr	r3, [r3, #24]
 800a29a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a29c:	693b      	ldr	r3, [r7, #16]
 800a29e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a2a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a2a4:	687b      	ldr	r3, [r7, #4]
 800a2a6:	011b      	lsls	r3, r3, #4
 800a2a8:	693a      	ldr	r2, [r7, #16]
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a2ae:	697b      	ldr	r3, [r7, #20]
 800a2b0:	f023 030a 	bic.w	r3, r3, #10
 800a2b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a2b6:	697a      	ldr	r2, [r7, #20]
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	4313      	orrs	r3, r2
 800a2bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a2be:	68fb      	ldr	r3, [r7, #12]
 800a2c0:	693a      	ldr	r2, [r7, #16]
 800a2c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	697a      	ldr	r2, [r7, #20]
 800a2c8:	621a      	str	r2, [r3, #32]
}
 800a2ca:	bf00      	nop
 800a2cc:	371c      	adds	r7, #28
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d4:	4770      	bx	lr

0800a2d6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a2d6:	b480      	push	{r7}
 800a2d8:	b087      	sub	sp, #28
 800a2da:	af00      	add	r7, sp, #0
 800a2dc:	60f8      	str	r0, [r7, #12]
 800a2de:	60b9      	str	r1, [r7, #8]
 800a2e0:	607a      	str	r2, [r7, #4]
 800a2e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	6a1b      	ldr	r3, [r3, #32]
 800a2e8:	f023 0210 	bic.w	r2, r3, #16
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	699b      	ldr	r3, [r3, #24]
 800a2f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	6a1b      	ldr	r3, [r3, #32]
 800a2fa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800a2fc:	697b      	ldr	r3, [r7, #20]
 800a2fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a302:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	021b      	lsls	r3, r3, #8
 800a308:	697a      	ldr	r2, [r7, #20]
 800a30a:	4313      	orrs	r3, r2
 800a30c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a30e:	697b      	ldr	r3, [r7, #20]
 800a310:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a314:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800a316:	683b      	ldr	r3, [r7, #0]
 800a318:	031b      	lsls	r3, r3, #12
 800a31a:	b29b      	uxth	r3, r3
 800a31c:	697a      	ldr	r2, [r7, #20]
 800a31e:	4313      	orrs	r3, r2
 800a320:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a322:	693b      	ldr	r3, [r7, #16]
 800a324:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a328:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800a32a:	68bb      	ldr	r3, [r7, #8]
 800a32c:	011b      	lsls	r3, r3, #4
 800a32e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800a332:	693a      	ldr	r2, [r7, #16]
 800a334:	4313      	orrs	r3, r2
 800a336:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	697a      	ldr	r2, [r7, #20]
 800a33c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	693a      	ldr	r2, [r7, #16]
 800a342:	621a      	str	r2, [r3, #32]
}
 800a344:	bf00      	nop
 800a346:	371c      	adds	r7, #28
 800a348:	46bd      	mov	sp, r7
 800a34a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a34e:	4770      	bx	lr

0800a350 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a350:	b480      	push	{r7}
 800a352:	b087      	sub	sp, #28
 800a354:	af00      	add	r7, sp, #0
 800a356:	60f8      	str	r0, [r7, #12]
 800a358:	60b9      	str	r1, [r7, #8]
 800a35a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	6a1b      	ldr	r3, [r3, #32]
 800a360:	f023 0210 	bic.w	r2, r3, #16
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	699b      	ldr	r3, [r3, #24]
 800a36c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	6a1b      	ldr	r3, [r3, #32]
 800a372:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a37a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	031b      	lsls	r3, r3, #12
 800a380:	697a      	ldr	r2, [r7, #20]
 800a382:	4313      	orrs	r3, r2
 800a384:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a386:	693b      	ldr	r3, [r7, #16]
 800a388:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800a38c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	011b      	lsls	r3, r3, #4
 800a392:	693a      	ldr	r2, [r7, #16]
 800a394:	4313      	orrs	r3, r2
 800a396:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a398:	68fb      	ldr	r3, [r7, #12]
 800a39a:	697a      	ldr	r2, [r7, #20]
 800a39c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	693a      	ldr	r2, [r7, #16]
 800a3a2:	621a      	str	r2, [r3, #32]
}
 800a3a4:	bf00      	nop
 800a3a6:	371c      	adds	r7, #28
 800a3a8:	46bd      	mov	sp, r7
 800a3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ae:	4770      	bx	lr

0800a3b0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a3b0:	b480      	push	{r7}
 800a3b2:	b087      	sub	sp, #28
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	60f8      	str	r0, [r7, #12]
 800a3b8:	60b9      	str	r1, [r7, #8]
 800a3ba:	607a      	str	r2, [r7, #4]
 800a3bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	6a1b      	ldr	r3, [r3, #32]
 800a3c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a3ca:	68fb      	ldr	r3, [r7, #12]
 800a3cc:	69db      	ldr	r3, [r3, #28]
 800a3ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a3d0:	68fb      	ldr	r3, [r7, #12]
 800a3d2:	6a1b      	ldr	r3, [r3, #32]
 800a3d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	f023 0303 	bic.w	r3, r3, #3
 800a3dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800a3de:	697a      	ldr	r2, [r7, #20]
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	4313      	orrs	r3, r2
 800a3e4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800a3e6:	697b      	ldr	r3, [r7, #20]
 800a3e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a3ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800a3ee:	683b      	ldr	r3, [r7, #0]
 800a3f0:	011b      	lsls	r3, r3, #4
 800a3f2:	b2db      	uxtb	r3, r3
 800a3f4:	697a      	ldr	r2, [r7, #20]
 800a3f6:	4313      	orrs	r3, r2
 800a3f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800a3fa:	693b      	ldr	r3, [r7, #16]
 800a3fc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800a400:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800a402:	68bb      	ldr	r3, [r7, #8]
 800a404:	021b      	lsls	r3, r3, #8
 800a406:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800a40a:	693a      	ldr	r2, [r7, #16]
 800a40c:	4313      	orrs	r3, r2
 800a40e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	697a      	ldr	r2, [r7, #20]
 800a414:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	693a      	ldr	r2, [r7, #16]
 800a41a:	621a      	str	r2, [r3, #32]
}
 800a41c:	bf00      	nop
 800a41e:	371c      	adds	r7, #28
 800a420:	46bd      	mov	sp, r7
 800a422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a426:	4770      	bx	lr

0800a428 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800a428:	b480      	push	{r7}
 800a42a:	b087      	sub	sp, #28
 800a42c:	af00      	add	r7, sp, #0
 800a42e:	60f8      	str	r0, [r7, #12]
 800a430:	60b9      	str	r1, [r7, #8]
 800a432:	607a      	str	r2, [r7, #4]
 800a434:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	6a1b      	ldr	r3, [r3, #32]
 800a43a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	69db      	ldr	r3, [r3, #28]
 800a446:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	6a1b      	ldr	r3, [r3, #32]
 800a44c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800a44e:	697b      	ldr	r3, [r7, #20]
 800a450:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a454:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	021b      	lsls	r3, r3, #8
 800a45a:	697a      	ldr	r2, [r7, #20]
 800a45c:	4313      	orrs	r3, r2
 800a45e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800a460:	697b      	ldr	r3, [r7, #20]
 800a462:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800a466:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800a468:	683b      	ldr	r3, [r7, #0]
 800a46a:	031b      	lsls	r3, r3, #12
 800a46c:	b29b      	uxth	r3, r3
 800a46e:	697a      	ldr	r2, [r7, #20]
 800a470:	4313      	orrs	r3, r2
 800a472:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800a474:	693b      	ldr	r3, [r7, #16]
 800a476:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800a47a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800a47c:	68bb      	ldr	r3, [r7, #8]
 800a47e:	031b      	lsls	r3, r3, #12
 800a480:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800a484:	693a      	ldr	r2, [r7, #16]
 800a486:	4313      	orrs	r3, r2
 800a488:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	697a      	ldr	r2, [r7, #20]
 800a48e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800a490:	68fb      	ldr	r3, [r7, #12]
 800a492:	693a      	ldr	r2, [r7, #16]
 800a494:	621a      	str	r2, [r3, #32]
}
 800a496:	bf00      	nop
 800a498:	371c      	adds	r7, #28
 800a49a:	46bd      	mov	sp, r7
 800a49c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a0:	4770      	bx	lr

0800a4a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a4a2:	b480      	push	{r7}
 800a4a4:	b085      	sub	sp, #20
 800a4a6:	af00      	add	r7, sp, #0
 800a4a8:	6078      	str	r0, [r7, #4]
 800a4aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	689b      	ldr	r3, [r3, #8]
 800a4b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a4b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a4ba:	683a      	ldr	r2, [r7, #0]
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	4313      	orrs	r3, r2
 800a4c0:	f043 0307 	orr.w	r3, r3, #7
 800a4c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	68fa      	ldr	r2, [r7, #12]
 800a4ca:	609a      	str	r2, [r3, #8]
}
 800a4cc:	bf00      	nop
 800a4ce:	3714      	adds	r7, #20
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d6:	4770      	bx	lr

0800a4d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a4d8:	b480      	push	{r7}
 800a4da:	b087      	sub	sp, #28
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	60f8      	str	r0, [r7, #12]
 800a4e0:	60b9      	str	r1, [r7, #8]
 800a4e2:	607a      	str	r2, [r7, #4]
 800a4e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	689b      	ldr	r3, [r3, #8]
 800a4ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a4f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a4f4:	683b      	ldr	r3, [r7, #0]
 800a4f6:	021a      	lsls	r2, r3, #8
 800a4f8:	687b      	ldr	r3, [r7, #4]
 800a4fa:	431a      	orrs	r2, r3
 800a4fc:	68bb      	ldr	r3, [r7, #8]
 800a4fe:	4313      	orrs	r3, r2
 800a500:	697a      	ldr	r2, [r7, #20]
 800a502:	4313      	orrs	r3, r2
 800a504:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	697a      	ldr	r2, [r7, #20]
 800a50a:	609a      	str	r2, [r3, #8]
}
 800a50c:	bf00      	nop
 800a50e:	371c      	adds	r7, #28
 800a510:	46bd      	mov	sp, r7
 800a512:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a516:	4770      	bx	lr

0800a518 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a518:	b480      	push	{r7}
 800a51a:	b087      	sub	sp, #28
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	60f8      	str	r0, [r7, #12]
 800a520:	60b9      	str	r1, [r7, #8]
 800a522:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a524:	68bb      	ldr	r3, [r7, #8]
 800a526:	f003 031f 	and.w	r3, r3, #31
 800a52a:	2201      	movs	r2, #1
 800a52c:	fa02 f303 	lsl.w	r3, r2, r3
 800a530:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	6a1a      	ldr	r2, [r3, #32]
 800a536:	697b      	ldr	r3, [r7, #20]
 800a538:	43db      	mvns	r3, r3
 800a53a:	401a      	ands	r2, r3
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	6a1a      	ldr	r2, [r3, #32]
 800a544:	68bb      	ldr	r3, [r7, #8]
 800a546:	f003 031f 	and.w	r3, r3, #31
 800a54a:	6879      	ldr	r1, [r7, #4]
 800a54c:	fa01 f303 	lsl.w	r3, r1, r3
 800a550:	431a      	orrs	r2, r3
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	621a      	str	r2, [r3, #32]
}
 800a556:	bf00      	nop
 800a558:	371c      	adds	r7, #28
 800a55a:	46bd      	mov	sp, r7
 800a55c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a560:	4770      	bx	lr
	...

0800a564 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a564:	b480      	push	{r7}
 800a566:	b085      	sub	sp, #20
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
 800a56c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a56e:	687b      	ldr	r3, [r7, #4]
 800a570:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a574:	2b01      	cmp	r3, #1
 800a576:	d101      	bne.n	800a57c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a578:	2302      	movs	r3, #2
 800a57a:	e05a      	b.n	800a632 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2201      	movs	r2, #1
 800a580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2202      	movs	r2, #2
 800a588:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	681b      	ldr	r3, [r3, #0]
 800a590:	685b      	ldr	r3, [r3, #4]
 800a592:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a5a4:	683b      	ldr	r3, [r7, #0]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	68fa      	ldr	r2, [r7, #12]
 800a5aa:	4313      	orrs	r3, r2
 800a5ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	68fa      	ldr	r2, [r7, #12]
 800a5b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	4a21      	ldr	r2, [pc, #132]	; (800a640 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d022      	beq.n	800a606 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5c8:	d01d      	beq.n	800a606 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	4a1d      	ldr	r2, [pc, #116]	; (800a644 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a5d0:	4293      	cmp	r3, r2
 800a5d2:	d018      	beq.n	800a606 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	4a1b      	ldr	r2, [pc, #108]	; (800a648 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d013      	beq.n	800a606 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	4a1a      	ldr	r2, [pc, #104]	; (800a64c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d00e      	beq.n	800a606 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	4a18      	ldr	r2, [pc, #96]	; (800a650 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a5ee:	4293      	cmp	r3, r2
 800a5f0:	d009      	beq.n	800a606 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	4a17      	ldr	r2, [pc, #92]	; (800a654 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a5f8:	4293      	cmp	r3, r2
 800a5fa:	d004      	beq.n	800a606 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	4a15      	ldr	r2, [pc, #84]	; (800a658 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d10c      	bne.n	800a620 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a60c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	685b      	ldr	r3, [r3, #4]
 800a612:	68ba      	ldr	r2, [r7, #8]
 800a614:	4313      	orrs	r3, r2
 800a616:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	68ba      	ldr	r2, [r7, #8]
 800a61e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	2201      	movs	r2, #1
 800a624:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	2200      	movs	r2, #0
 800a62c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a630:	2300      	movs	r3, #0
}
 800a632:	4618      	mov	r0, r3
 800a634:	3714      	adds	r7, #20
 800a636:	46bd      	mov	sp, r7
 800a638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a63c:	4770      	bx	lr
 800a63e:	bf00      	nop
 800a640:	40010000 	.word	0x40010000
 800a644:	40000400 	.word	0x40000400
 800a648:	40000800 	.word	0x40000800
 800a64c:	40000c00 	.word	0x40000c00
 800a650:	40010400 	.word	0x40010400
 800a654:	40014000 	.word	0x40014000
 800a658:	40001800 	.word	0x40001800

0800a65c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b085      	sub	sp, #20
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
 800a664:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a666:	2300      	movs	r3, #0
 800a668:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a670:	2b01      	cmp	r3, #1
 800a672:	d101      	bne.n	800a678 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a674:	2302      	movs	r3, #2
 800a676:	e03d      	b.n	800a6f4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	2201      	movs	r2, #1
 800a67c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a686:	683b      	ldr	r3, [r7, #0]
 800a688:	68db      	ldr	r3, [r3, #12]
 800a68a:	4313      	orrs	r3, r2
 800a68c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	689b      	ldr	r3, [r3, #8]
 800a698:	4313      	orrs	r3, r2
 800a69a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	685b      	ldr	r3, [r3, #4]
 800a6a6:	4313      	orrs	r3, r2
 800a6a8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	681b      	ldr	r3, [r3, #0]
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	691b      	ldr	r3, [r3, #16]
 800a6c2:	4313      	orrs	r3, r2
 800a6c4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	695b      	ldr	r3, [r3, #20]
 800a6d0:	4313      	orrs	r3, r2
 800a6d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a6da:	683b      	ldr	r3, [r7, #0]
 800a6dc:	69db      	ldr	r3, [r3, #28]
 800a6de:	4313      	orrs	r3, r2
 800a6e0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	681b      	ldr	r3, [r3, #0]
 800a6e6:	68fa      	ldr	r2, [r7, #12]
 800a6e8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a6f2:	2300      	movs	r3, #0
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3714      	adds	r7, #20
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6fe:	4770      	bx	lr

0800a700 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a700:	b480      	push	{r7}
 800a702:	b083      	sub	sp, #12
 800a704:	af00      	add	r7, sp, #0
 800a706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a708:	bf00      	nop
 800a70a:	370c      	adds	r7, #12
 800a70c:	46bd      	mov	sp, r7
 800a70e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a712:	4770      	bx	lr

0800a714 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a714:	b480      	push	{r7}
 800a716:	b083      	sub	sp, #12
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a71c:	bf00      	nop
 800a71e:	370c      	adds	r7, #12
 800a720:	46bd      	mov	sp, r7
 800a722:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a726:	4770      	bx	lr

0800a728 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b082      	sub	sp, #8
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	2b00      	cmp	r3, #0
 800a734:	d101      	bne.n	800a73a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a736:	2301      	movs	r3, #1
 800a738:	e03f      	b.n	800a7ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a740:	b2db      	uxtb	r3, r3
 800a742:	2b00      	cmp	r3, #0
 800a744:	d106      	bne.n	800a754 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	2200      	movs	r2, #0
 800a74a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a74e:	6878      	ldr	r0, [r7, #4]
 800a750:	f7fa fde0 	bl	8005314 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	2224      	movs	r2, #36	; 0x24
 800a758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	68da      	ldr	r2, [r3, #12]
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a76a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a76c:	6878      	ldr	r0, [r7, #4]
 800a76e:	f000 ff43 	bl	800b5f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	681b      	ldr	r3, [r3, #0]
 800a776:	691a      	ldr	r2, [r3, #16]
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a780:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	695a      	ldr	r2, [r3, #20]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a790:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	68da      	ldr	r2, [r3, #12]
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	681b      	ldr	r3, [r3, #0]
 800a79c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a7a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	2200      	movs	r2, #0
 800a7a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2220      	movs	r2, #32
 800a7ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	2220      	movs	r2, #32
 800a7b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800a7b8:	2300      	movs	r3, #0
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3708      	adds	r7, #8
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	bd80      	pop	{r7, pc}
	...

0800a7c4 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800a7c4:	b580      	push	{r7, lr}
 800a7c6:	b08c      	sub	sp, #48	; 0x30
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	60f8      	str	r0, [r7, #12]
 800a7cc:	60b9      	str	r1, [r7, #8]
 800a7ce:	4613      	mov	r3, r2
 800a7d0:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	2b20      	cmp	r3, #32
 800a7dc:	d165      	bne.n	800a8aa <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800a7de:	68bb      	ldr	r3, [r7, #8]
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d002      	beq.n	800a7ea <HAL_UART_Transmit_DMA+0x26>
 800a7e4:	88fb      	ldrh	r3, [r7, #6]
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d101      	bne.n	800a7ee <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e05e      	b.n	800a8ac <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a7f4:	2b01      	cmp	r3, #1
 800a7f6:	d101      	bne.n	800a7fc <HAL_UART_Transmit_DMA+0x38>
 800a7f8:	2302      	movs	r3, #2
 800a7fa:	e057      	b.n	800a8ac <HAL_UART_Transmit_DMA+0xe8>
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	2201      	movs	r2, #1
 800a800:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800a804:	68ba      	ldr	r2, [r7, #8]
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	88fa      	ldrh	r2, [r7, #6]
 800a80e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	88fa      	ldrh	r2, [r7, #6]
 800a814:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a816:	68fb      	ldr	r3, [r7, #12]
 800a818:	2200      	movs	r2, #0
 800a81a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	2221      	movs	r2, #33	; 0x21
 800a820:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a828:	4a22      	ldr	r2, [pc, #136]	; (800a8b4 <HAL_UART_Transmit_DMA+0xf0>)
 800a82a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a830:	4a21      	ldr	r2, [pc, #132]	; (800a8b8 <HAL_UART_Transmit_DMA+0xf4>)
 800a832:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a838:	4a20      	ldr	r2, [pc, #128]	; (800a8bc <HAL_UART_Transmit_DMA+0xf8>)
 800a83a:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a840:	2200      	movs	r2, #0
 800a842:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 800a844:	f107 0308 	add.w	r3, r7, #8
 800a848:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800a84e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a850:	6819      	ldr	r1, [r3, #0]
 800a852:	68fb      	ldr	r3, [r7, #12]
 800a854:	681b      	ldr	r3, [r3, #0]
 800a856:	3304      	adds	r3, #4
 800a858:	461a      	mov	r2, r3
 800a85a:	88fb      	ldrh	r3, [r7, #6]
 800a85c:	f7fc f93c 	bl	8006ad8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a868:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a86a:	68fb      	ldr	r3, [r7, #12]
 800a86c:	2200      	movs	r2, #0
 800a86e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	681b      	ldr	r3, [r3, #0]
 800a876:	3314      	adds	r3, #20
 800a878:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a87a:	69bb      	ldr	r3, [r7, #24]
 800a87c:	e853 3f00 	ldrex	r3, [r3]
 800a880:	617b      	str	r3, [r7, #20]
   return(result);
 800a882:	697b      	ldr	r3, [r7, #20]
 800a884:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a888:	62bb      	str	r3, [r7, #40]	; 0x28
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	681b      	ldr	r3, [r3, #0]
 800a88e:	3314      	adds	r3, #20
 800a890:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800a892:	627a      	str	r2, [r7, #36]	; 0x24
 800a894:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a896:	6a39      	ldr	r1, [r7, #32]
 800a898:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a89a:	e841 2300 	strex	r3, r2, [r1]
 800a89e:	61fb      	str	r3, [r7, #28]
   return(result);
 800a8a0:	69fb      	ldr	r3, [r7, #28]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d1e5      	bne.n	800a872 <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	e000      	b.n	800a8ac <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 800a8aa:	2302      	movs	r3, #2
  }
}
 800a8ac:	4618      	mov	r0, r3
 800a8ae:	3730      	adds	r7, #48	; 0x30
 800a8b0:	46bd      	mov	sp, r7
 800a8b2:	bd80      	pop	{r7, pc}
 800a8b4:	0800ae91 	.word	0x0800ae91
 800a8b8:	0800af2b 	.word	0x0800af2b
 800a8bc:	0800b0a3 	.word	0x0800b0a3

0800a8c0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a8c0:	b580      	push	{r7, lr}
 800a8c2:	b084      	sub	sp, #16
 800a8c4:	af00      	add	r7, sp, #0
 800a8c6:	60f8      	str	r0, [r7, #12]
 800a8c8:	60b9      	str	r1, [r7, #8]
 800a8ca:	4613      	mov	r3, r2
 800a8cc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a8d4:	b2db      	uxtb	r3, r3
 800a8d6:	2b20      	cmp	r3, #32
 800a8d8:	d11d      	bne.n	800a916 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d002      	beq.n	800a8e6 <HAL_UART_Receive_DMA+0x26>
 800a8e0:	88fb      	ldrh	r3, [r7, #6]
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d101      	bne.n	800a8ea <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a8e6:	2301      	movs	r3, #1
 800a8e8:	e016      	b.n	800a918 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a8f0:	2b01      	cmp	r3, #1
 800a8f2:	d101      	bne.n	800a8f8 <HAL_UART_Receive_DMA+0x38>
 800a8f4:	2302      	movs	r3, #2
 800a8f6:	e00f      	b.n	800a918 <HAL_UART_Receive_DMA+0x58>
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	2201      	movs	r2, #1
 800a8fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a900:	68fb      	ldr	r3, [r7, #12]
 800a902:	2200      	movs	r2, #0
 800a904:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a906:	88fb      	ldrh	r3, [r7, #6]
 800a908:	461a      	mov	r2, r3
 800a90a:	68b9      	ldr	r1, [r7, #8]
 800a90c:	68f8      	ldr	r0, [r7, #12]
 800a90e:	f000 fc13 	bl	800b138 <UART_Start_Receive_DMA>
 800a912:	4603      	mov	r3, r0
 800a914:	e000      	b.n	800a918 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 800a916:	2302      	movs	r3, #2
  }
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3710      	adds	r7, #16
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}

0800a920 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a920:	b580      	push	{r7, lr}
 800a922:	b0ba      	sub	sp, #232	; 0xe8
 800a924:	af00      	add	r7, sp, #0
 800a926:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	68db      	ldr	r3, [r3, #12]
 800a938:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	695b      	ldr	r3, [r3, #20]
 800a942:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800a946:	2300      	movs	r3, #0
 800a948:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800a94c:	2300      	movs	r3, #0
 800a94e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a952:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a956:	f003 030f 	and.w	r3, r3, #15
 800a95a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800a95e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a962:	2b00      	cmp	r3, #0
 800a964:	d10f      	bne.n	800a986 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a96a:	f003 0320 	and.w	r3, r3, #32
 800a96e:	2b00      	cmp	r3, #0
 800a970:	d009      	beq.n	800a986 <HAL_UART_IRQHandler+0x66>
 800a972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a976:	f003 0320 	and.w	r3, r3, #32
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d003      	beq.n	800a986 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a97e:	6878      	ldr	r0, [r7, #4]
 800a980:	f000 fd7f 	bl	800b482 <UART_Receive_IT>
      return;
 800a984:	e256      	b.n	800ae34 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a986:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	f000 80de 	beq.w	800ab4c <HAL_UART_IRQHandler+0x22c>
 800a990:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a994:	f003 0301 	and.w	r3, r3, #1
 800a998:	2b00      	cmp	r3, #0
 800a99a:	d106      	bne.n	800a9aa <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a99c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a9a0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	f000 80d1 	beq.w	800ab4c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a9aa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9ae:	f003 0301 	and.w	r3, r3, #1
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d00b      	beq.n	800a9ce <HAL_UART_IRQHandler+0xae>
 800a9b6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800a9ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d005      	beq.n	800a9ce <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9c6:	f043 0201 	orr.w	r2, r3, #1
 800a9ca:	687b      	ldr	r3, [r7, #4]
 800a9cc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a9ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9d2:	f003 0304 	and.w	r3, r3, #4
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d00b      	beq.n	800a9f2 <HAL_UART_IRQHandler+0xd2>
 800a9da:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800a9de:	f003 0301 	and.w	r3, r3, #1
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d005      	beq.n	800a9f2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9ea:	f043 0202 	orr.w	r2, r3, #2
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a9f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800a9f6:	f003 0302 	and.w	r3, r3, #2
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d00b      	beq.n	800aa16 <HAL_UART_IRQHandler+0xf6>
 800a9fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aa02:	f003 0301 	and.w	r3, r3, #1
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d005      	beq.n	800aa16 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa0e:	f043 0204 	orr.w	r2, r3, #4
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800aa16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa1a:	f003 0308 	and.w	r3, r3, #8
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d011      	beq.n	800aa46 <HAL_UART_IRQHandler+0x126>
 800aa22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa26:	f003 0320 	and.w	r3, r3, #32
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d105      	bne.n	800aa3a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800aa2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800aa32:	f003 0301 	and.w	r3, r3, #1
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d005      	beq.n	800aa46 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa3e:	f043 0208 	orr.w	r2, r3, #8
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa4a:	2b00      	cmp	r3, #0
 800aa4c:	f000 81ed 	beq.w	800ae2a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800aa50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800aa54:	f003 0320 	and.w	r3, r3, #32
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d008      	beq.n	800aa6e <HAL_UART_IRQHandler+0x14e>
 800aa5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800aa60:	f003 0320 	and.w	r3, r3, #32
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d002      	beq.n	800aa6e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800aa68:	6878      	ldr	r0, [r7, #4]
 800aa6a:	f000 fd0a 	bl	800b482 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	681b      	ldr	r3, [r3, #0]
 800aa72:	695b      	ldr	r3, [r3, #20]
 800aa74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aa78:	2b40      	cmp	r3, #64	; 0x40
 800aa7a:	bf0c      	ite	eq
 800aa7c:	2301      	moveq	r3, #1
 800aa7e:	2300      	movne	r3, #0
 800aa80:	b2db      	uxtb	r3, r3
 800aa82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa8a:	f003 0308 	and.w	r3, r3, #8
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d103      	bne.n	800aa9a <HAL_UART_IRQHandler+0x17a>
 800aa92:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d04f      	beq.n	800ab3a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aa9a:	6878      	ldr	r0, [r7, #4]
 800aa9c:	f000 fc12 	bl	800b2c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	695b      	ldr	r3, [r3, #20]
 800aaa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaaa:	2b40      	cmp	r3, #64	; 0x40
 800aaac:	d141      	bne.n	800ab32 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	3314      	adds	r3, #20
 800aab4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aab8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800aabc:	e853 3f00 	ldrex	r3, [r3]
 800aac0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800aac4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800aac8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aacc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	3314      	adds	r3, #20
 800aad6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800aada:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800aade:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aae2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800aae6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800aaea:	e841 2300 	strex	r3, r2, [r1]
 800aaee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800aaf2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d1d9      	bne.n	800aaae <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aafa:	687b      	ldr	r3, [r7, #4]
 800aafc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d013      	beq.n	800ab2a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab06:	4a7d      	ldr	r2, [pc, #500]	; (800acfc <HAL_UART_IRQHandler+0x3dc>)
 800ab08:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab0e:	4618      	mov	r0, r3
 800ab10:	f7fc f8aa 	bl	8006c68 <HAL_DMA_Abort_IT>
 800ab14:	4603      	mov	r3, r0
 800ab16:	2b00      	cmp	r3, #0
 800ab18:	d016      	beq.n	800ab48 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ab20:	687a      	ldr	r2, [r7, #4]
 800ab22:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800ab24:	4610      	mov	r0, r2
 800ab26:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab28:	e00e      	b.n	800ab48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800ab2a:	6878      	ldr	r0, [r7, #4]
 800ab2c:	f000 f99a 	bl	800ae64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab30:	e00a      	b.n	800ab48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800ab32:	6878      	ldr	r0, [r7, #4]
 800ab34:	f000 f996 	bl	800ae64 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab38:	e006      	b.n	800ab48 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ab3a:	6878      	ldr	r0, [r7, #4]
 800ab3c:	f000 f992 	bl	800ae64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	2200      	movs	r2, #0
 800ab44:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800ab46:	e170      	b.n	800ae2a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab48:	bf00      	nop
    return;
 800ab4a:	e16e      	b.n	800ae2a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ab50:	2b01      	cmp	r3, #1
 800ab52:	f040 814a 	bne.w	800adea <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ab56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ab5a:	f003 0310 	and.w	r3, r3, #16
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	f000 8143 	beq.w	800adea <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800ab64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ab68:	f003 0310 	and.w	r3, r3, #16
 800ab6c:	2b00      	cmp	r3, #0
 800ab6e:	f000 813c 	beq.w	800adea <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ab72:	2300      	movs	r3, #0
 800ab74:	60bb      	str	r3, [r7, #8]
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	681b      	ldr	r3, [r3, #0]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	60bb      	str	r3, [r7, #8]
 800ab7e:	687b      	ldr	r3, [r7, #4]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	685b      	ldr	r3, [r3, #4]
 800ab84:	60bb      	str	r3, [r7, #8]
 800ab86:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	695b      	ldr	r3, [r3, #20]
 800ab8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab92:	2b40      	cmp	r3, #64	; 0x40
 800ab94:	f040 80b4 	bne.w	800ad00 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	685b      	ldr	r3, [r3, #4]
 800aba0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800aba4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	f000 8140 	beq.w	800ae2e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800abb2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800abb6:	429a      	cmp	r2, r3
 800abb8:	f080 8139 	bcs.w	800ae2e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800abc2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abc8:	69db      	ldr	r3, [r3, #28]
 800abca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800abce:	f000 8088 	beq.w	800ace2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	330c      	adds	r3, #12
 800abd8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abdc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800abe0:	e853 3f00 	ldrex	r3, [r3]
 800abe4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800abe8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800abec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800abf0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800abf4:	687b      	ldr	r3, [r7, #4]
 800abf6:	681b      	ldr	r3, [r3, #0]
 800abf8:	330c      	adds	r3, #12
 800abfa:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800abfe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800ac02:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac06:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800ac0a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800ac0e:	e841 2300 	strex	r3, r2, [r1]
 800ac12:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800ac16:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d1d9      	bne.n	800abd2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ac1e:	687b      	ldr	r3, [r7, #4]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	3314      	adds	r3, #20
 800ac24:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac26:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac28:	e853 3f00 	ldrex	r3, [r3]
 800ac2c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800ac2e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800ac30:	f023 0301 	bic.w	r3, r3, #1
 800ac34:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	3314      	adds	r3, #20
 800ac3e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800ac42:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800ac46:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac48:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800ac4a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800ac4e:	e841 2300 	strex	r3, r2, [r1]
 800ac52:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800ac54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d1e1      	bne.n	800ac1e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	3314      	adds	r3, #20
 800ac60:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac62:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800ac64:	e853 3f00 	ldrex	r3, [r3]
 800ac68:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800ac6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800ac6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ac70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	3314      	adds	r3, #20
 800ac7a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800ac7e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800ac80:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac82:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800ac84:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800ac86:	e841 2300 	strex	r3, r2, [r1]
 800ac8a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800ac8c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d1e3      	bne.n	800ac5a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ac92:	687b      	ldr	r3, [r7, #4]
 800ac94:	2220      	movs	r2, #32
 800ac96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	330c      	adds	r3, #12
 800aca6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aca8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800acaa:	e853 3f00 	ldrex	r3, [r3]
 800acae:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800acb0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800acb2:	f023 0310 	bic.w	r3, r3, #16
 800acb6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	330c      	adds	r3, #12
 800acc0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800acc4:	65ba      	str	r2, [r7, #88]	; 0x58
 800acc6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800acc8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800acca:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800accc:	e841 2300 	strex	r3, r2, [r1]
 800acd0:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800acd2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d1e3      	bne.n	800aca0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acdc:	4618      	mov	r0, r3
 800acde:	f7fb ff53 	bl	8006b88 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800ace2:	687b      	ldr	r3, [r7, #4]
 800ace4:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800acea:	b29b      	uxth	r3, r3
 800acec:	1ad3      	subs	r3, r2, r3
 800acee:	b29b      	uxth	r3, r3
 800acf0:	4619      	mov	r1, r3
 800acf2:	6878      	ldr	r0, [r7, #4]
 800acf4:	f000 f8c0 	bl	800ae78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800acf8:	e099      	b.n	800ae2e <HAL_UART_IRQHandler+0x50e>
 800acfa:	bf00      	nop
 800acfc:	0800b38b 	.word	0x0800b38b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ad08:	b29b      	uxth	r3, r3
 800ad0a:	1ad3      	subs	r3, r2, r3
 800ad0c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800ad14:	b29b      	uxth	r3, r3
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	f000 808b 	beq.w	800ae32 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800ad1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ad20:	2b00      	cmp	r3, #0
 800ad22:	f000 8086 	beq.w	800ae32 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad26:	687b      	ldr	r3, [r7, #4]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	330c      	adds	r3, #12
 800ad2c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ad30:	e853 3f00 	ldrex	r3, [r3]
 800ad34:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800ad36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ad38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800ad3c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	330c      	adds	r3, #12
 800ad46:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800ad4a:	647a      	str	r2, [r7, #68]	; 0x44
 800ad4c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad4e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800ad50:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800ad52:	e841 2300 	strex	r3, r2, [r1]
 800ad56:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800ad58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d1e3      	bne.n	800ad26 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	3314      	adds	r3, #20
 800ad64:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ad68:	e853 3f00 	ldrex	r3, [r3]
 800ad6c:	623b      	str	r3, [r7, #32]
   return(result);
 800ad6e:	6a3b      	ldr	r3, [r7, #32]
 800ad70:	f023 0301 	bic.w	r3, r3, #1
 800ad74:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	3314      	adds	r3, #20
 800ad7e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800ad82:	633a      	str	r2, [r7, #48]	; 0x30
 800ad84:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad86:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ad88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad8a:	e841 2300 	strex	r3, r2, [r1]
 800ad8e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800ad90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d1e3      	bne.n	800ad5e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	2220      	movs	r2, #32
 800ad9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	2200      	movs	r2, #0
 800ada2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	681b      	ldr	r3, [r3, #0]
 800ada8:	330c      	adds	r3, #12
 800adaa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adac:	693b      	ldr	r3, [r7, #16]
 800adae:	e853 3f00 	ldrex	r3, [r3]
 800adb2:	60fb      	str	r3, [r7, #12]
   return(result);
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	f023 0310 	bic.w	r3, r3, #16
 800adba:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	330c      	adds	r3, #12
 800adc4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800adc8:	61fa      	str	r2, [r7, #28]
 800adca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adcc:	69b9      	ldr	r1, [r7, #24]
 800adce:	69fa      	ldr	r2, [r7, #28]
 800add0:	e841 2300 	strex	r3, r2, [r1]
 800add4:	617b      	str	r3, [r7, #20]
   return(result);
 800add6:	697b      	ldr	r3, [r7, #20]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d1e3      	bne.n	800ada4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800addc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800ade0:	4619      	mov	r1, r3
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f000 f848 	bl	800ae78 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800ade8:	e023      	b.n	800ae32 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800adea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800adee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800adf2:	2b00      	cmp	r3, #0
 800adf4:	d009      	beq.n	800ae0a <HAL_UART_IRQHandler+0x4ea>
 800adf6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800adfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d003      	beq.n	800ae0a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800ae02:	6878      	ldr	r0, [r7, #4]
 800ae04:	f000 fad5 	bl	800b3b2 <UART_Transmit_IT>
    return;
 800ae08:	e014      	b.n	800ae34 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ae0a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800ae0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d00e      	beq.n	800ae34 <HAL_UART_IRQHandler+0x514>
 800ae16:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800ae1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d008      	beq.n	800ae34 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800ae22:	6878      	ldr	r0, [r7, #4]
 800ae24:	f000 fb15 	bl	800b452 <UART_EndTransmit_IT>
    return;
 800ae28:	e004      	b.n	800ae34 <HAL_UART_IRQHandler+0x514>
    return;
 800ae2a:	bf00      	nop
 800ae2c:	e002      	b.n	800ae34 <HAL_UART_IRQHandler+0x514>
      return;
 800ae2e:	bf00      	nop
 800ae30:	e000      	b.n	800ae34 <HAL_UART_IRQHandler+0x514>
      return;
 800ae32:	bf00      	nop
  }
}
 800ae34:	37e8      	adds	r7, #232	; 0xe8
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}
 800ae3a:	bf00      	nop

0800ae3c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	b083      	sub	sp, #12
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800ae44:	bf00      	nop
 800ae46:	370c      	adds	r7, #12
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b083      	sub	sp, #12
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800ae58:	bf00      	nop
 800ae5a:	370c      	adds	r7, #12
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr

0800ae64 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ae6c:	bf00      	nop
 800ae6e:	370c      	adds	r7, #12
 800ae70:	46bd      	mov	sp, r7
 800ae72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae76:	4770      	bx	lr

0800ae78 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
 800ae80:	460b      	mov	r3, r1
 800ae82:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ae84:	bf00      	nop
 800ae86:	370c      	adds	r7, #12
 800ae88:	46bd      	mov	sp, r7
 800ae8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8e:	4770      	bx	lr

0800ae90 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b090      	sub	sp, #64	; 0x40
 800ae94:	af00      	add	r7, sp, #0
 800ae96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	681b      	ldr	r3, [r3, #0]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d137      	bne.n	800af1c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800aeac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aeae:	2200      	movs	r2, #0
 800aeb0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800aeb2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	3314      	adds	r3, #20
 800aeb8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aebc:	e853 3f00 	ldrex	r3, [r3]
 800aec0:	623b      	str	r3, [r7, #32]
   return(result);
 800aec2:	6a3b      	ldr	r3, [r7, #32]
 800aec4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800aec8:	63bb      	str	r3, [r7, #56]	; 0x38
 800aeca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	3314      	adds	r3, #20
 800aed0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800aed2:	633a      	str	r2, [r7, #48]	; 0x30
 800aed4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aed6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aed8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aeda:	e841 2300 	strex	r3, r2, [r1]
 800aede:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800aee0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d1e5      	bne.n	800aeb2 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800aee6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	330c      	adds	r3, #12
 800aeec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aeee:	693b      	ldr	r3, [r7, #16]
 800aef0:	e853 3f00 	ldrex	r3, [r3]
 800aef4:	60fb      	str	r3, [r7, #12]
   return(result);
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aefc:	637b      	str	r3, [r7, #52]	; 0x34
 800aefe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	330c      	adds	r3, #12
 800af04:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800af06:	61fa      	str	r2, [r7, #28]
 800af08:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af0a:	69b9      	ldr	r1, [r7, #24]
 800af0c:	69fa      	ldr	r2, [r7, #28]
 800af0e:	e841 2300 	strex	r3, r2, [r1]
 800af12:	617b      	str	r3, [r7, #20]
   return(result);
 800af14:	697b      	ldr	r3, [r7, #20]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d1e5      	bne.n	800aee6 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800af1a:	e002      	b.n	800af22 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800af1c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800af1e:	f7f6 f8fb 	bl	8001118 <HAL_UART_TxCpltCallback>
}
 800af22:	bf00      	nop
 800af24:	3740      	adds	r7, #64	; 0x40
 800af26:	46bd      	mov	sp, r7
 800af28:	bd80      	pop	{r7, pc}

0800af2a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800af2a:	b580      	push	{r7, lr}
 800af2c:	b084      	sub	sp, #16
 800af2e:	af00      	add	r7, sp, #0
 800af30:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af36:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800af38:	68f8      	ldr	r0, [r7, #12]
 800af3a:	f7ff ff7f 	bl	800ae3c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af3e:	bf00      	nop
 800af40:	3710      	adds	r7, #16
 800af42:	46bd      	mov	sp, r7
 800af44:	bd80      	pop	{r7, pc}

0800af46 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800af46:	b580      	push	{r7, lr}
 800af48:	b09c      	sub	sp, #112	; 0x70
 800af4a:	af00      	add	r7, sp, #0
 800af4c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800af52:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d172      	bne.n	800b048 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800af62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af64:	2200      	movs	r2, #0
 800af66:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800af68:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	330c      	adds	r3, #12
 800af6e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800af72:	e853 3f00 	ldrex	r3, [r3]
 800af76:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800af78:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800af7a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af7e:	66bb      	str	r3, [r7, #104]	; 0x68
 800af80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	330c      	adds	r3, #12
 800af86:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800af88:	65ba      	str	r2, [r7, #88]	; 0x58
 800af8a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af8c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800af8e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800af90:	e841 2300 	strex	r3, r2, [r1]
 800af94:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800af96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d1e5      	bne.n	800af68 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800af9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	3314      	adds	r3, #20
 800afa2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800afa6:	e853 3f00 	ldrex	r3, [r3]
 800afaa:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800afac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800afae:	f023 0301 	bic.w	r3, r3, #1
 800afb2:	667b      	str	r3, [r7, #100]	; 0x64
 800afb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	3314      	adds	r3, #20
 800afba:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800afbc:	647a      	str	r2, [r7, #68]	; 0x44
 800afbe:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afc0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800afc2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800afc4:	e841 2300 	strex	r3, r2, [r1]
 800afc8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800afca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d1e5      	bne.n	800af9c <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800afd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	3314      	adds	r3, #20
 800afd6:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afda:	e853 3f00 	ldrex	r3, [r3]
 800afde:	623b      	str	r3, [r7, #32]
   return(result);
 800afe0:	6a3b      	ldr	r3, [r7, #32]
 800afe2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afe6:	663b      	str	r3, [r7, #96]	; 0x60
 800afe8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	3314      	adds	r3, #20
 800afee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800aff0:	633a      	str	r2, [r7, #48]	; 0x30
 800aff2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aff4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800aff6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800aff8:	e841 2300 	strex	r3, r2, [r1]
 800affc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800affe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b000:	2b00      	cmp	r3, #0
 800b002:	d1e5      	bne.n	800afd0 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b004:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b006:	2220      	movs	r2, #32
 800b008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b00c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b00e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b010:	2b01      	cmp	r3, #1
 800b012:	d119      	bne.n	800b048 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b014:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	330c      	adds	r3, #12
 800b01a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b01c:	693b      	ldr	r3, [r7, #16]
 800b01e:	e853 3f00 	ldrex	r3, [r3]
 800b022:	60fb      	str	r3, [r7, #12]
   return(result);
 800b024:	68fb      	ldr	r3, [r7, #12]
 800b026:	f023 0310 	bic.w	r3, r3, #16
 800b02a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b02c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	330c      	adds	r3, #12
 800b032:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800b034:	61fa      	str	r2, [r7, #28]
 800b036:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b038:	69b9      	ldr	r1, [r7, #24]
 800b03a:	69fa      	ldr	r2, [r7, #28]
 800b03c:	e841 2300 	strex	r3, r2, [r1]
 800b040:	617b      	str	r3, [r7, #20]
   return(result);
 800b042:	697b      	ldr	r3, [r7, #20]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d1e5      	bne.n	800b014 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b048:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b04a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b04c:	2b01      	cmp	r3, #1
 800b04e:	d106      	bne.n	800b05e <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b050:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b052:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b054:	4619      	mov	r1, r3
 800b056:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b058:	f7ff ff0e 	bl	800ae78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b05c:	e002      	b.n	800b064 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800b05e:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800b060:	f7f6 f876 	bl	8001150 <HAL_UART_RxCpltCallback>
}
 800b064:	bf00      	nop
 800b066:	3770      	adds	r7, #112	; 0x70
 800b068:	46bd      	mov	sp, r7
 800b06a:	bd80      	pop	{r7, pc}

0800b06c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b084      	sub	sp, #16
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b078:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b07e:	2b01      	cmp	r3, #1
 800b080:	d108      	bne.n	800b094 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b086:	085b      	lsrs	r3, r3, #1
 800b088:	b29b      	uxth	r3, r3
 800b08a:	4619      	mov	r1, r3
 800b08c:	68f8      	ldr	r0, [r7, #12]
 800b08e:	f7ff fef3 	bl	800ae78 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b092:	e002      	b.n	800b09a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800b094:	68f8      	ldr	r0, [r7, #12]
 800b096:	f7ff fedb 	bl	800ae50 <HAL_UART_RxHalfCpltCallback>
}
 800b09a:	bf00      	nop
 800b09c:	3710      	adds	r7, #16
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	bd80      	pop	{r7, pc}

0800b0a2 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b0a2:	b580      	push	{r7, lr}
 800b0a4:	b084      	sub	sp, #16
 800b0a6:	af00      	add	r7, sp, #0
 800b0a8:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b0aa:	2300      	movs	r3, #0
 800b0ac:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0b2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b0b4:	68bb      	ldr	r3, [r7, #8]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	695b      	ldr	r3, [r3, #20]
 800b0ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b0be:	2b80      	cmp	r3, #128	; 0x80
 800b0c0:	bf0c      	ite	eq
 800b0c2:	2301      	moveq	r3, #1
 800b0c4:	2300      	movne	r3, #0
 800b0c6:	b2db      	uxtb	r3, r3
 800b0c8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b0d0:	b2db      	uxtb	r3, r3
 800b0d2:	2b21      	cmp	r3, #33	; 0x21
 800b0d4:	d108      	bne.n	800b0e8 <UART_DMAError+0x46>
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d005      	beq.n	800b0e8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	2200      	movs	r2, #0
 800b0e0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800b0e2:	68b8      	ldr	r0, [r7, #8]
 800b0e4:	f000 f8c6 	bl	800b274 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b0e8:	68bb      	ldr	r3, [r7, #8]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	695b      	ldr	r3, [r3, #20]
 800b0ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0f2:	2b40      	cmp	r3, #64	; 0x40
 800b0f4:	bf0c      	ite	eq
 800b0f6:	2301      	moveq	r3, #1
 800b0f8:	2300      	movne	r3, #0
 800b0fa:	b2db      	uxtb	r3, r3
 800b0fc:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b0fe:	68bb      	ldr	r3, [r7, #8]
 800b100:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b104:	b2db      	uxtb	r3, r3
 800b106:	2b22      	cmp	r3, #34	; 0x22
 800b108:	d108      	bne.n	800b11c <UART_DMAError+0x7a>
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	2b00      	cmp	r3, #0
 800b10e:	d005      	beq.n	800b11c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b110:	68bb      	ldr	r3, [r7, #8]
 800b112:	2200      	movs	r2, #0
 800b114:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800b116:	68b8      	ldr	r0, [r7, #8]
 800b118:	f000 f8d4 	bl	800b2c4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b120:	f043 0210 	orr.w	r2, r3, #16
 800b124:	68bb      	ldr	r3, [r7, #8]
 800b126:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b128:	68b8      	ldr	r0, [r7, #8]
 800b12a:	f7ff fe9b 	bl	800ae64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b12e:	bf00      	nop
 800b130:	3710      	adds	r7, #16
 800b132:	46bd      	mov	sp, r7
 800b134:	bd80      	pop	{r7, pc}
	...

0800b138 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b138:	b580      	push	{r7, lr}
 800b13a:	b098      	sub	sp, #96	; 0x60
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	60f8      	str	r0, [r7, #12]
 800b140:	60b9      	str	r1, [r7, #8]
 800b142:	4613      	mov	r3, r2
 800b144:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800b146:	68ba      	ldr	r2, [r7, #8]
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	88fa      	ldrh	r2, [r7, #6]
 800b150:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	2200      	movs	r2, #0
 800b156:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	2222      	movs	r2, #34	; 0x22
 800b15c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b164:	4a40      	ldr	r2, [pc, #256]	; (800b268 <UART_Start_Receive_DMA+0x130>)
 800b166:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b16c:	4a3f      	ldr	r2, [pc, #252]	; (800b26c <UART_Start_Receive_DMA+0x134>)
 800b16e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b174:	4a3e      	ldr	r2, [pc, #248]	; (800b270 <UART_Start_Receive_DMA+0x138>)
 800b176:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b17c:	2200      	movs	r2, #0
 800b17e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800b180:	f107 0308 	add.w	r3, r7, #8
 800b184:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	3304      	adds	r3, #4
 800b190:	4619      	mov	r1, r3
 800b192:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800b194:	681a      	ldr	r2, [r3, #0]
 800b196:	88fb      	ldrh	r3, [r7, #6]
 800b198:	f7fb fc9e 	bl	8006ad8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800b19c:	2300      	movs	r3, #0
 800b19e:	613b      	str	r3, [r7, #16]
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	613b      	str	r3, [r7, #16]
 800b1a8:	68fb      	ldr	r3, [r7, #12]
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	685b      	ldr	r3, [r3, #4]
 800b1ae:	613b      	str	r3, [r7, #16]
 800b1b0:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	2200      	movs	r2, #0
 800b1b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	691b      	ldr	r3, [r3, #16]
 800b1be:	2b00      	cmp	r3, #0
 800b1c0:	d019      	beq.n	800b1f6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b1c2:	68fb      	ldr	r3, [r7, #12]
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	330c      	adds	r3, #12
 800b1c8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1cc:	e853 3f00 	ldrex	r3, [r3]
 800b1d0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800b1d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b1d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1d8:	65bb      	str	r3, [r7, #88]	; 0x58
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	330c      	adds	r3, #12
 800b1e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b1e2:	64fa      	str	r2, [r7, #76]	; 0x4c
 800b1e4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1e6:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800b1e8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b1ea:	e841 2300 	strex	r3, r2, [r1]
 800b1ee:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800b1f0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d1e5      	bne.n	800b1c2 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	3314      	adds	r3, #20
 800b1fc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b200:	e853 3f00 	ldrex	r3, [r3]
 800b204:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800b206:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b208:	f043 0301 	orr.w	r3, r3, #1
 800b20c:	657b      	str	r3, [r7, #84]	; 0x54
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	3314      	adds	r3, #20
 800b214:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b216:	63ba      	str	r2, [r7, #56]	; 0x38
 800b218:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b21a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800b21c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b21e:	e841 2300 	strex	r3, r2, [r1]
 800b222:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b226:	2b00      	cmp	r3, #0
 800b228:	d1e5      	bne.n	800b1f6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	3314      	adds	r3, #20
 800b230:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b232:	69bb      	ldr	r3, [r7, #24]
 800b234:	e853 3f00 	ldrex	r3, [r3]
 800b238:	617b      	str	r3, [r7, #20]
   return(result);
 800b23a:	697b      	ldr	r3, [r7, #20]
 800b23c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b240:	653b      	str	r3, [r7, #80]	; 0x50
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	3314      	adds	r3, #20
 800b248:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800b24a:	627a      	str	r2, [r7, #36]	; 0x24
 800b24c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b24e:	6a39      	ldr	r1, [r7, #32]
 800b250:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b252:	e841 2300 	strex	r3, r2, [r1]
 800b256:	61fb      	str	r3, [r7, #28]
   return(result);
 800b258:	69fb      	ldr	r3, [r7, #28]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d1e5      	bne.n	800b22a <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800b25e:	2300      	movs	r3, #0
}
 800b260:	4618      	mov	r0, r3
 800b262:	3760      	adds	r7, #96	; 0x60
 800b264:	46bd      	mov	sp, r7
 800b266:	bd80      	pop	{r7, pc}
 800b268:	0800af47 	.word	0x0800af47
 800b26c:	0800b06d 	.word	0x0800b06d
 800b270:	0800b0a3 	.word	0x0800b0a3

0800b274 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b274:	b480      	push	{r7}
 800b276:	b089      	sub	sp, #36	; 0x24
 800b278:	af00      	add	r7, sp, #0
 800b27a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	681b      	ldr	r3, [r3, #0]
 800b280:	330c      	adds	r3, #12
 800b282:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	e853 3f00 	ldrex	r3, [r3]
 800b28a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b28c:	68bb      	ldr	r3, [r7, #8]
 800b28e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b292:	61fb      	str	r3, [r7, #28]
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	330c      	adds	r3, #12
 800b29a:	69fa      	ldr	r2, [r7, #28]
 800b29c:	61ba      	str	r2, [r7, #24]
 800b29e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2a0:	6979      	ldr	r1, [r7, #20]
 800b2a2:	69ba      	ldr	r2, [r7, #24]
 800b2a4:	e841 2300 	strex	r3, r2, [r1]
 800b2a8:	613b      	str	r3, [r7, #16]
   return(result);
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	2b00      	cmp	r3, #0
 800b2ae:	d1e5      	bne.n	800b27c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b2b0:	687b      	ldr	r3, [r7, #4]
 800b2b2:	2220      	movs	r2, #32
 800b2b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800b2b8:	bf00      	nop
 800b2ba:	3724      	adds	r7, #36	; 0x24
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2c2:	4770      	bx	lr

0800b2c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	b095      	sub	sp, #84	; 0x54
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	330c      	adds	r3, #12
 800b2d2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800b2d6:	e853 3f00 	ldrex	r3, [r3]
 800b2da:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800b2dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b2de:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800b2e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	330c      	adds	r3, #12
 800b2ea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800b2ec:	643a      	str	r2, [r7, #64]	; 0x40
 800b2ee:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2f0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800b2f2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800b2f4:	e841 2300 	strex	r3, r2, [r1]
 800b2f8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800b2fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d1e5      	bne.n	800b2cc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	3314      	adds	r3, #20
 800b306:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b308:	6a3b      	ldr	r3, [r7, #32]
 800b30a:	e853 3f00 	ldrex	r3, [r3]
 800b30e:	61fb      	str	r3, [r7, #28]
   return(result);
 800b310:	69fb      	ldr	r3, [r7, #28]
 800b312:	f023 0301 	bic.w	r3, r3, #1
 800b316:	64bb      	str	r3, [r7, #72]	; 0x48
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	3314      	adds	r3, #20
 800b31e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800b320:	62fa      	str	r2, [r7, #44]	; 0x2c
 800b322:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b324:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b326:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800b328:	e841 2300 	strex	r3, r2, [r1]
 800b32c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800b32e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b330:	2b00      	cmp	r3, #0
 800b332:	d1e5      	bne.n	800b300 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b338:	2b01      	cmp	r3, #1
 800b33a:	d119      	bne.n	800b370 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	681b      	ldr	r3, [r3, #0]
 800b340:	330c      	adds	r3, #12
 800b342:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	e853 3f00 	ldrex	r3, [r3]
 800b34a:	60bb      	str	r3, [r7, #8]
   return(result);
 800b34c:	68bb      	ldr	r3, [r7, #8]
 800b34e:	f023 0310 	bic.w	r3, r3, #16
 800b352:	647b      	str	r3, [r7, #68]	; 0x44
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	330c      	adds	r3, #12
 800b35a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800b35c:	61ba      	str	r2, [r7, #24]
 800b35e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b360:	6979      	ldr	r1, [r7, #20]
 800b362:	69ba      	ldr	r2, [r7, #24]
 800b364:	e841 2300 	strex	r3, r2, [r1]
 800b368:	613b      	str	r3, [r7, #16]
   return(result);
 800b36a:	693b      	ldr	r3, [r7, #16]
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	d1e5      	bne.n	800b33c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	2220      	movs	r2, #32
 800b374:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	2200      	movs	r2, #0
 800b37c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b37e:	bf00      	nop
 800b380:	3754      	adds	r7, #84	; 0x54
 800b382:	46bd      	mov	sp, r7
 800b384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b388:	4770      	bx	lr

0800b38a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b38a:	b580      	push	{r7, lr}
 800b38c:	b084      	sub	sp, #16
 800b38e:	af00      	add	r7, sp, #0
 800b390:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b396:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	2200      	movs	r2, #0
 800b39c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	2200      	movs	r2, #0
 800b3a2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b3a4:	68f8      	ldr	r0, [r7, #12]
 800b3a6:	f7ff fd5d 	bl	800ae64 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b3aa:	bf00      	nop
 800b3ac:	3710      	adds	r7, #16
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}

0800b3b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b3b2:	b480      	push	{r7}
 800b3b4:	b085      	sub	sp, #20
 800b3b6:	af00      	add	r7, sp, #0
 800b3b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b3c0:	b2db      	uxtb	r3, r3
 800b3c2:	2b21      	cmp	r3, #33	; 0x21
 800b3c4:	d13e      	bne.n	800b444 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b3c6:	687b      	ldr	r3, [r7, #4]
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b3ce:	d114      	bne.n	800b3fa <UART_Transmit_IT+0x48>
 800b3d0:	687b      	ldr	r3, [r7, #4]
 800b3d2:	691b      	ldr	r3, [r3, #16]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d110      	bne.n	800b3fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	6a1b      	ldr	r3, [r3, #32]
 800b3dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	881b      	ldrh	r3, [r3, #0]
 800b3e2:	461a      	mov	r2, r3
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b3ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6a1b      	ldr	r3, [r3, #32]
 800b3f2:	1c9a      	adds	r2, r3, #2
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	621a      	str	r2, [r3, #32]
 800b3f8:	e008      	b.n	800b40c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6a1b      	ldr	r3, [r3, #32]
 800b3fe:	1c59      	adds	r1, r3, #1
 800b400:	687a      	ldr	r2, [r7, #4]
 800b402:	6211      	str	r1, [r2, #32]
 800b404:	781a      	ldrb	r2, [r3, #0]
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b410:	b29b      	uxth	r3, r3
 800b412:	3b01      	subs	r3, #1
 800b414:	b29b      	uxth	r3, r3
 800b416:	687a      	ldr	r2, [r7, #4]
 800b418:	4619      	mov	r1, r3
 800b41a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b41c:	2b00      	cmp	r3, #0
 800b41e:	d10f      	bne.n	800b440 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	68da      	ldr	r2, [r3, #12]
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b42e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	68da      	ldr	r2, [r3, #12]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b43e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b440:	2300      	movs	r3, #0
 800b442:	e000      	b.n	800b446 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b444:	2302      	movs	r3, #2
  }
}
 800b446:	4618      	mov	r0, r3
 800b448:	3714      	adds	r7, #20
 800b44a:	46bd      	mov	sp, r7
 800b44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b450:	4770      	bx	lr

0800b452 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b452:	b580      	push	{r7, lr}
 800b454:	b082      	sub	sp, #8
 800b456:	af00      	add	r7, sp, #0
 800b458:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	68da      	ldr	r2, [r3, #12]
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b468:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	2220      	movs	r2, #32
 800b46e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b472:	6878      	ldr	r0, [r7, #4]
 800b474:	f7f5 fe50 	bl	8001118 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b478:	2300      	movs	r3, #0
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3708      	adds	r7, #8
 800b47e:	46bd      	mov	sp, r7
 800b480:	bd80      	pop	{r7, pc}

0800b482 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b482:	b580      	push	{r7, lr}
 800b484:	b08c      	sub	sp, #48	; 0x30
 800b486:	af00      	add	r7, sp, #0
 800b488:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b490:	b2db      	uxtb	r3, r3
 800b492:	2b22      	cmp	r3, #34	; 0x22
 800b494:	f040 80ab 	bne.w	800b5ee <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	689b      	ldr	r3, [r3, #8]
 800b49c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4a0:	d117      	bne.n	800b4d2 <UART_Receive_IT+0x50>
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	691b      	ldr	r3, [r3, #16]
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d113      	bne.n	800b4d2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b4aa:	2300      	movs	r3, #0
 800b4ac:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4b2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	681b      	ldr	r3, [r3, #0]
 800b4b8:	685b      	ldr	r3, [r3, #4]
 800b4ba:	b29b      	uxth	r3, r3
 800b4bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b4c0:	b29a      	uxth	r2, r3
 800b4c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b4c4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4ca:	1c9a      	adds	r2, r3, #2
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	629a      	str	r2, [r3, #40]	; 0x28
 800b4d0:	e026      	b.n	800b520 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b4d6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800b4d8:	2300      	movs	r3, #0
 800b4da:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	689b      	ldr	r3, [r3, #8]
 800b4e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4e4:	d007      	beq.n	800b4f6 <UART_Receive_IT+0x74>
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	689b      	ldr	r3, [r3, #8]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d10a      	bne.n	800b504 <UART_Receive_IT+0x82>
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	691b      	ldr	r3, [r3, #16]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d106      	bne.n	800b504 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b4f6:	687b      	ldr	r3, [r7, #4]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	685b      	ldr	r3, [r3, #4]
 800b4fc:	b2da      	uxtb	r2, r3
 800b4fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b500:	701a      	strb	r2, [r3, #0]
 800b502:	e008      	b.n	800b516 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	685b      	ldr	r3, [r3, #4]
 800b50a:	b2db      	uxtb	r3, r3
 800b50c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b510:	b2da      	uxtb	r2, r3
 800b512:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b514:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b51a:	1c5a      	adds	r2, r3, #1
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b524:	b29b      	uxth	r3, r3
 800b526:	3b01      	subs	r3, #1
 800b528:	b29b      	uxth	r3, r3
 800b52a:	687a      	ldr	r2, [r7, #4]
 800b52c:	4619      	mov	r1, r3
 800b52e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b530:	2b00      	cmp	r3, #0
 800b532:	d15a      	bne.n	800b5ea <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	68da      	ldr	r2, [r3, #12]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	f022 0220 	bic.w	r2, r2, #32
 800b542:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	68da      	ldr	r2, [r3, #12]
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	681b      	ldr	r3, [r3, #0]
 800b54e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b552:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	695a      	ldr	r2, [r3, #20]
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	f022 0201 	bic.w	r2, r2, #1
 800b562:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	2220      	movs	r2, #32
 800b568:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b570:	2b01      	cmp	r3, #1
 800b572:	d135      	bne.n	800b5e0 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	2200      	movs	r2, #0
 800b578:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	330c      	adds	r3, #12
 800b580:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b582:	697b      	ldr	r3, [r7, #20]
 800b584:	e853 3f00 	ldrex	r3, [r3]
 800b588:	613b      	str	r3, [r7, #16]
   return(result);
 800b58a:	693b      	ldr	r3, [r7, #16]
 800b58c:	f023 0310 	bic.w	r3, r3, #16
 800b590:	627b      	str	r3, [r7, #36]	; 0x24
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	330c      	adds	r3, #12
 800b598:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b59a:	623a      	str	r2, [r7, #32]
 800b59c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b59e:	69f9      	ldr	r1, [r7, #28]
 800b5a0:	6a3a      	ldr	r2, [r7, #32]
 800b5a2:	e841 2300 	strex	r3, r2, [r1]
 800b5a6:	61bb      	str	r3, [r7, #24]
   return(result);
 800b5a8:	69bb      	ldr	r3, [r7, #24]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d1e5      	bne.n	800b57a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	f003 0310 	and.w	r3, r3, #16
 800b5b8:	2b10      	cmp	r3, #16
 800b5ba:	d10a      	bne.n	800b5d2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b5bc:	2300      	movs	r3, #0
 800b5be:	60fb      	str	r3, [r7, #12]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	60fb      	str	r3, [r7, #12]
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	60fb      	str	r3, [r7, #12]
 800b5d0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b5d6:	4619      	mov	r1, r3
 800b5d8:	6878      	ldr	r0, [r7, #4]
 800b5da:	f7ff fc4d 	bl	800ae78 <HAL_UARTEx_RxEventCallback>
 800b5de:	e002      	b.n	800b5e6 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b5e0:	6878      	ldr	r0, [r7, #4]
 800b5e2:	f7f5 fdb5 	bl	8001150 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	e002      	b.n	800b5f0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800b5ea:	2300      	movs	r3, #0
 800b5ec:	e000      	b.n	800b5f0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800b5ee:	2302      	movs	r3, #2
  }
}
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	3730      	adds	r7, #48	; 0x30
 800b5f4:	46bd      	mov	sp, r7
 800b5f6:	bd80      	pop	{r7, pc}

0800b5f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b5f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b5fc:	b0c0      	sub	sp, #256	; 0x100
 800b5fe:	af00      	add	r7, sp, #0
 800b600:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	691b      	ldr	r3, [r3, #16]
 800b60c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b614:	68d9      	ldr	r1, [r3, #12]
 800b616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b61a:	681a      	ldr	r2, [r3, #0]
 800b61c:	ea40 0301 	orr.w	r3, r0, r1
 800b620:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b626:	689a      	ldr	r2, [r3, #8]
 800b628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b62c:	691b      	ldr	r3, [r3, #16]
 800b62e:	431a      	orrs	r2, r3
 800b630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b634:	695b      	ldr	r3, [r3, #20]
 800b636:	431a      	orrs	r2, r3
 800b638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b63c:	69db      	ldr	r3, [r3, #28]
 800b63e:	4313      	orrs	r3, r2
 800b640:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b648:	681b      	ldr	r3, [r3, #0]
 800b64a:	68db      	ldr	r3, [r3, #12]
 800b64c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b650:	f021 010c 	bic.w	r1, r1, #12
 800b654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b658:	681a      	ldr	r2, [r3, #0]
 800b65a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800b65e:	430b      	orrs	r3, r1
 800b660:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	695b      	ldr	r3, [r3, #20]
 800b66a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b66e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b672:	6999      	ldr	r1, [r3, #24]
 800b674:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b678:	681a      	ldr	r2, [r3, #0]
 800b67a:	ea40 0301 	orr.w	r3, r0, r1
 800b67e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b684:	681a      	ldr	r2, [r3, #0]
 800b686:	4b8f      	ldr	r3, [pc, #572]	; (800b8c4 <UART_SetConfig+0x2cc>)
 800b688:	429a      	cmp	r2, r3
 800b68a:	d005      	beq.n	800b698 <UART_SetConfig+0xa0>
 800b68c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b690:	681a      	ldr	r2, [r3, #0]
 800b692:	4b8d      	ldr	r3, [pc, #564]	; (800b8c8 <UART_SetConfig+0x2d0>)
 800b694:	429a      	cmp	r2, r3
 800b696:	d104      	bne.n	800b6a2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b698:	f7fd f9f0 	bl	8008a7c <HAL_RCC_GetPCLK2Freq>
 800b69c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800b6a0:	e003      	b.n	800b6aa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b6a2:	f7fd f9d7 	bl	8008a54 <HAL_RCC_GetPCLK1Freq>
 800b6a6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b6aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b6ae:	69db      	ldr	r3, [r3, #28]
 800b6b0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b6b4:	f040 810c 	bne.w	800b8d0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b6b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b6bc:	2200      	movs	r2, #0
 800b6be:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800b6c2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800b6c6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800b6ca:	4622      	mov	r2, r4
 800b6cc:	462b      	mov	r3, r5
 800b6ce:	1891      	adds	r1, r2, r2
 800b6d0:	65b9      	str	r1, [r7, #88]	; 0x58
 800b6d2:	415b      	adcs	r3, r3
 800b6d4:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b6d6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800b6da:	4621      	mov	r1, r4
 800b6dc:	eb12 0801 	adds.w	r8, r2, r1
 800b6e0:	4629      	mov	r1, r5
 800b6e2:	eb43 0901 	adc.w	r9, r3, r1
 800b6e6:	f04f 0200 	mov.w	r2, #0
 800b6ea:	f04f 0300 	mov.w	r3, #0
 800b6ee:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b6f2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b6f6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b6fa:	4690      	mov	r8, r2
 800b6fc:	4699      	mov	r9, r3
 800b6fe:	4623      	mov	r3, r4
 800b700:	eb18 0303 	adds.w	r3, r8, r3
 800b704:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800b708:	462b      	mov	r3, r5
 800b70a:	eb49 0303 	adc.w	r3, r9, r3
 800b70e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800b712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b716:	685b      	ldr	r3, [r3, #4]
 800b718:	2200      	movs	r2, #0
 800b71a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800b71e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800b722:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800b726:	460b      	mov	r3, r1
 800b728:	18db      	adds	r3, r3, r3
 800b72a:	653b      	str	r3, [r7, #80]	; 0x50
 800b72c:	4613      	mov	r3, r2
 800b72e:	eb42 0303 	adc.w	r3, r2, r3
 800b732:	657b      	str	r3, [r7, #84]	; 0x54
 800b734:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800b738:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800b73c:	f7f5 fa06 	bl	8000b4c <__aeabi_uldivmod>
 800b740:	4602      	mov	r2, r0
 800b742:	460b      	mov	r3, r1
 800b744:	4b61      	ldr	r3, [pc, #388]	; (800b8cc <UART_SetConfig+0x2d4>)
 800b746:	fba3 2302 	umull	r2, r3, r3, r2
 800b74a:	095b      	lsrs	r3, r3, #5
 800b74c:	011c      	lsls	r4, r3, #4
 800b74e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b752:	2200      	movs	r2, #0
 800b754:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800b758:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800b75c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800b760:	4642      	mov	r2, r8
 800b762:	464b      	mov	r3, r9
 800b764:	1891      	adds	r1, r2, r2
 800b766:	64b9      	str	r1, [r7, #72]	; 0x48
 800b768:	415b      	adcs	r3, r3
 800b76a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b76c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800b770:	4641      	mov	r1, r8
 800b772:	eb12 0a01 	adds.w	sl, r2, r1
 800b776:	4649      	mov	r1, r9
 800b778:	eb43 0b01 	adc.w	fp, r3, r1
 800b77c:	f04f 0200 	mov.w	r2, #0
 800b780:	f04f 0300 	mov.w	r3, #0
 800b784:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b788:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b78c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b790:	4692      	mov	sl, r2
 800b792:	469b      	mov	fp, r3
 800b794:	4643      	mov	r3, r8
 800b796:	eb1a 0303 	adds.w	r3, sl, r3
 800b79a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800b79e:	464b      	mov	r3, r9
 800b7a0:	eb4b 0303 	adc.w	r3, fp, r3
 800b7a4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800b7a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b7ac:	685b      	ldr	r3, [r3, #4]
 800b7ae:	2200      	movs	r2, #0
 800b7b0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800b7b4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800b7b8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800b7bc:	460b      	mov	r3, r1
 800b7be:	18db      	adds	r3, r3, r3
 800b7c0:	643b      	str	r3, [r7, #64]	; 0x40
 800b7c2:	4613      	mov	r3, r2
 800b7c4:	eb42 0303 	adc.w	r3, r2, r3
 800b7c8:	647b      	str	r3, [r7, #68]	; 0x44
 800b7ca:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b7ce:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800b7d2:	f7f5 f9bb 	bl	8000b4c <__aeabi_uldivmod>
 800b7d6:	4602      	mov	r2, r0
 800b7d8:	460b      	mov	r3, r1
 800b7da:	4611      	mov	r1, r2
 800b7dc:	4b3b      	ldr	r3, [pc, #236]	; (800b8cc <UART_SetConfig+0x2d4>)
 800b7de:	fba3 2301 	umull	r2, r3, r3, r1
 800b7e2:	095b      	lsrs	r3, r3, #5
 800b7e4:	2264      	movs	r2, #100	; 0x64
 800b7e6:	fb02 f303 	mul.w	r3, r2, r3
 800b7ea:	1acb      	subs	r3, r1, r3
 800b7ec:	00db      	lsls	r3, r3, #3
 800b7ee:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800b7f2:	4b36      	ldr	r3, [pc, #216]	; (800b8cc <UART_SetConfig+0x2d4>)
 800b7f4:	fba3 2302 	umull	r2, r3, r3, r2
 800b7f8:	095b      	lsrs	r3, r3, #5
 800b7fa:	005b      	lsls	r3, r3, #1
 800b7fc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b800:	441c      	add	r4, r3
 800b802:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b806:	2200      	movs	r2, #0
 800b808:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800b80c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800b810:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800b814:	4642      	mov	r2, r8
 800b816:	464b      	mov	r3, r9
 800b818:	1891      	adds	r1, r2, r2
 800b81a:	63b9      	str	r1, [r7, #56]	; 0x38
 800b81c:	415b      	adcs	r3, r3
 800b81e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b820:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b824:	4641      	mov	r1, r8
 800b826:	1851      	adds	r1, r2, r1
 800b828:	6339      	str	r1, [r7, #48]	; 0x30
 800b82a:	4649      	mov	r1, r9
 800b82c:	414b      	adcs	r3, r1
 800b82e:	637b      	str	r3, [r7, #52]	; 0x34
 800b830:	f04f 0200 	mov.w	r2, #0
 800b834:	f04f 0300 	mov.w	r3, #0
 800b838:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800b83c:	4659      	mov	r1, fp
 800b83e:	00cb      	lsls	r3, r1, #3
 800b840:	4651      	mov	r1, sl
 800b842:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b846:	4651      	mov	r1, sl
 800b848:	00ca      	lsls	r2, r1, #3
 800b84a:	4610      	mov	r0, r2
 800b84c:	4619      	mov	r1, r3
 800b84e:	4603      	mov	r3, r0
 800b850:	4642      	mov	r2, r8
 800b852:	189b      	adds	r3, r3, r2
 800b854:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800b858:	464b      	mov	r3, r9
 800b85a:	460a      	mov	r2, r1
 800b85c:	eb42 0303 	adc.w	r3, r2, r3
 800b860:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800b864:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b868:	685b      	ldr	r3, [r3, #4]
 800b86a:	2200      	movs	r2, #0
 800b86c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800b870:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800b874:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800b878:	460b      	mov	r3, r1
 800b87a:	18db      	adds	r3, r3, r3
 800b87c:	62bb      	str	r3, [r7, #40]	; 0x28
 800b87e:	4613      	mov	r3, r2
 800b880:	eb42 0303 	adc.w	r3, r2, r3
 800b884:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b886:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b88a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800b88e:	f7f5 f95d 	bl	8000b4c <__aeabi_uldivmod>
 800b892:	4602      	mov	r2, r0
 800b894:	460b      	mov	r3, r1
 800b896:	4b0d      	ldr	r3, [pc, #52]	; (800b8cc <UART_SetConfig+0x2d4>)
 800b898:	fba3 1302 	umull	r1, r3, r3, r2
 800b89c:	095b      	lsrs	r3, r3, #5
 800b89e:	2164      	movs	r1, #100	; 0x64
 800b8a0:	fb01 f303 	mul.w	r3, r1, r3
 800b8a4:	1ad3      	subs	r3, r2, r3
 800b8a6:	00db      	lsls	r3, r3, #3
 800b8a8:	3332      	adds	r3, #50	; 0x32
 800b8aa:	4a08      	ldr	r2, [pc, #32]	; (800b8cc <UART_SetConfig+0x2d4>)
 800b8ac:	fba2 2303 	umull	r2, r3, r2, r3
 800b8b0:	095b      	lsrs	r3, r3, #5
 800b8b2:	f003 0207 	and.w	r2, r3, #7
 800b8b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	4422      	add	r2, r4
 800b8be:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b8c0:	e105      	b.n	800bace <UART_SetConfig+0x4d6>
 800b8c2:	bf00      	nop
 800b8c4:	40011000 	.word	0x40011000
 800b8c8:	40011400 	.word	0x40011400
 800b8cc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b8d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800b8da:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800b8de:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800b8e2:	4642      	mov	r2, r8
 800b8e4:	464b      	mov	r3, r9
 800b8e6:	1891      	adds	r1, r2, r2
 800b8e8:	6239      	str	r1, [r7, #32]
 800b8ea:	415b      	adcs	r3, r3
 800b8ec:	627b      	str	r3, [r7, #36]	; 0x24
 800b8ee:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b8f2:	4641      	mov	r1, r8
 800b8f4:	1854      	adds	r4, r2, r1
 800b8f6:	4649      	mov	r1, r9
 800b8f8:	eb43 0501 	adc.w	r5, r3, r1
 800b8fc:	f04f 0200 	mov.w	r2, #0
 800b900:	f04f 0300 	mov.w	r3, #0
 800b904:	00eb      	lsls	r3, r5, #3
 800b906:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b90a:	00e2      	lsls	r2, r4, #3
 800b90c:	4614      	mov	r4, r2
 800b90e:	461d      	mov	r5, r3
 800b910:	4643      	mov	r3, r8
 800b912:	18e3      	adds	r3, r4, r3
 800b914:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800b918:	464b      	mov	r3, r9
 800b91a:	eb45 0303 	adc.w	r3, r5, r3
 800b91e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800b922:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b926:	685b      	ldr	r3, [r3, #4]
 800b928:	2200      	movs	r2, #0
 800b92a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800b92e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800b932:	f04f 0200 	mov.w	r2, #0
 800b936:	f04f 0300 	mov.w	r3, #0
 800b93a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800b93e:	4629      	mov	r1, r5
 800b940:	008b      	lsls	r3, r1, #2
 800b942:	4621      	mov	r1, r4
 800b944:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b948:	4621      	mov	r1, r4
 800b94a:	008a      	lsls	r2, r1, #2
 800b94c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800b950:	f7f5 f8fc 	bl	8000b4c <__aeabi_uldivmod>
 800b954:	4602      	mov	r2, r0
 800b956:	460b      	mov	r3, r1
 800b958:	4b60      	ldr	r3, [pc, #384]	; (800badc <UART_SetConfig+0x4e4>)
 800b95a:	fba3 2302 	umull	r2, r3, r3, r2
 800b95e:	095b      	lsrs	r3, r3, #5
 800b960:	011c      	lsls	r4, r3, #4
 800b962:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800b966:	2200      	movs	r2, #0
 800b968:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800b96c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800b970:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800b974:	4642      	mov	r2, r8
 800b976:	464b      	mov	r3, r9
 800b978:	1891      	adds	r1, r2, r2
 800b97a:	61b9      	str	r1, [r7, #24]
 800b97c:	415b      	adcs	r3, r3
 800b97e:	61fb      	str	r3, [r7, #28]
 800b980:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b984:	4641      	mov	r1, r8
 800b986:	1851      	adds	r1, r2, r1
 800b988:	6139      	str	r1, [r7, #16]
 800b98a:	4649      	mov	r1, r9
 800b98c:	414b      	adcs	r3, r1
 800b98e:	617b      	str	r3, [r7, #20]
 800b990:	f04f 0200 	mov.w	r2, #0
 800b994:	f04f 0300 	mov.w	r3, #0
 800b998:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b99c:	4659      	mov	r1, fp
 800b99e:	00cb      	lsls	r3, r1, #3
 800b9a0:	4651      	mov	r1, sl
 800b9a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b9a6:	4651      	mov	r1, sl
 800b9a8:	00ca      	lsls	r2, r1, #3
 800b9aa:	4610      	mov	r0, r2
 800b9ac:	4619      	mov	r1, r3
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	4642      	mov	r2, r8
 800b9b2:	189b      	adds	r3, r3, r2
 800b9b4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800b9b8:	464b      	mov	r3, r9
 800b9ba:	460a      	mov	r2, r1
 800b9bc:	eb42 0303 	adc.w	r3, r2, r3
 800b9c0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800b9c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800b9c8:	685b      	ldr	r3, [r3, #4]
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	67bb      	str	r3, [r7, #120]	; 0x78
 800b9ce:	67fa      	str	r2, [r7, #124]	; 0x7c
 800b9d0:	f04f 0200 	mov.w	r2, #0
 800b9d4:	f04f 0300 	mov.w	r3, #0
 800b9d8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800b9dc:	4649      	mov	r1, r9
 800b9de:	008b      	lsls	r3, r1, #2
 800b9e0:	4641      	mov	r1, r8
 800b9e2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b9e6:	4641      	mov	r1, r8
 800b9e8:	008a      	lsls	r2, r1, #2
 800b9ea:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800b9ee:	f7f5 f8ad 	bl	8000b4c <__aeabi_uldivmod>
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	460b      	mov	r3, r1
 800b9f6:	4b39      	ldr	r3, [pc, #228]	; (800badc <UART_SetConfig+0x4e4>)
 800b9f8:	fba3 1302 	umull	r1, r3, r3, r2
 800b9fc:	095b      	lsrs	r3, r3, #5
 800b9fe:	2164      	movs	r1, #100	; 0x64
 800ba00:	fb01 f303 	mul.w	r3, r1, r3
 800ba04:	1ad3      	subs	r3, r2, r3
 800ba06:	011b      	lsls	r3, r3, #4
 800ba08:	3332      	adds	r3, #50	; 0x32
 800ba0a:	4a34      	ldr	r2, [pc, #208]	; (800badc <UART_SetConfig+0x4e4>)
 800ba0c:	fba2 2303 	umull	r2, r3, r2, r3
 800ba10:	095b      	lsrs	r3, r3, #5
 800ba12:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ba16:	441c      	add	r4, r3
 800ba18:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800ba1c:	2200      	movs	r2, #0
 800ba1e:	673b      	str	r3, [r7, #112]	; 0x70
 800ba20:	677a      	str	r2, [r7, #116]	; 0x74
 800ba22:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800ba26:	4642      	mov	r2, r8
 800ba28:	464b      	mov	r3, r9
 800ba2a:	1891      	adds	r1, r2, r2
 800ba2c:	60b9      	str	r1, [r7, #8]
 800ba2e:	415b      	adcs	r3, r3
 800ba30:	60fb      	str	r3, [r7, #12]
 800ba32:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ba36:	4641      	mov	r1, r8
 800ba38:	1851      	adds	r1, r2, r1
 800ba3a:	6039      	str	r1, [r7, #0]
 800ba3c:	4649      	mov	r1, r9
 800ba3e:	414b      	adcs	r3, r1
 800ba40:	607b      	str	r3, [r7, #4]
 800ba42:	f04f 0200 	mov.w	r2, #0
 800ba46:	f04f 0300 	mov.w	r3, #0
 800ba4a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800ba4e:	4659      	mov	r1, fp
 800ba50:	00cb      	lsls	r3, r1, #3
 800ba52:	4651      	mov	r1, sl
 800ba54:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ba58:	4651      	mov	r1, sl
 800ba5a:	00ca      	lsls	r2, r1, #3
 800ba5c:	4610      	mov	r0, r2
 800ba5e:	4619      	mov	r1, r3
 800ba60:	4603      	mov	r3, r0
 800ba62:	4642      	mov	r2, r8
 800ba64:	189b      	adds	r3, r3, r2
 800ba66:	66bb      	str	r3, [r7, #104]	; 0x68
 800ba68:	464b      	mov	r3, r9
 800ba6a:	460a      	mov	r2, r1
 800ba6c:	eb42 0303 	adc.w	r3, r2, r3
 800ba70:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ba72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ba76:	685b      	ldr	r3, [r3, #4]
 800ba78:	2200      	movs	r2, #0
 800ba7a:	663b      	str	r3, [r7, #96]	; 0x60
 800ba7c:	667a      	str	r2, [r7, #100]	; 0x64
 800ba7e:	f04f 0200 	mov.w	r2, #0
 800ba82:	f04f 0300 	mov.w	r3, #0
 800ba86:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800ba8a:	4649      	mov	r1, r9
 800ba8c:	008b      	lsls	r3, r1, #2
 800ba8e:	4641      	mov	r1, r8
 800ba90:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ba94:	4641      	mov	r1, r8
 800ba96:	008a      	lsls	r2, r1, #2
 800ba98:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800ba9c:	f7f5 f856 	bl	8000b4c <__aeabi_uldivmod>
 800baa0:	4602      	mov	r2, r0
 800baa2:	460b      	mov	r3, r1
 800baa4:	4b0d      	ldr	r3, [pc, #52]	; (800badc <UART_SetConfig+0x4e4>)
 800baa6:	fba3 1302 	umull	r1, r3, r3, r2
 800baaa:	095b      	lsrs	r3, r3, #5
 800baac:	2164      	movs	r1, #100	; 0x64
 800baae:	fb01 f303 	mul.w	r3, r1, r3
 800bab2:	1ad3      	subs	r3, r2, r3
 800bab4:	011b      	lsls	r3, r3, #4
 800bab6:	3332      	adds	r3, #50	; 0x32
 800bab8:	4a08      	ldr	r2, [pc, #32]	; (800badc <UART_SetConfig+0x4e4>)
 800baba:	fba2 2303 	umull	r2, r3, r2, r3
 800babe:	095b      	lsrs	r3, r3, #5
 800bac0:	f003 020f 	and.w	r2, r3, #15
 800bac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bac8:	681b      	ldr	r3, [r3, #0]
 800baca:	4422      	add	r2, r4
 800bacc:	609a      	str	r2, [r3, #8]
}
 800bace:	bf00      	nop
 800bad0:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800bad4:	46bd      	mov	sp, r7
 800bad6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bada:	bf00      	nop
 800badc:	51eb851f 	.word	0x51eb851f

0800bae0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bae0:	b084      	sub	sp, #16
 800bae2:	b580      	push	{r7, lr}
 800bae4:	b084      	sub	sp, #16
 800bae6:	af00      	add	r7, sp, #0
 800bae8:	6078      	str	r0, [r7, #4]
 800baea:	f107 001c 	add.w	r0, r7, #28
 800baee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800baf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800baf4:	2b01      	cmp	r3, #1
 800baf6:	d122      	bne.n	800bb3e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bafc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	68db      	ldr	r3, [r3, #12]
 800bb08:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800bb0c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800bb10:	687a      	ldr	r2, [r7, #4]
 800bb12:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	68db      	ldr	r3, [r3, #12]
 800bb18:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800bb20:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bb22:	2b01      	cmp	r3, #1
 800bb24:	d105      	bne.n	800bb32 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	68db      	ldr	r3, [r3, #12]
 800bb2a:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bb32:	6878      	ldr	r0, [r7, #4]
 800bb34:	f000 faa2 	bl	800c07c <USB_CoreReset>
 800bb38:	4603      	mov	r3, r0
 800bb3a:	73fb      	strb	r3, [r7, #15]
 800bb3c:	e01a      	b.n	800bb74 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	68db      	ldr	r3, [r3, #12]
 800bb42:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bb4a:	6878      	ldr	r0, [r7, #4]
 800bb4c:	f000 fa96 	bl	800c07c <USB_CoreReset>
 800bb50:	4603      	mov	r3, r0
 800bb52:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800bb54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d106      	bne.n	800bb68 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb5e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800bb62:	687b      	ldr	r3, [r7, #4]
 800bb64:	639a      	str	r2, [r3, #56]	; 0x38
 800bb66:	e005      	b.n	800bb74 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb6c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800bb74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb76:	2b01      	cmp	r3, #1
 800bb78:	d10b      	bne.n	800bb92 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	689b      	ldr	r3, [r3, #8]
 800bb7e:	f043 0206 	orr.w	r2, r3, #6
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	689b      	ldr	r3, [r3, #8]
 800bb8a:	f043 0220 	orr.w	r2, r3, #32
 800bb8e:	687b      	ldr	r3, [r7, #4]
 800bb90:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bb92:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb94:	4618      	mov	r0, r3
 800bb96:	3710      	adds	r7, #16
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bb9e:	b004      	add	sp, #16
 800bba0:	4770      	bx	lr

0800bba2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bba2:	b480      	push	{r7}
 800bba4:	b083      	sub	sp, #12
 800bba6:	af00      	add	r7, sp, #0
 800bba8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	689b      	ldr	r3, [r3, #8]
 800bbae:	f023 0201 	bic.w	r2, r3, #1
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bbb6:	2300      	movs	r3, #0
}
 800bbb8:	4618      	mov	r0, r3
 800bbba:	370c      	adds	r7, #12
 800bbbc:	46bd      	mov	sp, r7
 800bbbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc2:	4770      	bx	lr

0800bbc4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800bbc4:	b580      	push	{r7, lr}
 800bbc6:	b084      	sub	sp, #16
 800bbc8:	af00      	add	r7, sp, #0
 800bbca:	6078      	str	r0, [r7, #4]
 800bbcc:	460b      	mov	r3, r1
 800bbce:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	68db      	ldr	r3, [r3, #12]
 800bbd8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800bbe0:	78fb      	ldrb	r3, [r7, #3]
 800bbe2:	2b01      	cmp	r3, #1
 800bbe4:	d115      	bne.n	800bc12 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	68db      	ldr	r3, [r3, #12]
 800bbea:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bbf2:	2001      	movs	r0, #1
 800bbf4:	f7fa f96a 	bl	8005ecc <HAL_Delay>
      ms++;
 800bbf8:	68fb      	ldr	r3, [r7, #12]
 800bbfa:	3301      	adds	r3, #1
 800bbfc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800bbfe:	6878      	ldr	r0, [r7, #4]
 800bc00:	f000 fa2e 	bl	800c060 <USB_GetMode>
 800bc04:	4603      	mov	r3, r0
 800bc06:	2b01      	cmp	r3, #1
 800bc08:	d01e      	beq.n	800bc48 <USB_SetCurrentMode+0x84>
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	2b31      	cmp	r3, #49	; 0x31
 800bc0e:	d9f0      	bls.n	800bbf2 <USB_SetCurrentMode+0x2e>
 800bc10:	e01a      	b.n	800bc48 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800bc12:	78fb      	ldrb	r3, [r7, #3]
 800bc14:	2b00      	cmp	r3, #0
 800bc16:	d115      	bne.n	800bc44 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800bc18:	687b      	ldr	r3, [r7, #4]
 800bc1a:	68db      	ldr	r3, [r3, #12]
 800bc1c:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800bc24:	2001      	movs	r0, #1
 800bc26:	f7fa f951 	bl	8005ecc <HAL_Delay>
      ms++;
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	3301      	adds	r3, #1
 800bc2e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f000 fa15 	bl	800c060 <USB_GetMode>
 800bc36:	4603      	mov	r3, r0
 800bc38:	2b00      	cmp	r3, #0
 800bc3a:	d005      	beq.n	800bc48 <USB_SetCurrentMode+0x84>
 800bc3c:	68fb      	ldr	r3, [r7, #12]
 800bc3e:	2b31      	cmp	r3, #49	; 0x31
 800bc40:	d9f0      	bls.n	800bc24 <USB_SetCurrentMode+0x60>
 800bc42:	e001      	b.n	800bc48 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bc44:	2301      	movs	r3, #1
 800bc46:	e005      	b.n	800bc54 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	2b32      	cmp	r3, #50	; 0x32
 800bc4c:	d101      	bne.n	800bc52 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800bc4e:	2301      	movs	r3, #1
 800bc50:	e000      	b.n	800bc54 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bc52:	2300      	movs	r3, #0
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	3710      	adds	r7, #16
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bd80      	pop	{r7, pc}

0800bc5c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bc5c:	b084      	sub	sp, #16
 800bc5e:	b580      	push	{r7, lr}
 800bc60:	b086      	sub	sp, #24
 800bc62:	af00      	add	r7, sp, #0
 800bc64:	6078      	str	r0, [r7, #4]
 800bc66:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800bc6a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800bc6e:	2300      	movs	r3, #0
 800bc70:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800bc76:	2300      	movs	r3, #0
 800bc78:	613b      	str	r3, [r7, #16]
 800bc7a:	e009      	b.n	800bc90 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800bc7c:	687a      	ldr	r2, [r7, #4]
 800bc7e:	693b      	ldr	r3, [r7, #16]
 800bc80:	3340      	adds	r3, #64	; 0x40
 800bc82:	009b      	lsls	r3, r3, #2
 800bc84:	4413      	add	r3, r2
 800bc86:	2200      	movs	r2, #0
 800bc88:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800bc8a:	693b      	ldr	r3, [r7, #16]
 800bc8c:	3301      	adds	r3, #1
 800bc8e:	613b      	str	r3, [r7, #16]
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	2b0e      	cmp	r3, #14
 800bc94:	d9f2      	bls.n	800bc7c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800bc96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bc98:	2b00      	cmp	r3, #0
 800bc9a:	d11c      	bne.n	800bcd6 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bca2:	685b      	ldr	r3, [r3, #4]
 800bca4:	68fa      	ldr	r2, [r7, #12]
 800bca6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800bcaa:	f043 0302 	orr.w	r3, r3, #2
 800bcae:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcb4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcc0:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bccc:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	639a      	str	r2, [r3, #56]	; 0x38
 800bcd4:	e00b      	b.n	800bcee <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcda:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bce6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bcf4:	461a      	mov	r2, r3
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd00:	4619      	mov	r1, r3
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd08:	461a      	mov	r2, r3
 800bd0a:	680b      	ldr	r3, [r1, #0]
 800bd0c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bd0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800bd10:	2b01      	cmp	r3, #1
 800bd12:	d10c      	bne.n	800bd2e <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800bd14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bd16:	2b00      	cmp	r3, #0
 800bd18:	d104      	bne.n	800bd24 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800bd1a:	2100      	movs	r1, #0
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	f000 f965 	bl	800bfec <USB_SetDevSpeed>
 800bd22:	e008      	b.n	800bd36 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800bd24:	2101      	movs	r1, #1
 800bd26:	6878      	ldr	r0, [r7, #4]
 800bd28:	f000 f960 	bl	800bfec <USB_SetDevSpeed>
 800bd2c:	e003      	b.n	800bd36 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800bd2e:	2103      	movs	r1, #3
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f000 f95b 	bl	800bfec <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800bd36:	2110      	movs	r1, #16
 800bd38:	6878      	ldr	r0, [r7, #4]
 800bd3a:	f000 f8f3 	bl	800bf24 <USB_FlushTxFifo>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	2b00      	cmp	r3, #0
 800bd42:	d001      	beq.n	800bd48 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800bd44:	2301      	movs	r3, #1
 800bd46:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800bd48:	6878      	ldr	r0, [r7, #4]
 800bd4a:	f000 f91f 	bl	800bf8c <USB_FlushRxFifo>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d001      	beq.n	800bd58 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800bd54:	2301      	movs	r3, #1
 800bd56:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd5e:	461a      	mov	r2, r3
 800bd60:	2300      	movs	r3, #0
 800bd62:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800bd64:	68fb      	ldr	r3, [r7, #12]
 800bd66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd6a:	461a      	mov	r2, r3
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800bd70:	68fb      	ldr	r3, [r7, #12]
 800bd72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800bd76:	461a      	mov	r2, r3
 800bd78:	2300      	movs	r3, #0
 800bd7a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	613b      	str	r3, [r7, #16]
 800bd80:	e043      	b.n	800be0a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800bd82:	693b      	ldr	r3, [r7, #16]
 800bd84:	015a      	lsls	r2, r3, #5
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	4413      	add	r3, r2
 800bd8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bd94:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800bd98:	d118      	bne.n	800bdcc <USB_DevInit+0x170>
    {
      if (i == 0U)
 800bd9a:	693b      	ldr	r3, [r7, #16]
 800bd9c:	2b00      	cmp	r3, #0
 800bd9e:	d10a      	bne.n	800bdb6 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800bda0:	693b      	ldr	r3, [r7, #16]
 800bda2:	015a      	lsls	r2, r3, #5
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	4413      	add	r3, r2
 800bda8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdac:	461a      	mov	r2, r3
 800bdae:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800bdb2:	6013      	str	r3, [r2, #0]
 800bdb4:	e013      	b.n	800bdde <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800bdb6:	693b      	ldr	r3, [r7, #16]
 800bdb8:	015a      	lsls	r2, r3, #5
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	4413      	add	r3, r2
 800bdbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdc2:	461a      	mov	r2, r3
 800bdc4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800bdc8:	6013      	str	r3, [r2, #0]
 800bdca:	e008      	b.n	800bdde <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800bdcc:	693b      	ldr	r3, [r7, #16]
 800bdce:	015a      	lsls	r2, r3, #5
 800bdd0:	68fb      	ldr	r3, [r7, #12]
 800bdd2:	4413      	add	r3, r2
 800bdd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdd8:	461a      	mov	r2, r3
 800bdda:	2300      	movs	r3, #0
 800bddc:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800bdde:	693b      	ldr	r3, [r7, #16]
 800bde0:	015a      	lsls	r2, r3, #5
 800bde2:	68fb      	ldr	r3, [r7, #12]
 800bde4:	4413      	add	r3, r2
 800bde6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdea:	461a      	mov	r2, r3
 800bdec:	2300      	movs	r3, #0
 800bdee:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800bdf0:	693b      	ldr	r3, [r7, #16]
 800bdf2:	015a      	lsls	r2, r3, #5
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	4413      	add	r3, r2
 800bdf8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800bdfc:	461a      	mov	r2, r3
 800bdfe:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800be02:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800be04:	693b      	ldr	r3, [r7, #16]
 800be06:	3301      	adds	r3, #1
 800be08:	613b      	str	r3, [r7, #16]
 800be0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800be0c:	693a      	ldr	r2, [r7, #16]
 800be0e:	429a      	cmp	r2, r3
 800be10:	d3b7      	bcc.n	800bd82 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800be12:	2300      	movs	r3, #0
 800be14:	613b      	str	r3, [r7, #16]
 800be16:	e043      	b.n	800bea0 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800be18:	693b      	ldr	r3, [r7, #16]
 800be1a:	015a      	lsls	r2, r3, #5
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	4413      	add	r3, r2
 800be20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800be2a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800be2e:	d118      	bne.n	800be62 <USB_DevInit+0x206>
    {
      if (i == 0U)
 800be30:	693b      	ldr	r3, [r7, #16]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d10a      	bne.n	800be4c <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800be36:	693b      	ldr	r3, [r7, #16]
 800be38:	015a      	lsls	r2, r3, #5
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	4413      	add	r3, r2
 800be3e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be42:	461a      	mov	r2, r3
 800be44:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800be48:	6013      	str	r3, [r2, #0]
 800be4a:	e013      	b.n	800be74 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800be4c:	693b      	ldr	r3, [r7, #16]
 800be4e:	015a      	lsls	r2, r3, #5
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	4413      	add	r3, r2
 800be54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be58:	461a      	mov	r2, r3
 800be5a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800be5e:	6013      	str	r3, [r2, #0]
 800be60:	e008      	b.n	800be74 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800be62:	693b      	ldr	r3, [r7, #16]
 800be64:	015a      	lsls	r2, r3, #5
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	4413      	add	r3, r2
 800be6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be6e:	461a      	mov	r2, r3
 800be70:	2300      	movs	r3, #0
 800be72:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800be74:	693b      	ldr	r3, [r7, #16]
 800be76:	015a      	lsls	r2, r3, #5
 800be78:	68fb      	ldr	r3, [r7, #12]
 800be7a:	4413      	add	r3, r2
 800be7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be80:	461a      	mov	r2, r3
 800be82:	2300      	movs	r3, #0
 800be84:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800be86:	693b      	ldr	r3, [r7, #16]
 800be88:	015a      	lsls	r2, r3, #5
 800be8a:	68fb      	ldr	r3, [r7, #12]
 800be8c:	4413      	add	r3, r2
 800be8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800be92:	461a      	mov	r2, r3
 800be94:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800be98:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800be9a:	693b      	ldr	r3, [r7, #16]
 800be9c:	3301      	adds	r3, #1
 800be9e:	613b      	str	r3, [r7, #16]
 800bea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bea2:	693a      	ldr	r2, [r7, #16]
 800bea4:	429a      	cmp	r2, r3
 800bea6:	d3b7      	bcc.n	800be18 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800beae:	691b      	ldr	r3, [r3, #16]
 800beb0:	68fa      	ldr	r2, [r7, #12]
 800beb2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800beb6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800beba:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	2200      	movs	r2, #0
 800bec0:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800bec8:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800beca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800becc:	2b00      	cmp	r3, #0
 800bece:	d105      	bne.n	800bedc <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	699b      	ldr	r3, [r3, #24]
 800bed4:	f043 0210 	orr.w	r2, r3, #16
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	699a      	ldr	r2, [r3, #24]
 800bee0:	4b0f      	ldr	r3, [pc, #60]	; (800bf20 <USB_DevInit+0x2c4>)
 800bee2:	4313      	orrs	r3, r2
 800bee4:	687a      	ldr	r2, [r7, #4]
 800bee6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800beea:	2b00      	cmp	r3, #0
 800beec:	d005      	beq.n	800befa <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	699b      	ldr	r3, [r3, #24]
 800bef2:	f043 0208 	orr.w	r2, r3, #8
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800befa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800befc:	2b01      	cmp	r3, #1
 800befe:	d107      	bne.n	800bf10 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	699b      	ldr	r3, [r3, #24]
 800bf04:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800bf08:	f043 0304 	orr.w	r3, r3, #4
 800bf0c:	687a      	ldr	r2, [r7, #4]
 800bf0e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800bf10:	7dfb      	ldrb	r3, [r7, #23]
}
 800bf12:	4618      	mov	r0, r3
 800bf14:	3718      	adds	r7, #24
 800bf16:	46bd      	mov	sp, r7
 800bf18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bf1c:	b004      	add	sp, #16
 800bf1e:	4770      	bx	lr
 800bf20:	803c3800 	.word	0x803c3800

0800bf24 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800bf24:	b480      	push	{r7}
 800bf26:	b085      	sub	sp, #20
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
 800bf2c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800bf2e:	2300      	movs	r3, #0
 800bf30:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bf32:	68fb      	ldr	r3, [r7, #12]
 800bf34:	3301      	adds	r3, #1
 800bf36:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	4a13      	ldr	r2, [pc, #76]	; (800bf88 <USB_FlushTxFifo+0x64>)
 800bf3c:	4293      	cmp	r3, r2
 800bf3e:	d901      	bls.n	800bf44 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800bf40:	2303      	movs	r3, #3
 800bf42:	e01b      	b.n	800bf7c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	691b      	ldr	r3, [r3, #16]
 800bf48:	2b00      	cmp	r3, #0
 800bf4a:	daf2      	bge.n	800bf32 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800bf50:	683b      	ldr	r3, [r7, #0]
 800bf52:	019b      	lsls	r3, r3, #6
 800bf54:	f043 0220 	orr.w	r2, r3, #32
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	3301      	adds	r3, #1
 800bf60:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	4a08      	ldr	r2, [pc, #32]	; (800bf88 <USB_FlushTxFifo+0x64>)
 800bf66:	4293      	cmp	r3, r2
 800bf68:	d901      	bls.n	800bf6e <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800bf6a:	2303      	movs	r3, #3
 800bf6c:	e006      	b.n	800bf7c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	691b      	ldr	r3, [r3, #16]
 800bf72:	f003 0320 	and.w	r3, r3, #32
 800bf76:	2b20      	cmp	r3, #32
 800bf78:	d0f0      	beq.n	800bf5c <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800bf7a:	2300      	movs	r3, #0
}
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	3714      	adds	r7, #20
 800bf80:	46bd      	mov	sp, r7
 800bf82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf86:	4770      	bx	lr
 800bf88:	00030d40 	.word	0x00030d40

0800bf8c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	b085      	sub	sp, #20
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bf94:	2300      	movs	r3, #0
 800bf96:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	3301      	adds	r3, #1
 800bf9c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	4a11      	ldr	r2, [pc, #68]	; (800bfe8 <USB_FlushRxFifo+0x5c>)
 800bfa2:	4293      	cmp	r3, r2
 800bfa4:	d901      	bls.n	800bfaa <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800bfa6:	2303      	movs	r3, #3
 800bfa8:	e018      	b.n	800bfdc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	691b      	ldr	r3, [r3, #16]
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	daf2      	bge.n	800bf98 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800bfb2:	2300      	movs	r3, #0
 800bfb4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	2210      	movs	r2, #16
 800bfba:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	3301      	adds	r3, #1
 800bfc0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	4a08      	ldr	r2, [pc, #32]	; (800bfe8 <USB_FlushRxFifo+0x5c>)
 800bfc6:	4293      	cmp	r3, r2
 800bfc8:	d901      	bls.n	800bfce <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800bfca:	2303      	movs	r3, #3
 800bfcc:	e006      	b.n	800bfdc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	691b      	ldr	r3, [r3, #16]
 800bfd2:	f003 0310 	and.w	r3, r3, #16
 800bfd6:	2b10      	cmp	r3, #16
 800bfd8:	d0f0      	beq.n	800bfbc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800bfda:	2300      	movs	r3, #0
}
 800bfdc:	4618      	mov	r0, r3
 800bfde:	3714      	adds	r7, #20
 800bfe0:	46bd      	mov	sp, r7
 800bfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfe6:	4770      	bx	lr
 800bfe8:	00030d40 	.word	0x00030d40

0800bfec <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800bfec:	b480      	push	{r7}
 800bfee:	b085      	sub	sp, #20
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
 800bff4:	460b      	mov	r3, r1
 800bff6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c002:	681a      	ldr	r2, [r3, #0]
 800c004:	78fb      	ldrb	r3, [r7, #3]
 800c006:	68f9      	ldr	r1, [r7, #12]
 800c008:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800c00c:	4313      	orrs	r3, r2
 800c00e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c010:	2300      	movs	r3, #0
}
 800c012:	4618      	mov	r0, r3
 800c014:	3714      	adds	r7, #20
 800c016:	46bd      	mov	sp, r7
 800c018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01c:	4770      	bx	lr

0800c01e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800c01e:	b480      	push	{r7}
 800c020:	b085      	sub	sp, #20
 800c022:	af00      	add	r7, sp, #0
 800c024:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800c02a:	68fb      	ldr	r3, [r7, #12]
 800c02c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c030:	681b      	ldr	r3, [r3, #0]
 800c032:	68fa      	ldr	r2, [r7, #12]
 800c034:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c038:	f023 0303 	bic.w	r3, r3, #3
 800c03c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800c044:	685b      	ldr	r3, [r3, #4]
 800c046:	68fa      	ldr	r2, [r7, #12]
 800c048:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800c04c:	f043 0302 	orr.w	r3, r3, #2
 800c050:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800c052:	2300      	movs	r3, #0
}
 800c054:	4618      	mov	r0, r3
 800c056:	3714      	adds	r7, #20
 800c058:	46bd      	mov	sp, r7
 800c05a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c05e:	4770      	bx	lr

0800c060 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c060:	b480      	push	{r7}
 800c062:	b083      	sub	sp, #12
 800c064:	af00      	add	r7, sp, #0
 800c066:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	695b      	ldr	r3, [r3, #20]
 800c06c:	f003 0301 	and.w	r3, r3, #1
}
 800c070:	4618      	mov	r0, r3
 800c072:	370c      	adds	r7, #12
 800c074:	46bd      	mov	sp, r7
 800c076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c07a:	4770      	bx	lr

0800c07c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c07c:	b480      	push	{r7}
 800c07e:	b085      	sub	sp, #20
 800c080:	af00      	add	r7, sp, #0
 800c082:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c084:	2300      	movs	r3, #0
 800c086:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	3301      	adds	r3, #1
 800c08c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c08e:	68fb      	ldr	r3, [r7, #12]
 800c090:	4a13      	ldr	r2, [pc, #76]	; (800c0e0 <USB_CoreReset+0x64>)
 800c092:	4293      	cmp	r3, r2
 800c094:	d901      	bls.n	800c09a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c096:	2303      	movs	r3, #3
 800c098:	e01b      	b.n	800c0d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	691b      	ldr	r3, [r3, #16]
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	daf2      	bge.n	800c088 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	691b      	ldr	r3, [r3, #16]
 800c0aa:	f043 0201 	orr.w	r2, r3, #1
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	3301      	adds	r3, #1
 800c0b6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	4a09      	ldr	r2, [pc, #36]	; (800c0e0 <USB_CoreReset+0x64>)
 800c0bc:	4293      	cmp	r3, r2
 800c0be:	d901      	bls.n	800c0c4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c0c0:	2303      	movs	r3, #3
 800c0c2:	e006      	b.n	800c0d2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	691b      	ldr	r3, [r3, #16]
 800c0c8:	f003 0301 	and.w	r3, r3, #1
 800c0cc:	2b01      	cmp	r3, #1
 800c0ce:	d0f0      	beq.n	800c0b2 <USB_CoreReset+0x36>

  return HAL_OK;
 800c0d0:	2300      	movs	r3, #0
}
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	3714      	adds	r7, #20
 800c0d6:	46bd      	mov	sp, r7
 800c0d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0dc:	4770      	bx	lr
 800c0de:	bf00      	nop
 800c0e0:	00030d40 	.word	0x00030d40

0800c0e4 <__cxa_pure_virtual>:
 800c0e4:	b508      	push	{r3, lr}
 800c0e6:	f000 f80d 	bl	800c104 <_ZSt9terminatev>

0800c0ea <_ZN10__cxxabiv111__terminateEPFvvE>:
 800c0ea:	b508      	push	{r3, lr}
 800c0ec:	4780      	blx	r0
 800c0ee:	f000 fd6b 	bl	800cbc8 <abort>
	...

0800c0f4 <_ZSt13get_terminatev>:
 800c0f4:	4b02      	ldr	r3, [pc, #8]	; (800c100 <_ZSt13get_terminatev+0xc>)
 800c0f6:	6818      	ldr	r0, [r3, #0]
 800c0f8:	f3bf 8f5b 	dmb	ish
 800c0fc:	4770      	bx	lr
 800c0fe:	bf00      	nop
 800c100:	20000014 	.word	0x20000014

0800c104 <_ZSt9terminatev>:
 800c104:	b508      	push	{r3, lr}
 800c106:	f7ff fff5 	bl	800c0f4 <_ZSt13get_terminatev>
 800c10a:	f7ff ffee 	bl	800c0ea <_ZN10__cxxabiv111__terminateEPFvvE>
	...

0800c110 <sinf>:
 800c110:	ee10 3a10 	vmov	r3, s0
 800c114:	b507      	push	{r0, r1, r2, lr}
 800c116:	4a1f      	ldr	r2, [pc, #124]	; (800c194 <sinf+0x84>)
 800c118:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c11c:	4293      	cmp	r3, r2
 800c11e:	dc07      	bgt.n	800c130 <sinf+0x20>
 800c120:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800c198 <sinf+0x88>
 800c124:	2000      	movs	r0, #0
 800c126:	b003      	add	sp, #12
 800c128:	f85d eb04 	ldr.w	lr, [sp], #4
 800c12c:	f000 bc48 	b.w	800c9c0 <__kernel_sinf>
 800c130:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c134:	db04      	blt.n	800c140 <sinf+0x30>
 800c136:	ee30 0a40 	vsub.f32	s0, s0, s0
 800c13a:	b003      	add	sp, #12
 800c13c:	f85d fb04 	ldr.w	pc, [sp], #4
 800c140:	4668      	mov	r0, sp
 800c142:	f000 f82b 	bl	800c19c <__ieee754_rem_pio2f>
 800c146:	f000 0003 	and.w	r0, r0, #3
 800c14a:	2801      	cmp	r0, #1
 800c14c:	d00a      	beq.n	800c164 <sinf+0x54>
 800c14e:	2802      	cmp	r0, #2
 800c150:	d00f      	beq.n	800c172 <sinf+0x62>
 800c152:	b9c0      	cbnz	r0, 800c186 <sinf+0x76>
 800c154:	eddd 0a01 	vldr	s1, [sp, #4]
 800c158:	ed9d 0a00 	vldr	s0, [sp]
 800c15c:	2001      	movs	r0, #1
 800c15e:	f000 fc2f 	bl	800c9c0 <__kernel_sinf>
 800c162:	e7ea      	b.n	800c13a <sinf+0x2a>
 800c164:	eddd 0a01 	vldr	s1, [sp, #4]
 800c168:	ed9d 0a00 	vldr	s0, [sp]
 800c16c:	f000 f952 	bl	800c414 <__kernel_cosf>
 800c170:	e7e3      	b.n	800c13a <sinf+0x2a>
 800c172:	eddd 0a01 	vldr	s1, [sp, #4]
 800c176:	ed9d 0a00 	vldr	s0, [sp]
 800c17a:	2001      	movs	r0, #1
 800c17c:	f000 fc20 	bl	800c9c0 <__kernel_sinf>
 800c180:	eeb1 0a40 	vneg.f32	s0, s0
 800c184:	e7d9      	b.n	800c13a <sinf+0x2a>
 800c186:	eddd 0a01 	vldr	s1, [sp, #4]
 800c18a:	ed9d 0a00 	vldr	s0, [sp]
 800c18e:	f000 f941 	bl	800c414 <__kernel_cosf>
 800c192:	e7f5      	b.n	800c180 <sinf+0x70>
 800c194:	3f490fd8 	.word	0x3f490fd8
 800c198:	00000000 	.word	0x00000000

0800c19c <__ieee754_rem_pio2f>:
 800c19c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c19e:	ee10 6a10 	vmov	r6, s0
 800c1a2:	4b8e      	ldr	r3, [pc, #568]	; (800c3dc <__ieee754_rem_pio2f+0x240>)
 800c1a4:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 800c1a8:	429d      	cmp	r5, r3
 800c1aa:	b087      	sub	sp, #28
 800c1ac:	eef0 7a40 	vmov.f32	s15, s0
 800c1b0:	4604      	mov	r4, r0
 800c1b2:	dc05      	bgt.n	800c1c0 <__ieee754_rem_pio2f+0x24>
 800c1b4:	2300      	movs	r3, #0
 800c1b6:	ed80 0a00 	vstr	s0, [r0]
 800c1ba:	6043      	str	r3, [r0, #4]
 800c1bc:	2000      	movs	r0, #0
 800c1be:	e01a      	b.n	800c1f6 <__ieee754_rem_pio2f+0x5a>
 800c1c0:	4b87      	ldr	r3, [pc, #540]	; (800c3e0 <__ieee754_rem_pio2f+0x244>)
 800c1c2:	429d      	cmp	r5, r3
 800c1c4:	dc46      	bgt.n	800c254 <__ieee754_rem_pio2f+0xb8>
 800c1c6:	2e00      	cmp	r6, #0
 800c1c8:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800c3e4 <__ieee754_rem_pio2f+0x248>
 800c1cc:	4b86      	ldr	r3, [pc, #536]	; (800c3e8 <__ieee754_rem_pio2f+0x24c>)
 800c1ce:	f025 050f 	bic.w	r5, r5, #15
 800c1d2:	dd1f      	ble.n	800c214 <__ieee754_rem_pio2f+0x78>
 800c1d4:	429d      	cmp	r5, r3
 800c1d6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c1da:	d00e      	beq.n	800c1fa <__ieee754_rem_pio2f+0x5e>
 800c1dc:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800c3ec <__ieee754_rem_pio2f+0x250>
 800c1e0:	ee37 0ac7 	vsub.f32	s0, s15, s14
 800c1e4:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c1e8:	ed80 0a00 	vstr	s0, [r0]
 800c1ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c1f0:	2001      	movs	r0, #1
 800c1f2:	edc4 7a01 	vstr	s15, [r4, #4]
 800c1f6:	b007      	add	sp, #28
 800c1f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c1fa:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800c3f0 <__ieee754_rem_pio2f+0x254>
 800c1fe:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800c3f4 <__ieee754_rem_pio2f+0x258>
 800c202:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c206:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800c20a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c20e:	edc0 6a00 	vstr	s13, [r0]
 800c212:	e7eb      	b.n	800c1ec <__ieee754_rem_pio2f+0x50>
 800c214:	429d      	cmp	r5, r3
 800c216:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c21a:	d00e      	beq.n	800c23a <__ieee754_rem_pio2f+0x9e>
 800c21c:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800c3ec <__ieee754_rem_pio2f+0x250>
 800c220:	ee37 0a87 	vadd.f32	s0, s15, s14
 800c224:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800c228:	ed80 0a00 	vstr	s0, [r0]
 800c22c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c230:	f04f 30ff 	mov.w	r0, #4294967295
 800c234:	edc4 7a01 	vstr	s15, [r4, #4]
 800c238:	e7dd      	b.n	800c1f6 <__ieee754_rem_pio2f+0x5a>
 800c23a:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800c3f0 <__ieee754_rem_pio2f+0x254>
 800c23e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800c3f4 <__ieee754_rem_pio2f+0x258>
 800c242:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c246:	ee77 6a87 	vadd.f32	s13, s15, s14
 800c24a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c24e:	edc0 6a00 	vstr	s13, [r0]
 800c252:	e7eb      	b.n	800c22c <__ieee754_rem_pio2f+0x90>
 800c254:	4b68      	ldr	r3, [pc, #416]	; (800c3f8 <__ieee754_rem_pio2f+0x25c>)
 800c256:	429d      	cmp	r5, r3
 800c258:	dc72      	bgt.n	800c340 <__ieee754_rem_pio2f+0x1a4>
 800c25a:	f000 fbf9 	bl	800ca50 <fabsf>
 800c25e:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800c3fc <__ieee754_rem_pio2f+0x260>
 800c262:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c266:	eee0 7a07 	vfma.f32	s15, s0, s14
 800c26a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c26e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800c272:	ee17 0a90 	vmov	r0, s15
 800c276:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800c3e4 <__ieee754_rem_pio2f+0x248>
 800c27a:	eea7 0a67 	vfms.f32	s0, s14, s15
 800c27e:	281f      	cmp	r0, #31
 800c280:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800c3ec <__ieee754_rem_pio2f+0x250>
 800c284:	ee67 7a27 	vmul.f32	s15, s14, s15
 800c288:	eeb1 6a47 	vneg.f32	s12, s14
 800c28c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800c290:	ee16 2a90 	vmov	r2, s13
 800c294:	dc1c      	bgt.n	800c2d0 <__ieee754_rem_pio2f+0x134>
 800c296:	495a      	ldr	r1, [pc, #360]	; (800c400 <__ieee754_rem_pio2f+0x264>)
 800c298:	1e47      	subs	r7, r0, #1
 800c29a:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 800c29e:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800c2a2:	428b      	cmp	r3, r1
 800c2a4:	d014      	beq.n	800c2d0 <__ieee754_rem_pio2f+0x134>
 800c2a6:	6022      	str	r2, [r4, #0]
 800c2a8:	ed94 7a00 	vldr	s14, [r4]
 800c2ac:	ee30 0a47 	vsub.f32	s0, s0, s14
 800c2b0:	2e00      	cmp	r6, #0
 800c2b2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c2b6:	ed84 0a01 	vstr	s0, [r4, #4]
 800c2ba:	da9c      	bge.n	800c1f6 <__ieee754_rem_pio2f+0x5a>
 800c2bc:	eeb1 7a47 	vneg.f32	s14, s14
 800c2c0:	eeb1 0a40 	vneg.f32	s0, s0
 800c2c4:	ed84 7a00 	vstr	s14, [r4]
 800c2c8:	ed84 0a01 	vstr	s0, [r4, #4]
 800c2cc:	4240      	negs	r0, r0
 800c2ce:	e792      	b.n	800c1f6 <__ieee754_rem_pio2f+0x5a>
 800c2d0:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800c2d4:	15eb      	asrs	r3, r5, #23
 800c2d6:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800c2da:	2d08      	cmp	r5, #8
 800c2dc:	dde3      	ble.n	800c2a6 <__ieee754_rem_pio2f+0x10a>
 800c2de:	eddf 7a44 	vldr	s15, [pc, #272]	; 800c3f0 <__ieee754_rem_pio2f+0x254>
 800c2e2:	eddf 5a44 	vldr	s11, [pc, #272]	; 800c3f4 <__ieee754_rem_pio2f+0x258>
 800c2e6:	eef0 6a40 	vmov.f32	s13, s0
 800c2ea:	eee6 6a27 	vfma.f32	s13, s12, s15
 800c2ee:	ee30 0a66 	vsub.f32	s0, s0, s13
 800c2f2:	eea6 0a27 	vfma.f32	s0, s12, s15
 800c2f6:	eef0 7a40 	vmov.f32	s15, s0
 800c2fa:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800c2fe:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c302:	ee15 2a90 	vmov	r2, s11
 800c306:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800c30a:	1a5b      	subs	r3, r3, r1
 800c30c:	2b19      	cmp	r3, #25
 800c30e:	dc04      	bgt.n	800c31a <__ieee754_rem_pio2f+0x17e>
 800c310:	edc4 5a00 	vstr	s11, [r4]
 800c314:	eeb0 0a66 	vmov.f32	s0, s13
 800c318:	e7c6      	b.n	800c2a8 <__ieee754_rem_pio2f+0x10c>
 800c31a:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800c404 <__ieee754_rem_pio2f+0x268>
 800c31e:	eeb0 0a66 	vmov.f32	s0, s13
 800c322:	eea6 0a25 	vfma.f32	s0, s12, s11
 800c326:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800c32a:	eddf 6a37 	vldr	s13, [pc, #220]	; 800c408 <__ieee754_rem_pio2f+0x26c>
 800c32e:	eee6 7a25 	vfma.f32	s15, s12, s11
 800c332:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800c336:	ee30 7a67 	vsub.f32	s14, s0, s15
 800c33a:	ed84 7a00 	vstr	s14, [r4]
 800c33e:	e7b3      	b.n	800c2a8 <__ieee754_rem_pio2f+0x10c>
 800c340:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800c344:	db06      	blt.n	800c354 <__ieee754_rem_pio2f+0x1b8>
 800c346:	ee70 7a40 	vsub.f32	s15, s0, s0
 800c34a:	edc0 7a01 	vstr	s15, [r0, #4]
 800c34e:	edc0 7a00 	vstr	s15, [r0]
 800c352:	e733      	b.n	800c1bc <__ieee754_rem_pio2f+0x20>
 800c354:	15ea      	asrs	r2, r5, #23
 800c356:	3a86      	subs	r2, #134	; 0x86
 800c358:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800c35c:	ee07 3a90 	vmov	s15, r3
 800c360:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c364:	eddf 6a29 	vldr	s13, [pc, #164]	; 800c40c <__ieee754_rem_pio2f+0x270>
 800c368:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c36c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c370:	ed8d 7a03 	vstr	s14, [sp, #12]
 800c374:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c378:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800c37c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800c380:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c384:	ed8d 7a04 	vstr	s14, [sp, #16]
 800c388:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800c38c:	eef5 7a40 	vcmp.f32	s15, #0.0
 800c390:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c394:	edcd 7a05 	vstr	s15, [sp, #20]
 800c398:	d11e      	bne.n	800c3d8 <__ieee754_rem_pio2f+0x23c>
 800c39a:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800c39e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c3a2:	bf14      	ite	ne
 800c3a4:	2302      	movne	r3, #2
 800c3a6:	2301      	moveq	r3, #1
 800c3a8:	4919      	ldr	r1, [pc, #100]	; (800c410 <__ieee754_rem_pio2f+0x274>)
 800c3aa:	9101      	str	r1, [sp, #4]
 800c3ac:	2102      	movs	r1, #2
 800c3ae:	9100      	str	r1, [sp, #0]
 800c3b0:	a803      	add	r0, sp, #12
 800c3b2:	4621      	mov	r1, r4
 800c3b4:	f000 f88e 	bl	800c4d4 <__kernel_rem_pio2f>
 800c3b8:	2e00      	cmp	r6, #0
 800c3ba:	f6bf af1c 	bge.w	800c1f6 <__ieee754_rem_pio2f+0x5a>
 800c3be:	edd4 7a00 	vldr	s15, [r4]
 800c3c2:	eef1 7a67 	vneg.f32	s15, s15
 800c3c6:	edc4 7a00 	vstr	s15, [r4]
 800c3ca:	edd4 7a01 	vldr	s15, [r4, #4]
 800c3ce:	eef1 7a67 	vneg.f32	s15, s15
 800c3d2:	edc4 7a01 	vstr	s15, [r4, #4]
 800c3d6:	e779      	b.n	800c2cc <__ieee754_rem_pio2f+0x130>
 800c3d8:	2303      	movs	r3, #3
 800c3da:	e7e5      	b.n	800c3a8 <__ieee754_rem_pio2f+0x20c>
 800c3dc:	3f490fd8 	.word	0x3f490fd8
 800c3e0:	4016cbe3 	.word	0x4016cbe3
 800c3e4:	3fc90f80 	.word	0x3fc90f80
 800c3e8:	3fc90fd0 	.word	0x3fc90fd0
 800c3ec:	37354443 	.word	0x37354443
 800c3f0:	37354400 	.word	0x37354400
 800c3f4:	2e85a308 	.word	0x2e85a308
 800c3f8:	43490f80 	.word	0x43490f80
 800c3fc:	3f22f984 	.word	0x3f22f984
 800c400:	0800d418 	.word	0x0800d418
 800c404:	2e85a300 	.word	0x2e85a300
 800c408:	248d3132 	.word	0x248d3132
 800c40c:	43800000 	.word	0x43800000
 800c410:	0800d498 	.word	0x0800d498

0800c414 <__kernel_cosf>:
 800c414:	ee10 3a10 	vmov	r3, s0
 800c418:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c41c:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800c420:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800c424:	da05      	bge.n	800c432 <__kernel_cosf+0x1e>
 800c426:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c42a:	ee17 2a90 	vmov	r2, s15
 800c42e:	2a00      	cmp	r2, #0
 800c430:	d03d      	beq.n	800c4ae <__kernel_cosf+0x9a>
 800c432:	ee60 5a00 	vmul.f32	s11, s0, s0
 800c436:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800c4b4 <__kernel_cosf+0xa0>
 800c43a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800c4b8 <__kernel_cosf+0xa4>
 800c43e:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800c4bc <__kernel_cosf+0xa8>
 800c442:	4a1f      	ldr	r2, [pc, #124]	; (800c4c0 <__kernel_cosf+0xac>)
 800c444:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800c448:	4293      	cmp	r3, r2
 800c44a:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800c4c4 <__kernel_cosf+0xb0>
 800c44e:	eee7 7a25 	vfma.f32	s15, s14, s11
 800c452:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800c4c8 <__kernel_cosf+0xb4>
 800c456:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800c45a:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800c4cc <__kernel_cosf+0xb8>
 800c45e:	eee7 7a25 	vfma.f32	s15, s14, s11
 800c462:	eeb0 7a66 	vmov.f32	s14, s13
 800c466:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800c46a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800c46e:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800c472:	ee67 6a25 	vmul.f32	s13, s14, s11
 800c476:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800c47a:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800c47e:	dc04      	bgt.n	800c48a <__kernel_cosf+0x76>
 800c480:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800c484:	ee36 0a47 	vsub.f32	s0, s12, s14
 800c488:	4770      	bx	lr
 800c48a:	4a11      	ldr	r2, [pc, #68]	; (800c4d0 <__kernel_cosf+0xbc>)
 800c48c:	4293      	cmp	r3, r2
 800c48e:	bfda      	itte	le
 800c490:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800c494:	ee06 3a90 	vmovle	s13, r3
 800c498:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800c49c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800c4a0:	ee36 0a66 	vsub.f32	s0, s12, s13
 800c4a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c4a8:	ee30 0a67 	vsub.f32	s0, s0, s15
 800c4ac:	4770      	bx	lr
 800c4ae:	eeb0 0a46 	vmov.f32	s0, s12
 800c4b2:	4770      	bx	lr
 800c4b4:	ad47d74e 	.word	0xad47d74e
 800c4b8:	310f74f6 	.word	0x310f74f6
 800c4bc:	3d2aaaab 	.word	0x3d2aaaab
 800c4c0:	3e999999 	.word	0x3e999999
 800c4c4:	b493f27c 	.word	0xb493f27c
 800c4c8:	37d00d01 	.word	0x37d00d01
 800c4cc:	bab60b61 	.word	0xbab60b61
 800c4d0:	3f480000 	.word	0x3f480000

0800c4d4 <__kernel_rem_pio2f>:
 800c4d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4d8:	ed2d 8b04 	vpush	{d8-d9}
 800c4dc:	b0d9      	sub	sp, #356	; 0x164
 800c4de:	4688      	mov	r8, r1
 800c4e0:	9002      	str	r0, [sp, #8]
 800c4e2:	49bb      	ldr	r1, [pc, #748]	; (800c7d0 <__kernel_rem_pio2f+0x2fc>)
 800c4e4:	9866      	ldr	r0, [sp, #408]	; 0x198
 800c4e6:	9301      	str	r3, [sp, #4]
 800c4e8:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800c4ec:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800c4f0:	1e59      	subs	r1, r3, #1
 800c4f2:	1d13      	adds	r3, r2, #4
 800c4f4:	db27      	blt.n	800c546 <__kernel_rem_pio2f+0x72>
 800c4f6:	f1b2 0b03 	subs.w	fp, r2, #3
 800c4fa:	bf48      	it	mi
 800c4fc:	f102 0b04 	addmi.w	fp, r2, #4
 800c500:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800c504:	1c45      	adds	r5, r0, #1
 800c506:	00ec      	lsls	r4, r5, #3
 800c508:	1a47      	subs	r7, r0, r1
 800c50a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800c7e0 <__kernel_rem_pio2f+0x30c>
 800c50e:	9403      	str	r4, [sp, #12]
 800c510:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800c514:	eb0a 0c01 	add.w	ip, sl, r1
 800c518:	ae1c      	add	r6, sp, #112	; 0x70
 800c51a:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800c51e:	2400      	movs	r4, #0
 800c520:	4564      	cmp	r4, ip
 800c522:	dd12      	ble.n	800c54a <__kernel_rem_pio2f+0x76>
 800c524:	9b01      	ldr	r3, [sp, #4]
 800c526:	ac1c      	add	r4, sp, #112	; 0x70
 800c528:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800c52c:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800c530:	f04f 0c00 	mov.w	ip, #0
 800c534:	45d4      	cmp	ip, sl
 800c536:	dc27      	bgt.n	800c588 <__kernel_rem_pio2f+0xb4>
 800c538:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800c53c:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800c7e0 <__kernel_rem_pio2f+0x30c>
 800c540:	4627      	mov	r7, r4
 800c542:	2600      	movs	r6, #0
 800c544:	e016      	b.n	800c574 <__kernel_rem_pio2f+0xa0>
 800c546:	2000      	movs	r0, #0
 800c548:	e7dc      	b.n	800c504 <__kernel_rem_pio2f+0x30>
 800c54a:	42e7      	cmn	r7, r4
 800c54c:	bf5d      	ittte	pl
 800c54e:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800c552:	ee07 3a90 	vmovpl	s15, r3
 800c556:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800c55a:	eef0 7a47 	vmovmi.f32	s15, s14
 800c55e:	ece6 7a01 	vstmia	r6!, {s15}
 800c562:	3401      	adds	r4, #1
 800c564:	e7dc      	b.n	800c520 <__kernel_rem_pio2f+0x4c>
 800c566:	ecf9 6a01 	vldmia	r9!, {s13}
 800c56a:	ed97 7a00 	vldr	s14, [r7]
 800c56e:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c572:	3601      	adds	r6, #1
 800c574:	428e      	cmp	r6, r1
 800c576:	f1a7 0704 	sub.w	r7, r7, #4
 800c57a:	ddf4      	ble.n	800c566 <__kernel_rem_pio2f+0x92>
 800c57c:	eceb 7a01 	vstmia	fp!, {s15}
 800c580:	f10c 0c01 	add.w	ip, ip, #1
 800c584:	3404      	adds	r4, #4
 800c586:	e7d5      	b.n	800c534 <__kernel_rem_pio2f+0x60>
 800c588:	ab08      	add	r3, sp, #32
 800c58a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800c58e:	eddf 8a93 	vldr	s17, [pc, #588]	; 800c7dc <__kernel_rem_pio2f+0x308>
 800c592:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800c7d8 <__kernel_rem_pio2f+0x304>
 800c596:	9304      	str	r3, [sp, #16]
 800c598:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800c59c:	4656      	mov	r6, sl
 800c59e:	00b3      	lsls	r3, r6, #2
 800c5a0:	9305      	str	r3, [sp, #20]
 800c5a2:	ab58      	add	r3, sp, #352	; 0x160
 800c5a4:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800c5a8:	ac08      	add	r4, sp, #32
 800c5aa:	ab44      	add	r3, sp, #272	; 0x110
 800c5ac:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800c5b0:	46a4      	mov	ip, r4
 800c5b2:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800c5b6:	4637      	mov	r7, r6
 800c5b8:	2f00      	cmp	r7, #0
 800c5ba:	f1a0 0004 	sub.w	r0, r0, #4
 800c5be:	dc4f      	bgt.n	800c660 <__kernel_rem_pio2f+0x18c>
 800c5c0:	4628      	mov	r0, r5
 800c5c2:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800c5c6:	f000 fa8d 	bl	800cae4 <scalbnf>
 800c5ca:	eeb0 8a40 	vmov.f32	s16, s0
 800c5ce:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800c5d2:	ee28 0a00 	vmul.f32	s0, s16, s0
 800c5d6:	f000 fa43 	bl	800ca60 <floorf>
 800c5da:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800c5de:	eea0 8a67 	vfms.f32	s16, s0, s15
 800c5e2:	2d00      	cmp	r5, #0
 800c5e4:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800c5e8:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800c5ec:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800c5f0:	ee17 9a90 	vmov	r9, s15
 800c5f4:	ee38 8a40 	vsub.f32	s16, s16, s0
 800c5f8:	dd44      	ble.n	800c684 <__kernel_rem_pio2f+0x1b0>
 800c5fa:	f106 3cff 	add.w	ip, r6, #4294967295
 800c5fe:	ab08      	add	r3, sp, #32
 800c600:	f1c5 0e08 	rsb	lr, r5, #8
 800c604:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800c608:	fa47 f00e 	asr.w	r0, r7, lr
 800c60c:	4481      	add	r9, r0
 800c60e:	fa00 f00e 	lsl.w	r0, r0, lr
 800c612:	1a3f      	subs	r7, r7, r0
 800c614:	f1c5 0007 	rsb	r0, r5, #7
 800c618:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800c61c:	4107      	asrs	r7, r0
 800c61e:	2f00      	cmp	r7, #0
 800c620:	dd3f      	ble.n	800c6a2 <__kernel_rem_pio2f+0x1ce>
 800c622:	f04f 0e00 	mov.w	lr, #0
 800c626:	f109 0901 	add.w	r9, r9, #1
 800c62a:	4673      	mov	r3, lr
 800c62c:	4576      	cmp	r6, lr
 800c62e:	dc6b      	bgt.n	800c708 <__kernel_rem_pio2f+0x234>
 800c630:	2d00      	cmp	r5, #0
 800c632:	dd04      	ble.n	800c63e <__kernel_rem_pio2f+0x16a>
 800c634:	2d01      	cmp	r5, #1
 800c636:	d078      	beq.n	800c72a <__kernel_rem_pio2f+0x256>
 800c638:	2d02      	cmp	r5, #2
 800c63a:	f000 8081 	beq.w	800c740 <__kernel_rem_pio2f+0x26c>
 800c63e:	2f02      	cmp	r7, #2
 800c640:	d12f      	bne.n	800c6a2 <__kernel_rem_pio2f+0x1ce>
 800c642:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c646:	ee30 8a48 	vsub.f32	s16, s0, s16
 800c64a:	b353      	cbz	r3, 800c6a2 <__kernel_rem_pio2f+0x1ce>
 800c64c:	4628      	mov	r0, r5
 800c64e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800c652:	f000 fa47 	bl	800cae4 <scalbnf>
 800c656:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800c65a:	ee38 8a40 	vsub.f32	s16, s16, s0
 800c65e:	e020      	b.n	800c6a2 <__kernel_rem_pio2f+0x1ce>
 800c660:	ee60 7a28 	vmul.f32	s15, s0, s17
 800c664:	3f01      	subs	r7, #1
 800c666:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c66a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c66e:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800c672:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c676:	ecac 0a01 	vstmia	ip!, {s0}
 800c67a:	ed90 0a00 	vldr	s0, [r0]
 800c67e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800c682:	e799      	b.n	800c5b8 <__kernel_rem_pio2f+0xe4>
 800c684:	d105      	bne.n	800c692 <__kernel_rem_pio2f+0x1be>
 800c686:	1e70      	subs	r0, r6, #1
 800c688:	ab08      	add	r3, sp, #32
 800c68a:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800c68e:	11ff      	asrs	r7, r7, #7
 800c690:	e7c5      	b.n	800c61e <__kernel_rem_pio2f+0x14a>
 800c692:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800c696:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800c69a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c69e:	da31      	bge.n	800c704 <__kernel_rem_pio2f+0x230>
 800c6a0:	2700      	movs	r7, #0
 800c6a2:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c6a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c6aa:	f040 809b 	bne.w	800c7e4 <__kernel_rem_pio2f+0x310>
 800c6ae:	1e74      	subs	r4, r6, #1
 800c6b0:	46a4      	mov	ip, r4
 800c6b2:	2000      	movs	r0, #0
 800c6b4:	45d4      	cmp	ip, sl
 800c6b6:	da4a      	bge.n	800c74e <__kernel_rem_pio2f+0x27a>
 800c6b8:	2800      	cmp	r0, #0
 800c6ba:	d07a      	beq.n	800c7b2 <__kernel_rem_pio2f+0x2de>
 800c6bc:	ab08      	add	r3, sp, #32
 800c6be:	3d08      	subs	r5, #8
 800c6c0:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	f000 8081 	beq.w	800c7cc <__kernel_rem_pio2f+0x2f8>
 800c6ca:	4628      	mov	r0, r5
 800c6cc:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800c6d0:	00a5      	lsls	r5, r4, #2
 800c6d2:	f000 fa07 	bl	800cae4 <scalbnf>
 800c6d6:	aa44      	add	r2, sp, #272	; 0x110
 800c6d8:	1d2b      	adds	r3, r5, #4
 800c6da:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800c7dc <__kernel_rem_pio2f+0x308>
 800c6de:	18d1      	adds	r1, r2, r3
 800c6e0:	4622      	mov	r2, r4
 800c6e2:	2a00      	cmp	r2, #0
 800c6e4:	f280 80ae 	bge.w	800c844 <__kernel_rem_pio2f+0x370>
 800c6e8:	4622      	mov	r2, r4
 800c6ea:	2a00      	cmp	r2, #0
 800c6ec:	f2c0 80cc 	blt.w	800c888 <__kernel_rem_pio2f+0x3b4>
 800c6f0:	a944      	add	r1, sp, #272	; 0x110
 800c6f2:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800c6f6:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800c7d4 <__kernel_rem_pio2f+0x300>
 800c6fa:	eddf 7a39 	vldr	s15, [pc, #228]	; 800c7e0 <__kernel_rem_pio2f+0x30c>
 800c6fe:	2000      	movs	r0, #0
 800c700:	1aa1      	subs	r1, r4, r2
 800c702:	e0b6      	b.n	800c872 <__kernel_rem_pio2f+0x39e>
 800c704:	2702      	movs	r7, #2
 800c706:	e78c      	b.n	800c622 <__kernel_rem_pio2f+0x14e>
 800c708:	6820      	ldr	r0, [r4, #0]
 800c70a:	b94b      	cbnz	r3, 800c720 <__kernel_rem_pio2f+0x24c>
 800c70c:	b118      	cbz	r0, 800c716 <__kernel_rem_pio2f+0x242>
 800c70e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800c712:	6020      	str	r0, [r4, #0]
 800c714:	2001      	movs	r0, #1
 800c716:	f10e 0e01 	add.w	lr, lr, #1
 800c71a:	3404      	adds	r4, #4
 800c71c:	4603      	mov	r3, r0
 800c71e:	e785      	b.n	800c62c <__kernel_rem_pio2f+0x158>
 800c720:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800c724:	6020      	str	r0, [r4, #0]
 800c726:	4618      	mov	r0, r3
 800c728:	e7f5      	b.n	800c716 <__kernel_rem_pio2f+0x242>
 800c72a:	1e74      	subs	r4, r6, #1
 800c72c:	a808      	add	r0, sp, #32
 800c72e:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800c732:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800c736:	f10d 0c20 	add.w	ip, sp, #32
 800c73a:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800c73e:	e77e      	b.n	800c63e <__kernel_rem_pio2f+0x16a>
 800c740:	1e74      	subs	r4, r6, #1
 800c742:	a808      	add	r0, sp, #32
 800c744:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800c748:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800c74c:	e7f3      	b.n	800c736 <__kernel_rem_pio2f+0x262>
 800c74e:	ab08      	add	r3, sp, #32
 800c750:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800c754:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c758:	4318      	orrs	r0, r3
 800c75a:	e7ab      	b.n	800c6b4 <__kernel_rem_pio2f+0x1e0>
 800c75c:	f10c 0c01 	add.w	ip, ip, #1
 800c760:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800c764:	2c00      	cmp	r4, #0
 800c766:	d0f9      	beq.n	800c75c <__kernel_rem_pio2f+0x288>
 800c768:	9b05      	ldr	r3, [sp, #20]
 800c76a:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800c76e:	eb0d 0003 	add.w	r0, sp, r3
 800c772:	9b01      	ldr	r3, [sp, #4]
 800c774:	18f4      	adds	r4, r6, r3
 800c776:	ab1c      	add	r3, sp, #112	; 0x70
 800c778:	1c77      	adds	r7, r6, #1
 800c77a:	384c      	subs	r0, #76	; 0x4c
 800c77c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c780:	4466      	add	r6, ip
 800c782:	42be      	cmp	r6, r7
 800c784:	f6ff af0b 	blt.w	800c59e <__kernel_rem_pio2f+0xca>
 800c788:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800c78c:	f8dd e008 	ldr.w	lr, [sp, #8]
 800c790:	ee07 3a90 	vmov	s15, r3
 800c794:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c798:	f04f 0c00 	mov.w	ip, #0
 800c79c:	ece4 7a01 	vstmia	r4!, {s15}
 800c7a0:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800c7e0 <__kernel_rem_pio2f+0x30c>
 800c7a4:	46a1      	mov	r9, r4
 800c7a6:	458c      	cmp	ip, r1
 800c7a8:	dd07      	ble.n	800c7ba <__kernel_rem_pio2f+0x2e6>
 800c7aa:	ece0 7a01 	vstmia	r0!, {s15}
 800c7ae:	3701      	adds	r7, #1
 800c7b0:	e7e7      	b.n	800c782 <__kernel_rem_pio2f+0x2ae>
 800c7b2:	9804      	ldr	r0, [sp, #16]
 800c7b4:	f04f 0c01 	mov.w	ip, #1
 800c7b8:	e7d2      	b.n	800c760 <__kernel_rem_pio2f+0x28c>
 800c7ba:	ecfe 6a01 	vldmia	lr!, {s13}
 800c7be:	ed39 7a01 	vldmdb	r9!, {s14}
 800c7c2:	f10c 0c01 	add.w	ip, ip, #1
 800c7c6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c7ca:	e7ec      	b.n	800c7a6 <__kernel_rem_pio2f+0x2d2>
 800c7cc:	3c01      	subs	r4, #1
 800c7ce:	e775      	b.n	800c6bc <__kernel_rem_pio2f+0x1e8>
 800c7d0:	0800d7dc 	.word	0x0800d7dc
 800c7d4:	0800d7b0 	.word	0x0800d7b0
 800c7d8:	43800000 	.word	0x43800000
 800c7dc:	3b800000 	.word	0x3b800000
 800c7e0:	00000000 	.word	0x00000000
 800c7e4:	9b03      	ldr	r3, [sp, #12]
 800c7e6:	eeb0 0a48 	vmov.f32	s0, s16
 800c7ea:	1a98      	subs	r0, r3, r2
 800c7ec:	f000 f97a 	bl	800cae4 <scalbnf>
 800c7f0:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800c7d8 <__kernel_rem_pio2f+0x304>
 800c7f4:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800c7f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c7fc:	db19      	blt.n	800c832 <__kernel_rem_pio2f+0x35e>
 800c7fe:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800c7dc <__kernel_rem_pio2f+0x308>
 800c802:	ee60 7a27 	vmul.f32	s15, s0, s15
 800c806:	aa08      	add	r2, sp, #32
 800c808:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c80c:	1c74      	adds	r4, r6, #1
 800c80e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c812:	3508      	adds	r5, #8
 800c814:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800c818:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800c81c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c820:	ee10 3a10 	vmov	r3, s0
 800c824:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800c828:	ee17 3a90 	vmov	r3, s15
 800c82c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800c830:	e74b      	b.n	800c6ca <__kernel_rem_pio2f+0x1f6>
 800c832:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800c836:	aa08      	add	r2, sp, #32
 800c838:	ee10 3a10 	vmov	r3, s0
 800c83c:	4634      	mov	r4, r6
 800c83e:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800c842:	e742      	b.n	800c6ca <__kernel_rem_pio2f+0x1f6>
 800c844:	a808      	add	r0, sp, #32
 800c846:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800c84a:	9001      	str	r0, [sp, #4]
 800c84c:	ee07 0a90 	vmov	s15, r0
 800c850:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800c854:	3a01      	subs	r2, #1
 800c856:	ee67 7a80 	vmul.f32	s15, s15, s0
 800c85a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800c85e:	ed61 7a01 	vstmdb	r1!, {s15}
 800c862:	e73e      	b.n	800c6e2 <__kernel_rem_pio2f+0x20e>
 800c864:	ecfc 6a01 	vldmia	ip!, {s13}
 800c868:	ecb6 7a01 	vldmia	r6!, {s14}
 800c86c:	eee6 7a87 	vfma.f32	s15, s13, s14
 800c870:	3001      	adds	r0, #1
 800c872:	4550      	cmp	r0, sl
 800c874:	dc01      	bgt.n	800c87a <__kernel_rem_pio2f+0x3a6>
 800c876:	4288      	cmp	r0, r1
 800c878:	ddf4      	ble.n	800c864 <__kernel_rem_pio2f+0x390>
 800c87a:	a858      	add	r0, sp, #352	; 0x160
 800c87c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c880:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800c884:	3a01      	subs	r2, #1
 800c886:	e730      	b.n	800c6ea <__kernel_rem_pio2f+0x216>
 800c888:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800c88a:	2a02      	cmp	r2, #2
 800c88c:	dc09      	bgt.n	800c8a2 <__kernel_rem_pio2f+0x3ce>
 800c88e:	2a00      	cmp	r2, #0
 800c890:	dc2a      	bgt.n	800c8e8 <__kernel_rem_pio2f+0x414>
 800c892:	d043      	beq.n	800c91c <__kernel_rem_pio2f+0x448>
 800c894:	f009 0007 	and.w	r0, r9, #7
 800c898:	b059      	add	sp, #356	; 0x164
 800c89a:	ecbd 8b04 	vpop	{d8-d9}
 800c89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8a2:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800c8a4:	2b03      	cmp	r3, #3
 800c8a6:	d1f5      	bne.n	800c894 <__kernel_rem_pio2f+0x3c0>
 800c8a8:	ab30      	add	r3, sp, #192	; 0xc0
 800c8aa:	442b      	add	r3, r5
 800c8ac:	461a      	mov	r2, r3
 800c8ae:	4619      	mov	r1, r3
 800c8b0:	4620      	mov	r0, r4
 800c8b2:	2800      	cmp	r0, #0
 800c8b4:	f1a1 0104 	sub.w	r1, r1, #4
 800c8b8:	dc51      	bgt.n	800c95e <__kernel_rem_pio2f+0x48a>
 800c8ba:	4621      	mov	r1, r4
 800c8bc:	2901      	cmp	r1, #1
 800c8be:	f1a2 0204 	sub.w	r2, r2, #4
 800c8c2:	dc5c      	bgt.n	800c97e <__kernel_rem_pio2f+0x4aa>
 800c8c4:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800c7e0 <__kernel_rem_pio2f+0x30c>
 800c8c8:	3304      	adds	r3, #4
 800c8ca:	2c01      	cmp	r4, #1
 800c8cc:	dc67      	bgt.n	800c99e <__kernel_rem_pio2f+0x4ca>
 800c8ce:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800c8d2:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800c8d6:	2f00      	cmp	r7, #0
 800c8d8:	d167      	bne.n	800c9aa <__kernel_rem_pio2f+0x4d6>
 800c8da:	edc8 6a00 	vstr	s13, [r8]
 800c8de:	ed88 7a01 	vstr	s14, [r8, #4]
 800c8e2:	edc8 7a02 	vstr	s15, [r8, #8]
 800c8e6:	e7d5      	b.n	800c894 <__kernel_rem_pio2f+0x3c0>
 800c8e8:	aa30      	add	r2, sp, #192	; 0xc0
 800c8ea:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800c7e0 <__kernel_rem_pio2f+0x30c>
 800c8ee:	4413      	add	r3, r2
 800c8f0:	4622      	mov	r2, r4
 800c8f2:	2a00      	cmp	r2, #0
 800c8f4:	da24      	bge.n	800c940 <__kernel_rem_pio2f+0x46c>
 800c8f6:	b34f      	cbz	r7, 800c94c <__kernel_rem_pio2f+0x478>
 800c8f8:	eef1 7a47 	vneg.f32	s15, s14
 800c8fc:	edc8 7a00 	vstr	s15, [r8]
 800c900:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800c904:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c908:	aa31      	add	r2, sp, #196	; 0xc4
 800c90a:	2301      	movs	r3, #1
 800c90c:	429c      	cmp	r4, r3
 800c90e:	da20      	bge.n	800c952 <__kernel_rem_pio2f+0x47e>
 800c910:	b10f      	cbz	r7, 800c916 <__kernel_rem_pio2f+0x442>
 800c912:	eef1 7a67 	vneg.f32	s15, s15
 800c916:	edc8 7a01 	vstr	s15, [r8, #4]
 800c91a:	e7bb      	b.n	800c894 <__kernel_rem_pio2f+0x3c0>
 800c91c:	aa30      	add	r2, sp, #192	; 0xc0
 800c91e:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800c7e0 <__kernel_rem_pio2f+0x30c>
 800c922:	4413      	add	r3, r2
 800c924:	2c00      	cmp	r4, #0
 800c926:	da05      	bge.n	800c934 <__kernel_rem_pio2f+0x460>
 800c928:	b10f      	cbz	r7, 800c92e <__kernel_rem_pio2f+0x45a>
 800c92a:	eef1 7a67 	vneg.f32	s15, s15
 800c92e:	edc8 7a00 	vstr	s15, [r8]
 800c932:	e7af      	b.n	800c894 <__kernel_rem_pio2f+0x3c0>
 800c934:	ed33 7a01 	vldmdb	r3!, {s14}
 800c938:	3c01      	subs	r4, #1
 800c93a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c93e:	e7f1      	b.n	800c924 <__kernel_rem_pio2f+0x450>
 800c940:	ed73 7a01 	vldmdb	r3!, {s15}
 800c944:	3a01      	subs	r2, #1
 800c946:	ee37 7a27 	vadd.f32	s14, s14, s15
 800c94a:	e7d2      	b.n	800c8f2 <__kernel_rem_pio2f+0x41e>
 800c94c:	eef0 7a47 	vmov.f32	s15, s14
 800c950:	e7d4      	b.n	800c8fc <__kernel_rem_pio2f+0x428>
 800c952:	ecb2 7a01 	vldmia	r2!, {s14}
 800c956:	3301      	adds	r3, #1
 800c958:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c95c:	e7d6      	b.n	800c90c <__kernel_rem_pio2f+0x438>
 800c95e:	edd1 7a00 	vldr	s15, [r1]
 800c962:	edd1 6a01 	vldr	s13, [r1, #4]
 800c966:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c96a:	3801      	subs	r0, #1
 800c96c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c970:	ed81 7a00 	vstr	s14, [r1]
 800c974:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c978:	edc1 7a01 	vstr	s15, [r1, #4]
 800c97c:	e799      	b.n	800c8b2 <__kernel_rem_pio2f+0x3de>
 800c97e:	edd2 7a00 	vldr	s15, [r2]
 800c982:	edd2 6a01 	vldr	s13, [r2, #4]
 800c986:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800c98a:	3901      	subs	r1, #1
 800c98c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c990:	ed82 7a00 	vstr	s14, [r2]
 800c994:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800c998:	edc2 7a01 	vstr	s15, [r2, #4]
 800c99c:	e78e      	b.n	800c8bc <__kernel_rem_pio2f+0x3e8>
 800c99e:	ed33 7a01 	vldmdb	r3!, {s14}
 800c9a2:	3c01      	subs	r4, #1
 800c9a4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c9a8:	e78f      	b.n	800c8ca <__kernel_rem_pio2f+0x3f6>
 800c9aa:	eef1 6a66 	vneg.f32	s13, s13
 800c9ae:	eeb1 7a47 	vneg.f32	s14, s14
 800c9b2:	edc8 6a00 	vstr	s13, [r8]
 800c9b6:	ed88 7a01 	vstr	s14, [r8, #4]
 800c9ba:	eef1 7a67 	vneg.f32	s15, s15
 800c9be:	e790      	b.n	800c8e2 <__kernel_rem_pio2f+0x40e>

0800c9c0 <__kernel_sinf>:
 800c9c0:	ee10 3a10 	vmov	r3, s0
 800c9c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c9c8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800c9cc:	da04      	bge.n	800c9d8 <__kernel_sinf+0x18>
 800c9ce:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800c9d2:	ee17 3a90 	vmov	r3, s15
 800c9d6:	b35b      	cbz	r3, 800ca30 <__kernel_sinf+0x70>
 800c9d8:	ee20 7a00 	vmul.f32	s14, s0, s0
 800c9dc:	eddf 7a15 	vldr	s15, [pc, #84]	; 800ca34 <__kernel_sinf+0x74>
 800c9e0:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800ca38 <__kernel_sinf+0x78>
 800c9e4:	eea7 6a27 	vfma.f32	s12, s14, s15
 800c9e8:	eddf 7a14 	vldr	s15, [pc, #80]	; 800ca3c <__kernel_sinf+0x7c>
 800c9ec:	eee6 7a07 	vfma.f32	s15, s12, s14
 800c9f0:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800ca40 <__kernel_sinf+0x80>
 800c9f4:	eea7 6a87 	vfma.f32	s12, s15, s14
 800c9f8:	eddf 7a12 	vldr	s15, [pc, #72]	; 800ca44 <__kernel_sinf+0x84>
 800c9fc:	ee60 6a07 	vmul.f32	s13, s0, s14
 800ca00:	eee6 7a07 	vfma.f32	s15, s12, s14
 800ca04:	b930      	cbnz	r0, 800ca14 <__kernel_sinf+0x54>
 800ca06:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800ca48 <__kernel_sinf+0x88>
 800ca0a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800ca0e:	eea6 0a26 	vfma.f32	s0, s12, s13
 800ca12:	4770      	bx	lr
 800ca14:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800ca18:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800ca1c:	eee0 7a86 	vfma.f32	s15, s1, s12
 800ca20:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800ca24:	eddf 7a09 	vldr	s15, [pc, #36]	; 800ca4c <__kernel_sinf+0x8c>
 800ca28:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800ca2c:	ee30 0a60 	vsub.f32	s0, s0, s1
 800ca30:	4770      	bx	lr
 800ca32:	bf00      	nop
 800ca34:	2f2ec9d3 	.word	0x2f2ec9d3
 800ca38:	b2d72f34 	.word	0xb2d72f34
 800ca3c:	3638ef1b 	.word	0x3638ef1b
 800ca40:	b9500d01 	.word	0xb9500d01
 800ca44:	3c088889 	.word	0x3c088889
 800ca48:	be2aaaab 	.word	0xbe2aaaab
 800ca4c:	3e2aaaab 	.word	0x3e2aaaab

0800ca50 <fabsf>:
 800ca50:	ee10 3a10 	vmov	r3, s0
 800ca54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca58:	ee00 3a10 	vmov	s0, r3
 800ca5c:	4770      	bx	lr
	...

0800ca60 <floorf>:
 800ca60:	ee10 3a10 	vmov	r3, s0
 800ca64:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ca68:	3a7f      	subs	r2, #127	; 0x7f
 800ca6a:	2a16      	cmp	r2, #22
 800ca6c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ca70:	dc2a      	bgt.n	800cac8 <floorf+0x68>
 800ca72:	2a00      	cmp	r2, #0
 800ca74:	da11      	bge.n	800ca9a <floorf+0x3a>
 800ca76:	eddf 7a18 	vldr	s15, [pc, #96]	; 800cad8 <floorf+0x78>
 800ca7a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ca7e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800ca82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ca86:	dd05      	ble.n	800ca94 <floorf+0x34>
 800ca88:	2b00      	cmp	r3, #0
 800ca8a:	da23      	bge.n	800cad4 <floorf+0x74>
 800ca8c:	4a13      	ldr	r2, [pc, #76]	; (800cadc <floorf+0x7c>)
 800ca8e:	2900      	cmp	r1, #0
 800ca90:	bf18      	it	ne
 800ca92:	4613      	movne	r3, r2
 800ca94:	ee00 3a10 	vmov	s0, r3
 800ca98:	4770      	bx	lr
 800ca9a:	4911      	ldr	r1, [pc, #68]	; (800cae0 <floorf+0x80>)
 800ca9c:	4111      	asrs	r1, r2
 800ca9e:	420b      	tst	r3, r1
 800caa0:	d0fa      	beq.n	800ca98 <floorf+0x38>
 800caa2:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800cad8 <floorf+0x78>
 800caa6:	ee30 0a27 	vadd.f32	s0, s0, s15
 800caaa:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800caae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cab2:	ddef      	ble.n	800ca94 <floorf+0x34>
 800cab4:	2b00      	cmp	r3, #0
 800cab6:	bfbe      	ittt	lt
 800cab8:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800cabc:	fa40 f202 	asrlt.w	r2, r0, r2
 800cac0:	189b      	addlt	r3, r3, r2
 800cac2:	ea23 0301 	bic.w	r3, r3, r1
 800cac6:	e7e5      	b.n	800ca94 <floorf+0x34>
 800cac8:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800cacc:	d3e4      	bcc.n	800ca98 <floorf+0x38>
 800cace:	ee30 0a00 	vadd.f32	s0, s0, s0
 800cad2:	4770      	bx	lr
 800cad4:	2300      	movs	r3, #0
 800cad6:	e7dd      	b.n	800ca94 <floorf+0x34>
 800cad8:	7149f2ca 	.word	0x7149f2ca
 800cadc:	bf800000 	.word	0xbf800000
 800cae0:	007fffff 	.word	0x007fffff

0800cae4 <scalbnf>:
 800cae4:	ee10 3a10 	vmov	r3, s0
 800cae8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800caec:	d025      	beq.n	800cb3a <scalbnf+0x56>
 800caee:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800caf2:	d302      	bcc.n	800cafa <scalbnf+0x16>
 800caf4:	ee30 0a00 	vadd.f32	s0, s0, s0
 800caf8:	4770      	bx	lr
 800cafa:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800cafe:	d122      	bne.n	800cb46 <scalbnf+0x62>
 800cb00:	4b2a      	ldr	r3, [pc, #168]	; (800cbac <scalbnf+0xc8>)
 800cb02:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800cbb0 <scalbnf+0xcc>
 800cb06:	4298      	cmp	r0, r3
 800cb08:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cb0c:	db16      	blt.n	800cb3c <scalbnf+0x58>
 800cb0e:	ee10 3a10 	vmov	r3, s0
 800cb12:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800cb16:	3a19      	subs	r2, #25
 800cb18:	4402      	add	r2, r0
 800cb1a:	2afe      	cmp	r2, #254	; 0xfe
 800cb1c:	dd15      	ble.n	800cb4a <scalbnf+0x66>
 800cb1e:	ee10 3a10 	vmov	r3, s0
 800cb22:	eddf 7a24 	vldr	s15, [pc, #144]	; 800cbb4 <scalbnf+0xd0>
 800cb26:	eddf 6a24 	vldr	s13, [pc, #144]	; 800cbb8 <scalbnf+0xd4>
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	eeb0 7a67 	vmov.f32	s14, s15
 800cb30:	bfb8      	it	lt
 800cb32:	eef0 7a66 	vmovlt.f32	s15, s13
 800cb36:	ee27 0a27 	vmul.f32	s0, s14, s15
 800cb3a:	4770      	bx	lr
 800cb3c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800cbbc <scalbnf+0xd8>
 800cb40:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cb44:	4770      	bx	lr
 800cb46:	0dd2      	lsrs	r2, r2, #23
 800cb48:	e7e6      	b.n	800cb18 <scalbnf+0x34>
 800cb4a:	2a00      	cmp	r2, #0
 800cb4c:	dd06      	ble.n	800cb5c <scalbnf+0x78>
 800cb4e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cb52:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800cb56:	ee00 3a10 	vmov	s0, r3
 800cb5a:	4770      	bx	lr
 800cb5c:	f112 0f16 	cmn.w	r2, #22
 800cb60:	da1a      	bge.n	800cb98 <scalbnf+0xb4>
 800cb62:	f24c 3350 	movw	r3, #50000	; 0xc350
 800cb66:	4298      	cmp	r0, r3
 800cb68:	ee10 3a10 	vmov	r3, s0
 800cb6c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cb70:	dd0a      	ble.n	800cb88 <scalbnf+0xa4>
 800cb72:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800cbb4 <scalbnf+0xd0>
 800cb76:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800cbb8 <scalbnf+0xd4>
 800cb7a:	eef0 7a40 	vmov.f32	s15, s0
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	bf18      	it	ne
 800cb82:	eeb0 0a47 	vmovne.f32	s0, s14
 800cb86:	e7db      	b.n	800cb40 <scalbnf+0x5c>
 800cb88:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800cbbc <scalbnf+0xd8>
 800cb8c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800cbc0 <scalbnf+0xdc>
 800cb90:	eef0 7a40 	vmov.f32	s15, s0
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	e7f3      	b.n	800cb80 <scalbnf+0x9c>
 800cb98:	3219      	adds	r2, #25
 800cb9a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cb9e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800cba2:	eddf 7a08 	vldr	s15, [pc, #32]	; 800cbc4 <scalbnf+0xe0>
 800cba6:	ee07 3a10 	vmov	s14, r3
 800cbaa:	e7c4      	b.n	800cb36 <scalbnf+0x52>
 800cbac:	ffff3cb0 	.word	0xffff3cb0
 800cbb0:	4c000000 	.word	0x4c000000
 800cbb4:	7149f2ca 	.word	0x7149f2ca
 800cbb8:	f149f2ca 	.word	0xf149f2ca
 800cbbc:	0da24260 	.word	0x0da24260
 800cbc0:	8da24260 	.word	0x8da24260
 800cbc4:	33000000 	.word	0x33000000

0800cbc8 <abort>:
 800cbc8:	b508      	push	{r3, lr}
 800cbca:	2006      	movs	r0, #6
 800cbcc:	f000 f874 	bl	800ccb8 <raise>
 800cbd0:	2001      	movs	r0, #1
 800cbd2:	f7f8 fd75 	bl	80056c0 <_exit>
	...

0800cbd8 <__errno>:
 800cbd8:	4b01      	ldr	r3, [pc, #4]	; (800cbe0 <__errno+0x8>)
 800cbda:	6818      	ldr	r0, [r3, #0]
 800cbdc:	4770      	bx	lr
 800cbde:	bf00      	nop
 800cbe0:	20000018 	.word	0x20000018

0800cbe4 <__libc_init_array>:
 800cbe4:	b570      	push	{r4, r5, r6, lr}
 800cbe6:	4d0d      	ldr	r5, [pc, #52]	; (800cc1c <__libc_init_array+0x38>)
 800cbe8:	4c0d      	ldr	r4, [pc, #52]	; (800cc20 <__libc_init_array+0x3c>)
 800cbea:	1b64      	subs	r4, r4, r5
 800cbec:	10a4      	asrs	r4, r4, #2
 800cbee:	2600      	movs	r6, #0
 800cbf0:	42a6      	cmp	r6, r4
 800cbf2:	d109      	bne.n	800cc08 <__libc_init_array+0x24>
 800cbf4:	4d0b      	ldr	r5, [pc, #44]	; (800cc24 <__libc_init_array+0x40>)
 800cbf6:	4c0c      	ldr	r4, [pc, #48]	; (800cc28 <__libc_init_array+0x44>)
 800cbf8:	f000 f9b0 	bl	800cf5c <_init>
 800cbfc:	1b64      	subs	r4, r4, r5
 800cbfe:	10a4      	asrs	r4, r4, #2
 800cc00:	2600      	movs	r6, #0
 800cc02:	42a6      	cmp	r6, r4
 800cc04:	d105      	bne.n	800cc12 <__libc_init_array+0x2e>
 800cc06:	bd70      	pop	{r4, r5, r6, pc}
 800cc08:	f855 3b04 	ldr.w	r3, [r5], #4
 800cc0c:	4798      	blx	r3
 800cc0e:	3601      	adds	r6, #1
 800cc10:	e7ee      	b.n	800cbf0 <__libc_init_array+0xc>
 800cc12:	f855 3b04 	ldr.w	r3, [r5], #4
 800cc16:	4798      	blx	r3
 800cc18:	3601      	adds	r6, #1
 800cc1a:	e7f2      	b.n	800cc02 <__libc_init_array+0x1e>
 800cc1c:	0800d7f0 	.word	0x0800d7f0
 800cc20:	0800d7f0 	.word	0x0800d7f0
 800cc24:	0800d7f0 	.word	0x0800d7f0
 800cc28:	0800d7fc 	.word	0x0800d7fc

0800cc2c <memcpy>:
 800cc2c:	440a      	add	r2, r1
 800cc2e:	4291      	cmp	r1, r2
 800cc30:	f100 33ff 	add.w	r3, r0, #4294967295
 800cc34:	d100      	bne.n	800cc38 <memcpy+0xc>
 800cc36:	4770      	bx	lr
 800cc38:	b510      	push	{r4, lr}
 800cc3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cc3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cc42:	4291      	cmp	r1, r2
 800cc44:	d1f9      	bne.n	800cc3a <memcpy+0xe>
 800cc46:	bd10      	pop	{r4, pc}

0800cc48 <memset>:
 800cc48:	4402      	add	r2, r0
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	4293      	cmp	r3, r2
 800cc4e:	d100      	bne.n	800cc52 <memset+0xa>
 800cc50:	4770      	bx	lr
 800cc52:	f803 1b01 	strb.w	r1, [r3], #1
 800cc56:	e7f9      	b.n	800cc4c <memset+0x4>

0800cc58 <realloc>:
 800cc58:	4b02      	ldr	r3, [pc, #8]	; (800cc64 <realloc+0xc>)
 800cc5a:	460a      	mov	r2, r1
 800cc5c:	4601      	mov	r1, r0
 800cc5e:	6818      	ldr	r0, [r3, #0]
 800cc60:	f000 b8da 	b.w	800ce18 <_realloc_r>
 800cc64:	20000018 	.word	0x20000018

0800cc68 <_raise_r>:
 800cc68:	291f      	cmp	r1, #31
 800cc6a:	b538      	push	{r3, r4, r5, lr}
 800cc6c:	4604      	mov	r4, r0
 800cc6e:	460d      	mov	r5, r1
 800cc70:	d904      	bls.n	800cc7c <_raise_r+0x14>
 800cc72:	2316      	movs	r3, #22
 800cc74:	6003      	str	r3, [r0, #0]
 800cc76:	f04f 30ff 	mov.w	r0, #4294967295
 800cc7a:	bd38      	pop	{r3, r4, r5, pc}
 800cc7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cc7e:	b112      	cbz	r2, 800cc86 <_raise_r+0x1e>
 800cc80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cc84:	b94b      	cbnz	r3, 800cc9a <_raise_r+0x32>
 800cc86:	4620      	mov	r0, r4
 800cc88:	f000 f830 	bl	800ccec <_getpid_r>
 800cc8c:	462a      	mov	r2, r5
 800cc8e:	4601      	mov	r1, r0
 800cc90:	4620      	mov	r0, r4
 800cc92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cc96:	f000 b817 	b.w	800ccc8 <_kill_r>
 800cc9a:	2b01      	cmp	r3, #1
 800cc9c:	d00a      	beq.n	800ccb4 <_raise_r+0x4c>
 800cc9e:	1c59      	adds	r1, r3, #1
 800cca0:	d103      	bne.n	800ccaa <_raise_r+0x42>
 800cca2:	2316      	movs	r3, #22
 800cca4:	6003      	str	r3, [r0, #0]
 800cca6:	2001      	movs	r0, #1
 800cca8:	e7e7      	b.n	800cc7a <_raise_r+0x12>
 800ccaa:	2400      	movs	r4, #0
 800ccac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800ccb0:	4628      	mov	r0, r5
 800ccb2:	4798      	blx	r3
 800ccb4:	2000      	movs	r0, #0
 800ccb6:	e7e0      	b.n	800cc7a <_raise_r+0x12>

0800ccb8 <raise>:
 800ccb8:	4b02      	ldr	r3, [pc, #8]	; (800ccc4 <raise+0xc>)
 800ccba:	4601      	mov	r1, r0
 800ccbc:	6818      	ldr	r0, [r3, #0]
 800ccbe:	f7ff bfd3 	b.w	800cc68 <_raise_r>
 800ccc2:	bf00      	nop
 800ccc4:	20000018 	.word	0x20000018

0800ccc8 <_kill_r>:
 800ccc8:	b538      	push	{r3, r4, r5, lr}
 800ccca:	4d07      	ldr	r5, [pc, #28]	; (800cce8 <_kill_r+0x20>)
 800cccc:	2300      	movs	r3, #0
 800ccce:	4604      	mov	r4, r0
 800ccd0:	4608      	mov	r0, r1
 800ccd2:	4611      	mov	r1, r2
 800ccd4:	602b      	str	r3, [r5, #0]
 800ccd6:	f7f8 fce3 	bl	80056a0 <_kill>
 800ccda:	1c43      	adds	r3, r0, #1
 800ccdc:	d102      	bne.n	800cce4 <_kill_r+0x1c>
 800ccde:	682b      	ldr	r3, [r5, #0]
 800cce0:	b103      	cbz	r3, 800cce4 <_kill_r+0x1c>
 800cce2:	6023      	str	r3, [r4, #0]
 800cce4:	bd38      	pop	{r3, r4, r5, pc}
 800cce6:	bf00      	nop
 800cce8:	20001fdc 	.word	0x20001fdc

0800ccec <_getpid_r>:
 800ccec:	f7f8 bcd0 	b.w	8005690 <_getpid>

0800ccf0 <sbrk_aligned>:
 800ccf0:	b570      	push	{r4, r5, r6, lr}
 800ccf2:	4e0e      	ldr	r6, [pc, #56]	; (800cd2c <sbrk_aligned+0x3c>)
 800ccf4:	460c      	mov	r4, r1
 800ccf6:	6831      	ldr	r1, [r6, #0]
 800ccf8:	4605      	mov	r5, r0
 800ccfa:	b911      	cbnz	r1, 800cd02 <sbrk_aligned+0x12>
 800ccfc:	f000 f8bc 	bl	800ce78 <_sbrk_r>
 800cd00:	6030      	str	r0, [r6, #0]
 800cd02:	4621      	mov	r1, r4
 800cd04:	4628      	mov	r0, r5
 800cd06:	f000 f8b7 	bl	800ce78 <_sbrk_r>
 800cd0a:	1c43      	adds	r3, r0, #1
 800cd0c:	d00a      	beq.n	800cd24 <sbrk_aligned+0x34>
 800cd0e:	1cc4      	adds	r4, r0, #3
 800cd10:	f024 0403 	bic.w	r4, r4, #3
 800cd14:	42a0      	cmp	r0, r4
 800cd16:	d007      	beq.n	800cd28 <sbrk_aligned+0x38>
 800cd18:	1a21      	subs	r1, r4, r0
 800cd1a:	4628      	mov	r0, r5
 800cd1c:	f000 f8ac 	bl	800ce78 <_sbrk_r>
 800cd20:	3001      	adds	r0, #1
 800cd22:	d101      	bne.n	800cd28 <sbrk_aligned+0x38>
 800cd24:	f04f 34ff 	mov.w	r4, #4294967295
 800cd28:	4620      	mov	r0, r4
 800cd2a:	bd70      	pop	{r4, r5, r6, pc}
 800cd2c:	20001fd8 	.word	0x20001fd8

0800cd30 <_malloc_r>:
 800cd30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd34:	1ccd      	adds	r5, r1, #3
 800cd36:	f025 0503 	bic.w	r5, r5, #3
 800cd3a:	3508      	adds	r5, #8
 800cd3c:	2d0c      	cmp	r5, #12
 800cd3e:	bf38      	it	cc
 800cd40:	250c      	movcc	r5, #12
 800cd42:	2d00      	cmp	r5, #0
 800cd44:	4607      	mov	r7, r0
 800cd46:	db01      	blt.n	800cd4c <_malloc_r+0x1c>
 800cd48:	42a9      	cmp	r1, r5
 800cd4a:	d905      	bls.n	800cd58 <_malloc_r+0x28>
 800cd4c:	230c      	movs	r3, #12
 800cd4e:	603b      	str	r3, [r7, #0]
 800cd50:	2600      	movs	r6, #0
 800cd52:	4630      	mov	r0, r6
 800cd54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cd58:	4e2e      	ldr	r6, [pc, #184]	; (800ce14 <_malloc_r+0xe4>)
 800cd5a:	f000 f89d 	bl	800ce98 <__malloc_lock>
 800cd5e:	6833      	ldr	r3, [r6, #0]
 800cd60:	461c      	mov	r4, r3
 800cd62:	bb34      	cbnz	r4, 800cdb2 <_malloc_r+0x82>
 800cd64:	4629      	mov	r1, r5
 800cd66:	4638      	mov	r0, r7
 800cd68:	f7ff ffc2 	bl	800ccf0 <sbrk_aligned>
 800cd6c:	1c43      	adds	r3, r0, #1
 800cd6e:	4604      	mov	r4, r0
 800cd70:	d14d      	bne.n	800ce0e <_malloc_r+0xde>
 800cd72:	6834      	ldr	r4, [r6, #0]
 800cd74:	4626      	mov	r6, r4
 800cd76:	2e00      	cmp	r6, #0
 800cd78:	d140      	bne.n	800cdfc <_malloc_r+0xcc>
 800cd7a:	6823      	ldr	r3, [r4, #0]
 800cd7c:	4631      	mov	r1, r6
 800cd7e:	4638      	mov	r0, r7
 800cd80:	eb04 0803 	add.w	r8, r4, r3
 800cd84:	f000 f878 	bl	800ce78 <_sbrk_r>
 800cd88:	4580      	cmp	r8, r0
 800cd8a:	d13a      	bne.n	800ce02 <_malloc_r+0xd2>
 800cd8c:	6821      	ldr	r1, [r4, #0]
 800cd8e:	3503      	adds	r5, #3
 800cd90:	1a6d      	subs	r5, r5, r1
 800cd92:	f025 0503 	bic.w	r5, r5, #3
 800cd96:	3508      	adds	r5, #8
 800cd98:	2d0c      	cmp	r5, #12
 800cd9a:	bf38      	it	cc
 800cd9c:	250c      	movcc	r5, #12
 800cd9e:	4629      	mov	r1, r5
 800cda0:	4638      	mov	r0, r7
 800cda2:	f7ff ffa5 	bl	800ccf0 <sbrk_aligned>
 800cda6:	3001      	adds	r0, #1
 800cda8:	d02b      	beq.n	800ce02 <_malloc_r+0xd2>
 800cdaa:	6823      	ldr	r3, [r4, #0]
 800cdac:	442b      	add	r3, r5
 800cdae:	6023      	str	r3, [r4, #0]
 800cdb0:	e00e      	b.n	800cdd0 <_malloc_r+0xa0>
 800cdb2:	6822      	ldr	r2, [r4, #0]
 800cdb4:	1b52      	subs	r2, r2, r5
 800cdb6:	d41e      	bmi.n	800cdf6 <_malloc_r+0xc6>
 800cdb8:	2a0b      	cmp	r2, #11
 800cdba:	d916      	bls.n	800cdea <_malloc_r+0xba>
 800cdbc:	1961      	adds	r1, r4, r5
 800cdbe:	42a3      	cmp	r3, r4
 800cdc0:	6025      	str	r5, [r4, #0]
 800cdc2:	bf18      	it	ne
 800cdc4:	6059      	strne	r1, [r3, #4]
 800cdc6:	6863      	ldr	r3, [r4, #4]
 800cdc8:	bf08      	it	eq
 800cdca:	6031      	streq	r1, [r6, #0]
 800cdcc:	5162      	str	r2, [r4, r5]
 800cdce:	604b      	str	r3, [r1, #4]
 800cdd0:	4638      	mov	r0, r7
 800cdd2:	f104 060b 	add.w	r6, r4, #11
 800cdd6:	f000 f865 	bl	800cea4 <__malloc_unlock>
 800cdda:	f026 0607 	bic.w	r6, r6, #7
 800cdde:	1d23      	adds	r3, r4, #4
 800cde0:	1af2      	subs	r2, r6, r3
 800cde2:	d0b6      	beq.n	800cd52 <_malloc_r+0x22>
 800cde4:	1b9b      	subs	r3, r3, r6
 800cde6:	50a3      	str	r3, [r4, r2]
 800cde8:	e7b3      	b.n	800cd52 <_malloc_r+0x22>
 800cdea:	6862      	ldr	r2, [r4, #4]
 800cdec:	42a3      	cmp	r3, r4
 800cdee:	bf0c      	ite	eq
 800cdf0:	6032      	streq	r2, [r6, #0]
 800cdf2:	605a      	strne	r2, [r3, #4]
 800cdf4:	e7ec      	b.n	800cdd0 <_malloc_r+0xa0>
 800cdf6:	4623      	mov	r3, r4
 800cdf8:	6864      	ldr	r4, [r4, #4]
 800cdfa:	e7b2      	b.n	800cd62 <_malloc_r+0x32>
 800cdfc:	4634      	mov	r4, r6
 800cdfe:	6876      	ldr	r6, [r6, #4]
 800ce00:	e7b9      	b.n	800cd76 <_malloc_r+0x46>
 800ce02:	230c      	movs	r3, #12
 800ce04:	603b      	str	r3, [r7, #0]
 800ce06:	4638      	mov	r0, r7
 800ce08:	f000 f84c 	bl	800cea4 <__malloc_unlock>
 800ce0c:	e7a1      	b.n	800cd52 <_malloc_r+0x22>
 800ce0e:	6025      	str	r5, [r4, #0]
 800ce10:	e7de      	b.n	800cdd0 <_malloc_r+0xa0>
 800ce12:	bf00      	nop
 800ce14:	20001fd4 	.word	0x20001fd4

0800ce18 <_realloc_r>:
 800ce18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ce1c:	4680      	mov	r8, r0
 800ce1e:	4614      	mov	r4, r2
 800ce20:	460e      	mov	r6, r1
 800ce22:	b921      	cbnz	r1, 800ce2e <_realloc_r+0x16>
 800ce24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ce28:	4611      	mov	r1, r2
 800ce2a:	f7ff bf81 	b.w	800cd30 <_malloc_r>
 800ce2e:	b92a      	cbnz	r2, 800ce3c <_realloc_r+0x24>
 800ce30:	f000 f83e 	bl	800ceb0 <_free_r>
 800ce34:	4625      	mov	r5, r4
 800ce36:	4628      	mov	r0, r5
 800ce38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ce3c:	f000 f884 	bl	800cf48 <_malloc_usable_size_r>
 800ce40:	4284      	cmp	r4, r0
 800ce42:	4607      	mov	r7, r0
 800ce44:	d802      	bhi.n	800ce4c <_realloc_r+0x34>
 800ce46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ce4a:	d812      	bhi.n	800ce72 <_realloc_r+0x5a>
 800ce4c:	4621      	mov	r1, r4
 800ce4e:	4640      	mov	r0, r8
 800ce50:	f7ff ff6e 	bl	800cd30 <_malloc_r>
 800ce54:	4605      	mov	r5, r0
 800ce56:	2800      	cmp	r0, #0
 800ce58:	d0ed      	beq.n	800ce36 <_realloc_r+0x1e>
 800ce5a:	42bc      	cmp	r4, r7
 800ce5c:	4622      	mov	r2, r4
 800ce5e:	4631      	mov	r1, r6
 800ce60:	bf28      	it	cs
 800ce62:	463a      	movcs	r2, r7
 800ce64:	f7ff fee2 	bl	800cc2c <memcpy>
 800ce68:	4631      	mov	r1, r6
 800ce6a:	4640      	mov	r0, r8
 800ce6c:	f000 f820 	bl	800ceb0 <_free_r>
 800ce70:	e7e1      	b.n	800ce36 <_realloc_r+0x1e>
 800ce72:	4635      	mov	r5, r6
 800ce74:	e7df      	b.n	800ce36 <_realloc_r+0x1e>
	...

0800ce78 <_sbrk_r>:
 800ce78:	b538      	push	{r3, r4, r5, lr}
 800ce7a:	4d06      	ldr	r5, [pc, #24]	; (800ce94 <_sbrk_r+0x1c>)
 800ce7c:	2300      	movs	r3, #0
 800ce7e:	4604      	mov	r4, r0
 800ce80:	4608      	mov	r0, r1
 800ce82:	602b      	str	r3, [r5, #0]
 800ce84:	f7f8 fc26 	bl	80056d4 <_sbrk>
 800ce88:	1c43      	adds	r3, r0, #1
 800ce8a:	d102      	bne.n	800ce92 <_sbrk_r+0x1a>
 800ce8c:	682b      	ldr	r3, [r5, #0]
 800ce8e:	b103      	cbz	r3, 800ce92 <_sbrk_r+0x1a>
 800ce90:	6023      	str	r3, [r4, #0]
 800ce92:	bd38      	pop	{r3, r4, r5, pc}
 800ce94:	20001fdc 	.word	0x20001fdc

0800ce98 <__malloc_lock>:
 800ce98:	4801      	ldr	r0, [pc, #4]	; (800cea0 <__malloc_lock+0x8>)
 800ce9a:	f000 b85d 	b.w	800cf58 <__retarget_lock_acquire_recursive>
 800ce9e:	bf00      	nop
 800cea0:	20001fe0 	.word	0x20001fe0

0800cea4 <__malloc_unlock>:
 800cea4:	4801      	ldr	r0, [pc, #4]	; (800ceac <__malloc_unlock+0x8>)
 800cea6:	f000 b858 	b.w	800cf5a <__retarget_lock_release_recursive>
 800ceaa:	bf00      	nop
 800ceac:	20001fe0 	.word	0x20001fe0

0800ceb0 <_free_r>:
 800ceb0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ceb2:	2900      	cmp	r1, #0
 800ceb4:	d044      	beq.n	800cf40 <_free_r+0x90>
 800ceb6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ceba:	9001      	str	r0, [sp, #4]
 800cebc:	2b00      	cmp	r3, #0
 800cebe:	f1a1 0404 	sub.w	r4, r1, #4
 800cec2:	bfb8      	it	lt
 800cec4:	18e4      	addlt	r4, r4, r3
 800cec6:	f7ff ffe7 	bl	800ce98 <__malloc_lock>
 800ceca:	4a1e      	ldr	r2, [pc, #120]	; (800cf44 <_free_r+0x94>)
 800cecc:	9801      	ldr	r0, [sp, #4]
 800cece:	6813      	ldr	r3, [r2, #0]
 800ced0:	b933      	cbnz	r3, 800cee0 <_free_r+0x30>
 800ced2:	6063      	str	r3, [r4, #4]
 800ced4:	6014      	str	r4, [r2, #0]
 800ced6:	b003      	add	sp, #12
 800ced8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800cedc:	f7ff bfe2 	b.w	800cea4 <__malloc_unlock>
 800cee0:	42a3      	cmp	r3, r4
 800cee2:	d908      	bls.n	800cef6 <_free_r+0x46>
 800cee4:	6825      	ldr	r5, [r4, #0]
 800cee6:	1961      	adds	r1, r4, r5
 800cee8:	428b      	cmp	r3, r1
 800ceea:	bf01      	itttt	eq
 800ceec:	6819      	ldreq	r1, [r3, #0]
 800ceee:	685b      	ldreq	r3, [r3, #4]
 800cef0:	1949      	addeq	r1, r1, r5
 800cef2:	6021      	streq	r1, [r4, #0]
 800cef4:	e7ed      	b.n	800ced2 <_free_r+0x22>
 800cef6:	461a      	mov	r2, r3
 800cef8:	685b      	ldr	r3, [r3, #4]
 800cefa:	b10b      	cbz	r3, 800cf00 <_free_r+0x50>
 800cefc:	42a3      	cmp	r3, r4
 800cefe:	d9fa      	bls.n	800cef6 <_free_r+0x46>
 800cf00:	6811      	ldr	r1, [r2, #0]
 800cf02:	1855      	adds	r5, r2, r1
 800cf04:	42a5      	cmp	r5, r4
 800cf06:	d10b      	bne.n	800cf20 <_free_r+0x70>
 800cf08:	6824      	ldr	r4, [r4, #0]
 800cf0a:	4421      	add	r1, r4
 800cf0c:	1854      	adds	r4, r2, r1
 800cf0e:	42a3      	cmp	r3, r4
 800cf10:	6011      	str	r1, [r2, #0]
 800cf12:	d1e0      	bne.n	800ced6 <_free_r+0x26>
 800cf14:	681c      	ldr	r4, [r3, #0]
 800cf16:	685b      	ldr	r3, [r3, #4]
 800cf18:	6053      	str	r3, [r2, #4]
 800cf1a:	4421      	add	r1, r4
 800cf1c:	6011      	str	r1, [r2, #0]
 800cf1e:	e7da      	b.n	800ced6 <_free_r+0x26>
 800cf20:	d902      	bls.n	800cf28 <_free_r+0x78>
 800cf22:	230c      	movs	r3, #12
 800cf24:	6003      	str	r3, [r0, #0]
 800cf26:	e7d6      	b.n	800ced6 <_free_r+0x26>
 800cf28:	6825      	ldr	r5, [r4, #0]
 800cf2a:	1961      	adds	r1, r4, r5
 800cf2c:	428b      	cmp	r3, r1
 800cf2e:	bf04      	itt	eq
 800cf30:	6819      	ldreq	r1, [r3, #0]
 800cf32:	685b      	ldreq	r3, [r3, #4]
 800cf34:	6063      	str	r3, [r4, #4]
 800cf36:	bf04      	itt	eq
 800cf38:	1949      	addeq	r1, r1, r5
 800cf3a:	6021      	streq	r1, [r4, #0]
 800cf3c:	6054      	str	r4, [r2, #4]
 800cf3e:	e7ca      	b.n	800ced6 <_free_r+0x26>
 800cf40:	b003      	add	sp, #12
 800cf42:	bd30      	pop	{r4, r5, pc}
 800cf44:	20001fd4 	.word	0x20001fd4

0800cf48 <_malloc_usable_size_r>:
 800cf48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cf4c:	1f18      	subs	r0, r3, #4
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	bfbc      	itt	lt
 800cf52:	580b      	ldrlt	r3, [r1, r0]
 800cf54:	18c0      	addlt	r0, r0, r3
 800cf56:	4770      	bx	lr

0800cf58 <__retarget_lock_acquire_recursive>:
 800cf58:	4770      	bx	lr

0800cf5a <__retarget_lock_release_recursive>:
 800cf5a:	4770      	bx	lr

0800cf5c <_init>:
 800cf5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf5e:	bf00      	nop
 800cf60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf62:	bc08      	pop	{r3}
 800cf64:	469e      	mov	lr, r3
 800cf66:	4770      	bx	lr

0800cf68 <_fini>:
 800cf68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf6a:	bf00      	nop
 800cf6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cf6e:	bc08      	pop	{r3}
 800cf70:	469e      	mov	lr, r3
 800cf72:	4770      	bx	lr
