

================================================================
== Vitis HLS Report for 'read_seq'
================================================================
* Date:           Fri Jun  7 14:52:59 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        img_inter
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.857 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %offset"   --->   Operation 3 'read' 'offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %i"   --->   Operation 4 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x15_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x14_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x13_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x12_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x11_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x10_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x9_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x8_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x7_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x6_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x5_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x4_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x3_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x2_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %x_x0_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%switch_ln10 = switch i4 %offset_read, void, i4 15, void, i4 1, void, i4 2, void, i4 3, void, i4 4, void, i4 5, void, i4 6, void, i4 7, void, i4 8, void, i4 9, void, i4 10, void, i4 11, void, i4 12, void, i4 13, void, i4 14, void" [../src/./read_mem_seq.hpp:10]   --->   Operation 21 'switch' 'switch_ln10' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln587_14 = zext i17 %i_read"   --->   Operation 22 'zext' 'zext_ln587_14' <Predicate = (offset_read == 14)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_x14_V_addr = getelementptr i8 %x_x14_V, i64 0, i64 %zext_ln587_14" [../src/./read_mem_seq.hpp:57]   --->   Operation 23 'getelementptr' 'x_x14_V_addr' <Predicate = (offset_read == 14)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.29ns)   --->   "%x_x14_V_load = load i17 %x_x14_V_addr" [../src/./read_mem_seq.hpp:57]   --->   Operation 24 'load' 'x_x14_V_load' <Predicate = (offset_read == 14)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln587_13 = zext i17 %i_read"   --->   Operation 25 'zext' 'zext_ln587_13' <Predicate = (offset_read == 13)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_x13_V_addr = getelementptr i8 %x_x13_V, i64 0, i64 %zext_ln587_13" [../src/./read_mem_seq.hpp:54]   --->   Operation 26 'getelementptr' 'x_x13_V_addr' <Predicate = (offset_read == 13)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%x_x13_V_load = load i17 %x_x13_V_addr" [../src/./read_mem_seq.hpp:54]   --->   Operation 27 'load' 'x_x13_V_load' <Predicate = (offset_read == 13)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln587_12 = zext i17 %i_read"   --->   Operation 28 'zext' 'zext_ln587_12' <Predicate = (offset_read == 12)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_x12_V_addr = getelementptr i8 %x_x12_V, i64 0, i64 %zext_ln587_12" [../src/./read_mem_seq.hpp:51]   --->   Operation 29 'getelementptr' 'x_x12_V_addr' <Predicate = (offset_read == 12)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.29ns)   --->   "%x_x12_V_load = load i17 %x_x12_V_addr" [../src/./read_mem_seq.hpp:51]   --->   Operation 30 'load' 'x_x12_V_load' <Predicate = (offset_read == 12)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln587_11 = zext i17 %i_read"   --->   Operation 31 'zext' 'zext_ln587_11' <Predicate = (offset_read == 11)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%x_x11_V_addr = getelementptr i8 %x_x11_V, i64 0, i64 %zext_ln587_11" [../src/./read_mem_seq.hpp:47]   --->   Operation 32 'getelementptr' 'x_x11_V_addr' <Predicate = (offset_read == 11)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.29ns)   --->   "%x_x11_V_load = load i17 %x_x11_V_addr" [../src/./read_mem_seq.hpp:47]   --->   Operation 33 'load' 'x_x11_V_load' <Predicate = (offset_read == 11)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln587_10 = zext i17 %i_read"   --->   Operation 34 'zext' 'zext_ln587_10' <Predicate = (offset_read == 10)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_x10_V_addr = getelementptr i8 %x_x10_V, i64 0, i64 %zext_ln587_10" [../src/./read_mem_seq.hpp:44]   --->   Operation 35 'getelementptr' 'x_x10_V_addr' <Predicate = (offset_read == 10)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%x_x10_V_load = load i17 %x_x10_V_addr" [../src/./read_mem_seq.hpp:44]   --->   Operation 36 'load' 'x_x10_V_load' <Predicate = (offset_read == 10)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln587_9 = zext i17 %i_read"   --->   Operation 37 'zext' 'zext_ln587_9' <Predicate = (offset_read == 9)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%x_x9_V_addr = getelementptr i8 %x_x9_V, i64 0, i64 %zext_ln587_9" [../src/./read_mem_seq.hpp:41]   --->   Operation 38 'getelementptr' 'x_x9_V_addr' <Predicate = (offset_read == 9)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (1.29ns)   --->   "%x_x9_V_load = load i17 %x_x9_V_addr" [../src/./read_mem_seq.hpp:41]   --->   Operation 39 'load' 'x_x9_V_load' <Predicate = (offset_read == 9)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln587_8 = zext i17 %i_read"   --->   Operation 40 'zext' 'zext_ln587_8' <Predicate = (offset_read == 8)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%x_x8_V_addr = getelementptr i8 %x_x8_V, i64 0, i64 %zext_ln587_8" [../src/./read_mem_seq.hpp:38]   --->   Operation 41 'getelementptr' 'x_x8_V_addr' <Predicate = (offset_read == 8)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.29ns)   --->   "%x_x8_V_load = load i17 %x_x8_V_addr" [../src/./read_mem_seq.hpp:38]   --->   Operation 42 'load' 'x_x8_V_load' <Predicate = (offset_read == 8)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln587_7 = zext i17 %i_read"   --->   Operation 43 'zext' 'zext_ln587_7' <Predicate = (offset_read == 7)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%x_x7_V_addr = getelementptr i8 %x_x7_V, i64 0, i64 %zext_ln587_7" [../src/./read_mem_seq.hpp:34]   --->   Operation 44 'getelementptr' 'x_x7_V_addr' <Predicate = (offset_read == 7)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%x_x7_V_load = load i17 %x_x7_V_addr" [../src/./read_mem_seq.hpp:34]   --->   Operation 45 'load' 'x_x7_V_load' <Predicate = (offset_read == 7)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln587_6 = zext i17 %i_read"   --->   Operation 46 'zext' 'zext_ln587_6' <Predicate = (offset_read == 6)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%x_x6_V_addr = getelementptr i8 %x_x6_V, i64 0, i64 %zext_ln587_6" [../src/./read_mem_seq.hpp:31]   --->   Operation 47 'getelementptr' 'x_x6_V_addr' <Predicate = (offset_read == 6)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.29ns)   --->   "%x_x6_V_load = load i17 %x_x6_V_addr" [../src/./read_mem_seq.hpp:31]   --->   Operation 48 'load' 'x_x6_V_load' <Predicate = (offset_read == 6)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln587_5 = zext i17 %i_read"   --->   Operation 49 'zext' 'zext_ln587_5' <Predicate = (offset_read == 5)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%x_x5_V_addr = getelementptr i8 %x_x5_V, i64 0, i64 %zext_ln587_5" [../src/./read_mem_seq.hpp:28]   --->   Operation 50 'getelementptr' 'x_x5_V_addr' <Predicate = (offset_read == 5)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.29ns)   --->   "%x_x5_V_load = load i17 %x_x5_V_addr" [../src/./read_mem_seq.hpp:28]   --->   Operation 51 'load' 'x_x5_V_load' <Predicate = (offset_read == 5)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln587_4 = zext i17 %i_read"   --->   Operation 52 'zext' 'zext_ln587_4' <Predicate = (offset_read == 4)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%x_x4_V_addr = getelementptr i8 %x_x4_V, i64 0, i64 %zext_ln587_4" [../src/./read_mem_seq.hpp:25]   --->   Operation 53 'getelementptr' 'x_x4_V_addr' <Predicate = (offset_read == 4)> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (1.29ns)   --->   "%x_x4_V_load = load i17 %x_x4_V_addr" [../src/./read_mem_seq.hpp:25]   --->   Operation 54 'load' 'x_x4_V_load' <Predicate = (offset_read == 4)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln587_3 = zext i17 %i_read"   --->   Operation 55 'zext' 'zext_ln587_3' <Predicate = (offset_read == 3)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%x_x3_V_addr = getelementptr i8 %x_x3_V, i64 0, i64 %zext_ln587_3" [../src/./read_mem_seq.hpp:21]   --->   Operation 56 'getelementptr' 'x_x3_V_addr' <Predicate = (offset_read == 3)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (1.29ns)   --->   "%x_x3_V_load = load i17 %x_x3_V_addr" [../src/./read_mem_seq.hpp:21]   --->   Operation 57 'load' 'x_x3_V_load' <Predicate = (offset_read == 3)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln587_2 = zext i17 %i_read"   --->   Operation 58 'zext' 'zext_ln587_2' <Predicate = (offset_read == 2)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%x_x2_V_addr = getelementptr i8 %x_x2_V, i64 0, i64 %zext_ln587_2" [../src/./read_mem_seq.hpp:18]   --->   Operation 59 'getelementptr' 'x_x2_V_addr' <Predicate = (offset_read == 2)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.29ns)   --->   "%x_x2_V_load = load i17 %x_x2_V_addr" [../src/./read_mem_seq.hpp:18]   --->   Operation 60 'load' 'x_x2_V_load' <Predicate = (offset_read == 2)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln587_1 = zext i17 %i_read"   --->   Operation 61 'zext' 'zext_ln587_1' <Predicate = (offset_read == 1)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%x_x1_V_addr = getelementptr i8 %x_x1_V, i64 0, i64 %zext_ln587_1" [../src/./read_mem_seq.hpp:15]   --->   Operation 62 'getelementptr' 'x_x1_V_addr' <Predicate = (offset_read == 1)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (1.29ns)   --->   "%x_x1_V_load = load i17 %x_x1_V_addr" [../src/./read_mem_seq.hpp:15]   --->   Operation 63 'load' 'x_x1_V_load' <Predicate = (offset_read == 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln587_15 = zext i17 %i_read"   --->   Operation 64 'zext' 'zext_ln587_15' <Predicate = (offset_read == 15)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x_x15_V_addr = getelementptr i8 %x_x15_V, i64 0, i64 %zext_ln587_15" [../src/./read_mem_seq.hpp:60]   --->   Operation 65 'getelementptr' 'x_x15_V_addr' <Predicate = (offset_read == 15)> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (1.29ns)   --->   "%x_x15_V_load = load i17 %x_x15_V_addr" [../src/./read_mem_seq.hpp:60]   --->   Operation 66 'load' 'x_x15_V_load' <Predicate = (offset_read == 15)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i17 %i_read"   --->   Operation 67 'zext' 'zext_ln587' <Predicate = (offset_read == 0)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%x_x0_V_addr = getelementptr i8 %x_x0_V, i64 0, i64 %zext_ln587" [../src/./read_mem_seq.hpp:12]   --->   Operation 68 'getelementptr' 'x_x0_V_addr' <Predicate = (offset_read == 0)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (1.29ns)   --->   "%x_x0_V_load = load i17 %x_x0_V_addr" [../src/./read_mem_seq.hpp:12]   --->   Operation 69 'load' 'x_x0_V_load' <Predicate = (offset_read == 0)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 70 [1/2] (1.29ns)   --->   "%x_x14_V_load = load i17 %x_x14_V_addr" [../src/./read_mem_seq.hpp:57]   --->   Operation 70 'load' 'x_x14_V_load' <Predicate = (offset_read == 14)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 71 [1/1] (0.56ns)   --->   "%br_ln58 = br void %._crit_edge" [../src/./read_mem_seq.hpp:58]   --->   Operation 71 'br' 'br_ln58' <Predicate = (offset_read == 14)> <Delay = 0.56>
ST_2 : Operation 72 [1/2] (1.29ns)   --->   "%x_x13_V_load = load i17 %x_x13_V_addr" [../src/./read_mem_seq.hpp:54]   --->   Operation 72 'load' 'x_x13_V_load' <Predicate = (offset_read == 13)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 73 [1/1] (0.56ns)   --->   "%br_ln55 = br void %._crit_edge" [../src/./read_mem_seq.hpp:55]   --->   Operation 73 'br' 'br_ln55' <Predicate = (offset_read == 13)> <Delay = 0.56>
ST_2 : Operation 74 [1/2] (1.29ns)   --->   "%x_x12_V_load = load i17 %x_x12_V_addr" [../src/./read_mem_seq.hpp:51]   --->   Operation 74 'load' 'x_x12_V_load' <Predicate = (offset_read == 12)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 75 [1/1] (0.56ns)   --->   "%br_ln52 = br void %._crit_edge" [../src/./read_mem_seq.hpp:52]   --->   Operation 75 'br' 'br_ln52' <Predicate = (offset_read == 12)> <Delay = 0.56>
ST_2 : Operation 76 [1/2] (1.29ns)   --->   "%x_x11_V_load = load i17 %x_x11_V_addr" [../src/./read_mem_seq.hpp:47]   --->   Operation 76 'load' 'x_x11_V_load' <Predicate = (offset_read == 11)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 77 [1/1] (0.56ns)   --->   "%br_ln48 = br void %._crit_edge" [../src/./read_mem_seq.hpp:48]   --->   Operation 77 'br' 'br_ln48' <Predicate = (offset_read == 11)> <Delay = 0.56>
ST_2 : Operation 78 [1/2] (1.29ns)   --->   "%x_x10_V_load = load i17 %x_x10_V_addr" [../src/./read_mem_seq.hpp:44]   --->   Operation 78 'load' 'x_x10_V_load' <Predicate = (offset_read == 10)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 79 [1/1] (0.56ns)   --->   "%br_ln45 = br void %._crit_edge" [../src/./read_mem_seq.hpp:45]   --->   Operation 79 'br' 'br_ln45' <Predicate = (offset_read == 10)> <Delay = 0.56>
ST_2 : Operation 80 [1/2] (1.29ns)   --->   "%x_x9_V_load = load i17 %x_x9_V_addr" [../src/./read_mem_seq.hpp:41]   --->   Operation 80 'load' 'x_x9_V_load' <Predicate = (offset_read == 9)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 81 [1/1] (0.56ns)   --->   "%br_ln42 = br void %._crit_edge" [../src/./read_mem_seq.hpp:42]   --->   Operation 81 'br' 'br_ln42' <Predicate = (offset_read == 9)> <Delay = 0.56>
ST_2 : Operation 82 [1/2] (1.29ns)   --->   "%x_x8_V_load = load i17 %x_x8_V_addr" [../src/./read_mem_seq.hpp:38]   --->   Operation 82 'load' 'x_x8_V_load' <Predicate = (offset_read == 8)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 83 [1/1] (0.56ns)   --->   "%br_ln39 = br void %._crit_edge" [../src/./read_mem_seq.hpp:39]   --->   Operation 83 'br' 'br_ln39' <Predicate = (offset_read == 8)> <Delay = 0.56>
ST_2 : Operation 84 [1/2] (1.29ns)   --->   "%x_x7_V_load = load i17 %x_x7_V_addr" [../src/./read_mem_seq.hpp:34]   --->   Operation 84 'load' 'x_x7_V_load' <Predicate = (offset_read == 7)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 85 [1/1] (0.56ns)   --->   "%br_ln35 = br void %._crit_edge" [../src/./read_mem_seq.hpp:35]   --->   Operation 85 'br' 'br_ln35' <Predicate = (offset_read == 7)> <Delay = 0.56>
ST_2 : Operation 86 [1/2] (1.29ns)   --->   "%x_x6_V_load = load i17 %x_x6_V_addr" [../src/./read_mem_seq.hpp:31]   --->   Operation 86 'load' 'x_x6_V_load' <Predicate = (offset_read == 6)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 87 [1/1] (0.56ns)   --->   "%br_ln32 = br void %._crit_edge" [../src/./read_mem_seq.hpp:32]   --->   Operation 87 'br' 'br_ln32' <Predicate = (offset_read == 6)> <Delay = 0.56>
ST_2 : Operation 88 [1/2] (1.29ns)   --->   "%x_x5_V_load = load i17 %x_x5_V_addr" [../src/./read_mem_seq.hpp:28]   --->   Operation 88 'load' 'x_x5_V_load' <Predicate = (offset_read == 5)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 89 [1/1] (0.56ns)   --->   "%br_ln29 = br void %._crit_edge" [../src/./read_mem_seq.hpp:29]   --->   Operation 89 'br' 'br_ln29' <Predicate = (offset_read == 5)> <Delay = 0.56>
ST_2 : Operation 90 [1/2] (1.29ns)   --->   "%x_x4_V_load = load i17 %x_x4_V_addr" [../src/./read_mem_seq.hpp:25]   --->   Operation 90 'load' 'x_x4_V_load' <Predicate = (offset_read == 4)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 91 [1/1] (0.56ns)   --->   "%br_ln26 = br void %._crit_edge" [../src/./read_mem_seq.hpp:26]   --->   Operation 91 'br' 'br_ln26' <Predicate = (offset_read == 4)> <Delay = 0.56>
ST_2 : Operation 92 [1/2] (1.29ns)   --->   "%x_x3_V_load = load i17 %x_x3_V_addr" [../src/./read_mem_seq.hpp:21]   --->   Operation 92 'load' 'x_x3_V_load' <Predicate = (offset_read == 3)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 93 [1/1] (0.56ns)   --->   "%br_ln22 = br void %._crit_edge" [../src/./read_mem_seq.hpp:22]   --->   Operation 93 'br' 'br_ln22' <Predicate = (offset_read == 3)> <Delay = 0.56>
ST_2 : Operation 94 [1/2] (1.29ns)   --->   "%x_x2_V_load = load i17 %x_x2_V_addr" [../src/./read_mem_seq.hpp:18]   --->   Operation 94 'load' 'x_x2_V_load' <Predicate = (offset_read == 2)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 95 [1/1] (0.56ns)   --->   "%br_ln19 = br void %._crit_edge" [../src/./read_mem_seq.hpp:19]   --->   Operation 95 'br' 'br_ln19' <Predicate = (offset_read == 2)> <Delay = 0.56>
ST_2 : Operation 96 [1/2] (1.29ns)   --->   "%x_x1_V_load = load i17 %x_x1_V_addr" [../src/./read_mem_seq.hpp:15]   --->   Operation 96 'load' 'x_x1_V_load' <Predicate = (offset_read == 1)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 97 [1/1] (0.56ns)   --->   "%br_ln16 = br void %._crit_edge" [../src/./read_mem_seq.hpp:16]   --->   Operation 97 'br' 'br_ln16' <Predicate = (offset_read == 1)> <Delay = 0.56>
ST_2 : Operation 98 [1/2] (1.29ns)   --->   "%x_x15_V_load = load i17 %x_x15_V_addr" [../src/./read_mem_seq.hpp:60]   --->   Operation 98 'load' 'x_x15_V_load' <Predicate = (offset_read == 15)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 99 [1/1] (0.56ns)   --->   "%br_ln61 = br void %._crit_edge" [../src/./read_mem_seq.hpp:61]   --->   Operation 99 'br' 'br_ln61' <Predicate = (offset_read == 15)> <Delay = 0.56>
ST_2 : Operation 100 [1/2] (1.29ns)   --->   "%x_x0_V_load = load i17 %x_x0_V_addr" [../src/./read_mem_seq.hpp:12]   --->   Operation 100 'load' 'x_x0_V_load' <Predicate = (offset_read == 0)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 76800> <RAM>
ST_2 : Operation 101 [1/1] (0.56ns)   --->   "%br_ln13 = br void %._crit_edge" [../src/./read_mem_seq.hpp:13]   --->   Operation 101 'br' 'br_ln13' <Predicate = (offset_read == 0)> <Delay = 0.56>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%agg_result_0 = phi i8 %x_x15_V_load, void, i8 %x_x14_V_load, void, i8 %x_x13_V_load, void, i8 %x_x12_V_load, void, i8 %x_x11_V_load, void, i8 %x_x10_V_load, void, i8 %x_x9_V_load, void, i8 %x_x8_V_load, void, i8 %x_x7_V_load, void, i8 %x_x6_V_load, void, i8 %x_x5_V_load, void, i8 %x_x4_V_load, void, i8 %x_x3_V_load, void, i8 %x_x2_V_load, void, i8 %x_x1_V_load, void, i8 %x_x0_V_load, void" [../src/./read_mem_seq.hpp:60]   --->   Operation 102 'phi' 'agg_result_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%ret_ln65 = ret i8 %agg_result_0" [../src/./read_mem_seq.hpp:65]   --->   Operation 103 'ret' 'ret_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	wire read operation ('i_read') on port 'i' [20]  (0 ns)
	'getelementptr' operation ('x_x0_V_addr', ../src/./read_mem_seq.hpp:12) [115]  (0 ns)
	'load' operation ('x_x0_V_load', ../src/./read_mem_seq.hpp:12) on array 'x_x0_V' [116]  (1.3 ns)

 <State 2>: 1.86ns
The critical path consists of the following:
	'load' operation ('x_x14_V_load', ../src/./read_mem_seq.hpp:57) on array 'x_x14_V' [41]  (1.3 ns)
	multiplexor before 'phi' operation ('agg_result_0', ../src/./read_mem_seq.hpp:60) with incoming values : ('x_x14_V_load', ../src/./read_mem_seq.hpp:57) ('x_x13_V_load', ../src/./read_mem_seq.hpp:54) ('x_x12_V_load', ../src/./read_mem_seq.hpp:51) ('x_x11_V_load', ../src/./read_mem_seq.hpp:47) ('x_x10_V_load', ../src/./read_mem_seq.hpp:44) ('x_x9_V_load', ../src/./read_mem_seq.hpp:41) ('x_x8_V_load', ../src/./read_mem_seq.hpp:38) ('x_x7_V_load', ../src/./read_mem_seq.hpp:34) ('x_x6_V_load', ../src/./read_mem_seq.hpp:31) ('x_x5_V_load', ../src/./read_mem_seq.hpp:28) ('x_x4_V_load', ../src/./read_mem_seq.hpp:25) ('x_x3_V_load', ../src/./read_mem_seq.hpp:21) ('x_x2_V_load', ../src/./read_mem_seq.hpp:18) ('x_x1_V_load', ../src/./read_mem_seq.hpp:15) ('x_x15_V_load', ../src/./read_mem_seq.hpp:60) ('x_x0_V_load', ../src/./read_mem_seq.hpp:12) [119]  (0.56 ns)
	'phi' operation ('agg_result_0', ../src/./read_mem_seq.hpp:60) with incoming values : ('x_x14_V_load', ../src/./read_mem_seq.hpp:57) ('x_x13_V_load', ../src/./read_mem_seq.hpp:54) ('x_x12_V_load', ../src/./read_mem_seq.hpp:51) ('x_x11_V_load', ../src/./read_mem_seq.hpp:47) ('x_x10_V_load', ../src/./read_mem_seq.hpp:44) ('x_x9_V_load', ../src/./read_mem_seq.hpp:41) ('x_x8_V_load', ../src/./read_mem_seq.hpp:38) ('x_x7_V_load', ../src/./read_mem_seq.hpp:34) ('x_x6_V_load', ../src/./read_mem_seq.hpp:31) ('x_x5_V_load', ../src/./read_mem_seq.hpp:28) ('x_x4_V_load', ../src/./read_mem_seq.hpp:25) ('x_x3_V_load', ../src/./read_mem_seq.hpp:21) ('x_x2_V_load', ../src/./read_mem_seq.hpp:18) ('x_x1_V_load', ../src/./read_mem_seq.hpp:15) ('x_x15_V_load', ../src/./read_mem_seq.hpp:60) ('x_x0_V_load', ../src/./read_mem_seq.hpp:12) [119]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
