
*** Running vivado
    with args -log thinpad_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source thinpad_top.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source thinpad_top.tcl -notrace
Command: synth_design -top thinpad_top -part xc7a100tfgg676-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24528 
WARNING: [Synth 8-2507] parameter declaration becomes local in lfsr_prng with formal parameter declaration list [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/lfsr_prng.sv:136]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/priority_encoder.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in priority_encoder with formal parameter declaration list [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/priority_encoder.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in lfsr with formal parameter declaration list [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/lfsr.v:364]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 868.117 ; gain = 239.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'thinpad_top' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pll_example' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.runs/synth_1/.Xil/Vivado-1260-DESKTOP-OFO9OC1/realtime/pll_example_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pll_example' (1#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.runs/synth_1/.Xil/Vivado-1260-DESKTOP-OFO9OC1/realtime/pll_example_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'wishbone_master' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/wishbone_master.sv:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/wishbone_master.sv:111]
WARNING: [Synth 8-6014] Unused sequential element mem_en_reg was removed.  [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/wishbone_master.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'wishbone_master' (2#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/wishbone_master.sv:1]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/RegFile.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (3#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/RegFile.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ALU.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (4#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ALU.sv:23]
INFO: [Synth 8-6157] synthesizing module 'wb_mux_3' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/wb_mux_3.v:32]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SELECT_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_mux_3' (5#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/wb_mux_3.v:32]
INFO: [Synth 8-6157] synthesizing module 'sram_controller' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/sram_controller.sv:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter SRAM_ADDR_WIDTH bound to: 20 - type: integer 
	Parameter SRAM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter SRAM_BYTES bound to: 4 - type: integer 
	Parameter SRAM_BYTE_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/sram_controller.sv:77]
WARNING: [Synth 8-5788] Register sram_addr_reg in module sram_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/sram_controller.sv:83]
WARNING: [Synth 8-5788] Register wb_dat_o_reg in module sram_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/sram_controller.sv:102]
WARNING: [Synth 8-5788] Register wb_ack_o_reg in module sram_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/sram_controller.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'sram_controller' (6#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab4/sram_controller.sv:1]
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/uart_controller.sv:1]
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter CLK_FREQ bound to: 10000000 - type: integer 
	Parameter BAUD bound to: 115200 - type: integer 
	Parameter REG_DATA bound to: 8'b00000000 
	Parameter REG_STATUS bound to: 8'b00000101 
INFO: [Synth 8-6157] synthesizing module 'async_transmitter' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v:14]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v:191]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 1 - type: integer 
	Parameter AccWidth bound to: 15 - type: integer 
	Parameter ShiftLimiter bound to: 1 - type: integer 
	Parameter Inc bound to: 377 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen' (7#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v:191]
INFO: [Synth 8-6155] done synthesizing module 'async_transmitter' (8#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v:14]
INFO: [Synth 8-6157] synthesizing module 'async_receiver' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v:75]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter l2o bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BaudTickGen__parameterized0' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v:191]
	Parameter ClkFrequency bound to: 10000000 - type: integer 
	Parameter Baud bound to: 115200 - type: integer 
	Parameter Oversampling bound to: 8 - type: integer 
	Parameter AccWidth bound to: 15 - type: integer 
	Parameter ShiftLimiter bound to: 4 - type: integer 
	Parameter Inc bound to: 3020 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'BaudTickGen__parameterized0' (8#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v:191]
WARNING: [Synth 8-6014] Unused sequential element GapCnt_reg was removed.  [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v:176]
WARNING: [Synth 8-6014] Unused sequential element RxD_endofpacket_reg was removed.  [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v:178]
INFO: [Synth 8-6155] done synthesizing module 'async_receiver' (9#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/async.v:75]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (10#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/lab5/uart_controller.sv:1]
WARNING: [Synth 8-3848] Net leds in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:12]
WARNING: [Synth 8-3848] Net dpy0 in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:13]
WARNING: [Synth 8-3848] Net dpy1 in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:14]
WARNING: [Synth 8-3848] Net flash_a in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:44]
WARNING: [Synth 8-3848] Net flash_rp_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:46]
WARNING: [Synth 8-3848] Net flash_vpen in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:47]
WARNING: [Synth 8-3848] Net flash_ce_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:48]
WARNING: [Synth 8-3848] Net flash_oe_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:49]
WARNING: [Synth 8-3848] Net flash_we_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:50]
WARNING: [Synth 8-3848] Net flash_byte_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:51]
WARNING: [Synth 8-3848] Net sl811_a0 in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:54]
WARNING: [Synth 8-3848] Net sl811_wr_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:56]
WARNING: [Synth 8-3848] Net sl811_rd_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:57]
WARNING: [Synth 8-3848] Net sl811_cs_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:58]
WARNING: [Synth 8-3848] Net sl811_rst_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:59]
WARNING: [Synth 8-3848] Net sl811_dack_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:60]
WARNING: [Synth 8-3848] Net dm9k_cmd in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:65]
WARNING: [Synth 8-3848] Net dm9k_iow_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:67]
WARNING: [Synth 8-3848] Net dm9k_ior_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:68]
WARNING: [Synth 8-3848] Net dm9k_cs_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:69]
WARNING: [Synth 8-3848] Net dm9k_pwrst_n in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:70]
WARNING: [Synth 8-3848] Net video_red in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:74]
WARNING: [Synth 8-3848] Net video_green in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:75]
WARNING: [Synth 8-3848] Net video_blue in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:76]
WARNING: [Synth 8-3848] Net video_hsync in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:77]
WARNING: [Synth 8-3848] Net video_vsync in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:78]
WARNING: [Synth 8-3848] Net video_clk in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:79]
WARNING: [Synth 8-3848] Net video_de in module/entity thinpad_top does not have driver. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:80]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_top' (11#1) [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/thinpad_top.sv:3]
WARNING: [Synth 8-3917] design thinpad_top has port uart_rdn driven by constant 1
WARNING: [Synth 8-3917] design thinpad_top has port uart_wrn driven by constant 1
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_cyc_i
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[31]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[30]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[29]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[28]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[27]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[26]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[25]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[24]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[23]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[22]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[21]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[20]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[19]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[18]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[17]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[16]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[15]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[14]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[13]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[12]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[11]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[10]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[9]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_adr_i[8]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[31]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[30]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[29]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[28]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[27]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[26]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[25]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[24]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[23]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[22]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[21]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[20]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[19]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[18]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[17]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[16]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[15]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[14]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[13]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[12]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[11]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[10]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[9]
WARNING: [Synth 8-3331] design uart_controller has unconnected port wb_dat_i[8]
WARNING: [Synth 8-3331] design wb_mux_3 has unconnected port clk
WARNING: [Synth 8-3331] design wb_mux_3 has unconnected port rst
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port leds[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy0[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[6]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[5]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[4]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[3]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[2]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[1]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port dpy1[0]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[22]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[21]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[20]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[19]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[18]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[17]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[16]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[15]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[14]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[13]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[12]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[11]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[10]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[9]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[8]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[7]
WARNING: [Synth 8-3331] design thinpad_top has unconnected port flash_a[6]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 924.055 ; gain = 295.281
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 932.855 ; gain = 304.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 932.855 ; gain = 304.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 932.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc] for cell 'clock_gen'
Finished Parsing XDC File [d:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc] for cell 'clock_gen'
Parsing XDC File [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:4]
WARNING: [Constraints 18-619] A clock with name 'clk_50M' already exists, overwriting the previous clock with the same name. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'push_btn_IBUF'. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:18]
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc:19]
Finished Parsing XDC File [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/thinpad_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/constrs_1/new/thinpad_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/thinpad_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/thinpad_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1066.188 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1066.188 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1066.188 ; gain = 437.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1066.188 ; gain = 437.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_50M. (constraint file  d:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_50M. (constraint file  d:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/ip/pll_example/pll_example/pll_example_in_context.xdc, line 5).
Applied set_property DONT_TOUCH = true for clock_gen. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1066.188 ; gain = 437.414
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'wb_stb_o_reg' into 'wb_cyc_o_reg' [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/wishbone_master.sv:81]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wishbone_master'
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "alu_op" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.srcs/sources_1/new/common/ALU.sv:31]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'sram_controller'
INFO: [Synth 8-802] inferred FSM for state register 'TxD_state_reg' in module 'async_transmitter'
INFO: [Synth 8-802] inferred FSM for state register 'RxD_state_reg' in module 'async_receiver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           STATE_IF_IDLE |                              000 |                              000
         STATE_IF_ACTION |                              001 |                              001
                STATE_ID |                              010 |                              010
               STATE_EXE |                              011 |                              011
          STATE_MEM_IDLE |                              100 |                              100
        STATE_MEM_ACTION |                              101 |                              101
                STATE_WB |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wishbone_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                              000 |                              000
             STATE_WRITE |                              001 |                              011
           STATE_WRITE_2 |                              010 |                              100
           STATE_WRITE_3 |                              011 |                              101
              STATE_READ |                              100 |                              001
            STATE_READ_2 |                              101 |                              010
              STATE_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'sram_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                  iSTATE |                      00000000010 |                             0100
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE4 |                      00000010000 |                             1010
                 iSTATE2 |                      00000100000 |                             1011
                 iSTATE3 |                      00001000000 |                             1100
                 iSTATE0 |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE1 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TxD_state_reg' using encoding 'one-hot' in module 'async_transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE5 |                      00000000001 |                             0000
                 iSTATE4 |                      00000000010 |                             0001
                 iSTATE7 |                      00000000100 |                             1000
                 iSTATE6 |                      00000001000 |                             1001
                 iSTATE3 |                      00000010000 |                             1010
                 iSTATE1 |                      00000100000 |                             1011
                 iSTATE2 |                      00001000000 |                             1100
                  iSTATE |                      00010000000 |                             1101
                 iSTATE9 |                      00100000000 |                             1110
                 iSTATE8 |                      01000000000 |                             1111
                 iSTATE0 |                      10000000000 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'RxD_state_reg' using encoding 'one-hot' in module 'async_receiver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1066.188 ; gain = 437.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 47    
	               20 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   7 Input     32 Bit        Muxes := 2     
	  11 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 2     
	  11 Input     11 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 55    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 47    
	  11 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module thinpad_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wishbone_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 10    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   7 Input      4 Bit        Muxes := 2     
	  13 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   5 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 21    
Module RegFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
Module wb_mux_3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
Module sram_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 13    
Module BaudTickGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module async_transmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BaudTickGen__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
Module async_receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  11 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  11 Input      1 Bit        Muxes := 1     
Module uart_controller 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design thinpad_top has port uart_rdn driven by constant 1
WARNING: [Synth 8-3917] design thinpad_top has port uart_wrn driven by constant 1
INFO: [Synth 8-3886] merging instance 'u_wishbone_master/wb_sel_o_reg[0]' (FDPE) to 'u_wishbone_master/wb_sel_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'u_wishbone_master/wb_sel_o_reg[2]' (FDPE) to 'u_wishbone_master/wb_sel_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[8]' (FDE) to 'uart_controller/wb_dat_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[9]' (FDE) to 'uart_controller/wb_dat_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[10]' (FDE) to 'uart_controller/wb_dat_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[11]' (FDE) to 'uart_controller/wb_dat_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[7]' (FDE) to 'uart_controller/wb_dat_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[16]' (FDE) to 'uart_controller/wb_dat_o_reg[24]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[17]' (FDE) to 'uart_controller/wb_dat_o_reg[25]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[18]' (FDE) to 'uart_controller/wb_dat_o_reg[26]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[19]' (FDE) to 'uart_controller/wb_dat_o_reg[27]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[20]' (FDE) to 'uart_controller/wb_dat_o_reg[28]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[21]' (FDE) to 'uart_controller/wb_dat_o_reg[29]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[22]' (FDE) to 'uart_controller/wb_dat_o_reg[30]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[23]' (FDE) to 'uart_controller/wb_dat_o_reg[31]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[5]' (FDE) to 'uart_controller/wb_dat_o_reg[13]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[4]' (FDE) to 'uart_controller/wb_dat_o_reg[12]'
INFO: [Synth 8-3886] merging instance 'uart_controller/wb_dat_o_reg[6]' (FDE) to 'uart_controller/wb_dat_o_reg[14]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1066.188 ; gain = 437.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_50M'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1066.188 ; gain = 437.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1066.188 ; gain = 437.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\u_regfile/registers_reg[0][7] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1078.625 ; gain = 449.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1083.137 ; gain = 454.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1083.137 ; gain = 454.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1083.137 ; gain = 454.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1083.137 ; gain = 454.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1083.137 ; gain = 454.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1083.137 ; gain = 454.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pll_example   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |pll_example |     1|
|2     |CARRY4      |    51|
|3     |LUT1        |    17|
|4     |LUT2        |    15|
|5     |LUT3        |   169|
|6     |LUT4        |   188|
|7     |LUT5        |   280|
|8     |LUT6        |   903|
|9     |MUXF7       |   305|
|10    |FDCE        |  1447|
|11    |FDPE        |    13|
|12    |FDRE        |   205|
|13    |FDSE        |     6|
|14    |IBUF        |     2|
|15    |IOBUF       |    64|
|16    |OBUF        |    57|
|17    |OBUFT       |    84|
+------+------------+------+

Report Instance Areas: 
+------+------------------------+----------------------------+------+
|      |Instance                |Module                      |Cells |
+------+------------------------+----------------------------+------+
|1     |top                     |                            |  3809|
|2     |  sram_controller_base  |sram_controller             |   103|
|3     |  sram_controller_ext   |sram_controller_0           |   103|
|4     |  u_regfile             |RegFile                     |  1848|
|5     |  u_wishbone_master     |wishbone_master             |  1385|
|6     |  uart_controller       |uart_controller             |   158|
|7     |    u_async_receiver    |async_receiver              |    69|
|8     |      tickgen           |BaudTickGen__parameterized0 |    33|
|9     |    u_async_transmitter |async_transmitter           |    61|
|10    |      tickgen           |BaudTickGen                 |    30|
+------+------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1083.137 ; gain = 454.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 226 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1083.137 ; gain = 321.031
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1083.137 ; gain = 454.363
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1093.410 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 420 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1093.410 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 64 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 64 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 148 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1093.410 ; gain = 753.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1093.410 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/projects/cod24/cod24-luyi22/thinpad_top.runs/synth_1/thinpad_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file thinpad_top_utilization_synth.rpt -pb thinpad_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 12:29:11 2024...
