// Seed: 994478798
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_1._id_4 = 0;
  output wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd66,
    parameter id_4 = 32'd84
) (
    input  wire id_0,
    input  tri0 _id_1,
    input  wor  id_2,
    input  wor  id_3,
    input  wand _id_4,
    output wor  id_5
);
  assign id_5 = id_1;
  localparam id_7 = -1;
  logic [1  *  id_4 : 1] id_8;
  assign id_8[id_1-:id_4] = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
