
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000005a  00800200  00000cbc  00000d50  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000cbc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000e09  0080025a  0080025a  00000daa  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000daa  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000ddc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003e0  00000000  00000000  00000e1c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00006c66  00000000  00000000  000011fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000198f  00000000  00000000  00007e62  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000020b3  00000000  00000000  000097f1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000cd0  00000000  00000000  0000b8a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000013ab  00000000  00000000  0000c574  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000578e  00000000  00000000  0000d91f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000378  00000000  00000000  000130ad  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	9f c5       	rjmp	.+2878   	; 0xba4 <__vector_25>
  66:	00 00       	nop
  68:	60 c5       	rjmp	.+2752   	; 0xb2a <__vector_26>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ec eb       	ldi	r30, 0xBC	; 188
  fc:	fc e0       	ldi	r31, 0x0C	; 12
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	aa 35       	cpi	r26, 0x5A	; 90
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	20 e1       	ldi	r18, 0x10	; 16
 110:	aa e5       	ldi	r26, 0x5A	; 90
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a3 36       	cpi	r26, 0x63	; 99
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	6d d5       	rcall	.+2778   	; 0xbfa <main>
 120:	cb c5       	rjmp	.+2966   	; 0xcb8 <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <IO_init>:

//Init_IO

void IO_init(void)
{
	LED_DDR = LED_OUTPUT_MASK;
 124:	88 e7       	ldi	r24, 0x78	; 120
 126:	80 bb       	out	0x10, r24	; 16
	SPI_DDR = SPI_OUTPUT_MASK;
 128:	87 e8       	ldi	r24, 0x87	; 135
 12a:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
 12c:	88 e4       	ldi	r24, 0x48	; 72
 12e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	PUMPE_DDR = PUMPE_OUTPUT_MASK;
 132:	8c ef       	ldi	r24, 0xFC	; 252
 134:	81 b9       	out	0x01, r24	; 1
	PUMPE_DDR2 = PUMPE2_OUTPUT_MASK;
 136:	84 e2       	ldi	r24, 0x24	; 36
 138:	83 bb       	out	0x13, r24	; 19
	PUMPE_DDR3 = PUMPE3_OUTPUT_MASK;
 13a:	8c e7       	ldi	r24, 0x7C	; 124
 13c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <__TEXT_REGION_LENGTH__+0x700104>
	RFID_DDR = RFID_OUTPUT_MASK;
 140:	81 e0       	ldi	r24, 0x01	; 1
 142:	87 b9       	out	0x07, r24	; 7
	SOFTSPI_DDR = SOFTSPI_OUTPUT_MASK;
 144:	8b e0       	ldi	r24, 0x0B	; 11
 146:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__TEXT_REGION_LENGTH__+0x70010a>
	FLUSS_DDR = 0b00000000;
 14a:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <__TEXT_REGION_LENGTH__+0x700107>
	SOFTSPI_CLK_PORT |= SOFTSPI_CLK_BIT;
 14e:	eb e0       	ldi	r30, 0x0B	; 11
 150:	f1 e0       	ldi	r31, 0x01	; 1
 152:	80 81       	ld	r24, Z
 154:	88 60       	ori	r24, 0x08	; 8
 156:	80 83       	st	Z, r24
 158:	08 95       	ret

0000015a <RB_init>:
		}
	}
	rb->tail = tail;
	
	return 1;
}
 15a:	fc 01       	movw	r30, r24
 15c:	11 82       	std	Z+1, r1	; 0x01
 15e:	10 82       	st	Z, r1
 160:	08 95       	ret

00000162 <RB_free>:
 162:	fc 01       	movw	r30, r24
 164:	90 81       	ld	r25, Z
 166:	81 81       	ldd	r24, Z+1	; 0x01
 168:	98 17       	cp	r25, r24
 16a:	20 f0       	brcs	.+8      	; 0x174 <RB_free+0x12>
 16c:	98 1b       	sub	r25, r24
 16e:	89 2f       	mov	r24, r25
 170:	80 95       	com	r24
 172:	08 95       	ret
 174:	89 1b       	sub	r24, r25
 176:	08 95       	ret

00000178 <RB_length>:
 178:	fc 01       	movw	r30, r24
 17a:	20 81       	ld	r18, Z
 17c:	91 81       	ldd	r25, Z+1	; 0x01
 17e:	29 17       	cp	r18, r25
 180:	18 f0       	brcs	.+6      	; 0x188 <RB_length+0x10>
 182:	82 2f       	mov	r24, r18
 184:	89 1b       	sub	r24, r25
 186:	08 95       	ret
 188:	89 2f       	mov	r24, r25
 18a:	82 1b       	sub	r24, r18
 18c:	80 95       	com	r24
 18e:	08 95       	ret

00000190 <RB_readByte>:
 190:	cf 93       	push	r28
 192:	df 93       	push	r29
 194:	ec 01       	movw	r28, r24
 196:	f0 df       	rcall	.-32     	; 0x178 <RB_length>
 198:	88 23       	and	r24, r24
 19a:	39 f0       	breq	.+14     	; 0x1aa <RB_readByte+0x1a>
 19c:	99 81       	ldd	r25, Y+1	; 0x01
 19e:	fe 01       	movw	r30, r28
 1a0:	e9 0f       	add	r30, r25
 1a2:	f1 1d       	adc	r31, r1
 1a4:	82 81       	ldd	r24, Z+2	; 0x02
 1a6:	9f 5f       	subi	r25, 0xFF	; 255
 1a8:	99 83       	std	Y+1, r25	; 0x01
 1aa:	df 91       	pop	r29
 1ac:	cf 91       	pop	r28
 1ae:	08 95       	ret

000001b0 <RB_writeByte>:
 1b0:	0f 93       	push	r16
 1b2:	1f 93       	push	r17
 1b4:	cf 93       	push	r28
 1b6:	df 93       	push	r29
 1b8:	ec 01       	movw	r28, r24
 1ba:	06 2f       	mov	r16, r22
 1bc:	18 81       	ld	r17, Y
 1be:	d1 df       	rcall	.-94     	; 0x162 <RB_free>
 1c0:	88 23       	and	r24, r24
 1c2:	f1 f3       	breq	.-4      	; 0x1c0 <RB_writeByte+0x10>
 1c4:	01 11       	cpse	r16, r1
 1c6:	01 c0       	rjmp	.+2      	; 0x1ca <RB_writeByte+0x1a>
 1c8:	0f ef       	ldi	r16, 0xFF	; 255
 1ca:	fe 01       	movw	r30, r28
 1cc:	e1 0f       	add	r30, r17
 1ce:	f1 1d       	adc	r31, r1
 1d0:	02 83       	std	Z+2, r16	; 0x02
 1d2:	1f 5f       	subi	r17, 0xFF	; 255
 1d4:	18 83       	st	Y, r17
 1d6:	81 e0       	ldi	r24, 0x01	; 1
 1d8:	df 91       	pop	r29
 1da:	cf 91       	pop	r28
 1dc:	1f 91       	pop	r17
 1de:	0f 91       	pop	r16
 1e0:	08 95       	ret

000001e2 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
 1e2:	ff 92       	push	r15
 1e4:	0f 93       	push	r16
 1e6:	1f 93       	push	r17
 1e8:	cf 93       	push	r28
 1ea:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
 1ec:	44 23       	and	r20, r20
 1ee:	c9 f0       	breq	.+50     	; 0x222 <RB_write+0x40>
 1f0:	c4 2f       	mov	r28, r20
 1f2:	d7 2f       	mov	r29, r23
 1f4:	f6 2e       	mov	r15, r22
 1f6:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
 1f8:	b4 df       	rcall	.-152    	; 0x162 <RB_free>
 1fa:	8c 17       	cp	r24, r28
 1fc:	f0 f3       	brcs	.-4      	; 0x1fa <RB_write+0x18>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
 1fe:	f8 01       	movw	r30, r16
 200:	90 81       	ld	r25, Z
 202:	ef 2d       	mov	r30, r15
 204:	fd 2f       	mov	r31, r29
 206:	c9 0f       	add	r28, r25
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
 208:	21 91       	ld	r18, Z+
 20a:	d8 01       	movw	r26, r16
 20c:	a9 0f       	add	r26, r25
 20e:	b1 1d       	adc	r27, r1
 210:	12 96       	adiw	r26, 0x02	; 2
 212:	2c 93       	st	X, r18
 214:	9f 5f       	subi	r25, 0xFF	; 255
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
 216:	9c 13       	cpse	r25, r28
 218:	f7 cf       	rjmp	.-18     	; 0x208 <RB_write+0x26>
		{
			head = 0;
		}
	}
	
	rb->head = head;
 21a:	f8 01       	movw	r30, r16
 21c:	c0 83       	st	Z, r28
	
	return 1;
 21e:	81 e0       	ldi	r24, 0x01	; 1
 220:	01 c0       	rjmp	.+2      	; 0x224 <RB_write+0x42>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
 222:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	rb->head = head;
	
	return 1;
}
 224:	df 91       	pop	r29
 226:	cf 91       	pop	r28
 228:	1f 91       	pop	r17
 22a:	0f 91       	pop	r16
 22c:	ff 90       	pop	r15
 22e:	08 95       	ret

00000230 <softspi_clk_low>:
}
void softspi_write_uint16(uint16_t x)
{
	softspi_write_uint8((uint8_t)(x >> 8));
	softspi_write_uint8((uint8_t)(x & 0xff));
}
 230:	eb e0       	ldi	r30, 0x0B	; 11
 232:	f1 e0       	ldi	r31, 0x01	; 1
 234:	80 81       	ld	r24, Z
 236:	87 7f       	andi	r24, 0xF7	; 247
 238:	80 83       	st	Z, r24
 23a:	08 95       	ret

0000023c <softspi_clk_high>:
 23c:	eb e0       	ldi	r30, 0x0B	; 11
 23e:	f1 e0       	ldi	r31, 0x01	; 1
 240:	80 81       	ld	r24, Z
 242:	88 60       	ori	r24, 0x08	; 8
 244:	80 83       	st	Z, r24
 246:	08 95       	ret

00000248 <softspi_mosi_low>:
 248:	eb e0       	ldi	r30, 0x0B	; 11
 24a:	f1 e0       	ldi	r31, 0x01	; 1
 24c:	80 81       	ld	r24, Z
 24e:	8d 7f       	andi	r24, 0xFD	; 253
 250:	80 83       	st	Z, r24
 252:	08 95       	ret

00000254 <softspi_mosi_high>:
 254:	eb e0       	ldi	r30, 0x0B	; 11
 256:	f1 e0       	ldi	r31, 0x01	; 1
 258:	80 81       	ld	r24, Z
 25a:	82 60       	ori	r24, 0x02	; 2
 25c:	80 83       	st	Z, r24
 25e:	08 95       	ret

00000260 <softspi_write_bit>:
 260:	cf 93       	push	r28
 262:	df 93       	push	r29
 264:	d8 2f       	mov	r29, r24
 266:	c6 2f       	mov	r28, r22
 268:	e3 df       	rcall	.-58     	; 0x230 <softspi_clk_low>
 26a:	cd 23       	and	r28, r29
 26c:	11 f0       	breq	.+4      	; 0x272 <softspi_write_bit+0x12>
 26e:	f2 df       	rcall	.-28     	; 0x254 <softspi_mosi_high>
 270:	01 c0       	rjmp	.+2      	; 0x274 <softspi_write_bit+0x14>
 272:	ea df       	rcall	.-44     	; 0x248 <softspi_mosi_low>
 274:	8a e1       	ldi	r24, 0x1A	; 26
 276:	8a 95       	dec	r24
 278:	f1 f7       	brne	.-4      	; 0x276 <softspi_write_bit+0x16>
 27a:	00 c0       	rjmp	.+0      	; 0x27c <softspi_write_bit+0x1c>
 27c:	df df       	rcall	.-66     	; 0x23c <softspi_clk_high>
 27e:	8a e1       	ldi	r24, 0x1A	; 26
 280:	8a 95       	dec	r24
 282:	f1 f7       	brne	.-4      	; 0x280 <softspi_write_bit+0x20>
 284:	00 c0       	rjmp	.+0      	; 0x286 <softspi_write_bit+0x26>
 286:	df 91       	pop	r29
 288:	cf 91       	pop	r28
 28a:	08 95       	ret

0000028c <softspi_write_uint8>:
 28c:	cf 93       	push	r28
 28e:	c8 2f       	mov	r28, r24
 290:	f8 94       	cli
 292:	60 e8       	ldi	r22, 0x80	; 128
 294:	e5 df       	rcall	.-54     	; 0x260 <softspi_write_bit>
 296:	60 e4       	ldi	r22, 0x40	; 64
 298:	8c 2f       	mov	r24, r28
 29a:	e2 df       	rcall	.-60     	; 0x260 <softspi_write_bit>
 29c:	60 e2       	ldi	r22, 0x20	; 32
 29e:	8c 2f       	mov	r24, r28
 2a0:	df df       	rcall	.-66     	; 0x260 <softspi_write_bit>
 2a2:	60 e1       	ldi	r22, 0x10	; 16
 2a4:	8c 2f       	mov	r24, r28
 2a6:	dc df       	rcall	.-72     	; 0x260 <softspi_write_bit>
 2a8:	68 e0       	ldi	r22, 0x08	; 8
 2aa:	8c 2f       	mov	r24, r28
 2ac:	d9 df       	rcall	.-78     	; 0x260 <softspi_write_bit>
 2ae:	64 e0       	ldi	r22, 0x04	; 4
 2b0:	8c 2f       	mov	r24, r28
 2b2:	d6 df       	rcall	.-84     	; 0x260 <softspi_write_bit>
 2b4:	62 e0       	ldi	r22, 0x02	; 2
 2b6:	8c 2f       	mov	r24, r28
 2b8:	d3 df       	rcall	.-90     	; 0x260 <softspi_write_bit>
 2ba:	61 e0       	ldi	r22, 0x01	; 1
 2bc:	8c 2f       	mov	r24, r28
 2be:	d0 df       	rcall	.-96     	; 0x260 <softspi_write_bit>
 2c0:	78 94       	sei
 2c2:	cf 91       	pop	r28
 2c4:	08 95       	ret

000002c6 <softspi_read_bit>:

#if (SOFTSPI_DONT_USE_MISO == 0)

void softspi_read_bit(uint8_t* x, uint8_t i)
{
 2c6:	1f 93       	push	r17
 2c8:	cf 93       	push	r28
 2ca:	df 93       	push	r29
 2cc:	ec 01       	movw	r28, r24
 2ce:	16 2f       	mov	r17, r22
	
	/* read at falling edge */
	softspi_clk_low();
 2d0:	af df       	rcall	.-162    	; 0x230 <softspi_clk_low>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2d2:	8a e1       	ldi	r24, 0x1A	; 26
 2d4:	8a 95       	dec	r24
 2d6:	f1 f7       	brne	.-4      	; 0x2d4 <softspi_read_bit+0xe>
	_delay_us(5);
	#if 0
	/* no need, atmega328p clock below 50mhz */
	/* softspi_wait_clk(); */
	#endif
	softspi_clk_high();
 2d8:	00 c0       	rjmp	.+0      	; 0x2da <softspi_read_bit+0x14>
 2da:	b0 df       	rcall	.-160    	; 0x23c <softspi_clk_high>

	if (SOFTSPI_MISO_PIN & SOFTSPI_MISO_BIT) *x |= 1 << i;
 2dc:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
 2e0:	82 ff       	sbrs	r24, 2
 2e2:	0a c0       	rjmp	.+20     	; 0x2f8 <softspi_read_bit+0x32>
 2e4:	81 e0       	ldi	r24, 0x01	; 1
 2e6:	90 e0       	ldi	r25, 0x00	; 0
 2e8:	02 c0       	rjmp	.+4      	; 0x2ee <softspi_read_bit+0x28>
 2ea:	88 0f       	add	r24, r24
 2ec:	99 1f       	adc	r25, r25
 2ee:	1a 95       	dec	r17
 2f0:	e2 f7       	brpl	.-8      	; 0x2ea <softspi_read_bit+0x24>
 2f2:	98 81       	ld	r25, Y
 2f4:	89 2b       	or	r24, r25
 2f6:	88 83       	st	Y, r24
 2f8:	8a e1       	ldi	r24, 0x1A	; 26
 2fa:	8a 95       	dec	r24
 2fc:	f1 f7       	brne	.-4      	; 0x2fa <softspi_read_bit+0x34>
 2fe:	00 c0       	rjmp	.+0      	; 0x300 <softspi_read_bit+0x3a>
	_delay_us(5);

}
 300:	df 91       	pop	r29
 302:	cf 91       	pop	r28
 304:	1f 91       	pop	r17
 306:	08 95       	ret

00000308 <softspi_read_uint8>:

uint8_t softspi_read_uint8(void)
{
 308:	cf 93       	push	r28
 30a:	df 93       	push	r29
 30c:	1f 92       	push	r1
 30e:	cd b7       	in	r28, 0x3d	; 61
 310:	de b7       	in	r29, 0x3e	; 62
	/* receive msb first, sample at clock falling edge */

	/* must be initialized to 0 */
	uint8_t x = 0;
 312:	19 82       	std	Y+1, r1	; 0x01

	SOFTSPI_MISO_PORT &= ~SOFTSPI_MOSI_BIT;
 314:	eb e0       	ldi	r30, 0x0B	; 11
 316:	f1 e0       	ldi	r31, 0x01	; 1
 318:	80 81       	ld	r24, Z
 31a:	8d 7f       	andi	r24, 0xFD	; 253
 31c:	80 83       	st	Z, r24
	softspi_read_bit(&x, 7);
 31e:	67 e0       	ldi	r22, 0x07	; 7
 320:	ce 01       	movw	r24, r28
 322:	01 96       	adiw	r24, 0x01	; 1
 324:	d0 df       	rcall	.-96     	; 0x2c6 <softspi_read_bit>
	softspi_read_bit(&x, 6);
 326:	66 e0       	ldi	r22, 0x06	; 6
 328:	ce 01       	movw	r24, r28
 32a:	01 96       	adiw	r24, 0x01	; 1
 32c:	cc df       	rcall	.-104    	; 0x2c6 <softspi_read_bit>
	softspi_read_bit(&x, 5);
 32e:	65 e0       	ldi	r22, 0x05	; 5
 330:	ce 01       	movw	r24, r28
 332:	01 96       	adiw	r24, 0x01	; 1
 334:	c8 df       	rcall	.-112    	; 0x2c6 <softspi_read_bit>
	softspi_read_bit(&x, 4);
 336:	64 e0       	ldi	r22, 0x04	; 4
 338:	ce 01       	movw	r24, r28
 33a:	01 96       	adiw	r24, 0x01	; 1
 33c:	c4 df       	rcall	.-120    	; 0x2c6 <softspi_read_bit>
	softspi_read_bit(&x, 3);
 33e:	63 e0       	ldi	r22, 0x03	; 3
 340:	ce 01       	movw	r24, r28
 342:	01 96       	adiw	r24, 0x01	; 1
 344:	c0 df       	rcall	.-128    	; 0x2c6 <softspi_read_bit>
	softspi_read_bit(&x, 2);
 346:	62 e0       	ldi	r22, 0x02	; 2
 348:	ce 01       	movw	r24, r28
 34a:	01 96       	adiw	r24, 0x01	; 1
 34c:	bc df       	rcall	.-136    	; 0x2c6 <softspi_read_bit>
	softspi_read_bit(&x, 1);
 34e:	61 e0       	ldi	r22, 0x01	; 1
 350:	ce 01       	movw	r24, r28
 352:	01 96       	adiw	r24, 0x01	; 1
 354:	b8 df       	rcall	.-144    	; 0x2c6 <softspi_read_bit>
	softspi_read_bit(&x, 0);
 356:	60 e0       	ldi	r22, 0x00	; 0
 358:	ce 01       	movw	r24, r28
 35a:	01 96       	adiw	r24, 0x01	; 1
 35c:	b4 df       	rcall	.-152    	; 0x2c6 <softspi_read_bit>
 35e:	89 81       	ldd	r24, Y+1	; 0x01

	return x;
}
 360:	0f 90       	pop	r0
 362:	df 91       	pop	r29
 364:	cf 91       	pop	r28
 366:	08 95       	ret

00000368 <spi_transmit_IT>:
	
}

void spi_transmit_IT( unsigned char *data, unsigned char nbytes, uint8_t Slave)
{
	for (int i = 0 ; i < nbytes ; i++)
 368:	66 23       	and	r22, r22
 36a:	61 f0       	breq	.+24     	; 0x384 <spi_transmit_IT+0x1c>
 36c:	fc 01       	movw	r30, r24
 36e:	9c 01       	movw	r18, r24
 370:	26 0f       	add	r18, r22
 372:	31 1d       	adc	r19, r1
	{
		SPDR = *(uint8_t *)(data + i);
 374:	91 91       	ld	r25, Z+
 376:	9e bd       	out	0x2e, r25	; 46
		while(!(SPSR & (1<<SPIF)));
 378:	0d b4       	in	r0, 0x2d	; 45
 37a:	07 fe       	sbrs	r0, 7
 37c:	fd cf       	rjmp	.-6      	; 0x378 <spi_transmit_IT+0x10>
	
}

void spi_transmit_IT( unsigned char *data, unsigned char nbytes, uint8_t Slave)
{
	for (int i = 0 ; i < nbytes ; i++)
 37e:	e2 17       	cp	r30, r18
 380:	f3 07       	cpc	r31, r19
 382:	c1 f7       	brne	.-16     	; 0x374 <spi_transmit_IT+0xc>
 384:	08 95       	ret

00000386 <spi_transmit>:
	}
}

uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
 386:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
 388:	0d b4       	in	r0, 0x2d	; 45
 38a:	07 fe       	sbrs	r0, 7
 38c:	fd cf       	rjmp	.-6      	; 0x388 <spi_transmit+0x2>
	return data;
}
 38e:	08 95       	ret

00000390 <spi_receive>:

char spi_receive(void)
{
	char data;
	// Wait for reception complete
	SPDR = 0x00;
 390:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF)));
 392:	0d b4       	in	r0, 0x2d	; 45
 394:	07 fe       	sbrs	r0, 7
 396:	fd cf       	rjmp	.-6      	; 0x392 <spi_receive+0x2>
	data = SPDR;
 398:	8e b5       	in	r24, 0x2e	; 46
	// Return data register
	return data;
}
 39a:	08 95       	ret

0000039c <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
 39c:	81 30       	cpi	r24, 0x01	; 1
 39e:	41 f0       	breq	.+16     	; 0x3b0 <enable_Slave+0x14>
 3a0:	28 f0       	brcs	.+10     	; 0x3ac <enable_Slave+0x10>
 3a2:	82 30       	cpi	r24, 0x02	; 2
 3a4:	59 f0       	breq	.+22     	; 0x3bc <enable_Slave+0x20>
 3a6:	83 30       	cpi	r24, 0x03	; 3
 3a8:	59 f0       	breq	.+22     	; 0x3c0 <enable_Slave+0x24>
 3aa:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
 3ac:	28 98       	cbi	0x05, 0	; 5
		break;
 3ae:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
 3b0:	e2 e0       	ldi	r30, 0x02	; 2
 3b2:	f1 e0       	ldi	r31, 0x01	; 1
 3b4:	80 81       	ld	r24, Z
 3b6:	8f 7b       	andi	r24, 0xBF	; 191
 3b8:	80 83       	st	Z, r24
		break;
 3ba:	08 95       	ret
		
		case MFRC522:
		SPI_CS_RC522_PORT &= ~SPI_CS_RC522_BIT;
 3bc:	40 98       	cbi	0x08, 0	; 8
		break;
 3be:	08 95       	ret
		
		case SDCARD:
		SPI_CS_SD_CARD_PORT &= ~SPI_CS_SD_CARD_BIT;
 3c0:	a5 98       	cbi	0x14, 5	; 20
 3c2:	08 95       	ret

000003c4 <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
 3c4:	81 30       	cpi	r24, 0x01	; 1
 3c6:	41 f0       	breq	.+16     	; 0x3d8 <disable_Slave+0x14>
 3c8:	28 f0       	brcs	.+10     	; 0x3d4 <disable_Slave+0x10>
 3ca:	82 30       	cpi	r24, 0x02	; 2
 3cc:	59 f0       	breq	.+22     	; 0x3e4 <disable_Slave+0x20>
 3ce:	83 30       	cpi	r24, 0x03	; 3
 3d0:	59 f0       	breq	.+22     	; 0x3e8 <disable_Slave+0x24>
 3d2:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
 3d4:	28 9a       	sbi	0x05, 0	; 5
		break;
 3d6:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
 3d8:	e2 e0       	ldi	r30, 0x02	; 2
 3da:	f1 e0       	ldi	r31, 0x01	; 1
 3dc:	80 81       	ld	r24, Z
 3de:	80 64       	ori	r24, 0x40	; 64
 3e0:	80 83       	st	Z, r24
		break;
 3e2:	08 95       	ret
		
		case MFRC522:
		SPI_CS_RC522_PORT |= SPI_CS_RC522_BIT;
 3e4:	40 9a       	sbi	0x08, 0	; 8
		break;
 3e6:	08 95       	ret
		
		case SDCARD:
		SPI_CS_SD_CARD_PORT |= SPI_CS_SD_CARD_BIT;
 3e8:	a5 9a       	sbi	0x14, 5	; 20
 3ea:	08 95       	ret

000003ec <SPI_init>:

void SPI_init(void)
{
	// Einstellungen für TMC4671: CLK = 1MHz, SPI-Mode = 3, MSB first)

	SPCR = ((1<<SPE)|       // SPI Enable					(1 = Enable, 0 = Disable)					Datasheet S. 197 (Kapitel 21.2.1)
 3ec:	8f e5       	ldi	r24, 0x5F	; 95
 3ee:	8c bd       	out	0x2c, r24	; 44
	(1<<MSTR)|              // Master/Slave select			(0 = Slave, 1 = Master)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<SPR1)|(1<<SPR0)|    // SPI Clock Rate				(Divider Systemclock 16MHz)					Datasheet S. 198 (Kapitel 21.2.1)
	(1<<CPOL)|              // Clock Polarity when idle		(0 = low, 1 = SCK high)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<CPHA));             // Clock Phase edge sampling	(0 = leading, 1 = trailing edge sampling)	Datasheet S. 197 (Kapitel 21.2.1)

	SPSR = (0<<SPI2X);      // Double Clock Rate			(0 = Disable, 1 = Enable)					Datasheet S. 198 (Kapitel 21.2.1)
 3f0:	1d bc       	out	0x2d, r1	; 45

	disable_Slave(SDCARD);
 3f2:	83 e0       	ldi	r24, 0x03	; 3
 3f4:	e7 df       	rcall	.-50     	; 0x3c4 <disable_Slave>
	disable_Slave(TMC4671);
 3f6:	80 e0       	ldi	r24, 0x00	; 0
 3f8:	e5 df       	rcall	.-54     	; 0x3c4 <disable_Slave>
	disable_Slave(TMC6200);
 3fa:	81 e0       	ldi	r24, 0x01	; 1
 3fc:	e3 df       	rcall	.-58     	; 0x3c4 <disable_Slave>
	disable_Slave(MFRC522);
 3fe:	82 e0       	ldi	r24, 0x02	; 2
 400:	e1 cf       	rjmp	.-62     	; 0x3c4 <disable_Slave>
 402:	08 95       	ret

00000404 <tmc40bit_writeInt>:
 404:	af 92       	push	r10
	tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
	tmc40bit_writeInt(motor, address, value);
 406:	bf 92       	push	r11
 408:	cf 92       	push	r12
 40a:	df 92       	push	r13
 40c:	ff 92       	push	r15
 40e:	0f 93       	push	r16
 410:	1f 93       	push	r17
 412:	cf 93       	push	r28
 414:	df 93       	push	r29
 416:	cd b7       	in	r28, 0x3d	; 61
 418:	de b7       	in	r29, 0x3e	; 62
 41a:	2b 97       	sbiw	r28, 0x0b	; 11
 41c:	0f b6       	in	r0, 0x3f	; 63
 41e:	f8 94       	cli
 420:	de bf       	out	0x3e, r29	; 62
 422:	0f be       	out	0x3f, r0	; 63
 424:	cd bf       	out	0x3d, r28	; 61
 426:	8e 01       	movw	r16, r28
 428:	0f 5f       	subi	r16, 0xFF	; 255
 42a:	1f 4f       	sbci	r17, 0xFF	; 255
 42c:	86 e0       	ldi	r24, 0x06	; 6
 42e:	d8 01       	movw	r26, r16
 430:	1d 92       	st	X+, r1
 432:	8a 95       	dec	r24
 434:	e9 f7       	brne	.-6      	; 0x430 <tmc40bit_writeInt+0x2c>
 436:	fe 01       	movw	r30, r28
 438:	37 96       	adiw	r30, 0x07	; 7
 43a:	85 e0       	ldi	r24, 0x05	; 5
 43c:	df 01       	movw	r26, r30
 43e:	1d 92       	st	X+, r1
 440:	8a 95       	dec	r24
 442:	e9 f7       	brne	.-6      	; 0x43e <tmc40bit_writeInt+0x3a>
 444:	60 68       	ori	r22, 0x80	; 128
 446:	69 83       	std	Y+1, r22	; 0x01
 448:	5a 83       	std	Y+2, r21	; 0x02
 44a:	4b 83       	std	Y+3, r20	; 0x03
 44c:	3c 83       	std	Y+4, r19	; 0x04
 44e:	2d 83       	std	Y+5, r18	; 0x05
 450:	80 e0       	ldi	r24, 0x00	; 0
 452:	92 e0       	ldi	r25, 0x02	; 2
 454:	58 d3       	rcall	.+1712   	; 0xb06 <Uart_Transmit_IT_PC>
 456:	68 01       	movw	r12, r16
 458:	58 01       	movw	r10, r16
 45a:	00 e0       	ldi	r16, 0x00	; 0
 45c:	10 e0       	ldi	r17, 0x00	; 0
 45e:	f5 01       	movw	r30, r10
 460:	f1 90       	ld	r15, Z+
 462:	5f 01       	movw	r10, r30
 464:	f1 10       	cpse	r15, r1
 466:	04 c0       	rjmp	.+8      	; 0x470 <tmc40bit_writeInt+0x6c>
 468:	85 e1       	ldi	r24, 0x15	; 21
 46a:	92 e0       	ldi	r25, 0x02	; 2
 46c:	4c d3       	rcall	.+1688   	; 0xb06 <Uart_Transmit_IT_PC>
 46e:	1b c0       	rjmp	.+54     	; 0x4a6 <tmc40bit_writeInt+0xa2>
 470:	ff e0       	ldi	r31, 0x0F	; 15
 472:	ff 15       	cp	r31, r15
 474:	70 f0       	brcs	.+28     	; 0x492 <tmc40bit_writeInt+0x8e>
 476:	86 e1       	ldi	r24, 0x16	; 22
 478:	92 e0       	ldi	r25, 0x02	; 2
 47a:	45 d3       	rcall	.+1674   	; 0xb06 <Uart_Transmit_IT_PC>
 47c:	40 e1       	ldi	r20, 0x10	; 16
 47e:	be 01       	movw	r22, r28
 480:	69 5f       	subi	r22, 0xF9	; 249
 482:	7f 4f       	sbci	r23, 0xFF	; 255
 484:	8f 2d       	mov	r24, r15
 486:	90 e0       	ldi	r25, 0x00	; 0
 488:	e4 d3       	rcall	.+1992   	; 0xc52 <__itoa_ncheck>
 48a:	ce 01       	movw	r24, r28
 48c:	07 96       	adiw	r24, 0x07	; 7
 48e:	3b d3       	rcall	.+1654   	; 0xb06 <Uart_Transmit_IT_PC>
 490:	0a c0       	rjmp	.+20     	; 0x4a6 <tmc40bit_writeInt+0xa2>
 492:	40 e1       	ldi	r20, 0x10	; 16
 494:	be 01       	movw	r22, r28
 496:	69 5f       	subi	r22, 0xF9	; 249
 498:	7f 4f       	sbci	r23, 0xFF	; 255
 49a:	8f 2d       	mov	r24, r15
 49c:	90 e0       	ldi	r25, 0x00	; 0
 49e:	d9 d3       	rcall	.+1970   	; 0xc52 <__itoa_ncheck>
 4a0:	ce 01       	movw	r24, r28
 4a2:	07 96       	adiw	r24, 0x07	; 7
 4a4:	30 d3       	rcall	.+1632   	; 0xb06 <Uart_Transmit_IT_PC>
 4a6:	04 30       	cpi	r16, 0x04	; 4
 4a8:	11 05       	cpc	r17, r1
 4aa:	1c f4       	brge	.+6      	; 0x4b2 <tmc40bit_writeInt+0xae>
 4ac:	88 e1       	ldi	r24, 0x18	; 24
 4ae:	92 e0       	ldi	r25, 0x02	; 2
 4b0:	2a d3       	rcall	.+1620   	; 0xb06 <Uart_Transmit_IT_PC>
 4b2:	0f 5f       	subi	r16, 0xFF	; 255
 4b4:	1f 4f       	sbci	r17, 0xFF	; 255
 4b6:	05 30       	cpi	r16, 0x05	; 5
 4b8:	11 05       	cpc	r17, r1
 4ba:	89 f6       	brne	.-94     	; 0x45e <tmc40bit_writeInt+0x5a>
 4bc:	8a e1       	ldi	r24, 0x1A	; 26
 4be:	92 e0       	ldi	r25, 0x02	; 2
 4c0:	22 d3       	rcall	.+1604   	; 0xb06 <Uart_Transmit_IT_PC>
 4c2:	80 e0       	ldi	r24, 0x00	; 0
 4c4:	6b df       	rcall	.-298    	; 0x39c <enable_Slave>
 4c6:	8e 01       	movw	r16, r28
 4c8:	0a 5f       	subi	r16, 0xFA	; 250
 4ca:	1f 4f       	sbci	r17, 0xFF	; 255
 4cc:	d6 01       	movw	r26, r12
 4ce:	8d 91       	ld	r24, X+
 4d0:	6d 01       	movw	r12, r26
 4d2:	dc de       	rcall	.-584    	; 0x28c <softspi_write_uint8>
 4d4:	c0 16       	cp	r12, r16
 4d6:	d1 06       	cpc	r13, r17
 4d8:	c9 f7       	brne	.-14     	; 0x4cc <tmc40bit_writeInt+0xc8>
 4da:	80 e0       	ldi	r24, 0x00	; 0
 4dc:	73 df       	rcall	.-282    	; 0x3c4 <disable_Slave>
 4de:	2b 96       	adiw	r28, 0x0b	; 11
 4e0:	0f b6       	in	r0, 0x3f	; 63
 4e2:	f8 94       	cli
 4e4:	de bf       	out	0x3e, r29	; 62
 4e6:	0f be       	out	0x3f, r0	; 63
 4e8:	cd bf       	out	0x3d, r28	; 61
 4ea:	df 91       	pop	r29
 4ec:	cf 91       	pop	r28
 4ee:	1f 91       	pop	r17
 4f0:	0f 91       	pop	r16
 4f2:	ff 90       	pop	r15
 4f4:	df 90       	pop	r13
 4f6:	cf 90       	pop	r12
 4f8:	bf 90       	pop	r11
 4fa:	af 90       	pop	r10
 4fc:	08 95       	ret

000004fe <tmc40bit_readInt>:
 4fe:	7f 92       	push	r7
 500:	8f 92       	push	r8
 502:	9f 92       	push	r9
 504:	af 92       	push	r10
 506:	bf 92       	push	r11
 508:	cf 92       	push	r12
 50a:	df 92       	push	r13
 50c:	ef 92       	push	r14
 50e:	ff 92       	push	r15
 510:	0f 93       	push	r16
 512:	1f 93       	push	r17
 514:	cf 93       	push	r28
 516:	df 93       	push	r29
 518:	cd b7       	in	r28, 0x3d	; 61
 51a:	de b7       	in	r29, 0x3e	; 62
 51c:	2b 97       	sbiw	r28, 0x0b	; 11
 51e:	0f b6       	in	r0, 0x3f	; 63
 520:	f8 94       	cli
 522:	de bf       	out	0x3e, r29	; 62
 524:	0f be       	out	0x3f, r0	; 63
 526:	cd bf       	out	0x3d, r28	; 61
 528:	fe 01       	movw	r30, r28
 52a:	31 96       	adiw	r30, 0x01	; 1
 52c:	86 e0       	ldi	r24, 0x06	; 6
 52e:	df 01       	movw	r26, r30
 530:	1d 92       	st	X+, r1
 532:	8a 95       	dec	r24
 534:	e9 f7       	brne	.-6      	; 0x530 <tmc40bit_readInt+0x32>
 536:	16 2f       	mov	r17, r22
 538:	1f 77       	andi	r17, 0x7F	; 127
 53a:	19 83       	std	Y+1, r17	; 0x01
 53c:	80 e0       	ldi	r24, 0x00	; 0
 53e:	2e df       	rcall	.-420    	; 0x39c <enable_Slave>
 540:	81 2f       	mov	r24, r17
 542:	a4 de       	rcall	.-696    	; 0x28c <softspi_write_uint8>
 544:	8e 01       	movw	r16, r28
 546:	0e 5f       	subi	r16, 0xFE	; 254
 548:	1f 4f       	sbci	r17, 0xFF	; 255
 54a:	7e 01       	movw	r14, r28
 54c:	b6 e0       	ldi	r27, 0x06	; 6
 54e:	eb 0e       	add	r14, r27
 550:	f1 1c       	adc	r15, r1
 552:	da de       	rcall	.-588    	; 0x308 <softspi_read_uint8>
 554:	f8 01       	movw	r30, r16
 556:	81 93       	st	Z+, r24
 558:	8f 01       	movw	r16, r30
 55a:	ee 15       	cp	r30, r14
 55c:	ff 05       	cpc	r31, r15
 55e:	c9 f7       	brne	.-14     	; 0x552 <tmc40bit_readInt+0x54>
 560:	80 e0       	ldi	r24, 0x00	; 0
 562:	30 df       	rcall	.-416    	; 0x3c4 <disable_Slave>
 564:	8c 81       	ldd	r24, Y+4	; 0x04
 566:	90 e0       	ldi	r25, 0x00	; 0
 568:	98 2f       	mov	r25, r24
 56a:	88 27       	eor	r24, r24
 56c:	2d 81       	ldd	r18, Y+5	; 0x05
 56e:	4c 01       	movw	r8, r24
 570:	82 2a       	or	r8, r18
 572:	8c e1       	ldi	r24, 0x1C	; 28
 574:	92 e0       	ldi	r25, 0x02	; 2
 576:	c7 d2       	rcall	.+1422   	; 0xb06 <Uart_Transmit_IT_PC>
 578:	ce 01       	movw	r24, r28
 57a:	01 96       	adiw	r24, 0x01	; 1
 57c:	5c 01       	movw	r10, r24
 57e:	00 e0       	ldi	r16, 0x00	; 0
 580:	10 e0       	ldi	r17, 0x00	; 0
 582:	0f 2e       	mov	r0, r31
 584:	f5 e0       	ldi	r31, 0x05	; 5
 586:	7f 2e       	mov	r7, r31
 588:	f0 2d       	mov	r31, r0
 58a:	6e 01       	movw	r12, r28
 58c:	97 e0       	ldi	r25, 0x07	; 7
 58e:	c9 0e       	add	r12, r25
 590:	d1 1c       	adc	r13, r1
 592:	0f 2e       	mov	r0, r31
 594:	f0 e3       	ldi	r31, 0x30	; 48
 596:	ef 2e       	mov	r14, r31
 598:	f0 2d       	mov	r31, r0
 59a:	d6 01       	movw	r26, r12
 59c:	e7 2d       	mov	r30, r7
 59e:	1d 92       	st	X+, r1
 5a0:	ea 95       	dec	r30
 5a2:	e9 f7       	brne	.-6      	; 0x59e <tmc40bit_readInt+0xa0>
 5a4:	ef 82       	std	Y+7, r14	; 0x07
 5a6:	d5 01       	movw	r26, r10
 5a8:	fd 90       	ld	r15, X+
 5aa:	5d 01       	movw	r10, r26
 5ac:	f1 10       	cpse	r15, r1
 5ae:	04 c0       	rjmp	.+8      	; 0x5b8 <tmc40bit_readInt+0xba>
 5b0:	85 e1       	ldi	r24, 0x15	; 21
 5b2:	92 e0       	ldi	r25, 0x02	; 2
 5b4:	a8 d2       	rcall	.+1360   	; 0xb06 <Uart_Transmit_IT_PC>
 5b6:	15 c0       	rjmp	.+42     	; 0x5e2 <tmc40bit_readInt+0xe4>
 5b8:	bf e0       	ldi	r27, 0x0F	; 15
 5ba:	bf 15       	cp	r27, r15
 5bc:	58 f0       	brcs	.+22     	; 0x5d4 <tmc40bit_readInt+0xd6>
 5be:	86 e1       	ldi	r24, 0x16	; 22
 5c0:	92 e0       	ldi	r25, 0x02	; 2
 5c2:	a1 d2       	rcall	.+1346   	; 0xb06 <Uart_Transmit_IT_PC>
 5c4:	40 e1       	ldi	r20, 0x10	; 16
 5c6:	b6 01       	movw	r22, r12
 5c8:	8f 2d       	mov	r24, r15
 5ca:	90 e0       	ldi	r25, 0x00	; 0
 5cc:	42 d3       	rcall	.+1668   	; 0xc52 <__itoa_ncheck>
 5ce:	c6 01       	movw	r24, r12
 5d0:	9a d2       	rcall	.+1332   	; 0xb06 <Uart_Transmit_IT_PC>
 5d2:	07 c0       	rjmp	.+14     	; 0x5e2 <tmc40bit_readInt+0xe4>
 5d4:	40 e1       	ldi	r20, 0x10	; 16
 5d6:	b6 01       	movw	r22, r12
 5d8:	8f 2d       	mov	r24, r15
 5da:	90 e0       	ldi	r25, 0x00	; 0
 5dc:	3a d3       	rcall	.+1652   	; 0xc52 <__itoa_ncheck>
 5de:	c6 01       	movw	r24, r12
 5e0:	92 d2       	rcall	.+1316   	; 0xb06 <Uart_Transmit_IT_PC>
 5e2:	04 30       	cpi	r16, 0x04	; 4
 5e4:	11 05       	cpc	r17, r1
 5e6:	1c f4       	brge	.+6      	; 0x5ee <tmc40bit_readInt+0xf0>
 5e8:	88 e1       	ldi	r24, 0x18	; 24
 5ea:	92 e0       	ldi	r25, 0x02	; 2
 5ec:	8c d2       	rcall	.+1304   	; 0xb06 <Uart_Transmit_IT_PC>
 5ee:	0f 5f       	subi	r16, 0xFF	; 255
 5f0:	1f 4f       	sbci	r17, 0xFF	; 255
 5f2:	05 30       	cpi	r16, 0x05	; 5
 5f4:	11 05       	cpc	r17, r1
 5f6:	89 f6       	brne	.-94     	; 0x59a <tmc40bit_readInt+0x9c>
 5f8:	8a e1       	ldi	r24, 0x1A	; 26
 5fa:	92 e0       	ldi	r25, 0x02	; 2
 5fc:	84 d2       	rcall	.+1288   	; 0xb06 <Uart_Transmit_IT_PC>
 5fe:	c4 01       	movw	r24, r8
 600:	2b 96       	adiw	r28, 0x0b	; 11
 602:	0f b6       	in	r0, 0x3f	; 63
 604:	f8 94       	cli
 606:	de bf       	out	0x3e, r29	; 62
 608:	0f be       	out	0x3f, r0	; 63
 60a:	cd bf       	out	0x3d, r28	; 61
 60c:	df 91       	pop	r29
 60e:	cf 91       	pop	r28
 610:	1f 91       	pop	r17
 612:	0f 91       	pop	r16
 614:	ff 90       	pop	r15
 616:	ef 90       	pop	r14
 618:	df 90       	pop	r13
 61a:	cf 90       	pop	r12
 61c:	bf 90       	pop	r11
 61e:	af 90       	pop	r10
 620:	9f 90       	pop	r9
 622:	8f 90       	pop	r8
 624:	7f 90       	pop	r7
 626:	08 95       	ret

00000628 <tmc4671_readInt>:
 628:	6a cf       	rjmp	.-300    	; 0x4fe <tmc40bit_readInt>
 62a:	08 95       	ret

0000062c <read_registers_TMC4671>:
 62c:	6b e1       	ldi	r22, 0x1B	; 27
 62e:	80 e0       	ldi	r24, 0x00	; 0
 630:	90 e0       	ldi	r25, 0x00	; 0
 632:	fa df       	rcall	.-12     	; 0x628 <tmc4671_readInt>
 634:	67 e1       	ldi	r22, 0x17	; 23
 636:	80 e0       	ldi	r24, 0x00	; 0
 638:	90 e0       	ldi	r25, 0x00	; 0
 63a:	f6 df       	rcall	.-20     	; 0x628 <tmc4671_readInt>
 63c:	68 e1       	ldi	r22, 0x18	; 24
 63e:	80 e0       	ldi	r24, 0x00	; 0
 640:	90 e0       	ldi	r25, 0x00	; 0
 642:	f2 df       	rcall	.-28     	; 0x628 <tmc4671_readInt>
 644:	69 e1       	ldi	r22, 0x19	; 25
 646:	80 e0       	ldi	r24, 0x00	; 0
 648:	90 e0       	ldi	r25, 0x00	; 0
 64a:	ee df       	rcall	.-36     	; 0x628 <tmc4671_readInt>
 64c:	6a e1       	ldi	r22, 0x1A	; 26
 64e:	80 e0       	ldi	r24, 0x00	; 0
 650:	90 e0       	ldi	r25, 0x00	; 0
 652:	ea df       	rcall	.-44     	; 0x628 <tmc4671_readInt>
 654:	6f e1       	ldi	r22, 0x1F	; 31
 656:	80 e0       	ldi	r24, 0x00	; 0
 658:	90 e0       	ldi	r25, 0x00	; 0
 65a:	e6 df       	rcall	.-52     	; 0x628 <tmc4671_readInt>
 65c:	60 e2       	ldi	r22, 0x20	; 32
 65e:	80 e0       	ldi	r24, 0x00	; 0
 660:	90 e0       	ldi	r25, 0x00	; 0
 662:	e2 df       	rcall	.-60     	; 0x628 <tmc4671_readInt>
 664:	61 e2       	ldi	r22, 0x21	; 33
 666:	80 e0       	ldi	r24, 0x00	; 0
 668:	90 e0       	ldi	r25, 0x00	; 0
 66a:	de cf       	rjmp	.-68     	; 0x628 <tmc4671_readInt>
 66c:	08 95       	ret

0000066e <initTMC4671_Openloop>:
 66e:	21 e0       	ldi	r18, 0x01	; 1
 670:	30 e0       	ldi	r19, 0x00	; 0
 672:	43 e0       	ldi	r20, 0x03	; 3
 674:	50 e0       	ldi	r21, 0x00	; 0
 676:	6b e1       	ldi	r22, 0x1B	; 27
 678:	80 e0       	ldi	r24, 0x00	; 0
 67a:	90 e0       	ldi	r25, 0x00	; 0
 67c:	c3 de       	rcall	.-634    	; 0x404 <tmc40bit_writeInt>
 67e:	20 e0       	ldi	r18, 0x00	; 0
 680:	30 e0       	ldi	r19, 0x00	; 0
 682:	a9 01       	movw	r20, r18
 684:	67 e1       	ldi	r22, 0x17	; 23
 686:	80 e0       	ldi	r24, 0x00	; 0
 688:	90 e0       	ldi	r25, 0x00	; 0
 68a:	bc de       	rcall	.-648    	; 0x404 <tmc40bit_writeInt>
 68c:	2f e9       	ldi	r18, 0x9F	; 159
 68e:	3f e0       	ldi	r19, 0x0F	; 15
 690:	40 e0       	ldi	r20, 0x00	; 0
 692:	50 e0       	ldi	r21, 0x00	; 0
 694:	68 e1       	ldi	r22, 0x18	; 24
 696:	80 e0       	ldi	r24, 0x00	; 0
 698:	90 e0       	ldi	r25, 0x00	; 0
 69a:	b4 de       	rcall	.-664    	; 0x404 <tmc40bit_writeInt>
 69c:	29 e1       	ldi	r18, 0x19	; 25
 69e:	39 e1       	ldi	r19, 0x19	; 25
 6a0:	40 e0       	ldi	r20, 0x00	; 0
 6a2:	50 e0       	ldi	r21, 0x00	; 0
 6a4:	69 e1       	ldi	r22, 0x19	; 25
 6a6:	80 e0       	ldi	r24, 0x00	; 0
 6a8:	90 e0       	ldi	r25, 0x00	; 0
 6aa:	ac de       	rcall	.-680    	; 0x404 <tmc40bit_writeInt>
 6ac:	27 e0       	ldi	r18, 0x07	; 7
 6ae:	30 e0       	ldi	r19, 0x00	; 0
 6b0:	40 e0       	ldi	r20, 0x00	; 0
 6b2:	50 e0       	ldi	r21, 0x00	; 0
 6b4:	6a e1       	ldi	r22, 0x1A	; 26
 6b6:	80 e0       	ldi	r24, 0x00	; 0
 6b8:	90 e0       	ldi	r25, 0x00	; 0
 6ba:	a4 de       	rcall	.-696    	; 0x404 <tmc40bit_writeInt>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 6bc:	2f ef       	ldi	r18, 0xFF	; 255
 6be:	83 e2       	ldi	r24, 0x23	; 35
 6c0:	94 ef       	ldi	r25, 0xF4	; 244
 6c2:	21 50       	subi	r18, 0x01	; 1
 6c4:	80 40       	sbci	r24, 0x00	; 0
 6c6:	90 40       	sbci	r25, 0x00	; 0
 6c8:	e1 f7       	brne	.-8      	; 0x6c2 <initTMC4671_Openloop+0x54>
 6ca:	00 c0       	rjmp	.+0      	; 0x6cc <initTMC4671_Openloop+0x5e>
 6cc:	00 00       	nop
 6ce:	20 e0       	ldi	r18, 0x00	; 0
 6d0:	30 e0       	ldi	r19, 0x00	; 0
 6d2:	a9 01       	movw	r20, r18
 6d4:	6f e1       	ldi	r22, 0x1F	; 31
 6d6:	80 e0       	ldi	r24, 0x00	; 0
 6d8:	90 e0       	ldi	r25, 0x00	; 0
 6da:	94 de       	rcall	.-728    	; 0x404 <tmc40bit_writeInt>
 6dc:	2c e3       	ldi	r18, 0x3C	; 60
 6de:	30 e0       	ldi	r19, 0x00	; 0
 6e0:	40 e0       	ldi	r20, 0x00	; 0
 6e2:	50 e0       	ldi	r21, 0x00	; 0
 6e4:	60 e2       	ldi	r22, 0x20	; 32
 6e6:	80 e0       	ldi	r24, 0x00	; 0
 6e8:	90 e0       	ldi	r25, 0x00	; 0
 6ea:	8c de       	rcall	.-744    	; 0x404 <tmc40bit_writeInt>
 6ec:	26 ef       	ldi	r18, 0xF6	; 246
 6ee:	3f ef       	ldi	r19, 0xFF	; 255
 6f0:	4f ef       	ldi	r20, 0xFF	; 255
 6f2:	5f ef       	ldi	r21, 0xFF	; 255
 6f4:	61 e2       	ldi	r22, 0x21	; 33
 6f6:	80 e0       	ldi	r24, 0x00	; 0
 6f8:	90 e0       	ldi	r25, 0x00	; 0
 6fa:	84 de       	rcall	.-760    	; 0x404 <tmc40bit_writeInt>
 6fc:	2f ef       	ldi	r18, 0xFF	; 255
 6fe:	83 e2       	ldi	r24, 0x23	; 35
 700:	94 ef       	ldi	r25, 0xF4	; 244
 702:	21 50       	subi	r18, 0x01	; 1
 704:	80 40       	sbci	r24, 0x00	; 0
 706:	90 40       	sbci	r25, 0x00	; 0
 708:	e1 f7       	brne	.-8      	; 0x702 <initTMC4671_Openloop+0x94>
 70a:	00 c0       	rjmp	.+0      	; 0x70c <initTMC4671_Openloop+0x9e>
 70c:	00 00       	nop
 70e:	22 e0       	ldi	r18, 0x02	; 2
 710:	30 e0       	ldi	r19, 0x00	; 0
 712:	40 e0       	ldi	r20, 0x00	; 0
 714:	50 e0       	ldi	r21, 0x00	; 0
 716:	62 e5       	ldi	r22, 0x52	; 82
 718:	80 e0       	ldi	r24, 0x00	; 0
 71a:	90 e0       	ldi	r25, 0x00	; 0
 71c:	73 de       	rcall	.-794    	; 0x404 <tmc40bit_writeInt>
 71e:	20 ea       	ldi	r18, 0xA0	; 160
 720:	3f e0       	ldi	r19, 0x0F	; 15
 722:	40 e0       	ldi	r20, 0x00	; 0
 724:	50 e0       	ldi	r21, 0x00	; 0
 726:	64 e2       	ldi	r22, 0x24	; 36
 728:	80 e0       	ldi	r24, 0x00	; 0
 72a:	90 e0       	ldi	r25, 0x00	; 0
 72c:	6b de       	rcall	.-810    	; 0x404 <tmc40bit_writeInt>
 72e:	2f ef       	ldi	r18, 0xFF	; 255
 730:	83 e2       	ldi	r24, 0x23	; 35
 732:	94 ef       	ldi	r25, 0xF4	; 244
 734:	21 50       	subi	r18, 0x01	; 1
 736:	80 40       	sbci	r24, 0x00	; 0
 738:	90 40       	sbci	r25, 0x00	; 0
 73a:	e1 f7       	brne	.-8      	; 0x734 <initTMC4671_Openloop+0xc6>
 73c:	00 c0       	rjmp	.+0      	; 0x73e <initTMC4671_Openloop+0xd0>
 73e:	00 00       	nop
 740:	28 e0       	ldi	r18, 0x08	; 8
 742:	30 e0       	ldi	r19, 0x00	; 0
 744:	40 e0       	ldi	r20, 0x00	; 0
 746:	50 e0       	ldi	r21, 0x00	; 0
 748:	63 e6       	ldi	r22, 0x63	; 99
 74a:	80 e0       	ldi	r24, 0x00	; 0
 74c:	90 e0       	ldi	r25, 0x00	; 0
 74e:	5a de       	rcall	.-844    	; 0x404 <tmc40bit_writeInt>
 750:	2c e3       	ldi	r18, 0x3C	; 60
 752:	30 e0       	ldi	r19, 0x00	; 0
 754:	40 e0       	ldi	r20, 0x00	; 0
 756:	50 e0       	ldi	r21, 0x00	; 0
 758:	61 e2       	ldi	r22, 0x21	; 33
 75a:	80 e0       	ldi	r24, 0x00	; 0
 75c:	90 e0       	ldi	r25, 0x00	; 0
 75e:	52 de       	rcall	.-860    	; 0x404 <tmc40bit_writeInt>
 760:	2f ef       	ldi	r18, 0xFF	; 255
 762:	8f e4       	ldi	r24, 0x4F	; 79
 764:	93 ec       	ldi	r25, 0xC3	; 195
 766:	21 50       	subi	r18, 0x01	; 1
 768:	80 40       	sbci	r24, 0x00	; 0
 76a:	90 40       	sbci	r25, 0x00	; 0
 76c:	e1 f7       	brne	.-8      	; 0x766 <initTMC4671_Openloop+0xf8>
 76e:	00 c0       	rjmp	.+0      	; 0x770 <initTMC4671_Openloop+0x102>
 770:	00 00       	nop
 772:	24 ec       	ldi	r18, 0xC4	; 196
 774:	3f ef       	ldi	r19, 0xFF	; 255
 776:	4f ef       	ldi	r20, 0xFF	; 255
 778:	5f ef       	ldi	r21, 0xFF	; 255
 77a:	61 e2       	ldi	r22, 0x21	; 33
 77c:	80 e0       	ldi	r24, 0x00	; 0
 77e:	90 e0       	ldi	r25, 0x00	; 0
 780:	41 de       	rcall	.-894    	; 0x404 <tmc40bit_writeInt>
 782:	2f ef       	ldi	r18, 0xFF	; 255
 784:	8f e4       	ldi	r24, 0x4F	; 79
 786:	93 ec       	ldi	r25, 0xC3	; 195
 788:	21 50       	subi	r18, 0x01	; 1
 78a:	80 40       	sbci	r24, 0x00	; 0
 78c:	90 40       	sbci	r25, 0x00	; 0
 78e:	e1 f7       	brne	.-8      	; 0x788 <initTMC4671_Openloop+0x11a>
 790:	00 c0       	rjmp	.+0      	; 0x792 <initTMC4671_Openloop+0x124>
 792:	00 00       	nop
 794:	20 e0       	ldi	r18, 0x00	; 0
 796:	30 e0       	ldi	r19, 0x00	; 0
 798:	a9 01       	movw	r20, r18
 79a:	61 e2       	ldi	r22, 0x21	; 33
 79c:	80 e0       	ldi	r24, 0x00	; 0
 79e:	90 e0       	ldi	r25, 0x00	; 0
 7a0:	31 de       	rcall	.-926    	; 0x404 <tmc40bit_writeInt>
 7a2:	2f ef       	ldi	r18, 0xFF	; 255
 7a4:	87 ea       	ldi	r24, 0xA7	; 167
 7a6:	91 e6       	ldi	r25, 0x61	; 97
 7a8:	21 50       	subi	r18, 0x01	; 1
 7aa:	80 40       	sbci	r24, 0x00	; 0
 7ac:	90 40       	sbci	r25, 0x00	; 0
 7ae:	e1 f7       	brne	.-8      	; 0x7a8 <initTMC4671_Openloop+0x13a>
 7b0:	00 c0       	rjmp	.+0      	; 0x7b2 <initTMC4671_Openloop+0x144>
 7b2:	00 00       	nop
 7b4:	20 e0       	ldi	r18, 0x00	; 0
 7b6:	30 e0       	ldi	r19, 0x00	; 0
 7b8:	a9 01       	movw	r20, r18
 7ba:	64 e2       	ldi	r22, 0x24	; 36
 7bc:	80 e0       	ldi	r24, 0x00	; 0
 7be:	90 e0       	ldi	r25, 0x00	; 0
 7c0:	21 ce       	rjmp	.-958    	; 0x404 <tmc40bit_writeInt>
 7c2:	08 95       	ret

000007c4 <tmc6200_readInt>:
extern uint8_t tmc6200_readwriteByte(uint8_t motor, uint8_t data, uint8_t lastTransfer);
// <= SPI wrapper

// spi access
int tmc6200_readInt(uint8_t motor, uint8_t address)
{	
 7c4:	7f 92       	push	r7
 7c6:	8f 92       	push	r8
 7c8:	9f 92       	push	r9
 7ca:	af 92       	push	r10
 7cc:	bf 92       	push	r11
 7ce:	cf 92       	push	r12
 7d0:	df 92       	push	r13
 7d2:	ef 92       	push	r14
 7d4:	ff 92       	push	r15
 7d6:	0f 93       	push	r16
 7d8:	1f 93       	push	r17
 7da:	cf 93       	push	r28
 7dc:	df 93       	push	r29
 7de:	cd b7       	in	r28, 0x3d	; 61
 7e0:	de b7       	in	r29, 0x3e	; 62
 7e2:	2b 97       	sbiw	r28, 0x0b	; 11
 7e4:	0f b6       	in	r0, 0x3f	; 63
 7e6:	f8 94       	cli
 7e8:	de bf       	out	0x3e, r29	; 62
 7ea:	0f be       	out	0x3f, r0	; 63
 7ec:	cd bf       	out	0x3d, r28	; 61
	// Read-Buffer (Array uint8_t)
	char rbuf[6] = {'\0'};
 7ee:	fe 01       	movw	r30, r28
 7f0:	31 96       	adiw	r30, 0x01	; 1
 7f2:	86 e0       	ldi	r24, 0x06	; 6
 7f4:	df 01       	movw	r26, r30
 7f6:	1d 92       	st	X+, r1
 7f8:	8a 95       	dec	r24
 7fa:	e9 f7       	brne	.-6      	; 0x7f6 <tmc6200_readInt+0x32>
	
	// Return-Value (uint32_t)
	int value;
	
	// Read-Mode (First Bit = 0)
	address &= 0x7F;
 7fc:	16 2f       	mov	r17, r22
 7fe:	1f 77       	andi	r17, 0x7F	; 127
	
	rbuf[0] = address;
 800:	19 83       	std	Y+1, r17	; 0x01
	
	// CS TMC6200 LOW
	enable_Slave(TMC6200);
 802:	81 e0       	ldi	r24, 0x01	; 1
 804:	cb dd       	rcall	.-1130   	; 0x39c <enable_Slave>

	// write address
	spi_transmit(address);
 806:	81 2f       	mov	r24, r17
 808:	be dd       	rcall	.-1156   	; 0x386 <spi_transmit>
 80a:	8e 01       	movw	r16, r28
 80c:	0e 5f       	subi	r16, 0xFE	; 254
 80e:	1f 4f       	sbci	r17, 0xFF	; 255
 810:	7e 01       	movw	r14, r28
 812:	b6 e0       	ldi	r27, 0x06	; 6
 814:	eb 0e       	add	r14, r27
	
	// read 4 Bytes data
	for(int k = 1 ; k<5 ; k++)
	{
		rbuf[k] = spi_receive();
 816:	f1 1c       	adc	r15, r1
 818:	bb dd       	rcall	.-1162   	; 0x390 <spi_receive>
 81a:	f8 01       	movw	r30, r16
 81c:	81 93       	st	Z+, r24
 81e:	8f 01       	movw	r16, r30

	// write address
	spi_transmit(address);
	
	// read 4 Bytes data
	for(int k = 1 ; k<5 ; k++)
 820:	ee 15       	cp	r30, r14
 822:	ff 05       	cpc	r31, r15
	{
		rbuf[k] = spi_receive();
	}
	
	// CS TMC600 HIGH
	disable_Slave(TMC6200);
 824:	c9 f7       	brne	.-14     	; 0x818 <tmc6200_readInt+0x54>
 826:	81 e0       	ldi	r24, 0x01	; 1
 828:	cd dd       	rcall	.-1126   	; 0x3c4 <disable_Slave>
	// Generate uint32_t return value
	value = rbuf[1];
	value <<= 8;
	value |= rbuf[2];
	value <<= 8;
	value |= rbuf[3];
 82a:	8c 81       	ldd	r24, Y+4	; 0x04
 82c:	90 e0       	ldi	r25, 0x00	; 0
	value <<= 8;
 82e:	98 2f       	mov	r25, r24
 830:	88 27       	eor	r24, r24
	value |= rbuf[4];
 832:	2d 81       	ldd	r18, Y+5	; 0x05
 834:	4c 01       	movw	r8, r24
		
	// Show received data via serial port
	Uart_Transmit_IT_PC("Read TMC6200 data: ");
 836:	82 2a       	or	r8, r18
 838:	80 e3       	ldi	r24, 0x30	; 48
 83a:	92 e0       	ldi	r25, 0x02	; 2
 83c:	64 d1       	rcall	.+712    	; 0xb06 <Uart_Transmit_IT_PC>
 83e:	ce 01       	movw	r24, r28
 840:	01 96       	adiw	r24, 0x01	; 1
 842:	5c 01       	movw	r10, r24
	for (int count = 0 ; count < 5 ; count++)
 844:	00 e0       	ldi	r16, 0x00	; 0
 846:	10 e0       	ldi	r17, 0x00	; 0
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'0'};
 848:	0f 2e       	mov	r0, r31
 84a:	f5 e0       	ldi	r31, 0x05	; 5
 84c:	7f 2e       	mov	r7, r31
 84e:	f0 2d       	mov	r31, r0
 850:	6e 01       	movw	r12, r28
 852:	97 e0       	ldi	r25, 0x07	; 7
 854:	c9 0e       	add	r12, r25
 856:	d1 1c       	adc	r13, r1
 858:	0f 2e       	mov	r0, r31
 85a:	f0 e3       	ldi	r31, 0x30	; 48
 85c:	ef 2e       	mov	r14, r31
 85e:	f0 2d       	mov	r31, r0
 860:	d6 01       	movw	r26, r12
 862:	e7 2d       	mov	r30, r7
 864:	1d 92       	st	X+, r1
 866:	ea 95       	dec	r30
 868:	e9 f7       	brne	.-6      	; 0x864 <tmc6200_readInt+0xa0>
 86a:	ef 82       	std	Y+7, r14	; 0x07
			
		if (rbuf[count] == 0)
 86c:	d5 01       	movw	r26, r10
 86e:	fd 90       	ld	r15, X+
 870:	5d 01       	movw	r10, r26
 872:	f1 10       	cpse	r15, r1
		{
			Uart_Transmit_IT_PC("00");
 874:	04 c0       	rjmp	.+8      	; 0x87e <tmc6200_readInt+0xba>
 876:	85 e1       	ldi	r24, 0x15	; 21
 878:	92 e0       	ldi	r25, 0x02	; 2
 87a:	45 d1       	rcall	.+650    	; 0xb06 <Uart_Transmit_IT_PC>
		}
		else if (rbuf[count] < 0x10)
 87c:	15 c0       	rjmp	.+42     	; 0x8a8 <tmc6200_readInt+0xe4>
 87e:	bf e0       	ldi	r27, 0x0F	; 15
 880:	bf 15       	cp	r27, r15
		{
			Uart_Transmit_IT_PC("0");
 882:	58 f0       	brcs	.+22     	; 0x89a <tmc6200_readInt+0xd6>
 884:	86 e1       	ldi	r24, 0x16	; 22
 886:	92 e0       	ldi	r25, 0x02	; 2
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
 888:	3e d1       	rcall	.+636    	; 0xb06 <Uart_Transmit_IT_PC>
 88a:	40 e1       	ldi	r20, 0x10	; 16
 88c:	b6 01       	movw	r22, r12
 88e:	8f 2d       	mov	r24, r15
 890:	90 e0       	ldi	r25, 0x00	; 0
			itoa(rbuf[count],(char *)buff, 16);
			Uart_Transmit_IT_PC((char *)buff);
 892:	df d1       	rcall	.+958    	; 0xc52 <__itoa_ncheck>
 894:	c6 01       	movw	r24, r12
 896:	37 d1       	rcall	.+622    	; 0xb06 <Uart_Transmit_IT_PC>
 898:	07 c0       	rjmp	.+14     	; 0x8a8 <tmc6200_readInt+0xe4>
 89a:	40 e1       	ldi	r20, 0x10	; 16
 89c:	b6 01       	movw	r22, r12
 89e:	8f 2d       	mov	r24, r15
 8a0:	90 e0       	ldi	r25, 0x00	; 0
		}
		else
		{
			itoa(rbuf[count],(char *)buff, 16);
			Uart_Transmit_IT_PC((char *)buff);
 8a2:	d7 d1       	rcall	.+942    	; 0xc52 <__itoa_ncheck>
 8a4:	c6 01       	movw	r24, r12
 8a6:	2f d1       	rcall	.+606    	; 0xb06 <Uart_Transmit_IT_PC>
		}
		if (count <4)
 8a8:	04 30       	cpi	r16, 0x04	; 4
 8aa:	11 05       	cpc	r17, r1
		{
			Uart_Transmit_IT_PC(",");
 8ac:	1c f4       	brge	.+6      	; 0x8b4 <tmc6200_readInt+0xf0>
 8ae:	88 e1       	ldi	r24, 0x18	; 24
 8b0:	92 e0       	ldi	r25, 0x02	; 2
 8b2:	29 d1       	rcall	.+594    	; 0xb06 <Uart_Transmit_IT_PC>
	value <<= 8;
	value |= rbuf[4];
		
	// Show received data via serial port
	Uart_Transmit_IT_PC("Read TMC6200 data: ");
	for (int count = 0 ; count < 5 ; count++)
 8b4:	0f 5f       	subi	r16, 0xFF	; 255
 8b6:	1f 4f       	sbci	r17, 0xFF	; 255
 8b8:	05 30       	cpi	r16, 0x05	; 5
 8ba:	11 05       	cpc	r17, r1
 8bc:	89 f6       	brne	.-94     	; 0x860 <tmc6200_readInt+0x9c>
		if (count <4)
		{
			Uart_Transmit_IT_PC(",");
		}
	}
	Uart_Transmit_IT_PC("\r");
 8be:	8a e1       	ldi	r24, 0x1A	; 26
 8c0:	92 e0       	ldi	r25, 0x02	; 2
 8c2:	21 d1       	rcall	.+578    	; 0xb06 <Uart_Transmit_IT_PC>
 8c4:	c4 01       	movw	r24, r8
	// Return uint32_t value
	return value;
}
 8c6:	2b 96       	adiw	r28, 0x0b	; 11
 8c8:	0f b6       	in	r0, 0x3f	; 63
 8ca:	f8 94       	cli
 8cc:	de bf       	out	0x3e, r29	; 62
 8ce:	0f be       	out	0x3f, r0	; 63
 8d0:	cd bf       	out	0x3d, r28	; 61
 8d2:	df 91       	pop	r29
 8d4:	cf 91       	pop	r28
 8d6:	1f 91       	pop	r17
 8d8:	0f 91       	pop	r16
 8da:	ff 90       	pop	r15
 8dc:	ef 90       	pop	r14
 8de:	df 90       	pop	r13
 8e0:	cf 90       	pop	r12
 8e2:	bf 90       	pop	r11
 8e4:	af 90       	pop	r10
 8e6:	9f 90       	pop	r9
 8e8:	8f 90       	pop	r8
 8ea:	7f 90       	pop	r7
 8ec:	08 95       	ret

000008ee <tmc6200_writeInt>:
 8ee:	cf 92       	push	r12

void tmc6200_writeInt(uint8_t motor, uint8_t address, uint32_t value)
{
 8f0:	df 92       	push	r13
 8f2:	ef 92       	push	r14
 8f4:	ff 92       	push	r15
 8f6:	0f 93       	push	r16
 8f8:	1f 93       	push	r17
 8fa:	cf 93       	push	r28
 8fc:	df 93       	push	r29
 8fe:	cd b7       	in	r28, 0x3d	; 61
 900:	de b7       	in	r29, 0x3e	; 62
 902:	2b 97       	sbiw	r28, 0x0b	; 11
 904:	0f b6       	in	r0, 0x3f	; 63
 906:	f8 94       	cli
 908:	de bf       	out	0x3e, r29	; 62
 90a:	0f be       	out	0x3f, r0	; 63
 90c:	cd bf       	out	0x3d, r28	; 61
	// Buffer transmit Data
	char tbuf[6] = {'\0'};
 90e:	8e 01       	movw	r16, r28
 910:	0f 5f       	subi	r16, 0xFF	; 255
 912:	1f 4f       	sbci	r17, 0xFF	; 255
 914:	86 e0       	ldi	r24, 0x06	; 6
 916:	d8 01       	movw	r26, r16
 918:	1d 92       	st	X+, r1
 91a:	8a 95       	dec	r24
 91c:	e9 f7       	brne	.-6      	; 0x918 <tmc6200_writeInt+0x2a>
	
	// itoa-Buffer (Debug)
	char buff[5] = {'\0'};
 91e:	fe 01       	movw	r30, r28
 920:	37 96       	adiw	r30, 0x07	; 7
 922:	85 e0       	ldi	r24, 0x05	; 5
 924:	df 01       	movw	r26, r30
 926:	1d 92       	st	X+, r1
 928:	8a 95       	dec	r24
 92a:	e9 f7       	brne	.-6      	; 0x926 <tmc6200_writeInt+0x38>

	// Write-mode (first Bit = 1)
	address |= 0x80;
	
	// Write address at first place
	tbuf[0] = address;
 92c:	60 68       	ori	r22, 0x80	; 128
 92e:	69 83       	std	Y+1, r22	; 0x01
	
	// Generate Array out of data
	tbuf[1] = 0xFF & (value>>24);
 930:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
 932:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
 934:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
 936:	2d 83       	std	Y+5, r18	; 0x05
		
	// Show received data via serial port
	Uart_Transmit_IT_PC("Write TMC6200 data: ");
 938:	84 e4       	ldi	r24, 0x44	; 68
 93a:	92 e0       	ldi	r25, 0x02	; 2
 93c:	e4 d0       	rcall	.+456    	; 0xb06 <Uart_Transmit_IT_PC>
	for (int count = 0 ; count < 5 ; count++)
 93e:	e1 2c       	mov	r14, r1
 940:	f1 2c       	mov	r15, r1
	{
		if (tbuf[count] == 0)
 942:	f8 01       	movw	r30, r16
 944:	80 81       	ld	r24, Z
 946:	81 11       	cpse	r24, r1
 948:	04 c0       	rjmp	.+8      	; 0x952 <tmc6200_writeInt+0x64>
		{
			Uart_Transmit_IT_PC("00");
 94a:	85 e1       	ldi	r24, 0x15	; 21
 94c:	92 e0       	ldi	r25, 0x02	; 2
 94e:	db d0       	rcall	.+438    	; 0xb06 <Uart_Transmit_IT_PC>
 950:	1a c0       	rjmp	.+52     	; 0x986 <tmc6200_writeInt+0x98>
		}
		else if (tbuf[count] < 0x10)
 952:	80 31       	cpi	r24, 0x10	; 16
 954:	78 f4       	brcc	.+30     	; 0x974 <tmc6200_writeInt+0x86>
		{
			Uart_Transmit_IT_PC("0");
 956:	86 e1       	ldi	r24, 0x16	; 22
 958:	92 e0       	ldi	r25, 0x02	; 2
 95a:	d5 d0       	rcall	.+426    	; 0xb06 <Uart_Transmit_IT_PC>
 95c:	d8 01       	movw	r26, r16
 95e:	8c 91       	ld	r24, X
 960:	40 e1       	ldi	r20, 0x10	; 16
 962:	be 01       	movw	r22, r28
 964:	69 5f       	subi	r22, 0xF9	; 249
 966:	7f 4f       	sbci	r23, 0xFF	; 255
 968:	90 e0       	ldi	r25, 0x00	; 0
			itoa(tbuf[count],(char *)buff, 16);
			Uart_Transmit_IT_PC((char *)buff);
 96a:	73 d1       	rcall	.+742    	; 0xc52 <__itoa_ncheck>
 96c:	ce 01       	movw	r24, r28
 96e:	07 96       	adiw	r24, 0x07	; 7
 970:	ca d0       	rcall	.+404    	; 0xb06 <Uart_Transmit_IT_PC>
 972:	09 c0       	rjmp	.+18     	; 0x986 <tmc6200_writeInt+0x98>
 974:	40 e1       	ldi	r20, 0x10	; 16
 976:	be 01       	movw	r22, r28
 978:	69 5f       	subi	r22, 0xF9	; 249
 97a:	7f 4f       	sbci	r23, 0xFF	; 255
 97c:	90 e0       	ldi	r25, 0x00	; 0
		}
		else
		{
			itoa(tbuf[count],(char *)buff, 16);
			Uart_Transmit_IT_PC((char *)buff);
 97e:	69 d1       	rcall	.+722    	; 0xc52 <__itoa_ncheck>
 980:	ce 01       	movw	r24, r28
 982:	07 96       	adiw	r24, 0x07	; 7
		}
		if (count <4)
 984:	c0 d0       	rcall	.+384    	; 0xb06 <Uart_Transmit_IT_PC>
 986:	b4 e0       	ldi	r27, 0x04	; 4
 988:	eb 16       	cp	r14, r27
 98a:	f1 04       	cpc	r15, r1
		{
			Uart_Transmit_IT_PC(",");
 98c:	1c f4       	brge	.+6      	; 0x994 <tmc6200_writeInt+0xa6>
 98e:	88 e1       	ldi	r24, 0x18	; 24
 990:	92 e0       	ldi	r25, 0x02	; 2
 992:	b9 d0       	rcall	.+370    	; 0xb06 <Uart_Transmit_IT_PC>
	tbuf[3] = 0xFF & (value>>8);
	tbuf[4] = 0xFF & value;
		
	// Show received data via serial port
	Uart_Transmit_IT_PC("Write TMC6200 data: ");
	for (int count = 0 ; count < 5 ; count++)
 994:	ef ef       	ldi	r30, 0xFF	; 255
 996:	ee 1a       	sub	r14, r30
 998:	fe 0a       	sbc	r15, r30
 99a:	0f 5f       	subi	r16, 0xFF	; 255
 99c:	1f 4f       	sbci	r17, 0xFF	; 255
 99e:	f5 e0       	ldi	r31, 0x05	; 5
 9a0:	ef 16       	cp	r14, r31
		if (count <4)
		{
			Uart_Transmit_IT_PC(",");
		}
	}
	Uart_Transmit_IT_PC("\r");
 9a2:	f1 04       	cpc	r15, r1
 9a4:	71 f6       	brne	.-100    	; 0x942 <tmc6200_writeInt+0x54>
 9a6:	8a e1       	ldi	r24, 0x1A	; 26


	// CS TMC6200 LOW
	enable_Slave(TMC6200);
 9a8:	92 e0       	ldi	r25, 0x02	; 2
 9aa:	ad d0       	rcall	.+346    	; 0xb06 <Uart_Transmit_IT_PC>
 9ac:	81 e0       	ldi	r24, 0x01	; 1
	
	// Transmit address and data
	spi_transmit_IT((unsigned char *)tbuf, 5, TMC6200);
 9ae:	f6 dc       	rcall	.-1556   	; 0x39c <enable_Slave>
 9b0:	41 e0       	ldi	r20, 0x01	; 1
 9b2:	65 e0       	ldi	r22, 0x05	; 5
 9b4:	ce 01       	movw	r24, r28
 9b6:	01 96       	adiw	r24, 0x01	; 1
 9b8:	d7 dc       	rcall	.-1618   	; 0x368 <spi_transmit_IT>
	
	// CS TMC6200 HIGH
	disable_Slave(TMC6200);
 9ba:	81 e0       	ldi	r24, 0x01	; 1
 9bc:	03 dd       	rcall	.-1530   	; 0x3c4 <disable_Slave>
 9be:	2b 96       	adiw	r28, 0x0b	; 11
}
 9c0:	0f b6       	in	r0, 0x3f	; 63
 9c2:	f8 94       	cli
 9c4:	de bf       	out	0x3e, r29	; 62
 9c6:	0f be       	out	0x3f, r0	; 63
 9c8:	cd bf       	out	0x3d, r28	; 61
 9ca:	df 91       	pop	r29
 9cc:	cf 91       	pop	r28
 9ce:	1f 91       	pop	r17
 9d0:	0f 91       	pop	r16
 9d2:	ff 90       	pop	r15
 9d4:	ef 90       	pop	r14
 9d6:	df 90       	pop	r13
 9d8:	cf 90       	pop	r12
 9da:	08 95       	ret

000009dc <initTMC6200>:
 9dc:	e2 e0       	ldi	r30, 0x02	; 2

void initTMC6200(void)
{

	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 9de:	f1 e0       	ldi	r31, 0x01	; 1
 9e0:	80 81       	ld	r24, Z
 9e2:	88 60       	ori	r24, 0x08	; 8
 9e4:	80 83       	st	Z, r24
 9e6:	2f ef       	ldi	r18, 0xFF	; 255
 9e8:	81 ee       	ldi	r24, 0xE1	; 225
 9ea:	94 e0       	ldi	r25, 0x04	; 4
 9ec:	21 50       	subi	r18, 0x01	; 1
 9ee:	80 40       	sbci	r24, 0x00	; 0
 9f0:	90 40       	sbci	r25, 0x00	; 0
 9f2:	e1 f7       	brne	.-8      	; 0x9ec <initTMC6200+0x10>
 9f4:	00 c0       	rjmp	.+0      	; 0x9f6 <initTMC6200+0x1a>
 9f6:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 9f8:	80 81       	ld	r24, Z
 9fa:	87 7f       	andi	r24, 0xF7	; 247
 9fc:	80 83       	st	Z, r24
 9fe:	2f ef       	ldi	r18, 0xFF	; 255
 a00:	81 ee       	ldi	r24, 0xE1	; 225
 a02:	94 e0       	ldi	r25, 0x04	; 4
 a04:	21 50       	subi	r18, 0x01	; 1
 a06:	80 40       	sbci	r24, 0x00	; 0
 a08:	90 40       	sbci	r25, 0x00	; 0
 a0a:	e1 f7       	brne	.-8      	; 0xa04 <initTMC6200+0x28>
 a0c:	00 c0       	rjmp	.+0      	; 0xa0e <initTMC6200+0x32>
 a0e:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
 a10:	80 81       	ld	r24, Z
 a12:	88 60       	ori	r24, 0x08	; 8
 a14:	80 83       	st	Z, r24
 a16:	2f ef       	ldi	r18, 0xFF	; 255
 a18:	83 ed       	ldi	r24, 0xD3	; 211
 a1a:	90 e3       	ldi	r25, 0x30	; 48
 a1c:	21 50       	subi	r18, 0x01	; 1
 a1e:	80 40       	sbci	r24, 0x00	; 0
 a20:	90 40       	sbci	r25, 0x00	; 0
 a22:	e1 f7       	brne	.-8      	; 0xa1c <initTMC6200+0x40>
 a24:	00 c0       	rjmp	.+0      	; 0xa26 <initTMC6200+0x4a>
 a26:	00 00       	nop
	_delay_ms(1000);
	
	tmc6200_writeInt(0, TMC6200_GCONF, 0x00000010);		// current amplification: 20
 a28:	20 e1       	ldi	r18, 0x10	; 16
 a2a:	30 e0       	ldi	r19, 0x00	; 0
 a2c:	40 e0       	ldi	r20, 0x00	; 0
 a2e:	50 e0       	ldi	r21, 0x00	; 0
 a30:	60 e0       	ldi	r22, 0x00	; 0
 a32:	80 e0       	ldi	r24, 0x00	; 0
 a34:	5c df       	rcall	.-328    	; 0x8ee <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_GSTAT, 0x00000000);		// current amplification: 20
 a36:	20 e0       	ldi	r18, 0x00	; 0
 a38:	30 e0       	ldi	r19, 0x00	; 0
 a3a:	a9 01       	movw	r20, r18
 a3c:	61 e0       	ldi	r22, 0x01	; 1
 a3e:	80 e0       	ldi	r24, 0x00	; 0
 a40:	56 df       	rcall	.-340    	; 0x8ee <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_OTP_PROG, 0x00000000);     //
 a42:	20 e0       	ldi	r18, 0x00	; 0
 a44:	30 e0       	ldi	r19, 0x00	; 0
 a46:	a9 01       	movw	r20, r18
 a48:	66 e0       	ldi	r22, 0x06	; 6
 a4a:	80 e0       	ldi	r24, 0x00	; 0
 a4c:	50 df       	rcall	.-352    	; 0x8ee <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_FACTORY_CONF, 0x0000000F); // clock frequency: 12MHz
 a4e:	2f e0       	ldi	r18, 0x0F	; 15
 a50:	30 e0       	ldi	r19, 0x00	; 0
 a52:	40 e0       	ldi	r20, 0x00	; 0
 a54:	50 e0       	ldi	r21, 0x00	; 0
 a56:	68 e0       	ldi	r22, 0x08	; 8
 a58:	80 e0       	ldi	r24, 0x00	; 0
 a5a:	49 df       	rcall	.-366    	; 0x8ee <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_SHORT_CONF, 0x13010606);	// default
 a5c:	26 e0       	ldi	r18, 0x06	; 6
 a5e:	36 e0       	ldi	r19, 0x06	; 6
 a60:	41 e0       	ldi	r20, 0x01	; 1
 a62:	53 e1       	ldi	r21, 0x13	; 19
 a64:	69 e0       	ldi	r22, 0x09	; 9
 a66:	80 e0       	ldi	r24, 0x00	; 0
 a68:	42 df       	rcall	.-380    	; 0x8ee <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_DRV_CONF, 0x00080004);		// DRVSTRENGTH = 2 (medium), BBMCLKS: 4
 a6a:	24 e0       	ldi	r18, 0x04	; 4
 a6c:	30 e0       	ldi	r19, 0x00	; 0
 a6e:	48 e0       	ldi	r20, 0x08	; 8
 a70:	50 e0       	ldi	r21, 0x00	; 0
 a72:	6a e0       	ldi	r22, 0x0A	; 10
 a74:	80 e0       	ldi	r24, 0x00	; 0
 a76:	3b cf       	rjmp	.-394    	; 0x8ee <tmc6200_writeInt>
 a78:	08 95       	ret

00000a7a <read_registers_TMC6200>:
// 		tmc6200_writeInt(MOTOR0, TMC6200_DRV_CONF, 0x00080004);
}

void read_registers_TMC6200(void)
{	
	tmc6200_readInt(MOTOR0, TMC6200_GCONF);
 a7a:	60 e0       	ldi	r22, 0x00	; 0
 a7c:	80 e0       	ldi	r24, 0x00	; 0
 a7e:	a2 de       	rcall	.-700    	; 0x7c4 <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_GSTAT);
 a80:	61 e0       	ldi	r22, 0x01	; 1
 a82:	80 e0       	ldi	r24, 0x00	; 0
 a84:	9f de       	rcall	.-706    	; 0x7c4 <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_IOIN_OUTPUT);
 a86:	64 e0       	ldi	r22, 0x04	; 4
 a88:	80 e0       	ldi	r24, 0x00	; 0
 a8a:	9c de       	rcall	.-712    	; 0x7c4 <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_OTP_PROG);
 a8c:	66 e0       	ldi	r22, 0x06	; 6
 a8e:	80 e0       	ldi	r24, 0x00	; 0
 a90:	99 de       	rcall	.-718    	; 0x7c4 <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_OTP_READ);
 a92:	67 e0       	ldi	r22, 0x07	; 7
 a94:	80 e0       	ldi	r24, 0x00	; 0
 a96:	96 de       	rcall	.-724    	; 0x7c4 <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_FACTORY_CONF);
 a98:	68 e0       	ldi	r22, 0x08	; 8
 a9a:	80 e0       	ldi	r24, 0x00	; 0
 a9c:	93 de       	rcall	.-730    	; 0x7c4 <tmc6200_readInt>
	tmc6200_readInt(MOTOR0, TMC6200_SHORT_CONF);
 a9e:	69 e0       	ldi	r22, 0x09	; 9
 aa0:	80 e0       	ldi	r24, 0x00	; 0
 aa2:	90 de       	rcall	.-736    	; 0x7c4 <tmc6200_readInt>
 aa4:	6a e0       	ldi	r22, 0x0A	; 10
	tmc6200_readInt(MOTOR0, TMC6200_DRV_CONF);
 aa6:	80 e0       	ldi	r24, 0x00	; 0
 aa8:	8d de       	rcall	.-742    	; 0x7c4 <tmc6200_readInt>
 aaa:	2f ef       	ldi	r18, 0xFF	; 255
 aac:	81 ee       	ldi	r24, 0xE1	; 225
 aae:	94 e0       	ldi	r25, 0x04	; 4
 ab0:	21 50       	subi	r18, 0x01	; 1
 ab2:	80 40       	sbci	r24, 0x00	; 0
 ab4:	90 40       	sbci	r25, 0x00	; 0
 ab6:	e1 f7       	brne	.-8      	; 0xab0 <read_registers_TMC6200+0x36>
 ab8:	00 c0       	rjmp	.+0      	; 0xaba <read_registers_TMC6200+0x40>
 aba:	00 00       	nop
 abc:	08 95       	ret

00000abe <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
 abe:	00 00       	nop
	asm("nop");
 ac0:	00 00       	nop
 ac2:	08 95       	ret

00000ac4 <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
 ac4:	cf 93       	push	r28
 ac6:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
 ac8:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
 acc:	80 e1       	ldi	r24, 0x10	; 16
 ace:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
 ad2:	c1 ec       	ldi	r28, 0xC1	; 193
 ad4:	d0 e0       	ldi	r29, 0x00	; 0
 ad6:	88 e1       	ldi	r24, 0x18	; 24
 ad8:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
 ada:	86 e0       	ldi	r24, 0x06	; 6
 adc:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
 ae0:	8a e5       	ldi	r24, 0x5A	; 90
 ae2:	92 e0       	ldi	r25, 0x02	; 2
 ae4:	3a db       	rcall	.-2444   	; 0x15a <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
 ae6:	8e e5       	ldi	r24, 0x5E	; 94
 ae8:	9a e0       	ldi	r25, 0x0A	; 10
 aea:	37 db       	rcall	.-2450   	; 0x15a <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
 aec:	88 81       	ld	r24, Y
 aee:	80 68       	ori	r24, 0x80	; 128
 af0:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
 af2:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
 af4:	8f e5       	ldi	r24, 0x5F	; 95
 af6:	95 e0       	ldi	r25, 0x05	; 5
 af8:	90 93 62 10 	sts	0x1062, r25	; 0x801062 <ptr_tx_completed_0+0x1>
 afc:	80 93 61 10 	sts	0x1061, r24	; 0x801061 <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
 b00:	df 91       	pop	r29
 b02:	cf 91       	pop	r28
 b04:	08 95       	ret

00000b06 <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
 b06:	fc 01       	movw	r30, r24
 b08:	01 90       	ld	r0, Z+
 b0a:	00 20       	and	r0, r0
 b0c:	e9 f7       	brne	.-6      	; 0xb08 <Uart_Transmit_IT_PC+0x2>
 b0e:	31 97       	sbiw	r30, 0x01	; 1
 b10:	af 01       	movw	r20, r30
 b12:	48 1b       	sub	r20, r24
 b14:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
 b16:	bc 01       	movw	r22, r24
 b18:	8a e5       	ldi	r24, 0x5A	; 90
 b1a:	92 e0       	ldi	r25, 0x02	; 2
 b1c:	62 db       	rcall	.-2364   	; 0x1e2 <RB_write>
	Uart_EnableTransmitIT_0();
 b1e:	e1 ec       	ldi	r30, 0xC1	; 193
 b20:	f0 e0       	ldi	r31, 0x00	; 0
 b22:	80 81       	ld	r24, Z
 b24:	80 62       	ori	r24, 0x20	; 32
 b26:	80 83       	st	Z, r24
 b28:	08 95       	ret

00000b2a <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
 b2a:	1f 92       	push	r1
 b2c:	0f 92       	push	r0
 b2e:	0f b6       	in	r0, 0x3f	; 63
 b30:	0f 92       	push	r0
 b32:	11 24       	eor	r1, r1
 b34:	0b b6       	in	r0, 0x3b	; 59
 b36:	0f 92       	push	r0
 b38:	2f 93       	push	r18
 b3a:	3f 93       	push	r19
 b3c:	4f 93       	push	r20
 b3e:	5f 93       	push	r21
 b40:	6f 93       	push	r22
 b42:	7f 93       	push	r23
 b44:	8f 93       	push	r24
 b46:	9f 93       	push	r25
 b48:	af 93       	push	r26
 b4a:	bf 93       	push	r27
 b4c:	ef 93       	push	r30
 b4e:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
 b50:	8a e5       	ldi	r24, 0x5A	; 90
 b52:	92 e0       	ldi	r25, 0x02	; 2
 b54:	11 db       	rcall	.-2526   	; 0x178 <RB_length>
 b56:	88 23       	and	r24, r24
 b58:	31 f0       	breq	.+12     	; 0xb66 <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
 b5a:	8a e5       	ldi	r24, 0x5A	; 90
 b5c:	92 e0       	ldi	r25, 0x02	; 2
 b5e:	18 db       	rcall	.-2512   	; 0x190 <RB_readByte>
 b60:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
 b64:	0c c0       	rjmp	.+24     	; 0xb7e <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
 b66:	e1 ec       	ldi	r30, 0xC1	; 193
 b68:	f0 e0       	ldi	r31, 0x00	; 0
 b6a:	80 81       	ld	r24, Z
 b6c:	8f 7d       	andi	r24, 0xDF	; 223
 b6e:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
 b70:	e0 91 61 10 	lds	r30, 0x1061	; 0x801061 <ptr_tx_completed_0>
 b74:	f0 91 62 10 	lds	r31, 0x1062	; 0x801062 <ptr_tx_completed_0+0x1>
 b78:	30 97       	sbiw	r30, 0x00	; 0
 b7a:	09 f0       	breq	.+2      	; 0xb7e <__vector_26+0x54>
			ptr_tx_completed_0();
 b7c:	19 95       	eicall
	}
}
 b7e:	ff 91       	pop	r31
 b80:	ef 91       	pop	r30
 b82:	bf 91       	pop	r27
 b84:	af 91       	pop	r26
 b86:	9f 91       	pop	r25
 b88:	8f 91       	pop	r24
 b8a:	7f 91       	pop	r23
 b8c:	6f 91       	pop	r22
 b8e:	5f 91       	pop	r21
 b90:	4f 91       	pop	r20
 b92:	3f 91       	pop	r19
 b94:	2f 91       	pop	r18
 b96:	0f 90       	pop	r0
 b98:	0b be       	out	0x3b, r0	; 59
 b9a:	0f 90       	pop	r0
 b9c:	0f be       	out	0x3f, r0	; 63
 b9e:	0f 90       	pop	r0
 ba0:	1f 90       	pop	r1
 ba2:	18 95       	reti

00000ba4 <__vector_25>:

ISR(USART0_RX_vect)
{	
 ba4:	1f 92       	push	r1
 ba6:	0f 92       	push	r0
 ba8:	0f b6       	in	r0, 0x3f	; 63
 baa:	0f 92       	push	r0
 bac:	11 24       	eor	r1, r1
 bae:	0b b6       	in	r0, 0x3b	; 59
 bb0:	0f 92       	push	r0
 bb2:	2f 93       	push	r18
 bb4:	3f 93       	push	r19
 bb6:	4f 93       	push	r20
 bb8:	5f 93       	push	r21
 bba:	6f 93       	push	r22
 bbc:	7f 93       	push	r23
 bbe:	8f 93       	push	r24
 bc0:	9f 93       	push	r25
 bc2:	af 93       	push	r26
 bc4:	bf 93       	push	r27
 bc6:	ef 93       	push	r30
 bc8:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
 bca:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
 bce:	8e e5       	ldi	r24, 0x5E	; 94
 bd0:	9a e0       	ldi	r25, 0x0A	; 10
 bd2:	ee da       	rcall	.-2596   	; 0x1b0 <RB_writeByte>
 bd4:	ff 91       	pop	r31
 bd6:	ef 91       	pop	r30
 bd8:	bf 91       	pop	r27
 bda:	af 91       	pop	r26
 bdc:	9f 91       	pop	r25
 bde:	8f 91       	pop	r24
 be0:	7f 91       	pop	r23
 be2:	6f 91       	pop	r22
 be4:	5f 91       	pop	r21
 be6:	4f 91       	pop	r20
 be8:	3f 91       	pop	r19
 bea:	2f 91       	pop	r18
 bec:	0f 90       	pop	r0
 bee:	0b be       	out	0x3b, r0	; 59
 bf0:	0f 90       	pop	r0
 bf2:	0f be       	out	0x3f, r0	; 63
 bf4:	0f 90       	pop	r0
 bf6:	1f 90       	pop	r1
 bf8:	18 95       	reti

00000bfa <main>:
#include "libraries/TMC6200/TMC6200.h"
#include "libraries/TMC4671/TMC4671.h"

int main(void)
{
	IO_init();												// Ein-/Ausgangspins initialisieren
 bfa:	94 da       	rcall	.-2776   	; 0x124 <IO_init>
	SPI_init();												// SPI-Schnittstelle initialisieren
 bfc:	f7 db       	rcall	.-2066   	; 0x3ec <SPI_init>
	UART_init();											// UART-Schnittstelle initialisieren
 bfe:	62 df       	rcall	.-316    	; 0xac4 <UART_init>
 c00:	2f ef       	ldi	r18, 0xFF	; 255
 c02:	83 e2       	ldi	r24, 0x23	; 35
 c04:	94 ef       	ldi	r25, 0xF4	; 244
 c06:	21 50       	subi	r18, 0x01	; 1
 c08:	80 40       	sbci	r24, 0x00	; 0
 c0a:	90 40       	sbci	r25, 0x00	; 0
 c0c:	e1 f7       	brne	.-8      	; 0xc06 <main+0xc>
 c0e:	00 c0       	rjmp	.+0      	; 0xc10 <main+0x16>
 c10:	00 00       	nop
	_delay_ms(5000);
	initTMC6200();											// Gate-Treiber initialisieren
 c12:	e4 de       	rcall	.-568    	; 0x9dc <initTMC6200>
 c14:	2f ef       	ldi	r18, 0xFF	; 255
 c16:	83 e2       	ldi	r24, 0x23	; 35
 c18:	94 ef       	ldi	r25, 0xF4	; 244
 c1a:	21 50       	subi	r18, 0x01	; 1
 c1c:	80 40       	sbci	r24, 0x00	; 0
 c1e:	90 40       	sbci	r25, 0x00	; 0
 c20:	e1 f7       	brne	.-8      	; 0xc1a <main+0x20>
 c22:	00 c0       	rjmp	.+0      	; 0xc24 <main+0x2a>
 c24:	00 00       	nop
	_delay_ms(5000);
	initTMC4671_Openloop();									// FOC-Treiber initialisieren
 c26:	23 dd       	rcall	.-1466   	; 0x66e <initTMC4671_Openloop>
 c28:	2f ef       	ldi	r18, 0xFF	; 255
 c2a:	83 e2       	ldi	r24, 0x23	; 35
 c2c:	94 ef       	ldi	r25, 0xF4	; 244
 c2e:	21 50       	subi	r18, 0x01	; 1
 c30:	80 40       	sbci	r24, 0x00	; 0
 c32:	90 40       	sbci	r25, 0x00	; 0
 c34:	e1 f7       	brne	.-8      	; 0xc2e <main+0x34>
 c36:	00 c0       	rjmp	.+0      	; 0xc38 <main+0x3e>
 c38:	00 00       	nop

    /* Replace with your application code */
    while (1) 
    {
		_delay_ms(5000);
		read_registers_TMC6200();
 c3a:	1f df       	rcall	.-450    	; 0xa7a <read_registers_TMC6200>
 c3c:	2f ef       	ldi	r18, 0xFF	; 255
 c3e:	83 e2       	ldi	r24, 0x23	; 35
 c40:	94 ef       	ldi	r25, 0xF4	; 244
 c42:	21 50       	subi	r18, 0x01	; 1
 c44:	80 40       	sbci	r24, 0x00	; 0
 c46:	90 40       	sbci	r25, 0x00	; 0
 c48:	e1 f7       	brne	.-8      	; 0xc42 <main+0x48>
 c4a:	00 c0       	rjmp	.+0      	; 0xc4c <main+0x52>
 c4c:	00 00       	nop
		_delay_ms(5000);
		read_registers_TMC4671();
 c4e:	ee dc       	rcall	.-1572   	; 0x62c <read_registers_TMC4671>
 c50:	eb cf       	rjmp	.-42     	; 0xc28 <main+0x2e>

00000c52 <__itoa_ncheck>:
 c52:	bb 27       	eor	r27, r27
 c54:	4a 30       	cpi	r20, 0x0A	; 10
 c56:	31 f4       	brne	.+12     	; 0xc64 <__itoa_ncheck+0x12>
 c58:	99 23       	and	r25, r25
 c5a:	22 f4       	brpl	.+8      	; 0xc64 <__itoa_ncheck+0x12>
 c5c:	bd e2       	ldi	r27, 0x2D	; 45
 c5e:	90 95       	com	r25
 c60:	81 95       	neg	r24
 c62:	9f 4f       	sbci	r25, 0xFF	; 255
 c64:	01 c0       	rjmp	.+2      	; 0xc68 <__utoa_common>

00000c66 <__utoa_ncheck>:
 c66:	bb 27       	eor	r27, r27

00000c68 <__utoa_common>:
 c68:	fb 01       	movw	r30, r22
 c6a:	55 27       	eor	r21, r21
 c6c:	aa 27       	eor	r26, r26
 c6e:	88 0f       	add	r24, r24
 c70:	99 1f       	adc	r25, r25
 c72:	aa 1f       	adc	r26, r26
 c74:	a4 17       	cp	r26, r20
 c76:	10 f0       	brcs	.+4      	; 0xc7c <__utoa_common+0x14>
 c78:	a4 1b       	sub	r26, r20
 c7a:	83 95       	inc	r24
 c7c:	50 51       	subi	r21, 0x10	; 16
 c7e:	b9 f7       	brne	.-18     	; 0xc6e <__utoa_common+0x6>
 c80:	a0 5d       	subi	r26, 0xD0	; 208
 c82:	aa 33       	cpi	r26, 0x3A	; 58
 c84:	08 f0       	brcs	.+2      	; 0xc88 <__utoa_common+0x20>
 c86:	a9 5d       	subi	r26, 0xD9	; 217
 c88:	a1 93       	st	Z+, r26
 c8a:	00 97       	sbiw	r24, 0x00	; 0
 c8c:	79 f7       	brne	.-34     	; 0xc6c <__utoa_common+0x4>
 c8e:	b1 11       	cpse	r27, r1
 c90:	b1 93       	st	Z+, r27
 c92:	11 92       	st	Z+, r1
 c94:	cb 01       	movw	r24, r22
 c96:	00 c0       	rjmp	.+0      	; 0xc98 <strrev>

00000c98 <strrev>:
 c98:	dc 01       	movw	r26, r24
 c9a:	fc 01       	movw	r30, r24
 c9c:	67 2f       	mov	r22, r23
 c9e:	71 91       	ld	r23, Z+
 ca0:	77 23       	and	r23, r23
 ca2:	e1 f7       	brne	.-8      	; 0xc9c <strrev+0x4>
 ca4:	32 97       	sbiw	r30, 0x02	; 2
 ca6:	04 c0       	rjmp	.+8      	; 0xcb0 <strrev+0x18>
 ca8:	7c 91       	ld	r23, X
 caa:	6d 93       	st	X+, r22
 cac:	70 83       	st	Z, r23
 cae:	62 91       	ld	r22, -Z
 cb0:	ae 17       	cp	r26, r30
 cb2:	bf 07       	cpc	r27, r31
 cb4:	c8 f3       	brcs	.-14     	; 0xca8 <strrev+0x10>
 cb6:	08 95       	ret

00000cb8 <_exit>:
 cb8:	f8 94       	cli

00000cba <__stop_program>:
 cba:	ff cf       	rjmp	.-2      	; 0xcba <__stop_program>
