Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed May 28 18:46:37 2025
| Host         : DESKTOP-1C6V4N9 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CPU_RIUSJB_control_sets_placed.rpt
| Design       : CPU_RIUSJB
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    75 |
|    Minimum number of control sets                        |    75 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    75 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    70 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             205 |           82 |
| No           | No                    | Yes                    |               4 |            3 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              74 |           28 |
| Yes          | No                    | Yes                    |            2033 |          791 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------+------------------+------------------+----------------+--------------+
|       Clock Signal      |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+---------------------------+------------------+------------------+----------------+--------------+
|  clk_25M_IBUF_BUFG      |                           |                  |                1 |              3 |         3.00 |
|  uu2/uu1/IR_reg[3]_3[0] |                           |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          |                           | uu3/uu1/rst_n    |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_6     |                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_9     |                  |                2 |              4 |         2.00 |
|  clk_25M_IBUF_BUFG      |                           | uu1/uu1/clear    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG          | uu6/PC_Write_i_1_n_0      | uu3/uu1/rst_n    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_6     | uu3/uu1/rst_n    |                8 |             28 |         3.50 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_9     | uu3/uu1/rst_n    |               15 |             28 |         1.87 |
|  clk_IBUF_BUFG          | uu3/F_reg[1]_rep_2[0]     | uu3/uu1/rst_n    |               11 |             29 |         2.64 |
|  clk_IBUF_BUFG          | uu3/F_reg[1]_rep__0_2     | uu3/uu1/rst_n    |               15 |             29 |         1.93 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_4[0]  | uu3/uu1/rst_n    |               13 |             29 |         2.23 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_10[0] | uu3/uu1/rst_n    |               15 |             29 |         1.93 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_11[0] | uu3/uu1/rst_n    |                8 |             29 |         3.62 |
|  clk_IBUF_BUFG          | uu3/F_reg[2]_0            | uu3/uu1/rst_n    |               15 |             29 |         1.93 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_7[0]  | uu3/uu1/rst_n    |                7 |             29 |         4.14 |
|  clk_IBUF_BUFG          | uu3/E[0]                  | uu3/uu1/rst_n    |               15 |             29 |         1.93 |
|  clk_IBUF_BUFG          | uu3/F_reg[1]_rep_1[0]     | uu3/uu1/rst_n    |               13 |             30 |         2.31 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_1     | uu3/uu1/rst_n    |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG          | uu3/F_reg[2]_rep_0        | uu3/uu1/rst_n    |                7 |             30 |         4.29 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_2     | uu3/uu1/rst_n    |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_3     | uu3/uu1/rst_n    |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_13[0] | uu3/uu1/rst_n    |                6 |             30 |         5.00 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_5[0]  | uu3/uu1/rst_n    |                6 |             30 |         5.00 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_12[0] | uu3/uu1/rst_n    |                8 |             30 |         3.75 |
|  clk_IBUF_BUFG          | uu3/F_reg[1]_rep_3[0]     | uu3/uu1/rst_n    |               10 |             30 |         3.00 |
|  clk_IBUF_BUFG          | uu3/F_reg[1]_rep__0_1     | uu3/uu1/rst_n    |               12 |             30 |         2.50 |
|  clk_IBUF_BUFG          | uu3/F_reg[1]_rep__0_0     | uu3/uu1/rst_n    |                6 |             30 |         5.00 |
|  clk_IBUF_BUFG          | uu3/F_reg[2]_rep_1        | uu3/uu1/rst_n    |               12 |             30 |         2.50 |
|  clk_IBUF_BUFG          | uu3/F_reg[1]_rep_0        | uu3/uu1/rst_n    |                6 |             31 |         5.17 |
|  clk_IBUF_BUFG          | uu3/F_reg[1]_rep__0_4[0]  | uu3/uu1/rst_n    |               10 |             31 |         3.10 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__1_2     | uu3/uu1/rst_n    |                6 |             31 |         5.17 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__2_0     | uu3/uu1/rst_n    |               10 |             31 |         3.10 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_0     | uu3/uu1/rst_n    |               11 |             31 |         2.82 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[7]_4       | uu3/uu1/rst_n    |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG          | uu3/F_reg[3]_0            | uu3/uu1/rst_n    |               12 |             31 |         2.58 |
|  clk_IBUF_BUFG          | uu3/Mem_Write_reg_rep_1   | uu3/uu1/rst_n    |               10 |             31 |         3.10 |
|  clk_IBUF_BUFG          | uu3/F_reg[2]_1[0]         | uu3/uu1/rst_n    |               13 |             31 |         2.38 |
|  clk_IBUF_BUFG          | uu3/F_reg[0]_rep__0_14    | uu3/uu1/rst_n    |               17 |             32 |         1.88 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[11]_2[0]   | uu3/uu1/rst_n    |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[9]_4[0]    | uu3/uu1/rst_n    |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[9]_6[0]    | uu3/uu1/rst_n    |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG          | uu6/PC_Write_reg_0[0]     | uu3/uu1/rst_n    |               11 |             32 |         2.91 |
| ~clk_IBUF_BUFG          | uu2/uu1/E[0]              | uu3/uu1/rst_n    |               14 |             32 |         2.29 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[10]_2[0]   | uu3/uu1/rst_n    |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[10]_3[0]   | uu3/uu1/rst_n    |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[10]_0[0]   | uu3/uu1/rst_n    |               19 |             32 |         1.68 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[10]_4[0]   | uu3/uu1/rst_n    |                9 |             32 |         3.56 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[11]_1[0]   | uu3/uu1/rst_n    |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[11]_3[0]   | uu3/uu1/rst_n    |               21 |             32 |         1.52 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[11]_6[0]   | uu3/uu1/rst_n    |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[11]_7[0]   | uu3/uu1/rst_n    |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[9]_2[0]    | uu3/uu1/rst_n    |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[11]_5[0]   | uu3/uu1/rst_n    |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[11]_4[0]   | uu3/uu1/rst_n    |               22 |             32 |         1.45 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[7]_7[0]    | uu3/uu1/rst_n    |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG          | uu3/F_reg[2]_2[0]         | uu3/uu1/rst_n    |                6 |             32 |         5.33 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[7]_6[0]    | uu3/uu1/rst_n    |               18 |             32 |         1.78 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[7]_1[0]    | uu3/uu1/rst_n    |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[7]_3[0]    | uu3/uu1/rst_n    |               15 |             32 |         2.13 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[7]_2[0]    | uu3/uu1/rst_n    |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[9]_0[0]    | uu3/uu1/rst_n    |               16 |             32 |         2.00 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[9]_3[0]    | uu3/uu1/rst_n    |               12 |             32 |         2.67 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[9]_5[0]    | uu3/uu1/rst_n    |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[8]_3[0]    | uu3/uu1/rst_n    |                8 |             32 |         4.00 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[7]_5[0]    | uu3/uu1/rst_n    |               20 |             32 |         1.60 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[9]_8[0]    | uu3/uu1/rst_n    |               10 |             32 |         3.20 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[9]_1[0]    | uu3/uu1/rst_n    |                8 |             32 |         4.00 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[8]_5[0]    | uu3/uu1/rst_n    |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[8]_4[0]    | uu3/uu1/rst_n    |               13 |             32 |         2.46 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[9]_7[0]    | uu3/uu1/rst_n    |                8 |             32 |         4.00 |
| ~clk_IBUF_BUFG          | uu2/uu1/IR_reg[9]_9[0]    | uu3/uu1/rst_n    |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG          |                           |                  |               17 |             56 |         3.29 |
| ~clk_IBUF_BUFG          | uu6/PC0_Write_reg_0[0]    |                  |               24 |             66 |         2.75 |
| ~clk_IBUF_BUFG          |                           |                  |               62 |            142 |         2.29 |
+-------------------------+---------------------------+------------------+------------------+----------------+--------------+


