fpga:0.0137046442969
temporal:0.0103020968721
synthesis:0.00979869689156
partitions:0.00979470644716
reconfigurable:0.00957490771514
linearization:0.00953154874127
partitioning:0.00941009953523
lp:0.00828772058212
tp:0.00769550581211
functional:0.00673995269122
ilp:0.00643125978456
partition:0.00588317162399
ijk:0.00588018248914
tasks:0.00513190920504
formulation:0.00508170486208
nlp:0.00504015641927
branch:0.00488916154467
scratch:0.00476631616064
maestre:0.00471688290943
multichip:0.00442371000365
bagherzadeh:0.00421554793026
linearizations:0.00421554793026
placed:0.00396858315398
pk:0.00395545839737
hermida:0.0039132698725
tightened:0.00362762259273
meenakshi:0.00353766218207
adders:0.00346563019485
specification:0.00342954102615
kurdahi:0.00331778250274
kaul:0.00331778250274
latency:0.00323458162259
const:0.0032157435563
glover:0.00316166094769
ranga:0.00316166094769
fractional:0.00313921517106
units:0.00308766847049
gebotys:0.00304047515211
resource:0.00302138666697
relaxation:0.00296997957419
segments:0.00296956878704
alap:0.00278487004688
segment:0.00270871296769
vemuri:0.00266328812297
hartej:0.00260884658166
opers:0.00260884658166
multipar:0.00260884658166
fortet:0.00260884658166
exploration:0.00256560998048
constituent:0.00248068095374
constraint:0.00245468619049
binding:0.00238096114184
behavioral:0.00236015619138
fadi:0.00235844145471
ptk:0.00235844145471
optimally:0.00230011292938
nader:0.00210777396513
multipliers:0.00209281011404
var:0.00205157589477
task:0.00204430793488
reconfiguration:0.00202488707434
generators:0.00198409857562
linearized:0.00197517208438
constrains:0.00194428542974
tightening:0.00185658003125
singh:0.0018350906249
designs:0.00181378012647
dsp:0.0017989367594
communicated:0.0017989367594
scheduling:0.00179430789397
spatial:0.00177669613574
fernandez:0.00177552541531
cut:0.0017526178515
asap:0.00168005213976
rafael:0.00168005213976
reconfigured:0.00165304392296
flop:0.00165304392296
fpgas:0.00162788145309
solver:0.00158587122146
automation:0.00153502195336
vlsi:0.00147132534961
constraints:0.0014681464233
allocation:0.00146148431279
scheduled:0.00145102410118
undertaken:0.00144088087638
pad:0.00144088087638
rtl:0.00142646045307
dependency:0.00142624553391
schedule:0.0014020942812
cutoff:0.00139918287493
architectures:0.00139741922184
pick:0.00136008812097
flip:0.00133855200828
pipelined:0.00133501327144
unit:0.0013202100064
destined:0.00131678138959
clb:0.00130442329083
eisenring:0.00130442329083
guangming:0.00130442329083
temporalpartitioning:0.00130442329083
milagros:0.00130442329083
sectionnon:0.00130442329083
filho:0.00130442329083
eliseu:0.00130442329083
combinational:0.0012961902865
munich:0.0012961902865
feasible:0.00128789325176
relaxed:0.00126304081154
heuristics:0.00124787361273
lesser:0.00124034047687
op:0.00122981925628
synthesize:0.00119929117293
tight:0.00118446409049
clbs:0.00117922072736
wpafb:0.00117922072736
ouaiss:0.00117922072736
subtracters:0.00117922072736
wolsey:0.00117922072736
platzner:0.00117922072736
metrics:0.00115955927823
cutting:0.00114826219891
definitely:0.00113482710079
fit:0.00113191318408
resources:0.00111393540134
selection:0.00110978415076
niemann:0.00110592750091
chop:0.00110592750091
provement:0.00110592750091
morphosys:0.00110592750091
nored:0.00110592750091
synthe:0.00110592750091
synthesized:0.00108524167258
constrained:0.00108056946167
viable:0.00107945740058
processors:0.0010752282278
europe:0.00106259075394
equations:0.00106246621372
ran:0.00106238390556
contribute:0.00106238390556
substantiate:0.00105388698256
hau:0.00105388698256
subtracter:0.00105388698256
titions:0.00105388698256
multiplier:0.00105172821684
runtime:0.00104445085096
graphs:0.00103552819335
heuristic:0.00101703007324
forcing:0.00101585997693
experimentations:0.00101349171737
strained:0.00101349171737
brary:0.00101349171737
fission:0.00101349171737
mixed:0.00100985870044
experimentation:0.0010061684983
formulated:0.000983306138057
technol:0.000980462288624
hardware:0.000953212806521
iyad:0.000952515925065
synopsis:0.000952515925065
formulations:0.000952384456736
usage:0.000932846866636
honor:0.000928290015627
explore:0.000920732298761
secondary:0.000916172242778
ini:0.000906905648182
tj:0.000906905648182
branching:0.00090476166177
linearizing:0.000887762707656
extendible:0.000887762707656
govindarajan:0.000887762707656
fernndez:0.000887762707656
ip:0.000886398913374
product:0.000880013003149
sriram:0.00087043315635
enumerative:0.00087043315635
partitioner:0.00087043315635
preprocessing:0.000858560515176
feasibly:0.000854600947022
tighten:0.000854600947022
borne:0.000840026069878
tially:0.000840026069878
interchangeable:0.000840026069878
devices:0.000822976285724
germany:0.000819879504188
onto:0.000818263160216
effectiveness:0.000816588953723
asics:0.000802163138969
relaxations:0.000802163138969
asic:0.000802163138969
signifies:0.000802163138969
guides:0.000791091679473
ogy:0.000791091679473
temporal partitioning:0.0221655207007
w pt1:0.0171578204098
y tp:0.0157280020423
functional unit:0.0150334545507
control step:0.0105407718054
x ijk:0.0100087285724
unit k:0.0100087285724
variable selection:0.00911277359199
functional units:0.00901226468213
temporal segment:0.00857891020489
scratch memory:0.00857891020489
partition p:0.00797126470365
u pk:0.00714909183741
reconfigurable processors:0.00707660126802
non linear:0.00693218868258
product terms:0.00646944922153
spatial partitioning:0.00615708908352
function generators:0.00571927346993
multichip architectures:0.00571927346993
temporal partition:0.00571927346993
variable w:0.0052703859027
lp relaxation:0.0052703859027
operation graph:0.00521863481523
temporal partitions:0.00521863481523
cost function:0.00462821359374
reconfigurable computing:0.00442450836316
nlp formulation:0.00428945510245
kaul ranga:0.00428945510245
tightened constraints:0.00428945510245
linear product:0.00428945510245
lp model:0.00428945510245
var const:0.00428945510245
control steps:0.00413101980407
fpga resource:0.00391397611142
l var:0.00391397611142
meenakshi kaul:0.00391397611142
task graph:0.00386451205821
feasible region:0.00366980266875
ranga vemuri:0.00353830063401
lp solver:0.003417290097
cost metrics:0.003417290097
software partitioning:0.00331838127237
design exploration:0.00331838127237
cannot contribute:0.00323472461077
integer solutions:0.00323472461077
non integer:0.00323472461077
value 1:0.00315714646713
resource constraints:0.00314374708219
design space:0.00312314580676
linear terms:0.00309826485305
ilp formulation:0.00304102387529
linear programming:0.00299876903103
run time:0.0029879095204
feasible table:0.00285963673496
r hermida:0.00285963673496
distinct product:0.00285963673496
z ptk:0.00285963673496
r maestre:0.00285963673496
constrains w:0.00285963673496
w 312:0.00285963673496
j kurdahi:0.00285963673496
temporal segments:0.00285963673496
linearization techniques:0.00285963673496
optimal methodology:0.00285963673496
tight linearizations:0.00285963673496
const runtime:0.00285963673496
const run:0.00285963673496
rafael maestre:0.00285963673496
partitioning combined:0.00285963673496
hardware computations:0.00285963673496
synthesis variables:0.00285963673496
uses functional:0.00285963673496
characterized component:0.00285963673496
dsp multichip:0.00285963673496
constituent products:0.00285963673496
runtime feasible:0.00285963673496
constrained rtl:0.00285963673496
new 0:0.00285963673496
linearization technique:0.00285963673496
fractional variable:0.00285963673496
modeling variables:0.00285963673496
germany meenakshi:0.00285963673496
characteristics ilp:0.00285963673496
multi fpga:0.00285963673496
rtl partitioning:0.00285963673496
specification segments:0.00285963673496
pk variable:0.00285963673496
hartej singh:0.00285963673496
solution time:0.00275235200156
behavior specification:0.00260931740761
tasks connected:0.00260931740761
n bagherzadeh:0.00260931740761
active node:0.00260931740761
m fernandez:0.00260931740761
using reconfigurable:0.00260931740761
optimally partitioned:0.00260931740761
pad memory:0.00260931740761
latency bound:0.00260931740761
programming nlp:0.00260931740761
scratch pad:0.00260931740761
nlp model:0.00260931740761
onto 3:0.00260931740761
optimal synthesis:0.00260931740761
space exploration:0.00256426553784
directed edge:0.00256426553784
run times:0.00249990163504
nader bagherzadeh:0.00246283563341
linear 0:0.00246283563341
good variable:0.00246283563341
partitioning and synthesis:0.011025011809
functional unit k:0.0105230083831
branch and bound:0.00705696428072
variable to branch:0.00689063238064
number of partitions:0.00632560468308
placed in partition:0.00601314764747
take a value:0.00521957680707
kaul ranga vemuri:0.0045098607356
task t 2:0.0045098607356
meenakshi kaul ranga:0.0045098607356
terms are 0:0.0045098607356
non linear terms:0.0045098607356
m s l:0.0045098607356
non linear product:0.0045098607356
l var const:0.0045098607356
variables y tp:0.0045098607356
non integer solutions:0.0045098607356
synthesis of dsp:0.0039146826053
set of functional:0.0039146826053
n a m:0.00375876717783
hardware software partitioning:0.00363780037637
number of segments:0.00321005158109
const runtime feasible:0.00300657382374
computations using reconfigurable:0.00300657382374
munich germany meenakshi:0.00300657382374
products is 1:0.00300657382374
constraints to get:0.00300657382374
segment may contain:0.00300657382374
resource constrained rtl:0.00300657382374
control step j:0.00300657382374
functional units f:0.00300657382374
u pk variable:0.00300657382374
chosen to branch:0.00300657382374
glover s linearization:0.00300657382374
var const run:0.00300657382374
linearization of equations:0.00300657382374
constrains w pt1:0.00300657382374
based on fpga:0.00300657382374
reconfigurable computing proceedings:0.00300657382374
p and exists:0.00300657382374
characterized component library:0.00300657382374
using reconfigurable processors:0.00300657382374
constraints which cut:0.00300657382374
whether a functional:0.00300657382374
bound was relaxed:0.00300657382374
constrained rtl partitioning:0.00300657382374
linear product terms:0.00300657382374
software partitioning using:0.00300657382374
dsp multichip architectures:0.00300657382374
temporal partitioning combined:0.00300657382374
hardware computations using:0.00300657382374
never be 1:0.00300657382374
runtime feasible table:0.00300657382374
linear programming nlp:0.00300657382374
const run time:0.00300657382374
multi fpga designs:0.00300657382374
assigned to partitions:0.00300657382374
defines the functional:0.00300657382374
new 0 1:0.00300657382374
latency and number:0.00300657382374
bound while solving:0.00300657382374
characteristics ilp model:0.00300657382374
germany meenakshi kaul:0.00300657382374
tp and x:0.00300657382374
two tasks connected:0.00300657382374
partitioning for synthesis:0.00300657382374
variable w 312:0.00300657382374
good variable selection:0.00300657382374
reconfigurable processors based:0.00300657382374
graph no n:0.00300657382374
temporal segment may:0.00300657382374
design space exploration:0.00297353230432
cutting plane methods:0.00275625295225
task t 1:0.00275625295225
synthesis of multichip:0.00275625295225
scheduling and context:0.00275625295225
perform some operation:0.00275625295225
amount of non:0.00275625295225
data being communicated:0.00275625295225
combinational logic blocks:0.00275625295225
scratch pad memory:0.00275625295225
continuous real valued:0.00275625295225
linear 0 1:0.00275625295225
