// Seed: 1488677700
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output tri0 id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = 1;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input supply0 id_2,
    output tri0 id_3,
    input uwire id_4,
    output logic id_5,
    input tri id_6,
    input supply0 id_7,
    input uwire id_8,
    input wire id_9
);
  wor id_11 = id_6 == id_2;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  always_ff id_5 = @(-1) id_11;
endmodule
