
FunctionGeneratorCortexM4_SW_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013264  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001378  08013448  08013448  00023448  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080147c0  080147c0  00031e08  2**0
                  CONTENTS
  4 .ARM          00000000  080147c0  080147c0  00031e08  2**0
                  CONTENTS
  5 .preinit_array 00000000  080147c0  080147c0  00031e08  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080147c0  080147c0  000247c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080147c4  080147c4  000247c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00001e08  20000000  080147c8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b24  20001e08  080165d0  00031e08  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000292c  080165d0  0003292c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00031e08  2**0
                  CONTENTS, READONLY
 12 .debug_info   00046742  00000000  00000000  00031e38  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00007adb  00000000  00000000  0007857a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002260  00000000  00000000  00080058  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001e00  00000000  00000000  000822b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035616  00000000  00000000  000840b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0002f276  00000000  00000000  000b96ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0012673f  00000000  00000000  000e8944  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0020f083  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009830  00000000  00000000  0020f100  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20001e08 	.word	0x20001e08
 80001fc:	00000000 	.word	0x00000000
 8000200:	0801342c 	.word	0x0801342c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20001e0c 	.word	0x20001e0c
 800021c:	0801342c 	.word	0x0801342c

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800040e:	f1a4 0401 	sub.w	r4, r4, #1
 8000412:	d1e9      	bne.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <BiasMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMenu(eBiasMenu_Status pMenu)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b082      	sub	sp, #8
 8000cdc:	af00      	add	r7, sp, #0
 8000cde:	4603      	mov	r3, r0
 8000ce0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8000ce2:	79fb      	ldrb	r3, [r7, #7]
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d000      	beq.n	8000cea <BiasMenu_DrawMenu+0x12>
		case ENABLE_BIAS_MENU:
			BiasMenu_DrawMainMenu();
			break;

		default:
			break;
 8000ce8:	e002      	b.n	8000cf0 <BiasMenu_DrawMenu+0x18>
			BiasMenu_DrawMainMenu();
 8000cea:	f000 f805 	bl	8000cf8 <BiasMenu_DrawMainMenu>
			break;
 8000cee:	bf00      	nop

	}
}
 8000cf0:	bf00      	nop
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <BiasMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void BiasMenu_DrawMainMenu()
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->BIAS", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8000cfe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000d02:	9301      	str	r3, [sp, #4]
 8000d04:	2302      	movs	r3, #2
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2300      	movs	r3, #0
 8000d0a:	220a      	movs	r2, #10
 8000d0c:	210a      	movs	r1, #10
 8000d0e:	4804      	ldr	r0, [pc, #16]	; (8000d20 <BiasMenu_DrawMainMenu+0x28>)
 8000d10:	f00d fc28 	bl	800e564 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8000d14:	f000 f902 	bl	8000f1c <DM_DisplayFormattedOutput>

}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	08013448 	.word	0x08013448

08000d24 <DM_Init>:
 *	@param None
 *	@retval None
 *
 */
void DM_Init()
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	af00      	add	r7, sp, #0
	  ILI9341_Init();
 8000d28:	f00d fc5d 	bl	800e5e6 <ILI9341_Init>
	  ILI9341_Set_Rotation(SCREEN_HORIZONTAL_2);
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f00e f8b3 	bl	800ee98 <ILI9341_Set_Rotation>
	  ILI9341_Fill_Screen(WHITE);
 8000d32:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8000d36:	f00d fe95 	bl	800ea64 <ILI9341_Fill_Screen>

}
 8000d3a:	bf00      	nop
 8000d3c:	bd80      	pop	{r7, pc}
	...

08000d40 <DM_PostInit>:
 *	@param None
 *	@retval None
 *
 */
void DM_PostInit()
{
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b082      	sub	sp, #8
 8000d44:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("Initialising", 10, 10, NORMAL_TEXT_FGCOLOUR, 1, NORMAL_TEXT_BGCOLOUR);
 8000d46:	2300      	movs	r3, #0
 8000d48:	9301      	str	r3, [sp, #4]
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	9300      	str	r3, [sp, #0]
 8000d4e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000d52:	220a      	movs	r2, #10
 8000d54:	210a      	movs	r1, #10
 8000d56:	4806      	ldr	r0, [pc, #24]	; (8000d70 <DM_PostInit+0x30>)
 8000d58:	f00d fc04 	bl	800e564 <ILI9341_Draw_Text>
	HAL_Delay(500);
 8000d5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000d60:	f007 f9e0 	bl	8008124 <HAL_Delay>

	DM_RefreshScreen();
 8000d64:	f000 fb9a 	bl	800149c <DM_RefreshScreen>
	#ifdef EVENT_MENU_DEBUG
		  printf("Init Completed\n");
	#endif


}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	08013454 	.word	0x08013454

08000d74 <DM_UpdateDisplay>:
 *	@param None
 *	@retval None
 *
 */
void DM_UpdateDisplay()
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b09c      	sub	sp, #112	; 0x70
 8000d78:	af02      	add	r7, sp, #8
	/*
	 * 	Top level menu
	 */
	if(ToplevelMenu_getStatus())
 8000d7a:	f003 fdd5 	bl	8004928 <ToplevelMenu_getStatus>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d015      	beq.n	8000db0 <DM_UpdateDisplay+0x3c>

		#ifdef EVENT_MENU_DEBUG
			  printf("FuncMenu_DrawMenu\n");
		#endif

		switch(ToplevelMenu_getStatus())
 8000d84:	f003 fdd0 	bl	8004928 <ToplevelMenu_getStatus>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b02      	cmp	r3, #2
 8000d8c:	d008      	beq.n	8000da0 <DM_UpdateDisplay+0x2c>
 8000d8e:	2b03      	cmp	r3, #3
 8000d90:	d00a      	beq.n	8000da8 <DM_UpdateDisplay+0x34>
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d000      	beq.n	8000d98 <DM_UpdateDisplay+0x24>

				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
				break;

			default:
				break;
 8000d96:	e07d      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_MAIN_MENU);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f002 feb3 	bl	8003b04 <ToplevelMenu_DrawMenu>
				break;
 8000d9e:	e079      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8000da0:	2002      	movs	r0, #2
 8000da2:	f002 feaf 	bl	8003b04 <ToplevelMenu_DrawMenu>
				break;
 8000da6:	e075      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				ToplevelMenu_DrawMenu(ENABLE_TOPLEVEL_INPUT_MENU);
 8000da8:	2003      	movs	r0, #3
 8000daa:	f002 feab 	bl	8003b04 <ToplevelMenu_DrawMenu>
				break;
 8000dae:	e071      	b.n	8000e94 <DM_UpdateDisplay+0x120>
	}

	/*
	 * 	Function menus
	 */
	else if(FuncMenu_getStatus())		//  != DISABLE_FUNC_MENU
 8000db0:	f003 fbd2 	bl	8004558 <FuncMenu_getStatus>
 8000db4:	4603      	mov	r3, r0
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d015      	beq.n	8000de6 <DM_UpdateDisplay+0x72>

		#ifdef EVENT_MENU_DEBUG
			  printf("FuncMenu_DrawMenu\n");
		#endif

		switch(FuncMenu_getStatus())
 8000dba:	f003 fbcd 	bl	8004558 <FuncMenu_getStatus>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b02      	cmp	r3, #2
 8000dc2:	d008      	beq.n	8000dd6 <DM_UpdateDisplay+0x62>
 8000dc4:	2b03      	cmp	r3, #3
 8000dc6:	d00a      	beq.n	8000dde <DM_UpdateDisplay+0x6a>
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d000      	beq.n	8000dce <DM_UpdateDisplay+0x5a>
				FuncMenu_DrawMenu(ENABLE_FUNC_Aux_MENU);

				break;

			default:
				break;
 8000dcc:	e062      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				FuncMenu_DrawMenu(ENABLE_FUNC_MAIN_MENU);
 8000dce:	2001      	movs	r0, #1
 8000dd0:	f002 f91e 	bl	8003010 <FuncMenu_DrawMenu>
				break;
 8000dd4:	e05e      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				FuncMenu_DrawMenu(ENABLE_FUNC_SIGNAL_MENU);
 8000dd6:	2002      	movs	r0, #2
 8000dd8:	f002 f91a 	bl	8003010 <FuncMenu_DrawMenu>
				break;
 8000ddc:	e05a      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				FuncMenu_DrawMenu(ENABLE_FUNC_Aux_MENU);
 8000dde:	2003      	movs	r0, #3
 8000de0:	f002 f916 	bl	8003010 <FuncMenu_DrawMenu>
				break;
 8000de4:	e056      	b.n	8000e94 <DM_UpdateDisplay+0x120>

	}
	/*
	 * 	Gain menus
	 */
	else if(GainMenu_getStatus())		//  != DISABLE_GAIN_MENU
 8000de6:	f003 fcad 	bl	8004744 <GainMenu_getStatus>
 8000dea:	4603      	mov	r3, r0
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d015      	beq.n	8000e1c <DM_UpdateDisplay+0xa8>

		#ifdef EVENT_MENU_DEBUG
			  printf("GainMenu_DrawMenu\n");
		#endif

		switch(GainMenu_getStatus())
 8000df0:	f003 fca8 	bl	8004744 <GainMenu_getStatus>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b02      	cmp	r3, #2
 8000df8:	d008      	beq.n	8000e0c <DM_UpdateDisplay+0x98>
 8000dfa:	2b03      	cmp	r3, #3
 8000dfc:	d00a      	beq.n	8000e14 <DM_UpdateDisplay+0xa0>
 8000dfe:	2b01      	cmp	r3, #1
 8000e00:	d000      	beq.n	8000e04 <DM_UpdateDisplay+0x90>
				GainMenu_DrawMenu(ENABLE_GAIN_Aux_MENU);

				break;

			default:
				break;
 8000e02:	e047      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				GainMenu_DrawMenu(ENABLE_GAIN_MAIN_MENU);
 8000e04:	2001      	movs	r0, #1
 8000e06:	f002 fdd7 	bl	80039b8 <GainMenu_DrawMenu>
				break;
 8000e0a:	e043      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				GainMenu_DrawMenu(ENABLE_GAIN_SIGNAL_MENU);
 8000e0c:	2002      	movs	r0, #2
 8000e0e:	f002 fdd3 	bl	80039b8 <GainMenu_DrawMenu>
				break;
 8000e12:	e03f      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				GainMenu_DrawMenu(ENABLE_GAIN_Aux_MENU);
 8000e14:	2003      	movs	r0, #3
 8000e16:	f002 fdcf 	bl	80039b8 <GainMenu_DrawMenu>
				break;
 8000e1a:	e03b      	b.n	8000e94 <DM_UpdateDisplay+0x120>
	}

	/*
	 * 	 Frequency menus
	 */
	else if(FreqMenu_getStatus())		//  != DISABLE_FREQ_MENU
 8000e1c:	f003 fb90 	bl	8004540 <FreqMenu_getStatus>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d020      	beq.n	8000e68 <DM_UpdateDisplay+0xf4>
			  printf("FreqMenu_DrawMenu\n");
		#endif

		//ILI9341_Draw_Text("FREQUENCY MENU", 	30, 10, WHITE, 3, BLACK);

		switch(FreqMenu_getStatus())
 8000e26:	f003 fb8b 	bl	8004540 <FreqMenu_getStatus>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	3b01      	subs	r3, #1
 8000e2e:	2b03      	cmp	r3, #3
 8000e30:	d82f      	bhi.n	8000e92 <DM_UpdateDisplay+0x11e>
 8000e32:	a201      	add	r2, pc, #4	; (adr r2, 8000e38 <DM_UpdateDisplay+0xc4>)
 8000e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e38:	08000e49 	.word	0x08000e49
 8000e3c:	08000e51 	.word	0x08000e51
 8000e40:	08000e59 	.word	0x08000e59
 8000e44:	08000e61 	.word	0x08000e61
		{
			case ENABLE_FREQ_MAIN_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_MAIN_MENU);
 8000e48:	2001      	movs	r0, #1
 8000e4a:	f000 fb8b 	bl	8001564 <FreqMenu_DrawMenu>

				break;
 8000e4e:	e021      	b.n	8000e94 <DM_UpdateDisplay+0x120>

			case ENABLE_FREQ_PRESET_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_PRESET_MENU);
 8000e50:	2002      	movs	r0, #2
 8000e52:	f000 fb87 	bl	8001564 <FreqMenu_DrawMenu>
				break;
 8000e56:	e01d      	b.n	8000e94 <DM_UpdateDisplay+0x120>

			case ENABLE_FREQ_ADJUST_MENU:


				FreqMenu_DrawMenu(ENABLE_FREQ_ADJUST_MENU);
 8000e58:	2003      	movs	r0, #3
 8000e5a:	f000 fb83 	bl	8001564 <FreqMenu_DrawMenu>

				break;
 8000e5e:	e019      	b.n	8000e94 <DM_UpdateDisplay+0x120>

			case ENABLE_FREQ_SWEEP_MENU:

				FreqMenu_DrawMenu(ENABLE_FREQ_SWEEP_MENU);
 8000e60:	2004      	movs	r0, #4
 8000e62:	f000 fb7f 	bl	8001564 <FreqMenu_DrawMenu>
				break;
 8000e66:	e015      	b.n	8000e94 <DM_UpdateDisplay+0x120>
	}

	/*
	 * 	Bias menu
	 */
	else if(BiasMenu_getStatus())		//  != DISABLE_BIAS_MENU
 8000e68:	f002 ff02 	bl	8003c70 <BiasMenu_getStatus>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d003      	beq.n	8000e7a <DM_UpdateDisplay+0x106>

		#ifdef EVENT_MENU_DEBUG
			  printf("BiasMenu_DrawMenu\n");
		#endif

		BiasMenu_DrawMenu(ENABLE_BIAS_MENU);
 8000e72:	2001      	movs	r0, #1
 8000e74:	f7ff ff30 	bl	8000cd8 <BiasMenu_DrawMenu>
 8000e78:	e00c      	b.n	8000e94 <DM_UpdateDisplay+0x120>
	/*
	 * 		Error
	 */
	else
	{
		ILI9341_Draw_Text("DisplayManager: no menu status set!", 10, 50, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000e7a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000e7e:	9301      	str	r3, [sp, #4]
 8000e80:	2301      	movs	r3, #1
 8000e82:	9300      	str	r3, [sp, #0]
 8000e84:	2300      	movs	r3, #0
 8000e86:	2232      	movs	r2, #50	; 0x32
 8000e88:	210a      	movs	r1, #10
 8000e8a:	4820      	ldr	r0, [pc, #128]	; (8000f0c <DM_UpdateDisplay+0x198>)
 8000e8c:	f00d fb6a 	bl	800e564 <ILI9341_Draw_Text>
 8000e90:	e000      	b.n	8000e94 <DM_UpdateDisplay+0x120>
				break;
 8000e92:	bf00      	nop
	 * 	Debug messages
	 */

	//TODO
	#ifdef ENCODER_DEBUG
		char tim5_text[50] = "";
 8000e94:	2300      	movs	r3, #0
 8000e96:	637b      	str	r3, [r7, #52]	; 0x34
 8000e98:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000e9c:	222e      	movs	r2, #46	; 0x2e
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f00e fa3b 	bl	800f31c <memset>
		snprintf(tim5_text, sizeof(tim5_text), "OFFSET: %5lu", BO_GetOutputBias());
 8000ea6:	f003 ff71 	bl	8004d8c <BO_GetOutputBias>
 8000eaa:	4603      	mov	r3, r0
 8000eac:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000eb0:	4a17      	ldr	r2, [pc, #92]	; (8000f10 <DM_UpdateDisplay+0x19c>)
 8000eb2:	2132      	movs	r1, #50	; 0x32
 8000eb4:	f00e ff12 	bl	800fcdc <sniprintf>
		ILI9341_Draw_Text(tim5_text, 220, 10, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000eb8:	f107 0034 	add.w	r0, r7, #52	; 0x34
 8000ebc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ec0:	9301      	str	r3, [sp, #4]
 8000ec2:	2301      	movs	r3, #1
 8000ec4:	9300      	str	r3, [sp, #0]
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	220a      	movs	r2, #10
 8000eca:	21dc      	movs	r1, #220	; 0xdc
 8000ecc:	f00d fb4a 	bl	800e564 <ILI9341_Draw_Text>

		char encoder_value[50] = "";
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	603b      	str	r3, [r7, #0]
 8000ed4:	1d3b      	adds	r3, r7, #4
 8000ed6:	222e      	movs	r2, #46	; 0x2e
 8000ed8:	2100      	movs	r1, #0
 8000eda:	4618      	mov	r0, r3
 8000edc:	f00e fa1e 	bl	800f31c <memset>
		snprintf(encoder_value, sizeof(encoder_value), "ENCODER: %5lu", ENCODER_TIMER->CNT);
 8000ee0:	4b0c      	ldr	r3, [pc, #48]	; (8000f14 <DM_UpdateDisplay+0x1a0>)
 8000ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ee4:	4638      	mov	r0, r7
 8000ee6:	4a0c      	ldr	r2, [pc, #48]	; (8000f18 <DM_UpdateDisplay+0x1a4>)
 8000ee8:	2132      	movs	r1, #50	; 0x32
 8000eea:	f00e fef7 	bl	800fcdc <sniprintf>
		ILI9341_Draw_Text(encoder_value, 220, 20, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8000eee:	4638      	mov	r0, r7
 8000ef0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8000ef4:	9301      	str	r3, [sp, #4]
 8000ef6:	2301      	movs	r3, #1
 8000ef8:	9300      	str	r3, [sp, #0]
 8000efa:	2300      	movs	r3, #0
 8000efc:	2214      	movs	r2, #20
 8000efe:	21dc      	movs	r1, #220	; 0xdc
 8000f00:	f00d fb30 	bl	800e564 <ILI9341_Draw_Text>
	#endif //ENCODER_DEBUG



}
 8000f04:	bf00      	nop
 8000f06:	3768      	adds	r7, #104	; 0x68
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	08013464 	.word	0x08013464
 8000f10:	08013488 	.word	0x08013488
 8000f14:	40012c00 	.word	0x40012c00
 8000f18:	08013498 	.word	0x08013498

08000f1c <DM_DisplayFormattedOutput>:
 *	@param None
 *	@retval None
 *
 */
void DM_DisplayFormattedOutput()
{
 8000f1c:	b590      	push	{r4, r7, lr}
 8000f1e:	b09f      	sub	sp, #124	; 0x7c
 8000f20:	af04      	add	r7, sp, #16
	uint8_t text_size = 2;
 8000f22:	2302      	movs	r3, #2
 8000f24:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63

	char out_hertz[15] = "";
 8000f28:	2300      	movs	r3, #0
 8000f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f2c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]
 8000f34:	605a      	str	r2, [r3, #4]
 8000f36:	f8c3 2007 	str.w	r2, [r3, #7]
	uint8_t out_hertz_x = 140;
 8000f3a:	238c      	movs	r3, #140	; 0x8c
 8000f3c:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
	uint8_t out_hertz_y = 40;
 8000f40:	2328      	movs	r3, #40	; 0x28
 8000f42:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61

	char out_vpp[18] = "";
 8000f46:	2300      	movs	r3, #0
 8000f48:	62bb      	str	r3, [r7, #40]	; 0x28
 8000f4a:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8000f4e:	2200      	movs	r2, #0
 8000f50:	601a      	str	r2, [r3, #0]
 8000f52:	605a      	str	r2, [r3, #4]
 8000f54:	609a      	str	r2, [r3, #8]
 8000f56:	819a      	strh	r2, [r3, #12]
	uint8_t out_vpp_x = 175;
 8000f58:	23af      	movs	r3, #175	; 0xaf
 8000f5a:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
	uint8_t out_vpp_y = 70;
 8000f5e:	2346      	movs	r3, #70	; 0x46
 8000f60:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f

	char out_decibels[20] = "";
 8000f64:	2300      	movs	r3, #0
 8000f66:	617b      	str	r3, [r7, #20]
 8000f68:	f107 0318 	add.w	r3, r7, #24
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	601a      	str	r2, [r3, #0]
 8000f70:	605a      	str	r2, [r3, #4]
 8000f72:	609a      	str	r2, [r3, #8]
 8000f74:	60da      	str	r2, [r3, #12]
	uint8_t out_decibels_x = 138;
 8000f76:	238a      	movs	r3, #138	; 0x8a
 8000f78:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	uint8_t out_decibels_y = 100;
 8000f7c:	2364      	movs	r3, #100	; 0x64
 8000f7e:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d


	float volts_per_thou = 0.00075;
 8000f82:	4bc4      	ldr	r3, [pc, #784]	; (8001294 <DM_DisplayFormattedOutput+0x378>)
 8000f84:	65bb      	str	r3, [r7, #88]	; 0x58
	char out_dcvolts[12] = "";
 8000f86:	2300      	movs	r3, #0
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	f107 030c 	add.w	r3, r7, #12
 8000f8e:	2200      	movs	r2, #0
 8000f90:	601a      	str	r2, [r3, #0]
 8000f92:	605a      	str	r2, [r3, #4]
	uint8_t out_dcvolts_x = 161;
 8000f94:	23a1      	movs	r3, #161	; 0xa1
 8000f96:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	uint8_t out_dcvolts_y = 130;
 8000f9a:	2382      	movs	r3, #130	; 0x82
 8000f9c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

	ILI9341_Draw_Text(" FREQ   ....", 3, out_hertz_y , NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fa0:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 8000fa4:	b299      	uxth	r1, r3
 8000fa6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000faa:	b29b      	uxth	r3, r3
 8000fac:	2200      	movs	r2, #0
 8000fae:	9201      	str	r2, [sp, #4]
 8000fb0:	9300      	str	r3, [sp, #0]
 8000fb2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fb6:	460a      	mov	r2, r1
 8000fb8:	2103      	movs	r1, #3
 8000fba:	48b7      	ldr	r0, [pc, #732]	; (8001298 <DM_DisplayFormattedOutput+0x37c>)
 8000fbc:	f00d fad2 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" VPP    ....", 3, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fc0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8000fc4:	b299      	uxth	r1, r3
 8000fc6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fca:	b29b      	uxth	r3, r3
 8000fcc:	2200      	movs	r2, #0
 8000fce:	9201      	str	r2, [sp, #4]
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000fd6:	460a      	mov	r2, r1
 8000fd8:	2103      	movs	r1, #3
 8000fda:	48b0      	ldr	r0, [pc, #704]	; (800129c <DM_DisplayFormattedOutput+0x380>)
 8000fdc:	f00d fac2 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" GAIN   ....", 3, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8000fe0:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8000fe4:	b299      	uxth	r1, r3
 8000fe6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8000fea:	b29b      	uxth	r3, r3
 8000fec:	2200      	movs	r2, #0
 8000fee:	9201      	str	r2, [sp, #4]
 8000ff0:	9300      	str	r3, [sp, #0]
 8000ff2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8000ff6:	460a      	mov	r2, r1
 8000ff8:	2103      	movs	r1, #3
 8000ffa:	48a9      	ldr	r0, [pc, #676]	; (80012a0 <DM_DisplayFormattedOutput+0x384>)
 8000ffc:	f00d fab2 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(" OFFSET ....", 3, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001000:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8001004:	b299      	uxth	r1, r3
 8001006:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800100a:	b29b      	uxth	r3, r3
 800100c:	2200      	movs	r2, #0
 800100e:	9201      	str	r2, [sp, #4]
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001016:	460a      	mov	r2, r1
 8001018:	2103      	movs	r1, #3
 800101a:	48a2      	ldr	r0, [pc, #648]	; (80012a4 <DM_DisplayFormattedOutput+0x388>)
 800101c:	f00d faa2 	bl	800e564 <ILI9341_Draw_Text>

	// display output in hertz
	snprintf(out_hertz, sizeof(out_hertz), " %4.2f   Hz ", SM_GetOutputInHertz());
 8001020:	f005 f84c 	bl	80060bc <SM_GetOutputInHertz>
 8001024:	ee10 3a10 	vmov	r3, s0
 8001028:	4618      	mov	r0, r3
 800102a:	f7ff fab5 	bl	8000598 <__aeabi_f2d>
 800102e:	4603      	mov	r3, r0
 8001030:	460c      	mov	r4, r1
 8001032:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001036:	e9cd 3400 	strd	r3, r4, [sp]
 800103a:	4a9b      	ldr	r2, [pc, #620]	; (80012a8 <DM_DisplayFormattedOutput+0x38c>)
 800103c:	210f      	movs	r1, #15
 800103e:	f00e fe4d 	bl	800fcdc <sniprintf>
	ILI9341_Draw_Text(out_hertz, out_hertz_x, out_hertz_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001042:	f897 3062 	ldrb.w	r3, [r7, #98]	; 0x62
 8001046:	b299      	uxth	r1, r3
 8001048:	f897 3061 	ldrb.w	r3, [r7, #97]	; 0x61
 800104c:	b29c      	uxth	r4, r3
 800104e:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001052:	b29b      	uxth	r3, r3
 8001054:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001058:	2200      	movs	r2, #0
 800105a:	9201      	str	r2, [sp, #4]
 800105c:	9300      	str	r3, [sp, #0]
 800105e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001062:	4622      	mov	r2, r4
 8001064:	f00d fa7e 	bl	800e564 <ILI9341_Draw_Text>

	// display output in volts peak-to-peak and decibels
	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 8001068:	2000      	movs	r0, #0
 800106a:	f004 fd8f 	bl	8005b8c <SM_GetOutputChannel>
 800106e:	4603      	mov	r3, r0
 8001070:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8001074:	653b      	str	r3, [r7, #80]	; 0x50

	if(pTmpVppPreset)
 8001076:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001078:	2b00      	cmp	r3, #0
 800107a:	d01d      	beq.n	80010b8 <DM_DisplayFormattedOutput+0x19c>
	{
		snprintf(out_vpp, sizeof(out_vpp), " %2.2f   V ", pTmpVppPreset->amp_value);
 800107c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800107e:	685b      	ldr	r3, [r3, #4]
 8001080:	4618      	mov	r0, r3
 8001082:	f7ff fa89 	bl	8000598 <__aeabi_f2d>
 8001086:	4603      	mov	r3, r0
 8001088:	460c      	mov	r4, r1
 800108a:	f107 0028 	add.w	r0, r7, #40	; 0x28
 800108e:	e9cd 3400 	strd	r3, r4, [sp]
 8001092:	4a86      	ldr	r2, [pc, #536]	; (80012ac <DM_DisplayFormattedOutput+0x390>)
 8001094:	2112      	movs	r1, #18
 8001096:	f00e fe21 	bl	800fcdc <sniprintf>
		snprintf(out_decibels, sizeof(out_decibels), " %+7.2f ", pTmpVppPreset->gain_decibels);
 800109a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff fa7a 	bl	8000598 <__aeabi_f2d>
 80010a4:	4603      	mov	r3, r0
 80010a6:	460c      	mov	r4, r1
 80010a8:	f107 0014 	add.w	r0, r7, #20
 80010ac:	e9cd 3400 	strd	r3, r4, [sp]
 80010b0:	4a7f      	ldr	r2, [pc, #508]	; (80012b0 <DM_DisplayFormattedOutput+0x394>)
 80010b2:	2114      	movs	r1, #20
 80010b4:	f00e fe12 	bl	800fcdc <sniprintf>
	}
	ILI9341_Draw_Text(out_vpp, out_vpp_x, out_vpp_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010b8:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 80010bc:	b299      	uxth	r1, r3
 80010be:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80010c2:	b29c      	uxth	r4, r3
 80010c4:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010c8:	b29b      	uxth	r3, r3
 80010ca:	f107 0028 	add.w	r0, r7, #40	; 0x28
 80010ce:	2200      	movs	r2, #0
 80010d0:	9201      	str	r2, [sp, #4]
 80010d2:	9300      	str	r3, [sp, #0]
 80010d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010d8:	4622      	mov	r2, r4
 80010da:	f00d fa43 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text(out_decibels, out_decibels_x, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80010de:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80010e2:	b299      	uxth	r1, r3
 80010e4:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80010e8:	b29c      	uxth	r4, r3
 80010ea:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	f107 0014 	add.w	r0, r7, #20
 80010f4:	2200      	movs	r2, #0
 80010f6:	9201      	str	r2, [sp, #4]
 80010f8:	9300      	str	r3, [sp, #0]
 80010fa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80010fe:	4622      	mov	r2, r4
 8001100:	f00d fa30 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("dBmV", out_decibels_x + 128, out_decibels_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001104:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001108:	b29b      	uxth	r3, r3
 800110a:	3380      	adds	r3, #128	; 0x80
 800110c:	b299      	uxth	r1, r3
 800110e:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 8001112:	b298      	uxth	r0, r3
 8001114:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001118:	b29b      	uxth	r3, r3
 800111a:	2200      	movs	r2, #0
 800111c:	9201      	str	r2, [sp, #4]
 800111e:	9300      	str	r3, [sp, #0]
 8001120:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001124:	4602      	mov	r2, r0
 8001126:	4863      	ldr	r0, [pc, #396]	; (80012b4 <DM_DisplayFormattedOutput+0x398>)
 8001128:	f00d fa1c 	bl	800e564 <ILI9341_Draw_Text>


	// display output bias in +/- Volts
	float dc_volts;
	(BO_GetOutputBias() == 0) ? (dc_volts = 0) : (dc_volts = volts_per_thou * (float)BO_GetOutputBias());
 800112c:	f003 fe2e 	bl	8004d8c <BO_GetOutputBias>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d103      	bne.n	800113e <DM_DisplayFormattedOutput+0x222>
 8001136:	f04f 0300 	mov.w	r3, #0
 800113a:	667b      	str	r3, [r7, #100]	; 0x64
 800113c:	e00b      	b.n	8001156 <DM_DisplayFormattedOutput+0x23a>
 800113e:	f003 fe25 	bl	8004d8c <BO_GetOutputBias>
 8001142:	ee07 0a90 	vmov	s15, r0
 8001146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800114a:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 800114e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001152:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64

	snprintf(out_dcvolts, sizeof(out_dcvolts), "%05.2f   v ", dc_volts);
 8001156:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8001158:	f7ff fa1e 	bl	8000598 <__aeabi_f2d>
 800115c:	4603      	mov	r3, r0
 800115e:	460c      	mov	r4, r1
 8001160:	f107 0008 	add.w	r0, r7, #8
 8001164:	e9cd 3400 	strd	r3, r4, [sp]
 8001168:	4a53      	ldr	r2, [pc, #332]	; (80012b8 <DM_DisplayFormattedOutput+0x39c>)
 800116a:	210c      	movs	r1, #12
 800116c:	f00e fdb6 	bl	800fcdc <sniprintf>
	if(BO_GetBiasPolarity())
 8001170:	f003 fdac 	bl	8004ccc <BO_GetBiasPolarity>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d022      	beq.n	80011c0 <DM_DisplayFormattedOutput+0x2a4>
	{
		char symbol[3] = "+\0";
 800117a:	4a50      	ldr	r2, [pc, #320]	; (80012bc <DM_DisplayFormattedOutput+0x3a0>)
 800117c:	1d3b      	adds	r3, r7, #4
 800117e:	6812      	ldr	r2, [r2, #0]
 8001180:	4611      	mov	r1, r2
 8001182:	8019      	strh	r1, [r3, #0]
 8001184:	3302      	adds	r3, #2
 8001186:	0c12      	lsrs	r2, r2, #16
 8001188:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800118a:	f107 0208 	add.w	r2, r7, #8
 800118e:	1d3b      	adds	r3, r7, #4
 8001190:	4611      	mov	r1, r2
 8001192:	4618      	mov	r0, r3
 8001194:	f00e fdd6 	bl	800fd44 <strcat>
 8001198:	4604      	mov	r4, r0
 800119a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800119e:	b299      	uxth	r1, r3
 80011a0:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80011a4:	b298      	uxth	r0, r3
 80011a6:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	2200      	movs	r2, #0
 80011ae:	9201      	str	r2, [sp, #4]
 80011b0:	9300      	str	r3, [sp, #0]
 80011b2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011b6:	4602      	mov	r2, r0
 80011b8:	4620      	mov	r0, r4
 80011ba:	f00d f9d3 	bl	800e564 <ILI9341_Draw_Text>
 80011be:	e021      	b.n	8001204 <DM_DisplayFormattedOutput+0x2e8>
	}
	else
	{
		char symbol[3] = "-\0";
 80011c0:	4a3f      	ldr	r2, [pc, #252]	; (80012c0 <DM_DisplayFormattedOutput+0x3a4>)
 80011c2:	463b      	mov	r3, r7
 80011c4:	6812      	ldr	r2, [r2, #0]
 80011c6:	4611      	mov	r1, r2
 80011c8:	8019      	strh	r1, [r3, #0]
 80011ca:	3302      	adds	r3, #2
 80011cc:	0c12      	lsrs	r2, r2, #16
 80011ce:	701a      	strb	r2, [r3, #0]
		ILI9341_Draw_Text(strcat(symbol, out_dcvolts), out_dcvolts_x, out_dcvolts_y, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 80011d0:	f107 0208 	add.w	r2, r7, #8
 80011d4:	463b      	mov	r3, r7
 80011d6:	4611      	mov	r1, r2
 80011d8:	4618      	mov	r0, r3
 80011da:	f00e fdb3 	bl	800fd44 <strcat>
 80011de:	4604      	mov	r4, r0
 80011e0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80011e4:	b299      	uxth	r1, r3
 80011e6:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80011ea:	b298      	uxth	r0, r3
 80011ec:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 80011f0:	b29b      	uxth	r3, r3
 80011f2:	2200      	movs	r2, #0
 80011f4:	9201      	str	r2, [sp, #4]
 80011f6:	9300      	str	r3, [sp, #0]
 80011f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80011fc:	4602      	mov	r2, r0
 80011fe:	4620      	mov	r0, r4
 8001200:	f00d f9b0 	bl	800e564 <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text(" OUT:", 3, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 8001204:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001208:	b29b      	uxth	r3, r3
 800120a:	2200      	movs	r2, #0
 800120c:	9201      	str	r2, [sp, #4]
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001214:	22aa      	movs	r2, #170	; 0xaa
 8001216:	2103      	movs	r1, #3
 8001218:	482a      	ldr	r0, [pc, #168]	; (80012c4 <DM_DisplayFormattedOutput+0x3a8>)
 800121a:	f00d f9a3 	bl	800e564 <ILI9341_Draw_Text>
	eOutput_mode signal_output_func = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 800121e:	2000      	movs	r0, #0
 8001220:	f004 fcb4 	bl	8005b8c <SM_GetOutputChannel>
 8001224:	4603      	mov	r3, r0
 8001226:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	switch(signal_output_func)
 8001230:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001234:	2b06      	cmp	r3, #6
 8001236:	f200 8091 	bhi.w	800135c <DM_DisplayFormattedOutput+0x440>
 800123a:	a201      	add	r2, pc, #4	; (adr r2, 8001240 <DM_DisplayFormattedOutput+0x324>)
 800123c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001240:	0800125d 	.word	0x0800125d
 8001244:	08001279 	.word	0x08001279
 8001248:	080012d1 	.word	0x080012d1
 800124c:	080012ed 	.word	0x080012ed
 8001250:	08001309 	.word	0x08001309
 8001254:	08001325 	.word	0x08001325
 8001258:	08001341 	.word	0x08001341
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(80, 140, 3, SIGNAL_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 800125c:	233c      	movs	r3, #60	; 0x3c
 800125e:	9302      	str	r3, [sp, #8]
 8001260:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <DM_DisplayFormattedOutput+0x3ac>)
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	2364      	movs	r3, #100	; 0x64
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	f240 23fd 	movw	r3, #765	; 0x2fd
 800126c:	2203      	movs	r2, #3
 800126e:	218c      	movs	r1, #140	; 0x8c
 8001270:	2050      	movs	r0, #80	; 0x50
 8001272:	f00c ffd3 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 8001276:	e071      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 8001278:	233c      	movs	r3, #60	; 0x3c
 800127a:	9302      	str	r3, [sp, #8]
 800127c:	4b13      	ldr	r3, [pc, #76]	; (80012cc <DM_DisplayFormattedOutput+0x3b0>)
 800127e:	9301      	str	r3, [sp, #4]
 8001280:	23c8      	movs	r3, #200	; 0xc8
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001288:	2203      	movs	r2, #3
 800128a:	21a0      	movs	r1, #160	; 0xa0
 800128c:	2050      	movs	r0, #80	; 0x50
 800128e:	f00c ffc5 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 8001292:	e063      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
 8001294:	3a449ba6 	.word	0x3a449ba6
 8001298:	080134a8 	.word	0x080134a8
 800129c:	080134b8 	.word	0x080134b8
 80012a0:	080134c8 	.word	0x080134c8
 80012a4:	080134d8 	.word	0x080134d8
 80012a8:	080134e8 	.word	0x080134e8
 80012ac:	080134f8 	.word	0x080134f8
 80012b0:	08013504 	.word	0x08013504
 80012b4:	08013510 	.word	0x08013510
 80012b8:	08013518 	.word	0x08013518
 80012bc:	08013538 	.word	0x08013538
 80012c0:	0801353c 	.word	0x0801353c
 80012c4:	08013524 	.word	0x08013524
 80012c8:	20000e24 	.word	0x20000e24
 80012cc:	20000f14 	.word	0x20000f14
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80012d0:	233c      	movs	r3, #60	; 0x3c
 80012d2:	9302      	str	r3, [sp, #8]
 80012d4:	4b6a      	ldr	r3, [pc, #424]	; (8001480 <DM_DisplayFormattedOutput+0x564>)
 80012d6:	9301      	str	r3, [sp, #4]
 80012d8:	23c8      	movs	r3, #200	; 0xc8
 80012da:	9300      	str	r3, [sp, #0]
 80012dc:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012e0:	2203      	movs	r2, #3
 80012e2:	21a0      	movs	r1, #160	; 0xa0
 80012e4:	2050      	movs	r0, #80	; 0x50
 80012e6:	f00c ff99 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 80012ea:	e037      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 80012ec:	233c      	movs	r3, #60	; 0x3c
 80012ee:	9302      	str	r3, [sp, #8]
 80012f0:	4b64      	ldr	r3, [pc, #400]	; (8001484 <DM_DisplayFormattedOutput+0x568>)
 80012f2:	9301      	str	r3, [sp, #4]
 80012f4:	23c8      	movs	r3, #200	; 0xc8
 80012f6:	9300      	str	r3, [sp, #0]
 80012f8:	f240 23fd 	movw	r3, #765	; 0x2fd
 80012fc:	2203      	movs	r2, #3
 80012fe:	21a0      	movs	r1, #160	; 0xa0
 8001300:	2050      	movs	r0, #80	; 0x50
 8001302:	f00c ff8b 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 8001306:	e029      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001308:	233c      	movs	r3, #60	; 0x3c
 800130a:	9302      	str	r3, [sp, #8]
 800130c:	4b5e      	ldr	r3, [pc, #376]	; (8001488 <DM_DisplayFormattedOutput+0x56c>)
 800130e:	9301      	str	r3, [sp, #4]
 8001310:	23c8      	movs	r3, #200	; 0xc8
 8001312:	9300      	str	r3, [sp, #0]
 8001314:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001318:	2203      	movs	r2, #3
 800131a:	21a0      	movs	r1, #160	; 0xa0
 800131c:	2050      	movs	r0, #80	; 0x50
 800131e:	f00c ff7d 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 8001322:	e01b      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(80, 160, 3, SIGNAL_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001324:	233c      	movs	r3, #60	; 0x3c
 8001326:	9302      	str	r3, [sp, #8]
 8001328:	4b57      	ldr	r3, [pc, #348]	; (8001488 <DM_DisplayFormattedOutput+0x56c>)
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	23c8      	movs	r3, #200	; 0xc8
 800132e:	9300      	str	r3, [sp, #0]
 8001330:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001334:	2203      	movs	r2, #3
 8001336:	21a0      	movs	r1, #160	; 0xa0
 8001338:	2050      	movs	r0, #80	; 0x50
 800133a:	f00c ff6f 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 800133e:	e00d      	b.n	800135c <DM_DisplayFormattedOutput+0x440>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 80, 170, SIGNAL_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 8001340:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001344:	b29b      	uxth	r3, r3
 8001346:	2200      	movs	r2, #0
 8001348:	9201      	str	r2, [sp, #4]
 800134a:	9300      	str	r3, [sp, #0]
 800134c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8001350:	22aa      	movs	r2, #170	; 0xaa
 8001352:	2150      	movs	r1, #80	; 0x50
 8001354:	484d      	ldr	r0, [pc, #308]	; (800148c <DM_DisplayFormattedOutput+0x570>)
 8001356:	f00d f905 	bl	800e564 <ILI9341_Draw_Text>
			break;
 800135a:	bf00      	nop
	}

	ILI9341_Draw_Text("AUX:", 180, 170, NORMAL_TEXT_FGCOLOUR, text_size, NORMAL_TEXT_BGCOLOUR);
 800135c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001360:	b29b      	uxth	r3, r3
 8001362:	2200      	movs	r2, #0
 8001364:	9201      	str	r2, [sp, #4]
 8001366:	9300      	str	r3, [sp, #0]
 8001368:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800136c:	22aa      	movs	r2, #170	; 0xaa
 800136e:	21b4      	movs	r1, #180	; 0xb4
 8001370:	4847      	ldr	r0, [pc, #284]	; (8001490 <DM_DisplayFormattedOutput+0x574>)
 8001372:	f00d f8f7 	bl	800e564 <ILI9341_Draw_Text>
	eOutput_mode Aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8001376:	2001      	movs	r0, #1
 8001378:	f004 fc08 	bl	8005b8c <SM_GetOutputChannel>
 800137c:	4603      	mov	r3, r0
 800137e:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8001382:	781b      	ldrb	r3, [r3, #0]
 8001384:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
	switch(Aux_output_func)
 8001388:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800138c:	2b06      	cmp	r3, #6
 800138e:	d873      	bhi.n	8001478 <DM_DisplayFormattedOutput+0x55c>
 8001390:	a201      	add	r2, pc, #4	; (adr r2, 8001398 <DM_DisplayFormattedOutput+0x47c>)
 8001392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001396:	bf00      	nop
 8001398:	080013b5 	.word	0x080013b5
 800139c:	080013d1 	.word	0x080013d1
 80013a0:	080013ed 	.word	0x080013ed
 80013a4:	08001409 	.word	0x08001409
 80013a8:	08001425 	.word	0x08001425
 80013ac:	08001441 	.word	0x08001441
 80013b0:	0800145d 	.word	0x0800145d
	{
		case SINE_FUNC_MODE:

			ILI9341_Draw_Wave(245, 140, 3, Aux_OUTPUT_ICON, 100, sineicon_data_table_1300, SINEICON_DATA_SIZE);
 80013b4:	233c      	movs	r3, #60	; 0x3c
 80013b6:	9302      	str	r3, [sp, #8]
 80013b8:	4b36      	ldr	r3, [pc, #216]	; (8001494 <DM_DisplayFormattedOutput+0x578>)
 80013ba:	9301      	str	r3, [sp, #4]
 80013bc:	2364      	movs	r3, #100	; 0x64
 80013be:	9300      	str	r3, [sp, #0]
 80013c0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013c4:	2203      	movs	r2, #3
 80013c6:	218c      	movs	r1, #140	; 0x8c
 80013c8:	20f5      	movs	r0, #245	; 0xf5
 80013ca:	f00c ff27 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 80013ce:	e053      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case SQUARE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, squareicon_data_table_3600, SQUAREICON_DATA_SIZE);
 80013d0:	233c      	movs	r3, #60	; 0x3c
 80013d2:	9302      	str	r3, [sp, #8]
 80013d4:	4b30      	ldr	r3, [pc, #192]	; (8001498 <DM_DisplayFormattedOutput+0x57c>)
 80013d6:	9301      	str	r3, [sp, #4]
 80013d8:	23c8      	movs	r3, #200	; 0xc8
 80013da:	9300      	str	r3, [sp, #0]
 80013dc:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013e0:	2203      	movs	r2, #3
 80013e2:	21a0      	movs	r1, #160	; 0xa0
 80013e4:	20f5      	movs	r0, #245	; 0xf5
 80013e6:	f00c ff19 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 80013ea:	e045      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, sawicon_data_table_3600, SAWICON_DATA_SIZE);
 80013ec:	233c      	movs	r3, #60	; 0x3c
 80013ee:	9302      	str	r3, [sp, #8]
 80013f0:	4b23      	ldr	r3, [pc, #140]	; (8001480 <DM_DisplayFormattedOutput+0x564>)
 80013f2:	9301      	str	r3, [sp, #4]
 80013f4:	23c8      	movs	r3, #200	; 0xc8
 80013f6:	9300      	str	r3, [sp, #0]
 80013f8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80013fc:	2203      	movs	r2, #3
 80013fe:	21a0      	movs	r1, #160	; 0xa0
 8001400:	20f5      	movs	r0, #245	; 0xf5
 8001402:	f00c ff0b 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 8001406:	e037      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case REV_SAW_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, sawicon_rev_data_table_3600, SAWICON_REV_DATA_SIZE);
 8001408:	233c      	movs	r3, #60	; 0x3c
 800140a:	9302      	str	r3, [sp, #8]
 800140c:	4b1d      	ldr	r3, [pc, #116]	; (8001484 <DM_DisplayFormattedOutput+0x568>)
 800140e:	9301      	str	r3, [sp, #4]
 8001410:	23c8      	movs	r3, #200	; 0xc8
 8001412:	9300      	str	r3, [sp, #0]
 8001414:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001418:	2203      	movs	r2, #3
 800141a:	21a0      	movs	r1, #160	; 0xa0
 800141c:	20f5      	movs	r0, #245	; 0xf5
 800141e:	f00c fefd 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 8001422:	e029      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case TRIANGLE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001424:	233c      	movs	r3, #60	; 0x3c
 8001426:	9302      	str	r3, [sp, #8]
 8001428:	4b17      	ldr	r3, [pc, #92]	; (8001488 <DM_DisplayFormattedOutput+0x56c>)
 800142a:	9301      	str	r3, [sp, #4]
 800142c:	23c8      	movs	r3, #200	; 0xc8
 800142e:	9300      	str	r3, [sp, #0]
 8001430:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001434:	2203      	movs	r2, #3
 8001436:	21a0      	movs	r1, #160	; 0xa0
 8001438:	20f5      	movs	r0, #245	; 0xf5
 800143a:	f00c feef 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 800143e:	e01b      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case IMPULSE_FUNC_MODE:
			ILI9341_Draw_Wave(245, 160, 3, Aux_OUTPUT_ICON, 200, triangleicon_data_table_3600, TRIANGLEICON_DATA_SIZE);
 8001440:	233c      	movs	r3, #60	; 0x3c
 8001442:	9302      	str	r3, [sp, #8]
 8001444:	4b10      	ldr	r3, [pc, #64]	; (8001488 <DM_DisplayFormattedOutput+0x56c>)
 8001446:	9301      	str	r3, [sp, #4]
 8001448:	23c8      	movs	r3, #200	; 0xc8
 800144a:	9300      	str	r3, [sp, #0]
 800144c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001450:	2203      	movs	r2, #3
 8001452:	21a0      	movs	r1, #160	; 0xa0
 8001454:	20f5      	movs	r0, #245	; 0xf5
 8001456:	f00c fee1 	bl	800e21c <ILI9341_Draw_Wave>
			break;
 800145a:	e00d      	b.n	8001478 <DM_DisplayFormattedOutput+0x55c>
		case PWM_FUNC_MODE:
			ILI9341_Draw_Text("PWM", 245, 170, Aux_OUTPUT_ICON, text_size, NORMAL_TEXT_BGCOLOUR);
 800145c:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 8001460:	b29b      	uxth	r3, r3
 8001462:	2200      	movs	r2, #0
 8001464:	9201      	str	r2, [sp, #4]
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800146c:	22aa      	movs	r2, #170	; 0xaa
 800146e:	21f5      	movs	r1, #245	; 0xf5
 8001470:	4806      	ldr	r0, [pc, #24]	; (800148c <DM_DisplayFormattedOutput+0x570>)
 8001472:	f00d f877 	bl	800e564 <ILI9341_Draw_Text>
			break;
 8001476:	bf00      	nop
	}



}
 8001478:	bf00      	nop
 800147a:	376c      	adds	r7, #108	; 0x6c
 800147c:	46bd      	mov	sp, r7
 800147e:	bd90      	pop	{r4, r7, pc}
 8001480:	20000c44 	.word	0x20000c44
 8001484:	20000d34 	.word	0x20000d34
 8001488:	20001004 	.word	0x20001004
 800148c:	0801352c 	.word	0x0801352c
 8001490:	08013530 	.word	0x08013530
 8001494:	20000e24 	.word	0x20000e24
 8001498:	20000f14 	.word	0x20000f14

0800149c <DM_RefreshScreen>:
 *	@param None
 *	@retval None
 *
 */
void DM_RefreshScreen()
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af04      	add	r7, sp, #16



	// pause display interrupts
	HAL_TIM_Base_Stop_IT(&htim15);
 80014a2:	4820      	ldr	r0, [pc, #128]	; (8001524 <DM_RefreshScreen+0x88>)
 80014a4:	f00a fdaa 	bl	800bffc <HAL_TIM_Base_Stop_IT>


	ILI9341_Fill_Screen(SCREEN_BGCOLOUR);
 80014a8:	2000      	movs	r0, #0
 80014aa:	f00d fadb 	bl	800ea64 <ILI9341_Fill_Screen>
	GUI_DrawPolygon(Points, 3, RED);
	GUI_FillPolygon(Points2, 3, BLUE);
	GUI_DrawEllipse(250, 110, 20, 30, GREEN);
	GUI_FillEllipse(250, 110, 20, 30, WHITE);
*/
	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	0,
 80014ae:	2300      	movs	r3, #0
 80014b0:	9302      	str	r3, [sp, #8]
 80014b2:	2302      	movs	r3, #2
 80014b4:	9301      	str	r3, [sp, #4]
 80014b6:	f240 23fd 	movw	r3, #765	; 0x2fd
 80014ba:	9300      	str	r3, [sp, #0]
 80014bc:	2328      	movs	r3, #40	; 0x28
 80014be:	2250      	movs	r2, #80	; 0x50
 80014c0:	21c8      	movs	r1, #200	; 0xc8
 80014c2:	2000      	movs	r0, #0
 80014c4:	f00c feeb 	bl	800e29e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN1_FILL_COLOUR,
													BTN1_BORDER_WEIGHT,
													BTN1_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH,
 80014c8:	2300      	movs	r3, #0
 80014ca:	9302      	str	r3, [sp, #8]
 80014cc:	2302      	movs	r3, #2
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80014d4:	9300      	str	r3, [sp, #0]
 80014d6:	2328      	movs	r3, #40	; 0x28
 80014d8:	2250      	movs	r2, #80	; 0x50
 80014da:	21c8      	movs	r1, #200	; 0xc8
 80014dc:	2050      	movs	r0, #80	; 0x50
 80014de:	f00c fede 	bl	800e29e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN2_FILL_COLOUR,
													BTN2_BORDER_WEIGHT,
													BTN2_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*2,
 80014e2:	2300      	movs	r3, #0
 80014e4:	9302      	str	r3, [sp, #8]
 80014e6:	2302      	movs	r3, #2
 80014e8:	9301      	str	r3, [sp, #4]
 80014ea:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80014ee:	9300      	str	r3, [sp, #0]
 80014f0:	2328      	movs	r3, #40	; 0x28
 80014f2:	2250      	movs	r2, #80	; 0x50
 80014f4:	21c8      	movs	r1, #200	; 0xc8
 80014f6:	20a0      	movs	r0, #160	; 0xa0
 80014f8:	f00c fed1 	bl	800e29e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN_HEIGHT,
													BTN3_FILL_COLOUR,
													BTN3_BORDER_WEIGHT,
													BTN3_BORDER_COLOUR);

	ILI9341_Draw_Bordered_Filled_Rectangle_Coord(	BTN_WIDTH*3,
 80014fc:	2300      	movs	r3, #0
 80014fe:	9302      	str	r3, [sp, #8]
 8001500:	2302      	movs	r3, #2
 8001502:	9301      	str	r3, [sp, #4]
 8001504:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001508:	9300      	str	r3, [sp, #0]
 800150a:	2328      	movs	r3, #40	; 0x28
 800150c:	2250      	movs	r2, #80	; 0x50
 800150e:	21c8      	movs	r1, #200	; 0xc8
 8001510:	20f0      	movs	r0, #240	; 0xf0
 8001512:	f00c fec4 	bl	800e29e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>
													BTN4_FILL_COLOUR,
													BTN4_BORDER_WEIGHT,
													BTN4_BORDER_COLOUR);

	// resume diaplay interrupts
	HAL_TIM_Base_Start_IT(&htim15);
 8001516:	4803      	ldr	r0, [pc, #12]	; (8001524 <DM_RefreshScreen+0x88>)
 8001518:	f00a fd3a 	bl	800bf90 <HAL_TIM_Base_Start_IT>


}
 800151c:	bf00      	nop
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	2000275c 	.word	0x2000275c

08001528 <DM_SetErrorDebugMsg>:
	ILI9341_Draw_Text("- SINE", 	10, 30, WHITE, 2, BLACK);
	*/
}

void DM_SetErrorDebugMsg(char* msg)
{
 8001528:	b580      	push	{r7, lr}
 800152a:	b084      	sub	sp, #16
 800152c:	af02      	add	r7, sp, #8
 800152e:	6078      	str	r0, [r7, #4]
	snprintf(ErrorDebugMsg, sizeof(ErrorDebugMsg), "%s", msg);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	4a0a      	ldr	r2, [pc, #40]	; (800155c <DM_SetErrorDebugMsg+0x34>)
 8001534:	212d      	movs	r1, #45	; 0x2d
 8001536:	480a      	ldr	r0, [pc, #40]	; (8001560 <DM_SetErrorDebugMsg+0x38>)
 8001538:	f00e fbd0 	bl	800fcdc <sniprintf>
	ILI9341_Draw_Text(ErrorDebugMsg, 10, 190, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 800153c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8001540:	9301      	str	r3, [sp, #4]
 8001542:	2301      	movs	r3, #1
 8001544:	9300      	str	r3, [sp, #0]
 8001546:	2300      	movs	r3, #0
 8001548:	22be      	movs	r2, #190	; 0xbe
 800154a:	210a      	movs	r1, #10
 800154c:	4804      	ldr	r0, [pc, #16]	; (8001560 <DM_SetErrorDebugMsg+0x38>)
 800154e:	f00d f809 	bl	800e564 <ILI9341_Draw_Text>
}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	080135bc 	.word	0x080135bc
 8001560:	20001e24 	.word	0x20001e24

08001564 <FreqMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMenu(eFreqMenu_Status pMenu)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	4603      	mov	r3, r0
 800156c:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800156e:	79fb      	ldrb	r3, [r7, #7]
 8001570:	3b01      	subs	r3, #1
 8001572:	2b03      	cmp	r3, #3
 8001574:	d816      	bhi.n	80015a4 <FreqMenu_DrawMenu+0x40>
 8001576:	a201      	add	r2, pc, #4	; (adr r2, 800157c <FreqMenu_DrawMenu+0x18>)
 8001578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800157c:	0800158d 	.word	0x0800158d
 8001580:	08001593 	.word	0x08001593
 8001584:	08001599 	.word	0x08001599
 8001588:	0800159f 	.word	0x0800159f
	{
		case ENABLE_FREQ_MAIN_MENU:
			FreqMenu_DrawMainMenu();
 800158c:	f000 f810 	bl	80015b0 <FreqMenu_DrawMainMenu>
			break;
 8001590:	e009      	b.n	80015a6 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_PRESET_MENU:
			FreqMenu_DrawPresetMenu();
 8001592:	f000 f849 	bl	8001628 <FreqMenu_DrawPresetMenu>
			break;
 8001596:	e006      	b.n	80015a6 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_ADJUST_MENU:
			FreqMenu_DrawAdjustMenu();
 8001598:	f001 faf4 	bl	8002b84 <FreqMenu_DrawAdjustMenu>
			break;
 800159c:	e003      	b.n	80015a6 <FreqMenu_DrawMenu+0x42>
		case ENABLE_FREQ_SWEEP_MENU:
			FreqMenu_DrawSweepMenu();
 800159e:	f001 fb07 	bl	8002bb0 <FreqMenu_DrawSweepMenu>
			break;
 80015a2:	e000      	b.n	80015a6 <FreqMenu_DrawMenu+0x42>

		default:
			break;
 80015a4:	bf00      	nop

	}
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop

080015b0 <FreqMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawMainMenu()
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af02      	add	r7, sp, #8
	// main
	ILI9341_Draw_Text("OUT->FREQ", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80015b6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015ba:	9301      	str	r3, [sp, #4]
 80015bc:	2302      	movs	r3, #2
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	2300      	movs	r3, #0
 80015c2:	220a      	movs	r2, #10
 80015c4:	2105      	movs	r1, #5
 80015c6:	4814      	ldr	r0, [pc, #80]	; (8001618 <FreqMenu_DrawMainMenu+0x68>)
 80015c8:	f00c ffcc 	bl	800e564 <ILI9341_Draw_Text>
//	ILI9341_Draw_Text("Select an option below", 	30, 165, BLACK, 2, WHITE);

	DM_DisplayFormattedOutput();
 80015cc:	f7ff fca6 	bl	8000f1c <DM_DisplayFormattedOutput>

	// buttons
	ILI9341_Draw_Text("PRESET", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80015d0:	f240 23fd 	movw	r3, #765	; 0x2fd
 80015d4:	9301      	str	r3, [sp, #4]
 80015d6:	2302      	movs	r3, #2
 80015d8:	9300      	str	r3, [sp, #0]
 80015da:	2300      	movs	r3, #0
 80015dc:	22d2      	movs	r2, #210	; 0xd2
 80015de:	2105      	movs	r1, #5
 80015e0:	480e      	ldr	r0, [pc, #56]	; (800161c <FreqMenu_DrawMainMenu+0x6c>)
 80015e2:	f00c ffbf 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("ADJUST", 87,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 80015e6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 80015ea:	9301      	str	r3, [sp, #4]
 80015ec:	2302      	movs	r3, #2
 80015ee:	9300      	str	r3, [sp, #0]
 80015f0:	2300      	movs	r3, #0
 80015f2:	22d2      	movs	r2, #210	; 0xd2
 80015f4:	2157      	movs	r1, #87	; 0x57
 80015f6:	480a      	ldr	r0, [pc, #40]	; (8001620 <FreqMenu_DrawMainMenu+0x70>)
 80015f8:	f00c ffb4 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SWEEP",  174, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 80015fc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001600:	9301      	str	r3, [sp, #4]
 8001602:	2302      	movs	r3, #2
 8001604:	9300      	str	r3, [sp, #0]
 8001606:	2300      	movs	r3, #0
 8001608:	22d2      	movs	r2, #210	; 0xd2
 800160a:	21ae      	movs	r1, #174	; 0xae
 800160c:	4805      	ldr	r0, [pc, #20]	; (8001624 <FreqMenu_DrawMainMenu+0x74>)
 800160e:	f00c ffa9 	bl	800e564 <ILI9341_Draw_Text>
	//ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
}
 8001612:	bf00      	nop
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	080135c0 	.word	0x080135c0
 800161c:	080135cc 	.word	0x080135cc
 8001620:	080135d4 	.word	0x080135d4
 8001624:	080135dc 	.word	0x080135dc

08001628 <FreqMenu_DrawPresetMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawPresetMenu()
{
 8001628:	b580      	push	{r7, lr}
 800162a:	b086      	sub	sp, #24
 800162c:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->FREQ->PRESET", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800162e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001632:	9301      	str	r3, [sp, #4]
 8001634:	2302      	movs	r3, #2
 8001636:	9300      	str	r3, [sp, #0]
 8001638:	2300      	movs	r3, #0
 800163a:	220a      	movs	r2, #10
 800163c:	2105      	movs	r1, #5
 800163e:	4886      	ldr	r0, [pc, #536]	; (8001858 <FreqMenu_DrawPresetMenu+0x230>)
 8001640:	f00c ff90 	bl	800e564 <ILI9341_Draw_Text>
	uint8_t menu_pos_y1 = 40;
 8001644:	2328      	movs	r3, #40	; 0x28
 8001646:	73fb      	strb	r3, [r7, #15]
	uint8_t menu_pos_y2 = 60;
 8001648:	233c      	movs	r3, #60	; 0x3c
 800164a:	73bb      	strb	r3, [r7, #14]
	uint8_t menu_pos_y3 = 80;
 800164c:	2350      	movs	r3, #80	; 0x50
 800164e:	737b      	strb	r3, [r7, #13]
	uint8_t menu_pos_y4 = 100;
 8001650:	2364      	movs	r3, #100	; 0x64
 8001652:	733b      	strb	r3, [r7, #12]
	uint8_t menu_pos_y5 = 120;
 8001654:	2378      	movs	r3, #120	; 0x78
 8001656:	72fb      	strb	r3, [r7, #11]
	uint8_t menu_pos_y6 = 140;
 8001658:	238c      	movs	r3, #140	; 0x8c
 800165a:	72bb      	strb	r3, [r7, #10]
	uint8_t menu_pos_y7 = 160;
 800165c:	23a0      	movs	r3, #160	; 0xa0
 800165e:	727b      	strb	r3, [r7, #9]
	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 8001660:	f003 fcce 	bl	8005000 <FreqO_GetFPresetObject>
 8001664:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2b00      	cmp	r3, #0
 800166a:	f001 825d 	beq.w	8002b28 <FreqMenu_DrawPresetMenu+0x1500>
	{
		switch(pFreqPresetTmp->hertz)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001676:	4293      	cmp	r3, r2
 8001678:	f000 849a 	beq.w	8001fb0 <FreqMenu_DrawPresetMenu+0x988>
 800167c:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001680:	4293      	cmp	r3, r2
 8001682:	d817      	bhi.n	80016b4 <FreqMenu_DrawPresetMenu+0x8c>
 8001684:	2b32      	cmp	r3, #50	; 0x32
 8001686:	f000 81b3 	beq.w	80019f0 <FreqMenu_DrawPresetMenu+0x3c8>
 800168a:	2b32      	cmp	r3, #50	; 0x32
 800168c:	d806      	bhi.n	800169c <FreqMenu_DrawPresetMenu+0x74>
 800168e:	2b01      	cmp	r3, #1
 8001690:	d038      	beq.n	8001704 <FreqMenu_DrawPresetMenu+0xdc>
 8001692:	2b0a      	cmp	r3, #10
 8001694:	f000 8102 	beq.w	800189c <FreqMenu_DrawPresetMenu+0x274>
	else
	{
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
	}

}
 8001698:	f001 ba52 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 800169c:	2bfa      	cmp	r3, #250	; 0xfa
 800169e:	f000 8317 	beq.w	8001cd0 <FreqMenu_DrawPresetMenu+0x6a8>
 80016a2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80016a6:	f000 83d9 	beq.w	8001e5c <FreqMenu_DrawPresetMenu+0x834>
 80016aa:	2b64      	cmp	r3, #100	; 0x64
 80016ac:	f000 8266 	beq.w	8001b7c <FreqMenu_DrawPresetMenu+0x554>
}
 80016b0:	f001 ba46 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80016b4:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80016b8:	4293      	cmp	r3, r2
 80016ba:	f000 8758 	beq.w	800256e <FreqMenu_DrawPresetMenu+0xf46>
 80016be:	f246 12a8 	movw	r2, #25000	; 0x61a8
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d80f      	bhi.n	80016e6 <FreqMenu_DrawPresetMenu+0xbe>
 80016c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ca:	4293      	cmp	r3, r2
 80016cc:	f000 85e0 	beq.w	8002290 <FreqMenu_DrawPresetMenu+0xc68>
 80016d0:	f242 7210 	movw	r2, #10000	; 0x2710
 80016d4:	4293      	cmp	r3, r2
 80016d6:	f000 86a1 	beq.w	800241c <FreqMenu_DrawPresetMenu+0xdf4>
 80016da:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80016de:	f000 852d 	beq.w	800213c <FreqMenu_DrawPresetMenu+0xb14>
}
 80016e2:	f001 ba2d 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
		switch(pFreqPresetTmp->hertz)
 80016e6:	4a5d      	ldr	r2, [pc, #372]	; (800185c <FreqMenu_DrawPresetMenu+0x234>)
 80016e8:	4293      	cmp	r3, r2
 80016ea:	f001 80ae 	beq.w	800284a <FreqMenu_DrawPresetMenu+0x1222>
 80016ee:	4a5c      	ldr	r2, [pc, #368]	; (8001860 <FreqMenu_DrawPresetMenu+0x238>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	f001 816f 	beq.w	80029d4 <FreqMenu_DrawPresetMenu+0x13ac>
 80016f6:	f24c 3250 	movw	r2, #50000	; 0xc350
 80016fa:	4293      	cmp	r3, r2
 80016fc:	f000 87fc 	beq.w	80026f8 <FreqMenu_DrawPresetMenu+0x10d0>
}
 8001700:	f001 ba1e 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001704:	7bfb      	ldrb	r3, [r7, #15]
 8001706:	b29a      	uxth	r2, r3
 8001708:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800170c:	9301      	str	r3, [sp, #4]
 800170e:	2302      	movs	r3, #2
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	2300      	movs	r3, #0
 8001714:	2105      	movs	r1, #5
 8001716:	4853      	ldr	r0, [pc, #332]	; (8001864 <FreqMenu_DrawPresetMenu+0x23c>)
 8001718:	f00c ff24 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800171c:	7bbb      	ldrb	r3, [r7, #14]
 800171e:	b29a      	uxth	r2, r3
 8001720:	2300      	movs	r3, #0
 8001722:	9301      	str	r3, [sp, #4]
 8001724:	2302      	movs	r3, #2
 8001726:	9300      	str	r3, [sp, #0]
 8001728:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800172c:	2105      	movs	r1, #5
 800172e:	484e      	ldr	r0, [pc, #312]	; (8001868 <FreqMenu_DrawPresetMenu+0x240>)
 8001730:	f00c ff18 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001734:	7b7b      	ldrb	r3, [r7, #13]
 8001736:	b29a      	uxth	r2, r3
 8001738:	2300      	movs	r3, #0
 800173a:	9301      	str	r3, [sp, #4]
 800173c:	2302      	movs	r3, #2
 800173e:	9300      	str	r3, [sp, #0]
 8001740:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001744:	2105      	movs	r1, #5
 8001746:	4849      	ldr	r0, [pc, #292]	; (800186c <FreqMenu_DrawPresetMenu+0x244>)
 8001748:	f00c ff0c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800174c:	7b3b      	ldrb	r3, [r7, #12]
 800174e:	b29a      	uxth	r2, r3
 8001750:	2300      	movs	r3, #0
 8001752:	9301      	str	r3, [sp, #4]
 8001754:	2302      	movs	r3, #2
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800175c:	2105      	movs	r1, #5
 800175e:	4844      	ldr	r0, [pc, #272]	; (8001870 <FreqMenu_DrawPresetMenu+0x248>)
 8001760:	f00c ff00 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001764:	7afb      	ldrb	r3, [r7, #11]
 8001766:	b29a      	uxth	r2, r3
 8001768:	2300      	movs	r3, #0
 800176a:	9301      	str	r3, [sp, #4]
 800176c:	2302      	movs	r3, #2
 800176e:	9300      	str	r3, [sp, #0]
 8001770:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001774:	2105      	movs	r1, #5
 8001776:	483f      	ldr	r0, [pc, #252]	; (8001874 <FreqMenu_DrawPresetMenu+0x24c>)
 8001778:	f00c fef4 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800177c:	7abb      	ldrb	r3, [r7, #10]
 800177e:	b29a      	uxth	r2, r3
 8001780:	2300      	movs	r3, #0
 8001782:	9301      	str	r3, [sp, #4]
 8001784:	2302      	movs	r3, #2
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800178c:	2105      	movs	r1, #5
 800178e:	483a      	ldr	r0, [pc, #232]	; (8001878 <FreqMenu_DrawPresetMenu+0x250>)
 8001790:	f00c fee8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001794:	7a7b      	ldrb	r3, [r7, #9]
 8001796:	b29a      	uxth	r2, r3
 8001798:	2300      	movs	r3, #0
 800179a:	9301      	str	r3, [sp, #4]
 800179c:	2302      	movs	r3, #2
 800179e:	9300      	str	r3, [sp, #0]
 80017a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017a4:	2105      	movs	r1, #5
 80017a6:	4835      	ldr	r0, [pc, #212]	; (800187c <FreqMenu_DrawPresetMenu+0x254>)
 80017a8:	f00c fedc 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017ac:	7bfb      	ldrb	r3, [r7, #15]
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	2300      	movs	r3, #0
 80017b2:	9301      	str	r3, [sp, #4]
 80017b4:	2302      	movs	r3, #2
 80017b6:	9300      	str	r3, [sp, #0]
 80017b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017bc:	2178      	movs	r1, #120	; 0x78
 80017be:	4830      	ldr	r0, [pc, #192]	; (8001880 <FreqMenu_DrawPresetMenu+0x258>)
 80017c0:	f00c fed0 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017c4:	7bbb      	ldrb	r3, [r7, #14]
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	2300      	movs	r3, #0
 80017ca:	9301      	str	r3, [sp, #4]
 80017cc:	2302      	movs	r3, #2
 80017ce:	9300      	str	r3, [sp, #0]
 80017d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017d4:	2178      	movs	r1, #120	; 0x78
 80017d6:	482b      	ldr	r0, [pc, #172]	; (8001884 <FreqMenu_DrawPresetMenu+0x25c>)
 80017d8:	f00c fec4 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017dc:	7b7b      	ldrb	r3, [r7, #13]
 80017de:	b29a      	uxth	r2, r3
 80017e0:	2300      	movs	r3, #0
 80017e2:	9301      	str	r3, [sp, #4]
 80017e4:	2302      	movs	r3, #2
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80017ec:	2178      	movs	r1, #120	; 0x78
 80017ee:	4826      	ldr	r0, [pc, #152]	; (8001888 <FreqMenu_DrawPresetMenu+0x260>)
 80017f0:	f00c feb8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80017f4:	7b3b      	ldrb	r3, [r7, #12]
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	2300      	movs	r3, #0
 80017fa:	9301      	str	r3, [sp, #4]
 80017fc:	2302      	movs	r3, #2
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001804:	2178      	movs	r1, #120	; 0x78
 8001806:	4821      	ldr	r0, [pc, #132]	; (800188c <FreqMenu_DrawPresetMenu+0x264>)
 8001808:	f00c feac 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800180c:	7afb      	ldrb	r3, [r7, #11]
 800180e:	b29a      	uxth	r2, r3
 8001810:	2300      	movs	r3, #0
 8001812:	9301      	str	r3, [sp, #4]
 8001814:	2302      	movs	r3, #2
 8001816:	9300      	str	r3, [sp, #0]
 8001818:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800181c:	2178      	movs	r1, #120	; 0x78
 800181e:	481c      	ldr	r0, [pc, #112]	; (8001890 <FreqMenu_DrawPresetMenu+0x268>)
 8001820:	f00c fea0 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001824:	7abb      	ldrb	r3, [r7, #10]
 8001826:	b29a      	uxth	r2, r3
 8001828:	2300      	movs	r3, #0
 800182a:	9301      	str	r3, [sp, #4]
 800182c:	2302      	movs	r3, #2
 800182e:	9300      	str	r3, [sp, #0]
 8001830:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001834:	2178      	movs	r1, #120	; 0x78
 8001836:	4817      	ldr	r0, [pc, #92]	; (8001894 <FreqMenu_DrawPresetMenu+0x26c>)
 8001838:	f00c fe94 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800183c:	7a7b      	ldrb	r3, [r7, #9]
 800183e:	b29a      	uxth	r2, r3
 8001840:	2300      	movs	r3, #0
 8001842:	9301      	str	r3, [sp, #4]
 8001844:	2302      	movs	r3, #2
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800184c:	2178      	movs	r1, #120	; 0x78
 800184e:	4812      	ldr	r0, [pc, #72]	; (8001898 <FreqMenu_DrawPresetMenu+0x270>)
 8001850:	f00c fe88 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8001854:	f001 b974 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 8001858:	080135e4 	.word	0x080135e4
 800185c:	000124f8 	.word	0x000124f8
 8001860:	000186a0 	.word	0x000186a0
 8001864:	080135f8 	.word	0x080135f8
 8001868:	08013600 	.word	0x08013600
 800186c:	08013608 	.word	0x08013608
 8001870:	08013610 	.word	0x08013610
 8001874:	08013618 	.word	0x08013618
 8001878:	08013620 	.word	0x08013620
 800187c:	08013628 	.word	0x08013628
 8001880:	08013630 	.word	0x08013630
 8001884:	08013638 	.word	0x08013638
 8001888:	08013640 	.word	0x08013640
 800188c:	08013648 	.word	0x08013648
 8001890:	08013650 	.word	0x08013650
 8001894:	08013658 	.word	0x08013658
 8001898:	08013660 	.word	0x08013660
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800189c:	7bfb      	ldrb	r3, [r7, #15]
 800189e:	b29a      	uxth	r2, r3
 80018a0:	2300      	movs	r3, #0
 80018a2:	9301      	str	r3, [sp, #4]
 80018a4:	2302      	movs	r3, #2
 80018a6:	9300      	str	r3, [sp, #0]
 80018a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018ac:	2105      	movs	r1, #5
 80018ae:	48a5      	ldr	r0, [pc, #660]	; (8001b44 <FreqMenu_DrawPresetMenu+0x51c>)
 80018b0:	f00c fe58 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80018b4:	7bbb      	ldrb	r3, [r7, #14]
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80018bc:	9301      	str	r3, [sp, #4]
 80018be:	2302      	movs	r3, #2
 80018c0:	9300      	str	r3, [sp, #0]
 80018c2:	2300      	movs	r3, #0
 80018c4:	2105      	movs	r1, #5
 80018c6:	48a0      	ldr	r0, [pc, #640]	; (8001b48 <FreqMenu_DrawPresetMenu+0x520>)
 80018c8:	f00c fe4c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018cc:	7b7b      	ldrb	r3, [r7, #13]
 80018ce:	b29a      	uxth	r2, r3
 80018d0:	2300      	movs	r3, #0
 80018d2:	9301      	str	r3, [sp, #4]
 80018d4:	2302      	movs	r3, #2
 80018d6:	9300      	str	r3, [sp, #0]
 80018d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018dc:	2105      	movs	r1, #5
 80018de:	489b      	ldr	r0, [pc, #620]	; (8001b4c <FreqMenu_DrawPresetMenu+0x524>)
 80018e0:	f00c fe40 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018e4:	7b3b      	ldrb	r3, [r7, #12]
 80018e6:	b29a      	uxth	r2, r3
 80018e8:	2300      	movs	r3, #0
 80018ea:	9301      	str	r3, [sp, #4]
 80018ec:	2302      	movs	r3, #2
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80018f4:	2105      	movs	r1, #5
 80018f6:	4896      	ldr	r0, [pc, #600]	; (8001b50 <FreqMenu_DrawPresetMenu+0x528>)
 80018f8:	f00c fe34 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80018fc:	7afb      	ldrb	r3, [r7, #11]
 80018fe:	b29a      	uxth	r2, r3
 8001900:	2300      	movs	r3, #0
 8001902:	9301      	str	r3, [sp, #4]
 8001904:	2302      	movs	r3, #2
 8001906:	9300      	str	r3, [sp, #0]
 8001908:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800190c:	2105      	movs	r1, #5
 800190e:	4891      	ldr	r0, [pc, #580]	; (8001b54 <FreqMenu_DrawPresetMenu+0x52c>)
 8001910:	f00c fe28 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001914:	7abb      	ldrb	r3, [r7, #10]
 8001916:	b29a      	uxth	r2, r3
 8001918:	2300      	movs	r3, #0
 800191a:	9301      	str	r3, [sp, #4]
 800191c:	2302      	movs	r3, #2
 800191e:	9300      	str	r3, [sp, #0]
 8001920:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001924:	2105      	movs	r1, #5
 8001926:	488c      	ldr	r0, [pc, #560]	; (8001b58 <FreqMenu_DrawPresetMenu+0x530>)
 8001928:	f00c fe1c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800192c:	7a7b      	ldrb	r3, [r7, #9]
 800192e:	b29a      	uxth	r2, r3
 8001930:	2300      	movs	r3, #0
 8001932:	9301      	str	r3, [sp, #4]
 8001934:	2302      	movs	r3, #2
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800193c:	2105      	movs	r1, #5
 800193e:	4887      	ldr	r0, [pc, #540]	; (8001b5c <FreqMenu_DrawPresetMenu+0x534>)
 8001940:	f00c fe10 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001944:	7bfb      	ldrb	r3, [r7, #15]
 8001946:	b29a      	uxth	r2, r3
 8001948:	2300      	movs	r3, #0
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	2302      	movs	r3, #2
 800194e:	9300      	str	r3, [sp, #0]
 8001950:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001954:	2178      	movs	r1, #120	; 0x78
 8001956:	4882      	ldr	r0, [pc, #520]	; (8001b60 <FreqMenu_DrawPresetMenu+0x538>)
 8001958:	f00c fe04 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800195c:	7bbb      	ldrb	r3, [r7, #14]
 800195e:	b29a      	uxth	r2, r3
 8001960:	2300      	movs	r3, #0
 8001962:	9301      	str	r3, [sp, #4]
 8001964:	2302      	movs	r3, #2
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800196c:	2178      	movs	r1, #120	; 0x78
 800196e:	487d      	ldr	r0, [pc, #500]	; (8001b64 <FreqMenu_DrawPresetMenu+0x53c>)
 8001970:	f00c fdf8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001974:	7b7b      	ldrb	r3, [r7, #13]
 8001976:	b29a      	uxth	r2, r3
 8001978:	2300      	movs	r3, #0
 800197a:	9301      	str	r3, [sp, #4]
 800197c:	2302      	movs	r3, #2
 800197e:	9300      	str	r3, [sp, #0]
 8001980:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001984:	2178      	movs	r1, #120	; 0x78
 8001986:	4878      	ldr	r0, [pc, #480]	; (8001b68 <FreqMenu_DrawPresetMenu+0x540>)
 8001988:	f00c fdec 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800198c:	7b3b      	ldrb	r3, [r7, #12]
 800198e:	b29a      	uxth	r2, r3
 8001990:	2300      	movs	r3, #0
 8001992:	9301      	str	r3, [sp, #4]
 8001994:	2302      	movs	r3, #2
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800199c:	2178      	movs	r1, #120	; 0x78
 800199e:	4873      	ldr	r0, [pc, #460]	; (8001b6c <FreqMenu_DrawPresetMenu+0x544>)
 80019a0:	f00c fde0 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019a4:	7afb      	ldrb	r3, [r7, #11]
 80019a6:	b29a      	uxth	r2, r3
 80019a8:	2300      	movs	r3, #0
 80019aa:	9301      	str	r3, [sp, #4]
 80019ac:	2302      	movs	r3, #2
 80019ae:	9300      	str	r3, [sp, #0]
 80019b0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019b4:	2178      	movs	r1, #120	; 0x78
 80019b6:	486e      	ldr	r0, [pc, #440]	; (8001b70 <FreqMenu_DrawPresetMenu+0x548>)
 80019b8:	f00c fdd4 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019bc:	7abb      	ldrb	r3, [r7, #10]
 80019be:	b29a      	uxth	r2, r3
 80019c0:	2300      	movs	r3, #0
 80019c2:	9301      	str	r3, [sp, #4]
 80019c4:	2302      	movs	r3, #2
 80019c6:	9300      	str	r3, [sp, #0]
 80019c8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019cc:	2178      	movs	r1, #120	; 0x78
 80019ce:	4869      	ldr	r0, [pc, #420]	; (8001b74 <FreqMenu_DrawPresetMenu+0x54c>)
 80019d0:	f00c fdc8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019d4:	7a7b      	ldrb	r3, [r7, #9]
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	2300      	movs	r3, #0
 80019da:	9301      	str	r3, [sp, #4]
 80019dc:	2302      	movs	r3, #2
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80019e4:	2178      	movs	r1, #120	; 0x78
 80019e6:	4864      	ldr	r0, [pc, #400]	; (8001b78 <FreqMenu_DrawPresetMenu+0x550>)
 80019e8:	f00c fdbc 	bl	800e564 <ILI9341_Draw_Text>
				break;
 80019ec:	f001 b8a8 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80019f0:	7bfb      	ldrb	r3, [r7, #15]
 80019f2:	b29a      	uxth	r2, r3
 80019f4:	2300      	movs	r3, #0
 80019f6:	9301      	str	r3, [sp, #4]
 80019f8:	2302      	movs	r3, #2
 80019fa:	9300      	str	r3, [sp, #0]
 80019fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a00:	2105      	movs	r1, #5
 8001a02:	4850      	ldr	r0, [pc, #320]	; (8001b44 <FreqMenu_DrawPresetMenu+0x51c>)
 8001a04:	f00c fdae 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a08:	7bbb      	ldrb	r3, [r7, #14]
 8001a0a:	b29a      	uxth	r2, r3
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	9301      	str	r3, [sp, #4]
 8001a10:	2302      	movs	r3, #2
 8001a12:	9300      	str	r3, [sp, #0]
 8001a14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a18:	2105      	movs	r1, #5
 8001a1a:	484b      	ldr	r0, [pc, #300]	; (8001b48 <FreqMenu_DrawPresetMenu+0x520>)
 8001a1c:	f00c fda2 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001a20:	7b7b      	ldrb	r3, [r7, #13]
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001a28:	9301      	str	r3, [sp, #4]
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2300      	movs	r3, #0
 8001a30:	2105      	movs	r1, #5
 8001a32:	4846      	ldr	r0, [pc, #280]	; (8001b4c <FreqMenu_DrawPresetMenu+0x524>)
 8001a34:	f00c fd96 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a38:	7b3b      	ldrb	r3, [r7, #12]
 8001a3a:	b29a      	uxth	r2, r3
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	9301      	str	r3, [sp, #4]
 8001a40:	2302      	movs	r3, #2
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a48:	2105      	movs	r1, #5
 8001a4a:	4841      	ldr	r0, [pc, #260]	; (8001b50 <FreqMenu_DrawPresetMenu+0x528>)
 8001a4c:	f00c fd8a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a50:	7afb      	ldrb	r3, [r7, #11]
 8001a52:	b29a      	uxth	r2, r3
 8001a54:	2300      	movs	r3, #0
 8001a56:	9301      	str	r3, [sp, #4]
 8001a58:	2302      	movs	r3, #2
 8001a5a:	9300      	str	r3, [sp, #0]
 8001a5c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a60:	2105      	movs	r1, #5
 8001a62:	483c      	ldr	r0, [pc, #240]	; (8001b54 <FreqMenu_DrawPresetMenu+0x52c>)
 8001a64:	f00c fd7e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a68:	7abb      	ldrb	r3, [r7, #10]
 8001a6a:	b29a      	uxth	r2, r3
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	9301      	str	r3, [sp, #4]
 8001a70:	2302      	movs	r3, #2
 8001a72:	9300      	str	r3, [sp, #0]
 8001a74:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a78:	2105      	movs	r1, #5
 8001a7a:	4837      	ldr	r0, [pc, #220]	; (8001b58 <FreqMenu_DrawPresetMenu+0x530>)
 8001a7c:	f00c fd72 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a80:	7a7b      	ldrb	r3, [r7, #9]
 8001a82:	b29a      	uxth	r2, r3
 8001a84:	2300      	movs	r3, #0
 8001a86:	9301      	str	r3, [sp, #4]
 8001a88:	2302      	movs	r3, #2
 8001a8a:	9300      	str	r3, [sp, #0]
 8001a8c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001a90:	2105      	movs	r1, #5
 8001a92:	4832      	ldr	r0, [pc, #200]	; (8001b5c <FreqMenu_DrawPresetMenu+0x534>)
 8001a94:	f00c fd66 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001a98:	7bfb      	ldrb	r3, [r7, #15]
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	9301      	str	r3, [sp, #4]
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	9300      	str	r3, [sp, #0]
 8001aa4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001aa8:	2178      	movs	r1, #120	; 0x78
 8001aaa:	482d      	ldr	r0, [pc, #180]	; (8001b60 <FreqMenu_DrawPresetMenu+0x538>)
 8001aac:	f00c fd5a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ab0:	7bbb      	ldrb	r3, [r7, #14]
 8001ab2:	b29a      	uxth	r2, r3
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	9301      	str	r3, [sp, #4]
 8001ab8:	2302      	movs	r3, #2
 8001aba:	9300      	str	r3, [sp, #0]
 8001abc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ac0:	2178      	movs	r1, #120	; 0x78
 8001ac2:	4828      	ldr	r0, [pc, #160]	; (8001b64 <FreqMenu_DrawPresetMenu+0x53c>)
 8001ac4:	f00c fd4e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ac8:	7b7b      	ldrb	r3, [r7, #13]
 8001aca:	b29a      	uxth	r2, r3
 8001acc:	2300      	movs	r3, #0
 8001ace:	9301      	str	r3, [sp, #4]
 8001ad0:	2302      	movs	r3, #2
 8001ad2:	9300      	str	r3, [sp, #0]
 8001ad4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ad8:	2178      	movs	r1, #120	; 0x78
 8001ada:	4823      	ldr	r0, [pc, #140]	; (8001b68 <FreqMenu_DrawPresetMenu+0x540>)
 8001adc:	f00c fd42 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ae0:	7b3b      	ldrb	r3, [r7, #12]
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	9301      	str	r3, [sp, #4]
 8001ae8:	2302      	movs	r3, #2
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001af0:	2178      	movs	r1, #120	; 0x78
 8001af2:	481e      	ldr	r0, [pc, #120]	; (8001b6c <FreqMenu_DrawPresetMenu+0x544>)
 8001af4:	f00c fd36 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001af8:	7afb      	ldrb	r3, [r7, #11]
 8001afa:	b29a      	uxth	r2, r3
 8001afc:	2300      	movs	r3, #0
 8001afe:	9301      	str	r3, [sp, #4]
 8001b00:	2302      	movs	r3, #2
 8001b02:	9300      	str	r3, [sp, #0]
 8001b04:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b08:	2178      	movs	r1, #120	; 0x78
 8001b0a:	4819      	ldr	r0, [pc, #100]	; (8001b70 <FreqMenu_DrawPresetMenu+0x548>)
 8001b0c:	f00c fd2a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b10:	7abb      	ldrb	r3, [r7, #10]
 8001b12:	b29a      	uxth	r2, r3
 8001b14:	2300      	movs	r3, #0
 8001b16:	9301      	str	r3, [sp, #4]
 8001b18:	2302      	movs	r3, #2
 8001b1a:	9300      	str	r3, [sp, #0]
 8001b1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b20:	2178      	movs	r1, #120	; 0x78
 8001b22:	4814      	ldr	r0, [pc, #80]	; (8001b74 <FreqMenu_DrawPresetMenu+0x54c>)
 8001b24:	f00c fd1e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b28:	7a7b      	ldrb	r3, [r7, #9]
 8001b2a:	b29a      	uxth	r2, r3
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	9301      	str	r3, [sp, #4]
 8001b30:	2302      	movs	r3, #2
 8001b32:	9300      	str	r3, [sp, #0]
 8001b34:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b38:	2178      	movs	r1, #120	; 0x78
 8001b3a:	480f      	ldr	r0, [pc, #60]	; (8001b78 <FreqMenu_DrawPresetMenu+0x550>)
 8001b3c:	f00c fd12 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8001b40:	f000 bffe 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 8001b44:	080135f8 	.word	0x080135f8
 8001b48:	08013600 	.word	0x08013600
 8001b4c:	08013608 	.word	0x08013608
 8001b50:	08013610 	.word	0x08013610
 8001b54:	08013618 	.word	0x08013618
 8001b58:	08013620 	.word	0x08013620
 8001b5c:	08013628 	.word	0x08013628
 8001b60:	08013630 	.word	0x08013630
 8001b64:	08013638 	.word	0x08013638
 8001b68:	08013640 	.word	0x08013640
 8001b6c:	08013648 	.word	0x08013648
 8001b70:	08013650 	.word	0x08013650
 8001b74:	08013658 	.word	0x08013658
 8001b78:	08013660 	.word	0x08013660
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b7c:	7bfb      	ldrb	r3, [r7, #15]
 8001b7e:	b29a      	uxth	r2, r3
 8001b80:	2300      	movs	r3, #0
 8001b82:	9301      	str	r3, [sp, #4]
 8001b84:	2302      	movs	r3, #2
 8001b86:	9300      	str	r3, [sp, #0]
 8001b88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001b8c:	2105      	movs	r1, #5
 8001b8e:	48a5      	ldr	r0, [pc, #660]	; (8001e24 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001b90:	f00c fce8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001b94:	7bbb      	ldrb	r3, [r7, #14]
 8001b96:	b29a      	uxth	r2, r3
 8001b98:	2300      	movs	r3, #0
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	9300      	str	r3, [sp, #0]
 8001ba0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ba4:	2105      	movs	r1, #5
 8001ba6:	48a0      	ldr	r0, [pc, #640]	; (8001e28 <FreqMenu_DrawPresetMenu+0x800>)
 8001ba8:	f00c fcdc 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bac:	7b7b      	ldrb	r3, [r7, #13]
 8001bae:	b29a      	uxth	r2, r3
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	9301      	str	r3, [sp, #4]
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	9300      	str	r3, [sp, #0]
 8001bb8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bbc:	2105      	movs	r1, #5
 8001bbe:	489b      	ldr	r0, [pc, #620]	; (8001e2c <FreqMenu_DrawPresetMenu+0x804>)
 8001bc0:	f00c fcd0 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001bc4:	7b3b      	ldrb	r3, [r7, #12]
 8001bc6:	b29a      	uxth	r2, r3
 8001bc8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001bcc:	9301      	str	r3, [sp, #4]
 8001bce:	2302      	movs	r3, #2
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	2105      	movs	r1, #5
 8001bd6:	4896      	ldr	r0, [pc, #600]	; (8001e30 <FreqMenu_DrawPresetMenu+0x808>)
 8001bd8:	f00c fcc4 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bdc:	7afb      	ldrb	r3, [r7, #11]
 8001bde:	b29a      	uxth	r2, r3
 8001be0:	2300      	movs	r3, #0
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	2302      	movs	r3, #2
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001bec:	2105      	movs	r1, #5
 8001bee:	4891      	ldr	r0, [pc, #580]	; (8001e34 <FreqMenu_DrawPresetMenu+0x80c>)
 8001bf0:	f00c fcb8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001bf4:	7abb      	ldrb	r3, [r7, #10]
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	9301      	str	r3, [sp, #4]
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	9300      	str	r3, [sp, #0]
 8001c00:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c04:	2105      	movs	r1, #5
 8001c06:	488c      	ldr	r0, [pc, #560]	; (8001e38 <FreqMenu_DrawPresetMenu+0x810>)
 8001c08:	f00c fcac 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c0c:	7a7b      	ldrb	r3, [r7, #9]
 8001c0e:	b29a      	uxth	r2, r3
 8001c10:	2300      	movs	r3, #0
 8001c12:	9301      	str	r3, [sp, #4]
 8001c14:	2302      	movs	r3, #2
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c1c:	2105      	movs	r1, #5
 8001c1e:	4887      	ldr	r0, [pc, #540]	; (8001e3c <FreqMenu_DrawPresetMenu+0x814>)
 8001c20:	f00c fca0 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
 8001c26:	b29a      	uxth	r2, r3
 8001c28:	2300      	movs	r3, #0
 8001c2a:	9301      	str	r3, [sp, #4]
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	9300      	str	r3, [sp, #0]
 8001c30:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c34:	2178      	movs	r1, #120	; 0x78
 8001c36:	4882      	ldr	r0, [pc, #520]	; (8001e40 <FreqMenu_DrawPresetMenu+0x818>)
 8001c38:	f00c fc94 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c3c:	7bbb      	ldrb	r3, [r7, #14]
 8001c3e:	b29a      	uxth	r2, r3
 8001c40:	2300      	movs	r3, #0
 8001c42:	9301      	str	r3, [sp, #4]
 8001c44:	2302      	movs	r3, #2
 8001c46:	9300      	str	r3, [sp, #0]
 8001c48:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c4c:	2178      	movs	r1, #120	; 0x78
 8001c4e:	487d      	ldr	r0, [pc, #500]	; (8001e44 <FreqMenu_DrawPresetMenu+0x81c>)
 8001c50:	f00c fc88 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c54:	7b7b      	ldrb	r3, [r7, #13]
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	2300      	movs	r3, #0
 8001c5a:	9301      	str	r3, [sp, #4]
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	9300      	str	r3, [sp, #0]
 8001c60:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c64:	2178      	movs	r1, #120	; 0x78
 8001c66:	4878      	ldr	r0, [pc, #480]	; (8001e48 <FreqMenu_DrawPresetMenu+0x820>)
 8001c68:	f00c fc7c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c6c:	7b3b      	ldrb	r3, [r7, #12]
 8001c6e:	b29a      	uxth	r2, r3
 8001c70:	2300      	movs	r3, #0
 8001c72:	9301      	str	r3, [sp, #4]
 8001c74:	2302      	movs	r3, #2
 8001c76:	9300      	str	r3, [sp, #0]
 8001c78:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c7c:	2178      	movs	r1, #120	; 0x78
 8001c7e:	4873      	ldr	r0, [pc, #460]	; (8001e4c <FreqMenu_DrawPresetMenu+0x824>)
 8001c80:	f00c fc70 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c84:	7afb      	ldrb	r3, [r7, #11]
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	2300      	movs	r3, #0
 8001c8a:	9301      	str	r3, [sp, #4]
 8001c8c:	2302      	movs	r3, #2
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001c94:	2178      	movs	r1, #120	; 0x78
 8001c96:	486e      	ldr	r0, [pc, #440]	; (8001e50 <FreqMenu_DrawPresetMenu+0x828>)
 8001c98:	f00c fc64 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001c9c:	7abb      	ldrb	r3, [r7, #10]
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	9301      	str	r3, [sp, #4]
 8001ca4:	2302      	movs	r3, #2
 8001ca6:	9300      	str	r3, [sp, #0]
 8001ca8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cac:	2178      	movs	r1, #120	; 0x78
 8001cae:	4869      	ldr	r0, [pc, #420]	; (8001e54 <FreqMenu_DrawPresetMenu+0x82c>)
 8001cb0:	f00c fc58 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cb4:	7a7b      	ldrb	r3, [r7, #9]
 8001cb6:	b29a      	uxth	r2, r3
 8001cb8:	2300      	movs	r3, #0
 8001cba:	9301      	str	r3, [sp, #4]
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	9300      	str	r3, [sp, #0]
 8001cc0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cc4:	2178      	movs	r1, #120	; 0x78
 8001cc6:	4864      	ldr	r0, [pc, #400]	; (8001e58 <FreqMenu_DrawPresetMenu+0x830>)
 8001cc8:	f00c fc4c 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8001ccc:	f000 bf38 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
 8001cd2:	b29a      	uxth	r2, r3
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	9301      	str	r3, [sp, #4]
 8001cd8:	2302      	movs	r3, #2
 8001cda:	9300      	str	r3, [sp, #0]
 8001cdc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ce0:	2105      	movs	r1, #5
 8001ce2:	4850      	ldr	r0, [pc, #320]	; (8001e24 <FreqMenu_DrawPresetMenu+0x7fc>)
 8001ce4:	f00c fc3e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ce8:	7bbb      	ldrb	r3, [r7, #14]
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	2300      	movs	r3, #0
 8001cee:	9301      	str	r3, [sp, #4]
 8001cf0:	2302      	movs	r3, #2
 8001cf2:	9300      	str	r3, [sp, #0]
 8001cf4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001cf8:	2105      	movs	r1, #5
 8001cfa:	484b      	ldr	r0, [pc, #300]	; (8001e28 <FreqMenu_DrawPresetMenu+0x800>)
 8001cfc:	f00c fc32 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d00:	7b7b      	ldrb	r3, [r7, #13]
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	2300      	movs	r3, #0
 8001d06:	9301      	str	r3, [sp, #4]
 8001d08:	2302      	movs	r3, #2
 8001d0a:	9300      	str	r3, [sp, #0]
 8001d0c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d10:	2105      	movs	r1, #5
 8001d12:	4846      	ldr	r0, [pc, #280]	; (8001e2c <FreqMenu_DrawPresetMenu+0x804>)
 8001d14:	f00c fc26 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d18:	7b3b      	ldrb	r3, [r7, #12]
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	9301      	str	r3, [sp, #4]
 8001d20:	2302      	movs	r3, #2
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d28:	2105      	movs	r1, #5
 8001d2a:	4841      	ldr	r0, [pc, #260]	; (8001e30 <FreqMenu_DrawPresetMenu+0x808>)
 8001d2c:	f00c fc1a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001d30:	7afb      	ldrb	r3, [r7, #11]
 8001d32:	b29a      	uxth	r2, r3
 8001d34:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001d38:	9301      	str	r3, [sp, #4]
 8001d3a:	2302      	movs	r3, #2
 8001d3c:	9300      	str	r3, [sp, #0]
 8001d3e:	2300      	movs	r3, #0
 8001d40:	2105      	movs	r1, #5
 8001d42:	483c      	ldr	r0, [pc, #240]	; (8001e34 <FreqMenu_DrawPresetMenu+0x80c>)
 8001d44:	f00c fc0e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d48:	7abb      	ldrb	r3, [r7, #10]
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	9301      	str	r3, [sp, #4]
 8001d50:	2302      	movs	r3, #2
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d58:	2105      	movs	r1, #5
 8001d5a:	4837      	ldr	r0, [pc, #220]	; (8001e38 <FreqMenu_DrawPresetMenu+0x810>)
 8001d5c:	f00c fc02 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d60:	7a7b      	ldrb	r3, [r7, #9]
 8001d62:	b29a      	uxth	r2, r3
 8001d64:	2300      	movs	r3, #0
 8001d66:	9301      	str	r3, [sp, #4]
 8001d68:	2302      	movs	r3, #2
 8001d6a:	9300      	str	r3, [sp, #0]
 8001d6c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d70:	2105      	movs	r1, #5
 8001d72:	4832      	ldr	r0, [pc, #200]	; (8001e3c <FreqMenu_DrawPresetMenu+0x814>)
 8001d74:	f00c fbf6 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d78:	7bfb      	ldrb	r3, [r7, #15]
 8001d7a:	b29a      	uxth	r2, r3
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	9301      	str	r3, [sp, #4]
 8001d80:	2302      	movs	r3, #2
 8001d82:	9300      	str	r3, [sp, #0]
 8001d84:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001d88:	2178      	movs	r1, #120	; 0x78
 8001d8a:	482d      	ldr	r0, [pc, #180]	; (8001e40 <FreqMenu_DrawPresetMenu+0x818>)
 8001d8c:	f00c fbea 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001d90:	7bbb      	ldrb	r3, [r7, #14]
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	2300      	movs	r3, #0
 8001d96:	9301      	str	r3, [sp, #4]
 8001d98:	2302      	movs	r3, #2
 8001d9a:	9300      	str	r3, [sp, #0]
 8001d9c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001da0:	2178      	movs	r1, #120	; 0x78
 8001da2:	4828      	ldr	r0, [pc, #160]	; (8001e44 <FreqMenu_DrawPresetMenu+0x81c>)
 8001da4:	f00c fbde 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001da8:	7b7b      	ldrb	r3, [r7, #13]
 8001daa:	b29a      	uxth	r2, r3
 8001dac:	2300      	movs	r3, #0
 8001dae:	9301      	str	r3, [sp, #4]
 8001db0:	2302      	movs	r3, #2
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001db8:	2178      	movs	r1, #120	; 0x78
 8001dba:	4823      	ldr	r0, [pc, #140]	; (8001e48 <FreqMenu_DrawPresetMenu+0x820>)
 8001dbc:	f00c fbd2 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dc0:	7b3b      	ldrb	r3, [r7, #12]
 8001dc2:	b29a      	uxth	r2, r3
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	9301      	str	r3, [sp, #4]
 8001dc8:	2302      	movs	r3, #2
 8001dca:	9300      	str	r3, [sp, #0]
 8001dcc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001dd0:	2178      	movs	r1, #120	; 0x78
 8001dd2:	481e      	ldr	r0, [pc, #120]	; (8001e4c <FreqMenu_DrawPresetMenu+0x824>)
 8001dd4:	f00c fbc6 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001dd8:	7afb      	ldrb	r3, [r7, #11]
 8001dda:	b29a      	uxth	r2, r3
 8001ddc:	2300      	movs	r3, #0
 8001dde:	9301      	str	r3, [sp, #4]
 8001de0:	2302      	movs	r3, #2
 8001de2:	9300      	str	r3, [sp, #0]
 8001de4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001de8:	2178      	movs	r1, #120	; 0x78
 8001dea:	4819      	ldr	r0, [pc, #100]	; (8001e50 <FreqMenu_DrawPresetMenu+0x828>)
 8001dec:	f00c fbba 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001df0:	7abb      	ldrb	r3, [r7, #10]
 8001df2:	b29a      	uxth	r2, r3
 8001df4:	2300      	movs	r3, #0
 8001df6:	9301      	str	r3, [sp, #4]
 8001df8:	2302      	movs	r3, #2
 8001dfa:	9300      	str	r3, [sp, #0]
 8001dfc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e00:	2178      	movs	r1, #120	; 0x78
 8001e02:	4814      	ldr	r0, [pc, #80]	; (8001e54 <FreqMenu_DrawPresetMenu+0x82c>)
 8001e04:	f00c fbae 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e08:	7a7b      	ldrb	r3, [r7, #9]
 8001e0a:	b29a      	uxth	r2, r3
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	9301      	str	r3, [sp, #4]
 8001e10:	2302      	movs	r3, #2
 8001e12:	9300      	str	r3, [sp, #0]
 8001e14:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e18:	2178      	movs	r1, #120	; 0x78
 8001e1a:	480f      	ldr	r0, [pc, #60]	; (8001e58 <FreqMenu_DrawPresetMenu+0x830>)
 8001e1c:	f00c fba2 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8001e20:	f000 be8e 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 8001e24:	080135f8 	.word	0x080135f8
 8001e28:	08013600 	.word	0x08013600
 8001e2c:	08013608 	.word	0x08013608
 8001e30:	08013610 	.word	0x08013610
 8001e34:	08013618 	.word	0x08013618
 8001e38:	08013620 	.word	0x08013620
 8001e3c:	08013628 	.word	0x08013628
 8001e40:	08013630 	.word	0x08013630
 8001e44:	08013638 	.word	0x08013638
 8001e48:	08013640 	.word	0x08013640
 8001e4c:	08013648 	.word	0x08013648
 8001e50:	08013650 	.word	0x08013650
 8001e54:	08013658 	.word	0x08013658
 8001e58:	08013660 	.word	0x08013660
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e5c:	7bfb      	ldrb	r3, [r7, #15]
 8001e5e:	b29a      	uxth	r2, r3
 8001e60:	2300      	movs	r3, #0
 8001e62:	9301      	str	r3, [sp, #4]
 8001e64:	2302      	movs	r3, #2
 8001e66:	9300      	str	r3, [sp, #0]
 8001e68:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e6c:	2105      	movs	r1, #5
 8001e6e:	48a5      	ldr	r0, [pc, #660]	; (8002104 <FreqMenu_DrawPresetMenu+0xadc>)
 8001e70:	f00c fb78 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e74:	7bbb      	ldrb	r3, [r7, #14]
 8001e76:	b29a      	uxth	r2, r3
 8001e78:	2300      	movs	r3, #0
 8001e7a:	9301      	str	r3, [sp, #4]
 8001e7c:	2302      	movs	r3, #2
 8001e7e:	9300      	str	r3, [sp, #0]
 8001e80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e84:	2105      	movs	r1, #5
 8001e86:	48a0      	ldr	r0, [pc, #640]	; (8002108 <FreqMenu_DrawPresetMenu+0xae0>)
 8001e88:	f00c fb6c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001e8c:	7b7b      	ldrb	r3, [r7, #13]
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	2300      	movs	r3, #0
 8001e92:	9301      	str	r3, [sp, #4]
 8001e94:	2302      	movs	r3, #2
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001e9c:	2105      	movs	r1, #5
 8001e9e:	489b      	ldr	r0, [pc, #620]	; (800210c <FreqMenu_DrawPresetMenu+0xae4>)
 8001ea0:	f00c fb60 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ea4:	7b3b      	ldrb	r3, [r7, #12]
 8001ea6:	b29a      	uxth	r2, r3
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	9301      	str	r3, [sp, #4]
 8001eac:	2302      	movs	r3, #2
 8001eae:	9300      	str	r3, [sp, #0]
 8001eb0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001eb4:	2105      	movs	r1, #5
 8001eb6:	4896      	ldr	r0, [pc, #600]	; (8002110 <FreqMenu_DrawPresetMenu+0xae8>)
 8001eb8:	f00c fb54 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ebc:	7afb      	ldrb	r3, [r7, #11]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	9301      	str	r3, [sp, #4]
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	9300      	str	r3, [sp, #0]
 8001ec8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ecc:	2105      	movs	r1, #5
 8001ece:	4891      	ldr	r0, [pc, #580]	; (8002114 <FreqMenu_DrawPresetMenu+0xaec>)
 8001ed0:	f00c fb48 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8001ed4:	7abb      	ldrb	r3, [r7, #10]
 8001ed6:	b29a      	uxth	r2, r3
 8001ed8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8001edc:	9301      	str	r3, [sp, #4]
 8001ede:	2302      	movs	r3, #2
 8001ee0:	9300      	str	r3, [sp, #0]
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	2105      	movs	r1, #5
 8001ee6:	488c      	ldr	r0, [pc, #560]	; (8002118 <FreqMenu_DrawPresetMenu+0xaf0>)
 8001ee8:	f00c fb3c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001eec:	7a7b      	ldrb	r3, [r7, #9]
 8001eee:	b29a      	uxth	r2, r3
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	9301      	str	r3, [sp, #4]
 8001ef4:	2302      	movs	r3, #2
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001efc:	2105      	movs	r1, #5
 8001efe:	4887      	ldr	r0, [pc, #540]	; (800211c <FreqMenu_DrawPresetMenu+0xaf4>)
 8001f00:	f00c fb30 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f04:	7bfb      	ldrb	r3, [r7, #15]
 8001f06:	b29a      	uxth	r2, r3
 8001f08:	2300      	movs	r3, #0
 8001f0a:	9301      	str	r3, [sp, #4]
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	9300      	str	r3, [sp, #0]
 8001f10:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f14:	2178      	movs	r1, #120	; 0x78
 8001f16:	4882      	ldr	r0, [pc, #520]	; (8002120 <FreqMenu_DrawPresetMenu+0xaf8>)
 8001f18:	f00c fb24 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f1c:	7bbb      	ldrb	r3, [r7, #14]
 8001f1e:	b29a      	uxth	r2, r3
 8001f20:	2300      	movs	r3, #0
 8001f22:	9301      	str	r3, [sp, #4]
 8001f24:	2302      	movs	r3, #2
 8001f26:	9300      	str	r3, [sp, #0]
 8001f28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f2c:	2178      	movs	r1, #120	; 0x78
 8001f2e:	487d      	ldr	r0, [pc, #500]	; (8002124 <FreqMenu_DrawPresetMenu+0xafc>)
 8001f30:	f00c fb18 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f34:	7b7b      	ldrb	r3, [r7, #13]
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	2300      	movs	r3, #0
 8001f3a:	9301      	str	r3, [sp, #4]
 8001f3c:	2302      	movs	r3, #2
 8001f3e:	9300      	str	r3, [sp, #0]
 8001f40:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f44:	2178      	movs	r1, #120	; 0x78
 8001f46:	4878      	ldr	r0, [pc, #480]	; (8002128 <FreqMenu_DrawPresetMenu+0xb00>)
 8001f48:	f00c fb0c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f4c:	7b3b      	ldrb	r3, [r7, #12]
 8001f4e:	b29a      	uxth	r2, r3
 8001f50:	2300      	movs	r3, #0
 8001f52:	9301      	str	r3, [sp, #4]
 8001f54:	2302      	movs	r3, #2
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f5c:	2178      	movs	r1, #120	; 0x78
 8001f5e:	4873      	ldr	r0, [pc, #460]	; (800212c <FreqMenu_DrawPresetMenu+0xb04>)
 8001f60:	f00c fb00 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f64:	7afb      	ldrb	r3, [r7, #11]
 8001f66:	b29a      	uxth	r2, r3
 8001f68:	2300      	movs	r3, #0
 8001f6a:	9301      	str	r3, [sp, #4]
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	9300      	str	r3, [sp, #0]
 8001f70:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f74:	2178      	movs	r1, #120	; 0x78
 8001f76:	486e      	ldr	r0, [pc, #440]	; (8002130 <FreqMenu_DrawPresetMenu+0xb08>)
 8001f78:	f00c faf4 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f7c:	7abb      	ldrb	r3, [r7, #10]
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	2300      	movs	r3, #0
 8001f82:	9301      	str	r3, [sp, #4]
 8001f84:	2302      	movs	r3, #2
 8001f86:	9300      	str	r3, [sp, #0]
 8001f88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001f8c:	2178      	movs	r1, #120	; 0x78
 8001f8e:	4869      	ldr	r0, [pc, #420]	; (8002134 <FreqMenu_DrawPresetMenu+0xb0c>)
 8001f90:	f00c fae8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001f94:	7a7b      	ldrb	r3, [r7, #9]
 8001f96:	b29a      	uxth	r2, r3
 8001f98:	2300      	movs	r3, #0
 8001f9a:	9301      	str	r3, [sp, #4]
 8001f9c:	2302      	movs	r3, #2
 8001f9e:	9300      	str	r3, [sp, #0]
 8001fa0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fa4:	2178      	movs	r1, #120	; 0x78
 8001fa6:	4864      	ldr	r0, [pc, #400]	; (8002138 <FreqMenu_DrawPresetMenu+0xb10>)
 8001fa8:	f00c fadc 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8001fac:	f000 bdc8 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fb0:	7bfb      	ldrb	r3, [r7, #15]
 8001fb2:	b29a      	uxth	r2, r3
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	9301      	str	r3, [sp, #4]
 8001fb8:	2302      	movs	r3, #2
 8001fba:	9300      	str	r3, [sp, #0]
 8001fbc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fc0:	2105      	movs	r1, #5
 8001fc2:	4850      	ldr	r0, [pc, #320]	; (8002104 <FreqMenu_DrawPresetMenu+0xadc>)
 8001fc4:	f00c face 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fc8:	7bbb      	ldrb	r3, [r7, #14]
 8001fca:	b29a      	uxth	r2, r3
 8001fcc:	2300      	movs	r3, #0
 8001fce:	9301      	str	r3, [sp, #4]
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	9300      	str	r3, [sp, #0]
 8001fd4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001fd8:	2105      	movs	r1, #5
 8001fda:	484b      	ldr	r0, [pc, #300]	; (8002108 <FreqMenu_DrawPresetMenu+0xae0>)
 8001fdc:	f00c fac2 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001fe0:	7b7b      	ldrb	r3, [r7, #13]
 8001fe2:	b29a      	uxth	r2, r3
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	9301      	str	r3, [sp, #4]
 8001fe8:	2302      	movs	r3, #2
 8001fea:	9300      	str	r3, [sp, #0]
 8001fec:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8001ff0:	2105      	movs	r1, #5
 8001ff2:	4846      	ldr	r0, [pc, #280]	; (800210c <FreqMenu_DrawPresetMenu+0xae4>)
 8001ff4:	f00c fab6 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8001ff8:	7b3b      	ldrb	r3, [r7, #12]
 8001ffa:	b29a      	uxth	r2, r3
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	9301      	str	r3, [sp, #4]
 8002000:	2302      	movs	r3, #2
 8002002:	9300      	str	r3, [sp, #0]
 8002004:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002008:	2105      	movs	r1, #5
 800200a:	4841      	ldr	r0, [pc, #260]	; (8002110 <FreqMenu_DrawPresetMenu+0xae8>)
 800200c:	f00c faaa 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002010:	7afb      	ldrb	r3, [r7, #11]
 8002012:	b29a      	uxth	r2, r3
 8002014:	2300      	movs	r3, #0
 8002016:	9301      	str	r3, [sp, #4]
 8002018:	2302      	movs	r3, #2
 800201a:	9300      	str	r3, [sp, #0]
 800201c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002020:	2105      	movs	r1, #5
 8002022:	483c      	ldr	r0, [pc, #240]	; (8002114 <FreqMenu_DrawPresetMenu+0xaec>)
 8002024:	f00c fa9e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002028:	7abb      	ldrb	r3, [r7, #10]
 800202a:	b29a      	uxth	r2, r3
 800202c:	2300      	movs	r3, #0
 800202e:	9301      	str	r3, [sp, #4]
 8002030:	2302      	movs	r3, #2
 8002032:	9300      	str	r3, [sp, #0]
 8002034:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002038:	2105      	movs	r1, #5
 800203a:	4837      	ldr	r0, [pc, #220]	; (8002118 <FreqMenu_DrawPresetMenu+0xaf0>)
 800203c:	f00c fa92 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002040:	7a7b      	ldrb	r3, [r7, #9]
 8002042:	b29a      	uxth	r2, r3
 8002044:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002048:	9301      	str	r3, [sp, #4]
 800204a:	2302      	movs	r3, #2
 800204c:	9300      	str	r3, [sp, #0]
 800204e:	2300      	movs	r3, #0
 8002050:	2105      	movs	r1, #5
 8002052:	4832      	ldr	r0, [pc, #200]	; (800211c <FreqMenu_DrawPresetMenu+0xaf4>)
 8002054:	f00c fa86 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002058:	7bfb      	ldrb	r3, [r7, #15]
 800205a:	b29a      	uxth	r2, r3
 800205c:	2300      	movs	r3, #0
 800205e:	9301      	str	r3, [sp, #4]
 8002060:	2302      	movs	r3, #2
 8002062:	9300      	str	r3, [sp, #0]
 8002064:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002068:	2178      	movs	r1, #120	; 0x78
 800206a:	482d      	ldr	r0, [pc, #180]	; (8002120 <FreqMenu_DrawPresetMenu+0xaf8>)
 800206c:	f00c fa7a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002070:	7bbb      	ldrb	r3, [r7, #14]
 8002072:	b29a      	uxth	r2, r3
 8002074:	2300      	movs	r3, #0
 8002076:	9301      	str	r3, [sp, #4]
 8002078:	2302      	movs	r3, #2
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002080:	2178      	movs	r1, #120	; 0x78
 8002082:	4828      	ldr	r0, [pc, #160]	; (8002124 <FreqMenu_DrawPresetMenu+0xafc>)
 8002084:	f00c fa6e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002088:	7b7b      	ldrb	r3, [r7, #13]
 800208a:	b29a      	uxth	r2, r3
 800208c:	2300      	movs	r3, #0
 800208e:	9301      	str	r3, [sp, #4]
 8002090:	2302      	movs	r3, #2
 8002092:	9300      	str	r3, [sp, #0]
 8002094:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002098:	2178      	movs	r1, #120	; 0x78
 800209a:	4823      	ldr	r0, [pc, #140]	; (8002128 <FreqMenu_DrawPresetMenu+0xb00>)
 800209c:	f00c fa62 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020a0:	7b3b      	ldrb	r3, [r7, #12]
 80020a2:	b29a      	uxth	r2, r3
 80020a4:	2300      	movs	r3, #0
 80020a6:	9301      	str	r3, [sp, #4]
 80020a8:	2302      	movs	r3, #2
 80020aa:	9300      	str	r3, [sp, #0]
 80020ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020b0:	2178      	movs	r1, #120	; 0x78
 80020b2:	481e      	ldr	r0, [pc, #120]	; (800212c <FreqMenu_DrawPresetMenu+0xb04>)
 80020b4:	f00c fa56 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020b8:	7afb      	ldrb	r3, [r7, #11]
 80020ba:	b29a      	uxth	r2, r3
 80020bc:	2300      	movs	r3, #0
 80020be:	9301      	str	r3, [sp, #4]
 80020c0:	2302      	movs	r3, #2
 80020c2:	9300      	str	r3, [sp, #0]
 80020c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020c8:	2178      	movs	r1, #120	; 0x78
 80020ca:	4819      	ldr	r0, [pc, #100]	; (8002130 <FreqMenu_DrawPresetMenu+0xb08>)
 80020cc:	f00c fa4a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020d0:	7abb      	ldrb	r3, [r7, #10]
 80020d2:	b29a      	uxth	r2, r3
 80020d4:	2300      	movs	r3, #0
 80020d6:	9301      	str	r3, [sp, #4]
 80020d8:	2302      	movs	r3, #2
 80020da:	9300      	str	r3, [sp, #0]
 80020dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020e0:	2178      	movs	r1, #120	; 0x78
 80020e2:	4814      	ldr	r0, [pc, #80]	; (8002134 <FreqMenu_DrawPresetMenu+0xb0c>)
 80020e4:	f00c fa3e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80020e8:	7a7b      	ldrb	r3, [r7, #9]
 80020ea:	b29a      	uxth	r2, r3
 80020ec:	2300      	movs	r3, #0
 80020ee:	9301      	str	r3, [sp, #4]
 80020f0:	2302      	movs	r3, #2
 80020f2:	9300      	str	r3, [sp, #0]
 80020f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80020f8:	2178      	movs	r1, #120	; 0x78
 80020fa:	480f      	ldr	r0, [pc, #60]	; (8002138 <FreqMenu_DrawPresetMenu+0xb10>)
 80020fc:	f00c fa32 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8002100:	f000 bd1e 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 8002104:	080135f8 	.word	0x080135f8
 8002108:	08013600 	.word	0x08013600
 800210c:	08013608 	.word	0x08013608
 8002110:	08013610 	.word	0x08013610
 8002114:	08013618 	.word	0x08013618
 8002118:	08013620 	.word	0x08013620
 800211c:	08013628 	.word	0x08013628
 8002120:	08013630 	.word	0x08013630
 8002124:	08013638 	.word	0x08013638
 8002128:	08013640 	.word	0x08013640
 800212c:	08013648 	.word	0x08013648
 8002130:	08013650 	.word	0x08013650
 8002134:	08013658 	.word	0x08013658
 8002138:	08013660 	.word	0x08013660
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800213c:	7bfb      	ldrb	r3, [r7, #15]
 800213e:	b29a      	uxth	r2, r3
 8002140:	2300      	movs	r3, #0
 8002142:	9301      	str	r3, [sp, #4]
 8002144:	2302      	movs	r3, #2
 8002146:	9300      	str	r3, [sp, #0]
 8002148:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800214c:	2105      	movs	r1, #5
 800214e:	48a5      	ldr	r0, [pc, #660]	; (80023e4 <FreqMenu_DrawPresetMenu+0xdbc>)
 8002150:	f00c fa08 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002154:	7bbb      	ldrb	r3, [r7, #14]
 8002156:	b29a      	uxth	r2, r3
 8002158:	2300      	movs	r3, #0
 800215a:	9301      	str	r3, [sp, #4]
 800215c:	2302      	movs	r3, #2
 800215e:	9300      	str	r3, [sp, #0]
 8002160:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002164:	2105      	movs	r1, #5
 8002166:	48a0      	ldr	r0, [pc, #640]	; (80023e8 <FreqMenu_DrawPresetMenu+0xdc0>)
 8002168:	f00c f9fc 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800216c:	7b7b      	ldrb	r3, [r7, #13]
 800216e:	b29a      	uxth	r2, r3
 8002170:	2300      	movs	r3, #0
 8002172:	9301      	str	r3, [sp, #4]
 8002174:	2302      	movs	r3, #2
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800217c:	2105      	movs	r1, #5
 800217e:	489b      	ldr	r0, [pc, #620]	; (80023ec <FreqMenu_DrawPresetMenu+0xdc4>)
 8002180:	f00c f9f0 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002184:	7b3b      	ldrb	r3, [r7, #12]
 8002186:	b29a      	uxth	r2, r3
 8002188:	2300      	movs	r3, #0
 800218a:	9301      	str	r3, [sp, #4]
 800218c:	2302      	movs	r3, #2
 800218e:	9300      	str	r3, [sp, #0]
 8002190:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002194:	2105      	movs	r1, #5
 8002196:	4896      	ldr	r0, [pc, #600]	; (80023f0 <FreqMenu_DrawPresetMenu+0xdc8>)
 8002198:	f00c f9e4 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800219c:	7afb      	ldrb	r3, [r7, #11]
 800219e:	b29a      	uxth	r2, r3
 80021a0:	2300      	movs	r3, #0
 80021a2:	9301      	str	r3, [sp, #4]
 80021a4:	2302      	movs	r3, #2
 80021a6:	9300      	str	r3, [sp, #0]
 80021a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021ac:	2105      	movs	r1, #5
 80021ae:	4891      	ldr	r0, [pc, #580]	; (80023f4 <FreqMenu_DrawPresetMenu+0xdcc>)
 80021b0:	f00c f9d8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021b4:	7abb      	ldrb	r3, [r7, #10]
 80021b6:	b29a      	uxth	r2, r3
 80021b8:	2300      	movs	r3, #0
 80021ba:	9301      	str	r3, [sp, #4]
 80021bc:	2302      	movs	r3, #2
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021c4:	2105      	movs	r1, #5
 80021c6:	488c      	ldr	r0, [pc, #560]	; (80023f8 <FreqMenu_DrawPresetMenu+0xdd0>)
 80021c8:	f00c f9cc 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021cc:	7a7b      	ldrb	r3, [r7, #9]
 80021ce:	b29a      	uxth	r2, r3
 80021d0:	2300      	movs	r3, #0
 80021d2:	9301      	str	r3, [sp, #4]
 80021d4:	2302      	movs	r3, #2
 80021d6:	9300      	str	r3, [sp, #0]
 80021d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80021dc:	2105      	movs	r1, #5
 80021de:	4887      	ldr	r0, [pc, #540]	; (80023fc <FreqMenu_DrawPresetMenu+0xdd4>)
 80021e0:	f00c f9c0 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
 80021e6:	b29a      	uxth	r2, r3
 80021e8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80021ec:	9301      	str	r3, [sp, #4]
 80021ee:	2302      	movs	r3, #2
 80021f0:	9300      	str	r3, [sp, #0]
 80021f2:	2300      	movs	r3, #0
 80021f4:	2178      	movs	r1, #120	; 0x78
 80021f6:	4882      	ldr	r0, [pc, #520]	; (8002400 <FreqMenu_DrawPresetMenu+0xdd8>)
 80021f8:	f00c f9b4 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80021fc:	7bbb      	ldrb	r3, [r7, #14]
 80021fe:	b29a      	uxth	r2, r3
 8002200:	2300      	movs	r3, #0
 8002202:	9301      	str	r3, [sp, #4]
 8002204:	2302      	movs	r3, #2
 8002206:	9300      	str	r3, [sp, #0]
 8002208:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800220c:	2178      	movs	r1, #120	; 0x78
 800220e:	487d      	ldr	r0, [pc, #500]	; (8002404 <FreqMenu_DrawPresetMenu+0xddc>)
 8002210:	f00c f9a8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002214:	7b7b      	ldrb	r3, [r7, #13]
 8002216:	b29a      	uxth	r2, r3
 8002218:	2300      	movs	r3, #0
 800221a:	9301      	str	r3, [sp, #4]
 800221c:	2302      	movs	r3, #2
 800221e:	9300      	str	r3, [sp, #0]
 8002220:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002224:	2178      	movs	r1, #120	; 0x78
 8002226:	4878      	ldr	r0, [pc, #480]	; (8002408 <FreqMenu_DrawPresetMenu+0xde0>)
 8002228:	f00c f99c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800222c:	7b3b      	ldrb	r3, [r7, #12]
 800222e:	b29a      	uxth	r2, r3
 8002230:	2300      	movs	r3, #0
 8002232:	9301      	str	r3, [sp, #4]
 8002234:	2302      	movs	r3, #2
 8002236:	9300      	str	r3, [sp, #0]
 8002238:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800223c:	2178      	movs	r1, #120	; 0x78
 800223e:	4873      	ldr	r0, [pc, #460]	; (800240c <FreqMenu_DrawPresetMenu+0xde4>)
 8002240:	f00c f990 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002244:	7afb      	ldrb	r3, [r7, #11]
 8002246:	b29a      	uxth	r2, r3
 8002248:	2300      	movs	r3, #0
 800224a:	9301      	str	r3, [sp, #4]
 800224c:	2302      	movs	r3, #2
 800224e:	9300      	str	r3, [sp, #0]
 8002250:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002254:	2178      	movs	r1, #120	; 0x78
 8002256:	486e      	ldr	r0, [pc, #440]	; (8002410 <FreqMenu_DrawPresetMenu+0xde8>)
 8002258:	f00c f984 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800225c:	7abb      	ldrb	r3, [r7, #10]
 800225e:	b29a      	uxth	r2, r3
 8002260:	2300      	movs	r3, #0
 8002262:	9301      	str	r3, [sp, #4]
 8002264:	2302      	movs	r3, #2
 8002266:	9300      	str	r3, [sp, #0]
 8002268:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800226c:	2178      	movs	r1, #120	; 0x78
 800226e:	4869      	ldr	r0, [pc, #420]	; (8002414 <FreqMenu_DrawPresetMenu+0xdec>)
 8002270:	f00c f978 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002274:	7a7b      	ldrb	r3, [r7, #9]
 8002276:	b29a      	uxth	r2, r3
 8002278:	2300      	movs	r3, #0
 800227a:	9301      	str	r3, [sp, #4]
 800227c:	2302      	movs	r3, #2
 800227e:	9300      	str	r3, [sp, #0]
 8002280:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002284:	2178      	movs	r1, #120	; 0x78
 8002286:	4864      	ldr	r0, [pc, #400]	; (8002418 <FreqMenu_DrawPresetMenu+0xdf0>)
 8002288:	f00c f96c 	bl	800e564 <ILI9341_Draw_Text>
				break;
 800228c:	f000 bc58 	b.w	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002290:	7bfb      	ldrb	r3, [r7, #15]
 8002292:	b29a      	uxth	r2, r3
 8002294:	2300      	movs	r3, #0
 8002296:	9301      	str	r3, [sp, #4]
 8002298:	2302      	movs	r3, #2
 800229a:	9300      	str	r3, [sp, #0]
 800229c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022a0:	2105      	movs	r1, #5
 80022a2:	4850      	ldr	r0, [pc, #320]	; (80023e4 <FreqMenu_DrawPresetMenu+0xdbc>)
 80022a4:	f00c f95e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022a8:	7bbb      	ldrb	r3, [r7, #14]
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	2300      	movs	r3, #0
 80022ae:	9301      	str	r3, [sp, #4]
 80022b0:	2302      	movs	r3, #2
 80022b2:	9300      	str	r3, [sp, #0]
 80022b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022b8:	2105      	movs	r1, #5
 80022ba:	484b      	ldr	r0, [pc, #300]	; (80023e8 <FreqMenu_DrawPresetMenu+0xdc0>)
 80022bc:	f00c f952 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022c0:	7b7b      	ldrb	r3, [r7, #13]
 80022c2:	b29a      	uxth	r2, r3
 80022c4:	2300      	movs	r3, #0
 80022c6:	9301      	str	r3, [sp, #4]
 80022c8:	2302      	movs	r3, #2
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022d0:	2105      	movs	r1, #5
 80022d2:	4846      	ldr	r0, [pc, #280]	; (80023ec <FreqMenu_DrawPresetMenu+0xdc4>)
 80022d4:	f00c f946 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022d8:	7b3b      	ldrb	r3, [r7, #12]
 80022da:	b29a      	uxth	r2, r3
 80022dc:	2300      	movs	r3, #0
 80022de:	9301      	str	r3, [sp, #4]
 80022e0:	2302      	movs	r3, #2
 80022e2:	9300      	str	r3, [sp, #0]
 80022e4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80022e8:	2105      	movs	r1, #5
 80022ea:	4841      	ldr	r0, [pc, #260]	; (80023f0 <FreqMenu_DrawPresetMenu+0xdc8>)
 80022ec:	f00c f93a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80022f0:	7afb      	ldrb	r3, [r7, #11]
 80022f2:	b29a      	uxth	r2, r3
 80022f4:	2300      	movs	r3, #0
 80022f6:	9301      	str	r3, [sp, #4]
 80022f8:	2302      	movs	r3, #2
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002300:	2105      	movs	r1, #5
 8002302:	483c      	ldr	r0, [pc, #240]	; (80023f4 <FreqMenu_DrawPresetMenu+0xdcc>)
 8002304:	f00c f92e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002308:	7abb      	ldrb	r3, [r7, #10]
 800230a:	b29a      	uxth	r2, r3
 800230c:	2300      	movs	r3, #0
 800230e:	9301      	str	r3, [sp, #4]
 8002310:	2302      	movs	r3, #2
 8002312:	9300      	str	r3, [sp, #0]
 8002314:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002318:	2105      	movs	r1, #5
 800231a:	4837      	ldr	r0, [pc, #220]	; (80023f8 <FreqMenu_DrawPresetMenu+0xdd0>)
 800231c:	f00c f922 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002320:	7a7b      	ldrb	r3, [r7, #9]
 8002322:	b29a      	uxth	r2, r3
 8002324:	2300      	movs	r3, #0
 8002326:	9301      	str	r3, [sp, #4]
 8002328:	2302      	movs	r3, #2
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002330:	2105      	movs	r1, #5
 8002332:	4832      	ldr	r0, [pc, #200]	; (80023fc <FreqMenu_DrawPresetMenu+0xdd4>)
 8002334:	f00c f916 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002338:	7bfb      	ldrb	r3, [r7, #15]
 800233a:	b29a      	uxth	r2, r3
 800233c:	2300      	movs	r3, #0
 800233e:	9301      	str	r3, [sp, #4]
 8002340:	2302      	movs	r3, #2
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002348:	2178      	movs	r1, #120	; 0x78
 800234a:	482d      	ldr	r0, [pc, #180]	; (8002400 <FreqMenu_DrawPresetMenu+0xdd8>)
 800234c:	f00c f90a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002350:	7bbb      	ldrb	r3, [r7, #14]
 8002352:	b29a      	uxth	r2, r3
 8002354:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002358:	9301      	str	r3, [sp, #4]
 800235a:	2302      	movs	r3, #2
 800235c:	9300      	str	r3, [sp, #0]
 800235e:	2300      	movs	r3, #0
 8002360:	2178      	movs	r1, #120	; 0x78
 8002362:	4828      	ldr	r0, [pc, #160]	; (8002404 <FreqMenu_DrawPresetMenu+0xddc>)
 8002364:	f00c f8fe 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002368:	7b7b      	ldrb	r3, [r7, #13]
 800236a:	b29a      	uxth	r2, r3
 800236c:	2300      	movs	r3, #0
 800236e:	9301      	str	r3, [sp, #4]
 8002370:	2302      	movs	r3, #2
 8002372:	9300      	str	r3, [sp, #0]
 8002374:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002378:	2178      	movs	r1, #120	; 0x78
 800237a:	4823      	ldr	r0, [pc, #140]	; (8002408 <FreqMenu_DrawPresetMenu+0xde0>)
 800237c:	f00c f8f2 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002380:	7b3b      	ldrb	r3, [r7, #12]
 8002382:	b29a      	uxth	r2, r3
 8002384:	2300      	movs	r3, #0
 8002386:	9301      	str	r3, [sp, #4]
 8002388:	2302      	movs	r3, #2
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002390:	2178      	movs	r1, #120	; 0x78
 8002392:	481e      	ldr	r0, [pc, #120]	; (800240c <FreqMenu_DrawPresetMenu+0xde4>)
 8002394:	f00c f8e6 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002398:	7afb      	ldrb	r3, [r7, #11]
 800239a:	b29a      	uxth	r2, r3
 800239c:	2300      	movs	r3, #0
 800239e:	9301      	str	r3, [sp, #4]
 80023a0:	2302      	movs	r3, #2
 80023a2:	9300      	str	r3, [sp, #0]
 80023a4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023a8:	2178      	movs	r1, #120	; 0x78
 80023aa:	4819      	ldr	r0, [pc, #100]	; (8002410 <FreqMenu_DrawPresetMenu+0xde8>)
 80023ac:	f00c f8da 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023b0:	7abb      	ldrb	r3, [r7, #10]
 80023b2:	b29a      	uxth	r2, r3
 80023b4:	2300      	movs	r3, #0
 80023b6:	9301      	str	r3, [sp, #4]
 80023b8:	2302      	movs	r3, #2
 80023ba:	9300      	str	r3, [sp, #0]
 80023bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023c0:	2178      	movs	r1, #120	; 0x78
 80023c2:	4814      	ldr	r0, [pc, #80]	; (8002414 <FreqMenu_DrawPresetMenu+0xdec>)
 80023c4:	f00c f8ce 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80023c8:	7a7b      	ldrb	r3, [r7, #9]
 80023ca:	b29a      	uxth	r2, r3
 80023cc:	2300      	movs	r3, #0
 80023ce:	9301      	str	r3, [sp, #4]
 80023d0:	2302      	movs	r3, #2
 80023d2:	9300      	str	r3, [sp, #0]
 80023d4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80023d8:	2178      	movs	r1, #120	; 0x78
 80023da:	480f      	ldr	r0, [pc, #60]	; (8002418 <FreqMenu_DrawPresetMenu+0xdf0>)
 80023dc:	f00c f8c2 	bl	800e564 <ILI9341_Draw_Text>
				break;
 80023e0:	e3ae      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 80023e2:	bf00      	nop
 80023e4:	080135f8 	.word	0x080135f8
 80023e8:	08013600 	.word	0x08013600
 80023ec:	08013608 	.word	0x08013608
 80023f0:	08013610 	.word	0x08013610
 80023f4:	08013618 	.word	0x08013618
 80023f8:	08013620 	.word	0x08013620
 80023fc:	08013628 	.word	0x08013628
 8002400:	08013630 	.word	0x08013630
 8002404:	08013638 	.word	0x08013638
 8002408:	08013640 	.word	0x08013640
 800240c:	08013648 	.word	0x08013648
 8002410:	08013650 	.word	0x08013650
 8002414:	08013658 	.word	0x08013658
 8002418:	08013660 	.word	0x08013660
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800241c:	7bfb      	ldrb	r3, [r7, #15]
 800241e:	b29a      	uxth	r2, r3
 8002420:	2300      	movs	r3, #0
 8002422:	9301      	str	r3, [sp, #4]
 8002424:	2302      	movs	r3, #2
 8002426:	9300      	str	r3, [sp, #0]
 8002428:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800242c:	2105      	movs	r1, #5
 800242e:	48a4      	ldr	r0, [pc, #656]	; (80026c0 <FreqMenu_DrawPresetMenu+0x1098>)
 8002430:	f00c f898 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002434:	7bbb      	ldrb	r3, [r7, #14]
 8002436:	b29a      	uxth	r2, r3
 8002438:	2300      	movs	r3, #0
 800243a:	9301      	str	r3, [sp, #4]
 800243c:	2302      	movs	r3, #2
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002444:	2105      	movs	r1, #5
 8002446:	489f      	ldr	r0, [pc, #636]	; (80026c4 <FreqMenu_DrawPresetMenu+0x109c>)
 8002448:	f00c f88c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800244c:	7b7b      	ldrb	r3, [r7, #13]
 800244e:	b29a      	uxth	r2, r3
 8002450:	2300      	movs	r3, #0
 8002452:	9301      	str	r3, [sp, #4]
 8002454:	2302      	movs	r3, #2
 8002456:	9300      	str	r3, [sp, #0]
 8002458:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800245c:	2105      	movs	r1, #5
 800245e:	489a      	ldr	r0, [pc, #616]	; (80026c8 <FreqMenu_DrawPresetMenu+0x10a0>)
 8002460:	f00c f880 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002464:	7b3b      	ldrb	r3, [r7, #12]
 8002466:	b29a      	uxth	r2, r3
 8002468:	2300      	movs	r3, #0
 800246a:	9301      	str	r3, [sp, #4]
 800246c:	2302      	movs	r3, #2
 800246e:	9300      	str	r3, [sp, #0]
 8002470:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002474:	2105      	movs	r1, #5
 8002476:	4895      	ldr	r0, [pc, #596]	; (80026cc <FreqMenu_DrawPresetMenu+0x10a4>)
 8002478:	f00c f874 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800247c:	7afb      	ldrb	r3, [r7, #11]
 800247e:	b29a      	uxth	r2, r3
 8002480:	2300      	movs	r3, #0
 8002482:	9301      	str	r3, [sp, #4]
 8002484:	2302      	movs	r3, #2
 8002486:	9300      	str	r3, [sp, #0]
 8002488:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800248c:	2105      	movs	r1, #5
 800248e:	4890      	ldr	r0, [pc, #576]	; (80026d0 <FreqMenu_DrawPresetMenu+0x10a8>)
 8002490:	f00c f868 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002494:	7abb      	ldrb	r3, [r7, #10]
 8002496:	b29a      	uxth	r2, r3
 8002498:	2300      	movs	r3, #0
 800249a:	9301      	str	r3, [sp, #4]
 800249c:	2302      	movs	r3, #2
 800249e:	9300      	str	r3, [sp, #0]
 80024a0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024a4:	2105      	movs	r1, #5
 80024a6:	488b      	ldr	r0, [pc, #556]	; (80026d4 <FreqMenu_DrawPresetMenu+0x10ac>)
 80024a8:	f00c f85c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024ac:	7a7b      	ldrb	r3, [r7, #9]
 80024ae:	b29a      	uxth	r2, r3
 80024b0:	2300      	movs	r3, #0
 80024b2:	9301      	str	r3, [sp, #4]
 80024b4:	2302      	movs	r3, #2
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024bc:	2105      	movs	r1, #5
 80024be:	4886      	ldr	r0, [pc, #536]	; (80026d8 <FreqMenu_DrawPresetMenu+0x10b0>)
 80024c0:	f00c f850 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024c4:	7bfb      	ldrb	r3, [r7, #15]
 80024c6:	b29a      	uxth	r2, r3
 80024c8:	2300      	movs	r3, #0
 80024ca:	9301      	str	r3, [sp, #4]
 80024cc:	2302      	movs	r3, #2
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024d4:	2178      	movs	r1, #120	; 0x78
 80024d6:	4881      	ldr	r0, [pc, #516]	; (80026dc <FreqMenu_DrawPresetMenu+0x10b4>)
 80024d8:	f00c f844 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80024dc:	7bbb      	ldrb	r3, [r7, #14]
 80024de:	b29a      	uxth	r2, r3
 80024e0:	2300      	movs	r3, #0
 80024e2:	9301      	str	r3, [sp, #4]
 80024e4:	2302      	movs	r3, #2
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80024ec:	2178      	movs	r1, #120	; 0x78
 80024ee:	487c      	ldr	r0, [pc, #496]	; (80026e0 <FreqMenu_DrawPresetMenu+0x10b8>)
 80024f0:	f00c f838 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80024f4:	7b7b      	ldrb	r3, [r7, #13]
 80024f6:	b29a      	uxth	r2, r3
 80024f8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80024fc:	9301      	str	r3, [sp, #4]
 80024fe:	2302      	movs	r3, #2
 8002500:	9300      	str	r3, [sp, #0]
 8002502:	2300      	movs	r3, #0
 8002504:	2178      	movs	r1, #120	; 0x78
 8002506:	4877      	ldr	r0, [pc, #476]	; (80026e4 <FreqMenu_DrawPresetMenu+0x10bc>)
 8002508:	f00c f82c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800250c:	7b3b      	ldrb	r3, [r7, #12]
 800250e:	b29a      	uxth	r2, r3
 8002510:	2300      	movs	r3, #0
 8002512:	9301      	str	r3, [sp, #4]
 8002514:	2302      	movs	r3, #2
 8002516:	9300      	str	r3, [sp, #0]
 8002518:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800251c:	2178      	movs	r1, #120	; 0x78
 800251e:	4872      	ldr	r0, [pc, #456]	; (80026e8 <FreqMenu_DrawPresetMenu+0x10c0>)
 8002520:	f00c f820 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002524:	7afb      	ldrb	r3, [r7, #11]
 8002526:	b29a      	uxth	r2, r3
 8002528:	2300      	movs	r3, #0
 800252a:	9301      	str	r3, [sp, #4]
 800252c:	2302      	movs	r3, #2
 800252e:	9300      	str	r3, [sp, #0]
 8002530:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002534:	2178      	movs	r1, #120	; 0x78
 8002536:	486d      	ldr	r0, [pc, #436]	; (80026ec <FreqMenu_DrawPresetMenu+0x10c4>)
 8002538:	f00c f814 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800253c:	7abb      	ldrb	r3, [r7, #10]
 800253e:	b29a      	uxth	r2, r3
 8002540:	2300      	movs	r3, #0
 8002542:	9301      	str	r3, [sp, #4]
 8002544:	2302      	movs	r3, #2
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800254c:	2178      	movs	r1, #120	; 0x78
 800254e:	4868      	ldr	r0, [pc, #416]	; (80026f0 <FreqMenu_DrawPresetMenu+0x10c8>)
 8002550:	f00c f808 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002554:	7a7b      	ldrb	r3, [r7, #9]
 8002556:	b29a      	uxth	r2, r3
 8002558:	2300      	movs	r3, #0
 800255a:	9301      	str	r3, [sp, #4]
 800255c:	2302      	movs	r3, #2
 800255e:	9300      	str	r3, [sp, #0]
 8002560:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002564:	2178      	movs	r1, #120	; 0x78
 8002566:	4863      	ldr	r0, [pc, #396]	; (80026f4 <FreqMenu_DrawPresetMenu+0x10cc>)
 8002568:	f00b fffc 	bl	800e564 <ILI9341_Draw_Text>
				break;
 800256c:	e2e8      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800256e:	7bfb      	ldrb	r3, [r7, #15]
 8002570:	b29a      	uxth	r2, r3
 8002572:	2300      	movs	r3, #0
 8002574:	9301      	str	r3, [sp, #4]
 8002576:	2302      	movs	r3, #2
 8002578:	9300      	str	r3, [sp, #0]
 800257a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800257e:	2105      	movs	r1, #5
 8002580:	484f      	ldr	r0, [pc, #316]	; (80026c0 <FreqMenu_DrawPresetMenu+0x1098>)
 8002582:	f00b ffef 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002586:	7bbb      	ldrb	r3, [r7, #14]
 8002588:	b29a      	uxth	r2, r3
 800258a:	2300      	movs	r3, #0
 800258c:	9301      	str	r3, [sp, #4]
 800258e:	2302      	movs	r3, #2
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002596:	2105      	movs	r1, #5
 8002598:	484a      	ldr	r0, [pc, #296]	; (80026c4 <FreqMenu_DrawPresetMenu+0x109c>)
 800259a:	f00b ffe3 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800259e:	7b7b      	ldrb	r3, [r7, #13]
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	2300      	movs	r3, #0
 80025a4:	9301      	str	r3, [sp, #4]
 80025a6:	2302      	movs	r3, #2
 80025a8:	9300      	str	r3, [sp, #0]
 80025aa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025ae:	2105      	movs	r1, #5
 80025b0:	4845      	ldr	r0, [pc, #276]	; (80026c8 <FreqMenu_DrawPresetMenu+0x10a0>)
 80025b2:	f00b ffd7 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025b6:	7b3b      	ldrb	r3, [r7, #12]
 80025b8:	b29a      	uxth	r2, r3
 80025ba:	2300      	movs	r3, #0
 80025bc:	9301      	str	r3, [sp, #4]
 80025be:	2302      	movs	r3, #2
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025c6:	2105      	movs	r1, #5
 80025c8:	4840      	ldr	r0, [pc, #256]	; (80026cc <FreqMenu_DrawPresetMenu+0x10a4>)
 80025ca:	f00b ffcb 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025ce:	7afb      	ldrb	r3, [r7, #11]
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	2300      	movs	r3, #0
 80025d4:	9301      	str	r3, [sp, #4]
 80025d6:	2302      	movs	r3, #2
 80025d8:	9300      	str	r3, [sp, #0]
 80025da:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025de:	2105      	movs	r1, #5
 80025e0:	483b      	ldr	r0, [pc, #236]	; (80026d0 <FreqMenu_DrawPresetMenu+0x10a8>)
 80025e2:	f00b ffbf 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025e6:	7abb      	ldrb	r3, [r7, #10]
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	2300      	movs	r3, #0
 80025ec:	9301      	str	r3, [sp, #4]
 80025ee:	2302      	movs	r3, #2
 80025f0:	9300      	str	r3, [sp, #0]
 80025f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80025f6:	2105      	movs	r1, #5
 80025f8:	4836      	ldr	r0, [pc, #216]	; (80026d4 <FreqMenu_DrawPresetMenu+0x10ac>)
 80025fa:	f00b ffb3 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80025fe:	7a7b      	ldrb	r3, [r7, #9]
 8002600:	b29a      	uxth	r2, r3
 8002602:	2300      	movs	r3, #0
 8002604:	9301      	str	r3, [sp, #4]
 8002606:	2302      	movs	r3, #2
 8002608:	9300      	str	r3, [sp, #0]
 800260a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800260e:	2105      	movs	r1, #5
 8002610:	4831      	ldr	r0, [pc, #196]	; (80026d8 <FreqMenu_DrawPresetMenu+0x10b0>)
 8002612:	f00b ffa7 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002616:	7bfb      	ldrb	r3, [r7, #15]
 8002618:	b29a      	uxth	r2, r3
 800261a:	2300      	movs	r3, #0
 800261c:	9301      	str	r3, [sp, #4]
 800261e:	2302      	movs	r3, #2
 8002620:	9300      	str	r3, [sp, #0]
 8002622:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002626:	2178      	movs	r1, #120	; 0x78
 8002628:	482c      	ldr	r0, [pc, #176]	; (80026dc <FreqMenu_DrawPresetMenu+0x10b4>)
 800262a:	f00b ff9b 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800262e:	7bbb      	ldrb	r3, [r7, #14]
 8002630:	b29a      	uxth	r2, r3
 8002632:	2300      	movs	r3, #0
 8002634:	9301      	str	r3, [sp, #4]
 8002636:	2302      	movs	r3, #2
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800263e:	2178      	movs	r1, #120	; 0x78
 8002640:	4827      	ldr	r0, [pc, #156]	; (80026e0 <FreqMenu_DrawPresetMenu+0x10b8>)
 8002642:	f00b ff8f 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002646:	7b7b      	ldrb	r3, [r7, #13]
 8002648:	b29a      	uxth	r2, r3
 800264a:	2300      	movs	r3, #0
 800264c:	9301      	str	r3, [sp, #4]
 800264e:	2302      	movs	r3, #2
 8002650:	9300      	str	r3, [sp, #0]
 8002652:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002656:	2178      	movs	r1, #120	; 0x78
 8002658:	4822      	ldr	r0, [pc, #136]	; (80026e4 <FreqMenu_DrawPresetMenu+0x10bc>)
 800265a:	f00b ff83 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800265e:	7b3b      	ldrb	r3, [r7, #12]
 8002660:	b29a      	uxth	r2, r3
 8002662:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002666:	9301      	str	r3, [sp, #4]
 8002668:	2302      	movs	r3, #2
 800266a:	9300      	str	r3, [sp, #0]
 800266c:	2300      	movs	r3, #0
 800266e:	2178      	movs	r1, #120	; 0x78
 8002670:	481d      	ldr	r0, [pc, #116]	; (80026e8 <FreqMenu_DrawPresetMenu+0x10c0>)
 8002672:	f00b ff77 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002676:	7afb      	ldrb	r3, [r7, #11]
 8002678:	b29a      	uxth	r2, r3
 800267a:	2300      	movs	r3, #0
 800267c:	9301      	str	r3, [sp, #4]
 800267e:	2302      	movs	r3, #2
 8002680:	9300      	str	r3, [sp, #0]
 8002682:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002686:	2178      	movs	r1, #120	; 0x78
 8002688:	4818      	ldr	r0, [pc, #96]	; (80026ec <FreqMenu_DrawPresetMenu+0x10c4>)
 800268a:	f00b ff6b 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800268e:	7abb      	ldrb	r3, [r7, #10]
 8002690:	b29a      	uxth	r2, r3
 8002692:	2300      	movs	r3, #0
 8002694:	9301      	str	r3, [sp, #4]
 8002696:	2302      	movs	r3, #2
 8002698:	9300      	str	r3, [sp, #0]
 800269a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800269e:	2178      	movs	r1, #120	; 0x78
 80026a0:	4813      	ldr	r0, [pc, #76]	; (80026f0 <FreqMenu_DrawPresetMenu+0x10c8>)
 80026a2:	f00b ff5f 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026a6:	7a7b      	ldrb	r3, [r7, #9]
 80026a8:	b29a      	uxth	r2, r3
 80026aa:	2300      	movs	r3, #0
 80026ac:	9301      	str	r3, [sp, #4]
 80026ae:	2302      	movs	r3, #2
 80026b0:	9300      	str	r3, [sp, #0]
 80026b2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80026b6:	2178      	movs	r1, #120	; 0x78
 80026b8:	480e      	ldr	r0, [pc, #56]	; (80026f4 <FreqMenu_DrawPresetMenu+0x10cc>)
 80026ba:	f00b ff53 	bl	800e564 <ILI9341_Draw_Text>
				break;
 80026be:	e23f      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 80026c0:	080135f8 	.word	0x080135f8
 80026c4:	08013600 	.word	0x08013600
 80026c8:	08013608 	.word	0x08013608
 80026cc:	08013610 	.word	0x08013610
 80026d0:	08013618 	.word	0x08013618
 80026d4:	08013620 	.word	0x08013620
 80026d8:	08013628 	.word	0x08013628
 80026dc:	08013630 	.word	0x08013630
 80026e0:	08013638 	.word	0x08013638
 80026e4:	08013640 	.word	0x08013640
 80026e8:	08013648 	.word	0x08013648
 80026ec:	08013650 	.word	0x08013650
 80026f0:	08013658 	.word	0x08013658
 80026f4:	08013660 	.word	0x08013660
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80026f8:	7bfb      	ldrb	r3, [r7, #15]
 80026fa:	b29a      	uxth	r2, r3
 80026fc:	2300      	movs	r3, #0
 80026fe:	9301      	str	r3, [sp, #4]
 8002700:	2302      	movs	r3, #2
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002708:	2105      	movs	r1, #5
 800270a:	48a4      	ldr	r0, [pc, #656]	; (800299c <FreqMenu_DrawPresetMenu+0x1374>)
 800270c:	f00b ff2a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002710:	7bbb      	ldrb	r3, [r7, #14]
 8002712:	b29a      	uxth	r2, r3
 8002714:	2300      	movs	r3, #0
 8002716:	9301      	str	r3, [sp, #4]
 8002718:	2302      	movs	r3, #2
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002720:	2105      	movs	r1, #5
 8002722:	489f      	ldr	r0, [pc, #636]	; (80029a0 <FreqMenu_DrawPresetMenu+0x1378>)
 8002724:	f00b ff1e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002728:	7b7b      	ldrb	r3, [r7, #13]
 800272a:	b29a      	uxth	r2, r3
 800272c:	2300      	movs	r3, #0
 800272e:	9301      	str	r3, [sp, #4]
 8002730:	2302      	movs	r3, #2
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002738:	2105      	movs	r1, #5
 800273a:	489a      	ldr	r0, [pc, #616]	; (80029a4 <FreqMenu_DrawPresetMenu+0x137c>)
 800273c:	f00b ff12 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002740:	7b3b      	ldrb	r3, [r7, #12]
 8002742:	b29a      	uxth	r2, r3
 8002744:	2300      	movs	r3, #0
 8002746:	9301      	str	r3, [sp, #4]
 8002748:	2302      	movs	r3, #2
 800274a:	9300      	str	r3, [sp, #0]
 800274c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002750:	2105      	movs	r1, #5
 8002752:	4895      	ldr	r0, [pc, #596]	; (80029a8 <FreqMenu_DrawPresetMenu+0x1380>)
 8002754:	f00b ff06 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002758:	7afb      	ldrb	r3, [r7, #11]
 800275a:	b29a      	uxth	r2, r3
 800275c:	2300      	movs	r3, #0
 800275e:	9301      	str	r3, [sp, #4]
 8002760:	2302      	movs	r3, #2
 8002762:	9300      	str	r3, [sp, #0]
 8002764:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002768:	2105      	movs	r1, #5
 800276a:	4890      	ldr	r0, [pc, #576]	; (80029ac <FreqMenu_DrawPresetMenu+0x1384>)
 800276c:	f00b fefa 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002770:	7abb      	ldrb	r3, [r7, #10]
 8002772:	b29a      	uxth	r2, r3
 8002774:	2300      	movs	r3, #0
 8002776:	9301      	str	r3, [sp, #4]
 8002778:	2302      	movs	r3, #2
 800277a:	9300      	str	r3, [sp, #0]
 800277c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002780:	2105      	movs	r1, #5
 8002782:	488b      	ldr	r0, [pc, #556]	; (80029b0 <FreqMenu_DrawPresetMenu+0x1388>)
 8002784:	f00b feee 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002788:	7a7b      	ldrb	r3, [r7, #9]
 800278a:	b29a      	uxth	r2, r3
 800278c:	2300      	movs	r3, #0
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	2302      	movs	r3, #2
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002798:	2105      	movs	r1, #5
 800279a:	4886      	ldr	r0, [pc, #536]	; (80029b4 <FreqMenu_DrawPresetMenu+0x138c>)
 800279c:	f00b fee2 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027a0:	7bfb      	ldrb	r3, [r7, #15]
 80027a2:	b29a      	uxth	r2, r3
 80027a4:	2300      	movs	r3, #0
 80027a6:	9301      	str	r3, [sp, #4]
 80027a8:	2302      	movs	r3, #2
 80027aa:	9300      	str	r3, [sp, #0]
 80027ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027b0:	2178      	movs	r1, #120	; 0x78
 80027b2:	4881      	ldr	r0, [pc, #516]	; (80029b8 <FreqMenu_DrawPresetMenu+0x1390>)
 80027b4:	f00b fed6 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027b8:	7bbb      	ldrb	r3, [r7, #14]
 80027ba:	b29a      	uxth	r2, r3
 80027bc:	2300      	movs	r3, #0
 80027be:	9301      	str	r3, [sp, #4]
 80027c0:	2302      	movs	r3, #2
 80027c2:	9300      	str	r3, [sp, #0]
 80027c4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027c8:	2178      	movs	r1, #120	; 0x78
 80027ca:	487c      	ldr	r0, [pc, #496]	; (80029bc <FreqMenu_DrawPresetMenu+0x1394>)
 80027cc:	f00b feca 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027d0:	7b7b      	ldrb	r3, [r7, #13]
 80027d2:	b29a      	uxth	r2, r3
 80027d4:	2300      	movs	r3, #0
 80027d6:	9301      	str	r3, [sp, #4]
 80027d8:	2302      	movs	r3, #2
 80027da:	9300      	str	r3, [sp, #0]
 80027dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027e0:	2178      	movs	r1, #120	; 0x78
 80027e2:	4877      	ldr	r0, [pc, #476]	; (80029c0 <FreqMenu_DrawPresetMenu+0x1398>)
 80027e4:	f00b febe 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80027e8:	7b3b      	ldrb	r3, [r7, #12]
 80027ea:	b29a      	uxth	r2, r3
 80027ec:	2300      	movs	r3, #0
 80027ee:	9301      	str	r3, [sp, #4]
 80027f0:	2302      	movs	r3, #2
 80027f2:	9300      	str	r3, [sp, #0]
 80027f4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80027f8:	2178      	movs	r1, #120	; 0x78
 80027fa:	4872      	ldr	r0, [pc, #456]	; (80029c4 <FreqMenu_DrawPresetMenu+0x139c>)
 80027fc:	f00b feb2 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002800:	7afb      	ldrb	r3, [r7, #11]
 8002802:	b29a      	uxth	r2, r3
 8002804:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002808:	9301      	str	r3, [sp, #4]
 800280a:	2302      	movs	r3, #2
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	2300      	movs	r3, #0
 8002810:	2178      	movs	r1, #120	; 0x78
 8002812:	486d      	ldr	r0, [pc, #436]	; (80029c8 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002814:	f00b fea6 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002818:	7abb      	ldrb	r3, [r7, #10]
 800281a:	b29a      	uxth	r2, r3
 800281c:	2300      	movs	r3, #0
 800281e:	9301      	str	r3, [sp, #4]
 8002820:	2302      	movs	r3, #2
 8002822:	9300      	str	r3, [sp, #0]
 8002824:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002828:	2178      	movs	r1, #120	; 0x78
 800282a:	4868      	ldr	r0, [pc, #416]	; (80029cc <FreqMenu_DrawPresetMenu+0x13a4>)
 800282c:	f00b fe9a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002830:	7a7b      	ldrb	r3, [r7, #9]
 8002832:	b29a      	uxth	r2, r3
 8002834:	2300      	movs	r3, #0
 8002836:	9301      	str	r3, [sp, #4]
 8002838:	2302      	movs	r3, #2
 800283a:	9300      	str	r3, [sp, #0]
 800283c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002840:	2178      	movs	r1, #120	; 0x78
 8002842:	4863      	ldr	r0, [pc, #396]	; (80029d0 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002844:	f00b fe8e 	bl	800e564 <ILI9341_Draw_Text>
			break;
 8002848:	e17a      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800284a:	7bfb      	ldrb	r3, [r7, #15]
 800284c:	b29a      	uxth	r2, r3
 800284e:	2300      	movs	r3, #0
 8002850:	9301      	str	r3, [sp, #4]
 8002852:	2302      	movs	r3, #2
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800285a:	2105      	movs	r1, #5
 800285c:	484f      	ldr	r0, [pc, #316]	; (800299c <FreqMenu_DrawPresetMenu+0x1374>)
 800285e:	f00b fe81 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002862:	7bbb      	ldrb	r3, [r7, #14]
 8002864:	b29a      	uxth	r2, r3
 8002866:	2300      	movs	r3, #0
 8002868:	9301      	str	r3, [sp, #4]
 800286a:	2302      	movs	r3, #2
 800286c:	9300      	str	r3, [sp, #0]
 800286e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002872:	2105      	movs	r1, #5
 8002874:	484a      	ldr	r0, [pc, #296]	; (80029a0 <FreqMenu_DrawPresetMenu+0x1378>)
 8002876:	f00b fe75 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800287a:	7b7b      	ldrb	r3, [r7, #13]
 800287c:	b29a      	uxth	r2, r3
 800287e:	2300      	movs	r3, #0
 8002880:	9301      	str	r3, [sp, #4]
 8002882:	2302      	movs	r3, #2
 8002884:	9300      	str	r3, [sp, #0]
 8002886:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800288a:	2105      	movs	r1, #5
 800288c:	4845      	ldr	r0, [pc, #276]	; (80029a4 <FreqMenu_DrawPresetMenu+0x137c>)
 800288e:	f00b fe69 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002892:	7b3b      	ldrb	r3, [r7, #12]
 8002894:	b29a      	uxth	r2, r3
 8002896:	2300      	movs	r3, #0
 8002898:	9301      	str	r3, [sp, #4]
 800289a:	2302      	movs	r3, #2
 800289c:	9300      	str	r3, [sp, #0]
 800289e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028a2:	2105      	movs	r1, #5
 80028a4:	4840      	ldr	r0, [pc, #256]	; (80029a8 <FreqMenu_DrawPresetMenu+0x1380>)
 80028a6:	f00b fe5d 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028aa:	7afb      	ldrb	r3, [r7, #11]
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	2300      	movs	r3, #0
 80028b0:	9301      	str	r3, [sp, #4]
 80028b2:	2302      	movs	r3, #2
 80028b4:	9300      	str	r3, [sp, #0]
 80028b6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028ba:	2105      	movs	r1, #5
 80028bc:	483b      	ldr	r0, [pc, #236]	; (80029ac <FreqMenu_DrawPresetMenu+0x1384>)
 80028be:	f00b fe51 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028c2:	7abb      	ldrb	r3, [r7, #10]
 80028c4:	b29a      	uxth	r2, r3
 80028c6:	2300      	movs	r3, #0
 80028c8:	9301      	str	r3, [sp, #4]
 80028ca:	2302      	movs	r3, #2
 80028cc:	9300      	str	r3, [sp, #0]
 80028ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028d2:	2105      	movs	r1, #5
 80028d4:	4836      	ldr	r0, [pc, #216]	; (80029b0 <FreqMenu_DrawPresetMenu+0x1388>)
 80028d6:	f00b fe45 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028da:	7a7b      	ldrb	r3, [r7, #9]
 80028dc:	b29a      	uxth	r2, r3
 80028de:	2300      	movs	r3, #0
 80028e0:	9301      	str	r3, [sp, #4]
 80028e2:	2302      	movs	r3, #2
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80028ea:	2105      	movs	r1, #5
 80028ec:	4831      	ldr	r0, [pc, #196]	; (80029b4 <FreqMenu_DrawPresetMenu+0x138c>)
 80028ee:	f00b fe39 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80028f2:	7bfb      	ldrb	r3, [r7, #15]
 80028f4:	b29a      	uxth	r2, r3
 80028f6:	2300      	movs	r3, #0
 80028f8:	9301      	str	r3, [sp, #4]
 80028fa:	2302      	movs	r3, #2
 80028fc:	9300      	str	r3, [sp, #0]
 80028fe:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002902:	2178      	movs	r1, #120	; 0x78
 8002904:	482c      	ldr	r0, [pc, #176]	; (80029b8 <FreqMenu_DrawPresetMenu+0x1390>)
 8002906:	f00b fe2d 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800290a:	7bbb      	ldrb	r3, [r7, #14]
 800290c:	b29a      	uxth	r2, r3
 800290e:	2300      	movs	r3, #0
 8002910:	9301      	str	r3, [sp, #4]
 8002912:	2302      	movs	r3, #2
 8002914:	9300      	str	r3, [sp, #0]
 8002916:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800291a:	2178      	movs	r1, #120	; 0x78
 800291c:	4827      	ldr	r0, [pc, #156]	; (80029bc <FreqMenu_DrawPresetMenu+0x1394>)
 800291e:	f00b fe21 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002922:	7b7b      	ldrb	r3, [r7, #13]
 8002924:	b29a      	uxth	r2, r3
 8002926:	2300      	movs	r3, #0
 8002928:	9301      	str	r3, [sp, #4]
 800292a:	2302      	movs	r3, #2
 800292c:	9300      	str	r3, [sp, #0]
 800292e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002932:	2178      	movs	r1, #120	; 0x78
 8002934:	4822      	ldr	r0, [pc, #136]	; (80029c0 <FreqMenu_DrawPresetMenu+0x1398>)
 8002936:	f00b fe15 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800293a:	7b3b      	ldrb	r3, [r7, #12]
 800293c:	b29a      	uxth	r2, r3
 800293e:	2300      	movs	r3, #0
 8002940:	9301      	str	r3, [sp, #4]
 8002942:	2302      	movs	r3, #2
 8002944:	9300      	str	r3, [sp, #0]
 8002946:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800294a:	2178      	movs	r1, #120	; 0x78
 800294c:	481d      	ldr	r0, [pc, #116]	; (80029c4 <FreqMenu_DrawPresetMenu+0x139c>)
 800294e:	f00b fe09 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002952:	7afb      	ldrb	r3, [r7, #11]
 8002954:	b29a      	uxth	r2, r3
 8002956:	2300      	movs	r3, #0
 8002958:	9301      	str	r3, [sp, #4]
 800295a:	2302      	movs	r3, #2
 800295c:	9300      	str	r3, [sp, #0]
 800295e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002962:	2178      	movs	r1, #120	; 0x78
 8002964:	4818      	ldr	r0, [pc, #96]	; (80029c8 <FreqMenu_DrawPresetMenu+0x13a0>)
 8002966:	f00b fdfd 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800296a:	7abb      	ldrb	r3, [r7, #10]
 800296c:	b29a      	uxth	r2, r3
 800296e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002972:	9301      	str	r3, [sp, #4]
 8002974:	2302      	movs	r3, #2
 8002976:	9300      	str	r3, [sp, #0]
 8002978:	2300      	movs	r3, #0
 800297a:	2178      	movs	r1, #120	; 0x78
 800297c:	4813      	ldr	r0, [pc, #76]	; (80029cc <FreqMenu_DrawPresetMenu+0x13a4>)
 800297e:	f00b fdf1 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002982:	7a7b      	ldrb	r3, [r7, #9]
 8002984:	b29a      	uxth	r2, r3
 8002986:	2300      	movs	r3, #0
 8002988:	9301      	str	r3, [sp, #4]
 800298a:	2302      	movs	r3, #2
 800298c:	9300      	str	r3, [sp, #0]
 800298e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002992:	2178      	movs	r1, #120	; 0x78
 8002994:	480e      	ldr	r0, [pc, #56]	; (80029d0 <FreqMenu_DrawPresetMenu+0x13a8>)
 8002996:	f00b fde5 	bl	800e564 <ILI9341_Draw_Text>
			break;
 800299a:	e0d1      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 800299c:	080135f8 	.word	0x080135f8
 80029a0:	08013600 	.word	0x08013600
 80029a4:	08013608 	.word	0x08013608
 80029a8:	08013610 	.word	0x08013610
 80029ac:	08013618 	.word	0x08013618
 80029b0:	08013620 	.word	0x08013620
 80029b4:	08013628 	.word	0x08013628
 80029b8:	08013630 	.word	0x08013630
 80029bc:	08013638 	.word	0x08013638
 80029c0:	08013640 	.word	0x08013640
 80029c4:	08013648 	.word	0x08013648
 80029c8:	08013650 	.word	0x08013650
 80029cc:	08013658 	.word	0x08013658
 80029d0:	08013660 	.word	0x08013660
				ILI9341_Draw_Text("- 1Hz", 		5, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029d4:	7bfb      	ldrb	r3, [r7, #15]
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	2300      	movs	r3, #0
 80029da:	9301      	str	r3, [sp, #4]
 80029dc:	2302      	movs	r3, #2
 80029de:	9300      	str	r3, [sp, #0]
 80029e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029e4:	2105      	movs	r1, #5
 80029e6:	4858      	ldr	r0, [pc, #352]	; (8002b48 <FreqMenu_DrawPresetMenu+0x1520>)
 80029e8:	f00b fdbc 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10Hz", 	5, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80029ec:	7bbb      	ldrb	r3, [r7, #14]
 80029ee:	b29a      	uxth	r2, r3
 80029f0:	2300      	movs	r3, #0
 80029f2:	9301      	str	r3, [sp, #4]
 80029f4:	2302      	movs	r3, #2
 80029f6:	9300      	str	r3, [sp, #0]
 80029f8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80029fc:	2105      	movs	r1, #5
 80029fe:	4853      	ldr	r0, [pc, #332]	; (8002b4c <FreqMenu_DrawPresetMenu+0x1524>)
 8002a00:	f00b fdb0 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50Hz", 	5, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a04:	7b7b      	ldrb	r3, [r7, #13]
 8002a06:	b29a      	uxth	r2, r3
 8002a08:	2300      	movs	r3, #0
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	2302      	movs	r3, #2
 8002a0e:	9300      	str	r3, [sp, #0]
 8002a10:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a14:	2105      	movs	r1, #5
 8002a16:	484e      	ldr	r0, [pc, #312]	; (8002b50 <FreqMenu_DrawPresetMenu+0x1528>)
 8002a18:	f00b fda4 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100Hz", 	5, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a1c:	7b3b      	ldrb	r3, [r7, #12]
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	2300      	movs	r3, #0
 8002a22:	9301      	str	r3, [sp, #4]
 8002a24:	2302      	movs	r3, #2
 8002a26:	9300      	str	r3, [sp, #0]
 8002a28:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a2c:	2105      	movs	r1, #5
 8002a2e:	4849      	ldr	r0, [pc, #292]	; (8002b54 <FreqMenu_DrawPresetMenu+0x152c>)
 8002a30:	f00b fd98 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 250Hz", 	5, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a34:	7afb      	ldrb	r3, [r7, #11]
 8002a36:	b29a      	uxth	r2, r3
 8002a38:	2300      	movs	r3, #0
 8002a3a:	9301      	str	r3, [sp, #4]
 8002a3c:	2302      	movs	r3, #2
 8002a3e:	9300      	str	r3, [sp, #0]
 8002a40:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a44:	2105      	movs	r1, #5
 8002a46:	4844      	ldr	r0, [pc, #272]	; (8002b58 <FreqMenu_DrawPresetMenu+0x1530>)
 8002a48:	f00b fd8c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 500Hz",	5, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a4c:	7abb      	ldrb	r3, [r7, #10]
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	2300      	movs	r3, #0
 8002a52:	9301      	str	r3, [sp, #4]
 8002a54:	2302      	movs	r3, #2
 8002a56:	9300      	str	r3, [sp, #0]
 8002a58:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a5c:	2105      	movs	r1, #5
 8002a5e:	483f      	ldr	r0, [pc, #252]	; (8002b5c <FreqMenu_DrawPresetMenu+0x1534>)
 8002a60:	f00b fd80 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 750Hz", 	5, menu_pos_y7, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a64:	7a7b      	ldrb	r3, [r7, #9]
 8002a66:	b29a      	uxth	r2, r3
 8002a68:	2300      	movs	r3, #0
 8002a6a:	9301      	str	r3, [sp, #4]
 8002a6c:	2302      	movs	r3, #2
 8002a6e:	9300      	str	r3, [sp, #0]
 8002a70:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a74:	2105      	movs	r1, #5
 8002a76:	483a      	ldr	r0, [pc, #232]	; (8002b60 <FreqMenu_DrawPresetMenu+0x1538>)
 8002a78:	f00b fd74 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 1KHz", 	120, menu_pos_y1, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a7c:	7bfb      	ldrb	r3, [r7, #15]
 8002a7e:	b29a      	uxth	r2, r3
 8002a80:	2300      	movs	r3, #0
 8002a82:	9301      	str	r3, [sp, #4]
 8002a84:	2302      	movs	r3, #2
 8002a86:	9300      	str	r3, [sp, #0]
 8002a88:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002a8c:	2178      	movs	r1, #120	; 0x78
 8002a8e:	4835      	ldr	r0, [pc, #212]	; (8002b64 <FreqMenu_DrawPresetMenu+0x153c>)
 8002a90:	f00b fd68 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 5KHz", 	120, menu_pos_y2, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002a94:	7bbb      	ldrb	r3, [r7, #14]
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	2300      	movs	r3, #0
 8002a9a:	9301      	str	r3, [sp, #4]
 8002a9c:	2302      	movs	r3, #2
 8002a9e:	9300      	str	r3, [sp, #0]
 8002aa0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002aa4:	2178      	movs	r1, #120	; 0x78
 8002aa6:	4830      	ldr	r0, [pc, #192]	; (8002b68 <FreqMenu_DrawPresetMenu+0x1540>)
 8002aa8:	f00b fd5c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 10KHz", 	120, menu_pos_y3, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002aac:	7b7b      	ldrb	r3, [r7, #13]
 8002aae:	b29a      	uxth	r2, r3
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	9301      	str	r3, [sp, #4]
 8002ab4:	2302      	movs	r3, #2
 8002ab6:	9300      	str	r3, [sp, #0]
 8002ab8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002abc:	2178      	movs	r1, #120	; 0x78
 8002abe:	482b      	ldr	r0, [pc, #172]	; (8002b6c <FreqMenu_DrawPresetMenu+0x1544>)
 8002ac0:	f00b fd50 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 25KHz", 	120, menu_pos_y4, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002ac4:	7b3b      	ldrb	r3, [r7, #12]
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	2300      	movs	r3, #0
 8002aca:	9301      	str	r3, [sp, #4]
 8002acc:	2302      	movs	r3, #2
 8002ace:	9300      	str	r3, [sp, #0]
 8002ad0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ad4:	2178      	movs	r1, #120	; 0x78
 8002ad6:	4826      	ldr	r0, [pc, #152]	; (8002b70 <FreqMenu_DrawPresetMenu+0x1548>)
 8002ad8:	f00b fd44 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 50KHz", 	120, menu_pos_y5, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002adc:	7afb      	ldrb	r3, [r7, #11]
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	9301      	str	r3, [sp, #4]
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	9300      	str	r3, [sp, #0]
 8002ae8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002aec:	2178      	movs	r1, #120	; 0x78
 8002aee:	4821      	ldr	r0, [pc, #132]	; (8002b74 <FreqMenu_DrawPresetMenu+0x154c>)
 8002af0:	f00b fd38 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 75KHz",	120, menu_pos_y6, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002af4:	7abb      	ldrb	r3, [r7, #10]
 8002af6:	b29a      	uxth	r2, r3
 8002af8:	2300      	movs	r3, #0
 8002afa:	9301      	str	r3, [sp, #4]
 8002afc:	2302      	movs	r3, #2
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002b04:	2178      	movs	r1, #120	; 0x78
 8002b06:	481c      	ldr	r0, [pc, #112]	; (8002b78 <FreqMenu_DrawPresetMenu+0x1550>)
 8002b08:	f00b fd2c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- 100KHz", 	120, menu_pos_y7, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002b0c:	7a7b      	ldrb	r3, [r7, #9]
 8002b0e:	b29a      	uxth	r2, r3
 8002b10:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002b14:	9301      	str	r3, [sp, #4]
 8002b16:	2302      	movs	r3, #2
 8002b18:	9300      	str	r3, [sp, #0]
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	2178      	movs	r1, #120	; 0x78
 8002b1e:	4817      	ldr	r0, [pc, #92]	; (8002b7c <FreqMenu_DrawPresetMenu+0x1554>)
 8002b20:	f00b fd20 	bl	800e564 <ILI9341_Draw_Text>
			break;
 8002b24:	bf00      	nop
 8002b26:	e00b      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
		ILI9341_Draw_Text("FreqMenus::FreqMenu_DrawFreqPresetMenu() Error", 		5, 180, ERR_FGCOLOUR, 1, ERR_BGCOLOUR);
 8002b28:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002b2c:	9301      	str	r3, [sp, #4]
 8002b2e:	2301      	movs	r3, #1
 8002b30:	9300      	str	r3, [sp, #0]
 8002b32:	2300      	movs	r3, #0
 8002b34:	22b4      	movs	r2, #180	; 0xb4
 8002b36:	2105      	movs	r1, #5
 8002b38:	4811      	ldr	r0, [pc, #68]	; (8002b80 <FreqMenu_DrawPresetMenu+0x1558>)
 8002b3a:	f00b fd13 	bl	800e564 <ILI9341_Draw_Text>
}
 8002b3e:	e7ff      	b.n	8002b40 <FreqMenu_DrawPresetMenu+0x1518>
 8002b40:	bf00      	nop
 8002b42:	3710      	adds	r7, #16
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	080135f8 	.word	0x080135f8
 8002b4c:	08013600 	.word	0x08013600
 8002b50:	08013608 	.word	0x08013608
 8002b54:	08013610 	.word	0x08013610
 8002b58:	08013618 	.word	0x08013618
 8002b5c:	08013620 	.word	0x08013620
 8002b60:	08013628 	.word	0x08013628
 8002b64:	08013630 	.word	0x08013630
 8002b68:	08013638 	.word	0x08013638
 8002b6c:	08013640 	.word	0x08013640
 8002b70:	08013648 	.word	0x08013648
 8002b74:	08013650 	.word	0x08013650
 8002b78:	08013658 	.word	0x08013658
 8002b7c:	08013660 	.word	0x08013660
 8002b80:	0801366c 	.word	0x0801366c

08002b84 <FreqMenu_DrawAdjustMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawAdjustMenu()
{
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b082      	sub	sp, #8
 8002b88:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->ADJUST", 5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002b8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b8e:	9301      	str	r3, [sp, #4]
 8002b90:	2302      	movs	r3, #2
 8002b92:	9300      	str	r3, [sp, #0]
 8002b94:	2300      	movs	r3, #0
 8002b96:	220a      	movs	r2, #10
 8002b98:	2105      	movs	r1, #5
 8002b9a:	4804      	ldr	r0, [pc, #16]	; (8002bac <FreqMenu_DrawAdjustMenu+0x28>)
 8002b9c:	f00b fce2 	bl	800e564 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8002ba0:	f7fe f9bc 	bl	8000f1c <DM_DisplayFormattedOutput>
	//snprintf(freq, sizeof(freq), "%u", (uint8_t)FreqO_GetOutputFreq());
	if(DM_AddDigitPadding((uint16_t)FreqO_GetOutputFreq(), freq, sizeof(freq)) == 0)
		ILI9341_Draw_Text(freq, 250, 150, WHITE, 1, BLACK);
*/

}
 8002ba4:	bf00      	nop
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
 8002baa:	bf00      	nop
 8002bac:	0801369c 	.word	0x0801369c

08002bb0 <FreqMenu_DrawSweepMenu>:
 *	@param None
 *	@retval None
 *
 */
void FreqMenu_DrawSweepMenu()
{
 8002bb0:	b5b0      	push	{r4, r5, r7, lr}
 8002bb2:	b0a0      	sub	sp, #128	; 0x80
 8002bb4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FREQ->SWEEP", 	5, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8002bb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002bba:	9301      	str	r3, [sp, #4]
 8002bbc:	2302      	movs	r3, #2
 8002bbe:	9300      	str	r3, [sp, #0]
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	220a      	movs	r2, #10
 8002bc4:	2105      	movs	r1, #5
 8002bc6:	48a1      	ldr	r0, [pc, #644]	; (8002e4c <FreqMenu_DrawSweepMenu+0x29c>)
 8002bc8:	f00b fccc 	bl	800e564 <ILI9341_Draw_Text>


	// draw enabled status


	char enabled_text[20] = "";
 8002bcc:	2300      	movs	r3, #0
 8002bce:	667b      	str	r3, [r7, #100]	; 0x64
 8002bd0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	601a      	str	r2, [r3, #0]
 8002bd8:	605a      	str	r2, [r3, #4]
 8002bda:	609a      	str	r2, [r3, #8]
 8002bdc:	60da      	str	r2, [r3, #12]
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002bde:	4b9c      	ldr	r3, [pc, #624]	; (8002e50 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0301 	and.w	r3, r3, #1
 8002be6:	2b01      	cmp	r3, #1
 8002be8:	d109      	bne.n	8002bfe <FreqMenu_DrawSweepMenu+0x4e>
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  RUNNING");
 8002bea:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002bee:	4a99      	ldr	r2, [pc, #612]	; (8002e54 <FreqMenu_DrawSweepMenu+0x2a4>)
 8002bf0:	461c      	mov	r4, r3
 8002bf2:	4615      	mov	r5, r2
 8002bf4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002bf6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002bf8:	682b      	ldr	r3, [r5, #0]
 8002bfa:	7023      	strb	r3, [r4, #0]
 8002bfc:	e008      	b.n	8002c10 <FreqMenu_DrawSweepMenu+0x60>
	}
	else
	{
		snprintf(enabled_text, sizeof(enabled_text), "STATUS:  STOPPED");
 8002bfe:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002c02:	4a95      	ldr	r2, [pc, #596]	; (8002e58 <FreqMenu_DrawSweepMenu+0x2a8>)
 8002c04:	461c      	mov	r4, r3
 8002c06:	4615      	mov	r5, r2
 8002c08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002c0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002c0c:	682b      	ldr	r3, [r5, #0]
 8002c0e:	7023      	strb	r3, [r4, #0]
	}

	ILI9341_Draw_Text(enabled_text, 5, 40, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c10:	f107 0064 	add.w	r0, r7, #100	; 0x64
 8002c14:	2300      	movs	r3, #0
 8002c16:	9301      	str	r3, [sp, #4]
 8002c18:	2302      	movs	r3, #2
 8002c1a:	9300      	str	r3, [sp, #0]
 8002c1c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c20:	2228      	movs	r2, #40	; 0x28
 8002c22:	2105      	movs	r1, #5
 8002c24:	f00b fc9e 	bl	800e564 <ILI9341_Draw_Text>

	// draw output freq status
	char out_hertz[25] = "";
 8002c28:	2300      	movs	r3, #0
 8002c2a:	64bb      	str	r3, [r7, #72]	; 0x48
 8002c2c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8002c30:	2200      	movs	r2, #0
 8002c32:	601a      	str	r2, [r3, #0]
 8002c34:	605a      	str	r2, [r3, #4]
 8002c36:	609a      	str	r2, [r3, #8]
 8002c38:	60da      	str	r2, [r3, #12]
 8002c3a:	611a      	str	r2, [r3, #16]
 8002c3c:	751a      	strb	r2, [r3, #20]
	snprintf(out_hertz, sizeof(out_hertz), "OUTPUT: %7.2f Hz", SM_GetOutputInHertz());
 8002c3e:	f003 fa3d 	bl	80060bc <SM_GetOutputInHertz>
 8002c42:	ee10 3a10 	vmov	r3, s0
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7fd fca6 	bl	8000598 <__aeabi_f2d>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	460c      	mov	r4, r1
 8002c50:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c54:	e9cd 3400 	strd	r3, r4, [sp]
 8002c58:	4a80      	ldr	r2, [pc, #512]	; (8002e5c <FreqMenu_DrawSweepMenu+0x2ac>)
 8002c5a:	2119      	movs	r1, #25
 8002c5c:	f00d f83e 	bl	800fcdc <sniprintf>
	ILI9341_Draw_Text(out_hertz, 5, 60, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c60:	f107 0048 	add.w	r0, r7, #72	; 0x48
 8002c64:	2300      	movs	r3, #0
 8002c66:	9301      	str	r3, [sp, #4]
 8002c68:	2302      	movs	r3, #2
 8002c6a:	9300      	str	r3, [sp, #0]
 8002c6c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c70:	223c      	movs	r2, #60	; 0x3c
 8002c72:	2105      	movs	r1, #5
 8002c74:	f00b fc76 	bl	800e564 <ILI9341_Draw_Text>
		//snprintf(dir_text, sizeof(dir_text), "DIRECTION:  N/A");
	}
	else
	{
*/
		ILI9341_Draw_Text("SWEEP MODE:", 5, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c78:	2300      	movs	r3, #0
 8002c7a:	9301      	str	r3, [sp, #4]
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002c84:	2264      	movs	r2, #100	; 0x64
 8002c86:	2105      	movs	r1, #5
 8002c88:	4875      	ldr	r0, [pc, #468]	; (8002e60 <FreqMenu_DrawSweepMenu+0x2b0>)
 8002c8a:	f00b fc6b 	bl	800e564 <ILI9341_Draw_Text>

		// get direction
		if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8002c8e:	4b70      	ldr	r3, [pc, #448]	; (8002e50 <FreqMenu_DrawSweepMenu+0x2a0>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	f003 0310 	and.w	r3, r3, #16
 8002c96:	2b10      	cmp	r3, #16
 8002c98:	d117      	bne.n	8002cca <FreqMenu_DrawSweepMenu+0x11a>
		{
			ILI9341_Draw_Text("UP", 235, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	9301      	str	r3, [sp, #4]
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	9300      	str	r3, [sp, #0]
 8002ca2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ca6:	2264      	movs	r2, #100	; 0x64
 8002ca8:	21eb      	movs	r1, #235	; 0xeb
 8002caa:	486e      	ldr	r0, [pc, #440]	; (8002e64 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002cac:	f00b fc5a 	bl	800e564 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("DOWN", 265, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002cb0:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002cb4:	9301      	str	r3, [sp, #4]
 8002cb6:	2302      	movs	r3, #2
 8002cb8:	9300      	str	r3, [sp, #0]
 8002cba:	2300      	movs	r3, #0
 8002cbc:	2264      	movs	r2, #100	; 0x64
 8002cbe:	f240 1109 	movw	r1, #265	; 0x109
 8002cc2:	4869      	ldr	r0, [pc, #420]	; (8002e68 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002cc4:	f00b fc4e 	bl	800e564 <ILI9341_Draw_Text>
 8002cc8:	e016      	b.n	8002cf8 <FreqMenu_DrawSweepMenu+0x148>
		}
		else
		{
			ILI9341_Draw_Text("DOWN", 265, 100, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002cca:	2300      	movs	r3, #0
 8002ccc:	9301      	str	r3, [sp, #4]
 8002cce:	2302      	movs	r3, #2
 8002cd0:	9300      	str	r3, [sp, #0]
 8002cd2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002cd6:	2264      	movs	r2, #100	; 0x64
 8002cd8:	f240 1109 	movw	r1, #265	; 0x109
 8002cdc:	4862      	ldr	r0, [pc, #392]	; (8002e68 <FreqMenu_DrawSweepMenu+0x2b8>)
 8002cde:	f00b fc41 	bl	800e564 <ILI9341_Draw_Text>
			ILI9341_Draw_Text("UP", 235, 100, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002ce2:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002ce6:	9301      	str	r3, [sp, #4]
 8002ce8:	2302      	movs	r3, #2
 8002cea:	9300      	str	r3, [sp, #0]
 8002cec:	2300      	movs	r3, #0
 8002cee:	2264      	movs	r2, #100	; 0x64
 8002cf0:	21eb      	movs	r1, #235	; 0xeb
 8002cf2:	485c      	ldr	r0, [pc, #368]	; (8002e64 <FreqMenu_DrawSweepMenu+0x2b4>)
 8002cf4:	f00b fc36 	bl	800e564 <ILI9341_Draw_Text>




	// draw rate status
	if(theCurrentEncoderSweepFunction == ENCODER_SWEEP_SPEED_FUNCTION)
 8002cf8:	4b5c      	ldr	r3, [pc, #368]	; (8002e6c <FreqMenu_DrawSweepMenu+0x2bc>)
 8002cfa:	781b      	ldrb	r3, [r3, #0]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d10b      	bne.n	8002d18 <FreqMenu_DrawSweepMenu+0x168>
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8002d00:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d04:	9301      	str	r3, [sp, #4]
 8002d06:	2302      	movs	r3, #2
 8002d08:	9300      	str	r3, [sp, #0]
 8002d0a:	2300      	movs	r3, #0
 8002d0c:	2278      	movs	r2, #120	; 0x78
 8002d0e:	2105      	movs	r1, #5
 8002d10:	4857      	ldr	r0, [pc, #348]	; (8002e70 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002d12:	f00b fc27 	bl	800e564 <ILI9341_Draw_Text>
 8002d16:	e00a      	b.n	8002d2e <FreqMenu_DrawSweepMenu+0x17e>
	}
	else
	{
		ILI9341_Draw_Text("SWEEP SPEED:", 5, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d18:	2300      	movs	r3, #0
 8002d1a:	9301      	str	r3, [sp, #4]
 8002d1c:	2302      	movs	r3, #2
 8002d1e:	9300      	str	r3, [sp, #0]
 8002d20:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d24:	2278      	movs	r2, #120	; 0x78
 8002d26:	2105      	movs	r1, #5
 8002d28:	4851      	ldr	r0, [pc, #324]	; (8002e70 <FreqMenu_DrawSweepMenu+0x2c0>)
 8002d2a:	f00b fc1b 	bl	800e564 <ILI9341_Draw_Text>
	}
	char arr_text[25] = "";
 8002d2e:	2300      	movs	r3, #0
 8002d30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002d32:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002d36:	2200      	movs	r2, #0
 8002d38:	601a      	str	r2, [r3, #0]
 8002d3a:	605a      	str	r2, [r3, #4]
 8002d3c:	609a      	str	r2, [r3, #8]
 8002d3e:	60da      	str	r2, [r3, #12]
 8002d40:	611a      	str	r2, [r3, #16]
 8002d42:	751a      	strb	r2, [r3, #20]
	snprintf(arr_text, sizeof(arr_text), "%8.3f Hz", calculated_sweep_in_hertz);
 8002d44:	4b4b      	ldr	r3, [pc, #300]	; (8002e74 <FreqMenu_DrawSweepMenu+0x2c4>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	4618      	mov	r0, r3
 8002d4a:	f7fd fc25 	bl	8000598 <__aeabi_f2d>
 8002d4e:	4603      	mov	r3, r0
 8002d50:	460c      	mov	r4, r1
 8002d52:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d56:	e9cd 3400 	strd	r3, r4, [sp]
 8002d5a:	4a47      	ldr	r2, [pc, #284]	; (8002e78 <FreqMenu_DrawSweepMenu+0x2c8>)
 8002d5c:	2119      	movs	r1, #25
 8002d5e:	f00c ffbd 	bl	800fcdc <sniprintf>
	ILI9341_Draw_Text(arr_text, 182, 120, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002d62:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 8002d66:	2300      	movs	r3, #0
 8002d68:	9301      	str	r3, [sp, #4]
 8002d6a:	2302      	movs	r3, #2
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002d72:	2278      	movs	r2, #120	; 0x78
 8002d74:	21b6      	movs	r1, #182	; 0xb6
 8002d76:	f00b fbf5 	bl	800e564 <ILI9341_Draw_Text>


	// draw upper sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_UP) )
 8002d7a:	4b3c      	ldr	r3, [pc, #240]	; (8002e6c <FreqMenu_DrawSweepMenu+0x2bc>)
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d10f      	bne.n	8002da2 <FreqMenu_DrawSweepMenu+0x1f2>
 8002d82:	4b3e      	ldr	r3, [pc, #248]	; (8002e7c <FreqMenu_DrawSweepMenu+0x2cc>)
 8002d84:	781b      	ldrb	r3, [r3, #0]
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d10b      	bne.n	8002da2 <FreqMenu_DrawSweepMenu+0x1f2>
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);	// highlighted
 8002d8a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002d8e:	9301      	str	r3, [sp, #4]
 8002d90:	2302      	movs	r3, #2
 8002d92:	9300      	str	r3, [sp, #0]
 8002d94:	2300      	movs	r3, #0
 8002d96:	228c      	movs	r2, #140	; 0x8c
 8002d98:	2105      	movs	r1, #5
 8002d9a:	4839      	ldr	r0, [pc, #228]	; (8002e80 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002d9c:	f00b fbe2 	bl	800e564 <ILI9341_Draw_Text>
 8002da0:	e00a      	b.n	8002db8 <FreqMenu_DrawSweepMenu+0x208>
		//ILI9341_Draw_Arrow(ARROW_UP, 280, 120, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP UPPER:", 5, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002da2:	2300      	movs	r3, #0
 8002da4:	9301      	str	r3, [sp, #4]
 8002da6:	2302      	movs	r3, #2
 8002da8:	9300      	str	r3, [sp, #0]
 8002daa:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002dae:	228c      	movs	r2, #140	; 0x8c
 8002db0:	2105      	movs	r1, #5
 8002db2:	4833      	ldr	r0, [pc, #204]	; (8002e80 <FreqMenu_DrawSweepMenu+0x2d0>)
 8002db4:	f00b fbd6 	bl	800e564 <ILI9341_Draw_Text>
	}
	char sweep_lower_text[20] = "";
 8002db8:	2300      	movs	r3, #0
 8002dba:	61bb      	str	r3, [r7, #24]
 8002dbc:	f107 031c 	add.w	r3, r7, #28
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]
 8002dc4:	605a      	str	r2, [r3, #4]
 8002dc6:	609a      	str	r2, [r3, #8]
 8002dc8:	60da      	str	r2, [r3, #12]
	snprintf(sweep_lower_text, sizeof(sweep_lower_text), "%9.2f  Hz", SM_ConvertPeriodToHertz(sweep_lower_bounds_shortest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP);
 8002dca:	4b2e      	ldr	r3, [pc, #184]	; (8002e84 <FreqMenu_DrawSweepMenu+0x2d4>)
 8002dcc:	edd3 7a00 	vldr	s15, [r3]
 8002dd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dd4:	4b2c      	ldr	r3, [pc, #176]	; (8002e88 <FreqMenu_DrawSweepMenu+0x2d8>)
 8002dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dd8:	b29b      	uxth	r3, r3
 8002dda:	4619      	mov	r1, r3
 8002ddc:	ee17 0a90 	vmov	r0, s15
 8002de0:	f003 f9b0 	bl	8006144 <SM_ConvertPeriodToHertz>
 8002de4:	eeb0 7a40 	vmov.f32	s14, s0
 8002de8:	eddf 7a28 	vldr	s15, [pc, #160]	; 8002e8c <FreqMenu_DrawSweepMenu+0x2dc>
 8002dec:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002df0:	ee16 0a90 	vmov	r0, s13
 8002df4:	f7fd fbd0 	bl	8000598 <__aeabi_f2d>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	460c      	mov	r4, r1
 8002dfc:	f107 0018 	add.w	r0, r7, #24
 8002e00:	e9cd 3400 	strd	r3, r4, [sp]
 8002e04:	4a22      	ldr	r2, [pc, #136]	; (8002e90 <FreqMenu_DrawSweepMenu+0x2e0>)
 8002e06:	2114      	movs	r1, #20
 8002e08:	f00c ff68 	bl	800fcdc <sniprintf>
	ILI9341_Draw_Text(sweep_lower_text, 158, 140, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e0c:	f107 0018 	add.w	r0, r7, #24
 8002e10:	2300      	movs	r3, #0
 8002e12:	9301      	str	r3, [sp, #4]
 8002e14:	2302      	movs	r3, #2
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002e1c:	228c      	movs	r2, #140	; 0x8c
 8002e1e:	219e      	movs	r1, #158	; 0x9e
 8002e20:	f00b fba0 	bl	800e564 <ILI9341_Draw_Text>


	// draw lower sweep bounds
	if( (theCurrentEncoderSweepFunction == ENCODER_SWEEP_LIMIT_FUNCTION) && (active_sweep_mode == SWEEP_MODE_DOWN) )
 8002e24:	4b11      	ldr	r3, [pc, #68]	; (8002e6c <FreqMenu_DrawSweepMenu+0x2bc>)
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	2b01      	cmp	r3, #1
 8002e2a:	d135      	bne.n	8002e98 <FreqMenu_DrawSweepMenu+0x2e8>
 8002e2c:	4b13      	ldr	r3, [pc, #76]	; (8002e7c <FreqMenu_DrawSweepMenu+0x2cc>)
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d131      	bne.n	8002e98 <FreqMenu_DrawSweepMenu+0x2e8>
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR); 	// highlighted
 8002e34:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8002e38:	9301      	str	r3, [sp, #4]
 8002e3a:	2302      	movs	r3, #2
 8002e3c:	9300      	str	r3, [sp, #0]
 8002e3e:	2300      	movs	r3, #0
 8002e40:	22a0      	movs	r2, #160	; 0xa0
 8002e42:	2105      	movs	r1, #5
 8002e44:	4813      	ldr	r0, [pc, #76]	; (8002e94 <FreqMenu_DrawSweepMenu+0x2e4>)
 8002e46:	f00b fb8d 	bl	800e564 <ILI9341_Draw_Text>
 8002e4a:	e030      	b.n	8002eae <FreqMenu_DrawSweepMenu+0x2fe>
 8002e4c:	080136b0 	.word	0x080136b0
 8002e50:	40000c00 	.word	0x40000c00
 8002e54:	080136c4 	.word	0x080136c4
 8002e58:	080136d8 	.word	0x080136d8
 8002e5c:	080136ec 	.word	0x080136ec
 8002e60:	08013700 	.word	0x08013700
 8002e64:	0801370c 	.word	0x0801370c
 8002e68:	08013710 	.word	0x08013710
 8002e6c:	20001e55 	.word	0x20001e55
 8002e70:	08013718 	.word	0x08013718
 8002e74:	20001ea8 	.word	0x20001ea8
 8002e78:	08013728 	.word	0x08013728
 8002e7c:	20001e54 	.word	0x20001e54
 8002e80:	08013734 	.word	0x08013734
 8002e84:	20000120 	.word	0x20000120
 8002e88:	40013400 	.word	0x40013400
 8002e8c:	42f00000 	.word	0x42f00000
 8002e90:	08013744 	.word	0x08013744
 8002e94:	08013750 	.word	0x08013750
		//ILI9341_Draw_Arrow(ARROW_DOWN, 280, 130, 10, BLACK);
	}
	else
	{
		ILI9341_Draw_Text("SWEEP LOWER:", 5, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002e98:	2300      	movs	r3, #0
 8002e9a:	9301      	str	r3, [sp, #4]
 8002e9c:	2302      	movs	r3, #2
 8002e9e:	9300      	str	r3, [sp, #0]
 8002ea0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002ea4:	22a0      	movs	r2, #160	; 0xa0
 8002ea6:	2105      	movs	r1, #5
 8002ea8:	484d      	ldr	r0, [pc, #308]	; (8002fe0 <FreqMenu_DrawSweepMenu+0x430>)
 8002eaa:	f00b fb5b 	bl	800e564 <ILI9341_Draw_Text>
	}
	char sweep_upper_text[20] = "";
 8002eae:	2300      	movs	r3, #0
 8002eb0:	607b      	str	r3, [r7, #4]
 8002eb2:	f107 0308 	add.w	r3, r7, #8
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	601a      	str	r2, [r3, #0]
 8002eba:	605a      	str	r2, [r3, #4]
 8002ebc:	609a      	str	r2, [r3, #8]
 8002ebe:	60da      	str	r2, [r3, #12]
	snprintf(sweep_upper_text, sizeof(sweep_upper_text), "%8.2f  Hz", SM_ConvertPeriodToHertz(sweep_upper_bounds_longest_output_arr, OUTPUT_TIMER->PSC) /SM_FSAMP );
 8002ec0:	4b48      	ldr	r3, [pc, #288]	; (8002fe4 <FreqMenu_DrawSweepMenu+0x434>)
 8002ec2:	edd3 7a00 	vldr	s15, [r3]
 8002ec6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002eca:	4b47      	ldr	r3, [pc, #284]	; (8002fe8 <FreqMenu_DrawSweepMenu+0x438>)
 8002ecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ece:	b29b      	uxth	r3, r3
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	ee17 0a90 	vmov	r0, s15
 8002ed6:	f003 f935 	bl	8006144 <SM_ConvertPeriodToHertz>
 8002eda:	eeb0 7a40 	vmov.f32	s14, s0
 8002ede:	eddf 7a43 	vldr	s15, [pc, #268]	; 8002fec <FreqMenu_DrawSweepMenu+0x43c>
 8002ee2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002ee6:	ee16 0a90 	vmov	r0, s13
 8002eea:	f7fd fb55 	bl	8000598 <__aeabi_f2d>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	460c      	mov	r4, r1
 8002ef2:	1d38      	adds	r0, r7, #4
 8002ef4:	e9cd 3400 	strd	r3, r4, [sp]
 8002ef8:	4a3d      	ldr	r2, [pc, #244]	; (8002ff0 <FreqMenu_DrawSweepMenu+0x440>)
 8002efa:	2114      	movs	r1, #20
 8002efc:	f00c feee 	bl	800fcdc <sniprintf>
	ILI9341_Draw_Text(sweep_upper_text, 170, 160, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8002f00:	1d38      	adds	r0, r7, #4
 8002f02:	2300      	movs	r3, #0
 8002f04:	9301      	str	r3, [sp, #4]
 8002f06:	2302      	movs	r3, #2
 8002f08:	9300      	str	r3, [sp, #0]
 8002f0a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8002f0e:	22a0      	movs	r2, #160	; 0xa0
 8002f10:	21aa      	movs	r1, #170	; 0xaa
 8002f12:	f00b fb27 	bl	800e564 <ILI9341_Draw_Text>


	// draw bottom menu button text
	if((SWEEP_TIMER->CR1 & TIM_CR1_CEN) == TIM_CR1_CEN)
 8002f16:	4b37      	ldr	r3, [pc, #220]	; (8002ff4 <FreqMenu_DrawSweepMenu+0x444>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0301 	and.w	r3, r3, #1
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d10b      	bne.n	8002f3a <FreqMenu_DrawSweepMenu+0x38a>
		ILI9341_Draw_Text("PAUSE ", 6, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002f22:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002f26:	9301      	str	r3, [sp, #4]
 8002f28:	2302      	movs	r3, #2
 8002f2a:	9300      	str	r3, [sp, #0]
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	22d5      	movs	r2, #213	; 0xd5
 8002f30:	2106      	movs	r1, #6
 8002f32:	4831      	ldr	r0, [pc, #196]	; (8002ff8 <FreqMenu_DrawSweepMenu+0x448>)
 8002f34:	f00b fb16 	bl	800e564 <ILI9341_Draw_Text>
 8002f38:	e00a      	b.n	8002f50 <FreqMenu_DrawSweepMenu+0x3a0>
	else
		ILI9341_Draw_Text("RESUME", 5, 213, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8002f3a:	f240 23fd 	movw	r3, #765	; 0x2fd
 8002f3e:	9301      	str	r3, [sp, #4]
 8002f40:	2302      	movs	r3, #2
 8002f42:	9300      	str	r3, [sp, #0]
 8002f44:	2300      	movs	r3, #0
 8002f46:	22d5      	movs	r2, #213	; 0xd5
 8002f48:	2105      	movs	r1, #5
 8002f4a:	482c      	ldr	r0, [pc, #176]	; (8002ffc <FreqMenu_DrawSweepMenu+0x44c>)
 8002f4c:	f00b fb0a 	bl	800e564 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	105,	204, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f50:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f54:	9301      	str	r3, [sp, #4]
 8002f56:	2302      	movs	r3, #2
 8002f58:	9300      	str	r3, [sp, #0]
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	22cc      	movs	r2, #204	; 0xcc
 8002f5e:	2169      	movs	r1, #105	; 0x69
 8002f60:	4827      	ldr	r0, [pc, #156]	; (8003000 <FreqMenu_DrawSweepMenu+0x450>)
 8002f62:	f00b faff 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("MODE",	98, 	222, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8002f66:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8002f6a:	9301      	str	r3, [sp, #4]
 8002f6c:	2302      	movs	r3, #2
 8002f6e:	9300      	str	r3, [sp, #0]
 8002f70:	2300      	movs	r3, #0
 8002f72:	22de      	movs	r2, #222	; 0xde
 8002f74:	2162      	movs	r1, #98	; 0x62
 8002f76:	4823      	ldr	r0, [pc, #140]	; (8003004 <FreqMenu_DrawSweepMenu+0x454>)
 8002f78:	f00b faf4 	bl	800e564 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	183,	204, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002f7c:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002f80:	9301      	str	r3, [sp, #4]
 8002f82:	2302      	movs	r3, #2
 8002f84:	9300      	str	r3, [sp, #0]
 8002f86:	2300      	movs	r3, #0
 8002f88:	22cc      	movs	r2, #204	; 0xcc
 8002f8a:	21b7      	movs	r1, #183	; 0xb7
 8002f8c:	481c      	ldr	r0, [pc, #112]	; (8003000 <FreqMenu_DrawSweepMenu+0x450>)
 8002f8e:	f00b fae9 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("SPEED",	173, 	222, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8002f92:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8002f96:	9301      	str	r3, [sp, #4]
 8002f98:	2302      	movs	r3, #2
 8002f9a:	9300      	str	r3, [sp, #0]
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	22de      	movs	r2, #222	; 0xde
 8002fa0:	21ad      	movs	r1, #173	; 0xad
 8002fa2:	4819      	ldr	r0, [pc, #100]	; (8003008 <FreqMenu_DrawSweepMenu+0x458>)
 8002fa4:	f00b fade 	bl	800e564 <ILI9341_Draw_Text>

	ILI9341_Draw_Text("SET", 	263, 	204, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002fa8:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002fac:	9301      	str	r3, [sp, #4]
 8002fae:	2302      	movs	r3, #2
 8002fb0:	9300      	str	r3, [sp, #0]
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	22cc      	movs	r2, #204	; 0xcc
 8002fb6:	f240 1107 	movw	r1, #263	; 0x107
 8002fba:	4811      	ldr	r0, [pc, #68]	; (8003000 <FreqMenu_DrawSweepMenu+0x450>)
 8002fbc:	f00b fad2 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("LIMIT", 	252, 	222, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8002fc0:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8002fc4:	9301      	str	r3, [sp, #4]
 8002fc6:	2302      	movs	r3, #2
 8002fc8:	9300      	str	r3, [sp, #0]
 8002fca:	2300      	movs	r3, #0
 8002fcc:	22de      	movs	r2, #222	; 0xde
 8002fce:	21fc      	movs	r1, #252	; 0xfc
 8002fd0:	480e      	ldr	r0, [pc, #56]	; (800300c <FreqMenu_DrawSweepMenu+0x45c>)
 8002fd2:	f00b fac7 	bl	800e564 <ILI9341_Draw_Text>
}
 8002fd6:	bf00      	nop
 8002fd8:	3778      	adds	r7, #120	; 0x78
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bdb0      	pop	{r4, r5, r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	08013750 	.word	0x08013750
 8002fe4:	20000124 	.word	0x20000124
 8002fe8:	40013400 	.word	0x40013400
 8002fec:	42f00000 	.word	0x42f00000
 8002ff0:	08013760 	.word	0x08013760
 8002ff4:	40000c00 	.word	0x40000c00
 8002ff8:	0801376c 	.word	0x0801376c
 8002ffc:	08013774 	.word	0x08013774
 8003000:	0801377c 	.word	0x0801377c
 8003004:	08013780 	.word	0x08013780
 8003008:	08013788 	.word	0x08013788
 800300c:	08013790 	.word	0x08013790

08003010 <FuncMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMenu(eFuncMenu_Status pMenu)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 800301a:	79fb      	ldrb	r3, [r7, #7]
 800301c:	2b02      	cmp	r3, #2
 800301e:	d007      	beq.n	8003030 <FuncMenu_DrawMenu+0x20>
 8003020:	2b03      	cmp	r3, #3
 8003022:	d009      	beq.n	8003038 <FuncMenu_DrawMenu+0x28>
 8003024:	2b01      	cmp	r3, #1
 8003026:	d000      	beq.n	800302a <FuncMenu_DrawMenu+0x1a>
		case ENABLE_FUNC_Aux_MENU:
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
			break;

		default:
			break;
 8003028:	e00a      	b.n	8003040 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawMainMenu();
 800302a:	f000 f80d 	bl	8003048 <FuncMenu_DrawMainMenu>
			break;
 800302e:	e007      	b.n	8003040 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(SIGNAL_CHANNEL);
 8003030:	2000      	movs	r0, #0
 8003032:	f000 f851 	bl	80030d8 <FuncMenu_DrawOutputMenu>
			break;
 8003036:	e003      	b.n	8003040 <FuncMenu_DrawMenu+0x30>
			FuncMenu_DrawOutputMenu(AUX_CHANNEL);
 8003038:	2001      	movs	r0, #1
 800303a:	f000 f84d 	bl	80030d8 <FuncMenu_DrawOutputMenu>
			break;
 800303e:	bf00      	nop

	}
}
 8003040:	bf00      	nop
 8003042:	3708      	adds	r7, #8
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}

08003048 <FuncMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawMainMenu()
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b082      	sub	sp, #8
 800304c:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->FUNC", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 800304e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003052:	9301      	str	r3, [sp, #4]
 8003054:	2302      	movs	r3, #2
 8003056:	9300      	str	r3, [sp, #0]
 8003058:	2300      	movs	r3, #0
 800305a:	220a      	movs	r2, #10
 800305c:	210a      	movs	r1, #10
 800305e:	481a      	ldr	r0, [pc, #104]	; (80030c8 <FuncMenu_DrawMainMenu+0x80>)
 8003060:	f00b fa80 	bl	800e564 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003064:	f7fd ff5a 	bl	8000f1c <DM_DisplayFormattedOutput>

 	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003068:	f240 23fd 	movw	r3, #765	; 0x2fd
 800306c:	9301      	str	r3, [sp, #4]
 800306e:	2302      	movs	r3, #2
 8003070:	9300      	str	r3, [sp, #0]
 8003072:	2300      	movs	r3, #0
 8003074:	22d2      	movs	r2, #210	; 0xd2
 8003076:	2105      	movs	r1, #5
 8003078:	4814      	ldr	r0, [pc, #80]	; (80030cc <FuncMenu_DrawMainMenu+0x84>)
 800307a:	f00b fa73 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("Aux", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800307e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003082:	9301      	str	r3, [sp, #4]
 8003084:	2302      	movs	r3, #2
 8003086:	9300      	str	r3, [sp, #0]
 8003088:	2300      	movs	r3, #0
 800308a:	22d2      	movs	r2, #210	; 0xd2
 800308c:	2161      	movs	r1, #97	; 0x61
 800308e:	4810      	ldr	r0, [pc, #64]	; (80030d0 <FuncMenu_DrawMainMenu+0x88>)
 8003090:	f00b fa68 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003094:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003098:	9301      	str	r3, [sp, #4]
 800309a:	2302      	movs	r3, #2
 800309c:	9300      	str	r3, [sp, #0]
 800309e:	2300      	movs	r3, #0
 80030a0:	22d2      	movs	r2, #210	; 0xd2
 80030a2:	21af      	movs	r1, #175	; 0xaf
 80030a4:	480b      	ldr	r0, [pc, #44]	; (80030d4 <FuncMenu_DrawMainMenu+0x8c>)
 80030a6:	f00b fa5d 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 80030aa:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 80030ae:	9301      	str	r3, [sp, #4]
 80030b0:	2302      	movs	r3, #2
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	2300      	movs	r3, #0
 80030b6:	22d2      	movs	r2, #210	; 0xd2
 80030b8:	f44f 7182 	mov.w	r1, #260	; 0x104
 80030bc:	4805      	ldr	r0, [pc, #20]	; (80030d4 <FuncMenu_DrawMainMenu+0x8c>)
 80030be:	f00b fa51 	bl	800e564 <ILI9341_Draw_Text>
}
 80030c2:	bf00      	nop
 80030c4:	46bd      	mov	sp, r7
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	08013798 	.word	0x08013798
 80030cc:	080137a4 	.word	0x080137a4
 80030d0:	080137ac 	.word	0x080137ac
 80030d4:	080137b0 	.word	0x080137b0

080030d8 <FuncMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void FuncMenu_DrawOutputMenu(eOutputChannel_t pOutChan)
{
 80030d8:	b590      	push	{r4, r7, lr}
 80030da:	b089      	sub	sp, #36	; 0x24
 80030dc:	af02      	add	r7, sp, #8
 80030de:	4603      	mov	r3, r0
 80030e0:	71fb      	strb	r3, [r7, #7]
	if(pOutChan)
 80030e2:	79fb      	ldrb	r3, [r7, #7]
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d00b      	beq.n	8003100 <FuncMenu_DrawOutputMenu+0x28>
		ILI9341_Draw_Text("OUT->FUNC->AUX", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80030e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030ec:	9301      	str	r3, [sp, #4]
 80030ee:	2302      	movs	r3, #2
 80030f0:	9300      	str	r3, [sp, #0]
 80030f2:	2300      	movs	r3, #0
 80030f4:	220a      	movs	r2, #10
 80030f6:	210a      	movs	r1, #10
 80030f8:	4896      	ldr	r0, [pc, #600]	; (8003354 <FuncMenu_DrawOutputMenu+0x27c>)
 80030fa:	f00b fa33 	bl	800e564 <ILI9341_Draw_Text>
 80030fe:	e00a      	b.n	8003116 <FuncMenu_DrawOutputMenu+0x3e>
	else
		ILI9341_Draw_Text("OUT->FUNC->SIG", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003100:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003104:	9301      	str	r3, [sp, #4]
 8003106:	2302      	movs	r3, #2
 8003108:	9300      	str	r3, [sp, #0]
 800310a:	2300      	movs	r3, #0
 800310c:	220a      	movs	r2, #10
 800310e:	210a      	movs	r1, #10
 8003110:	4891      	ldr	r0, [pc, #580]	; (8003358 <FuncMenu_DrawOutputMenu+0x280>)
 8003112:	f00b fa27 	bl	800e564 <ILI9341_Draw_Text>

	//FunctionProfile_t *func_profileTmp = FuncO_GetSignalFPresetObject();
	FunctionProfile_t *func_profileTmp = SM_GetOutputChannel(pOutChan)->func_profile;
 8003116:	79fb      	ldrb	r3, [r7, #7]
 8003118:	4618      	mov	r0, r3
 800311a:	f002 fd37 	bl	8005b8c <SM_GetOutputChannel>
 800311e:	4603      	mov	r3, r0
 8003120:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003124:	617b      	str	r3, [r7, #20]
	if(func_profileTmp)
 8003126:	697b      	ldr	r3, [r7, #20]
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 8424 	beq.w	8003976 <FuncMenu_DrawOutputMenu+0x89e>
	{
		switch(func_profileTmp->func)
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	2b06      	cmp	r3, #6
 8003134:	f200 841f 	bhi.w	8003976 <FuncMenu_DrawOutputMenu+0x89e>
 8003138:	a201      	add	r2, pc, #4	; (adr r2, 8003140 <FuncMenu_DrawOutputMenu+0x68>)
 800313a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800313e:	bf00      	nop
 8003140:	0800315d 	.word	0x0800315d
 8003144:	08003259 	.word	0x08003259
 8003148:	0800337d 	.word	0x0800337d
 800314c:	08003479 	.word	0x08003479
 8003150:	08003575 	.word	0x08003575
 8003154:	080036ad 	.word	0x080036ad
 8003158:	080037bf 	.word	0x080037bf
		{
			case SINE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800315c:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003160:	9301      	str	r3, [sp, #4]
 8003162:	2302      	movs	r3, #2
 8003164:	9300      	str	r3, [sp, #0]
 8003166:	2300      	movs	r3, #0
 8003168:	2232      	movs	r2, #50	; 0x32
 800316a:	210a      	movs	r1, #10
 800316c:	487b      	ldr	r0, [pc, #492]	; (800335c <FuncMenu_DrawOutputMenu+0x284>)
 800316e:	f00b f9f9 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003172:	2300      	movs	r3, #0
 8003174:	9301      	str	r3, [sp, #4]
 8003176:	2302      	movs	r3, #2
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800317e:	2246      	movs	r2, #70	; 0x46
 8003180:	210a      	movs	r1, #10
 8003182:	4877      	ldr	r0, [pc, #476]	; (8003360 <FuncMenu_DrawOutputMenu+0x288>)
 8003184:	f00b f9ee 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003188:	2300      	movs	r3, #0
 800318a:	9301      	str	r3, [sp, #4]
 800318c:	2302      	movs	r3, #2
 800318e:	9300      	str	r3, [sp, #0]
 8003190:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003194:	225a      	movs	r2, #90	; 0x5a
 8003196:	210a      	movs	r1, #10
 8003198:	4872      	ldr	r0, [pc, #456]	; (8003364 <FuncMenu_DrawOutputMenu+0x28c>)
 800319a:	f00b f9e3 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800319e:	2300      	movs	r3, #0
 80031a0:	9301      	str	r3, [sp, #4]
 80031a2:	2302      	movs	r3, #2
 80031a4:	9300      	str	r3, [sp, #0]
 80031a6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031aa:	226e      	movs	r2, #110	; 0x6e
 80031ac:	210a      	movs	r1, #10
 80031ae:	486e      	ldr	r0, [pc, #440]	; (8003368 <FuncMenu_DrawOutputMenu+0x290>)
 80031b0:	f00b f9d8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031b4:	2300      	movs	r3, #0
 80031b6:	9301      	str	r3, [sp, #4]
 80031b8:	2302      	movs	r3, #2
 80031ba:	9300      	str	r3, [sp, #0]
 80031bc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031c0:	2282      	movs	r2, #130	; 0x82
 80031c2:	210a      	movs	r1, #10
 80031c4:	4869      	ldr	r0, [pc, #420]	; (800336c <FuncMenu_DrawOutputMenu+0x294>)
 80031c6:	f00b f9cd 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031ca:	2300      	movs	r3, #0
 80031cc:	9301      	str	r3, [sp, #4]
 80031ce:	2302      	movs	r3, #2
 80031d0:	9300      	str	r3, [sp, #0]
 80031d2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031d6:	2296      	movs	r2, #150	; 0x96
 80031d8:	210a      	movs	r1, #10
 80031da:	4865      	ldr	r0, [pc, #404]	; (8003370 <FuncMenu_DrawOutputMenu+0x298>)
 80031dc:	f00b f9c2 	bl	800e564 <ILI9341_Draw_Text>

				if(pOutChan)
 80031e0:	79fb      	ldrb	r3, [r7, #7]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00a      	beq.n	80031fc <FuncMenu_DrawOutputMenu+0x124>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80031e6:	2300      	movs	r3, #0
 80031e8:	9301      	str	r3, [sp, #4]
 80031ea:	2302      	movs	r3, #2
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80031f2:	22aa      	movs	r2, #170	; 0xaa
 80031f4:	210a      	movs	r1, #10
 80031f6:	485f      	ldr	r0, [pc, #380]	; (8003374 <FuncMenu_DrawOutputMenu+0x29c>)
 80031f8:	f00b f9b4 	bl	800e564 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80031fc:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003200:	9301      	str	r3, [sp, #4]
 8003202:	2302      	movs	r3, #2
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	2300      	movs	r3, #0
 8003208:	22d2      	movs	r2, #210	; 0xd2
 800320a:	2105      	movs	r1, #5
 800320c:	485a      	ldr	r0, [pc, #360]	; (8003378 <FuncMenu_DrawOutputMenu+0x2a0>)
 800320e:	f00b f9a9 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003212:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003216:	9301      	str	r3, [sp, #4]
 8003218:	2302      	movs	r3, #2
 800321a:	9300      	str	r3, [sp, #0]
 800321c:	2300      	movs	r3, #0
 800321e:	22d2      	movs	r2, #210	; 0xd2
 8003220:	2161      	movs	r1, #97	; 0x61
 8003222:	4855      	ldr	r0, [pc, #340]	; (8003378 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003224:	f00b f99e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003228:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800322c:	9301      	str	r3, [sp, #4]
 800322e:	2302      	movs	r3, #2
 8003230:	9300      	str	r3, [sp, #0]
 8003232:	2300      	movs	r3, #0
 8003234:	22d2      	movs	r2, #210	; 0xd2
 8003236:	21af      	movs	r1, #175	; 0xaf
 8003238:	484f      	ldr	r0, [pc, #316]	; (8003378 <FuncMenu_DrawOutputMenu+0x2a0>)
 800323a:	f00b f993 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800323e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003242:	9301      	str	r3, [sp, #4]
 8003244:	2302      	movs	r3, #2
 8003246:	9300      	str	r3, [sp, #0]
 8003248:	2300      	movs	r3, #0
 800324a:	22d2      	movs	r2, #210	; 0xd2
 800324c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003250:	4849      	ldr	r0, [pc, #292]	; (8003378 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003252:	f00b f987 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8003256:	e38e      	b.n	8003976 <FuncMenu_DrawOutputMenu+0x89e>
			case SQUARE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003258:	2300      	movs	r3, #0
 800325a:	9301      	str	r3, [sp, #4]
 800325c:	2302      	movs	r3, #2
 800325e:	9300      	str	r3, [sp, #0]
 8003260:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003264:	2232      	movs	r2, #50	; 0x32
 8003266:	210a      	movs	r1, #10
 8003268:	483c      	ldr	r0, [pc, #240]	; (800335c <FuncMenu_DrawOutputMenu+0x284>)
 800326a:	f00b f97b 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800326e:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 8003272:	9301      	str	r3, [sp, #4]
 8003274:	2302      	movs	r3, #2
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	2300      	movs	r3, #0
 800327a:	2246      	movs	r2, #70	; 0x46
 800327c:	210a      	movs	r1, #10
 800327e:	4838      	ldr	r0, [pc, #224]	; (8003360 <FuncMenu_DrawOutputMenu+0x288>)
 8003280:	f00b f970 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003284:	2300      	movs	r3, #0
 8003286:	9301      	str	r3, [sp, #4]
 8003288:	2302      	movs	r3, #2
 800328a:	9300      	str	r3, [sp, #0]
 800328c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003290:	225a      	movs	r2, #90	; 0x5a
 8003292:	210a      	movs	r1, #10
 8003294:	4833      	ldr	r0, [pc, #204]	; (8003364 <FuncMenu_DrawOutputMenu+0x28c>)
 8003296:	f00b f965 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800329a:	2300      	movs	r3, #0
 800329c:	9301      	str	r3, [sp, #4]
 800329e:	2302      	movs	r3, #2
 80032a0:	9300      	str	r3, [sp, #0]
 80032a2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032a6:	226e      	movs	r2, #110	; 0x6e
 80032a8:	210a      	movs	r1, #10
 80032aa:	482f      	ldr	r0, [pc, #188]	; (8003368 <FuncMenu_DrawOutputMenu+0x290>)
 80032ac:	f00b f95a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032b0:	2300      	movs	r3, #0
 80032b2:	9301      	str	r3, [sp, #4]
 80032b4:	2302      	movs	r3, #2
 80032b6:	9300      	str	r3, [sp, #0]
 80032b8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032bc:	2282      	movs	r2, #130	; 0x82
 80032be:	210a      	movs	r1, #10
 80032c0:	482a      	ldr	r0, [pc, #168]	; (800336c <FuncMenu_DrawOutputMenu+0x294>)
 80032c2:	f00b f94f 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032c6:	2300      	movs	r3, #0
 80032c8:	9301      	str	r3, [sp, #4]
 80032ca:	2302      	movs	r3, #2
 80032cc:	9300      	str	r3, [sp, #0]
 80032ce:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032d2:	2296      	movs	r2, #150	; 0x96
 80032d4:	210a      	movs	r1, #10
 80032d6:	4826      	ldr	r0, [pc, #152]	; (8003370 <FuncMenu_DrawOutputMenu+0x298>)
 80032d8:	f00b f944 	bl	800e564 <ILI9341_Draw_Text>

				if(pOutChan)
 80032dc:	79fb      	ldrb	r3, [r7, #7]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d00a      	beq.n	80032f8 <FuncMenu_DrawOutputMenu+0x220>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80032e2:	2300      	movs	r3, #0
 80032e4:	9301      	str	r3, [sp, #4]
 80032e6:	2302      	movs	r3, #2
 80032e8:	9300      	str	r3, [sp, #0]
 80032ea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80032ee:	22aa      	movs	r2, #170	; 0xaa
 80032f0:	210a      	movs	r1, #10
 80032f2:	4820      	ldr	r0, [pc, #128]	; (8003374 <FuncMenu_DrawOutputMenu+0x29c>)
 80032f4:	f00b f936 	bl	800e564 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 80032f8:	f240 23fd 	movw	r3, #765	; 0x2fd
 80032fc:	9301      	str	r3, [sp, #4]
 80032fe:	2302      	movs	r3, #2
 8003300:	9300      	str	r3, [sp, #0]
 8003302:	2300      	movs	r3, #0
 8003304:	22d2      	movs	r2, #210	; 0xd2
 8003306:	2105      	movs	r1, #5
 8003308:	481b      	ldr	r0, [pc, #108]	; (8003378 <FuncMenu_DrawOutputMenu+0x2a0>)
 800330a:	f00b f92b 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800330e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003312:	9301      	str	r3, [sp, #4]
 8003314:	2302      	movs	r3, #2
 8003316:	9300      	str	r3, [sp, #0]
 8003318:	2300      	movs	r3, #0
 800331a:	22d2      	movs	r2, #210	; 0xd2
 800331c:	2161      	movs	r1, #97	; 0x61
 800331e:	4816      	ldr	r0, [pc, #88]	; (8003378 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003320:	f00b f920 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003324:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003328:	9301      	str	r3, [sp, #4]
 800332a:	2302      	movs	r3, #2
 800332c:	9300      	str	r3, [sp, #0]
 800332e:	2300      	movs	r3, #0
 8003330:	22d2      	movs	r2, #210	; 0xd2
 8003332:	21af      	movs	r1, #175	; 0xaf
 8003334:	4810      	ldr	r0, [pc, #64]	; (8003378 <FuncMenu_DrawOutputMenu+0x2a0>)
 8003336:	f00b f915 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800333a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800333e:	9301      	str	r3, [sp, #4]
 8003340:	2302      	movs	r3, #2
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	2300      	movs	r3, #0
 8003346:	22d2      	movs	r2, #210	; 0xd2
 8003348:	f44f 7182 	mov.w	r1, #260	; 0x104
 800334c:	480a      	ldr	r0, [pc, #40]	; (8003378 <FuncMenu_DrawOutputMenu+0x2a0>)
 800334e:	f00b f909 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8003352:	e310      	b.n	8003976 <FuncMenu_DrawOutputMenu+0x89e>
 8003354:	080137b8 	.word	0x080137b8
 8003358:	080137c8 	.word	0x080137c8
 800335c:	080137d8 	.word	0x080137d8
 8003360:	080137e0 	.word	0x080137e0
 8003364:	080137ec 	.word	0x080137ec
 8003368:	080137f4 	.word	0x080137f4
 800336c:	08013800 	.word	0x08013800
 8003370:	0801380c 	.word	0x0801380c
 8003374:	08013814 	.word	0x08013814
 8003378:	080137b0 	.word	0x080137b0
			case SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800337c:	2300      	movs	r3, #0
 800337e:	9301      	str	r3, [sp, #4]
 8003380:	2302      	movs	r3, #2
 8003382:	9300      	str	r3, [sp, #0]
 8003384:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003388:	2232      	movs	r2, #50	; 0x32
 800338a:	210a      	movs	r1, #10
 800338c:	48be      	ldr	r0, [pc, #760]	; (8003688 <FuncMenu_DrawOutputMenu+0x5b0>)
 800338e:	f00b f8e9 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003392:	2300      	movs	r3, #0
 8003394:	9301      	str	r3, [sp, #4]
 8003396:	2302      	movs	r3, #2
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800339e:	2246      	movs	r2, #70	; 0x46
 80033a0:	210a      	movs	r1, #10
 80033a2:	48ba      	ldr	r0, [pc, #744]	; (800368c <FuncMenu_DrawOutputMenu+0x5b4>)
 80033a4:	f00b f8de 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80033a8:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80033ac:	9301      	str	r3, [sp, #4]
 80033ae:	2302      	movs	r3, #2
 80033b0:	9300      	str	r3, [sp, #0]
 80033b2:	2300      	movs	r3, #0
 80033b4:	225a      	movs	r2, #90	; 0x5a
 80033b6:	210a      	movs	r1, #10
 80033b8:	48b5      	ldr	r0, [pc, #724]	; (8003690 <FuncMenu_DrawOutputMenu+0x5b8>)
 80033ba:	f00b f8d3 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033be:	2300      	movs	r3, #0
 80033c0:	9301      	str	r3, [sp, #4]
 80033c2:	2302      	movs	r3, #2
 80033c4:	9300      	str	r3, [sp, #0]
 80033c6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033ca:	226e      	movs	r2, #110	; 0x6e
 80033cc:	210a      	movs	r1, #10
 80033ce:	48b1      	ldr	r0, [pc, #708]	; (8003694 <FuncMenu_DrawOutputMenu+0x5bc>)
 80033d0:	f00b f8c8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033d4:	2300      	movs	r3, #0
 80033d6:	9301      	str	r3, [sp, #4]
 80033d8:	2302      	movs	r3, #2
 80033da:	9300      	str	r3, [sp, #0]
 80033dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033e0:	2282      	movs	r2, #130	; 0x82
 80033e2:	210a      	movs	r1, #10
 80033e4:	48ac      	ldr	r0, [pc, #688]	; (8003698 <FuncMenu_DrawOutputMenu+0x5c0>)
 80033e6:	f00b f8bd 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80033ea:	2300      	movs	r3, #0
 80033ec:	9301      	str	r3, [sp, #4]
 80033ee:	2302      	movs	r3, #2
 80033f0:	9300      	str	r3, [sp, #0]
 80033f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80033f6:	2296      	movs	r2, #150	; 0x96
 80033f8:	210a      	movs	r1, #10
 80033fa:	48a8      	ldr	r0, [pc, #672]	; (800369c <FuncMenu_DrawOutputMenu+0x5c4>)
 80033fc:	f00b f8b2 	bl	800e564 <ILI9341_Draw_Text>
				if(pOutChan)
 8003400:	79fb      	ldrb	r3, [r7, #7]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d00a      	beq.n	800341c <FuncMenu_DrawOutputMenu+0x344>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003406:	2300      	movs	r3, #0
 8003408:	9301      	str	r3, [sp, #4]
 800340a:	2302      	movs	r3, #2
 800340c:	9300      	str	r3, [sp, #0]
 800340e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003412:	22aa      	movs	r2, #170	; 0xaa
 8003414:	210a      	movs	r1, #10
 8003416:	48a2      	ldr	r0, [pc, #648]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5c8>)
 8003418:	f00b f8a4 	bl	800e564 <ILI9341_Draw_Text>
			 	// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800341c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003420:	9301      	str	r3, [sp, #4]
 8003422:	2302      	movs	r3, #2
 8003424:	9300      	str	r3, [sp, #0]
 8003426:	2300      	movs	r3, #0
 8003428:	22d2      	movs	r2, #210	; 0xd2
 800342a:	2105      	movs	r1, #5
 800342c:	489d      	ldr	r0, [pc, #628]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 800342e:	f00b f899 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003432:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003436:	9301      	str	r3, [sp, #4]
 8003438:	2302      	movs	r3, #2
 800343a:	9300      	str	r3, [sp, #0]
 800343c:	2300      	movs	r3, #0
 800343e:	22d2      	movs	r2, #210	; 0xd2
 8003440:	2161      	movs	r1, #97	; 0x61
 8003442:	4898      	ldr	r0, [pc, #608]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003444:	f00b f88e 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003448:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800344c:	9301      	str	r3, [sp, #4]
 800344e:	2302      	movs	r3, #2
 8003450:	9300      	str	r3, [sp, #0]
 8003452:	2300      	movs	r3, #0
 8003454:	22d2      	movs	r2, #210	; 0xd2
 8003456:	21af      	movs	r1, #175	; 0xaf
 8003458:	4892      	ldr	r0, [pc, #584]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 800345a:	f00b f883 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800345e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003462:	9301      	str	r3, [sp, #4]
 8003464:	2302      	movs	r3, #2
 8003466:	9300      	str	r3, [sp, #0]
 8003468:	2300      	movs	r3, #0
 800346a:	22d2      	movs	r2, #210	; 0xd2
 800346c:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003470:	488c      	ldr	r0, [pc, #560]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003472:	f00b f877 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8003476:	e27e      	b.n	8003976 <FuncMenu_DrawOutputMenu+0x89e>
			case REV_SAW_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003478:	2300      	movs	r3, #0
 800347a:	9301      	str	r3, [sp, #4]
 800347c:	2302      	movs	r3, #2
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003484:	2232      	movs	r2, #50	; 0x32
 8003486:	210a      	movs	r1, #10
 8003488:	487f      	ldr	r0, [pc, #508]	; (8003688 <FuncMenu_DrawOutputMenu+0x5b0>)
 800348a:	f00b f86b 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800348e:	2300      	movs	r3, #0
 8003490:	9301      	str	r3, [sp, #4]
 8003492:	2302      	movs	r3, #2
 8003494:	9300      	str	r3, [sp, #0]
 8003496:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800349a:	2246      	movs	r2, #70	; 0x46
 800349c:	210a      	movs	r1, #10
 800349e:	487b      	ldr	r0, [pc, #492]	; (800368c <FuncMenu_DrawOutputMenu+0x5b4>)
 80034a0:	f00b f860 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034a4:	2300      	movs	r3, #0
 80034a6:	9301      	str	r3, [sp, #4]
 80034a8:	2302      	movs	r3, #2
 80034aa:	9300      	str	r3, [sp, #0]
 80034ac:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034b0:	225a      	movs	r2, #90	; 0x5a
 80034b2:	210a      	movs	r1, #10
 80034b4:	4876      	ldr	r0, [pc, #472]	; (8003690 <FuncMenu_DrawOutputMenu+0x5b8>)
 80034b6:	f00b f855 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80034ba:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80034be:	9301      	str	r3, [sp, #4]
 80034c0:	2302      	movs	r3, #2
 80034c2:	9300      	str	r3, [sp, #0]
 80034c4:	2300      	movs	r3, #0
 80034c6:	226e      	movs	r2, #110	; 0x6e
 80034c8:	210a      	movs	r1, #10
 80034ca:	4872      	ldr	r0, [pc, #456]	; (8003694 <FuncMenu_DrawOutputMenu+0x5bc>)
 80034cc:	f00b f84a 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034d0:	2300      	movs	r3, #0
 80034d2:	9301      	str	r3, [sp, #4]
 80034d4:	2302      	movs	r3, #2
 80034d6:	9300      	str	r3, [sp, #0]
 80034d8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034dc:	2282      	movs	r2, #130	; 0x82
 80034de:	210a      	movs	r1, #10
 80034e0:	486d      	ldr	r0, [pc, #436]	; (8003698 <FuncMenu_DrawOutputMenu+0x5c0>)
 80034e2:	f00b f83f 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80034e6:	2300      	movs	r3, #0
 80034e8:	9301      	str	r3, [sp, #4]
 80034ea:	2302      	movs	r3, #2
 80034ec:	9300      	str	r3, [sp, #0]
 80034ee:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80034f2:	2296      	movs	r2, #150	; 0x96
 80034f4:	210a      	movs	r1, #10
 80034f6:	4869      	ldr	r0, [pc, #420]	; (800369c <FuncMenu_DrawOutputMenu+0x5c4>)
 80034f8:	f00b f834 	bl	800e564 <ILI9341_Draw_Text>

				if(pOutChan)
 80034fc:	79fb      	ldrb	r3, [r7, #7]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d00a      	beq.n	8003518 <FuncMenu_DrawOutputMenu+0x440>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003502:	2300      	movs	r3, #0
 8003504:	9301      	str	r3, [sp, #4]
 8003506:	2302      	movs	r3, #2
 8003508:	9300      	str	r3, [sp, #0]
 800350a:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800350e:	22aa      	movs	r2, #170	; 0xaa
 8003510:	210a      	movs	r1, #10
 8003512:	4863      	ldr	r0, [pc, #396]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5c8>)
 8003514:	f00b f826 	bl	800e564 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003518:	f240 23fd 	movw	r3, #765	; 0x2fd
 800351c:	9301      	str	r3, [sp, #4]
 800351e:	2302      	movs	r3, #2
 8003520:	9300      	str	r3, [sp, #0]
 8003522:	2300      	movs	r3, #0
 8003524:	22d2      	movs	r2, #210	; 0xd2
 8003526:	2105      	movs	r1, #5
 8003528:	485e      	ldr	r0, [pc, #376]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 800352a:	f00b f81b 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800352e:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003532:	9301      	str	r3, [sp, #4]
 8003534:	2302      	movs	r3, #2
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	2300      	movs	r3, #0
 800353a:	22d2      	movs	r2, #210	; 0xd2
 800353c:	2161      	movs	r1, #97	; 0x61
 800353e:	4859      	ldr	r0, [pc, #356]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003540:	f00b f810 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003544:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003548:	9301      	str	r3, [sp, #4]
 800354a:	2302      	movs	r3, #2
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	2300      	movs	r3, #0
 8003550:	22d2      	movs	r2, #210	; 0xd2
 8003552:	21af      	movs	r1, #175	; 0xaf
 8003554:	4853      	ldr	r0, [pc, #332]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003556:	f00b f805 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800355a:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800355e:	9301      	str	r3, [sp, #4]
 8003560:	2302      	movs	r3, #2
 8003562:	9300      	str	r3, [sp, #0]
 8003564:	2300      	movs	r3, #0
 8003566:	22d2      	movs	r2, #210	; 0xd2
 8003568:	f44f 7182 	mov.w	r1, #260	; 0x104
 800356c:	484d      	ldr	r0, [pc, #308]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 800356e:	f00a fff9 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8003572:	e200      	b.n	8003976 <FuncMenu_DrawOutputMenu+0x89e>
			case TRIANGLE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003574:	2300      	movs	r3, #0
 8003576:	9301      	str	r3, [sp, #4]
 8003578:	2302      	movs	r3, #2
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003580:	2232      	movs	r2, #50	; 0x32
 8003582:	210a      	movs	r1, #10
 8003584:	4840      	ldr	r0, [pc, #256]	; (8003688 <FuncMenu_DrawOutputMenu+0x5b0>)
 8003586:	f00a ffed 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800358a:	2300      	movs	r3, #0
 800358c:	9301      	str	r3, [sp, #4]
 800358e:	2302      	movs	r3, #2
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003596:	2246      	movs	r2, #70	; 0x46
 8003598:	210a      	movs	r1, #10
 800359a:	483c      	ldr	r0, [pc, #240]	; (800368c <FuncMenu_DrawOutputMenu+0x5b4>)
 800359c:	f00a ffe2 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035a0:	2300      	movs	r3, #0
 80035a2:	9301      	str	r3, [sp, #4]
 80035a4:	2302      	movs	r3, #2
 80035a6:	9300      	str	r3, [sp, #0]
 80035a8:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035ac:	225a      	movs	r2, #90	; 0x5a
 80035ae:	210a      	movs	r1, #10
 80035b0:	4837      	ldr	r0, [pc, #220]	; (8003690 <FuncMenu_DrawOutputMenu+0x5b8>)
 80035b2:	f00a ffd7 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035b6:	2300      	movs	r3, #0
 80035b8:	9301      	str	r3, [sp, #4]
 80035ba:	2302      	movs	r3, #2
 80035bc:	9300      	str	r3, [sp, #0]
 80035be:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035c2:	226e      	movs	r2, #110	; 0x6e
 80035c4:	210a      	movs	r1, #10
 80035c6:	4833      	ldr	r0, [pc, #204]	; (8003694 <FuncMenu_DrawOutputMenu+0x5bc>)
 80035c8:	f00a ffcc 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 80035cc:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 80035d0:	9301      	str	r3, [sp, #4]
 80035d2:	2302      	movs	r3, #2
 80035d4:	9300      	str	r3, [sp, #0]
 80035d6:	2300      	movs	r3, #0
 80035d8:	2282      	movs	r2, #130	; 0x82
 80035da:	210a      	movs	r1, #10
 80035dc:	482e      	ldr	r0, [pc, #184]	; (8003698 <FuncMenu_DrawOutputMenu+0x5c0>)
 80035de:	f00a ffc1 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035e2:	2300      	movs	r3, #0
 80035e4:	9301      	str	r3, [sp, #4]
 80035e6:	2302      	movs	r3, #2
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80035ee:	2296      	movs	r2, #150	; 0x96
 80035f0:	210a      	movs	r1, #10
 80035f2:	482a      	ldr	r0, [pc, #168]	; (800369c <FuncMenu_DrawOutputMenu+0x5c4>)
 80035f4:	f00a ffb6 	bl	800e564 <ILI9341_Draw_Text>

				if(pOutChan)
 80035f8:	79fb      	ldrb	r3, [r7, #7]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d00a      	beq.n	8003614 <FuncMenu_DrawOutputMenu+0x53c>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80035fe:	2300      	movs	r3, #0
 8003600:	9301      	str	r3, [sp, #4]
 8003602:	2302      	movs	r3, #2
 8003604:	9300      	str	r3, [sp, #0]
 8003606:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800360a:	22aa      	movs	r2, #170	; 0xaa
 800360c:	210a      	movs	r1, #10
 800360e:	4824      	ldr	r0, [pc, #144]	; (80036a0 <FuncMenu_DrawOutputMenu+0x5c8>)
 8003610:	f00a ffa8 	bl	800e564 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003614:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003618:	9301      	str	r3, [sp, #4]
 800361a:	2302      	movs	r3, #2
 800361c:	9300      	str	r3, [sp, #0]
 800361e:	2300      	movs	r3, #0
 8003620:	22d2      	movs	r2, #210	; 0xd2
 8003622:	2105      	movs	r1, #5
 8003624:	481f      	ldr	r0, [pc, #124]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003626:	f00a ff9d 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 800362a:	f241 43a2 	movw	r3, #5282	; 0x14a2
 800362e:	9301      	str	r3, [sp, #4]
 8003630:	2302      	movs	r3, #2
 8003632:	9300      	str	r3, [sp, #0]
 8003634:	2300      	movs	r3, #0
 8003636:	22d2      	movs	r2, #210	; 0xd2
 8003638:	2161      	movs	r1, #97	; 0x61
 800363a:	481a      	ldr	r0, [pc, #104]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 800363c:	f00a ff92 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003640:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003644:	9301      	str	r3, [sp, #4]
 8003646:	2302      	movs	r3, #2
 8003648:	9300      	str	r3, [sp, #0]
 800364a:	2300      	movs	r3, #0
 800364c:	22d2      	movs	r2, #210	; 0xd2
 800364e:	21af      	movs	r1, #175	; 0xaf
 8003650:	4814      	ldr	r0, [pc, #80]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 8003652:	f00a ff87 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003656:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 800365a:	9301      	str	r3, [sp, #4]
 800365c:	2302      	movs	r3, #2
 800365e:	9300      	str	r3, [sp, #0]
 8003660:	2300      	movs	r3, #0
 8003662:	22d2      	movs	r2, #210	; 0xd2
 8003664:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003668:	480e      	ldr	r0, [pc, #56]	; (80036a4 <FuncMenu_DrawOutputMenu+0x5cc>)
 800366a:	f00a ff7b 	bl	800e564 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800366e:	2300      	movs	r3, #0
 8003670:	9301      	str	r3, [sp, #4]
 8003672:	2302      	movs	r3, #2
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800367a:	2232      	movs	r2, #50	; 0x32
 800367c:	2196      	movs	r1, #150	; 0x96
 800367e:	480a      	ldr	r0, [pc, #40]	; (80036a8 <FuncMenu_DrawOutputMenu+0x5d0>)
 8003680:	f00a ff70 	bl	800e564 <ILI9341_Draw_Text>
				break;
 8003684:	e177      	b.n	8003976 <FuncMenu_DrawOutputMenu+0x89e>
 8003686:	bf00      	nop
 8003688:	080137d8 	.word	0x080137d8
 800368c:	080137e0 	.word	0x080137e0
 8003690:	080137ec 	.word	0x080137ec
 8003694:	080137f4 	.word	0x080137f4
 8003698:	08013800 	.word	0x08013800
 800369c:	0801380c 	.word	0x0801380c
 80036a0:	08013814 	.word	0x08013814
 80036a4:	080137b0 	.word	0x080137b0
 80036a8:	0801381c 	.word	0x0801381c
			case IMPULSE_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036ac:	2300      	movs	r3, #0
 80036ae:	9301      	str	r3, [sp, #4]
 80036b0:	2302      	movs	r3, #2
 80036b2:	9300      	str	r3, [sp, #0]
 80036b4:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036b8:	2232      	movs	r2, #50	; 0x32
 80036ba:	210a      	movs	r1, #10
 80036bc:	48b0      	ldr	r0, [pc, #704]	; (8003980 <FuncMenu_DrawOutputMenu+0x8a8>)
 80036be:	f00a ff51 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036c2:	2300      	movs	r3, #0
 80036c4:	9301      	str	r3, [sp, #4]
 80036c6:	2302      	movs	r3, #2
 80036c8:	9300      	str	r3, [sp, #0]
 80036ca:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036ce:	2246      	movs	r2, #70	; 0x46
 80036d0:	210a      	movs	r1, #10
 80036d2:	48ac      	ldr	r0, [pc, #688]	; (8003984 <FuncMenu_DrawOutputMenu+0x8ac>)
 80036d4:	f00a ff46 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036d8:	2300      	movs	r3, #0
 80036da:	9301      	str	r3, [sp, #4]
 80036dc:	2302      	movs	r3, #2
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036e4:	225a      	movs	r2, #90	; 0x5a
 80036e6:	210a      	movs	r1, #10
 80036e8:	48a7      	ldr	r0, [pc, #668]	; (8003988 <FuncMenu_DrawOutputMenu+0x8b0>)
 80036ea:	f00a ff3b 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80036ee:	2300      	movs	r3, #0
 80036f0:	9301      	str	r3, [sp, #4]
 80036f2:	2302      	movs	r3, #2
 80036f4:	9300      	str	r3, [sp, #0]
 80036f6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80036fa:	226e      	movs	r2, #110	; 0x6e
 80036fc:	210a      	movs	r1, #10
 80036fe:	48a3      	ldr	r0, [pc, #652]	; (800398c <FuncMenu_DrawOutputMenu+0x8b4>)
 8003700:	f00a ff30 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003704:	2300      	movs	r3, #0
 8003706:	9301      	str	r3, [sp, #4]
 8003708:	2302      	movs	r3, #2
 800370a:	9300      	str	r3, [sp, #0]
 800370c:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003710:	2282      	movs	r2, #130	; 0x82
 8003712:	210a      	movs	r1, #10
 8003714:	489e      	ldr	r0, [pc, #632]	; (8003990 <FuncMenu_DrawOutputMenu+0x8b8>)
 8003716:	f00a ff25 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 800371a:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800371e:	9301      	str	r3, [sp, #4]
 8003720:	2302      	movs	r3, #2
 8003722:	9300      	str	r3, [sp, #0]
 8003724:	2300      	movs	r3, #0
 8003726:	2296      	movs	r2, #150	; 0x96
 8003728:	210a      	movs	r1, #10
 800372a:	489a      	ldr	r0, [pc, #616]	; (8003994 <FuncMenu_DrawOutputMenu+0x8bc>)
 800372c:	f00a ff1a 	bl	800e564 <ILI9341_Draw_Text>

				if(pOutChan)
 8003730:	79fb      	ldrb	r3, [r7, #7]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d00a      	beq.n	800374c <FuncMenu_DrawOutputMenu+0x674>
					ILI9341_Draw_Text("- PWM", 		10, 170, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003736:	2300      	movs	r3, #0
 8003738:	9301      	str	r3, [sp, #4]
 800373a:	2302      	movs	r3, #2
 800373c:	9300      	str	r3, [sp, #0]
 800373e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003742:	22aa      	movs	r2, #170	; 0xaa
 8003744:	210a      	movs	r1, #10
 8003746:	4894      	ldr	r0, [pc, #592]	; (8003998 <FuncMenu_DrawOutputMenu+0x8c0>)
 8003748:	f00a ff0c 	bl	800e564 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800374c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003750:	9301      	str	r3, [sp, #4]
 8003752:	2302      	movs	r3, #2
 8003754:	9300      	str	r3, [sp, #0]
 8003756:	2300      	movs	r3, #0
 8003758:	22d2      	movs	r2, #210	; 0xd2
 800375a:	2105      	movs	r1, #5
 800375c:	488f      	ldr	r0, [pc, #572]	; (800399c <FuncMenu_DrawOutputMenu+0x8c4>)
 800375e:	f00a ff01 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003762:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003766:	9301      	str	r3, [sp, #4]
 8003768:	2302      	movs	r3, #2
 800376a:	9300      	str	r3, [sp, #0]
 800376c:	2300      	movs	r3, #0
 800376e:	22d2      	movs	r2, #210	; 0xd2
 8003770:	2161      	movs	r1, #97	; 0x61
 8003772:	488a      	ldr	r0, [pc, #552]	; (800399c <FuncMenu_DrawOutputMenu+0x8c4>)
 8003774:	f00a fef6 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003778:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800377c:	9301      	str	r3, [sp, #4]
 800377e:	2302      	movs	r3, #2
 8003780:	9300      	str	r3, [sp, #0]
 8003782:	2300      	movs	r3, #0
 8003784:	22d2      	movs	r2, #210	; 0xd2
 8003786:	21af      	movs	r1, #175	; 0xaf
 8003788:	4884      	ldr	r0, [pc, #528]	; (800399c <FuncMenu_DrawOutputMenu+0x8c4>)
 800378a:	f00a feeb 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800378e:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003792:	9301      	str	r3, [sp, #4]
 8003794:	2302      	movs	r3, #2
 8003796:	9300      	str	r3, [sp, #0]
 8003798:	2300      	movs	r3, #0
 800379a:	22d2      	movs	r2, #210	; 0xd2
 800379c:	f44f 7182 	mov.w	r1, #260	; 0x104
 80037a0:	487e      	ldr	r0, [pc, #504]	; (800399c <FuncMenu_DrawOutputMenu+0x8c4>)
 80037a2:	f00a fedf 	bl	800e564 <ILI9341_Draw_Text>

				ILI9341_Draw_Text("               ", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037a6:	2300      	movs	r3, #0
 80037a8:	9301      	str	r3, [sp, #4]
 80037aa:	2302      	movs	r3, #2
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037b2:	2232      	movs	r2, #50	; 0x32
 80037b4:	2196      	movs	r1, #150	; 0x96
 80037b6:	487a      	ldr	r0, [pc, #488]	; (80039a0 <FuncMenu_DrawOutputMenu+0x8c8>)
 80037b8:	f00a fed4 	bl	800e564 <ILI9341_Draw_Text>
				break;
 80037bc:	e0db      	b.n	8003976 <FuncMenu_DrawOutputMenu+0x89e>
			case PWM_FUNC_MODE:
				ILI9341_Draw_Text("- SINE", 	10, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037be:	2300      	movs	r3, #0
 80037c0:	9301      	str	r3, [sp, #4]
 80037c2:	2302      	movs	r3, #2
 80037c4:	9300      	str	r3, [sp, #0]
 80037c6:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037ca:	2232      	movs	r2, #50	; 0x32
 80037cc:	210a      	movs	r1, #10
 80037ce:	486c      	ldr	r0, [pc, #432]	; (8003980 <FuncMenu_DrawOutputMenu+0x8a8>)
 80037d0:	f00a fec8 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SQUARE", 	10, 70,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037d4:	2300      	movs	r3, #0
 80037d6:	9301      	str	r3, [sp, #4]
 80037d8:	2302      	movs	r3, #2
 80037da:	9300      	str	r3, [sp, #0]
 80037dc:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037e0:	2246      	movs	r2, #70	; 0x46
 80037e2:	210a      	movs	r1, #10
 80037e4:	4867      	ldr	r0, [pc, #412]	; (8003984 <FuncMenu_DrawOutputMenu+0x8ac>)
 80037e6:	f00a febd 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- SAW", 		10, 90,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80037ea:	2300      	movs	r3, #0
 80037ec:	9301      	str	r3, [sp, #4]
 80037ee:	2302      	movs	r3, #2
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 80037f6:	225a      	movs	r2, #90	; 0x5a
 80037f8:	210a      	movs	r1, #10
 80037fa:	4863      	ldr	r0, [pc, #396]	; (8003988 <FuncMenu_DrawOutputMenu+0x8b0>)
 80037fc:	f00a feb2 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- REV SAW", 	10, 110, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003800:	2300      	movs	r3, #0
 8003802:	9301      	str	r3, [sp, #4]
 8003804:	2302      	movs	r3, #2
 8003806:	9300      	str	r3, [sp, #0]
 8003808:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800380c:	226e      	movs	r2, #110	; 0x6e
 800380e:	210a      	movs	r1, #10
 8003810:	485e      	ldr	r0, [pc, #376]	; (800398c <FuncMenu_DrawOutputMenu+0x8b4>)
 8003812:	f00a fea7 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- TRIANGLE",	10, 130, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 8003816:	2300      	movs	r3, #0
 8003818:	9301      	str	r3, [sp, #4]
 800381a:	2302      	movs	r3, #2
 800381c:	9300      	str	r3, [sp, #0]
 800381e:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003822:	2282      	movs	r2, #130	; 0x82
 8003824:	210a      	movs	r1, #10
 8003826:	485a      	ldr	r0, [pc, #360]	; (8003990 <FuncMenu_DrawOutputMenu+0x8b8>)
 8003828:	f00a fe9c 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("- UNIT", 	10, 150, NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800382c:	2300      	movs	r3, #0
 800382e:	9301      	str	r3, [sp, #4]
 8003830:	2302      	movs	r3, #2
 8003832:	9300      	str	r3, [sp, #0]
 8003834:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003838:	2296      	movs	r2, #150	; 0x96
 800383a:	210a      	movs	r1, #10
 800383c:	4855      	ldr	r0, [pc, #340]	; (8003994 <FuncMenu_DrawOutputMenu+0x8bc>)
 800383e:	f00a fe91 	bl	800e564 <ILI9341_Draw_Text>

				if(pOutChan)
 8003842:	79fb      	ldrb	r3, [r7, #7]
 8003844:	2b00      	cmp	r3, #0
 8003846:	d00a      	beq.n	800385e <FuncMenu_DrawOutputMenu+0x786>
					ILI9341_Draw_Text("- PWM", 		10, 170, HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003848:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800384c:	9301      	str	r3, [sp, #4]
 800384e:	2302      	movs	r3, #2
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	2300      	movs	r3, #0
 8003854:	22aa      	movs	r2, #170	; 0xaa
 8003856:	210a      	movs	r1, #10
 8003858:	484f      	ldr	r0, [pc, #316]	; (8003998 <FuncMenu_DrawOutputMenu+0x8c0>)
 800385a:	f00a fe83 	bl	800e564 <ILI9341_Draw_Text>

				// coloured menu btn labels
				ILI9341_Draw_Text("    ", 5,   210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 800385e:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003862:	9301      	str	r3, [sp, #4]
 8003864:	2302      	movs	r3, #2
 8003866:	9300      	str	r3, [sp, #0]
 8003868:	2300      	movs	r3, #0
 800386a:	22d2      	movs	r2, #210	; 0xd2
 800386c:	2105      	movs	r1, #5
 800386e:	484b      	ldr	r0, [pc, #300]	; (800399c <FuncMenu_DrawOutputMenu+0x8c4>)
 8003870:	f00a fe78 	bl	800e564 <ILI9341_Draw_Text>
				ILI9341_Draw_Text("    ", 	97,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003874:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003878:	9301      	str	r3, [sp, #4]
 800387a:	2302      	movs	r3, #2
 800387c:	9300      	str	r3, [sp, #0]
 800387e:	2300      	movs	r3, #0
 8003880:	22d2      	movs	r2, #210	; 0xd2
 8003882:	2161      	movs	r1, #97	; 0x61
 8003884:	4845      	ldr	r0, [pc, #276]	; (800399c <FuncMenu_DrawOutputMenu+0x8c4>)
 8003886:	f00a fe6d 	bl	800e564 <ILI9341_Draw_Text>

				if(pOutChan)
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d05a      	beq.n	8003946 <FuncMenu_DrawOutputMenu+0x86e>
				{
					ILI9341_Draw_Text("DUTY", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003890:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003894:	9301      	str	r3, [sp, #4]
 8003896:	2302      	movs	r3, #2
 8003898:	9300      	str	r3, [sp, #0]
 800389a:	2300      	movs	r3, #0
 800389c:	22d2      	movs	r2, #210	; 0xd2
 800389e:	21af      	movs	r1, #175	; 0xaf
 80038a0:	4840      	ldr	r0, [pc, #256]	; (80039a4 <FuncMenu_DrawOutputMenu+0x8cc>)
 80038a2:	f00a fe5f 	bl	800e564 <ILI9341_Draw_Text>
					char duty[10] = "";
 80038a6:	2300      	movs	r3, #0
 80038a8:	60bb      	str	r3, [r7, #8]
 80038aa:	f107 030c 	add.w	r3, r7, #12
 80038ae:	2200      	movs	r2, #0
 80038b0:	601a      	str	r2, [r3, #0]
 80038b2:	809a      	strh	r2, [r3, #4]
					snprintf(duty, sizeof(duty), "%0.2f%%", ((float)PWM_AUX_OUT_TIM->CCR1 / (float)PWM_AUX_OUT_TIM->ARR) * 100);
 80038b4:	4b3c      	ldr	r3, [pc, #240]	; (80039a8 <FuncMenu_DrawOutputMenu+0x8d0>)
 80038b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038b8:	ee07 3a90 	vmov	s15, r3
 80038bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038c0:	4b39      	ldr	r3, [pc, #228]	; (80039a8 <FuncMenu_DrawOutputMenu+0x8d0>)
 80038c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c4:	ee07 3a90 	vmov	s15, r3
 80038c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80038cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80038d0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80039ac <FuncMenu_DrawOutputMenu+0x8d4>
 80038d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038d8:	ee17 0a90 	vmov	r0, s15
 80038dc:	f7fc fe5c 	bl	8000598 <__aeabi_f2d>
 80038e0:	4603      	mov	r3, r0
 80038e2:	460c      	mov	r4, r1
 80038e4:	f107 0008 	add.w	r0, r7, #8
 80038e8:	e9cd 3400 	strd	r3, r4, [sp]
 80038ec:	4a30      	ldr	r2, [pc, #192]	; (80039b0 <FuncMenu_DrawOutputMenu+0x8d8>)
 80038ee:	210a      	movs	r1, #10
 80038f0:	f00c f9f4 	bl	800fcdc <sniprintf>
					ILI9341_Draw_Text(duty, 	220, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 80038f4:	f107 0008 	add.w	r0, r7, #8
 80038f8:	2300      	movs	r3, #0
 80038fa:	9301      	str	r3, [sp, #4]
 80038fc:	2302      	movs	r3, #2
 80038fe:	9300      	str	r3, [sp, #0]
 8003900:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 8003904:	2232      	movs	r2, #50	; 0x32
 8003906:	21dc      	movs	r1, #220	; 0xdc
 8003908:	f00a fe2c 	bl	800e564 <ILI9341_Draw_Text>
					if(SM_IsFuncPwmDutyMode())
 800390c:	f002 fc40 	bl	8006190 <SM_IsFuncPwmDutyMode>
 8003910:	4603      	mov	r3, r0
 8003912:	2b00      	cmp	r3, #0
 8003914:	d00b      	beq.n	800392e <FuncMenu_DrawOutputMenu+0x856>
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  HIGHLIGHT_TEXT_FGCOLOUR, 2, HIGHLIGHT_TEXT_BGCOLOUR);
 8003916:	f644 43f6 	movw	r3, #19702	; 0x4cf6
 800391a:	9301      	str	r3, [sp, #4]
 800391c:	2302      	movs	r3, #2
 800391e:	9300      	str	r3, [sp, #0]
 8003920:	2300      	movs	r3, #0
 8003922:	2232      	movs	r2, #50	; 0x32
 8003924:	2196      	movs	r1, #150	; 0x96
 8003926:	4823      	ldr	r0, [pc, #140]	; (80039b4 <FuncMenu_DrawOutputMenu+0x8dc>)
 8003928:	f00a fe1c 	bl	800e564 <ILI9341_Draw_Text>
 800392c:	e016      	b.n	800395c <FuncMenu_DrawOutputMenu+0x884>

					}
					else
					{
						ILI9341_Draw_Text("DUTY:", 	150, 50,  NORMAL_TEXT_FGCOLOUR, 2, NORMAL_TEXT_BGCOLOUR);
 800392e:	2300      	movs	r3, #0
 8003930:	9301      	str	r3, [sp, #4]
 8003932:	2302      	movs	r3, #2
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	f24b 53d0 	movw	r3, #46544	; 0xb5d0
 800393a:	2232      	movs	r2, #50	; 0x32
 800393c:	2196      	movs	r1, #150	; 0x96
 800393e:	481d      	ldr	r0, [pc, #116]	; (80039b4 <FuncMenu_DrawOutputMenu+0x8dc>)
 8003940:	f00a fe10 	bl	800e564 <ILI9341_Draw_Text>
 8003944:	e00a      	b.n	800395c <FuncMenu_DrawOutputMenu+0x884>
					}
				}
				else
				{
					ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003946:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 800394a:	9301      	str	r3, [sp, #4]
 800394c:	2302      	movs	r3, #2
 800394e:	9300      	str	r3, [sp, #0]
 8003950:	2300      	movs	r3, #0
 8003952:	22d2      	movs	r2, #210	; 0xd2
 8003954:	21af      	movs	r1, #175	; 0xaf
 8003956:	4811      	ldr	r0, [pc, #68]	; (800399c <FuncMenu_DrawOutputMenu+0x8c4>)
 8003958:	f00a fe04 	bl	800e564 <ILI9341_Draw_Text>
				}

				ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 800395c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003960:	9301      	str	r3, [sp, #4]
 8003962:	2302      	movs	r3, #2
 8003964:	9300      	str	r3, [sp, #0]
 8003966:	2300      	movs	r3, #0
 8003968:	22d2      	movs	r2, #210	; 0xd2
 800396a:	f44f 7182 	mov.w	r1, #260	; 0x104
 800396e:	480b      	ldr	r0, [pc, #44]	; (800399c <FuncMenu_DrawOutputMenu+0x8c4>)
 8003970:	f00a fdf8 	bl	800e564 <ILI9341_Draw_Text>

				break;
 8003974:	bf00      	nop
				//
		}
	}
}
 8003976:	bf00      	nop
 8003978:	371c      	adds	r7, #28
 800397a:	46bd      	mov	sp, r7
 800397c:	bd90      	pop	{r4, r7, pc}
 800397e:	bf00      	nop
 8003980:	080137d8 	.word	0x080137d8
 8003984:	080137e0 	.word	0x080137e0
 8003988:	080137ec 	.word	0x080137ec
 800398c:	080137f4 	.word	0x080137f4
 8003990:	08013800 	.word	0x08013800
 8003994:	0801380c 	.word	0x0801380c
 8003998:	08013814 	.word	0x08013814
 800399c:	080137b0 	.word	0x080137b0
 80039a0:	0801381c 	.word	0x0801381c
 80039a4:	0801382c 	.word	0x0801382c
 80039a8:	40000400 	.word	0x40000400
 80039ac:	42c80000 	.word	0x42c80000
 80039b0:	08013834 	.word	0x08013834
 80039b4:	0801383c 	.word	0x0801383c

080039b8 <GainMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMenu(eGainMenu_Status pMenu)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b082      	sub	sp, #8
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4603      	mov	r3, r0
 80039c0:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 80039c2:	79fb      	ldrb	r3, [r7, #7]
 80039c4:	2b02      	cmp	r3, #2
 80039c6:	d007      	beq.n	80039d8 <GainMenu_DrawMenu+0x20>
 80039c8:	2b03      	cmp	r3, #3
 80039ca:	d008      	beq.n	80039de <GainMenu_DrawMenu+0x26>
 80039cc:	2b01      	cmp	r3, #1
 80039ce:	d000      	beq.n	80039d2 <GainMenu_DrawMenu+0x1a>
		case ENABLE_GAIN_Aux_MENU:
			GainMenu_DrawAuxMenu();
			break;

		default:
			break;
 80039d0:	e008      	b.n	80039e4 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawMainMenu();
 80039d2:	f000 f80b 	bl	80039ec <GainMenu_DrawMainMenu>
			break;
 80039d6:	e005      	b.n	80039e4 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawSignalMenu();
 80039d8:	f000 f868 	bl	8003aac <GainMenu_DrawSignalMenu>
			break;
 80039dc:	e002      	b.n	80039e4 <GainMenu_DrawMenu+0x2c>
			GainMenu_DrawAuxMenu();
 80039de:	f000 f87b 	bl	8003ad8 <GainMenu_DrawAuxMenu>
			break;
 80039e2:	bf00      	nop

	}
}
 80039e4:	bf00      	nop
 80039e6:	3708      	adds	r7, #8
 80039e8:	46bd      	mov	sp, r7
 80039ea:	bd80      	pop	{r7, pc}

080039ec <GainMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawMainMenu()
{
 80039ec:	b580      	push	{r7, lr}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af02      	add	r7, sp, #8

	ILI9341_Draw_Text("OUT->GAIN", 	10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 80039f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80039f6:	9301      	str	r3, [sp, #4]
 80039f8:	2302      	movs	r3, #2
 80039fa:	9300      	str	r3, [sp, #0]
 80039fc:	2300      	movs	r3, #0
 80039fe:	220a      	movs	r2, #10
 8003a00:	210a      	movs	r1, #10
 8003a02:	4826      	ldr	r0, [pc, #152]	; (8003a9c <GainMenu_DrawMainMenu+0xb0>)
 8003a04:	f00a fdae 	bl	800e564 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003a08:	f7fd fa88 	bl	8000f1c <DM_DisplayFormattedOutput>

	// coloured menu btn labels
	ILI9341_Draw_Text("SIGNAL", 5, 	 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003a0c:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003a10:	9301      	str	r3, [sp, #4]
 8003a12:	2302      	movs	r3, #2
 8003a14:	9300      	str	r3, [sp, #0]
 8003a16:	2300      	movs	r3, #0
 8003a18:	22d2      	movs	r2, #210	; 0xd2
 8003a1a:	2105      	movs	r1, #5
 8003a1c:	4820      	ldr	r0, [pc, #128]	; (8003aa0 <GainMenu_DrawMainMenu+0xb4>)
 8003a1e:	f00a fda1 	bl	800e564 <ILI9341_Draw_Text>

	eOutput_mode aux_output_func = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8003a22:	2001      	movs	r0, #1
 8003a24:	f002 f8b2 	bl	8005b8c <SM_GetOutputChannel>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8003a2e:	781b      	ldrb	r3, [r3, #0]
 8003a30:	71fb      	strb	r3, [r7, #7]
	if(aux_output_func == PWM_FUNC_MODE)
 8003a32:	79fb      	ldrb	r3, [r7, #7]
 8003a34:	2b06      	cmp	r3, #6
 8003a36:	d10b      	bne.n	8003a50 <GainMenu_DrawMainMenu+0x64>
	{
		ILI9341_Draw_Text("AUX",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003a38:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003a3c:	9301      	str	r3, [sp, #4]
 8003a3e:	2302      	movs	r3, #2
 8003a40:	9300      	str	r3, [sp, #0]
 8003a42:	2300      	movs	r3, #0
 8003a44:	22d2      	movs	r2, #210	; 0xd2
 8003a46:	2164      	movs	r1, #100	; 0x64
 8003a48:	4816      	ldr	r0, [pc, #88]	; (8003aa4 <GainMenu_DrawMainMenu+0xb8>)
 8003a4a:	f00a fd8b 	bl	800e564 <ILI9341_Draw_Text>
 8003a4e:	e00a      	b.n	8003a66 <GainMenu_DrawMainMenu+0x7a>
	}
	else
	{
		ILI9341_Draw_Text("    ",	100,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003a50:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003a54:	9301      	str	r3, [sp, #4]
 8003a56:	2302      	movs	r3, #2
 8003a58:	9300      	str	r3, [sp, #0]
 8003a5a:	2300      	movs	r3, #0
 8003a5c:	22d2      	movs	r2, #210	; 0xd2
 8003a5e:	2164      	movs	r1, #100	; 0x64
 8003a60:	4811      	ldr	r0, [pc, #68]	; (8003aa8 <GainMenu_DrawMainMenu+0xbc>)
 8003a62:	f00a fd7f 	bl	800e564 <ILI9341_Draw_Text>
	}

	ILI9341_Draw_Text("    ", 	175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003a66:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003a6a:	9301      	str	r3, [sp, #4]
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	9300      	str	r3, [sp, #0]
 8003a70:	2300      	movs	r3, #0
 8003a72:	22d2      	movs	r2, #210	; 0xd2
 8003a74:	21af      	movs	r1, #175	; 0xaf
 8003a76:	480c      	ldr	r0, [pc, #48]	; (8003aa8 <GainMenu_DrawMainMenu+0xbc>)
 8003a78:	f00a fd74 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 	260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003a7c:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003a80:	9301      	str	r3, [sp, #4]
 8003a82:	2302      	movs	r3, #2
 8003a84:	9300      	str	r3, [sp, #0]
 8003a86:	2300      	movs	r3, #0
 8003a88:	22d2      	movs	r2, #210	; 0xd2
 8003a8a:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003a8e:	4806      	ldr	r0, [pc, #24]	; (8003aa8 <GainMenu_DrawMainMenu+0xbc>)
 8003a90:	f00a fd68 	bl	800e564 <ILI9341_Draw_Text>
}
 8003a94:	bf00      	nop
 8003a96:	3708      	adds	r7, #8
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	08013844 	.word	0x08013844
 8003aa0:	08013850 	.word	0x08013850
 8003aa4:	08013858 	.word	0x08013858
 8003aa8:	0801385c 	.word	0x0801385c

08003aac <GainMenu_DrawSignalMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawSignalMenu()
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->SIG", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003ab2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ab6:	9301      	str	r3, [sp, #4]
 8003ab8:	2302      	movs	r3, #2
 8003aba:	9300      	str	r3, [sp, #0]
 8003abc:	2300      	movs	r3, #0
 8003abe:	220a      	movs	r2, #10
 8003ac0:	210a      	movs	r1, #10
 8003ac2:	4804      	ldr	r0, [pc, #16]	; (8003ad4 <GainMenu_DrawSignalMenu+0x28>)
 8003ac4:	f00a fd4e 	bl	800e564 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003ac8:	f7fd fa28 	bl	8000f1c <DM_DisplayFormattedOutput>
}
 8003acc:	bf00      	nop
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	08013864 	.word	0x08013864

08003ad8 <GainMenu_DrawAuxMenu>:
 *	@param None
 *	@retval None
 *
 */
void GainMenu_DrawAuxMenu()
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->GAIN->Aux", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003ade:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ae2:	9301      	str	r3, [sp, #4]
 8003ae4:	2302      	movs	r3, #2
 8003ae6:	9300      	str	r3, [sp, #0]
 8003ae8:	2300      	movs	r3, #0
 8003aea:	220a      	movs	r2, #10
 8003aec:	210a      	movs	r1, #10
 8003aee:	4804      	ldr	r0, [pc, #16]	; (8003b00 <GainMenu_DrawAuxMenu+0x28>)
 8003af0:	f00a fd38 	bl	800e564 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003af4:	f7fd fa12 	bl	8000f1c <DM_DisplayFormattedOutput>
}
 8003af8:	bf00      	nop
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}
 8003afe:	bf00      	nop
 8003b00:	08013874 	.word	0x08013874

08003b04 <ToplevelMenu_DrawMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMenu(eToplevelMenu_Status pMenu)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	71fb      	strb	r3, [r7, #7]
	switch(pMenu)
 8003b0e:	79fb      	ldrb	r3, [r7, #7]
 8003b10:	2b02      	cmp	r3, #2
 8003b12:	d007      	beq.n	8003b24 <ToplevelMenu_DrawMenu+0x20>
 8003b14:	2b03      	cmp	r3, #3
 8003b16:	d008      	beq.n	8003b2a <ToplevelMenu_DrawMenu+0x26>
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d000      	beq.n	8003b1e <ToplevelMenu_DrawMenu+0x1a>
		case ENABLE_TOPLEVEL_INPUT_MENU:
			ToplevelMenu_DrawInputMenu();
			break;

		default:
			break;
 8003b1c:	e008      	b.n	8003b30 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawMainMenu();
 8003b1e:	f000 f80b 	bl	8003b38 <ToplevelMenu_DrawMainMenu>
			break;
 8003b22:	e005      	b.n	8003b30 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawOutputMenu();
 8003b24:	f000 f844 	bl	8003bb0 <ToplevelMenu_DrawOutputMenu>
			break;
 8003b28:	e002      	b.n	8003b30 <ToplevelMenu_DrawMenu+0x2c>
			ToplevelMenu_DrawInputMenu();
 8003b2a:	f000 f88b 	bl	8003c44 <ToplevelMenu_DrawInputMenu>
			break;
 8003b2e:	bf00      	nop

	}
}
 8003b30:	bf00      	nop
 8003b32:	3708      	adds	r7, #8
 8003b34:	46bd      	mov	sp, r7
 8003b36:	bd80      	pop	{r7, pc}

08003b38 <ToplevelMenu_DrawMainMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawMainMenu()
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b082      	sub	sp, #8
 8003b3c:	af02      	add	r7, sp, #8
	#endif

	// Main screen
	//ILI9341_Draw_Text("SIGNAL GENERATOR", 	10, 10, WHITE, 2, BLACK);

	DM_DisplayFormattedOutput();
 8003b3e:	f7fd f9ed 	bl	8000f1c <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("OUTPUT", 6, 210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003b42:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003b46:	9301      	str	r3, [sp, #4]
 8003b48:	2302      	movs	r3, #2
 8003b4a:	9300      	str	r3, [sp, #0]
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	22d2      	movs	r2, #210	; 0xd2
 8003b50:	2106      	movs	r1, #6
 8003b52:	4814      	ldr	r0, [pc, #80]	; (8003ba4 <ToplevelMenu_DrawMainMenu+0x6c>)
 8003b54:	f00a fd06 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("INPUT", 93, 210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003b58:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003b5c:	9301      	str	r3, [sp, #4]
 8003b5e:	2302      	movs	r3, #2
 8003b60:	9300      	str	r3, [sp, #0]
 8003b62:	2300      	movs	r3, #0
 8003b64:	22d2      	movs	r2, #210	; 0xd2
 8003b66:	215d      	movs	r1, #93	; 0x5d
 8003b68:	480f      	ldr	r0, [pc, #60]	; (8003ba8 <ToplevelMenu_DrawMainMenu+0x70>)
 8003b6a:	f00a fcfb 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 175, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003b6e:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003b72:	9301      	str	r3, [sp, #4]
 8003b74:	2302      	movs	r3, #2
 8003b76:	9300      	str	r3, [sp, #0]
 8003b78:	2300      	movs	r3, #0
 8003b7a:	22d2      	movs	r2, #210	; 0xd2
 8003b7c:	21af      	movs	r1, #175	; 0xaf
 8003b7e:	480b      	ldr	r0, [pc, #44]	; (8003bac <ToplevelMenu_DrawMainMenu+0x74>)
 8003b80:	f00a fcf0 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("    ", 260, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003b84:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003b88:	9301      	str	r3, [sp, #4]
 8003b8a:	2302      	movs	r3, #2
 8003b8c:	9300      	str	r3, [sp, #0]
 8003b8e:	2300      	movs	r3, #0
 8003b90:	22d2      	movs	r2, #210	; 0xd2
 8003b92:	f44f 7182 	mov.w	r1, #260	; 0x104
 8003b96:	4805      	ldr	r0, [pc, #20]	; (8003bac <ToplevelMenu_DrawMainMenu+0x74>)
 8003b98:	f00a fce4 	bl	800e564 <ILI9341_Draw_Text>


}
 8003b9c:	bf00      	nop
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
 8003ba2:	bf00      	nop
 8003ba4:	08013884 	.word	0x08013884
 8003ba8:	0801388c 	.word	0x0801388c
 8003bac:	08013894 	.word	0x08013894

08003bb0 <ToplevelMenu_DrawOutputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawOutputMenu()
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("OUT->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003bb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003bba:	9301      	str	r3, [sp, #4]
 8003bbc:	2302      	movs	r3, #2
 8003bbe:	9300      	str	r3, [sp, #0]
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	220a      	movs	r2, #10
 8003bc4:	210a      	movs	r1, #10
 8003bc6:	481a      	ldr	r0, [pc, #104]	; (8003c30 <ToplevelMenu_DrawOutputMenu+0x80>)
 8003bc8:	f00a fccc 	bl	800e564 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003bcc:	f7fd f9a6 	bl	8000f1c <DM_DisplayFormattedOutput>

	ILI9341_Draw_Text("FUNC", 13,  210, BTN1_TEXT_FGCOLOUR, 2, BTN1_TEXT_BGCOLOUR);
 8003bd0:	f240 23fd 	movw	r3, #765	; 0x2fd
 8003bd4:	9301      	str	r3, [sp, #4]
 8003bd6:	2302      	movs	r3, #2
 8003bd8:	9300      	str	r3, [sp, #0]
 8003bda:	2300      	movs	r3, #0
 8003bdc:	22d2      	movs	r2, #210	; 0xd2
 8003bde:	210d      	movs	r1, #13
 8003be0:	4814      	ldr	r0, [pc, #80]	; (8003c34 <ToplevelMenu_DrawOutputMenu+0x84>)
 8003be2:	f00a fcbf 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("FREQ", 99,  210, BTN2_TEXT_FGCOLOUR, 2, BTN2_TEXT_BGCOLOUR);
 8003be6:	f241 43a2 	movw	r3, #5282	; 0x14a2
 8003bea:	9301      	str	r3, [sp, #4]
 8003bec:	2302      	movs	r3, #2
 8003bee:	9300      	str	r3, [sp, #0]
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	22d2      	movs	r2, #210	; 0xd2
 8003bf4:	2163      	movs	r1, #99	; 0x63
 8003bf6:	4810      	ldr	r0, [pc, #64]	; (8003c38 <ToplevelMenu_DrawOutputMenu+0x88>)
 8003bf8:	f00a fcb4 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("GAIN", 176, 210, BTN3_TEXT_FGCOLOUR, 2, BTN3_TEXT_BGCOLOUR);
 8003bfc:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003c00:	9301      	str	r3, [sp, #4]
 8003c02:	2302      	movs	r3, #2
 8003c04:	9300      	str	r3, [sp, #0]
 8003c06:	2300      	movs	r3, #0
 8003c08:	22d2      	movs	r2, #210	; 0xd2
 8003c0a:	21b0      	movs	r1, #176	; 0xb0
 8003c0c:	480b      	ldr	r0, [pc, #44]	; (8003c3c <ToplevelMenu_DrawOutputMenu+0x8c>)
 8003c0e:	f00a fca9 	bl	800e564 <ILI9341_Draw_Text>
	ILI9341_Draw_Text("OFFSET", 245, 210, BTN4_TEXT_FGCOLOUR, 2, BTN4_TEXT_BGCOLOUR);
 8003c12:	f64d 03c3 	movw	r3, #55491	; 0xd8c3
 8003c16:	9301      	str	r3, [sp, #4]
 8003c18:	2302      	movs	r3, #2
 8003c1a:	9300      	str	r3, [sp, #0]
 8003c1c:	2300      	movs	r3, #0
 8003c1e:	22d2      	movs	r2, #210	; 0xd2
 8003c20:	21f5      	movs	r1, #245	; 0xf5
 8003c22:	4807      	ldr	r0, [pc, #28]	; (8003c40 <ToplevelMenu_DrawOutputMenu+0x90>)
 8003c24:	f00a fc9e 	bl	800e564 <ILI9341_Draw_Text>
}
 8003c28:	bf00      	nop
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	bd80      	pop	{r7, pc}
 8003c2e:	bf00      	nop
 8003c30:	0801389c 	.word	0x0801389c
 8003c34:	080138a4 	.word	0x080138a4
 8003c38:	080138ac 	.word	0x080138ac
 8003c3c:	080138b4 	.word	0x080138b4
 8003c40:	080138bc 	.word	0x080138bc

08003c44 <ToplevelMenu_DrawInputMenu>:
 *	@param None
 *	@retval None
 *
 */
void ToplevelMenu_DrawInputMenu()
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b082      	sub	sp, #8
 8003c48:	af02      	add	r7, sp, #8
	ILI9341_Draw_Text("IN->", 10, 10, BREADTRAIL_FGCOLOUR, 2, BREADTRAIL_BGCOLOUR);
 8003c4a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003c4e:	9301      	str	r3, [sp, #4]
 8003c50:	2302      	movs	r3, #2
 8003c52:	9300      	str	r3, [sp, #0]
 8003c54:	2300      	movs	r3, #0
 8003c56:	220a      	movs	r2, #10
 8003c58:	210a      	movs	r1, #10
 8003c5a:	4804      	ldr	r0, [pc, #16]	; (8003c6c <ToplevelMenu_DrawInputMenu+0x28>)
 8003c5c:	f00a fc82 	bl	800e564 <ILI9341_Draw_Text>

	DM_DisplayFormattedOutput();
 8003c60:	f7fd f95c 	bl	8000f1c <DM_DisplayFormattedOutput>
}
 8003c64:	bf00      	nop
 8003c66:	46bd      	mov	sp, r7
 8003c68:	bd80      	pop	{r7, pc}
 8003c6a:	bf00      	nop
 8003c6c:	080138c4 	.word	0x080138c4

08003c70 <BiasMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eBiasMenu_Status BiasMenu_getStatus()
{
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
	return eNextBiasMenuStatus;
 8003c74:	4b03      	ldr	r3, [pc, #12]	; (8003c84 <BiasMenu_getStatus+0x14>)
 8003c76:	781b      	ldrb	r3, [r3, #0]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	20001e51 	.word	0x20001e51

08003c88 <BiasMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuEntryHandler()
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8003c8c:	f7fd fc06 	bl	800149c <DM_RefreshScreen>

	eNextBiasMenuStatus = ENABLE_BIAS_MENU;
 8003c90:	4b09      	ldr	r3, [pc, #36]	; (8003cb8 <BiasMenuEntryHandler+0x30>)
 8003c92:	2201      	movs	r2, #1
 8003c94:	701a      	strb	r2, [r3, #0]

	ENCODER_TIMER->ARR = BIAS_MAX;
 8003c96:	4b09      	ldr	r3, [pc, #36]	; (8003cbc <BiasMenuEntryHandler+0x34>)
 8003c98:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003c9c:	62da      	str	r2, [r3, #44]	; 0x2c
	ENCODER_TIMER->CNT = BO_GetDcBiasEncoderValue();
 8003c9e:	f001 f821 	bl	8004ce4 <BO_GetDcBiasEncoderValue>
 8003ca2:	4603      	mov	r3, r0
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	4b05      	ldr	r3, [pc, #20]	; (8003cbc <BiasMenuEntryHandler+0x34>)
 8003ca8:	625a      	str	r2, [r3, #36]	; 0x24

	eNewEvent = evIdle;
 8003caa:	4b05      	ldr	r3, [pc, #20]	; (8003cc0 <BiasMenuEntryHandler+0x38>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003cb0:	230e      	movs	r3, #14
}
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	bd80      	pop	{r7, pc}
 8003cb6:	bf00      	nop
 8003cb8:	20001e51 	.word	0x20001e51
 8003cbc:	40012c00 	.word	0x40012c00
 8003cc0:	20001e53 	.word	0x20001e53

08003cc4 <BiasMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuInputHandler()
{
 8003cc4:	b580      	push	{r7, lr}
 8003cc6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("BiasMenuInputHandler Event captured\n");
	#endif

	BO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8003cc8:	2001      	movs	r0, #1
 8003cca:	f002 f9db 	bl	8006084 <SM_GetEncoderValue>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f001 f813 	bl	8004cfc <BO_MapEncoderPositionToSignalOutput>

	eNewEvent = evIdle;
 8003cd6:	4b03      	ldr	r3, [pc, #12]	; (8003ce4 <BiasMenuInputHandler+0x20>)
 8003cd8:	2200      	movs	r2, #0
 8003cda:	701a      	strb	r2, [r3, #0]
	return Bias_Menu_State;
 8003cdc:	230e      	movs	r3, #14
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	20001e53 	.word	0x20001e53

08003ce8 <BiasMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState BiasMenuExitHandler()
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	af00      	add	r7, sp, #0
		printf("BiasMenuExitHandler Event captured\n");
	#endif


	// disable the menu
	eNextBiasMenuStatus = DISABLE_BIAS_MENU;
 8003cec:	4b05      	ldr	r3, [pc, #20]	; (8003d04 <BiasMenuExitHandler+0x1c>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8003cf2:	f7fd fbd3 	bl	800149c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 8003cf6:	4b04      	ldr	r3, [pc, #16]	; (8003d08 <BiasMenuExitHandler+0x20>)
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8003cfc:	2301      	movs	r3, #1
}
 8003cfe:	4618      	mov	r0, r3
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	20001e51 	.word	0x20001e51
 8003d08:	20001e53 	.word	0x20001e53

08003d0c <EM_ProcessEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_ProcessEvent()
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	af00      	add	r7, sp, #0

	switch(eNextState)
 8003d10:	4bb7      	ldr	r3, [pc, #732]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	2b0e      	cmp	r3, #14
 8003d16:	f200 81de 	bhi.w	80040d6 <EM_ProcessEvent+0x3ca>
 8003d1a:	a201      	add	r2, pc, #4	; (adr r2, 8003d20 <EM_ProcessEvent+0x14>)
 8003d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d20:	08003d5d 	.word	0x08003d5d
 8003d24:	08003d89 	.word	0x08003d89
 8003d28:	08003e09 	.word	0x08003e09
 8003d2c:	08003e21 	.word	0x08003e21
 8003d30:	08003e61 	.word	0x08003e61
 8003d34:	08003e8d 	.word	0x08003e8d
 8003d38:	08003ecd 	.word	0x08003ecd
 8003d3c:	08003f13 	.word	0x08003f13
 8003d40:	08003f3f 	.word	0x08003f3f
 8003d44:	080040d7 	.word	0x080040d7
 8003d48:	08003f6b 	.word	0x08003f6b
 8003d4c:	08003fc5 	.word	0x08003fc5
 8003d50:	08003ff9 	.word	0x08003ff9
 8003d54:	08004023 	.word	0x08004023
 8003d58:	080040a7 	.word	0x080040a7

			#ifdef EVENT_MENU_DEBUG
			  printf("Idle_State\n");
			#endif

			if(eNewEvent == evBlueBtn)
 8003d5c:	4ba5      	ldr	r3, [pc, #660]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003d5e:	781b      	ldrb	r3, [r3, #0]
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d105      	bne.n	8003d70 <EM_ProcessEvent+0x64>
			{
				eNextState = ToplevelOutputMenuEntryHandler();
 8003d64:	f000 fdfc 	bl	8004960 <ToplevelOutputMenuEntryHandler>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	461a      	mov	r2, r3
 8003d6c:	4ba0      	ldr	r3, [pc, #640]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003d6e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003d70:	4ba0      	ldr	r3, [pc, #640]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	2b02      	cmp	r3, #2
 8003d76:	f040 81b0 	bne.w	80040da <EM_ProcessEvent+0x3ce>
			{
				eNextState = ToplevelInputMenuEntryHandler();
 8003d7a:	f000 fe15 	bl	80049a8 <ToplevelInputMenuEntryHandler>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	461a      	mov	r2, r3
 8003d82:	4b9b      	ldr	r3, [pc, #620]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003d84:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
			{
				// no menu action
			}
			break;
 8003d86:	e1a8      	b.n	80040da <EM_ProcessEvent+0x3ce>

			#ifdef EVENT_MENU_DEBUG
			  printf("Toplevel_Output_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderPush)
 8003d88:	4b9a      	ldr	r3, [pc, #616]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	2b06      	cmp	r3, #6
 8003d8e:	d105      	bne.n	8003d9c <EM_ProcessEvent+0x90>
			{
				eNextState = ToplevelOutputMenuExitHandler();
 8003d90:	f000 fdf8 	bl	8004984 <ToplevelOutputMenuExitHandler>
 8003d94:	4603      	mov	r3, r0
 8003d96:	461a      	mov	r2, r3
 8003d98:	4b95      	ldr	r3, [pc, #596]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003d9a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evBlueBtn)
 8003d9c:	4b95      	ldr	r3, [pc, #596]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003d9e:	781b      	ldrb	r3, [r3, #0]
 8003da0:	2b01      	cmp	r3, #1
 8003da2:	d108      	bne.n	8003db6 <EM_ProcessEvent+0xaa>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003da4:	2000      	movs	r0, #0
 8003da6:	f000 fdcb 	bl	8004940 <ToplevelMenu_setStatus>
				eNextState = FuncMainMenuEntryHandler();
 8003daa:	f000 fbe1 	bl	8004570 <FuncMainMenuEntryHandler>
 8003dae:	4603      	mov	r3, r0
 8003db0:	461a      	mov	r2, r3
 8003db2:	4b8f      	ldr	r3, [pc, #572]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003db4:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003db6:	4b8f      	ldr	r3, [pc, #572]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d108      	bne.n	8003dd0 <EM_ProcessEvent+0xc4>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003dbe:	2000      	movs	r0, #0
 8003dc0:	f000 fdbe 	bl	8004940 <ToplevelMenu_setStatus>
				eNextState = FreqMainMenuEntryHandler();
 8003dc4:	f000 fb06 	bl	80043d4 <FreqMainMenuEntryHandler>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	461a      	mov	r2, r3
 8003dcc:	4b88      	ldr	r3, [pc, #544]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003dce:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003dd0:	4b88      	ldr	r3, [pc, #544]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003dd2:	781b      	ldrb	r3, [r3, #0]
 8003dd4:	2b03      	cmp	r3, #3
 8003dd6:	d108      	bne.n	8003dea <EM_ProcessEvent+0xde>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003dd8:	2000      	movs	r0, #0
 8003dda:	f000 fdb1 	bl	8004940 <ToplevelMenu_setStatus>
				eNextState = GainMainMenuEntryHandler();
 8003dde:	f000 fcbd 	bl	800475c <GainMainMenuEntryHandler>
 8003de2:	4603      	mov	r3, r0
 8003de4:	461a      	mov	r2, r3
 8003de6:	4b82      	ldr	r3, [pc, #520]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003de8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8003dea:	4b82      	ldr	r3, [pc, #520]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	2b04      	cmp	r3, #4
 8003df0:	f040 8175 	bne.w	80040de <EM_ProcessEvent+0x3d2>
			{
				ToplevelMenu_setStatus(DISABLE_TOPLEVEL_MENU);
 8003df4:	2000      	movs	r0, #0
 8003df6:	f000 fda3 	bl	8004940 <ToplevelMenu_setStatus>
				eNextState = BiasMenuEntryHandler();
 8003dfa:	f7ff ff45 	bl	8003c88 <BiasMenuEntryHandler>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	461a      	mov	r2, r3
 8003e02:	4b7b      	ldr	r3, [pc, #492]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003e04:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003e06:	e16a      	b.n	80040de <EM_ProcessEvent+0x3d2>

			#ifdef EVENT_MENU_DEBUG
			  printf("Toplevel_Input_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderPush)
 8003e08:	4b7a      	ldr	r3, [pc, #488]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003e0a:	781b      	ldrb	r3, [r3, #0]
 8003e0c:	2b06      	cmp	r3, #6
 8003e0e:	f040 8168 	bne.w	80040e2 <EM_ProcessEvent+0x3d6>
			{
				eNextState = ToplevelInputMenuExitHandler();
 8003e12:	f000 fddb 	bl	80049cc <ToplevelInputMenuExitHandler>
 8003e16:	4603      	mov	r3, r0
 8003e18:	461a      	mov	r2, r3
 8003e1a:	4b75      	ldr	r3, [pc, #468]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003e1c:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003e1e:	e160      	b.n	80040e2 <EM_ProcessEvent+0x3d6>

			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003e20:	4b74      	ldr	r3, [pc, #464]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003e22:	781b      	ldrb	r3, [r3, #0]
 8003e24:	2b06      	cmp	r3, #6
 8003e26:	d105      	bne.n	8003e34 <EM_ProcessEvent+0x128>
			{
				eNextState = FuncMainMenuExitHandler();
 8003e28:	f000 fbb4 	bl	8004594 <FuncMainMenuExitHandler>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	461a      	mov	r2, r3
 8003e30:	4b6f      	ldr	r3, [pc, #444]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003e32:	701a      	strb	r2, [r3, #0]

			}
			if(eNewEvent == evBlueBtn)
 8003e34:	4b6f      	ldr	r3, [pc, #444]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	2b01      	cmp	r3, #1
 8003e3a:	d105      	bne.n	8003e48 <EM_ProcessEvent+0x13c>
			{
				eNextState = FuncSignalMenuEntryHandler();
 8003e3c:	f000 fbbe 	bl	80045bc <FuncSignalMenuEntryHandler>
 8003e40:	4603      	mov	r3, r0
 8003e42:	461a      	mov	r2, r3
 8003e44:	4b6a      	ldr	r3, [pc, #424]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003e46:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003e48:	4b6a      	ldr	r3, [pc, #424]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	2b02      	cmp	r3, #2
 8003e4e:	f040 814a 	bne.w	80040e6 <EM_ProcessEvent+0x3da>
			{
				eNextState = FuncAuxMenuEntryHandler();
 8003e52:	f000 fbf7 	bl	8004644 <FuncAuxMenuEntryHandler>
 8003e56:	4603      	mov	r3, r0
 8003e58:	461a      	mov	r2, r3
 8003e5a:	4b65      	ldr	r3, [pc, #404]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003e5c:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003e5e:	e142      	b.n	80040e6 <EM_ProcessEvent+0x3da>

			#ifdef EVENT_MENU_DEBUG
				  printf("Func_Signal_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8003e60:	4b64      	ldr	r3, [pc, #400]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003e62:	781b      	ldrb	r3, [r3, #0]
 8003e64:	2b05      	cmp	r3, #5
 8003e66:	d105      	bne.n	8003e74 <EM_ProcessEvent+0x168>
			{
				eNextState = FuncSignalMenuInputHandler();
 8003e68:	f000 fbc6 	bl	80045f8 <FuncSignalMenuInputHandler>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	461a      	mov	r2, r3
 8003e70:	4b5f      	ldr	r3, [pc, #380]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003e72:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003e74:	4b5f      	ldr	r3, [pc, #380]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	2b06      	cmp	r3, #6
 8003e7a:	f040 8136 	bne.w	80040ea <EM_ProcessEvent+0x3de>
			{
				eNextState = FuncSignalMenuExitHandler();
 8003e7e:	f000 fbcd 	bl	800461c <FuncSignalMenuExitHandler>
 8003e82:	4603      	mov	r3, r0
 8003e84:	461a      	mov	r2, r3
 8003e86:	4b5a      	ldr	r3, [pc, #360]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003e88:	701a      	strb	r2, [r3, #0]
			}


			break;
 8003e8a:	e12e      	b.n	80040ea <EM_ProcessEvent+0x3de>

			#ifdef EVENT_MENU_DEBUG
				  printf("Func_Aux_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8003e8c:	4b59      	ldr	r3, [pc, #356]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003e8e:	781b      	ldrb	r3, [r3, #0]
 8003e90:	2b05      	cmp	r3, #5
 8003e92:	d105      	bne.n	8003ea0 <EM_ProcessEvent+0x194>
			{
				eNextState = FuncAuxMenuInputHandler();
 8003e94:	f000 fbf4 	bl	8004680 <FuncAuxMenuInputHandler>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	4b54      	ldr	r3, [pc, #336]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003e9e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003ea0:	4b54      	ldr	r3, [pc, #336]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b06      	cmp	r3, #6
 8003ea6:	d105      	bne.n	8003eb4 <EM_ProcessEvent+0x1a8>
			{
				eNextState = FuncAuxMenuExitHandler();
 8003ea8:	f000 fc38 	bl	800471c <FuncAuxMenuExitHandler>
 8003eac:	4603      	mov	r3, r0
 8003eae:	461a      	mov	r2, r3
 8003eb0:	4b4f      	ldr	r3, [pc, #316]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003eb2:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003eb4:	4b4f      	ldr	r3, [pc, #316]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003eb6:	781b      	ldrb	r3, [r3, #0]
 8003eb8:	2b03      	cmp	r3, #3
 8003eba:	f040 8118 	bne.w	80040ee <EM_ProcessEvent+0x3e2>
			{
				eNextState = FuncAuxToggleDutyMode();
 8003ebe:	f000 fc1b 	bl	80046f8 <FuncAuxToggleDutyMode>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	4b4a      	ldr	r3, [pc, #296]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003ec8:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003eca:	e110      	b.n	80040ee <EM_ProcessEvent+0x3e2>
			#endif
			if(eNewEvent == evEncoderSet)
			{
				// No menu action
			}
			if(eNewEvent == evEncoderPush)
 8003ecc:	4b49      	ldr	r3, [pc, #292]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	2b06      	cmp	r3, #6
 8003ed2:	d108      	bne.n	8003ee6 <EM_ProcessEvent+0x1da>
			{
				eNextState = GainMainMenuExitHandler();
 8003ed4:	f000 fc54 	bl	8004780 <GainMainMenuExitHandler>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	461a      	mov	r2, r3
 8003edc:	4b44      	ldr	r3, [pc, #272]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003ede:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003ee0:	2002      	movs	r0, #2
 8003ee2:	f000 fd2d 	bl	8004940 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003ee6:	4b43      	ldr	r3, [pc, #268]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d105      	bne.n	8003efa <EM_ProcessEvent+0x1ee>
			{
				eNextState = GainSignalMenuEntryHandler();
 8003eee:	f000 fc59 	bl	80047a4 <GainSignalMenuEntryHandler>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	4b3e      	ldr	r3, [pc, #248]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003ef8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003efa:	4b3e      	ldr	r3, [pc, #248]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	f040 80f7 	bne.w	80040f2 <EM_ProcessEvent+0x3e6>
			{
				eNextState = GainAuxMenuEntryHandler();
 8003f04:	f000 fcbc 	bl	8004880 <GainAuxMenuEntryHandler>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	4b38      	ldr	r3, [pc, #224]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003f0e:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f10:	e0ef      	b.n	80040f2 <EM_ProcessEvent+0x3e6>

			#ifdef EVENT_MENU_DEBUG
				  printf("Gain_Signal_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8003f12:	4b38      	ldr	r3, [pc, #224]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	2b05      	cmp	r3, #5
 8003f18:	d105      	bne.n	8003f26 <EM_ProcessEvent+0x21a>
			{
				eNextState = GainSignalMenuInputHandler();
 8003f1a:	f000 fc75 	bl	8004808 <GainSignalMenuInputHandler>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	461a      	mov	r2, r3
 8003f22:	4b33      	ldr	r3, [pc, #204]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003f24:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003f26:	4b33      	ldr	r3, [pc, #204]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003f28:	781b      	ldrb	r3, [r3, #0]
 8003f2a:	2b06      	cmp	r3, #6
 8003f2c:	f040 80e3 	bne.w	80040f6 <EM_ProcessEvent+0x3ea>
			{
				eNextState = GainSignalMenuExitHandler();
 8003f30:	f000 fc94 	bl	800485c <GainSignalMenuExitHandler>
 8003f34:	4603      	mov	r3, r0
 8003f36:	461a      	mov	r2, r3
 8003f38:	4b2d      	ldr	r3, [pc, #180]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003f3a:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f3c:	e0db      	b.n	80040f6 <EM_ProcessEvent+0x3ea>

			#ifdef EVENT_MENU_DEBUG
				  printf("Gain_Aux_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8003f3e:	4b2d      	ldr	r3, [pc, #180]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	2b05      	cmp	r3, #5
 8003f44:	d105      	bne.n	8003f52 <EM_ProcessEvent+0x246>
			{
				eNextState = GainAuxMenuInputHandler();
 8003f46:	f000 fccb 	bl	80048e0 <GainAuxMenuInputHandler>
 8003f4a:	4603      	mov	r3, r0
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	4b28      	ldr	r3, [pc, #160]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003f50:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003f52:	4b28      	ldr	r3, [pc, #160]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003f54:	781b      	ldrb	r3, [r3, #0]
 8003f56:	2b06      	cmp	r3, #6
 8003f58:	f040 80cf 	bne.w	80040fa <EM_ProcessEvent+0x3ee>
			{
				eNextState = GainAuxMenuExitHandler();
 8003f5c:	f000 fcd2 	bl	8004904 <GainAuxMenuExitHandler>
 8003f60:	4603      	mov	r3, r0
 8003f62:	461a      	mov	r2, r3
 8003f64:	4b22      	ldr	r3, [pc, #136]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003f66:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003f68:	e0c7      	b.n	80040fa <EM_ProcessEvent+0x3ee>

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Main_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderPush)
 8003f6a:	4b22      	ldr	r3, [pc, #136]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003f6c:	781b      	ldrb	r3, [r3, #0]
 8003f6e:	2b06      	cmp	r3, #6
 8003f70:	d108      	bne.n	8003f84 <EM_ProcessEvent+0x278>
			{
				eNextState = FreqMainMenuExitHandler();
 8003f72:	f000 fa41 	bl	80043f8 <FreqMainMenuExitHandler>
 8003f76:	4603      	mov	r3, r0
 8003f78:	461a      	mov	r2, r3
 8003f7a:	4b1d      	ldr	r3, [pc, #116]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003f7c:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 8003f7e:	2002      	movs	r0, #2
 8003f80:	f000 fcde 	bl	8004940 <ToplevelMenu_setStatus>
			}
			if(eNewEvent == evBlueBtn)
 8003f84:	4b1b      	ldr	r3, [pc, #108]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	2b01      	cmp	r3, #1
 8003f8a:	d105      	bne.n	8003f98 <EM_ProcessEvent+0x28c>
			{
				eNextState = FreqPresetMenuEntryHandler();
 8003f8c:	f000 fa4c 	bl	8004428 <FreqPresetMenuEntryHandler>
 8003f90:	4603      	mov	r3, r0
 8003f92:	461a      	mov	r2, r3
 8003f94:	4b16      	ldr	r3, [pc, #88]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003f96:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8003f98:	4b16      	ldr	r3, [pc, #88]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	2b02      	cmp	r3, #2
 8003f9e:	d105      	bne.n	8003fac <EM_ProcessEvent+0x2a0>
			{
				eNextState = FreqAdjustMenuEntryHandler();
 8003fa0:	f000 fa92 	bl	80044c8 <FreqAdjustMenuEntryHandler>
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	4b11      	ldr	r3, [pc, #68]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003faa:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 8003fac:	4b11      	ldr	r3, [pc, #68]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	2b03      	cmp	r3, #3
 8003fb2:	f040 80a4 	bne.w	80040fe <EM_ProcessEvent+0x3f2>
			{
				eNextState = FreqSweepMenuEntryHandler();
 8003fb6:	f000 f8c1 	bl	800413c <FreqSweepMenuEntryHandler>
 8003fba:	4603      	mov	r3, r0
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	4b0c      	ldr	r3, [pc, #48]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003fc0:	701a      	strb	r2, [r3, #0]
			}

			break;
 8003fc2:	e09c      	b.n	80040fe <EM_ProcessEvent+0x3f2>

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Preset_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8003fc4:	4b0b      	ldr	r3, [pc, #44]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	2b05      	cmp	r3, #5
 8003fca:	d105      	bne.n	8003fd8 <EM_ProcessEvent+0x2cc>
			{
				eNextState = FreqPresetMenuInputHandler();
 8003fcc:	f000 fa58 	bl	8004480 <FreqPresetMenuInputHandler>
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	4b06      	ldr	r3, [pc, #24]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003fd6:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8003fd8:	4b06      	ldr	r3, [pc, #24]	; (8003ff4 <EM_ProcessEvent+0x2e8>)
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	2b06      	cmp	r3, #6
 8003fde:	f040 8090 	bne.w	8004102 <EM_ProcessEvent+0x3f6>
			{
				eNextState = FreqPresetMenuExitHandler();
 8003fe2:	f000 fa5f 	bl	80044a4 <FreqPresetMenuExitHandler>
 8003fe6:	4603      	mov	r3, r0
 8003fe8:	461a      	mov	r2, r3
 8003fea:	4b01      	ldr	r3, [pc, #4]	; (8003ff0 <EM_ProcessEvent+0x2e4>)
 8003fec:	701a      	strb	r2, [r3, #0]
			}
			break;
 8003fee:	e088      	b.n	8004102 <EM_ProcessEvent+0x3f6>
 8003ff0:	20001e52 	.word	0x20001e52
 8003ff4:	20001e53 	.word	0x20001e53

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Adjust_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 8003ff8:	4b46      	ldr	r3, [pc, #280]	; (8004114 <EM_ProcessEvent+0x408>)
 8003ffa:	781b      	ldrb	r3, [r3, #0]
 8003ffc:	2b05      	cmp	r3, #5
 8003ffe:	d105      	bne.n	800400c <EM_ProcessEvent+0x300>
			{
				eNextState = FreqAdjustMenuInputHandler();
 8004000:	f000 fa80 	bl	8004504 <FreqAdjustMenuInputHandler>
 8004004:	4603      	mov	r3, r0
 8004006:	461a      	mov	r2, r3
 8004008:	4b43      	ldr	r3, [pc, #268]	; (8004118 <EM_ProcessEvent+0x40c>)
 800400a:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 800400c:	4b41      	ldr	r3, [pc, #260]	; (8004114 <EM_ProcessEvent+0x408>)
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	2b06      	cmp	r3, #6
 8004012:	d178      	bne.n	8004106 <EM_ProcessEvent+0x3fa>
			{
				eNextState = FreqAdjustMenuExitHandler();
 8004014:	f000 fa82 	bl	800451c <FreqAdjustMenuExitHandler>
 8004018:	4603      	mov	r3, r0
 800401a:	461a      	mov	r2, r3
 800401c:	4b3e      	ldr	r3, [pc, #248]	; (8004118 <EM_ProcessEvent+0x40c>)
 800401e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8004020:	e071      	b.n	8004106 <EM_ProcessEvent+0x3fa>

			#ifdef EVENT_MENU_DEBUG
				  printf("Freq_Sweep_Menu_State\n");
			#endif

			if(eNewEvent == evBlueBtn)
 8004022:	4b3c      	ldr	r3, [pc, #240]	; (8004114 <EM_ProcessEvent+0x408>)
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	2b01      	cmp	r3, #1
 8004028:	d106      	bne.n	8004038 <EM_ProcessEvent+0x32c>
			{
				// enable
				eNextState = FreqSweepMenuInputHandler(evSweepEnableBtn);
 800402a:	2007      	movs	r0, #7
 800402c:	f000 f8dc 	bl	80041e8 <FreqSweepMenuInputHandler>
 8004030:	4603      	mov	r3, r0
 8004032:	461a      	mov	r2, r3
 8004034:	4b38      	ldr	r3, [pc, #224]	; (8004118 <EM_ProcessEvent+0x40c>)
 8004036:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evGreenBtn)
 8004038:	4b36      	ldr	r3, [pc, #216]	; (8004114 <EM_ProcessEvent+0x408>)
 800403a:	781b      	ldrb	r3, [r3, #0]
 800403c:	2b02      	cmp	r3, #2
 800403e:	d106      	bne.n	800404e <EM_ProcessEvent+0x342>
			{
				// direction
				eNextState = FreqSweepMenuInputHandler(evSweepModeBtn);
 8004040:	2008      	movs	r0, #8
 8004042:	f000 f8d1 	bl	80041e8 <FreqSweepMenuInputHandler>
 8004046:	4603      	mov	r3, r0
 8004048:	461a      	mov	r2, r3
 800404a:	4b33      	ldr	r3, [pc, #204]	; (8004118 <EM_ProcessEvent+0x40c>)
 800404c:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evYellowBtn)
 800404e:	4b31      	ldr	r3, [pc, #196]	; (8004114 <EM_ProcessEvent+0x408>)
 8004050:	781b      	ldrb	r3, [r3, #0]
 8004052:	2b03      	cmp	r3, #3
 8004054:	d106      	bne.n	8004064 <EM_ProcessEvent+0x358>
			{
				// set sweep speed
				eNextState = FreqSweepMenuInputHandler(evSweepSpeedBtn);
 8004056:	2009      	movs	r0, #9
 8004058:	f000 f8c6 	bl	80041e8 <FreqSweepMenuInputHandler>
 800405c:	4603      	mov	r3, r0
 800405e:	461a      	mov	r2, r3
 8004060:	4b2d      	ldr	r3, [pc, #180]	; (8004118 <EM_ProcessEvent+0x40c>)
 8004062:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evRedBtn)
 8004064:	4b2b      	ldr	r3, [pc, #172]	; (8004114 <EM_ProcessEvent+0x408>)
 8004066:	781b      	ldrb	r3, [r3, #0]
 8004068:	2b04      	cmp	r3, #4
 800406a:	d106      	bne.n	800407a <EM_ProcessEvent+0x36e>
			{
				// set lower/upper sweep limit
				eNextState = FreqSweepMenuInputHandler(evSweepLimitBtn);
 800406c:	200a      	movs	r0, #10
 800406e:	f000 f8bb 	bl	80041e8 <FreqSweepMenuInputHandler>
 8004072:	4603      	mov	r3, r0
 8004074:	461a      	mov	r2, r3
 8004076:	4b28      	ldr	r3, [pc, #160]	; (8004118 <EM_ProcessEvent+0x40c>)
 8004078:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderSet)
 800407a:	4b26      	ldr	r3, [pc, #152]	; (8004114 <EM_ProcessEvent+0x408>)
 800407c:	781b      	ldrb	r3, [r3, #0]
 800407e:	2b05      	cmp	r3, #5
 8004080:	d106      	bne.n	8004090 <EM_ProcessEvent+0x384>
			{
				eNextState = FreqSweepMenuInputHandler(evEncoderSweep);
 8004082:	200b      	movs	r0, #11
 8004084:	f000 f8b0 	bl	80041e8 <FreqSweepMenuInputHandler>
 8004088:	4603      	mov	r3, r0
 800408a:	461a      	mov	r2, r3
 800408c:	4b22      	ldr	r3, [pc, #136]	; (8004118 <EM_ProcessEvent+0x40c>)
 800408e:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 8004090:	4b20      	ldr	r3, [pc, #128]	; (8004114 <EM_ProcessEvent+0x408>)
 8004092:	781b      	ldrb	r3, [r3, #0]
 8004094:	2b06      	cmp	r3, #6
 8004096:	d138      	bne.n	800410a <EM_ProcessEvent+0x3fe>
			{
				eNextState = FreqSweepMenuExitHandler();
 8004098:	f000 f97c 	bl	8004394 <FreqSweepMenuExitHandler>
 800409c:	4603      	mov	r3, r0
 800409e:	461a      	mov	r2, r3
 80040a0:	4b1d      	ldr	r3, [pc, #116]	; (8004118 <EM_ProcessEvent+0x40c>)
 80040a2:	701a      	strb	r2, [r3, #0]
			}

			break;
 80040a4:	e031      	b.n	800410a <EM_ProcessEvent+0x3fe>

			#ifdef EVENT_MENU_DEBUG
				  printf("Bias_Menu_State\n");
			#endif

			if(eNewEvent == evEncoderSet)
 80040a6:	4b1b      	ldr	r3, [pc, #108]	; (8004114 <EM_ProcessEvent+0x408>)
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	2b05      	cmp	r3, #5
 80040ac:	d105      	bne.n	80040ba <EM_ProcessEvent+0x3ae>
			{
				eNextState = BiasMenuInputHandler();
 80040ae:	f7ff fe09 	bl	8003cc4 <BiasMenuInputHandler>
 80040b2:	4603      	mov	r3, r0
 80040b4:	461a      	mov	r2, r3
 80040b6:	4b18      	ldr	r3, [pc, #96]	; (8004118 <EM_ProcessEvent+0x40c>)
 80040b8:	701a      	strb	r2, [r3, #0]
			}
			if(eNewEvent == evEncoderPush)
 80040ba:	4b16      	ldr	r3, [pc, #88]	; (8004114 <EM_ProcessEvent+0x408>)
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	2b06      	cmp	r3, #6
 80040c0:	d125      	bne.n	800410e <EM_ProcessEvent+0x402>
			{
				eNextState = BiasMenuExitHandler();
 80040c2:	f7ff fe11 	bl	8003ce8 <BiasMenuExitHandler>
 80040c6:	4603      	mov	r3, r0
 80040c8:	461a      	mov	r2, r3
 80040ca:	4b13      	ldr	r3, [pc, #76]	; (8004118 <EM_ProcessEvent+0x40c>)
 80040cc:	701a      	strb	r2, [r3, #0]
				ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 80040ce:	2002      	movs	r0, #2
 80040d0:	f000 fc36 	bl	8004940 <ToplevelMenu_setStatus>
			}

			break;
 80040d4:	e01b      	b.n	800410e <EM_ProcessEvent+0x402>

		default:
			break;
 80040d6:	bf00      	nop
 80040d8:	e01a      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 80040da:	bf00      	nop
 80040dc:	e018      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 80040de:	bf00      	nop
 80040e0:	e016      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 80040e2:	bf00      	nop
 80040e4:	e014      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 80040e6:	bf00      	nop
 80040e8:	e012      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 80040ea:	bf00      	nop
 80040ec:	e010      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 80040ee:	bf00      	nop
 80040f0:	e00e      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 80040f2:	bf00      	nop
 80040f4:	e00c      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 80040f6:	bf00      	nop
 80040f8:	e00a      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 80040fa:	bf00      	nop
 80040fc:	e008      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 80040fe:	bf00      	nop
 8004100:	e006      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 8004102:	bf00      	nop
 8004104:	e004      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 8004106:	bf00      	nop
 8004108:	e002      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 800410a:	bf00      	nop
 800410c:	e000      	b.n	8004110 <EM_ProcessEvent+0x404>
			break;
 800410e:	bf00      	nop
	}

}
 8004110:	bf00      	nop
 8004112:	bd80      	pop	{r7, pc}
 8004114:	20001e53 	.word	0x20001e53
 8004118:	20001e52 	.word	0x20001e52

0800411c <EM_SetNewEvent>:
 *	@param None
 *	@retval None
 *
 */
void EM_SetNewEvent(eSystemEvent pEvent)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	4603      	mov	r3, r0
 8004124:	71fb      	strb	r3, [r7, #7]
	eNewEvent = pEvent;
 8004126:	4a04      	ldr	r2, [pc, #16]	; (8004138 <EM_SetNewEvent+0x1c>)
 8004128:	79fb      	ldrb	r3, [r7, #7]
 800412a:	7013      	strb	r3, [r2, #0]
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	20001e53 	.word	0x20001e53

0800413c <FreqSweepMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuEntryHandler()
{
 800413c:	b580      	push	{r7, lr}
 800413e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuEntryHandler captured\n");
	#endif

	DM_RefreshScreen();
 8004140:	f7fd f9ac 	bl	800149c <DM_RefreshScreen>

	if( sweep_upper_bounds_longest_output_arr != OUTPUT_TIMER->ARR)
 8004144:	4b22      	ldr	r3, [pc, #136]	; (80041d0 <FreqSweepMenuEntryHandler+0x94>)
 8004146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004148:	ee07 3a90 	vmov	s15, r3
 800414c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004150:	4b20      	ldr	r3, [pc, #128]	; (80041d4 <FreqSweepMenuEntryHandler+0x98>)
 8004152:	edd3 7a00 	vldr	s15, [r3]
 8004156:	eeb4 7a67 	vcmp.f32	s14, s15
 800415a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800415e:	d008      	beq.n	8004172 <FreqSweepMenuEntryHandler+0x36>
		sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8004160:	4b1b      	ldr	r3, [pc, #108]	; (80041d0 <FreqSweepMenuEntryHandler+0x94>)
 8004162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004164:	ee07 3a90 	vmov	s15, r3
 8004168:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800416c:	4b19      	ldr	r3, [pc, #100]	; (80041d4 <FreqSweepMenuEntryHandler+0x98>)
 800416e:	edc3 7a00 	vstr	s15, [r3]

	if( sweep_upper_bounds_longest_output_arr == MIN_OUTPUT_ARR)
 8004172:	4b18      	ldr	r3, [pc, #96]	; (80041d4 <FreqSweepMenuEntryHandler+0x98>)
 8004174:	edd3 7a00 	vldr	s15, [r3]
 8004178:	eeb2 7a0a 	vmov.f32	s14, #42	; 0x41500000  13.0
 800417c:	eef4 7a47 	vcmp.f32	s15, s14
 8004180:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004184:	d101      	bne.n	800418a <FreqSweepMenuEntryHandler+0x4e>
	{
		FS_SetSweepModeDown();
 8004186:	f000 ff95 	bl	80050b4 <FS_SetSweepModeDown>
	}

	FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 800418a:	2000      	movs	r0, #0
 800418c:	f000 ffec 	bl	8005168 <FS_SetEncoderControlMode>
	FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 8004190:	2000      	movs	r0, #0
 8004192:	f001 f849 	bl	8005228 <FS_SetSweepTimerAutoReloadForEncoderControl>
	calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 8004196:	f001 f883 	bl	80052a0 <FS_GetCalculatedSweepFrequencyInHertz>
 800419a:	eef0 7a40 	vmov.f32	s15, s0
 800419e:	4b0e      	ldr	r3, [pc, #56]	; (80041d8 <FreqSweepMenuEntryHandler+0x9c>)
 80041a0:	edc3 7a00 	vstr	s15, [r3]

	// reset sweep start value
	SWEEP_TIMER->CNT = 0;
 80041a4:	4b0d      	ldr	r3, [pc, #52]	; (80041dc <FreqSweepMenuEntryHandler+0xa0>)
 80041a6:	2200      	movs	r2, #0
 80041a8:	625a      	str	r2, [r3, #36]	; 0x24

	// set default mode to sweep speed control
	FreqSweepMenuInputHandler(evSweepSpeedBtn);
 80041aa:	2009      	movs	r0, #9
 80041ac:	f000 f81c 	bl	80041e8 <FreqSweepMenuInputHandler>

	// sweep start speed
	SWEEP_TIMER->ARR = MIN_SWEEP_ARR;
 80041b0:	4b0a      	ldr	r3, [pc, #40]	; (80041dc <FreqSweepMenuEntryHandler+0xa0>)
 80041b2:	f244 12a0 	movw	r2, #16800	; 0x41a0
 80041b6:	62da      	str	r2, [r3, #44]	; 0x2c
	SWEEP_TIMER->PSC = 0;
 80041b8:	4b08      	ldr	r3, [pc, #32]	; (80041dc <FreqSweepMenuEntryHandler+0xa0>)
 80041ba:	2200      	movs	r2, #0
 80041bc:	629a      	str	r2, [r3, #40]	; 0x28



	// get ready to load menu
	eNextFreqMenuStatus = ENABLE_FREQ_SWEEP_MENU;
 80041be:	4b08      	ldr	r3, [pc, #32]	; (80041e0 <FreqSweepMenuEntryHandler+0xa4>)
 80041c0:	2204      	movs	r2, #4
 80041c2:	701a      	strb	r2, [r3, #0]


	// stay in this state
	eNewEvent = evIdle;
 80041c4:	4b07      	ldr	r3, [pc, #28]	; (80041e4 <FreqSweepMenuEntryHandler+0xa8>)
 80041c6:	2200      	movs	r2, #0
 80041c8:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 80041ca:	230d      	movs	r3, #13
}
 80041cc:	4618      	mov	r0, r3
 80041ce:	bd80      	pop	{r7, pc}
 80041d0:	40013400 	.word	0x40013400
 80041d4:	20000124 	.word	0x20000124
 80041d8:	20001ea8 	.word	0x20001ea8
 80041dc:	40000c00 	.word	0x40000c00
 80041e0:	20001e56 	.word	0x20001e56
 80041e4:	20001e53 	.word	0x20001e53

080041e8 <FreqSweepMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuInputHandler(eSystemEvent pEvent)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	4603      	mov	r3, r0
 80041f0:	71fb      	strb	r3, [r7, #7]
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif



	switch(pEvent)
 80041f2:	79fb      	ldrb	r3, [r7, #7]
 80041f4:	3b07      	subs	r3, #7
 80041f6:	2b04      	cmp	r3, #4
 80041f8:	f200 80b2 	bhi.w	8004360 <FreqSweepMenuInputHandler+0x178>
 80041fc:	a201      	add	r2, pc, #4	; (adr r2, 8004204 <FreqSweepMenuInputHandler+0x1c>)
 80041fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004202:	bf00      	nop
 8004204:	08004219 	.word	0x08004219
 8004208:	08004233 	.word	0x08004233
 800420c:	08004351 	.word	0x08004351
 8004210:	08004359 	.word	0x08004359
 8004214:	0800426d 	.word	0x0800426d
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepEnable captured\n");
			#endif

			// toggle enable/disable
			SWEEP_TIMER->DIER 	^= TIM_DIER_UIE;
 8004218:	4b56      	ldr	r3, [pc, #344]	; (8004374 <FreqSweepMenuInputHandler+0x18c>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	4a55      	ldr	r2, [pc, #340]	; (8004374 <FreqSweepMenuInputHandler+0x18c>)
 800421e:	f083 0301 	eor.w	r3, r3, #1
 8004222:	60d3      	str	r3, [r2, #12]
			SWEEP_TIMER->CR1	^= TIM_CR1_CEN;
 8004224:	4b53      	ldr	r3, [pc, #332]	; (8004374 <FreqSweepMenuInputHandler+0x18c>)
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4a52      	ldr	r2, [pc, #328]	; (8004374 <FreqSweepMenuInputHandler+0x18c>)
 800422a:	f083 0301 	eor.w	r3, r3, #1
 800422e:	6013      	str	r3, [r2, #0]
			break;
 8004230:	e097      	b.n	8004362 <FreqSweepMenuInputHandler+0x17a>
			#ifdef EVENT_MENU_DEBUG
				printf("evSweepMode captured\n");
			#endif

			// flip between 0:Upcounter and 1:Downcounter
			active_sweep_mode ^= 1U;
 8004232:	4b51      	ldr	r3, [pc, #324]	; (8004378 <FreqSweepMenuInputHandler+0x190>)
 8004234:	781b      	ldrb	r3, [r3, #0]
 8004236:	f083 0301 	eor.w	r3, r3, #1
 800423a:	b2da      	uxtb	r2, r3
 800423c:	4b4e      	ldr	r3, [pc, #312]	; (8004378 <FreqSweepMenuInputHandler+0x190>)
 800423e:	701a      	strb	r2, [r3, #0]

			switch(active_sweep_mode)
 8004240:	4b4d      	ldr	r3, [pc, #308]	; (8004378 <FreqSweepMenuInputHandler+0x190>)
 8004242:	781b      	ldrb	r3, [r3, #0]
 8004244:	2b01      	cmp	r3, #1
 8004246:	d004      	beq.n	8004252 <FreqSweepMenuInputHandler+0x6a>
 8004248:	2b02      	cmp	r3, #2
 800424a:	d008      	beq.n	800425e <FreqSweepMenuInputHandler+0x76>
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <FreqSweepMenuInputHandler+0x70>
 8004250:	e006      	b.n	8004260 <FreqSweepMenuInputHandler+0x78>
			{
				case SWEEP_MODE_DOWN:
					FS_SetSweepModeDown();
 8004252:	f000 ff2f 	bl	80050b4 <FS_SetSweepModeDown>
					break;
 8004256:	e003      	b.n	8004260 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_UP:
					FS_SetSweepModeUp();
 8004258:	f000 ff5c 	bl	8005114 <FS_SetSweepModeUp>
					break;
 800425c:	e000      	b.n	8004260 <FreqSweepMenuInputHandler+0x78>

				case SWEEP_MODE_BIDIR:	// not used
					//SWEEP_TIMER->CR1 |= (TIM_CR1_CMS_0);
					break;
 800425e:	bf00      	nop
			}
			// switch(active_sweep_mode)
			// TODO
			FS_SetEncoderControlMode(theCurrentEncoderSweepFunction);
 8004260:	4b46      	ldr	r3, [pc, #280]	; (800437c <FreqSweepMenuInputHandler+0x194>)
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	4618      	mov	r0, r3
 8004266:	f000 ff7f 	bl	8005168 <FS_SetEncoderControlMode>

			break;
 800426a:	e07a      	b.n	8004362 <FreqSweepMenuInputHandler+0x17a>

			#ifdef EVENT_MENU_DEBUG
				printf("evEncoderSweep captured\n");
			#endif

			switch(theCurrentEncoderSweepFunction)
 800426c:	4b43      	ldr	r3, [pc, #268]	; (800437c <FreqSweepMenuInputHandler+0x194>)
 800426e:	781b      	ldrb	r3, [r3, #0]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d002      	beq.n	800427a <FreqSweepMenuInputHandler+0x92>
 8004274:	2b01      	cmp	r3, #1
 8004276:	d00b      	beq.n	8004290 <FreqSweepMenuInputHandler+0xa8>
					break;

			}
			// switch(theCurrentEncoderSweepFunction)

			break;
 8004278:	e073      	b.n	8004362 <FreqSweepMenuInputHandler+0x17a>
					FS_SetSweepTimerAutoReloadForEncoderControl(ENCODER_SWEEP_SPEED_FUNCTION);
 800427a:	2000      	movs	r0, #0
 800427c:	f000 ffd4 	bl	8005228 <FS_SetSweepTimerAutoReloadForEncoderControl>
					calculated_sweep_in_hertz = FS_GetCalculatedSweepFrequencyInHertz();
 8004280:	f001 f80e 	bl	80052a0 <FS_GetCalculatedSweepFrequencyInHertz>
 8004284:	eef0 7a40 	vmov.f32	s15, s0
 8004288:	4b3d      	ldr	r3, [pc, #244]	; (8004380 <FreqSweepMenuInputHandler+0x198>)
 800428a:	edc3 7a00 	vstr	s15, [r3]
					break;
 800428e:	e05e      	b.n	800434e <FreqSweepMenuInputHandler+0x166>
					switch(active_sweep_mode)
 8004290:	4b39      	ldr	r3, [pc, #228]	; (8004378 <FreqSweepMenuInputHandler+0x190>)
 8004292:	781b      	ldrb	r3, [r3, #0]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d002      	beq.n	800429e <FreqSweepMenuInputHandler+0xb6>
 8004298:	2b01      	cmp	r3, #1
 800429a:	d02a      	beq.n	80042f2 <FreqSweepMenuInputHandler+0x10a>
							break;
 800429c:	e056      	b.n	800434c <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT < MIN_OUTPUT_ARR)
 800429e:	4b39      	ldr	r3, [pc, #228]	; (8004384 <FreqSweepMenuInputHandler+0x19c>)
 80042a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042a2:	2b0c      	cmp	r3, #12
 80042a4:	d803      	bhi.n	80042ae <FreqSweepMenuInputHandler+0xc6>
								ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 80042a6:	4b37      	ldr	r3, [pc, #220]	; (8004384 <FreqSweepMenuInputHandler+0x19c>)
 80042a8:	220d      	movs	r2, #13
 80042aa:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80042ac:	e04e      	b.n	800434c <FreqSweepMenuInputHandler+0x164>
							else if (ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 80042ae:	4b35      	ldr	r3, [pc, #212]	; (8004384 <FreqSweepMenuInputHandler+0x19c>)
 80042b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042b2:	ee07 3a90 	vmov	s15, r3
 80042b6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80042ba:	4b33      	ldr	r3, [pc, #204]	; (8004388 <FreqSweepMenuInputHandler+0x1a0>)
 80042bc:	edd3 7a00 	vldr	s15, [r3]
 80042c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80042c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042c8:	dd09      	ble.n	80042de <FreqSweepMenuInputHandler+0xf6>
								ENCODER_TIMER->CNT = sweep_upper_bounds_longest_output_arr;
 80042ca:	4b2f      	ldr	r3, [pc, #188]	; (8004388 <FreqSweepMenuInputHandler+0x1a0>)
 80042cc:	edd3 7a00 	vldr	s15, [r3]
 80042d0:	4b2c      	ldr	r3, [pc, #176]	; (8004384 <FreqSweepMenuInputHandler+0x19c>)
 80042d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042d6:	ee17 2a90 	vmov	r2, s15
 80042da:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 80042dc:	e036      	b.n	800434c <FreqSweepMenuInputHandler+0x164>
								sweep_lower_bounds_shortest_output_arr = ENCODER_TIMER->CNT;
 80042de:	4b29      	ldr	r3, [pc, #164]	; (8004384 <FreqSweepMenuInputHandler+0x19c>)
 80042e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e2:	ee07 3a90 	vmov	s15, r3
 80042e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042ea:	4b28      	ldr	r3, [pc, #160]	; (800438c <FreqSweepMenuInputHandler+0x1a4>)
 80042ec:	edc3 7a00 	vstr	s15, [r3]
							break;
 80042f0:	e02c      	b.n	800434c <FreqSweepMenuInputHandler+0x164>
							if(ENCODER_TIMER->CNT >= MAX_OUTPUT_ARR)
 80042f2:	4b24      	ldr	r3, [pc, #144]	; (8004384 <FreqSweepMenuInputHandler+0x19c>)
 80042f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d904      	bls.n	8004308 <FreqSweepMenuInputHandler+0x120>
								ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 80042fe:	4b21      	ldr	r3, [pc, #132]	; (8004384 <FreqSweepMenuInputHandler+0x19c>)
 8004300:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004304:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004306:	e020      	b.n	800434a <FreqSweepMenuInputHandler+0x162>
							else if (ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 8004308:	4b1e      	ldr	r3, [pc, #120]	; (8004384 <FreqSweepMenuInputHandler+0x19c>)
 800430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430c:	ee07 3a90 	vmov	s15, r3
 8004310:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004314:	4b1d      	ldr	r3, [pc, #116]	; (800438c <FreqSweepMenuInputHandler+0x1a4>)
 8004316:	edd3 7a00 	vldr	s15, [r3]
 800431a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800431e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004322:	d509      	bpl.n	8004338 <FreqSweepMenuInputHandler+0x150>
								ENCODER_TIMER->CNT = sweep_lower_bounds_shortest_output_arr;
 8004324:	4b19      	ldr	r3, [pc, #100]	; (800438c <FreqSweepMenuInputHandler+0x1a4>)
 8004326:	edd3 7a00 	vldr	s15, [r3]
 800432a:	4b16      	ldr	r3, [pc, #88]	; (8004384 <FreqSweepMenuInputHandler+0x19c>)
 800432c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004330:	ee17 2a90 	vmov	r2, s15
 8004334:	625a      	str	r2, [r3, #36]	; 0x24
							break;
 8004336:	e008      	b.n	800434a <FreqSweepMenuInputHandler+0x162>
								sweep_upper_bounds_longest_output_arr = ENCODER_TIMER->CNT;
 8004338:	4b12      	ldr	r3, [pc, #72]	; (8004384 <FreqSweepMenuInputHandler+0x19c>)
 800433a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800433c:	ee07 3a90 	vmov	s15, r3
 8004340:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004344:	4b10      	ldr	r3, [pc, #64]	; (8004388 <FreqSweepMenuInputHandler+0x1a0>)
 8004346:	edc3 7a00 	vstr	s15, [r3]
							break;
 800434a:	bf00      	nop
					break;
 800434c:	bf00      	nop
			break;
 800434e:	e008      	b.n	8004362 <FreqSweepMenuInputHandler+0x17a>

		// set sweep speed button
		case evSweepSpeedBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_SPEED_FUNCTION);
 8004350:	2000      	movs	r0, #0
 8004352:	f000 ff09 	bl	8005168 <FS_SetEncoderControlMode>

			break;
 8004356:	e004      	b.n	8004362 <FreqSweepMenuInputHandler+0x17a>

		// set sweep limit button
		case evSweepLimitBtn:
			FS_SetEncoderControlMode(ENCODER_SWEEP_LIMIT_FUNCTION);
 8004358:	2001      	movs	r0, #1
 800435a:	f000 ff05 	bl	8005168 <FS_SetEncoderControlMode>
					break;
			}
			*/
			// switch(active_sweep_mode)

			break;
 800435e:	e000      	b.n	8004362 <FreqSweepMenuInputHandler+0x17a>

		default:
			break;
 8004360:	bf00      	nop
	}
	// switch(pEvent)


	// stay in this state
	eNewEvent = evIdle;
 8004362:	4b0b      	ldr	r3, [pc, #44]	; (8004390 <FreqSweepMenuInputHandler+0x1a8>)
 8004364:	2200      	movs	r2, #0
 8004366:	701a      	strb	r2, [r3, #0]
	return Freq_Sweep_Menu_State;
 8004368:	230d      	movs	r3, #13
}
 800436a:	4618      	mov	r0, r3
 800436c:	3708      	adds	r7, #8
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	40000c00 	.word	0x40000c00
 8004378:	20001e54 	.word	0x20001e54
 800437c:	20001e55 	.word	0x20001e55
 8004380:	20001ea8 	.word	0x20001ea8
 8004384:	40012c00 	.word	0x40012c00
 8004388:	20000124 	.word	0x20000124
 800438c:	20000120 	.word	0x20000120
 8004390:	20001e53 	.word	0x20001e53

08004394 <FreqSweepMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqSweepMenuExitHandler()
{
 8004394:	b580      	push	{r7, lr}
 8004396:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqSweepMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004398:	f7fd f880 	bl	800149c <DM_RefreshScreen>

	// disable sweep timer and interrupts
	SWEEP_TIMER->DIER 	&= ~(TIM_DIER_UIE);
 800439c:	4b0a      	ldr	r3, [pc, #40]	; (80043c8 <FreqSweepMenuExitHandler+0x34>)
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	4a09      	ldr	r2, [pc, #36]	; (80043c8 <FreqSweepMenuExitHandler+0x34>)
 80043a2:	f023 0301 	bic.w	r3, r3, #1
 80043a6:	60d3      	str	r3, [r2, #12]
	SWEEP_TIMER->CR1 	&= ~(TIM_CR1_CEN);
 80043a8:	4b07      	ldr	r3, [pc, #28]	; (80043c8 <FreqSweepMenuExitHandler+0x34>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a06      	ldr	r2, [pc, #24]	; (80043c8 <FreqSweepMenuExitHandler+0x34>)
 80043ae:	f023 0301 	bic.w	r3, r3, #1
 80043b2:	6013      	str	r3, [r2, #0]



	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 80043b4:	4b05      	ldr	r3, [pc, #20]	; (80043cc <FreqSweepMenuExitHandler+0x38>)
 80043b6:	2201      	movs	r2, #1
 80043b8:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80043ba:	4b05      	ldr	r3, [pc, #20]	; (80043d0 <FreqSweepMenuExitHandler+0x3c>)
 80043bc:	2200      	movs	r2, #0
 80043be:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80043c0:	230a      	movs	r3, #10
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	40000c00 	.word	0x40000c00
 80043cc:	20001e56 	.word	0x20001e56
 80043d0:	20001e53 	.word	0x20001e53

080043d4 <FreqMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuEntryHandler()
{
 80043d4:	b580      	push	{r7, lr}
 80043d6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80043d8:	f7fd f860 	bl	800149c <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 80043dc:	4b04      	ldr	r3, [pc, #16]	; (80043f0 <FreqMainMenuEntryHandler+0x1c>)
 80043de:	2201      	movs	r2, #1
 80043e0:	701a      	strb	r2, [r3, #0]

	// stay in this state
	eNewEvent = evIdle;
 80043e2:	4b04      	ldr	r3, [pc, #16]	; (80043f4 <FreqMainMenuEntryHandler+0x20>)
 80043e4:	2200      	movs	r2, #0
 80043e6:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80043e8:	230a      	movs	r3, #10
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	bd80      	pop	{r7, pc}
 80043ee:	bf00      	nop
 80043f0:	20001e56 	.word	0x20001e56
 80043f4:	20001e53 	.word	0x20001e53

080043f8 <FreqMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqMainMenuExitHandler()
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	af00      	add	r7, sp, #0
		printf("FreqMainMenuExitHandler Event captured\n");
	#endif


	// disable the menu
	eNextFreqMenuStatus = DISABLE_FREQ_MENU;
 80043fc:	4b07      	ldr	r3, [pc, #28]	; (800441c <FreqMainMenuExitHandler+0x24>)
 80043fe:	2200      	movs	r2, #0
 8004400:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	ENCODER_TIMER->ARR = 1024;
 8004402:	4b07      	ldr	r3, [pc, #28]	; (8004420 <FreqMainMenuExitHandler+0x28>)
 8004404:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004408:	62da      	str	r2, [r3, #44]	; 0x2c

	DM_RefreshScreen();
 800440a:	f7fd f847 	bl	800149c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 800440e:	4b05      	ldr	r3, [pc, #20]	; (8004424 <FreqMainMenuExitHandler+0x2c>)
 8004410:	2200      	movs	r2, #0
 8004412:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004414:	2301      	movs	r3, #1
}
 8004416:	4618      	mov	r0, r3
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	20001e56 	.word	0x20001e56
 8004420:	40012c00 	.word	0x40012c00
 8004424:	20001e53 	.word	0x20001e53

08004428 <FreqPresetMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuEntryHandler()
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b082      	sub	sp, #8
 800442c:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 800442e:	f7fd f835 	bl	800149c <DM_RefreshScreen>
	FreqO_ResetLastEncoderValue();
 8004432:	f000 fe33 	bl	800509c <FreqO_ResetLastEncoderValue>

	eNextFreqMenuStatus = ENABLE_FREQ_PRESET_MENU;
 8004436:	4b0e      	ldr	r3, [pc, #56]	; (8004470 <FreqPresetMenuEntryHandler+0x48>)
 8004438:	2202      	movs	r2, #2
 800443a:	701a      	strb	r2, [r3, #0]

	FreqProfile_t *pFreqPresetTmp =  FreqO_GetFPresetObject();
 800443c:	f000 fde0 	bl	8005000 <FreqO_GetFPresetObject>
 8004440:	6078      	str	r0, [r7, #4]
	if(pFreqPresetTmp)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d008      	beq.n	800445a <FreqPresetMenuEntryHandler+0x32>
	{
		// set rotary encoder limit to full scale and set centre starting position
		ENCODER_TIMER->CNT = 32768;
 8004448:	4b0a      	ldr	r3, [pc, #40]	; (8004474 <FreqPresetMenuEntryHandler+0x4c>)
 800444a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800444e:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = 65535;
 8004450:	4b08      	ldr	r3, [pc, #32]	; (8004474 <FreqPresetMenuEntryHandler+0x4c>)
 8004452:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004456:	62da      	str	r2, [r3, #44]	; 0x2c
 8004458:	e002      	b.n	8004460 <FreqPresetMenuEntryHandler+0x38>
	}
	else
	{
		DM_SetErrorDebugMsg("_FreqPresetMenuEntryHandler: pFreqPresetTmp null pointer");
 800445a:	4807      	ldr	r0, [pc, #28]	; (8004478 <FreqPresetMenuEntryHandler+0x50>)
 800445c:	f7fd f864 	bl	8001528 <DM_SetErrorDebugMsg>
	}


	// stay in this state
	eNewEvent = evIdle;
 8004460:	4b06      	ldr	r3, [pc, #24]	; (800447c <FreqPresetMenuEntryHandler+0x54>)
 8004462:	2200      	movs	r2, #0
 8004464:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004466:	230b      	movs	r3, #11
}
 8004468:	4618      	mov	r0, r3
 800446a:	3708      	adds	r7, #8
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}
 8004470:	20001e56 	.word	0x20001e56
 8004474:	40012c00 	.word	0x40012c00
 8004478:	080138cc 	.word	0x080138cc
 800447c:	20001e53 	.word	0x20001e53

08004480 <FreqPresetMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuInputHandler()
{
 8004480:	b580      	push	{r7, lr}
 8004482:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuInputHandler Event captured\n");
	#endif

	FreqO_MapEncoderPositionToBothOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 8004484:	2001      	movs	r0, #1
 8004486:	f001 fdfd 	bl	8006084 <SM_GetEncoderValue>
 800448a:	4603      	mov	r3, r0
 800448c:	4618      	mov	r0, r3
 800448e:	f000 fd09 	bl	8004ea4 <FreqO_MapEncoderPositionToBothOutput>

	// stay in this state
	eNewEvent = evIdle;
 8004492:	4b03      	ldr	r3, [pc, #12]	; (80044a0 <FreqPresetMenuInputHandler+0x20>)
 8004494:	2200      	movs	r2, #0
 8004496:	701a      	strb	r2, [r3, #0]
	return Freq_Preset_Menu_State;
 8004498:	230b      	movs	r3, #11
}
 800449a:	4618      	mov	r0, r3
 800449c:	bd80      	pop	{r7, pc}
 800449e:	bf00      	nop
 80044a0:	20001e53 	.word	0x20001e53

080044a4 <FreqPresetMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqPresetMenuExitHandler()
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqPresetMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80044a8:	f7fc fff8 	bl	800149c <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 80044ac:	4b04      	ldr	r3, [pc, #16]	; (80044c0 <FreqPresetMenuExitHandler+0x1c>)
 80044ae:	2201      	movs	r2, #1
 80044b0:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80044b2:	4b04      	ldr	r3, [pc, #16]	; (80044c4 <FreqPresetMenuExitHandler+0x20>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 80044b8:	230a      	movs	r3, #10
}
 80044ba:	4618      	mov	r0, r3
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	20001e56 	.word	0x20001e56
 80044c4:	20001e53 	.word	0x20001e53

080044c8 <FreqAdjustMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuEntryHandler()
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80044cc:	f7fc ffe6 	bl	800149c <DM_RefreshScreen>

	eNextFreqMenuStatus = ENABLE_FREQ_ADJUST_MENU;
 80044d0:	4b08      	ldr	r3, [pc, #32]	; (80044f4 <FreqAdjustMenuEntryHandler+0x2c>)
 80044d2:	2203      	movs	r2, #3
 80044d4:	701a      	strb	r2, [r3, #0]

	// set rotary encoder limit to full scale and set OUTPUT_TIMER "TOP" starting position
	ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 80044d6:	4b08      	ldr	r3, [pc, #32]	; (80044f8 <FreqAdjustMenuEntryHandler+0x30>)
 80044d8:	4a08      	ldr	r2, [pc, #32]	; (80044fc <FreqAdjustMenuEntryHandler+0x34>)
 80044da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044dc:	6253      	str	r3, [r2, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80044de:	4b07      	ldr	r3, [pc, #28]	; (80044fc <FreqAdjustMenuEntryHandler+0x34>)
 80044e0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80044e4:	62da      	str	r2, [r3, #44]	; 0x2c

	// stay in this state
	eNewEvent = evIdle;
 80044e6:	4b06      	ldr	r3, [pc, #24]	; (8004500 <FreqAdjustMenuEntryHandler+0x38>)
 80044e8:	2200      	movs	r2, #0
 80044ea:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 80044ec:	230c      	movs	r3, #12
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	bd80      	pop	{r7, pc}
 80044f2:	bf00      	nop
 80044f4:	20001e56 	.word	0x20001e56
 80044f8:	40013400 	.word	0x40013400
 80044fc:	40012c00 	.word	0x40012c00
 8004500:	20001e53 	.word	0x20001e53

08004504 <FreqAdjustMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuInputHandler()
{
 8004504:	b580      	push	{r7, lr}
 8004506:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuInputHandler Event captured\n");
	#endif

	FreqO_AdjustFreq();
 8004508:	f000 fd4c 	bl	8004fa4 <FreqO_AdjustFreq>

	// stay in this state
	eNewEvent = evIdle;
 800450c:	4b02      	ldr	r3, [pc, #8]	; (8004518 <FreqAdjustMenuInputHandler+0x14>)
 800450e:	2200      	movs	r2, #0
 8004510:	701a      	strb	r2, [r3, #0]
	return Freq_Adjust_Menu_State;
 8004512:	230c      	movs	r3, #12
}
 8004514:	4618      	mov	r0, r3
 8004516:	bd80      	pop	{r7, pc}
 8004518:	20001e53 	.word	0x20001e53

0800451c <FreqAdjustMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FreqAdjustMenuExitHandler()
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FreqAdjustMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004520:	f7fc ffbc 	bl	800149c <DM_RefreshScreen>

	// disable the menu
	eNextFreqMenuStatus = ENABLE_FREQ_MAIN_MENU;
 8004524:	4b04      	ldr	r3, [pc, #16]	; (8004538 <FreqAdjustMenuExitHandler+0x1c>)
 8004526:	2201      	movs	r2, #1
 8004528:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 800452a:	4b04      	ldr	r3, [pc, #16]	; (800453c <FreqAdjustMenuExitHandler+0x20>)
 800452c:	2200      	movs	r2, #0
 800452e:	701a      	strb	r2, [r3, #0]
	return Freq_Main_Menu_State;
 8004530:	230a      	movs	r3, #10
}
 8004532:	4618      	mov	r0, r3
 8004534:	bd80      	pop	{r7, pc}
 8004536:	bf00      	nop
 8004538:	20001e56 	.word	0x20001e56
 800453c:	20001e53 	.word	0x20001e53

08004540 <FreqMenu_getStatus>:
 *	@param None
 *	@retval None
 *
 */
eFreqMenu_Status FreqMenu_getStatus()
{
 8004540:	b480      	push	{r7}
 8004542:	af00      	add	r7, sp, #0
	return eNextFreqMenuStatus;
 8004544:	4b03      	ldr	r3, [pc, #12]	; (8004554 <FreqMenu_getStatus+0x14>)
 8004546:	781b      	ldrb	r3, [r3, #0]
}
 8004548:	4618      	mov	r0, r3
 800454a:	46bd      	mov	sp, r7
 800454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004550:	4770      	bx	lr
 8004552:	bf00      	nop
 8004554:	20001e56 	.word	0x20001e56

08004558 <FuncMenu_getStatus>:
eFuncMenu_Status eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;



eFuncMenu_Status FuncMenu_getStatus()
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
	return eNextFuncMenuStatus;
 800455c:	4b03      	ldr	r3, [pc, #12]	; (800456c <FuncMenu_getStatus+0x14>)
 800455e:	781b      	ldrb	r3, [r3, #0]
}
 8004560:	4618      	mov	r0, r3
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	20001e57 	.word	0x20001e57

08004570 <FuncMainMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuEntryHandler(void)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004574:	f7fc ff92 	bl	800149c <DM_RefreshScreen>

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004578:	4b04      	ldr	r3, [pc, #16]	; (800458c <FuncMainMenuEntryHandler+0x1c>)
 800457a:	2201      	movs	r2, #1
 800457c:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 800457e:	4b04      	ldr	r3, [pc, #16]	; (8004590 <FuncMainMenuEntryHandler+0x20>)
 8004580:	2200      	movs	r2, #0
 8004582:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004584:	2303      	movs	r3, #3
}
 8004586:	4618      	mov	r0, r3
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	20001e57 	.word	0x20001e57
 8004590:	20001e53 	.word	0x20001e53

08004594 <FuncMainMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncMainMenuExitHandler()
{
 8004594:	b580      	push	{r7, lr}
 8004596:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncMainMenuExitHandler Event captured\n");
	#endif

	eNextFuncMenuStatus = 	DISABLE_FUNC_MENU;
 8004598:	4b06      	ldr	r3, [pc, #24]	; (80045b4 <FuncMainMenuExitHandler+0x20>)
 800459a:	2200      	movs	r2, #0
 800459c:	701a      	strb	r2, [r3, #0]

	// reset the encoder range
	ToplevelMenu_setStatus(ENABLE_TOPLEVEL_OUTPUT_MENU);
 800459e:	2002      	movs	r0, #2
 80045a0:	f000 f9ce 	bl	8004940 <ToplevelMenu_setStatus>

	DM_RefreshScreen();
 80045a4:	f7fc ff7a 	bl	800149c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 80045a8:	4b03      	ldr	r3, [pc, #12]	; (80045b8 <FuncMainMenuExitHandler+0x24>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 80045ae:	2301      	movs	r3, #1
}
 80045b0:	4618      	mov	r0, r3
 80045b2:	bd80      	pop	{r7, pc}
 80045b4:	20001e57 	.word	0x20001e57
 80045b8:	20001e53 	.word	0x20001e53

080045bc <FuncSignalMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuEntryHandler(void)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80045c0:	f7fc ff6c 	bl	800149c <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 80045c4:	f000 fe9a 	bl	80052fc <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_SIGNAL_MENU;
 80045c8:	4b08      	ldr	r3, [pc, #32]	; (80045ec <FuncSignalMenuEntryHandler+0x30>)
 80045ca:	2202      	movs	r2, #2
 80045cc:	701a      	strb	r2, [r3, #0]
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
*/

	ENCODER_TIMER->CNT = 32768;
 80045ce:	4b08      	ldr	r3, [pc, #32]	; (80045f0 <FuncSignalMenuEntryHandler+0x34>)
 80045d0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80045d4:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 80045d6:	4b06      	ldr	r3, [pc, #24]	; (80045f0 <FuncSignalMenuEntryHandler+0x34>)
 80045d8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80045dc:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 80045de:	4b05      	ldr	r3, [pc, #20]	; (80045f4 <FuncSignalMenuEntryHandler+0x38>)
 80045e0:	2200      	movs	r2, #0
 80045e2:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 80045e4:	2304      	movs	r3, #4
}
 80045e6:	4618      	mov	r0, r3
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	20001e57 	.word	0x20001e57
 80045f0:	40012c00 	.word	0x40012c00
 80045f4:	20001e53 	.word	0x20001e53

080045f8 <FuncSignalMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuInputHandler(void)
{
 80045f8:	b580      	push	{r7, lr}
 80045fa:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncSignalMenuInputHandler Event captured\n");
	#endif


	FuncO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80045fc:	2001      	movs	r0, #1
 80045fe:	f001 fd41 	bl	8006084 <SM_GetEncoderValue>
 8004602:	4603      	mov	r3, r0
 8004604:	4618      	mov	r0, r3
 8004606:	f000 fe85 	bl	8005314 <FuncO_MapEncoderPositionToSignalOutput>


	eNewEvent = evIdle;
 800460a:	4b03      	ldr	r3, [pc, #12]	; (8004618 <FuncSignalMenuInputHandler+0x20>)
 800460c:	2200      	movs	r2, #0
 800460e:	701a      	strb	r2, [r3, #0]
	return Func_Signal_Menu_State;
 8004610:	2304      	movs	r3, #4
}
 8004612:	4618      	mov	r0, r3
 8004614:	bd80      	pop	{r7, pc}
 8004616:	bf00      	nop
 8004618:	20001e53 	.word	0x20001e53

0800461c <FuncSignalMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncSignalMenuExitHandler()
{
 800461c:	b580      	push	{r7, lr}
 800461e:	af00      	add	r7, sp, #0
		printf("FuncSignalMenuExitHandler Event captured\n");
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004620:	4b06      	ldr	r3, [pc, #24]	; (800463c <FuncSignalMenuExitHandler+0x20>)
 8004622:	2201      	movs	r2, #1
 8004624:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

//	ENCODER_TIMER->ARR = 1024;

	DM_RefreshScreen();
 8004626:	f7fc ff39 	bl	800149c <DM_RefreshScreen>
	SM_ResetFuncPwmDutyMode();
 800462a:	f001 fdcd 	bl	80061c8 <SM_ResetFuncPwmDutyMode>
	eNewEvent = evIdle;
 800462e:	4b04      	ldr	r3, [pc, #16]	; (8004640 <FuncSignalMenuExitHandler+0x24>)
 8004630:	2200      	movs	r2, #0
 8004632:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004634:	2303      	movs	r3, #3
}
 8004636:	4618      	mov	r0, r3
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	20001e57 	.word	0x20001e57
 8004640:	20001e53 	.word	0x20001e53

08004644 <FuncAuxMenuEntryHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuEntryHandler(void)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004648:	f7fc ff28 	bl	800149c <DM_RefreshScreen>
	FuncO_ResetLastEncoderValue();
 800464c:	f000 fe56 	bl	80052fc <FuncO_ResetLastEncoderValue>

	eNextFuncMenuStatus = 	ENABLE_FUNC_Aux_MENU;
 8004650:	4b08      	ldr	r3, [pc, #32]	; (8004674 <FuncAuxMenuEntryHandler+0x30>)
 8004652:	2203      	movs	r2, #3
 8004654:	701a      	strb	r2, [r3, #0]
	else
	{
		DM_SetErrorDebugMsg("_FuncMenuEntryHandler: func_profileTmp null pointer");
	}
	*/
	ENCODER_TIMER->CNT = 32768;
 8004656:	4b08      	ldr	r3, [pc, #32]	; (8004678 <FuncAuxMenuEntryHandler+0x34>)
 8004658:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800465c:	625a      	str	r2, [r3, #36]	; 0x24
	ENCODER_TIMER->ARR = 65535;
 800465e:	4b06      	ldr	r3, [pc, #24]	; (8004678 <FuncAuxMenuEntryHandler+0x34>)
 8004660:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004664:	62da      	str	r2, [r3, #44]	; 0x2c

	eNewEvent = evIdle;
 8004666:	4b05      	ldr	r3, [pc, #20]	; (800467c <FuncAuxMenuEntryHandler+0x38>)
 8004668:	2200      	movs	r2, #0
 800466a:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 800466c:	2305      	movs	r3, #5
}
 800466e:	4618      	mov	r0, r3
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	20001e57 	.word	0x20001e57
 8004678:	40012c00 	.word	0x40012c00
 800467c:	20001e53 	.word	0x20001e53

08004680 <FuncAuxMenuInputHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuInputHandler(void)
{
 8004680:	b590      	push	{r4, r7, lr}
 8004682:	b083      	sub	sp, #12
 8004684:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("FuncAuxMenuInputHandler Event captured\n");
	#endif

	// PWM ADJUST
	if(SM_IsFuncPwmDutyMode())
 8004686:	f001 fd83 	bl	8006190 <SM_IsFuncPwmDutyMode>
 800468a:	4603      	mov	r3, r0
 800468c:	2b00      	cmp	r3, #0
 800468e:	d01a      	beq.n	80046c6 <FuncAuxMenuInputHandler+0x46>
	{
		uint16_t enc_value = SM_GetEncoderValue(ENCODER_FORWARD);
 8004690:	2000      	movs	r0, #0
 8004692:	f001 fcf7 	bl	8006084 <SM_GetEncoderValue>
 8004696:	4603      	mov	r3, r0
 8004698:	80fb      	strh	r3, [r7, #6]
		PWM_AUX_OUT_TIM->CCR1 = (pow(enc_value, 2));
 800469a:	88fb      	ldrh	r3, [r7, #6]
 800469c:	4618      	mov	r0, r3
 800469e:	f7fb ff59 	bl	8000554 <__aeabi_ui2d>
 80046a2:	4603      	mov	r3, r0
 80046a4:	460c      	mov	r4, r1
 80046a6:	ed9f 1b10 	vldr	d1, [pc, #64]	; 80046e8 <FuncAuxMenuInputHandler+0x68>
 80046aa:	ec44 3b10 	vmov	d0, r3, r4
 80046ae:	f00d fc27 	bl	8011f00 <pow>
 80046b2:	ec53 2b10 	vmov	r2, r3, d0
 80046b6:	4c0e      	ldr	r4, [pc, #56]	; (80046f0 <FuncAuxMenuInputHandler+0x70>)
 80046b8:	4610      	mov	r0, r2
 80046ba:	4619      	mov	r1, r3
 80046bc:	f7fc fa9c 	bl	8000bf8 <__aeabi_d2uiz>
 80046c0:	4603      	mov	r3, r0
 80046c2:	6363      	str	r3, [r4, #52]	; 0x34
 80046c4:	e006      	b.n	80046d4 <FuncAuxMenuInputHandler+0x54>
		//BO_SetPwmSignalOffsetForDuty(BO_GetOutputBias() + SM_GetEncoderValue(ENCODER_FORWARD));

	}
	else
	{
		FuncO_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80046c6:	2001      	movs	r0, #1
 80046c8:	f001 fcdc 	bl	8006084 <SM_GetEncoderValue>
 80046cc:	4603      	mov	r3, r0
 80046ce:	4618      	mov	r0, r3
 80046d0:	f000 fe5a 	bl	8005388 <FuncO_MapEncoderPositionToAuxOutput>
	}

	eNewEvent = evIdle;
 80046d4:	4b07      	ldr	r3, [pc, #28]	; (80046f4 <FuncAuxMenuInputHandler+0x74>)
 80046d6:	2200      	movs	r2, #0
 80046d8:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 80046da:	2305      	movs	r3, #5
}
 80046dc:	4618      	mov	r0, r3
 80046de:	370c      	adds	r7, #12
 80046e0:	46bd      	mov	sp, r7
 80046e2:	bd90      	pop	{r4, r7, pc}
 80046e4:	f3af 8000 	nop.w
 80046e8:	00000000 	.word	0x00000000
 80046ec:	40000000 	.word	0x40000000
 80046f0:	40000400 	.word	0x40000400
 80046f4:	20001e53 	.word	0x20001e53

080046f8 <FuncAuxToggleDutyMode>:
 *	@param None
 *	@retval None
 *
 */
eSystemState FuncAuxToggleDutyMode()
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	af00      	add	r7, sp, #0
	SM_ToggleFuncPwmDutyMode();
 80046fc:	f001 fd54 	bl	80061a8 <SM_ToggleFuncPwmDutyMode>
	ENCODER_TIMER->ARR = 16384;
 8004700:	4b04      	ldr	r3, [pc, #16]	; (8004714 <FuncAuxToggleDutyMode+0x1c>)
 8004702:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004706:	62da      	str	r2, [r3, #44]	; 0x2c
	eNewEvent = evIdle;
 8004708:	4b03      	ldr	r3, [pc, #12]	; (8004718 <FuncAuxToggleDutyMode+0x20>)
 800470a:	2200      	movs	r2, #0
 800470c:	701a      	strb	r2, [r3, #0]
	return Func_Aux_Menu_State;
 800470e:	2305      	movs	r3, #5
}
 8004710:	4618      	mov	r0, r3
 8004712:	bd80      	pop	{r7, pc}
 8004714:	40012c00 	.word	0x40012c00
 8004718:	20001e53 	.word	0x20001e53

0800471c <FuncAuxMenuExitHandler>:
 *	@param None
 *	@retval eSystemState enum for next system state
 *
 */
eSystemState FuncAuxMenuExitHandler()
{
 800471c:	b580      	push	{r7, lr}
 800471e:	af00      	add	r7, sp, #0
		printf("FuncAuxMenuExitHandler Event captured\n");
	#endif

	// disable the menu

	eNextFuncMenuStatus = 	ENABLE_FUNC_MAIN_MENU;
 8004720:	4b06      	ldr	r3, [pc, #24]	; (800473c <FuncAuxMenuExitHandler+0x20>)
 8004722:	2201      	movs	r2, #1
 8004724:	701a      	strb	r2, [r3, #0]

	// reset the encoder range

	//ENCODER_TIMER->ARR = 1024;
	SM_ResetFuncPwmDutyMode();
 8004726:	f001 fd4f 	bl	80061c8 <SM_ResetFuncPwmDutyMode>
	DM_RefreshScreen();
 800472a:	f7fc feb7 	bl	800149c <DM_RefreshScreen>

	eNewEvent = evIdle;
 800472e:	4b04      	ldr	r3, [pc, #16]	; (8004740 <FuncAuxMenuExitHandler+0x24>)
 8004730:	2200      	movs	r2, #0
 8004732:	701a      	strb	r2, [r3, #0]
	return Func_Main_Menu_State;
 8004734:	2303      	movs	r3, #3
}
 8004736:	4618      	mov	r0, r3
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	20001e57 	.word	0x20001e57
 8004740:	20001e53 	.word	0x20001e53

08004744 <GainMenu_getStatus>:
#include <stdio.h>

eGainMenu_Status eNextGainMenuStatus = 	DISABLE_GAIN_MENU;

eGainMenu_Status GainMenu_getStatus()
{
 8004744:	b480      	push	{r7}
 8004746:	af00      	add	r7, sp, #0
	return eNextGainMenuStatus;
 8004748:	4b03      	ldr	r3, [pc, #12]	; (8004758 <GainMenu_getStatus+0x14>)
 800474a:	781b      	ldrb	r3, [r3, #0]
}
 800474c:	4618      	mov	r0, r3
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr
 8004756:	bf00      	nop
 8004758:	20001e58 	.word	0x20001e58

0800475c <GainMainMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuEntryHandler()
{
 800475c:	b580      	push	{r7, lr}
 800475e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004760:	f7fc fe9c 	bl	800149c <DM_RefreshScreen>

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004764:	4b04      	ldr	r3, [pc, #16]	; (8004778 <GainMainMenuEntryHandler+0x1c>)
 8004766:	2201      	movs	r2, #1
 8004768:	701a      	strb	r2, [r3, #0]

	eNewEvent = evIdle;
 800476a:	4b04      	ldr	r3, [pc, #16]	; (800477c <GainMainMenuEntryHandler+0x20>)
 800476c:	2200      	movs	r2, #0
 800476e:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004770:	2306      	movs	r3, #6
}
 8004772:	4618      	mov	r0, r3
 8004774:	bd80      	pop	{r7, pc}
 8004776:	bf00      	nop
 8004778:	20001e58 	.word	0x20001e58
 800477c:	20001e53 	.word	0x20001e53

08004780 <GainMainMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainMainMenuExitHandler()
{
 8004780:	b580      	push	{r7, lr}
 8004782:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainMainMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = DISABLE_GAIN_MENU;
 8004784:	4b05      	ldr	r3, [pc, #20]	; (800479c <GainMainMenuExitHandler+0x1c>)
 8004786:	2200      	movs	r2, #0
 8004788:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 800478a:	f7fc fe87 	bl	800149c <DM_RefreshScreen>

	#ifdef EVENT_MENU_DEBUG
		  printf("returning to Idle State\n");
	#endif

	eNewEvent = evIdle;
 800478e:	4b04      	ldr	r3, [pc, #16]	; (80047a0 <GainMainMenuExitHandler+0x20>)
 8004790:	2200      	movs	r2, #0
 8004792:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004794:	2301      	movs	r3, #1
}
 8004796:	4618      	mov	r0, r3
 8004798:	bd80      	pop	{r7, pc}
 800479a:	bf00      	nop
 800479c:	20001e58 	.word	0x20001e58
 80047a0:	20001e53 	.word	0x20001e53

080047a4 <GainSignalMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuEntryHandler()
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80047aa:	f7fc fe77 	bl	800149c <DM_RefreshScreen>
	GO_ResetLastEncoderValue();
 80047ae:	f000 ffe1 	bl	8005774 <GO_ResetLastEncoderValue>
	VPP_ResetLastEncoderValue();
 80047b2:	f001 fd15 	bl	80061e0 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_SIGNAL_MENU;
 80047b6:	4b10      	ldr	r3, [pc, #64]	; (80047f8 <GainSignalMenuEntryHandler+0x54>)
 80047b8:	2202      	movs	r2, #2
 80047ba:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile;
 80047bc:	2000      	movs	r0, #0
 80047be:	f001 f9e5 	bl	8005b8c <SM_GetOutputChannel>
 80047c2:	4603      	mov	r3, r0
 80047c4:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80047c8:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d008      	beq.n	80047e2 <GainSignalMenuEntryHandler+0x3e>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	8b1a      	ldrh	r2, [r3, #24]
 80047d4:	4b09      	ldr	r3, [pc, #36]	; (80047fc <GainSignalMenuEntryHandler+0x58>)
 80047d6:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 80047d8:	4b08      	ldr	r3, [pc, #32]	; (80047fc <GainSignalMenuEntryHandler+0x58>)
 80047da:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 80047de:	62da      	str	r2, [r3, #44]	; 0x2c
 80047e0:	e002      	b.n	80047e8 <GainSignalMenuEntryHandler+0x44>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 80047e2:	4807      	ldr	r0, [pc, #28]	; (8004800 <GainSignalMenuEntryHandler+0x5c>)
 80047e4:	f7fc fea0 	bl	8001528 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80047e8:	4b06      	ldr	r3, [pc, #24]	; (8004804 <GainSignalMenuEntryHandler+0x60>)
 80047ea:	2200      	movs	r2, #0
 80047ec:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 80047ee:	2307      	movs	r3, #7
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3708      	adds	r7, #8
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	20001e58 	.word	0x20001e58
 80047fc:	40012c00 	.word	0x40012c00
 8004800:	08013908 	.word	0x08013908
 8004804:	20001e53 	.word	0x20001e53

08004808 <GainSignalMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuInputHandler()
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b082      	sub	sp, #8
 800480c:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuInputHandler Event captured\n");
	#endif

	FunctionProfile_t *tmpFuncProfile = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile;
 800480e:	2000      	movs	r0, #0
 8004810:	f001 f9bc 	bl	8005b8c <SM_GetOutputChannel>
 8004814:	4603      	mov	r3, r0
 8004816:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800481a:	607b      	str	r3, [r7, #4]
	if(tmpFuncProfile)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2b00      	cmp	r3, #0
 8004820:	d012      	beq.n	8004848 <GainSignalMenuInputHandler+0x40>
	{
		if(tmpFuncProfile->func == PWM_FUNC_MODE)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	2b06      	cmp	r3, #6
 8004828:	d107      	bne.n	800483a <GainSignalMenuInputHandler+0x32>
		{
			GO_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800482a:	2001      	movs	r0, #1
 800482c:	f001 fc2a 	bl	8006084 <SM_GetEncoderValue>
 8004830:	4603      	mov	r3, r0
 8004832:	4618      	mov	r0, r3
 8004834:	f000 ffaa 	bl	800578c <GO_MapEncoderPositionToSignalOutput>
 8004838:	e006      	b.n	8004848 <GainSignalMenuInputHandler+0x40>

		}
		else
		{
			VPP_MapEncoderPositionToSignalOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 800483a:	2001      	movs	r0, #1
 800483c:	f001 fc22 	bl	8006084 <SM_GetEncoderValue>
 8004840:	4603      	mov	r3, r0
 8004842:	4618      	mov	r0, r3
 8004844:	f001 fe3e 	bl	80064c4 <VPP_MapEncoderPositionToSignalOutput>
		}
	}
	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	//

	eNewEvent = evYellowBtn;
 8004848:	4b03      	ldr	r3, [pc, #12]	; (8004858 <GainSignalMenuInputHandler+0x50>)
 800484a:	2203      	movs	r2, #3
 800484c:	701a      	strb	r2, [r3, #0]
	return Gain_Signal_Menu_State;
 800484e:	2307      	movs	r3, #7
}
 8004850:	4618      	mov	r0, r3
 8004852:	3708      	adds	r7, #8
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	20001e53 	.word	0x20001e53

0800485c <GainSignalMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainSignalMenuExitHandler()
{
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainSignalMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004860:	4b05      	ldr	r3, [pc, #20]	; (8004878 <GainSignalMenuExitHandler+0x1c>)
 8004862:	2201      	movs	r2, #1
 8004864:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 8004866:	f7fc fe19 	bl	800149c <DM_RefreshScreen>

	eNewEvent = evIdle;
 800486a:	4b04      	ldr	r3, [pc, #16]	; (800487c <GainSignalMenuExitHandler+0x20>)
 800486c:	2200      	movs	r2, #0
 800486e:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004870:	2306      	movs	r3, #6
}
 8004872:	4618      	mov	r0, r3
 8004874:	bd80      	pop	{r7, pc}
 8004876:	bf00      	nop
 8004878:	20001e58 	.word	0x20001e58
 800487c:	20001e53 	.word	0x20001e53

08004880 <GainAuxMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuEntryHandler()
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b082      	sub	sp, #8
 8004884:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004886:	f7fc fe09 	bl	800149c <DM_RefreshScreen>
	VPP_ResetLastEncoderValue();
 800488a:	f001 fca9 	bl	80061e0 <VPP_ResetLastEncoderValue>

	eNextGainMenuStatus = ENABLE_GAIN_Aux_MENU;
 800488e:	4b10      	ldr	r3, [pc, #64]	; (80048d0 <GainAuxMenuEntryHandler+0x50>)
 8004890:	2203      	movs	r2, #3
 8004892:	701a      	strb	r2, [r3, #0]

	AmplitudeProfile_t* pTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile;
 8004894:	2001      	movs	r0, #1
 8004896:	f001 f979 	bl	8005b8c <SM_GetOutputChannel>
 800489a:	4603      	mov	r3, r0
 800489c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80048a0:	607b      	str	r3, [r7, #4]

	if(pTmpVppPreset)
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d008      	beq.n	80048ba <GainAuxMenuEntryHandler+0x3a>
	{
		ENCODER_TIMER->CNT = pTmpVppPreset->epos;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	8b1a      	ldrh	r2, [r3, #24]
 80048ac:	4b09      	ldr	r3, [pc, #36]	; (80048d4 <GainAuxMenuEntryHandler+0x54>)
 80048ae:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_VPP_ENCODER_RANGE;
 80048b0:	4b08      	ldr	r3, [pc, #32]	; (80048d4 <GainAuxMenuEntryHandler+0x54>)
 80048b2:	f44f 72c7 	mov.w	r2, #398	; 0x18e
 80048b6:	62da      	str	r2, [r3, #44]	; 0x2c
 80048b8:	e002      	b.n	80048c0 <GainAuxMenuEntryHandler+0x40>
	}
	else
	{
		DM_SetErrorDebugMsg("GainMainMenuEntryHandler: pVppPresetTmp null pointer");
 80048ba:	4807      	ldr	r0, [pc, #28]	; (80048d8 <GainAuxMenuEntryHandler+0x58>)
 80048bc:	f7fc fe34 	bl	8001528 <DM_SetErrorDebugMsg>
	}

	eNewEvent = evIdle;
 80048c0:	4b06      	ldr	r3, [pc, #24]	; (80048dc <GainAuxMenuEntryHandler+0x5c>)
 80048c2:	2200      	movs	r2, #0
 80048c4:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 80048c6:	2308      	movs	r3, #8
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	3708      	adds	r7, #8
 80048cc:	46bd      	mov	sp, r7
 80048ce:	bd80      	pop	{r7, pc}
 80048d0:	20001e58 	.word	0x20001e58
 80048d4:	40012c00 	.word	0x40012c00
 80048d8:	08013908 	.word	0x08013908
 80048dc:	20001e53 	.word	0x20001e53

080048e0 <GainAuxMenuInputHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuInputHandler()
{
 80048e0:	b580      	push	{r7, lr}
 80048e2:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuInputHandler Event captured\n");
	#endif

	//GO_ModifyOutput(SMGetEncoderValue(ENCODER_REVERSE));
	VPP_MapEncoderPositionToAuxOutput(SM_GetEncoderValue(ENCODER_REVERSE));
 80048e4:	2001      	movs	r0, #1
 80048e6:	f001 fbcd 	bl	8006084 <SM_GetEncoderValue>
 80048ea:	4603      	mov	r3, r0
 80048ec:	4618      	mov	r0, r3
 80048ee:	f001 fe23 	bl	8006538 <VPP_MapEncoderPositionToAuxOutput>

	eNewEvent = evYellowBtn;
 80048f2:	4b03      	ldr	r3, [pc, #12]	; (8004900 <GainAuxMenuInputHandler+0x20>)
 80048f4:	2203      	movs	r2, #3
 80048f6:	701a      	strb	r2, [r3, #0]
	return Gain_Aux_Menu_State;
 80048f8:	2308      	movs	r3, #8
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	20001e53 	.word	0x20001e53

08004904 <GainAuxMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState GainAuxMenuExitHandler()
{
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("GainAuxMenuExitHandler Event captured\n");
	#endif

	eNextGainMenuStatus = ENABLE_GAIN_MAIN_MENU;
 8004908:	4b05      	ldr	r3, [pc, #20]	; (8004920 <GainAuxMenuExitHandler+0x1c>)
 800490a:	2201      	movs	r2, #1
 800490c:	701a      	strb	r2, [r3, #0]

	DM_RefreshScreen();
 800490e:	f7fc fdc5 	bl	800149c <DM_RefreshScreen>

	eNewEvent = evIdle;
 8004912:	4b04      	ldr	r3, [pc, #16]	; (8004924 <GainAuxMenuExitHandler+0x20>)
 8004914:	2200      	movs	r2, #0
 8004916:	701a      	strb	r2, [r3, #0]
	return Gain_Main_Menu_State;
 8004918:	2306      	movs	r3, #6
}
 800491a:	4618      	mov	r0, r3
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	20001e58 	.word	0x20001e58
 8004924:	20001e53 	.word	0x20001e53

08004928 <ToplevelMenu_getStatus>:
eToplevelMenu_Status eNextToplevelMenuStatus = 	ENABLE_TOPLEVEL_MAIN_MENU;



eToplevelMenu_Status ToplevelMenu_getStatus()
{
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0
	return eNextToplevelMenuStatus;
 800492c:	4b03      	ldr	r3, [pc, #12]	; (800493c <ToplevelMenu_getStatus+0x14>)
 800492e:	781b      	ldrb	r3, [r3, #0]
}
 8004930:	4618      	mov	r0, r3
 8004932:	46bd      	mov	sp, r7
 8004934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004938:	4770      	bx	lr
 800493a:	bf00      	nop
 800493c:	20000000 	.word	0x20000000

08004940 <ToplevelMenu_setStatus>:

void ToplevelMenu_setStatus(eToplevelMenu_Status pStatus)
{
 8004940:	b480      	push	{r7}
 8004942:	b083      	sub	sp, #12
 8004944:	af00      	add	r7, sp, #0
 8004946:	4603      	mov	r3, r0
 8004948:	71fb      	strb	r3, [r7, #7]
	eNextToplevelMenuStatus = pStatus;
 800494a:	4a04      	ldr	r2, [pc, #16]	; (800495c <ToplevelMenu_setStatus+0x1c>)
 800494c:	79fb      	ldrb	r3, [r7, #7]
 800494e:	7013      	strb	r3, [r2, #0]
}
 8004950:	bf00      	nop
 8004952:	370c      	adds	r7, #12
 8004954:	46bd      	mov	sp, r7
 8004956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800495a:	4770      	bx	lr
 800495c:	20000000 	.word	0x20000000

08004960 <ToplevelOutputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuEntryHandler()
{
 8004960:	b580      	push	{r7, lr}
 8004962:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004964:	f7fc fd9a 	bl	800149c <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_OUTPUT_MENU;
 8004968:	4b04      	ldr	r3, [pc, #16]	; (800497c <ToplevelOutputMenuEntryHandler+0x1c>)
 800496a:	2202      	movs	r2, #2
 800496c:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 800496e:	4b04      	ldr	r3, [pc, #16]	; (8004980 <ToplevelOutputMenuEntryHandler+0x20>)
 8004970:	2200      	movs	r2, #0
 8004972:	701a      	strb	r2, [r3, #0]
	return Toplevel_Output_Menu_State;
 8004974:	2301      	movs	r3, #1
}
 8004976:	4618      	mov	r0, r3
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	20000000 	.word	0x20000000
 8004980:	20001e53 	.word	0x20001e53

08004984 <ToplevelOutputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelOutputMenuExitHandler()
{
 8004984:	b580      	push	{r7, lr}
 8004986:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelOutputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 8004988:	f7fc fd88 	bl	800149c <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 800498c:	4b04      	ldr	r3, [pc, #16]	; (80049a0 <ToplevelOutputMenuExitHandler+0x1c>)
 800498e:	2201      	movs	r2, #1
 8004990:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 8004992:	4b04      	ldr	r3, [pc, #16]	; (80049a4 <ToplevelOutputMenuExitHandler+0x20>)
 8004994:	2200      	movs	r2, #0
 8004996:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 8004998:	2300      	movs	r3, #0
}
 800499a:	4618      	mov	r0, r3
 800499c:	bd80      	pop	{r7, pc}
 800499e:	bf00      	nop
 80049a0:	20000000 	.word	0x20000000
 80049a4:	20001e53 	.word	0x20001e53

080049a8 <ToplevelInputMenuEntryHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuEntryHandler()
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuEntryHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80049ac:	f7fc fd76 	bl	800149c <DM_RefreshScreen>

	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_INPUT_MENU;
 80049b0:	4b04      	ldr	r3, [pc, #16]	; (80049c4 <ToplevelInputMenuEntryHandler+0x1c>)
 80049b2:	2203      	movs	r2, #3
 80049b4:	701a      	strb	r2, [r3, #0]




	// stay in this state
	eNewEvent = evIdle;
 80049b6:	4b04      	ldr	r3, [pc, #16]	; (80049c8 <ToplevelInputMenuEntryHandler+0x20>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	701a      	strb	r2, [r3, #0]
	return Toplevel_Input_Menu_State;
 80049bc:	2302      	movs	r3, #2
}
 80049be:	4618      	mov	r0, r3
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	20000000 	.word	0x20000000
 80049c8:	20001e53 	.word	0x20001e53

080049cc <ToplevelInputMenuExitHandler>:
 *	@param None
 *	@retval None
 *
 */
eSystemState ToplevelInputMenuExitHandler()
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	af00      	add	r7, sp, #0
	#ifdef EVENT_MENU_DEBUG
		printf("ToplevelInputMenuExitHandler Event captured\n");
	#endif

	DM_RefreshScreen();
 80049d0:	f7fc fd64 	bl	800149c <DM_RefreshScreen>

	// disable the menu
	eNextToplevelMenuStatus = ENABLE_TOPLEVEL_MAIN_MENU;
 80049d4:	4b04      	ldr	r3, [pc, #16]	; (80049e8 <ToplevelInputMenuExitHandler+0x1c>)
 80049d6:	2201      	movs	r2, #1
 80049d8:	701a      	strb	r2, [r3, #0]

	// back to main freq menu
	eNewEvent = evIdle;
 80049da:	4b04      	ldr	r3, [pc, #16]	; (80049ec <ToplevelInputMenuExitHandler+0x20>)
 80049dc:	2200      	movs	r2, #0
 80049de:	701a      	strb	r2, [r3, #0]
	return Idle_State;
 80049e0:	2300      	movs	r3, #0
}
 80049e2:	4618      	mov	r0, r3
 80049e4:	bd80      	pop	{r7, pc}
 80049e6:	bf00      	nop
 80049e8:	20000000 	.word	0x20000000
 80049ec:	20001e53 	.word	0x20001e53

080049f0 <LL_EXTI_IsActiveFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 80049f0:	b480      	push	{r7}
 80049f2:	b083      	sub	sp, #12
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 80049f8:	4b07      	ldr	r3, [pc, #28]	; (8004a18 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 80049fa:	695a      	ldr	r2, [r3, #20]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4013      	ands	r3, r2
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	429a      	cmp	r2, r3
 8004a04:	d101      	bne.n	8004a0a <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8004a06:	2301      	movs	r3, #1
 8004a08:	e000      	b.n	8004a0c <LL_EXTI_IsActiveFlag_0_31+0x1c>
 8004a0a:	2300      	movs	r3, #0
}
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr
 8004a18:	40010400 	.word	0x40010400

08004a1c <IM_Init>:
uint16_t encbtn_last_interrupt_time = 0;
uint16_t encpos_last_interrupt_time = 0;


void IM_Init()
{
 8004a1c:	b480      	push	{r7}
 8004a1e:	af00      	add	r7, sp, #0
	  // debounce timer
	  DEBOUNCE_TIMER->CR1 |= TIM_CR1_CEN;
 8004a20:	4b05      	ldr	r3, [pc, #20]	; (8004a38 <IM_Init+0x1c>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a04      	ldr	r2, [pc, #16]	; (8004a38 <IM_Init+0x1c>)
 8004a26:	f043 0301 	orr.w	r3, r3, #1
 8004a2a:	6013      	str	r3, [r2, #0]
}
 8004a2c:	bf00      	nop
 8004a2e:	46bd      	mov	sp, r7
 8004a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a34:	4770      	bx	lr
 8004a36:	bf00      	nop
 8004a38:	40014400 	.word	0x40014400

08004a3c <IM_SWEEP_UPDATE_TIM_IRQHandler>:
 *	@param None
 *	@retval None
 *
 */
void IM_SWEEP_UPDATE_TIM_IRQHandler()
{
 8004a3c:	b480      	push	{r7}
 8004a3e:	af00      	add	r7, sp, #0
	#ifdef ENABLE_PWM_SWEEP
		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
	#endif	//ENABLE_PWM_SWEEP

		// upcounter (decreasing freq)
	if((SWEEP_TIMER->CR1 & TIM_CR1_DIR) == TIM_CR1_DIR)
 8004a40:	4b26      	ldr	r3, [pc, #152]	; (8004adc <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa0>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0310 	and.w	r3, r3, #16
 8004a48:	2b10      	cmp	r3, #16
 8004a4a:	d11c      	bne.n	8004a86 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x4a>
	{
		// if we reach lower freq limit for sweep, reset to highest freq limit
		if(OUTPUT_TIMER->ARR >= sweep_upper_bounds_longest_output_arr)
 8004a4c:	4b24      	ldr	r3, [pc, #144]	; (8004ae0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004a4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a50:	ee07 3a90 	vmov	s15, r3
 8004a54:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004a58:	4b22      	ldr	r3, [pc, #136]	; (8004ae4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 8004a5a:	edd3 7a00 	vldr	s15, [r3]
 8004a5e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a66:	db09      	blt.n	8004a7c <IM_SWEEP_UPDATE_TIM_IRQHandler+0x40>
		{
			OUTPUT_TIMER->ARR = sweep_lower_bounds_shortest_output_arr;
 8004a68:	4b1f      	ldr	r3, [pc, #124]	; (8004ae8 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 8004a6a:	edd3 7a00 	vldr	s15, [r3]
 8004a6e:	4b1c      	ldr	r3, [pc, #112]	; (8004ae0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a74:	ee17 2a90 	vmov	r2, s15
 8004a78:	62da      	str	r2, [r3, #44]	; 0x2c
			}
		}
	}

	//SWEEP_TIMER->ARR--;
}
 8004a7a:	e029      	b.n	8004ad0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			OUTPUT_TIMER->ARR++;
 8004a7c:	4b18      	ldr	r3, [pc, #96]	; (8004ae0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a80:	3201      	adds	r2, #1
 8004a82:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004a84:	e024      	b.n	8004ad0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
		if(OUTPUT_TIMER->ARR == 0x1U)
 8004a86:	4b16      	ldr	r3, [pc, #88]	; (8004ae0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a8a:	2b01      	cmp	r3, #1
 8004a8c:	d104      	bne.n	8004a98 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x5c>
			OUTPUT_TIMER->ARR = MAX_OUTPUT_ARR;
 8004a8e:	4b14      	ldr	r3, [pc, #80]	; (8004ae0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004a90:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004a94:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004a96:	e01b      	b.n	8004ad0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
			if(OUTPUT_TIMER->ARR <= sweep_lower_bounds_shortest_output_arr)
 8004a98:	4b11      	ldr	r3, [pc, #68]	; (8004ae0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a9c:	ee07 3a90 	vmov	s15, r3
 8004aa0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004aa4:	4b10      	ldr	r3, [pc, #64]	; (8004ae8 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xac>)
 8004aa6:	edd3 7a00 	vldr	s15, [r3]
 8004aaa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ab2:	d809      	bhi.n	8004ac8 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x8c>
				OUTPUT_TIMER->ARR = sweep_upper_bounds_longest_output_arr;
 8004ab4:	4b0b      	ldr	r3, [pc, #44]	; (8004ae4 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa8>)
 8004ab6:	edd3 7a00 	vldr	s15, [r3]
 8004aba:	4b09      	ldr	r3, [pc, #36]	; (8004ae0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004abc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ac0:	ee17 2a90 	vmov	r2, s15
 8004ac4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004ac6:	e003      	b.n	8004ad0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0x94>
				OUTPUT_TIMER->ARR--;
 8004ac8:	4b05      	ldr	r3, [pc, #20]	; (8004ae0 <IM_SWEEP_UPDATE_TIM_IRQHandler+0xa4>)
 8004aca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004acc:	3a01      	subs	r2, #1
 8004ace:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004ad0:	bf00      	nop
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad8:	4770      	bx	lr
 8004ada:	bf00      	nop
 8004adc:	40000c00 	.word	0x40000c00
 8004ae0:	40013400 	.word	0x40013400
 8004ae4:	20000124 	.word	0x20000124
 8004ae8:	20000120 	.word	0x20000120

08004aec <IM_BTN1_EXTI14_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN1_EXTI14_Handler()
{
 8004aec:	b580      	push	{r7, lr}
 8004aee:	b082      	sub	sp, #8
 8004af0:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004af2:	4b0f      	ldr	r3, [pc, #60]	; (8004b30 <IM_BTN1_EXTI14_Handler+0x44>)
 8004af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004af6:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn1_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004af8:	88fb      	ldrh	r3, [r7, #6]
 8004afa:	4a0e      	ldr	r2, [pc, #56]	; (8004b34 <IM_BTN1_EXTI14_Handler+0x48>)
 8004afc:	8812      	ldrh	r2, [r2, #0]
 8004afe:	1a9b      	subs	r3, r3, r2
 8004b00:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b04:	dd0c      	ble.n	8004b20 <IM_BTN1_EXTI14_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14))
 8004b06:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004b0a:	f7ff ff71 	bl	80049f0 <LL_EXTI_IsActiveFlag_0_31>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d005      	beq.n	8004b20 <IM_BTN1_EXTI14_Handler+0x34>
		{

			EM_SetNewEvent(evBlueBtn);
 8004b14:	2001      	movs	r0, #1
 8004b16:	f7ff fb01 	bl	800411c <EM_SetNewEvent>
			printf("'Blue' BTN1_EXTI14_Pin\n");
 8004b1a:	4807      	ldr	r0, [pc, #28]	; (8004b38 <IM_BTN1_EXTI14_Handler+0x4c>)
 8004b1c:	f00b f8d6 	bl	800fccc <puts>
		}
	}
	btn1_last_interrupt_time = interrupt_time;
 8004b20:	4a04      	ldr	r2, [pc, #16]	; (8004b34 <IM_BTN1_EXTI14_Handler+0x48>)
 8004b22:	88fb      	ldrh	r3, [r7, #6]
 8004b24:	8013      	strh	r3, [r2, #0]


}
 8004b26:	bf00      	nop
 8004b28:	3708      	adds	r7, #8
 8004b2a:	46bd      	mov	sp, r7
 8004b2c:	bd80      	pop	{r7, pc}
 8004b2e:	bf00      	nop
 8004b30:	40014400 	.word	0x40014400
 8004b34:	20001e5a 	.word	0x20001e5a
 8004b38:	08013940 	.word	0x08013940

08004b3c <IM_BTN2_EXTI15_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN2_EXTI15_Handler()
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b082      	sub	sp, #8
 8004b40:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004b42:	4b0f      	ldr	r3, [pc, #60]	; (8004b80 <IM_BTN2_EXTI15_Handler+0x44>)
 8004b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b46:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn2_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004b48:	88fb      	ldrh	r3, [r7, #6]
 8004b4a:	4a0e      	ldr	r2, [pc, #56]	; (8004b84 <IM_BTN2_EXTI15_Handler+0x48>)
 8004b4c:	8812      	ldrh	r2, [r2, #0]
 8004b4e:	1a9b      	subs	r3, r3, r2
 8004b50:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004b54:	dd0c      	ble.n	8004b70 <IM_BTN2_EXTI15_Handler+0x34>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15))
 8004b56:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004b5a:	f7ff ff49 	bl	80049f0 <LL_EXTI_IsActiveFlag_0_31>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d005      	beq.n	8004b70 <IM_BTN2_EXTI15_Handler+0x34>
		{
			EM_SetNewEvent(evYellowBtn);
 8004b64:	2003      	movs	r0, #3
 8004b66:	f7ff fad9 	bl	800411c <EM_SetNewEvent>
			printf("'Yellow' BTN2_EXTI15_Pin\n");
 8004b6a:	4807      	ldr	r0, [pc, #28]	; (8004b88 <IM_BTN2_EXTI15_Handler+0x4c>)
 8004b6c:	f00b f8ae 	bl	800fccc <puts>
		}
	}
	btn2_last_interrupt_time = interrupt_time;
 8004b70:	4a04      	ldr	r2, [pc, #16]	; (8004b84 <IM_BTN2_EXTI15_Handler+0x48>)
 8004b72:	88fb      	ldrh	r3, [r7, #6]
 8004b74:	8013      	strh	r3, [r2, #0]


}
 8004b76:	bf00      	nop
 8004b78:	3708      	adds	r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	40014400 	.word	0x40014400
 8004b84:	20001e5c 	.word	0x20001e5c
 8004b88:	08013958 	.word	0x08013958

08004b8c <IM_BTN3_EXTI0_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN3_EXTI0_Handler()
{
 8004b8c:	b580      	push	{r7, lr}
 8004b8e:	b082      	sub	sp, #8
 8004b90:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004b92:	4b0e      	ldr	r3, [pc, #56]	; (8004bcc <IM_BTN3_EXTI0_Handler+0x40>)
 8004b94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b96:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn3_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004b98:	88fb      	ldrh	r3, [r7, #6]
 8004b9a:	4a0d      	ldr	r2, [pc, #52]	; (8004bd0 <IM_BTN3_EXTI0_Handler+0x44>)
 8004b9c:	8812      	ldrh	r2, [r2, #0]
 8004b9e:	1a9b      	subs	r3, r3, r2
 8004ba0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004ba4:	dd0b      	ble.n	8004bbe <IM_BTN3_EXTI0_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0))
 8004ba6:	2001      	movs	r0, #1
 8004ba8:	f7ff ff22 	bl	80049f0 <LL_EXTI_IsActiveFlag_0_31>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d005      	beq.n	8004bbe <IM_BTN3_EXTI0_Handler+0x32>
		{
			EM_SetNewEvent(evRedBtn);
 8004bb2:	2004      	movs	r0, #4
 8004bb4:	f7ff fab2 	bl	800411c <EM_SetNewEvent>
			printf("'Red' BTN3_EXTI0_Pin\n");
 8004bb8:	4806      	ldr	r0, [pc, #24]	; (8004bd4 <IM_BTN3_EXTI0_Handler+0x48>)
 8004bba:	f00b f887 	bl	800fccc <puts>
		}
	}
	btn3_last_interrupt_time = interrupt_time;
 8004bbe:	4a04      	ldr	r2, [pc, #16]	; (8004bd0 <IM_BTN3_EXTI0_Handler+0x44>)
 8004bc0:	88fb      	ldrh	r3, [r7, #6]
 8004bc2:	8013      	strh	r3, [r2, #0]


}
 8004bc4:	bf00      	nop
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40014400 	.word	0x40014400
 8004bd0:	20001e5e 	.word	0x20001e5e
 8004bd4:	08013974 	.word	0x08013974

08004bd8 <IM_BTN4_EXTI1_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_BTN4_EXTI1_Handler()
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	b082      	sub	sp, #8
 8004bdc:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004bde:	4b0e      	ldr	r3, [pc, #56]	; (8004c18 <IM_BTN4_EXTI1_Handler+0x40>)
 8004be0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004be2:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - btn4_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004be4:	88fb      	ldrh	r3, [r7, #6]
 8004be6:	4a0d      	ldr	r2, [pc, #52]	; (8004c1c <IM_BTN4_EXTI1_Handler+0x44>)
 8004be8:	8812      	ldrh	r2, [r2, #0]
 8004bea:	1a9b      	subs	r3, r3, r2
 8004bec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004bf0:	dd0b      	ble.n	8004c0a <IM_BTN4_EXTI1_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1))
 8004bf2:	2002      	movs	r0, #2
 8004bf4:	f7ff fefc 	bl	80049f0 <LL_EXTI_IsActiveFlag_0_31>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d005      	beq.n	8004c0a <IM_BTN4_EXTI1_Handler+0x32>
		{
			EM_SetNewEvent(evGreenBtn);
 8004bfe:	2002      	movs	r0, #2
 8004c00:	f7ff fa8c 	bl	800411c <EM_SetNewEvent>
			printf("'Green' BTN4_EXTI1_Pin\n");
 8004c04:	4806      	ldr	r0, [pc, #24]	; (8004c20 <IM_BTN4_EXTI1_Handler+0x48>)
 8004c06:	f00b f861 	bl	800fccc <puts>
		}
	}
	btn4_last_interrupt_time = interrupt_time;
 8004c0a:	4a04      	ldr	r2, [pc, #16]	; (8004c1c <IM_BTN4_EXTI1_Handler+0x44>)
 8004c0c:	88fb      	ldrh	r3, [r7, #6]
 8004c0e:	8013      	strh	r3, [r2, #0]


}
 8004c10:	bf00      	nop
 8004c12:	3708      	adds	r7, #8
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	40014400 	.word	0x40014400
 8004c1c:	20001e60 	.word	0x20001e60
 8004c20:	0801398c 	.word	0x0801398c

08004c24 <IM_ENC_EXTI2_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_EXTI2_Handler()
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	af00      	add	r7, sp, #0
	uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004c2a:	4b0e      	ldr	r3, [pc, #56]	; (8004c64 <IM_ENC_EXTI2_Handler+0x40>)
 8004c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c2e:	80fb      	strh	r3, [r7, #6]
	if ((interrupt_time - encbtn_last_interrupt_time) > MAX_DEBOUNCE_DELAY)
 8004c30:	88fb      	ldrh	r3, [r7, #6]
 8004c32:	4a0d      	ldr	r2, [pc, #52]	; (8004c68 <IM_ENC_EXTI2_Handler+0x44>)
 8004c34:	8812      	ldrh	r2, [r2, #0]
 8004c36:	1a9b      	subs	r3, r3, r2
 8004c38:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004c3c:	dd0b      	ble.n	8004c56 <IM_ENC_EXTI2_Handler+0x32>
	{
		if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2))
 8004c3e:	2004      	movs	r0, #4
 8004c40:	f7ff fed6 	bl	80049f0 <LL_EXTI_IsActiveFlag_0_31>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d005      	beq.n	8004c56 <IM_ENC_EXTI2_Handler+0x32>
		{
			EM_SetNewEvent(evEncoderPush);
 8004c4a:	2006      	movs	r0, #6
 8004c4c:	f7ff fa66 	bl	800411c <EM_SetNewEvent>
			printf("'EncoderPush' ENC_EXTI2_Pin\n");
 8004c50:	4806      	ldr	r0, [pc, #24]	; (8004c6c <IM_ENC_EXTI2_Handler+0x48>)
 8004c52:	f00b f83b 	bl	800fccc <puts>
		}
	}
	encbtn_last_interrupt_time = interrupt_time;
 8004c56:	4a04      	ldr	r2, [pc, #16]	; (8004c68 <IM_ENC_EXTI2_Handler+0x44>)
 8004c58:	88fb      	ldrh	r3, [r7, #6]
 8004c5a:	8013      	strh	r3, [r2, #0]


}
 8004c5c:	bf00      	nop
 8004c5e:	3708      	adds	r7, #8
 8004c60:	46bd      	mov	sp, r7
 8004c62:	bd80      	pop	{r7, pc}
 8004c64:	40014400 	.word	0x40014400
 8004c68:	20001e62 	.word	0x20001e62
 8004c6c:	080139a4 	.word	0x080139a4

08004c70 <IM_ENC_DIRF_Handler>:
 *	@param None
 *	@retval None
 *
 */
void IM_ENC_DIRF_Handler()
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0

	if((TIM1->SR & TIM_SR_DIRF) == TIM_SR_DIRF)
 8004c76:	4b11      	ldr	r3, [pc, #68]	; (8004cbc <IM_ENC_DIRF_Handler+0x4c>)
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c7e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004c82:	d117      	bne.n	8004cb4 <IM_ENC_DIRF_Handler+0x44>
	{
		uint16_t interrupt_time = DEBOUNCE_TIMER->CNT;
 8004c84:	4b0e      	ldr	r3, [pc, #56]	; (8004cc0 <IM_ENC_DIRF_Handler+0x50>)
 8004c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c88:	80fb      	strh	r3, [r7, #6]
		if ((interrupt_time - encpos_last_interrupt_time) > 0)
 8004c8a:	88fb      	ldrh	r3, [r7, #6]
 8004c8c:	4a0d      	ldr	r2, [pc, #52]	; (8004cc4 <IM_ENC_DIRF_Handler+0x54>)
 8004c8e:	8812      	ldrh	r2, [r2, #0]
 8004c90:	1a9b      	subs	r3, r3, r2
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	dd0b      	ble.n	8004cae <IM_ENC_DIRF_Handler+0x3e>
		{
			EM_SetNewEvent(evEncoderSet);
 8004c96:	2005      	movs	r0, #5
 8004c98:	f7ff fa40 	bl	800411c <EM_SetNewEvent>
			printf("Encoder new direction\n");
 8004c9c:	480a      	ldr	r0, [pc, #40]	; (8004cc8 <IM_ENC_DIRF_Handler+0x58>)
 8004c9e:	f00b f815 	bl	800fccc <puts>
			TIM1->SR &= ~(TIM_SR_DIRF);
 8004ca2:	4b06      	ldr	r3, [pc, #24]	; (8004cbc <IM_ENC_DIRF_Handler+0x4c>)
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	4a05      	ldr	r2, [pc, #20]	; (8004cbc <IM_ENC_DIRF_Handler+0x4c>)
 8004ca8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004cac:	6113      	str	r3, [r2, #16]
		}
		encpos_last_interrupt_time = interrupt_time;
 8004cae:	4a05      	ldr	r2, [pc, #20]	; (8004cc4 <IM_ENC_DIRF_Handler+0x54>)
 8004cb0:	88fb      	ldrh	r3, [r7, #6]
 8004cb2:	8013      	strh	r3, [r2, #0]


	}


}
 8004cb4:	bf00      	nop
 8004cb6:	3708      	adds	r7, #8
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	40012c00 	.word	0x40012c00
 8004cc0:	40014400 	.word	0x40014400
 8004cc4:	20001e64 	.word	0x20001e64
 8004cc8:	080139c0 	.word	0x080139c0

08004ccc <BO_GetBiasPolarity>:
 *	@param None
 *	@retval None
 *
 */
eBias_Polarity BO_GetBiasPolarity()
{
 8004ccc:	b480      	push	{r7}
 8004cce:	af00      	add	r7, sp, #0
	return eBiasPolarity;
 8004cd0:	4b03      	ldr	r3, [pc, #12]	; (8004ce0 <BO_GetBiasPolarity+0x14>)
 8004cd2:	781b      	ldrb	r3, [r3, #0]
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	20000001 	.word	0x20000001

08004ce4 <BO_GetDcBiasEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t BO_GetDcBiasEncoderValue()
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	af00      	add	r7, sp, #0
	return dc_bias_encoder_value;
 8004ce8:	4b03      	ldr	r3, [pc, #12]	; (8004cf8 <BO_GetDcBiasEncoderValue+0x14>)
 8004cea:	881b      	ldrh	r3, [r3, #0]
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr
 8004cf6:	bf00      	nop
 8004cf8:	20000002 	.word	0x20000002

08004cfc <BO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void BO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	4603      	mov	r3, r0
 8004d04:	80fb      	strh	r3, [r7, #6]
	// pEncoderValue is reversed for correct rotary encoder operation.
	// However, we want to retain the forward direction value to prevent polarity flip!
	dc_bias_encoder_value = SM_GetEncoderValue(ENCODER_FORWARD);
 8004d06:	2000      	movs	r0, #0
 8004d08:	f001 f9bc 	bl	8006084 <SM_GetEncoderValue>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	461a      	mov	r2, r3
 8004d10:	4b1b      	ldr	r3, [pc, #108]	; (8004d80 <BO_MapEncoderPositionToSignalOutput+0x84>)
 8004d12:	801a      	strh	r2, [r3, #0]

	// apply negative dc bias
	if(pEncoderValue < BIAS_CENTER) {
 8004d14:	88fb      	ldrh	r3, [r7, #6]
 8004d16:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004d1a:	d214      	bcs.n	8004d46 <BO_MapEncoderPositionToSignalOutput+0x4a>

		eBiasPolarity = INVERSEBIAS;
 8004d1c:	4b19      	ldr	r3, [pc, #100]	; (8004d84 <BO_MapEncoderPositionToSignalOutput+0x88>)
 8004d1e:	2200      	movs	r2, #0
 8004d20:	701a      	strb	r2, [r3, #0]


		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((BIAS_CENTER - pEncoderValue) * BIAS_MAG));
 8004d22:	88fb      	ldrh	r3, [r7, #6]
 8004d24:	f5c3 72c8 	rsb	r2, r3, #400	; 0x190
 8004d28:	4613      	mov	r3, r2
 8004d2a:	009b      	lsls	r3, r3, #2
 8004d2c:	4413      	add	r3, r2
 8004d2e:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8004d30:	2200      	movs	r2, #0
 8004d32:	2110      	movs	r1, #16
 8004d34:	4814      	ldr	r0, [pc, #80]	; (8004d88 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 8004d36:	f005 f823 	bl	8009d80 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8004d3a:	2201      	movs	r2, #1
 8004d3c:	2108      	movs	r1, #8
 8004d3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d42:	f005 ffd5 	bl	800acf0 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_SET);
	}
	// apply positive dc bias
	if(pEncoderValue >= BIAS_CENTER) {
 8004d46:	88fb      	ldrh	r3, [r7, #6]
 8004d48:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8004d4c:	d314      	bcc.n	8004d78 <BO_MapEncoderPositionToSignalOutput+0x7c>

		eBiasPolarity = NORMALBIAS;
 8004d4e:	4b0d      	ldr	r3, [pc, #52]	; (8004d84 <BO_MapEncoderPositionToSignalOutput+0x88>)
 8004d50:	2201      	movs	r2, #1
 8004d52:	701a      	strb	r2, [r3, #0]
		//TIM1->CNT = pEncoderValue;

		HAL_DAC_SetValue(	&hdac1,
							DAC1_CHANNEL_2,
							DAC_ALIGN_12B_R,
							((pEncoderValue - BIAS_CENTER) * BIAS_MAG));
 8004d54:	88fb      	ldrh	r3, [r7, #6]
 8004d56:	f5a3 72c8 	sub.w	r2, r3, #400	; 0x190
 8004d5a:	4613      	mov	r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	4413      	add	r3, r2
 8004d60:	005b      	lsls	r3, r3, #1
		HAL_DAC_SetValue(	&hdac1,
 8004d62:	2200      	movs	r2, #0
 8004d64:	2110      	movs	r1, #16
 8004d66:	4808      	ldr	r0, [pc, #32]	; (8004d88 <BO_MapEncoderPositionToSignalOutput+0x8c>)
 8004d68:	f005 f80a 	bl	8009d80 <HAL_DAC_SetValue>

		HAL_GPIO_WritePin(	DCBIAS_INVERT_GPIO_Port,
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	2108      	movs	r1, #8
 8004d70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004d74:	f005 ffbc 	bl	800acf0 <HAL_GPIO_WritePin>
							DCBIAS_INVERT_Pin,
							GPIO_PIN_RESET);
	}
}
 8004d78:	bf00      	nop
 8004d7a:	3708      	adds	r7, #8
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	20000002 	.word	0x20000002
 8004d84:	20000001 	.word	0x20000001
 8004d88:	20002638 	.word	0x20002638

08004d8c <BO_GetOutputBias>:
 *	@param None
 *	@retval None
 *
 */
uint32_t BO_GetOutputBias()
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	af00      	add	r7, sp, #0
	return HAL_DAC_GetValue(&hdac1, DAC1_CHANNEL_2);
 8004d90:	2110      	movs	r1, #16
 8004d92:	4803      	ldr	r0, [pc, #12]	; (8004da0 <BO_GetOutputBias+0x14>)
 8004d94:	f005 f830 	bl	8009df8 <HAL_DAC_GetValue>
 8004d98:	4603      	mov	r3, r0
}
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	20002638 	.word	0x20002638

08004da4 <FreqO_InitFreqProfiles>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_InitFreqProfiles()
{
 8004da4:	b480      	push	{r7}
 8004da6:	b083      	sub	sp, #12
 8004da8:	af00      	add	r7, sp, #0
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 8004daa:	2300      	movs	r3, #0
 8004dac:	607b      	str	r3, [r7, #4]
 8004dae:	e06b      	b.n	8004e88 <FreqO_InitFreqProfiles+0xe4>
	{
		// prevent divide by zero (prescaler)
		if(theFreqProfiles[i].psc == 0)
 8004db0:	493a      	ldr	r1, [pc, #232]	; (8004e9c <FreqO_InitFreqProfiles+0xf8>)
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	4613      	mov	r3, r2
 8004db6:	009b      	lsls	r3, r3, #2
 8004db8:	4413      	add	r3, r2
 8004dba:	009b      	lsls	r3, r3, #2
 8004dbc:	440b      	add	r3, r1
 8004dbe:	3308      	adds	r3, #8
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d129      	bne.n	8004e1a <FreqO_InitFreqProfiles+0x76>
			theFreqProfiles[i].arr = ((SM_MCLK / theFreqProfiles[i].hertz) / SM_FSAMP) * theFreqProfiles[i].error;
 8004dc6:	4935      	ldr	r1, [pc, #212]	; (8004e9c <FreqO_InitFreqProfiles+0xf8>)
 8004dc8:	687a      	ldr	r2, [r7, #4]
 8004dca:	4613      	mov	r3, r2
 8004dcc:	009b      	lsls	r3, r3, #2
 8004dce:	4413      	add	r3, r2
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	440b      	add	r3, r1
 8004dd4:	3304      	adds	r3, #4
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a31      	ldr	r2, [pc, #196]	; (8004ea0 <FreqO_InitFreqProfiles+0xfc>)
 8004dda:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dde:	ee07 3a90 	vmov	s15, r3
 8004de2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004de6:	492d      	ldr	r1, [pc, #180]	; (8004e9c <FreqO_InitFreqProfiles+0xf8>)
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	4613      	mov	r3, r2
 8004dec:	009b      	lsls	r3, r3, #2
 8004dee:	4413      	add	r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	440b      	add	r3, r1
 8004df4:	3310      	adds	r3, #16
 8004df6:	edd3 7a00 	vldr	s15, [r3]
 8004dfa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dfe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e02:	ee17 0a90 	vmov	r0, s15
 8004e06:	4925      	ldr	r1, [pc, #148]	; (8004e9c <FreqO_InitFreqProfiles+0xf8>)
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	4413      	add	r3, r2
 8004e10:	009b      	lsls	r3, r3, #2
 8004e12:	440b      	add	r3, r1
 8004e14:	330c      	adds	r3, #12
 8004e16:	6018      	str	r0, [r3, #0]
 8004e18:	e033      	b.n	8004e82 <FreqO_InitFreqProfiles+0xde>
		else
			theFreqProfiles[i].arr = (((SM_MCLK / theFreqProfiles[i].hertz) / theFreqProfiles[i].psc) / SM_FSAMP) * theFreqProfiles[i].error;
 8004e1a:	4920      	ldr	r1, [pc, #128]	; (8004e9c <FreqO_InitFreqProfiles+0xf8>)
 8004e1c:	687a      	ldr	r2, [r7, #4]
 8004e1e:	4613      	mov	r3, r2
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	4413      	add	r3, r2
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	440b      	add	r3, r1
 8004e28:	3304      	adds	r3, #4
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	4a1c      	ldr	r2, [pc, #112]	; (8004ea0 <FreqO_InitFreqProfiles+0xfc>)
 8004e2e:	fbb2 f1f3 	udiv	r1, r2, r3
 8004e32:	481a      	ldr	r0, [pc, #104]	; (8004e9c <FreqO_InitFreqProfiles+0xf8>)
 8004e34:	687a      	ldr	r2, [r7, #4]
 8004e36:	4613      	mov	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	4413      	add	r3, r2
 8004e3c:	009b      	lsls	r3, r3, #2
 8004e3e:	4403      	add	r3, r0
 8004e40:	3308      	adds	r3, #8
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	fbb1 f3f3 	udiv	r3, r1, r3
 8004e48:	ee07 3a90 	vmov	s15, r3
 8004e4c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004e50:	4912      	ldr	r1, [pc, #72]	; (8004e9c <FreqO_InitFreqProfiles+0xf8>)
 8004e52:	687a      	ldr	r2, [r7, #4]
 8004e54:	4613      	mov	r3, r2
 8004e56:	009b      	lsls	r3, r3, #2
 8004e58:	4413      	add	r3, r2
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	440b      	add	r3, r1
 8004e5e:	3310      	adds	r3, #16
 8004e60:	edd3 7a00 	vldr	s15, [r3]
 8004e64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e68:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e6c:	ee17 0a90 	vmov	r0, s15
 8004e70:	490a      	ldr	r1, [pc, #40]	; (8004e9c <FreqO_InitFreqProfiles+0xf8>)
 8004e72:	687a      	ldr	r2, [r7, #4]
 8004e74:	4613      	mov	r3, r2
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	4413      	add	r3, r2
 8004e7a:	009b      	lsls	r3, r3, #2
 8004e7c:	440b      	add	r3, r1
 8004e7e:	330c      	adds	r3, #12
 8004e80:	6018      	str	r0, [r3, #0]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	3301      	adds	r3, #1
 8004e86:	607b      	str	r3, [r7, #4]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	2b0d      	cmp	r3, #13
 8004e8c:	dd90      	ble.n	8004db0 <FreqO_InitFreqProfiles+0xc>
	}
}
 8004e8e:	bf00      	nop
 8004e90:	370c      	adds	r7, #12
 8004e92:	46bd      	mov	sp, r7
 8004e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e98:	4770      	bx	lr
 8004e9a:	bf00      	nop
 8004e9c:	20000004 	.word	0x20000004
 8004ea0:	00155cc0 	.word	0x00155cc0

08004ea4 <FreqO_MapEncoderPositionToBothOutput>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_MapEncoderPositionToBothOutput(uint16_t pEncValue)
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b084      	sub	sp, #16
 8004ea8:	af00      	add	r7, sp, #0
 8004eaa:	4603      	mov	r3, r0
 8004eac:	80fb      	strh	r3, [r7, #6]

	uint32_t tmpFreqIndex = freq_profile->index;
 8004eae:	4b1b      	ldr	r3, [pc, #108]	; (8004f1c <FreqO_MapEncoderPositionToBothOutput+0x78>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	781b      	ldrb	r3, [r3, #0]
 8004eb4:	60fb      	str	r3, [r7, #12]
	if(pEncValue > freq_last_encoder_value)
 8004eb6:	4b1a      	ldr	r3, [pc, #104]	; (8004f20 <FreqO_MapEncoderPositionToBothOutput+0x7c>)
 8004eb8:	881b      	ldrh	r3, [r3, #0]
 8004eba:	88fa      	ldrh	r2, [r7, #6]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d910      	bls.n	8004ee2 <FreqO_MapEncoderPositionToBothOutput+0x3e>
	{
		tmpFreqIndex++;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = MAX_NUM_FREQ_PRESETS-1;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2b0d      	cmp	r3, #13
 8004eca:	d901      	bls.n	8004ed0 <FreqO_MapEncoderPositionToBothOutput+0x2c>
 8004ecc:	230d      	movs	r3, #13
 8004ece:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f000 f8cf 	bl	8005074 <FreqO_GetProfileByIndex>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	4618      	mov	r0, r3
 8004edc:	f000 f822 	bl	8004f24 <FreqO_ApplyProfile>
 8004ee0:	e014      	b.n	8004f0c <FreqO_MapEncoderPositionToBothOutput+0x68>
	}
	else if (pEncValue < freq_last_encoder_value)
 8004ee2:	4b0f      	ldr	r3, [pc, #60]	; (8004f20 <FreqO_MapEncoderPositionToBothOutput+0x7c>)
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	88fa      	ldrh	r2, [r7, #6]
 8004ee8:	429a      	cmp	r2, r3
 8004eea:	d20f      	bcs.n	8004f0c <FreqO_MapEncoderPositionToBothOutput+0x68>
	{
		tmpFreqIndex--;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	3b01      	subs	r3, #1
 8004ef0:	60fb      	str	r3, [r7, #12]
		if(tmpFreqIndex > MAX_NUM_FREQ_PRESETS-1) tmpFreqIndex = 0;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2b0d      	cmp	r3, #13
 8004ef6:	d901      	bls.n	8004efc <FreqO_MapEncoderPositionToBothOutput+0x58>
 8004ef8:	2300      	movs	r3, #0
 8004efa:	60fb      	str	r3, [r7, #12]
		FreqO_ApplyProfile( FreqO_GetProfileByIndex(tmpFreqIndex)->hertz );
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f000 f8b9 	bl	8005074 <FreqO_GetProfileByIndex>
 8004f02:	4603      	mov	r3, r0
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	4618      	mov	r0, r3
 8004f08:	f000 f80c 	bl	8004f24 <FreqO_ApplyProfile>
	}
	freq_last_encoder_value = pEncValue;
 8004f0c:	4a04      	ldr	r2, [pc, #16]	; (8004f20 <FreqO_MapEncoderPositionToBothOutput+0x7c>)
 8004f0e:	88fb      	ldrh	r3, [r7, #6]
 8004f10:	8013      	strh	r3, [r2, #0]

}
 8004f12:	bf00      	nop
 8004f14:	3710      	adds	r7, #16
 8004f16:	46bd      	mov	sp, r7
 8004f18:	bd80      	pop	{r7, pc}
 8004f1a:	bf00      	nop
 8004f1c:	2000011c 	.word	0x2000011c
 8004f20:	20001e66 	.word	0x20001e66

08004f24 <FreqO_ApplyProfile>:
 *	@retval None
 *
 */

void FreqO_ApplyProfile(eFreqSettings_t pPresetEnum)
{
 8004f24:	b580      	push	{r7, lr}
 8004f26:	b084      	sub	sp, #16
 8004f28:	af00      	add	r7, sp, #0
 8004f2a:	6078      	str	r0, [r7, #4]
//	DacTimeReg_t* tmpDT = DT_GetRegisterByEnum(pPresetEnum);
	FreqProfile_t* tmpFreqProfile = FreqO_FindFPresetObject(pPresetEnum);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f000 f873 	bl	8005018 <FreqO_FindFPresetObject>
 8004f32:	60f8      	str	r0, [r7, #12]
	if(tmpFreqProfile)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d024      	beq.n	8004f84 <FreqO_ApplyProfile+0x60>
	{

		OUTPUT_TIMER->PSC = tmpFreqProfile->psc;
 8004f3a:	4a16      	ldr	r2, [pc, #88]	; (8004f94 <FreqO_ApplyProfile+0x70>)
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	6293      	str	r3, [r2, #40]	; 0x28
		OUTPUT_TIMER->ARR = tmpFreqProfile->arr;
 8004f42:	4a14      	ldr	r2, [pc, #80]	; (8004f94 <FreqO_ApplyProfile+0x70>)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	62d3      	str	r3, [r2, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8004f4a:	2001      	movs	r0, #1
 8004f4c:	f000 fe1e 	bl	8005b8c <SM_GetOutputChannel>
 8004f50:	4603      	mov	r3, r0
 8004f52:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	72fb      	strb	r3, [r7, #11]
		if(tmpOut == PWM_FUNC_MODE)
 8004f5a:	7afb      	ldrb	r3, [r7, #11]
 8004f5c:	2b06      	cmp	r3, #6
 8004f5e:	d10d      	bne.n	8004f7c <FreqO_ApplyProfile+0x58>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			PWM_AUX_OUT_TIM->PSC = 256;
 8004f60:	4b0d      	ldr	r3, [pc, #52]	; (8004f98 <FreqO_ApplyProfile+0x74>)
 8004f62:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004f66:	629a      	str	r2, [r3, #40]	; 0x28
			PWM_AUX_OUT_TIM->ARR = tmpFreqProfile->arr/2;
 8004f68:	68fb      	ldr	r3, [r7, #12]
 8004f6a:	68db      	ldr	r3, [r3, #12]
 8004f6c:	4a0a      	ldr	r2, [pc, #40]	; (8004f98 <FreqO_ApplyProfile+0x74>)
 8004f6e:	085b      	lsrs	r3, r3, #1
 8004f70:	62d3      	str	r3, [r2, #44]	; 0x2c
			PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 8004f72:	4b09      	ldr	r3, [pc, #36]	; (8004f98 <FreqO_ApplyProfile+0x74>)
 8004f74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f76:	4a08      	ldr	r2, [pc, #32]	; (8004f98 <FreqO_ApplyProfile+0x74>)
 8004f78:	085b      	lsrs	r3, r3, #1
 8004f7a:	6353      	str	r3, [r2, #52]	; 0x34
		}

		freq_profile = tmpFreqProfile;
 8004f7c:	4a07      	ldr	r2, [pc, #28]	; (8004f9c <FreqO_ApplyProfile+0x78>)
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	6013      	str	r3, [r2, #0]
	}
	else
	{
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
	}
}
 8004f82:	e002      	b.n	8004f8a <FreqO_ApplyProfile+0x66>
		DM_SetErrorDebugMsg("FreqO_ApplyProfile() null pointer error");
 8004f84:	4806      	ldr	r0, [pc, #24]	; (8004fa0 <FreqO_ApplyProfile+0x7c>)
 8004f86:	f7fc facf 	bl	8001528 <DM_SetErrorDebugMsg>
}
 8004f8a:	bf00      	nop
 8004f8c:	3710      	adds	r7, #16
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	40013400 	.word	0x40013400
 8004f98:	40000400 	.word	0x40000400
 8004f9c:	2000011c 	.word	0x2000011c
 8004fa0:	080139d8 	.word	0x080139d8

08004fa4 <FreqO_AdjustFreq>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_AdjustFreq()
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b082      	sub	sp, #8
 8004fa8:	af00      	add	r7, sp, #0

		OUTPUT_TIMER->ARR = SM_GetEncoderValue(ENCODER_FORWARD); //* FREQ_ENCODER_MIDFREQ_MAG;
 8004faa:	2000      	movs	r0, #0
 8004fac:	f001 f86a 	bl	8006084 <SM_GetEncoderValue>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	461a      	mov	r2, r3
 8004fb4:	4b10      	ldr	r3, [pc, #64]	; (8004ff8 <FreqO_AdjustFreq+0x54>)
 8004fb6:	62da      	str	r2, [r3, #44]	; 0x2c

		eOutput_mode tmpOut = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8004fb8:	2001      	movs	r0, #1
 8004fba:	f000 fde7 	bl	8005b8c <SM_GetOutputChannel>
 8004fbe:	4603      	mov	r3, r0
 8004fc0:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 8004fc4:	781b      	ldrb	r3, [r3, #0]
 8004fc6:	71fb      	strb	r3, [r7, #7]
		if(tmpOut == PWM_FUNC_MODE)
 8004fc8:	79fb      	ldrb	r3, [r7, #7]
 8004fca:	2b06      	cmp	r3, #6
 8004fcc:	d110      	bne.n	8004ff0 <FreqO_AdjustFreq+0x4c>
		{
			// duty cycle of PWM require slower settings to get the
			// same frequency as normal output functions
			PWM_AUX_OUT_TIM->PSC = 256;
 8004fce:	4b0b      	ldr	r3, [pc, #44]	; (8004ffc <FreqO_AdjustFreq+0x58>)
 8004fd0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004fd4:	629a      	str	r2, [r3, #40]	; 0x28
			PWM_AUX_OUT_TIM->ARR = SM_GetEncoderValue(ENCODER_FORWARD)/2;
 8004fd6:	2000      	movs	r0, #0
 8004fd8:	f001 f854 	bl	8006084 <SM_GetEncoderValue>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	085b      	lsrs	r3, r3, #1
 8004fe0:	b29a      	uxth	r2, r3
 8004fe2:	4b06      	ldr	r3, [pc, #24]	; (8004ffc <FreqO_AdjustFreq+0x58>)
 8004fe4:	62da      	str	r2, [r3, #44]	; 0x2c
			PWM_AUX_OUT_TIM->CCR1 = PWM_AUX_OUT_TIM->ARR/2;
 8004fe6:	4b05      	ldr	r3, [pc, #20]	; (8004ffc <FreqO_AdjustFreq+0x58>)
 8004fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004fea:	4a04      	ldr	r2, [pc, #16]	; (8004ffc <FreqO_AdjustFreq+0x58>)
 8004fec:	085b      	lsrs	r3, r3, #1
 8004fee:	6353      	str	r3, [r2, #52]	; 0x34

		}
}
 8004ff0:	bf00      	nop
 8004ff2:	3708      	adds	r7, #8
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	bd80      	pop	{r7, pc}
 8004ff8:	40013400 	.word	0x40013400
 8004ffc:	40000400 	.word	0x40000400

08005000 <FreqO_GetFPresetObject>:
 *	@param None
 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_GetFPresetObject()
{
 8005000:	b480      	push	{r7}
 8005002:	af00      	add	r7, sp, #0
	return freq_profile;
 8005004:	4b03      	ldr	r3, [pc, #12]	; (8005014 <FreqO_GetFPresetObject+0x14>)
 8005006:	681b      	ldr	r3, [r3, #0]
}
 8005008:	4618      	mov	r0, r3
 800500a:	46bd      	mov	sp, r7
 800500c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005010:	4770      	bx	lr
 8005012:	bf00      	nop
 8005014:	2000011c 	.word	0x2000011c

08005018 <FreqO_FindFPresetObject>:

 *	@retval pointer to FreqProfile_t struct
 *
 */
FreqProfile_t * FreqO_FindFPresetObject(eFreqSettings_t pEnum)
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b084      	sub	sp, #16
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 8005020:	2300      	movs	r3, #0
 8005022:	60fb      	str	r3, [r7, #12]
 8005024:	e016      	b.n	8005054 <FreqO_FindFPresetObject+0x3c>
	{
		if(theFreqProfiles[i].hertz == pEnum)
 8005026:	4911      	ldr	r1, [pc, #68]	; (800506c <FreqO_FindFPresetObject+0x54>)
 8005028:	68fa      	ldr	r2, [r7, #12]
 800502a:	4613      	mov	r3, r2
 800502c:	009b      	lsls	r3, r3, #2
 800502e:	4413      	add	r3, r2
 8005030:	009b      	lsls	r3, r3, #2
 8005032:	440b      	add	r3, r1
 8005034:	3304      	adds	r3, #4
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	687a      	ldr	r2, [r7, #4]
 800503a:	429a      	cmp	r2, r3
 800503c:	d107      	bne.n	800504e <FreqO_FindFPresetObject+0x36>
		{
			return &theFreqProfiles[i];
 800503e:	68fa      	ldr	r2, [r7, #12]
 8005040:	4613      	mov	r3, r2
 8005042:	009b      	lsls	r3, r3, #2
 8005044:	4413      	add	r3, r2
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	4a08      	ldr	r2, [pc, #32]	; (800506c <FreqO_FindFPresetObject+0x54>)
 800504a:	4413      	add	r3, r2
 800504c:	e009      	b.n	8005062 <FreqO_FindFPresetObject+0x4a>
	for(int i = 0; i < MAX_NUM_FREQ_PRESETS; i++ )
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	3301      	adds	r3, #1
 8005052:	60fb      	str	r3, [r7, #12]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	2b0d      	cmp	r3, #13
 8005058:	dde5      	ble.n	8005026 <FreqO_FindFPresetObject+0xe>
		}
	}
	// error!
	DM_SetErrorDebugMsg("FreqO_FindFPresetObject(): no FPreset obj found");
 800505a:	4805      	ldr	r0, [pc, #20]	; (8005070 <FreqO_FindFPresetObject+0x58>)
 800505c:	f7fc fa64 	bl	8001528 <DM_SetErrorDebugMsg>
	return 0;
 8005060:	2300      	movs	r3, #0
}
 8005062:	4618      	mov	r0, r3
 8005064:	3710      	adds	r7, #16
 8005066:	46bd      	mov	sp, r7
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	20000004 	.word	0x20000004
 8005070:	08013a00 	.word	0x08013a00

08005074 <FreqO_GetProfileByIndex>:
 *	@param pIndex
 *	@retval pointer to FreqProfile_t object
 *
 */
FreqProfile_t* FreqO_GetProfileByIndex(uint32_t pIndex)
{
 8005074:	b480      	push	{r7}
 8005076:	b083      	sub	sp, #12
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
	return &theFreqProfiles[pIndex];
 800507c:	687a      	ldr	r2, [r7, #4]
 800507e:	4613      	mov	r3, r2
 8005080:	009b      	lsls	r3, r3, #2
 8005082:	4413      	add	r3, r2
 8005084:	009b      	lsls	r3, r3, #2
 8005086:	4a04      	ldr	r2, [pc, #16]	; (8005098 <FreqO_GetProfileByIndex+0x24>)
 8005088:	4413      	add	r3, r2
}
 800508a:	4618      	mov	r0, r3
 800508c:	370c      	adds	r7, #12
 800508e:	46bd      	mov	sp, r7
 8005090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005094:	4770      	bx	lr
 8005096:	bf00      	nop
 8005098:	20000004 	.word	0x20000004

0800509c <FreqO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FreqO_ResetLastEncoderValue()
{
 800509c:	b480      	push	{r7}
 800509e:	af00      	add	r7, sp, #0
	freq_last_encoder_value = 0;
 80050a0:	4b03      	ldr	r3, [pc, #12]	; (80050b0 <FreqO_ResetLastEncoderValue+0x14>)
 80050a2:	2200      	movs	r2, #0
 80050a4:	801a      	strh	r2, [r3, #0]
}
 80050a6:	bf00      	nop
 80050a8:	46bd      	mov	sp, r7
 80050aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ae:	4770      	bx	lr
 80050b0:	20001e66 	.word	0x20001e66

080050b4 <FS_SetSweepModeDown>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeDown()
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 80050b8:	4b10      	ldr	r3, [pc, #64]	; (80050fc <FS_SetSweepModeDown+0x48>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a0f      	ldr	r2, [pc, #60]	; (80050fc <FS_SetSweepModeDown+0x48>)
 80050be:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 80050c2:	6013      	str	r3, [r2, #0]

	// 0: Counter used as upcounter
	SWEEP_TIMER->CR1 |= (TIM_CR1_DIR);
 80050c4:	4b0d      	ldr	r3, [pc, #52]	; (80050fc <FS_SetSweepModeDown+0x48>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	4a0c      	ldr	r2, [pc, #48]	; (80050fc <FS_SetSweepModeDown+0x48>)
 80050ca:	f043 0310 	orr.w	r3, r3, #16
 80050ce:	6013      	str	r3, [r2, #0]

	sweep_lower_bounds_shortest_output_arr  = OUTPUT_TIMER->ARR;
 80050d0:	4b0b      	ldr	r3, [pc, #44]	; (8005100 <FS_SetSweepModeDown+0x4c>)
 80050d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050d4:	ee07 3a90 	vmov	s15, r3
 80050d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050dc:	4b09      	ldr	r3, [pc, #36]	; (8005104 <FS_SetSweepModeDown+0x50>)
 80050de:	edc3 7a00 	vstr	s15, [r3]
	sweep_upper_bounds_longest_output_arr  = MAX_OUTPUT_ARR;
 80050e2:	4b09      	ldr	r3, [pc, #36]	; (8005108 <FS_SetSweepModeDown+0x54>)
 80050e4:	4a09      	ldr	r2, [pc, #36]	; (800510c <FS_SetSweepModeDown+0x58>)
 80050e6:	601a      	str	r2, [r3, #0]
	ENCODER_TIMER->CNT = MAX_OUTPUT_ARR;
 80050e8:	4b09      	ldr	r3, [pc, #36]	; (8005110 <FS_SetSweepModeDown+0x5c>)
 80050ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80050ee:	625a      	str	r2, [r3, #36]	; 0x24

}
 80050f0:	bf00      	nop
 80050f2:	46bd      	mov	sp, r7
 80050f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050f8:	4770      	bx	lr
 80050fa:	bf00      	nop
 80050fc:	40000c00 	.word	0x40000c00
 8005100:	40013400 	.word	0x40013400
 8005104:	20000120 	.word	0x20000120
 8005108:	20000124 	.word	0x20000124
 800510c:	477fff00 	.word	0x477fff00
 8005110:	40012c00 	.word	0x40012c00

08005114 <FS_SetSweepModeUp>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepModeUp()
{
 8005114:	b480      	push	{r7}
 8005116:	af00      	add	r7, sp, #0

	// "Center-aligned" mode sets direction register to readonly,
	// so disable "Center-aligned" mode first
	SWEEP_TIMER->CR1 &= ~((TIM_CR1_CMS_0) | (TIM_CR1_CMS_1));
 8005118:	4b0e      	ldr	r3, [pc, #56]	; (8005154 <FS_SetSweepModeUp+0x40>)
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a0d      	ldr	r2, [pc, #52]	; (8005154 <FS_SetSweepModeUp+0x40>)
 800511e:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8005122:	6013      	str	r3, [r2, #0]

	// 1: Counter used as downcounter
	SWEEP_TIMER->CR1 &= ~(TIM_CR1_DIR);
 8005124:	4b0b      	ldr	r3, [pc, #44]	; (8005154 <FS_SetSweepModeUp+0x40>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	4a0a      	ldr	r2, [pc, #40]	; (8005154 <FS_SetSweepModeUp+0x40>)
 800512a:	f023 0310 	bic.w	r3, r3, #16
 800512e:	6013      	str	r3, [r2, #0]

	sweep_upper_bounds_longest_output_arr  = OUTPUT_TIMER->ARR;
 8005130:	4b09      	ldr	r3, [pc, #36]	; (8005158 <FS_SetSweepModeUp+0x44>)
 8005132:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005134:	ee07 3a90 	vmov	s15, r3
 8005138:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800513c:	4b07      	ldr	r3, [pc, #28]	; (800515c <FS_SetSweepModeUp+0x48>)
 800513e:	edc3 7a00 	vstr	s15, [r3]
	sweep_lower_bounds_shortest_output_arr  = MIN_OUTPUT_ARR;
 8005142:	4b07      	ldr	r3, [pc, #28]	; (8005160 <FS_SetSweepModeUp+0x4c>)
 8005144:	4a07      	ldr	r2, [pc, #28]	; (8005164 <FS_SetSweepModeUp+0x50>)
 8005146:	601a      	str	r2, [r3, #0]


}
 8005148:	bf00      	nop
 800514a:	46bd      	mov	sp, r7
 800514c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005150:	4770      	bx	lr
 8005152:	bf00      	nop
 8005154:	40000c00 	.word	0x40000c00
 8005158:	40013400 	.word	0x40013400
 800515c:	20000124 	.word	0x20000124
 8005160:	20000120 	.word	0x20000120
 8005164:	41500000 	.word	0x41500000

08005168 <FS_SetEncoderControlMode>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetEncoderControlMode(eEncoderSweepFunctions pFunction)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	4603      	mov	r3, r0
 8005170:	71fb      	strb	r3, [r7, #7]
	if(pFunction)
 8005172:	79fb      	ldrb	r3, [r7, #7]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d038      	beq.n	80051ea <FS_SetEncoderControlMode+0x82>
	{
		//	ENCODER_SWEEP_LIMIT_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 8005178:	4a24      	ldr	r2, [pc, #144]	; (800520c <FS_SetEncoderControlMode+0xa4>)
 800517a:	79fb      	ldrb	r3, [r7, #7]
 800517c:	7013      	strb	r3, [r2, #0]
		ENCODER_TIMER->CNT = MIN_OUTPUT_ARR;
 800517e:	4b24      	ldr	r3, [pc, #144]	; (8005210 <FS_SetEncoderControlMode+0xa8>)
 8005180:	220d      	movs	r2, #13
 8005182:	625a      	str	r2, [r3, #36]	; 0x24
		ENCODER_TIMER->ARR = MAX_OUTPUT_ARR;
 8005184:	4b22      	ldr	r3, [pc, #136]	; (8005210 <FS_SetEncoderControlMode+0xa8>)
 8005186:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800518a:	62da      	str	r2, [r3, #44]	; 0x2c

		switch(active_sweep_mode)
 800518c:	4b21      	ldr	r3, [pc, #132]	; (8005214 <FS_SetEncoderControlMode+0xac>)
 800518e:	781b      	ldrb	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d002      	beq.n	800519a <FS_SetEncoderControlMode+0x32>
 8005194:	2b01      	cmp	r3, #1
 8005196:	d014      	beq.n	80051c2 <FS_SetEncoderControlMode+0x5a>
					// if encoder position is below the lower bounds set it above it
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
				break;
			default:
				break;
 8005198:	e031      	b.n	80051fe <FS_SetEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT > sweep_upper_bounds_longest_output_arr)
 800519a:	4b1d      	ldr	r3, [pc, #116]	; (8005210 <FS_SetEncoderControlMode+0xa8>)
 800519c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519e:	ee07 3a90 	vmov	s15, r3
 80051a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80051a6:	4b1c      	ldr	r3, [pc, #112]	; (8005218 <FS_SetEncoderControlMode+0xb0>)
 80051a8:	edd3 7a00 	vldr	s15, [r3]
 80051ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051b4:	dc00      	bgt.n	80051b8 <FS_SetEncoderControlMode+0x50>
				break;
 80051b6:	e022      	b.n	80051fe <FS_SetEncoderControlMode+0x96>
						 ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 80051b8:	4b18      	ldr	r3, [pc, #96]	; (800521c <FS_SetEncoderControlMode+0xb4>)
 80051ba:	4a15      	ldr	r2, [pc, #84]	; (8005210 <FS_SetEncoderControlMode+0xa8>)
 80051bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051be:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 80051c0:	e01d      	b.n	80051fe <FS_SetEncoderControlMode+0x96>
					if(ENCODER_TIMER->CNT < sweep_lower_bounds_shortest_output_arr)
 80051c2:	4b13      	ldr	r3, [pc, #76]	; (8005210 <FS_SetEncoderControlMode+0xa8>)
 80051c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c6:	ee07 3a90 	vmov	s15, r3
 80051ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80051ce:	4b14      	ldr	r3, [pc, #80]	; (8005220 <FS_SetEncoderControlMode+0xb8>)
 80051d0:	edd3 7a00 	vldr	s15, [r3]
 80051d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80051d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051dc:	d400      	bmi.n	80051e0 <FS_SetEncoderControlMode+0x78>
				break;
 80051de:	e00e      	b.n	80051fe <FS_SetEncoderControlMode+0x96>
						ENCODER_TIMER->CNT = OUTPUT_TIMER->ARR;
 80051e0:	4b0e      	ldr	r3, [pc, #56]	; (800521c <FS_SetEncoderControlMode+0xb4>)
 80051e2:	4a0b      	ldr	r2, [pc, #44]	; (8005210 <FS_SetEncoderControlMode+0xa8>)
 80051e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051e6:	6253      	str	r3, [r2, #36]	; 0x24
				break;
 80051e8:	e009      	b.n	80051fe <FS_SetEncoderControlMode+0x96>
		// switch(active_sweep_mode)
	}
	else
	{
		// ENCODER_SWEEP_SPEED_FUNCTION
		theCurrentEncoderSweepFunction = pFunction;
 80051ea:	4a08      	ldr	r2, [pc, #32]	; (800520c <FS_SetEncoderControlMode+0xa4>)
 80051ec:	79fb      	ldrb	r3, [r7, #7]
 80051ee:	7013      	strb	r3, [r2, #0]
		// encoder start value
		ENCODER_TIMER->CNT = 1;
 80051f0:	4b07      	ldr	r3, [pc, #28]	; (8005210 <FS_SetEncoderControlMode+0xa8>)
 80051f2:	2201      	movs	r2, #1
 80051f4:	625a      	str	r2, [r3, #36]	; 0x24
		// encoder limit for default (set speed)
		ENCODER_TIMER->ARR = 1600;
 80051f6:	4b06      	ldr	r3, [pc, #24]	; (8005210 <FS_SetEncoderControlMode+0xa8>)
 80051f8:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 80051fc:	62da      	str	r2, [r3, #44]	; 0x2c
	}

}
 80051fe:	bf00      	nop
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	20001e55 	.word	0x20001e55
 8005210:	40012c00 	.word	0x40012c00
 8005214:	20001e54 	.word	0x20001e54
 8005218:	20000124 	.word	0x20000124
 800521c:	40013400 	.word	0x40013400
 8005220:	20000120 	.word	0x20000120
 8005224:	00000000 	.word	0x00000000

08005228 <FS_SetSweepTimerAutoReloadForEncoderControl>:
 *	@param None
 *	@retval None
 *
 */
void FS_SetSweepTimerAutoReloadForEncoderControl(eEncoderSweepFunctions pFunction)
{
 8005228:	b590      	push	{r4, r7, lr}
 800522a:	b085      	sub	sp, #20
 800522c:	af00      	add	r7, sp, #0
 800522e:	4603      	mov	r3, r0
 8005230:	71fb      	strb	r3, [r7, #7]
	uint32_t next_sweep_tim_arr;

	if(pFunction)
 8005232:	79fb      	ldrb	r3, [r7, #7]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d122      	bne.n	800527e <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>

	}
	else
	{
		// get logarithmic curve to speed up turns at low end
		next_sweep_tim_arr = MIN_SWEEP_ARR + (pow(ENCODER_TIMER->CNT, 3));
 8005238:	4b17      	ldr	r3, [pc, #92]	; (8005298 <FS_SetSweepTimerAutoReloadForEncoderControl+0x70>)
 800523a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800523c:	4618      	mov	r0, r3
 800523e:	f7fb f989 	bl	8000554 <__aeabi_ui2d>
 8005242:	4603      	mov	r3, r0
 8005244:	460c      	mov	r4, r1
 8005246:	ed9f 1b10 	vldr	d1, [pc, #64]	; 8005288 <FS_SetSweepTimerAutoReloadForEncoderControl+0x60>
 800524a:	ec44 3b10 	vmov	d0, r3, r4
 800524e:	f00c fe57 	bl	8011f00 <pow>
 8005252:	ec51 0b10 	vmov	r0, r1, d0
 8005256:	a30e      	add	r3, pc, #56	; (adr r3, 8005290 <FS_SetSweepTimerAutoReloadForEncoderControl+0x68>)
 8005258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800525c:	f7fb f83e 	bl	80002dc <__adddf3>
 8005260:	4603      	mov	r3, r0
 8005262:	460c      	mov	r4, r1
 8005264:	4618      	mov	r0, r3
 8005266:	4621      	mov	r1, r4
 8005268:	f7fb fcc6 	bl	8000bf8 <__aeabi_d2uiz>
 800526c:	4603      	mov	r3, r0
 800526e:	60fb      	str	r3, [r7, #12]

		if(next_sweep_tim_arr < 0xFFFFFFFF)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005276:	d002      	beq.n	800527e <FS_SetSweepTimerAutoReloadForEncoderControl+0x56>
		{
			SWEEP_TIMER->ARR = next_sweep_tim_arr;
 8005278:	4a08      	ldr	r2, [pc, #32]	; (800529c <FS_SetSweepTimerAutoReloadForEncoderControl+0x74>)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	62d3      	str	r3, [r2, #44]	; 0x2c

		}
	}
}
 800527e:	bf00      	nop
 8005280:	3714      	adds	r7, #20
 8005282:	46bd      	mov	sp, r7
 8005284:	bd90      	pop	{r4, r7, pc}
 8005286:	bf00      	nop
 8005288:	00000000 	.word	0x00000000
 800528c:	40080000 	.word	0x40080000
 8005290:	00000000 	.word	0x00000000
 8005294:	40d06800 	.word	0x40d06800
 8005298:	40012c00 	.word	0x40012c00
 800529c:	40000c00 	.word	0x40000c00

080052a0 <FS_GetCalculatedSweepFrequencyInHertz>:
 *	@param None
 *	@retval None
 *
 */
float FS_GetCalculatedSweepFrequencyInHertz()
{
 80052a0:	b480      	push	{r7}
 80052a2:	af00      	add	r7, sp, #0
	if(SWEEP_TIMER->PSC == 0)
 80052a4:	4b13      	ldr	r3, [pc, #76]	; (80052f4 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 80052a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d10a      	bne.n	80052c2 <FS_GetCalculatedSweepFrequencyInHertz+0x22>
	{
		return (float)SM_MCLK / ((float)1 * (float)SWEEP_TIMER->ARR);
 80052ac:	4b11      	ldr	r3, [pc, #68]	; (80052f4 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 80052ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b0:	ee07 3a90 	vmov	s15, r3
 80052b4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80052b8:	eddf 6a0f 	vldr	s13, [pc, #60]	; 80052f8 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 80052bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80052c0:	e011      	b.n	80052e6 <FS_GetCalculatedSweepFrequencyInHertz+0x46>
	}
	else
	{
		return (float)SM_MCLK / ((float)SWEEP_TIMER->PSC * (float)SWEEP_TIMER->ARR);
 80052c2:	4b0c      	ldr	r3, [pc, #48]	; (80052f4 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 80052c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c6:	ee07 3a90 	vmov	s15, r3
 80052ca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80052ce:	4b09      	ldr	r3, [pc, #36]	; (80052f4 <FS_GetCalculatedSweepFrequencyInHertz+0x54>)
 80052d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052d2:	ee07 3a90 	vmov	s15, r3
 80052d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80052de:	eddf 6a06 	vldr	s13, [pc, #24]	; 80052f8 <FS_GetCalculatedSweepFrequencyInHertz+0x58>
 80052e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
	}

}
 80052e6:	eeb0 0a67 	vmov.f32	s0, s15
 80052ea:	46bd      	mov	sp, r7
 80052ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f0:	4770      	bx	lr
 80052f2:	bf00      	nop
 80052f4:	40000c00 	.word	0x40000c00
 80052f8:	4d2037a0 	.word	0x4d2037a0

080052fc <FuncO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void FuncO_ResetLastEncoderValue()
{
 80052fc:	b480      	push	{r7}
 80052fe:	af00      	add	r7, sp, #0
	func_last_encoder_value = 0;
 8005300:	4b03      	ldr	r3, [pc, #12]	; (8005310 <FuncO_ResetLastEncoderValue+0x14>)
 8005302:	2200      	movs	r2, #0
 8005304:	801a      	strh	r2, [r3, #0]
}
 8005306:	bf00      	nop
 8005308:	46bd      	mov	sp, r7
 800530a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530e:	4770      	bx	lr
 8005310:	20001e92 	.word	0x20001e92

08005314 <FuncO_MapEncoderPositionToSignalOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	b084      	sub	sp, #16
 8005318:	af00      	add	r7, sp, #0
 800531a:	4603      	mov	r3, r0
 800531c:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile->func;
 800531e:	2000      	movs	r0, #0
 8005320:	f000 fc34 	bl	8005b8c <SM_GetOutputChannel>
 8005324:	4603      	mov	r3, r0
 8005326:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800532a:	781b      	ldrb	r3, [r3, #0]
 800532c:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 800532e:	4b15      	ldr	r3, [pc, #84]	; (8005384 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005330:	881b      	ldrh	r3, [r3, #0]
 8005332:	88fa      	ldrh	r2, [r7, #6]
 8005334:	429a      	cmp	r2, r3
 8005336:	d90c      	bls.n	8005352 <FuncO_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpFunc++;
 8005338:	7bfb      	ldrb	r3, [r7, #15]
 800533a:	3301      	adds	r3, #1
 800533c:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-2) tmpFunc = IMPULSE_FUNC_MODE;
 800533e:	7bfb      	ldrb	r3, [r7, #15]
 8005340:	2b05      	cmp	r3, #5
 8005342:	d901      	bls.n	8005348 <FuncO_MapEncoderPositionToSignalOutput+0x34>
 8005344:	2305      	movs	r3, #5
 8005346:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 8005348:	7bfb      	ldrb	r3, [r7, #15]
 800534a:	4618      	mov	r0, r3
 800534c:	f000 f856 	bl	80053fc <FuncO_ApplyProfileToSignal>
 8005350:	e010      	b.n	8005374 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 8005352:	4b0c      	ldr	r3, [pc, #48]	; (8005384 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005354:	881b      	ldrh	r3, [r3, #0]
 8005356:	88fa      	ldrh	r2, [r7, #6]
 8005358:	429a      	cmp	r2, r3
 800535a:	d20b      	bcs.n	8005374 <FuncO_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpFunc--;
 800535c:	7bfb      	ldrb	r3, [r7, #15]
 800535e:	3b01      	subs	r3, #1
 8005360:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 8005362:	7bfb      	ldrb	r3, [r7, #15]
 8005364:	2b06      	cmp	r3, #6
 8005366:	d901      	bls.n	800536c <FuncO_MapEncoderPositionToSignalOutput+0x58>
 8005368:	2300      	movs	r3, #0
 800536a:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToSignal(tmpFunc);
 800536c:	7bfb      	ldrb	r3, [r7, #15]
 800536e:	4618      	mov	r0, r3
 8005370:	f000 f844 	bl	80053fc <FuncO_ApplyProfileToSignal>
	}
	func_last_encoder_value = pEncoderValue;
 8005374:	4a03      	ldr	r2, [pc, #12]	; (8005384 <FuncO_MapEncoderPositionToSignalOutput+0x70>)
 8005376:	88fb      	ldrh	r3, [r7, #6]
 8005378:	8013      	strh	r3, [r2, #0]
}
 800537a:	bf00      	nop
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	20001e92 	.word	0x20001e92

08005388 <FuncO_MapEncoderPositionToAuxOutput>:
 *	@param pEncoderValue rotary encoder value
 *	@retval None
 *
 */
void FuncO_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 8005388:	b580      	push	{r7, lr}
 800538a:	b084      	sub	sp, #16
 800538c:	af00      	add	r7, sp, #0
 800538e:	4603      	mov	r3, r0
 8005390:	80fb      	strh	r3, [r7, #6]
	eOutput_mode tmpFunc = SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func;
 8005392:	2001      	movs	r0, #1
 8005394:	f000 fbfa 	bl	8005b8c <SM_GetOutputChannel>
 8005398:	4603      	mov	r3, r0
 800539a:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 800539e:	781b      	ldrb	r3, [r3, #0]
 80053a0:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > func_last_encoder_value)
 80053a2:	4b15      	ldr	r3, [pc, #84]	; (80053f8 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 80053a4:	881b      	ldrh	r3, [r3, #0]
 80053a6:	88fa      	ldrh	r2, [r7, #6]
 80053a8:	429a      	cmp	r2, r3
 80053aa:	d90c      	bls.n	80053c6 <FuncO_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpFunc++;
 80053ac:	7bfb      	ldrb	r3, [r7, #15]
 80053ae:	3301      	adds	r3, #1
 80053b0:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = PWM_FUNC_MODE;
 80053b2:	7bfb      	ldrb	r3, [r7, #15]
 80053b4:	2b06      	cmp	r3, #6
 80053b6:	d901      	bls.n	80053bc <FuncO_MapEncoderPositionToAuxOutput+0x34>
 80053b8:	2306      	movs	r3, #6
 80053ba:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 80053bc:	7bfb      	ldrb	r3, [r7, #15]
 80053be:	4618      	mov	r0, r3
 80053c0:	f000 f880 	bl	80054c4 <FuncO_ApplyProfileToAux>
 80053c4:	e010      	b.n	80053e8 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < func_last_encoder_value)
 80053c6:	4b0c      	ldr	r3, [pc, #48]	; (80053f8 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 80053c8:	881b      	ldrh	r3, [r3, #0]
 80053ca:	88fa      	ldrh	r2, [r7, #6]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d20b      	bcs.n	80053e8 <FuncO_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpFunc--;
 80053d0:	7bfb      	ldrb	r3, [r7, #15]
 80053d2:	3b01      	subs	r3, #1
 80053d4:	73fb      	strb	r3, [r7, #15]
		if(tmpFunc > MAX_NUM_FUNC_PRESETS-1) tmpFunc = SINE_FUNC_MODE;
 80053d6:	7bfb      	ldrb	r3, [r7, #15]
 80053d8:	2b06      	cmp	r3, #6
 80053da:	d901      	bls.n	80053e0 <FuncO_MapEncoderPositionToAuxOutput+0x58>
 80053dc:	2300      	movs	r3, #0
 80053de:	73fb      	strb	r3, [r7, #15]
		FuncO_ApplyProfileToAux(tmpFunc);
 80053e0:	7bfb      	ldrb	r3, [r7, #15]
 80053e2:	4618      	mov	r0, r3
 80053e4:	f000 f86e 	bl	80054c4 <FuncO_ApplyProfileToAux>
//		if(tmpFunc == SINE_FUNC_MODE)
//			ENCODER_TIMER->CNT = 20;
	}
	func_last_encoder_value = pEncoderValue;
 80053e8:	4a03      	ldr	r2, [pc, #12]	; (80053f8 <FuncO_MapEncoderPositionToAuxOutput+0x70>)
 80053ea:	88fb      	ldrh	r3, [r7, #6]
 80053ec:	8013      	strh	r3, [r2, #0]
}
 80053ee:	bf00      	nop
 80053f0:	3710      	adds	r7, #16
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	20001e92 	.word	0x20001e92

080053fc <FuncO_ApplyProfileToSignal>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToSignal(eOutput_mode pPresetEnum)
{
 80053fc:	b590      	push	{r4, r7, lr}
 80053fe:	b087      	sub	sp, #28
 8005400:	af02      	add	r7, sp, #8
 8005402:	4603      	mov	r3, r0
 8005404:	71fb      	strb	r3, [r7, #7]
	// set the next function output
	SM_GetOutputChannel(SIGNAL_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 8005406:	79fc      	ldrb	r4, [r7, #7]
 8005408:	2000      	movs	r0, #0
 800540a:	f000 fbbf 	bl	8005b8c <SM_GetOutputChannel>
 800540e:	4601      	mov	r1, r0
 8005410:	00e3      	lsls	r3, r4, #3
 8005412:	4a27      	ldr	r2, [pc, #156]	; (80054b0 <FuncO_ApplyProfileToSignal+0xb4>)
 8005414:	4413      	add	r3, r2
 8005416:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8


	// copy the lookup table for the next output function in to SignalChannel object
	printf("SM_GetOutputChannel\n");
 800541a:	4826      	ldr	r0, [pc, #152]	; (80054b4 <FuncO_ApplyProfileToSignal+0xb8>)
 800541c:	f00a fc56 	bl	800fccc <puts>
	SM_GetOutputChannel(SIGNAL_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 8005420:	79fc      	ldrb	r4, [r7, #7]
 8005422:	2000      	movs	r0, #0
 8005424:	f000 fbb2 	bl	8005b8c <SM_GetOutputChannel>
 8005428:	4601      	mov	r1, r0
 800542a:	4a21      	ldr	r2, [pc, #132]	; (80054b0 <FuncO_ApplyProfileToSignal+0xb4>)
 800542c:	00e3      	lsls	r3, r4, #3
 800542e:	4413      	add	r3, r2
 8005430:	685b      	ldr	r3, [r3, #4]
 8005432:	604b      	str	r3, [r1, #4]

	// set preset for PGA gain and dsp amplitude adjustment
	eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 8005434:	2000      	movs	r0, #0
 8005436:	f000 fba9 	bl	8005b8c <SM_GetOutputChannel>
 800543a:	4603      	mov	r3, r0
 800543c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005440:	781b      	ldrb	r3, [r3, #0]
 8005442:	73fb      	strb	r3, [r7, #15]
	VPP_ApplyProfileToSignal(eTmpVppPreset);
 8005444:	7bfb      	ldrb	r3, [r7, #15]
 8005446:	4618      	mov	r0, r3
 8005448:	f000 fed6 	bl	80061f8 <VPP_ApplyProfileToSignal>

	// pause timer to reAux both outputs
	OUTPUT_TIMER->CR1 &= ~(TIM_CR1_CEN);
 800544c:	4b1a      	ldr	r3, [pc, #104]	; (80054b8 <FuncO_ApplyProfileToSignal+0xbc>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a19      	ldr	r2, [pc, #100]	; (80054b8 <FuncO_ApplyProfileToSignal+0xbc>)
 8005452:	f023 0301 	bic.w	r3, r3, #1
 8005456:	6013      	str	r3, [r2, #0]
	//HAL_TIM_Base_Stop(&htim8);

	// restart the DAC with the new data
	HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 8005458:	2100      	movs	r1, #0
 800545a:	4818      	ldr	r0, [pc, #96]	; (80054bc <FuncO_ApplyProfileToSignal+0xc0>)
 800545c:	f004 fc3a 	bl	8009cd4 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005460:	2000      	movs	r0, #0
 8005462:	f000 fb93 	bl	8005b8c <SM_GetOutputChannel>
 8005466:	4603      	mov	r3, r0
 8005468:	f103 0208 	add.w	r2, r3, #8
 800546c:	2300      	movs	r3, #0
 800546e:	9300      	str	r3, [sp, #0]
 8005470:	2378      	movs	r3, #120	; 0x78
 8005472:	2100      	movs	r1, #0
 8005474:	4811      	ldr	r0, [pc, #68]	; (80054bc <FuncO_ApplyProfileToSignal+0xc0>)
 8005476:	f004 fb6b 	bl	8009b50 <HAL_DAC_Start_DMA>

	// restart the the other DAC
	HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 800547a:	2100      	movs	r1, #0
 800547c:	4810      	ldr	r0, [pc, #64]	; (80054c0 <FuncO_ApplyProfileToSignal+0xc4>)
 800547e:	f004 fc29 	bl	8009cd4 <HAL_DAC_Stop_DMA>
	HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005482:	2001      	movs	r0, #1
 8005484:	f000 fb82 	bl	8005b8c <SM_GetOutputChannel>
 8005488:	4603      	mov	r3, r0
 800548a:	f103 0208 	add.w	r2, r3, #8
 800548e:	2300      	movs	r3, #0
 8005490:	9300      	str	r3, [sp, #0]
 8005492:	2378      	movs	r3, #120	; 0x78
 8005494:	2100      	movs	r1, #0
 8005496:	480a      	ldr	r0, [pc, #40]	; (80054c0 <FuncO_ApplyProfileToSignal+0xc4>)
 8005498:	f004 fb5a 	bl	8009b50 <HAL_DAC_Start_DMA>

	// resume timer to reAux both outputs
	//HAL_TIM_Base_Start(&htim8);
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 800549c:	4b06      	ldr	r3, [pc, #24]	; (80054b8 <FuncO_ApplyProfileToSignal+0xbc>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	4a05      	ldr	r2, [pc, #20]	; (80054b8 <FuncO_ApplyProfileToSignal+0xbc>)
 80054a2:	f043 0301 	orr.w	r3, r3, #1
 80054a6:	6013      	str	r3, [r2, #0]



}
 80054a8:	bf00      	nop
 80054aa:	3714      	adds	r7, #20
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd90      	pop	{r4, r7, pc}
 80054b0:	20000128 	.word	0x20000128
 80054b4:	08013a30 	.word	0x08013a30
 80054b8:	40013400 	.word	0x40013400
 80054bc:	20002638 	.word	0x20002638
 80054c0:	20002624 	.word	0x20002624

080054c4 <FuncO_ApplyProfileToAux>:

 *	@retval None
 *
 */
void FuncO_ApplyProfileToAux(eOutput_mode pPresetEnum)
{
 80054c4:	b590      	push	{r4, r7, lr}
 80054c6:	b087      	sub	sp, #28
 80054c8:	af02      	add	r7, sp, #8
 80054ca:	4603      	mov	r3, r0
 80054cc:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef res;

	// set the next output function
	SM_GetOutputChannel(AUX_CHANNEL)->func_profile = &theFuncProfiles[pPresetEnum];
 80054ce:	79fc      	ldrb	r4, [r7, #7]
 80054d0:	2001      	movs	r0, #1
 80054d2:	f000 fb5b 	bl	8005b8c <SM_GetOutputChannel>
 80054d6:	4601      	mov	r1, r0
 80054d8:	00e3      	lsls	r3, r4, #3
 80054da:	4a96      	ldr	r2, [pc, #600]	; (8005734 <FuncO_ApplyProfileToAux+0x270>)
 80054dc:	4413      	add	r3, r2
 80054de:	f8c1 31e8 	str.w	r3, [r1, #488]	; 0x1e8

	if(pPresetEnum == PWM_FUNC_MODE)
 80054e2:	79fb      	ldrb	r3, [r7, #7]
 80054e4:	2b06      	cmp	r3, #6
 80054e6:	d10a      	bne.n	80054fe <FuncO_ApplyProfileToAux+0x3a>
	{
		printf("FuncO_ApplyProfileToAux PWM_FUNC_MODE\n");
 80054e8:	4893      	ldr	r0, [pc, #588]	; (8005738 <FuncO_ApplyProfileToAux+0x274>)
 80054ea:	f00a fbef 	bl	800fccc <puts>
		// switch output signal from DAC to PWM

		SM_DisableDacToAux();
 80054ee:	f000 fdb5 	bl	800605c <SM_DisableDacToAux>
		SM_EnablePwmToAux();
 80054f2:	f000 fb61 	bl	8005bb8 <SM_EnablePwmToAux>

		last_output_mode_was_pwm = 1;
 80054f6:	4b91      	ldr	r3, [pc, #580]	; (800573c <FuncO_ApplyProfileToAux+0x278>)
 80054f8:	2201      	movs	r2, #1
 80054fa:	701a      	strb	r2, [r3, #0]
		res = HAL_TIM_Base_Start(&htim8);
		printf("Result:%u\n",res);
		//OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
	}

}
 80054fc:	e115      	b.n	800572a <FuncO_ApplyProfileToAux+0x266>
	else if(last_output_mode_was_pwm)
 80054fe:	4b8f      	ldr	r3, [pc, #572]	; (800573c <FuncO_ApplyProfileToAux+0x278>)
 8005500:	781b      	ldrb	r3, [r3, #0]
 8005502:	2b00      	cmp	r3, #0
 8005504:	f000 808e 	beq.w	8005624 <FuncO_ApplyProfileToAux+0x160>
		printf("FuncO_ApplyProfileToAux NOT PWM_FUNC_MODE\n");
 8005508:	488d      	ldr	r0, [pc, #564]	; (8005740 <FuncO_ApplyProfileToAux+0x27c>)
 800550a:	f00a fbdf 	bl	800fccc <puts>
		SM_DisablePwmToAux();
 800550e:	f000 fc8f 	bl	8005e30 <SM_DisablePwmToAux>
		SM_EnableDacToAux();
 8005512:	f000 fcc9 	bl	8005ea8 <SM_EnableDacToAux>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005516:	488b      	ldr	r0, [pc, #556]	; (8005744 <FuncO_ApplyProfileToAux+0x280>)
 8005518:	f00a fbd8 	bl	800fccc <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 800551c:	79fc      	ldrb	r4, [r7, #7]
 800551e:	2001      	movs	r0, #1
 8005520:	f000 fb34 	bl	8005b8c <SM_GetOutputChannel>
 8005524:	4601      	mov	r1, r0
 8005526:	4a83      	ldr	r2, [pc, #524]	; (8005734 <FuncO_ApplyProfileToAux+0x270>)
 8005528:	00e3      	lsls	r3, r4, #3
 800552a:	4413      	add	r3, r2
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005530:	4884      	ldr	r0, [pc, #528]	; (8005744 <FuncO_ApplyProfileToAux+0x280>)
 8005532:	f00a fbcb 	bl	800fccc <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8005536:	2001      	movs	r0, #1
 8005538:	f000 fb28 	bl	8005b8c <SM_GetOutputChannel>
 800553c:	4603      	mov	r3, r0
 800553e:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005542:	781b      	ldrb	r3, [r3, #0]
 8005544:	737b      	strb	r3, [r7, #13]
		printf("VPP_ApplyProfileToAux");
 8005546:	4880      	ldr	r0, [pc, #512]	; (8005748 <FuncO_ApplyProfileToAux+0x284>)
 8005548:	f00a fb4c 	bl	800fbe4 <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 800554c:	7b7b      	ldrb	r3, [r7, #13]
 800554e:	4618      	mov	r0, r3
 8005550:	f000 fe80 	bl	8006254 <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim8)\n");
 8005554:	487d      	ldr	r0, [pc, #500]	; (800574c <FuncO_ApplyProfileToAux+0x288>)
 8005556:	f00a fbb9 	bl	800fccc <puts>
		res = HAL_TIM_Base_Stop(&htim8);
 800555a:	487d      	ldr	r0, [pc, #500]	; (8005750 <FuncO_ApplyProfileToAux+0x28c>)
 800555c:	f006 fcf0 	bl	800bf40 <HAL_TIM_Base_Stop>
 8005560:	4603      	mov	r3, r0
 8005562:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005564:	7bbb      	ldrb	r3, [r7, #14]
 8005566:	4619      	mov	r1, r3
 8005568:	487a      	ldr	r0, [pc, #488]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 800556a:	f00a fb3b 	bl	800fbe4 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 800556e:	487a      	ldr	r0, [pc, #488]	; (8005758 <FuncO_ApplyProfileToAux+0x294>)
 8005570:	f00a fbac 	bl	800fccc <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005574:	2100      	movs	r1, #0
 8005576:	4879      	ldr	r0, [pc, #484]	; (800575c <FuncO_ApplyProfileToAux+0x298>)
 8005578:	f004 fbac 	bl	8009cd4 <HAL_DAC_Stop_DMA>
 800557c:	4603      	mov	r3, r0
 800557e:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005580:	7bbb      	ldrb	r3, [r7, #14]
 8005582:	4619      	mov	r1, r3
 8005584:	4873      	ldr	r0, [pc, #460]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 8005586:	f00a fb2d 	bl	800fbe4 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 800558a:	4875      	ldr	r0, [pc, #468]	; (8005760 <FuncO_ApplyProfileToAux+0x29c>)
 800558c:	f00a fb9e 	bl	800fccc <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 8005590:	2001      	movs	r0, #1
 8005592:	f000 fafb 	bl	8005b8c <SM_GetOutputChannel>
 8005596:	4603      	mov	r3, r0
 8005598:	f103 0208 	add.w	r2, r3, #8
 800559c:	2300      	movs	r3, #0
 800559e:	9300      	str	r3, [sp, #0]
 80055a0:	2378      	movs	r3, #120	; 0x78
 80055a2:	2100      	movs	r1, #0
 80055a4:	486d      	ldr	r0, [pc, #436]	; (800575c <FuncO_ApplyProfileToAux+0x298>)
 80055a6:	f004 fad3 	bl	8009b50 <HAL_DAC_Start_DMA>
 80055aa:	4603      	mov	r3, r0
 80055ac:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80055ae:	7bbb      	ldrb	r3, [r7, #14]
 80055b0:	4619      	mov	r1, r3
 80055b2:	4868      	ldr	r0, [pc, #416]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 80055b4:	f00a fb16 	bl	800fbe4 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 80055b8:	486a      	ldr	r0, [pc, #424]	; (8005764 <FuncO_ApplyProfileToAux+0x2a0>)
 80055ba:	f00a fb87 	bl	800fccc <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80055be:	2100      	movs	r1, #0
 80055c0:	4869      	ldr	r0, [pc, #420]	; (8005768 <FuncO_ApplyProfileToAux+0x2a4>)
 80055c2:	f004 fb87 	bl	8009cd4 <HAL_DAC_Stop_DMA>
 80055c6:	4603      	mov	r3, r0
 80055c8:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80055ca:	7bbb      	ldrb	r3, [r7, #14]
 80055cc:	4619      	mov	r1, r3
 80055ce:	4861      	ldr	r0, [pc, #388]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 80055d0:	f00a fb08 	bl	800fbe4 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 80055d4:	4865      	ldr	r0, [pc, #404]	; (800576c <FuncO_ApplyProfileToAux+0x2a8>)
 80055d6:	f00a fb79 	bl	800fccc <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80055da:	2000      	movs	r0, #0
 80055dc:	f000 fad6 	bl	8005b8c <SM_GetOutputChannel>
 80055e0:	4603      	mov	r3, r0
 80055e2:	f103 0208 	add.w	r2, r3, #8
 80055e6:	2300      	movs	r3, #0
 80055e8:	9300      	str	r3, [sp, #0]
 80055ea:	2378      	movs	r3, #120	; 0x78
 80055ec:	2100      	movs	r1, #0
 80055ee:	485e      	ldr	r0, [pc, #376]	; (8005768 <FuncO_ApplyProfileToAux+0x2a4>)
 80055f0:	f004 faae 	bl	8009b50 <HAL_DAC_Start_DMA>
 80055f4:	4603      	mov	r3, r0
 80055f6:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80055f8:	7bbb      	ldrb	r3, [r7, #14]
 80055fa:	4619      	mov	r1, r3
 80055fc:	4855      	ldr	r0, [pc, #340]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 80055fe:	f00a faf1 	bl	800fbe4 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim8)\n");
 8005602:	485b      	ldr	r0, [pc, #364]	; (8005770 <FuncO_ApplyProfileToAux+0x2ac>)
 8005604:	f00a fb62 	bl	800fccc <puts>
		res = HAL_TIM_Base_Start(&htim8);
 8005608:	4851      	ldr	r0, [pc, #324]	; (8005750 <FuncO_ApplyProfileToAux+0x28c>)
 800560a:	f006 fc6b 	bl	800bee4 <HAL_TIM_Base_Start>
 800560e:	4603      	mov	r3, r0
 8005610:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005612:	7bbb      	ldrb	r3, [r7, #14]
 8005614:	4619      	mov	r1, r3
 8005616:	484f      	ldr	r0, [pc, #316]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 8005618:	f00a fae4 	bl	800fbe4 <iprintf>
		last_output_mode_was_pwm = 0;
 800561c:	4b47      	ldr	r3, [pc, #284]	; (800573c <FuncO_ApplyProfileToAux+0x278>)
 800561e:	2200      	movs	r2, #0
 8005620:	701a      	strb	r2, [r3, #0]
}
 8005622:	e082      	b.n	800572a <FuncO_ApplyProfileToAux+0x266>
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 8005624:	4847      	ldr	r0, [pc, #284]	; (8005744 <FuncO_ApplyProfileToAux+0x280>)
 8005626:	f00a fb51 	bl	800fccc <puts>
		SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data = theFuncProfiles[pPresetEnum].lookup_table_data;
 800562a:	79fc      	ldrb	r4, [r7, #7]
 800562c:	2001      	movs	r0, #1
 800562e:	f000 faad 	bl	8005b8c <SM_GetOutputChannel>
 8005632:	4601      	mov	r1, r0
 8005634:	4a3f      	ldr	r2, [pc, #252]	; (8005734 <FuncO_ApplyProfileToAux+0x270>)
 8005636:	00e3      	lsls	r3, r4, #3
 8005638:	4413      	add	r3, r2
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	604b      	str	r3, [r1, #4]
		printf("FuncO_ApplyProfileToAux SM_GetOutputChannel\n");
 800563e:	4841      	ldr	r0, [pc, #260]	; (8005744 <FuncO_ApplyProfileToAux+0x280>)
 8005640:	f00a fb44 	bl	800fccc <puts>
		eAmpSettings_t eTmpVppPreset = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8005644:	2001      	movs	r0, #1
 8005646:	f000 faa1 	bl	8005b8c <SM_GetOutputChannel>
 800564a:	4603      	mov	r3, r0
 800564c:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 8005650:	781b      	ldrb	r3, [r3, #0]
 8005652:	73fb      	strb	r3, [r7, #15]
		printf("VPP_ApplyProfileToAux");
 8005654:	483c      	ldr	r0, [pc, #240]	; (8005748 <FuncO_ApplyProfileToAux+0x284>)
 8005656:	f00a fac5 	bl	800fbe4 <iprintf>
		VPP_ApplyProfileToAux(eTmpVppPreset);
 800565a:	7bfb      	ldrb	r3, [r7, #15]
 800565c:	4618      	mov	r0, r3
 800565e:	f000 fdf9 	bl	8006254 <VPP_ApplyProfileToAux>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Stop(&htim8)\n");
 8005662:	483a      	ldr	r0, [pc, #232]	; (800574c <FuncO_ApplyProfileToAux+0x288>)
 8005664:	f00a fb32 	bl	800fccc <puts>
		res = HAL_TIM_Base_Stop(&htim8);
 8005668:	4839      	ldr	r0, [pc, #228]	; (8005750 <FuncO_ApplyProfileToAux+0x28c>)
 800566a:	f006 fc69 	bl	800bf40 <HAL_TIM_Base_Stop>
 800566e:	4603      	mov	r3, r0
 8005670:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005672:	7bbb      	ldrb	r3, [r7, #14]
 8005674:	4619      	mov	r1, r3
 8005676:	4837      	ldr	r0, [pc, #220]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 8005678:	f00a fab4 	bl	800fbe4 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 800567c:	4836      	ldr	r0, [pc, #216]	; (8005758 <FuncO_ApplyProfileToAux+0x294>)
 800567e:	f00a fb25 	bl	800fccc <puts>
		res = HAL_DAC_Stop_DMA(&hdac2, DAC1_CHANNEL_1);
 8005682:	2100      	movs	r1, #0
 8005684:	4835      	ldr	r0, [pc, #212]	; (800575c <FuncO_ApplyProfileToAux+0x298>)
 8005686:	f004 fb25 	bl	8009cd4 <HAL_DAC_Stop_DMA>
 800568a:	4603      	mov	r3, r0
 800568c:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 800568e:	7bbb      	ldrb	r3, [r7, #14]
 8005690:	4619      	mov	r1, r3
 8005692:	4830      	ldr	r0, [pc, #192]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 8005694:	f00a faa6 	bl	800fbe4 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1)\n");
 8005698:	4831      	ldr	r0, [pc, #196]	; (8005760 <FuncO_ApplyProfileToAux+0x29c>)
 800569a:	f00a fb17 	bl	800fccc <puts>
		res = HAL_DAC_Start_DMA(&hdac2, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 800569e:	2001      	movs	r0, #1
 80056a0:	f000 fa74 	bl	8005b8c <SM_GetOutputChannel>
 80056a4:	4603      	mov	r3, r0
 80056a6:	f103 0208 	add.w	r2, r3, #8
 80056aa:	2300      	movs	r3, #0
 80056ac:	9300      	str	r3, [sp, #0]
 80056ae:	2378      	movs	r3, #120	; 0x78
 80056b0:	2100      	movs	r1, #0
 80056b2:	482a      	ldr	r0, [pc, #168]	; (800575c <FuncO_ApplyProfileToAux+0x298>)
 80056b4:	f004 fa4c 	bl	8009b50 <HAL_DAC_Start_DMA>
 80056b8:	4603      	mov	r3, r0
 80056ba:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80056bc:	7bbb      	ldrb	r3, [r7, #14]
 80056be:	4619      	mov	r1, r3
 80056c0:	4824      	ldr	r0, [pc, #144]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 80056c2:	f00a fa8f 	bl	800fbe4 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 80056c6:	4827      	ldr	r0, [pc, #156]	; (8005764 <FuncO_ApplyProfileToAux+0x2a0>)
 80056c8:	f00a fb00 	bl	800fccc <puts>
		res = HAL_DAC_Stop_DMA(&hdac1, DAC1_CHANNEL_1);
 80056cc:	2100      	movs	r1, #0
 80056ce:	4826      	ldr	r0, [pc, #152]	; (8005768 <FuncO_ApplyProfileToAux+0x2a4>)
 80056d0:	f004 fb00 	bl	8009cd4 <HAL_DAC_Stop_DMA>
 80056d4:	4603      	mov	r3, r0
 80056d6:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 80056d8:	7bbb      	ldrb	r3, [r7, #14]
 80056da:	4619      	mov	r1, r3
 80056dc:	481d      	ldr	r0, [pc, #116]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 80056de:	f00a fa81 	bl	800fbe4 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1)\n");
 80056e2:	4822      	ldr	r0, [pc, #136]	; (800576c <FuncO_ApplyProfileToAux+0x2a8>)
 80056e4:	f00a faf2 	bl	800fccc <puts>
		res = HAL_DAC_Start_DMA(&hdac1, DAC1_CHANNEL_1, (uint32_t*)SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data, SINE_DATA_SIZE, DAC_ALIGN_12B_R);
 80056e8:	2000      	movs	r0, #0
 80056ea:	f000 fa4f 	bl	8005b8c <SM_GetOutputChannel>
 80056ee:	4603      	mov	r3, r0
 80056f0:	f103 0208 	add.w	r2, r3, #8
 80056f4:	2300      	movs	r3, #0
 80056f6:	9300      	str	r3, [sp, #0]
 80056f8:	2378      	movs	r3, #120	; 0x78
 80056fa:	2100      	movs	r1, #0
 80056fc:	481a      	ldr	r0, [pc, #104]	; (8005768 <FuncO_ApplyProfileToAux+0x2a4>)
 80056fe:	f004 fa27 	bl	8009b50 <HAL_DAC_Start_DMA>
 8005702:	4603      	mov	r3, r0
 8005704:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005706:	7bbb      	ldrb	r3, [r7, #14]
 8005708:	4619      	mov	r1, r3
 800570a:	4812      	ldr	r0, [pc, #72]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 800570c:	f00a fa6a 	bl	800fbe4 <iprintf>
		printf("FuncO_ApplyProfileToAux HAL_TIM_Base_Start(&htim8)\n");
 8005710:	4817      	ldr	r0, [pc, #92]	; (8005770 <FuncO_ApplyProfileToAux+0x2ac>)
 8005712:	f00a fadb 	bl	800fccc <puts>
		res = HAL_TIM_Base_Start(&htim8);
 8005716:	480e      	ldr	r0, [pc, #56]	; (8005750 <FuncO_ApplyProfileToAux+0x28c>)
 8005718:	f006 fbe4 	bl	800bee4 <HAL_TIM_Base_Start>
 800571c:	4603      	mov	r3, r0
 800571e:	73bb      	strb	r3, [r7, #14]
		printf("Result:%u\n",res);
 8005720:	7bbb      	ldrb	r3, [r7, #14]
 8005722:	4619      	mov	r1, r3
 8005724:	480b      	ldr	r0, [pc, #44]	; (8005754 <FuncO_ApplyProfileToAux+0x290>)
 8005726:	f00a fa5d 	bl	800fbe4 <iprintf>
}
 800572a:	bf00      	nop
 800572c:	3714      	adds	r7, #20
 800572e:	46bd      	mov	sp, r7
 8005730:	bd90      	pop	{r4, r7, pc}
 8005732:	bf00      	nop
 8005734:	20000128 	.word	0x20000128
 8005738:	08013a44 	.word	0x08013a44
 800573c:	20001e90 	.word	0x20001e90
 8005740:	08013a6c 	.word	0x08013a6c
 8005744:	08013a98 	.word	0x08013a98
 8005748:	08013ac4 	.word	0x08013ac4
 800574c:	08013adc 	.word	0x08013adc
 8005750:	20002710 	.word	0x20002710
 8005754:	08013b10 	.word	0x08013b10
 8005758:	08013b1c 	.word	0x08013b1c
 800575c:	20002624 	.word	0x20002624
 8005760:	08013b60 	.word	0x08013b60
 8005764:	08013ba4 	.word	0x08013ba4
 8005768:	20002638 	.word	0x20002638
 800576c:	08013be8 	.word	0x08013be8
 8005770:	08013c2c 	.word	0x08013c2c

08005774 <GO_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void GO_ResetLastEncoderValue()
{
 8005774:	b480      	push	{r7}
 8005776:	af00      	add	r7, sp, #0
	gain_last_encoder_value = 0;
 8005778:	4b03      	ldr	r3, [pc, #12]	; (8005788 <GO_ResetLastEncoderValue+0x14>)
 800577a:	2200      	movs	r2, #0
 800577c:	801a      	strh	r2, [r3, #0]
}
 800577e:	bf00      	nop
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr
 8005788:	20001e94 	.word	0x20001e94

0800578c <GO_MapEncoderPositionToSignalOutput>:
 *	@param None
 *	@retval None
 *
 */
void GO_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 800578c:	b580      	push	{r7, lr}
 800578e:	b084      	sub	sp, #16
 8005790:	af00      	add	r7, sp, #0
 8005792:	4603      	mov	r3, r0
 8005794:	80fb      	strh	r3, [r7, #6]
	eGainSettings_t temp_gain = SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile->gain;
 8005796:	2000      	movs	r0, #0
 8005798:	f000 f9f8 	bl	8005b8c <SM_GetOutputChannel>
 800579c:	4603      	mov	r3, r0
 800579e:	f8d3 31f0 	ldr.w	r3, [r3, #496]	; 0x1f0
 80057a2:	781b      	ldrb	r3, [r3, #0]
 80057a4:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > gain_last_encoder_value)
 80057a6:	4b15      	ldr	r3, [pc, #84]	; (80057fc <GO_MapEncoderPositionToSignalOutput+0x70>)
 80057a8:	881b      	ldrh	r3, [r3, #0]
 80057aa:	88fa      	ldrh	r2, [r7, #6]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d90c      	bls.n	80057ca <GO_MapEncoderPositionToSignalOutput+0x3e>
	{
		temp_gain++;
 80057b0:	7bfb      	ldrb	r3, [r7, #15]
 80057b2:	3301      	adds	r3, #1
 80057b4:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = SEVEN_GAIN;
 80057b6:	7bfb      	ldrb	r3, [r7, #15]
 80057b8:	2b07      	cmp	r3, #7
 80057ba:	d901      	bls.n	80057c0 <GO_MapEncoderPositionToSignalOutput+0x34>
 80057bc:	2307      	movs	r3, #7
 80057be:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 80057c0:	7bfb      	ldrb	r3, [r7, #15]
 80057c2:	4618      	mov	r0, r3
 80057c4:	f000 f81c 	bl	8005800 <GO_ApplyPresetToSignal>
 80057c8:	e010      	b.n	80057ec <GO_MapEncoderPositionToSignalOutput+0x60>

	}
	else if (pEncoderValue < gain_last_encoder_value)
 80057ca:	4b0c      	ldr	r3, [pc, #48]	; (80057fc <GO_MapEncoderPositionToSignalOutput+0x70>)
 80057cc:	881b      	ldrh	r3, [r3, #0]
 80057ce:	88fa      	ldrh	r2, [r7, #6]
 80057d0:	429a      	cmp	r2, r3
 80057d2:	d20b      	bcs.n	80057ec <GO_MapEncoderPositionToSignalOutput+0x60>
	{
		temp_gain--;
 80057d4:	7bfb      	ldrb	r3, [r7, #15]
 80057d6:	3b01      	subs	r3, #1
 80057d8:	73fb      	strb	r3, [r7, #15]
		if(temp_gain > MAX_NUM_GAIN_PRESETS-1) temp_gain = ZERO_GAIN;
 80057da:	7bfb      	ldrb	r3, [r7, #15]
 80057dc:	2b07      	cmp	r3, #7
 80057de:	d901      	bls.n	80057e4 <GO_MapEncoderPositionToSignalOutput+0x58>
 80057e0:	2300      	movs	r3, #0
 80057e2:	73fb      	strb	r3, [r7, #15]
		GO_ApplyPresetToSignal(temp_gain);
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	4618      	mov	r0, r3
 80057e8:	f000 f80a 	bl	8005800 <GO_ApplyPresetToSignal>
	}
	gain_last_encoder_value = pEncoderValue;
 80057ec:	4a03      	ldr	r2, [pc, #12]	; (80057fc <GO_MapEncoderPositionToSignalOutput+0x70>)
 80057ee:	88fb      	ldrh	r3, [r7, #6]
 80057f0:	8013      	strh	r3, [r2, #0]

	// artifically offset PWM signal above DC
	//BO_SetPwmSignalOffsetForGain(temp_gain);

}
 80057f2:	bf00      	nop
 80057f4:	3710      	adds	r7, #16
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}
 80057fa:	bf00      	nop
 80057fc:	20001e94 	.word	0x20001e94

08005800 <GO_ApplyPresetToSignal>:
 *	@param None
 *	@retval None
 *
 */
void GO_ApplyPresetToSignal(eGainSettings_t pPresetEnum)
{
 8005800:	b590      	push	{r4, r7, lr}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	4603      	mov	r3, r0
 8005808:	71fb      	strb	r3, [r7, #7]




	SM_GetOutputChannel(SIGNAL_CHANNEL)->gain_profile = &theGainProfiles[pPresetEnum];
 800580a:	79fc      	ldrb	r4, [r7, #7]
 800580c:	2000      	movs	r0, #0
 800580e:	f000 f9bd 	bl	8005b8c <SM_GetOutputChannel>
 8005812:	4601      	mov	r1, r0
 8005814:	4623      	mov	r3, r4
 8005816:	005b      	lsls	r3, r3, #1
 8005818:	4423      	add	r3, r4
 800581a:	4a4f      	ldr	r2, [pc, #316]	; (8005958 <GO_ApplyPresetToSignal+0x158>)
 800581c:	4413      	add	r3, r2
 800581e:	f8c1 31f0 	str.w	r3, [r1, #496]	; 0x1f0

	switch(pPresetEnum)
 8005822:	79fb      	ldrb	r3, [r7, #7]
 8005824:	2b07      	cmp	r3, #7
 8005826:	f200 8093 	bhi.w	8005950 <GO_ApplyPresetToSignal+0x150>
 800582a:	a201      	add	r2, pc, #4	; (adr r2, 8005830 <GO_ApplyPresetToSignal+0x30>)
 800582c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005830:	08005851 	.word	0x08005851
 8005834:	08005871 	.word	0x08005871
 8005838:	08005891 	.word	0x08005891
 800583c:	080058b1 	.word	0x080058b1
 8005840:	080058d1 	.word	0x080058d1
 8005844:	080058f1 	.word	0x080058f1
 8005848:	08005911 	.word	0x08005911
 800584c:	08005931 	.word	0x08005931
	{
		case ZERO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005850:	2200      	movs	r2, #0
 8005852:	2101      	movs	r1, #1
 8005854:	4841      	ldr	r0, [pc, #260]	; (800595c <GO_ApplyPresetToSignal+0x15c>)
 8005856:	f005 fa4b 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800585a:	2200      	movs	r2, #0
 800585c:	2120      	movs	r1, #32
 800585e:	4840      	ldr	r0, [pc, #256]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 8005860:	f005 fa46 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005864:	2200      	movs	r2, #0
 8005866:	2110      	movs	r1, #16
 8005868:	483d      	ldr	r0, [pc, #244]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 800586a:	f005 fa41 	bl	800acf0 <HAL_GPIO_WritePin>
			break;
 800586e:	e06f      	b.n	8005950 <GO_ApplyPresetToSignal+0x150>

		case ONE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005870:	2201      	movs	r2, #1
 8005872:	2101      	movs	r1, #1
 8005874:	4839      	ldr	r0, [pc, #228]	; (800595c <GO_ApplyPresetToSignal+0x15c>)
 8005876:	f005 fa3b 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 800587a:	2200      	movs	r2, #0
 800587c:	2120      	movs	r1, #32
 800587e:	4838      	ldr	r0, [pc, #224]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 8005880:	f005 fa36 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 8005884:	2200      	movs	r2, #0
 8005886:	2110      	movs	r1, #16
 8005888:	4835      	ldr	r0, [pc, #212]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 800588a:	f005 fa31 	bl	800acf0 <HAL_GPIO_WritePin>
			break;
 800588e:	e05f      	b.n	8005950 <GO_ApplyPresetToSignal+0x150>

		case TWO_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005890:	2200      	movs	r2, #0
 8005892:	2101      	movs	r1, #1
 8005894:	4831      	ldr	r0, [pc, #196]	; (800595c <GO_ApplyPresetToSignal+0x15c>)
 8005896:	f005 fa2b 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800589a:	2201      	movs	r2, #1
 800589c:	2120      	movs	r1, #32
 800589e:	4830      	ldr	r0, [pc, #192]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 80058a0:	f005 fa26 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80058a4:	2200      	movs	r2, #0
 80058a6:	2110      	movs	r1, #16
 80058a8:	482d      	ldr	r0, [pc, #180]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 80058aa:	f005 fa21 	bl	800acf0 <HAL_GPIO_WritePin>
			break;
 80058ae:	e04f      	b.n	8005950 <GO_ApplyPresetToSignal+0x150>

		case THREE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80058b0:	2201      	movs	r2, #1
 80058b2:	2101      	movs	r1, #1
 80058b4:	4829      	ldr	r0, [pc, #164]	; (800595c <GO_ApplyPresetToSignal+0x15c>)
 80058b6:	f005 fa1b 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 80058ba:	2201      	movs	r2, #1
 80058bc:	2120      	movs	r1, #32
 80058be:	4828      	ldr	r0, [pc, #160]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 80058c0:	f005 fa16 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_RESET);
 80058c4:	2200      	movs	r2, #0
 80058c6:	2110      	movs	r1, #16
 80058c8:	4825      	ldr	r0, [pc, #148]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 80058ca:	f005 fa11 	bl	800acf0 <HAL_GPIO_WritePin>
			break;
 80058ce:	e03f      	b.n	8005950 <GO_ApplyPresetToSignal+0x150>

		case FOUR_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 80058d0:	2200      	movs	r2, #0
 80058d2:	2101      	movs	r1, #1
 80058d4:	4821      	ldr	r0, [pc, #132]	; (800595c <GO_ApplyPresetToSignal+0x15c>)
 80058d6:	f005 fa0b 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80058da:	2200      	movs	r2, #0
 80058dc:	2120      	movs	r1, #32
 80058de:	4820      	ldr	r0, [pc, #128]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 80058e0:	f005 fa06 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 80058e4:	2201      	movs	r2, #1
 80058e6:	2110      	movs	r1, #16
 80058e8:	481d      	ldr	r0, [pc, #116]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 80058ea:	f005 fa01 	bl	800acf0 <HAL_GPIO_WritePin>
			break;
 80058ee:	e02f      	b.n	8005950 <GO_ApplyPresetToSignal+0x150>

		case FIVE_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 80058f0:	2201      	movs	r2, #1
 80058f2:	2101      	movs	r1, #1
 80058f4:	4819      	ldr	r0, [pc, #100]	; (800595c <GO_ApplyPresetToSignal+0x15c>)
 80058f6:	f005 f9fb 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_RESET);
 80058fa:	2200      	movs	r2, #0
 80058fc:	2120      	movs	r1, #32
 80058fe:	4818      	ldr	r0, [pc, #96]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 8005900:	f005 f9f6 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005904:	2201      	movs	r2, #1
 8005906:	2110      	movs	r1, #16
 8005908:	4815      	ldr	r0, [pc, #84]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 800590a:	f005 f9f1 	bl	800acf0 <HAL_GPIO_WritePin>
			break;
 800590e:	e01f      	b.n	8005950 <GO_ApplyPresetToSignal+0x150>

		case SIX_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_RESET);
 8005910:	2200      	movs	r2, #0
 8005912:	2101      	movs	r1, #1
 8005914:	4811      	ldr	r0, [pc, #68]	; (800595c <GO_ApplyPresetToSignal+0x15c>)
 8005916:	f005 f9eb 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800591a:	2201      	movs	r2, #1
 800591c:	2120      	movs	r1, #32
 800591e:	4810      	ldr	r0, [pc, #64]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 8005920:	f005 f9e6 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005924:	2201      	movs	r2, #1
 8005926:	2110      	movs	r1, #16
 8005928:	480d      	ldr	r0, [pc, #52]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 800592a:	f005 f9e1 	bl	800acf0 <HAL_GPIO_WritePin>
			break;
 800592e:	e00f      	b.n	8005950 <GO_ApplyPresetToSignal+0x150>

		case SEVEN_GAIN:
			HAL_GPIO_WritePin(SG0_GPIO_Port, SG0_Pin, GPIO_PIN_SET);
 8005930:	2201      	movs	r2, #1
 8005932:	2101      	movs	r1, #1
 8005934:	4809      	ldr	r0, [pc, #36]	; (800595c <GO_ApplyPresetToSignal+0x15c>)
 8005936:	f005 f9db 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG1_GPIO_Port, SG1_Pin, GPIO_PIN_SET);
 800593a:	2201      	movs	r2, #1
 800593c:	2120      	movs	r1, #32
 800593e:	4808      	ldr	r0, [pc, #32]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 8005940:	f005 f9d6 	bl	800acf0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SG2_GPIO_Port, SG2_Pin, GPIO_PIN_SET);
 8005944:	2201      	movs	r2, #1
 8005946:	2110      	movs	r1, #16
 8005948:	4805      	ldr	r0, [pc, #20]	; (8005960 <GO_ApplyPresetToSignal+0x160>)
 800594a:	f005 f9d1 	bl	800acf0 <HAL_GPIO_WritePin>
			break;
 800594e:	bf00      	nop
	}

}
 8005950:	bf00      	nop
 8005952:	370c      	adds	r7, #12
 8005954:	46bd      	mov	sp, r7
 8005956:	bd90      	pop	{r4, r7, pc}
 8005958:	20000160 	.word	0x20000160
 800595c:	48000400 	.word	0x48000400
 8005960:	48000800 	.word	0x48000800

08005964 <SM_Init>:
void _InitOutputChannels();
void _InitAmpProfiles();
void _InitGainInDecibels();

void SM_Init()
{
 8005964:	b580      	push	{r7, lr}
 8005966:	af00      	add	r7, sp, #0

	FreqO_InitFreqProfiles();
 8005968:	f7ff fa1c 	bl	8004da4 <FreqO_InitFreqProfiles>

	_InitOutputChannels();
 800596c:	f000 f8ae 	bl	8005acc <_InitOutputChannels>
	_InitAmpProfiles();
 8005970:	f000 f824 	bl	80059bc <_InitAmpProfiles>

	// Start OFFSET DAC and set to positive
	HAL_DAC_Start(&hdac1, DAC1_CHANNEL_2);
 8005974:	2110      	movs	r1, #16
 8005976:	480f      	ldr	r0, [pc, #60]	; (80059b4 <SM_Init+0x50>)
 8005978:	f004 f897 	bl	8009aaa <HAL_DAC_Start>
	HAL_GPIO_WritePin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin, GPIO_PIN_SET);
 800597c:	2201      	movs	r2, #1
 800597e:	2108      	movs	r1, #8
 8005980:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005984:	f005 f9b4 	bl	800acf0 <HAL_GPIO_WritePin>

	// send trigger input out to dac
	//HAL_DAC_Start_DMA(&hdac2, DAC2_CHANNEL_1, trigger_input, TRIGGER_DATA_SIZE, DAC_ALIGN_12B_R);

	// Start DAC trigger timer
	OUTPUT_TIMER->CR1 |= (TIM_CR1_CEN);
 8005988:	4b0b      	ldr	r3, [pc, #44]	; (80059b8 <SM_Init+0x54>)
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	4a0a      	ldr	r2, [pc, #40]	; (80059b8 <SM_Init+0x54>)
 800598e:	f043 0301 	orr.w	r3, r3, #1
 8005992:	6013      	str	r3, [r2, #0]

	// Set the SIGNAL function and amplitude
	FuncO_ApplyProfileToSignal(eDefaultFuncPreset);
 8005994:	2000      	movs	r0, #0
 8005996:	f7ff fd31 	bl	80053fc <FuncO_ApplyProfileToSignal>
	VPP_ApplyProfileToSignal(eDefaultVppPreset);
 800599a:	2059      	movs	r0, #89	; 0x59
 800599c:	f000 fc2c 	bl	80061f8 <VPP_ApplyProfileToSignal>

	// set the AUX function
	FuncO_ApplyProfileToAux(eDefaultFuncPreset);
 80059a0:	2000      	movs	r0, #0
 80059a2:	f7ff fd8f 	bl	80054c4 <FuncO_ApplyProfileToAux>

	// set freq for both SIGNAL and AUX
	FreqO_ApplyProfile(eDefaultFreqPreset);
 80059a6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80059aa:	f7ff fabb 	bl	8004f24 <FreqO_ApplyProfile>

}
 80059ae:	bf00      	nop
 80059b0:	bd80      	pop	{r7, pc}
 80059b2:	bf00      	nop
 80059b4:	20002638 	.word	0x20002638
 80059b8:	40013400 	.word	0x40013400

080059bc <_InitAmpProfiles>:

void _InitAmpProfiles()
{
 80059bc:	b590      	push	{r4, r7, lr}
 80059be:	b08b      	sub	sp, #44	; 0x2c
 80059c0:	af00      	add	r7, sp, #0

	// =(TARGETVPP/LUTVPP)/GAIN
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 80059c2:	2300      	movs	r3, #0
 80059c4:	627b      	str	r3, [r7, #36]	; 0x24
 80059c6:	e033      	b.n	8005a30 <_InitAmpProfiles+0x74>
	{
		float this_amp_value = theAmpProfiles[i].amp_value;
 80059c8:	493c      	ldr	r1, [pc, #240]	; (8005abc <_InitAmpProfiles+0x100>)
 80059ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059cc:	4613      	mov	r3, r2
 80059ce:	00db      	lsls	r3, r3, #3
 80059d0:	1a9b      	subs	r3, r3, r2
 80059d2:	009b      	lsls	r3, r3, #2
 80059d4:	440b      	add	r3, r1
 80059d6:	3304      	adds	r3, #4
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	613b      	str	r3, [r7, #16]
		float this_lut_vpp = LUT_VPP;
 80059dc:	4b38      	ldr	r3, [pc, #224]	; (8005ac0 <_InitAmpProfiles+0x104>)
 80059de:	60fb      	str	r3, [r7, #12]
		float this_gain_preset = (float)theAmpProfiles[i].gain_preset;
 80059e0:	4936      	ldr	r1, [pc, #216]	; (8005abc <_InitAmpProfiles+0x100>)
 80059e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059e4:	4613      	mov	r3, r2
 80059e6:	00db      	lsls	r3, r3, #3
 80059e8:	1a9b      	subs	r3, r3, r2
 80059ea:	009b      	lsls	r3, r3, #2
 80059ec:	440b      	add	r3, r1
 80059ee:	3308      	adds	r3, #8
 80059f0:	781b      	ldrb	r3, [r3, #0]
 80059f2:	ee07 3a90 	vmov	s15, r3
 80059f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80059fa:	edc7 7a02 	vstr	s15, [r7, #8]
		float new_ngc = ( (this_amp_value / this_lut_vpp) / this_gain_preset);
 80059fe:	ed97 7a04 	vldr	s14, [r7, #16]
 8005a02:	edd7 7a03 	vldr	s15, [r7, #12]
 8005a06:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005a0a:	ed97 7a02 	vldr	s14, [r7, #8]
 8005a0e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a12:	edc7 7a01 	vstr	s15, [r7, #4]
		theAmpProfiles[i].neg_gain_coeff = new_ngc;
 8005a16:	4929      	ldr	r1, [pc, #164]	; (8005abc <_InitAmpProfiles+0x100>)
 8005a18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005a1a:	4613      	mov	r3, r2
 8005a1c:	00db      	lsls	r3, r3, #3
 8005a1e:	1a9b      	subs	r3, r3, r2
 8005a20:	009b      	lsls	r3, r3, #2
 8005a22:	440b      	add	r3, r1
 8005a24:	3310      	adds	r3, #16
 8005a26:	687a      	ldr	r2, [r7, #4]
 8005a28:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005a2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a2c:	3301      	adds	r3, #1
 8005a2e:	627b      	str	r3, [r7, #36]	; 0x24
 8005a30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a32:	2b61      	cmp	r3, #97	; 0x61
 8005a34:	ddc8      	ble.n	80059c8 <_InitAmpProfiles+0xc>
	}

	// =20*LOG10(TARGETVPP/0.001)
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005a36:	2300      	movs	r3, #0
 8005a38:	623b      	str	r3, [r7, #32]
 8005a3a:	e037      	b.n	8005aac <_InitAmpProfiles+0xf0>
	{
		float decibel_mvolt_ref = 0.001;
 8005a3c:	4b21      	ldr	r3, [pc, #132]	; (8005ac4 <_InitAmpProfiles+0x108>)
 8005a3e:	61fb      	str	r3, [r7, #28]
		float this_amp_value = theAmpProfiles[i].amp_value;
 8005a40:	491e      	ldr	r1, [pc, #120]	; (8005abc <_InitAmpProfiles+0x100>)
 8005a42:	6a3a      	ldr	r2, [r7, #32]
 8005a44:	4613      	mov	r3, r2
 8005a46:	00db      	lsls	r3, r3, #3
 8005a48:	1a9b      	subs	r3, r3, r2
 8005a4a:	009b      	lsls	r3, r3, #2
 8005a4c:	440b      	add	r3, r1
 8005a4e:	3304      	adds	r3, #4
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	61bb      	str	r3, [r7, #24]
		float new_gain_decibels = 20 * log10( this_amp_value / decibel_mvolt_ref );
 8005a54:	ed97 7a06 	vldr	s14, [r7, #24]
 8005a58:	edd7 7a07 	vldr	s15, [r7, #28]
 8005a5c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005a60:	ee16 0a90 	vmov	r0, s13
 8005a64:	f7fa fd98 	bl	8000598 <__aeabi_f2d>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	460c      	mov	r4, r1
 8005a6c:	ec44 3b10 	vmov	d0, r3, r4
 8005a70:	f00c f9c6 	bl	8011e00 <log10>
 8005a74:	ec51 0b10 	vmov	r0, r1, d0
 8005a78:	f04f 0200 	mov.w	r2, #0
 8005a7c:	4b12      	ldr	r3, [pc, #72]	; (8005ac8 <_InitAmpProfiles+0x10c>)
 8005a7e:	f7fa fde3 	bl	8000648 <__aeabi_dmul>
 8005a82:	4603      	mov	r3, r0
 8005a84:	460c      	mov	r4, r1
 8005a86:	4618      	mov	r0, r3
 8005a88:	4621      	mov	r1, r4
 8005a8a:	f7fb f8d5 	bl	8000c38 <__aeabi_d2f>
 8005a8e:	4603      	mov	r3, r0
 8005a90:	617b      	str	r3, [r7, #20]
		theAmpProfiles[i].gain_decibels = new_gain_decibels;
 8005a92:	490a      	ldr	r1, [pc, #40]	; (8005abc <_InitAmpProfiles+0x100>)
 8005a94:	6a3a      	ldr	r2, [r7, #32]
 8005a96:	4613      	mov	r3, r2
 8005a98:	00db      	lsls	r3, r3, #3
 8005a9a:	1a9b      	subs	r3, r3, r2
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	440b      	add	r3, r1
 8005aa0:	330c      	adds	r3, #12
 8005aa2:	697a      	ldr	r2, [r7, #20]
 8005aa4:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < MAX_VPP_PRESETS; i++)
 8005aa6:	6a3b      	ldr	r3, [r7, #32]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	623b      	str	r3, [r7, #32]
 8005aac:	6a3b      	ldr	r3, [r7, #32]
 8005aae:	2b61      	cmp	r3, #97	; 0x61
 8005ab0:	ddc4      	ble.n	8005a3c <_InitAmpProfiles+0x80>

	}
}
 8005ab2:	bf00      	nop
 8005ab4:	372c      	adds	r7, #44	; 0x2c
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd90      	pop	{r4, r7, pc}
 8005aba:	bf00      	nop
 8005abc:	20000178 	.word	0x20000178
 8005ac0:	402ccccd 	.word	0x402ccccd
 8005ac4:	3a83126f 	.word	0x3a83126f
 8005ac8:	40340000 	.word	0x40340000

08005acc <_InitOutputChannels>:

void _InitOutputChannels()
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
	// initialise the SIGNAL output channel
	SignalChannel.channel = SIGNAL_CHANNEL;
 8005ad2:	4b28      	ldr	r3, [pc, #160]	; (8005b74 <_InitOutputChannels+0xa8>)
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	701a      	strb	r2, [r3, #0]
	SignalChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8005ad8:	4b27      	ldr	r3, [pc, #156]	; (8005b78 <_InitOutputChannels+0xac>)
 8005ada:	685b      	ldr	r3, [r3, #4]
 8005adc:	4a25      	ldr	r2, [pc, #148]	; (8005b74 <_InitOutputChannels+0xa8>)
 8005ade:	6053      	str	r3, [r2, #4]
	SignalChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8005ae0:	4b24      	ldr	r3, [pc, #144]	; (8005b74 <_InitOutputChannels+0xa8>)
 8005ae2:	4a25      	ldr	r2, [pc, #148]	; (8005b78 <_InitOutputChannels+0xac>)
 8005ae4:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005ae8:	2300      	movs	r3, #0
 8005aea:	607b      	str	r3, [r7, #4]
 8005aec:	e00b      	b.n	8005b06 <_InitOutputChannels+0x3a>
		SignalChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8005aee:	4a23      	ldr	r2, [pc, #140]	; (8005b7c <_InitOutputChannels+0xb0>)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005af6:	491f      	ldr	r1, [pc, #124]	; (8005b74 <_InitOutputChannels+0xa8>)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	3302      	adds	r3, #2
 8005afc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	3301      	adds	r3, #1
 8005b04:	607b      	str	r3, [r7, #4]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b77      	cmp	r3, #119	; 0x77
 8005b0a:	ddf0      	ble.n	8005aee <_InitOutputChannels+0x22>

	SignalChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8005b0c:	4b19      	ldr	r3, [pc, #100]	; (8005b74 <_InitOutputChannels+0xa8>)
 8005b0e:	4a1c      	ldr	r2, [pc, #112]	; (8005b80 <_InitOutputChannels+0xb4>)
 8005b10:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	SignalChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8005b14:	4b17      	ldr	r3, [pc, #92]	; (8005b74 <_InitOutputChannels+0xa8>)
 8005b16:	4a1b      	ldr	r2, [pc, #108]	; (8005b84 <_InitOutputChannels+0xb8>)
 8005b18:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0

	// initialise the Aux output channel
	AuxChannel.channel = AUX_CHANNEL;
 8005b1c:	4b1a      	ldr	r3, [pc, #104]	; (8005b88 <_InitOutputChannels+0xbc>)
 8005b1e:	2201      	movs	r2, #1
 8005b20:	701a      	strb	r2, [r3, #0]
	AuxChannel.ref_lut_data = theFuncProfiles[SINE_FUNC_MODE].lookup_table_data;
 8005b22:	4b15      	ldr	r3, [pc, #84]	; (8005b78 <_InitOutputChannels+0xac>)
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	4a18      	ldr	r2, [pc, #96]	; (8005b88 <_InitOutputChannels+0xbc>)
 8005b28:	6053      	str	r3, [r2, #4]
	AuxChannel.func_profile = &theFuncProfiles[eDefaultFuncPreset];
 8005b2a:	4b17      	ldr	r3, [pc, #92]	; (8005b88 <_InitOutputChannels+0xbc>)
 8005b2c:	4a12      	ldr	r2, [pc, #72]	; (8005b78 <_InitOutputChannels+0xac>)
 8005b2e:	f8c3 21e8 	str.w	r2, [r3, #488]	; 0x1e8

	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005b32:	2300      	movs	r3, #0
 8005b34:	603b      	str	r3, [r7, #0]
 8005b36:	e00b      	b.n	8005b50 <_InitOutputChannels+0x84>
		AuxChannel.dsp_lut_data[i] = sine_data_table_3600[i];
 8005b38:	4a10      	ldr	r2, [pc, #64]	; (8005b7c <_InitOutputChannels+0xb0>)
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005b40:	4911      	ldr	r1, [pc, #68]	; (8005b88 <_InitOutputChannels+0xbc>)
 8005b42:	683b      	ldr	r3, [r7, #0]
 8005b44:	3302      	adds	r3, #2
 8005b46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	3301      	adds	r3, #1
 8005b4e:	603b      	str	r3, [r7, #0]
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	2b77      	cmp	r3, #119	; 0x77
 8005b54:	ddf0      	ble.n	8005b38 <_InitOutputChannels+0x6c>

	AuxChannel.amp_profile = &theAmpProfiles[eDefaultVppPreset];
 8005b56:	4b0c      	ldr	r3, [pc, #48]	; (8005b88 <_InitOutputChannels+0xbc>)
 8005b58:	4a09      	ldr	r2, [pc, #36]	; (8005b80 <_InitOutputChannels+0xb4>)
 8005b5a:	f8c3 21ec 	str.w	r2, [r3, #492]	; 0x1ec
	AuxChannel.gain_profile = &theGainProfiles[eDefaultGainPreset];
 8005b5e:	4b0a      	ldr	r3, [pc, #40]	; (8005b88 <_InitOutputChannels+0xbc>)
 8005b60:	4a08      	ldr	r2, [pc, #32]	; (8005b84 <_InitOutputChannels+0xb8>)
 8005b62:	f8c3 21f0 	str.w	r2, [r3, #496]	; 0x1f0


}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr
 8005b72:	bf00      	nop
 8005b74:	20001f6c 	.word	0x20001f6c
 8005b78:	20000128 	.word	0x20000128
 8005b7c:	200014b4 	.word	0x200014b4
 8005b80:	20000b34 	.word	0x20000b34
 8005b84:	20000175 	.word	0x20000175
 8005b88:	20002160 	.word	0x20002160

08005b8c <SM_GetOutputChannel>:

sOutputChannel_t * SM_GetOutputChannel(eOutputChannel_t pChannel)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	4603      	mov	r3, r0
 8005b94:	71fb      	strb	r3, [r7, #7]

	if(!pChannel)
 8005b96:	79fb      	ldrb	r3, [r7, #7]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d101      	bne.n	8005ba0 <SM_GetOutputChannel+0x14>
		return &SignalChannel;
 8005b9c:	4b04      	ldr	r3, [pc, #16]	; (8005bb0 <SM_GetOutputChannel+0x24>)
 8005b9e:	e000      	b.n	8005ba2 <SM_GetOutputChannel+0x16>
	else
		return &AuxChannel;
 8005ba0:	4b04      	ldr	r3, [pc, #16]	; (8005bb4 <SM_GetOutputChannel+0x28>)
}
 8005ba2:	4618      	mov	r0, r3
 8005ba4:	370c      	adds	r7, #12
 8005ba6:	46bd      	mov	sp, r7
 8005ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bac:	4770      	bx	lr
 8005bae:	bf00      	nop
 8005bb0:	20001f6c 	.word	0x20001f6c
 8005bb4:	20002160 	.word	0x20002160

08005bb8 <SM_EnablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnablePwmToAux()
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b096      	sub	sp, #88	; 0x58
 8005bbc:	af00      	add	r7, sp, #0
	printf("SM_EnablePwmToAux\n");
 8005bbe:	4889      	ldr	r0, [pc, #548]	; (8005de4 <SM_EnablePwmToAux+0x22c>)
 8005bc0:	f00a f884 	bl	800fccc <puts>

	HAL_StatusTypeDef res = 0;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8005bca:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005bce:	2200      	movs	r2, #0
 8005bd0:	601a      	str	r2, [r3, #0]
 8005bd2:	605a      	str	r2, [r3, #4]
 8005bd4:	609a      	str	r2, [r3, #8]
 8005bd6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8005bd8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005bdc:	2200      	movs	r2, #0
 8005bde:	601a      	str	r2, [r3, #0]
 8005be0:	605a      	str	r2, [r3, #4]
 8005be2:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8005be4:	f107 031c 	add.w	r3, r7, #28
 8005be8:	2200      	movs	r2, #0
 8005bea:	601a      	str	r2, [r3, #0]
 8005bec:	605a      	str	r2, [r3, #4]
 8005bee:	609a      	str	r2, [r3, #8]
 8005bf0:	60da      	str	r2, [r3, #12]
 8005bf2:	611a      	str	r2, [r3, #16]
 8005bf4:	615a      	str	r2, [r3, #20]
 8005bf6:	619a      	str	r2, [r3, #24]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005bf8:	f107 0308 	add.w	r3, r7, #8
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	601a      	str	r2, [r3, #0]
 8005c00:	605a      	str	r2, [r3, #4]
 8005c02:	609a      	str	r2, [r3, #8]
 8005c04:	60da      	str	r2, [r3, #12]
 8005c06:	611a      	str	r2, [r3, #16]


	htim3.Instance = PWM_AUX_OUT_TIM;
 8005c08:	4b77      	ldr	r3, [pc, #476]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005c0a:	4a78      	ldr	r2, [pc, #480]	; (8005dec <SM_EnablePwmToAux+0x234>)
 8005c0c:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 0;
 8005c0e:	4b76      	ldr	r3, [pc, #472]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005c10:	2200      	movs	r2, #0
 8005c12:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8005c14:	4b74      	ldr	r3, [pc, #464]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005c16:	2210      	movs	r2, #16
 8005c18:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 1;
 8005c1a:	4b73      	ldr	r3, [pc, #460]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005c1c:	2201      	movs	r2, #1
 8005c1e:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8005c20:	4b71      	ldr	r3, [pc, #452]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005c22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005c26:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8005c28:	4b6f      	ldr	r3, [pc, #444]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005c2a:	2280      	movs	r2, #128	; 0x80
 8005c2c:	619a      	str	r2, [r3, #24]
	if ((res == HAL_TIM_Base_Init(&htim3)) != HAL_OK)
 8005c2e:	486e      	ldr	r0, [pc, #440]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005c30:	f006 f900 	bl	800be34 <HAL_TIM_Base_Init>
 8005c34:	4603      	mov	r3, r0
 8005c36:	461a      	mov	r2, r3
 8005c38:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c3c:	4293      	cmp	r3, r2
 8005c3e:	d107      	bne.n	8005c50 <SM_EnablePwmToAux+0x98>
	{
		printf("SM_EnablePwmToAux HAL_TIM_Base_Init() Result:%u\n",res);
 8005c40:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c44:	4619      	mov	r1, r3
 8005c46:	486a      	ldr	r0, [pc, #424]	; (8005df0 <SM_EnablePwmToAux+0x238>)
 8005c48:	f009 ffcc 	bl	800fbe4 <iprintf>
		Error_Handler();
 8005c4c:	f001 fb94 	bl	8007378 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8005c50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005c54:	647b      	str	r3, [r7, #68]	; 0x44
	if ((res == HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig)) != HAL_OK)
 8005c56:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8005c5a:	4619      	mov	r1, r3
 8005c5c:	4862      	ldr	r0, [pc, #392]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005c5e:	f006 ff09 	bl	800ca74 <HAL_TIM_ConfigClockSource>
 8005c62:	4603      	mov	r3, r0
 8005c64:	461a      	mov	r2, r3
 8005c66:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c6a:	4293      	cmp	r3, r2
 8005c6c:	d107      	bne.n	8005c7e <SM_EnablePwmToAux+0xc6>
	{
		printf("SM_EnablePwmToAux HAL_TIM_ConfigClockSource() Result:%u\n",res);
 8005c6e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c72:	4619      	mov	r1, r3
 8005c74:	485f      	ldr	r0, [pc, #380]	; (8005df4 <SM_EnablePwmToAux+0x23c>)
 8005c76:	f009 ffb5 	bl	800fbe4 <iprintf>
		Error_Handler();
 8005c7a:	f001 fb7d 	bl	8007378 <Error_Handler>
	}
	if ((res == HAL_TIM_PWM_Init(&htim3)) != HAL_OK)
 8005c7e:	485a      	ldr	r0, [pc, #360]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005c80:	f006 f9eb 	bl	800c05a <HAL_TIM_PWM_Init>
 8005c84:	4603      	mov	r3, r0
 8005c86:	461a      	mov	r2, r3
 8005c88:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d107      	bne.n	8005ca0 <SM_EnablePwmToAux+0xe8>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Init() Result:%u\n",res);
 8005c90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005c94:	4619      	mov	r1, r3
 8005c96:	4858      	ldr	r0, [pc, #352]	; (8005df8 <SM_EnablePwmToAux+0x240>)
 8005c98:	f009 ffa4 	bl	800fbe4 <iprintf>
		Error_Handler();
 8005c9c:	f001 fb6c 	bl	8007378 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8005ca0:	2320      	movs	r3, #32
 8005ca2:	63bb      	str	r3, [r7, #56]	; 0x38
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8005ca4:	2300      	movs	r3, #0
 8005ca6:	643b      	str	r3, [r7, #64]	; 0x40
	if ((res == HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)) != HAL_OK)
 8005ca8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8005cac:	4619      	mov	r1, r3
 8005cae:	484e      	ldr	r0, [pc, #312]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005cb0:	f007 fd94 	bl	800d7dc <HAL_TIMEx_MasterConfigSynchronization>
 8005cb4:	4603      	mov	r3, r0
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d107      	bne.n	8005cd0 <SM_EnablePwmToAux+0x118>
	{
		printf("SM_EnablePwmToAux HAL_TIMEx_MasterConfigSynchronization() Result:%u\n",res);
 8005cc0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005cc4:	4619      	mov	r1, r3
 8005cc6:	484d      	ldr	r0, [pc, #308]	; (8005dfc <SM_EnablePwmToAux+0x244>)
 8005cc8:	f009 ff8c 	bl	800fbe4 <iprintf>
		Error_Handler();
 8005ccc:	f001 fb54 	bl	8007378 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8005cd0:	2360      	movs	r3, #96	; 0x60
 8005cd2:	61fb      	str	r3, [r7, #28]
	sConfigOC.Pulse = 0;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	623b      	str	r3, [r7, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8005cdc:	2300      	movs	r3, #0
 8005cde:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)) != HAL_OK)
 8005ce0:	f107 031c 	add.w	r3, r7, #28
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	4619      	mov	r1, r3
 8005ce8:	483f      	ldr	r0, [pc, #252]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005cea:	f006 fdb3 	bl	800c854 <HAL_TIM_PWM_ConfigChannel>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	461a      	mov	r2, r3
 8005cf2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d107      	bne.n	8005d0a <SM_EnablePwmToAux+0x152>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_ConfigChannel() Result:%u\n",res);
 8005cfa:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005cfe:	4619      	mov	r1, r3
 8005d00:	483f      	ldr	r0, [pc, #252]	; (8005e00 <SM_EnablePwmToAux+0x248>)
 8005d02:	f009 ff6f 	bl	800fbe4 <iprintf>
		Error_Handler();
 8005d06:	f001 fb37 	bl	8007378 <Error_Handler>
	}


	// Timer Post Initialization
	printf("SM_EnablePwmToAux: __HAL_RCC_GPIOA_CLK_ENABLE\n");
 8005d0a:	483e      	ldr	r0, [pc, #248]	; (8005e04 <SM_EnablePwmToAux+0x24c>)
 8005d0c:	f009 ffde 	bl	800fccc <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005d10:	4b3d      	ldr	r3, [pc, #244]	; (8005e08 <SM_EnablePwmToAux+0x250>)
 8005d12:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d14:	4a3c      	ldr	r2, [pc, #240]	; (8005e08 <SM_EnablePwmToAux+0x250>)
 8005d16:	f043 0301 	orr.w	r3, r3, #1
 8005d1a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005d1c:	4b3a      	ldr	r3, [pc, #232]	; (8005e08 <SM_EnablePwmToAux+0x250>)
 8005d1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d20:	f003 0301 	and.w	r3, r3, #1
 8005d24:	607b      	str	r3, [r7, #4]
 8005d26:	687b      	ldr	r3, [r7, #4]
	/**PWM_AUX_OUT_TIM GPIO Configuration
	PA4     ------> PWM_AUX_OUT_TIM_CH2
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005d28:	2340      	movs	r3, #64	; 0x40
 8005d2a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d2c:	2302      	movs	r3, #2
 8005d2e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005d30:	2300      	movs	r3, #0
 8005d32:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005d34:	2300      	movs	r3, #0
 8005d36:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8005d38:	2302      	movs	r3, #2
 8005d3a:	61bb      	str	r3, [r7, #24]
	printf("SM_EnablePwmToAux: HAL_GPIO_Init\n");
 8005d3c:	4833      	ldr	r0, [pc, #204]	; (8005e0c <SM_EnablePwmToAux+0x254>)
 8005d3e:	f009 ffc5 	bl	800fccc <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d42:	f107 0308 	add.w	r3, r7, #8
 8005d46:	4619      	mov	r1, r3
 8005d48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d4c:	f004 fd6c 	bl	800a828 <HAL_GPIO_Init>


	// PWM_AUX_OUT_TIM_MspInit 0

	/* PWM_AUX_OUT_TIM clock enable */
	printf("SM_EnablePwmToAux: __HAL_RCC_PWM_AUX_OUT_TIM_CLK_ENABLE\n");
 8005d50:	482f      	ldr	r0, [pc, #188]	; (8005e10 <SM_EnablePwmToAux+0x258>)
 8005d52:	f009 ffbb 	bl	800fccc <puts>
	__HAL_RCC_TIM3_CLK_ENABLE();
 8005d56:	4b2c      	ldr	r3, [pc, #176]	; (8005e08 <SM_EnablePwmToAux+0x250>)
 8005d58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d5a:	4a2b      	ldr	r2, [pc, #172]	; (8005e08 <SM_EnablePwmToAux+0x250>)
 8005d5c:	f043 0302 	orr.w	r3, r3, #2
 8005d60:	6593      	str	r3, [r2, #88]	; 0x58
 8005d62:	4b29      	ldr	r3, [pc, #164]	; (8005e08 <SM_EnablePwmToAux+0x250>)
 8005d64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d66:	f003 0302 	and.w	r3, r3, #2
 8005d6a:	603b      	str	r3, [r7, #0]
 8005d6c:	683b      	ldr	r3, [r7, #0]

	/* PWM_AUX_OUT_TIM interrupt Init */
	printf("SM_EnablePwmToAux: HAL_NVIC_SetPriority\n");
 8005d6e:	4829      	ldr	r0, [pc, #164]	; (8005e14 <SM_EnablePwmToAux+0x25c>)
 8005d70:	f009 ffac 	bl	800fccc <puts>
	HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8005d74:	2200      	movs	r2, #0
 8005d76:	2100      	movs	r1, #0
 8005d78:	201d      	movs	r0, #29
 8005d7a:	f003 fe32 	bl	80099e2 <HAL_NVIC_SetPriority>
	printf("SM_EnablePwmToAux: HAL_NVIC_EnableIRQ\n");
 8005d7e:	4826      	ldr	r0, [pc, #152]	; (8005e18 <SM_EnablePwmToAux+0x260>)
 8005d80:	f009 ffa4 	bl	800fccc <puts>
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8005d84:	201d      	movs	r0, #29
 8005d86:	f003 fe46 	bl	8009a16 <HAL_NVIC_EnableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspInit 1 */
	printf("SM_EnablePwmToAux: HAL_TIM_PWM_Start\n");
 8005d8a:	4824      	ldr	r0, [pc, #144]	; (8005e1c <SM_EnablePwmToAux+0x264>)
 8005d8c:	f009 ff9e 	bl	800fccc <puts>
	if ((res == HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 8005d90:	2100      	movs	r1, #0
 8005d92:	4815      	ldr	r0, [pc, #84]	; (8005de8 <SM_EnablePwmToAux+0x230>)
 8005d94:	f006 f9c2 	bl	800c11c <HAL_TIM_PWM_Start>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	461a      	mov	r2, r3
 8005d9c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d107      	bne.n	8005db4 <SM_EnablePwmToAux+0x1fc>
	{
		printf("SM_EnablePwmToAux HAL_TIM_PWM_Start() Result:%u\n",res);
 8005da4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8005da8:	4619      	mov	r1, r3
 8005daa:	481d      	ldr	r0, [pc, #116]	; (8005e20 <SM_EnablePwmToAux+0x268>)
 8005dac:	f009 ff1a 	bl	800fbe4 <iprintf>
		Error_Handler();
 8005db0:	f001 fae2 	bl	8007378 <Error_Handler>
	}

	printf("SM_EnablePwmToAux: GO_ApplyPresetToSignal\n");
 8005db4:	481b      	ldr	r0, [pc, #108]	; (8005e24 <SM_EnablePwmToAux+0x26c>)
 8005db6:	f009 ff89 	bl	800fccc <puts>
	GO_ApplyPresetToSignal(eDefaultGainPreset);
 8005dba:	2007      	movs	r0, #7
 8005dbc:	f7ff fd20 	bl	8005800 <GO_ApplyPresetToSignal>

	// 50% duty cycle
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->CCR1 = 32768\n");
 8005dc0:	4819      	ldr	r0, [pc, #100]	; (8005e28 <SM_EnablePwmToAux+0x270>)
 8005dc2:	f009 ff83 	bl	800fccc <puts>
	PWM_AUX_OUT_TIM->CCR1 = 32768;
 8005dc6:	4b09      	ldr	r3, [pc, #36]	; (8005dec <SM_EnablePwmToAux+0x234>)
 8005dc8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8005dcc:	635a      	str	r2, [r3, #52]	; 0x34
	printf("SM_EnablePwmToAux: PWM_AUX_OUT_TIM->ARR = 65535\n");
 8005dce:	4817      	ldr	r0, [pc, #92]	; (8005e2c <SM_EnablePwmToAux+0x274>)
 8005dd0:	f009 ff7c 	bl	800fccc <puts>
	PWM_AUX_OUT_TIM->ARR = 65535;
 8005dd4:	4b05      	ldr	r3, [pc, #20]	; (8005dec <SM_EnablePwmToAux+0x234>)
 8005dd6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8005dda:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8005ddc:	bf00      	nop
 8005dde:	3758      	adds	r7, #88	; 0x58
 8005de0:	46bd      	mov	sp, r7
 8005de2:	bd80      	pop	{r7, pc}
 8005de4:	08013cd8 	.word	0x08013cd8
 8005de8:	20001f18 	.word	0x20001f18
 8005dec:	40000400 	.word	0x40000400
 8005df0:	08013cec 	.word	0x08013cec
 8005df4:	08013d20 	.word	0x08013d20
 8005df8:	08013d5c 	.word	0x08013d5c
 8005dfc:	08013d8c 	.word	0x08013d8c
 8005e00:	08013dd4 	.word	0x08013dd4
 8005e04:	08013e10 	.word	0x08013e10
 8005e08:	40021000 	.word	0x40021000
 8005e0c:	08013e40 	.word	0x08013e40
 8005e10:	08013e64 	.word	0x08013e64
 8005e14:	08013e9c 	.word	0x08013e9c
 8005e18:	08013ec4 	.word	0x08013ec4
 8005e1c:	08013eec 	.word	0x08013eec
 8005e20:	08013f14 	.word	0x08013f14
 8005e24:	08013f48 	.word	0x08013f48
 8005e28:	08013f74 	.word	0x08013f74
 8005e2c:	08013fa8 	.word	0x08013fa8

08005e30 <SM_DisablePwmToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisablePwmToAux()
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b082      	sub	sp, #8
 8005e34:	af00      	add	r7, sp, #0
	printf("SM_DisablePwmToAux");
 8005e36:	4815      	ldr	r0, [pc, #84]	; (8005e8c <SM_DisablePwmToAux+0x5c>)
 8005e38:	f009 fed4 	bl	800fbe4 <iprintf>

	HAL_StatusTypeDef res = 0;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	71fb      	strb	r3, [r7, #7]


	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 0 */
	printf("SM_DisablePwmToAux: HAL_TIM_PWM_Stop\n");
 8005e40:	4813      	ldr	r0, [pc, #76]	; (8005e90 <SM_DisablePwmToAux+0x60>)
 8005e42:	f009 ff43 	bl	800fccc <puts>
	if ((res == HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1)) != HAL_OK)
 8005e46:	2100      	movs	r1, #0
 8005e48:	4812      	ldr	r0, [pc, #72]	; (8005e94 <SM_DisablePwmToAux+0x64>)
 8005e4a:	f006 fa41 	bl	800c2d0 <HAL_TIM_PWM_Stop>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	461a      	mov	r2, r3
 8005e52:	79fb      	ldrb	r3, [r7, #7]
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d106      	bne.n	8005e66 <SM_DisablePwmToAux+0x36>
	{
		printf("SM_DisablePwmToAux HAL_TIM_PWM_Stop() Result:%u\n",res);
 8005e58:	79fb      	ldrb	r3, [r7, #7]
 8005e5a:	4619      	mov	r1, r3
 8005e5c:	480e      	ldr	r0, [pc, #56]	; (8005e98 <SM_DisablePwmToAux+0x68>)
 8005e5e:	f009 fec1 	bl	800fbe4 <iprintf>
		Error_Handler();
 8005e62:	f001 fa89 	bl	8007378 <Error_Handler>
	}
	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 0 */
	/* Peripheral clock disable */
	printf("SM_DisablePwmToAux __HAL_RCC_PWM_AUX_OUT_TIM_CLK_DISABLE\n");
 8005e66:	480d      	ldr	r0, [pc, #52]	; (8005e9c <SM_DisablePwmToAux+0x6c>)
 8005e68:	f009 ff30 	bl	800fccc <puts>
	__HAL_RCC_TIM3_CLK_DISABLE();
 8005e6c:	4b0c      	ldr	r3, [pc, #48]	; (8005ea0 <SM_DisablePwmToAux+0x70>)
 8005e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e70:	4a0b      	ldr	r2, [pc, #44]	; (8005ea0 <SM_DisablePwmToAux+0x70>)
 8005e72:	f023 0302 	bic.w	r3, r3, #2
 8005e76:	6593      	str	r3, [r2, #88]	; 0x58

	/* PWM_AUX_OUT_TIM interrupt Deinit */
	printf("SM_DisablePwmToAux HAL_NVIC_DisableIRQ\n");
 8005e78:	480a      	ldr	r0, [pc, #40]	; (8005ea4 <SM_DisablePwmToAux+0x74>)
 8005e7a:	f009 ff27 	bl	800fccc <puts>
	HAL_NVIC_DisableIRQ(TIM3_IRQn);
 8005e7e:	201d      	movs	r0, #29
 8005e80:	f003 fdd7 	bl	8009a32 <HAL_NVIC_DisableIRQ>
	/* USER CODE BEGIN PWM_AUX_OUT_TIM_MspDeInit 1 */

	/* USER CODE END PWM_AUX_OUT_TIM_MspDeInit 1 */
}
 8005e84:	bf00      	nop
 8005e86:	3708      	adds	r7, #8
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	08013fd8 	.word	0x08013fd8
 8005e90:	08013fec 	.word	0x08013fec
 8005e94:	20001f18 	.word	0x20001f18
 8005e98:	08014014 	.word	0x08014014
 8005e9c:	08014048 	.word	0x08014048
 8005ea0:	40021000 	.word	0x40021000
 8005ea4:	08014084 	.word	0x08014084

08005ea8 <SM_EnableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_EnableDacToAux()
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b0b2      	sub	sp, #200	; 0xc8
 8005eac:	af00      	add	r7, sp, #0
	printf("SM_EnableDacToAux");
 8005eae:	4860      	ldr	r0, [pc, #384]	; (8006030 <SM_EnableDacToAux+0x188>)
 8005eb0:	f009 fe98 	bl	800fbe4 <iprintf>

	HAL_StatusTypeDef res = 0;
 8005eb4:	2300      	movs	r3, #0
 8005eb6:	f887 30c7 	strb.w	r3, [r7, #199]	; 0xc7
	DAC_ChannelConfTypeDef sConfig = {0};
 8005eba:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005ebe:	2230      	movs	r2, #48	; 0x30
 8005ec0:	2100      	movs	r1, #0
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f009 fa2a 	bl	800f31c <memset>
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ec8:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005ecc:	2200      	movs	r2, #0
 8005ece:	601a      	str	r2, [r3, #0]
 8005ed0:	605a      	str	r2, [r3, #4]
 8005ed2:	609a      	str	r2, [r3, #8]
 8005ed4:	60da      	str	r2, [r3, #12]
 8005ed6:	611a      	str	r2, [r3, #16]
	DAC_HandleTypeDef hdac2;
	DMA_HandleTypeDef hdma_dac2_ch1;
	/** DAC Initialization
	*/
	hdac2.Instance = DAC2;
 8005ed8:	4b56      	ldr	r3, [pc, #344]	; (8006034 <SM_EnableDacToAux+0x18c>)
 8005eda:	66fb      	str	r3, [r7, #108]	; 0x6c
	if ((res == HAL_DAC_Init(&hdac2)) != HAL_OK)
 8005edc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	f003 fdc0 	bl	8009a66 <HAL_DAC_Init>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	461a      	mov	r2, r3
 8005eea:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d107      	bne.n	8005f02 <SM_EnableDacToAux+0x5a>
	{
		printf("SM_EnableDacToAux HAL_DAC_Init() Result:%u\n",res);
 8005ef2:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8005ef6:	4619      	mov	r1, r3
 8005ef8:	484f      	ldr	r0, [pc, #316]	; (8006038 <SM_EnableDacToAux+0x190>)
 8005efa:	f009 fe73 	bl	800fbe4 <iprintf>
		Error_Handler();
 8005efe:	f001 fa3b 	bl	8007378 <Error_Handler>
	}
	/** DAC channel OUT1 config
	*/
	sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005f02:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005f06:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
	sConfig.DAC_DMADoubleDataMode = DISABLE;
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
	sConfig.DAC_SignedFormat = DISABLE;
 8005f10:	2300      	movs	r3, #0
 8005f12:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
	sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8005f16:	2300      	movs	r3, #0
 8005f18:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
	sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8005f1c:	2306      	movs	r3, #6
 8005f1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8005f22:	2300      	movs	r3, #0
 8005f24:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8005f28:	2300      	movs	r3, #0
 8005f2a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
	sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
	sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8005f34:	2300      	movs	r3, #0
 8005f36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	if ((res == HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1)) != HAL_OK)
 8005f3a:	f107 0194 	add.w	r1, r7, #148	; 0x94
 8005f3e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005f42:	2200      	movs	r2, #0
 8005f44:	4618      	mov	r0, r3
 8005f46:	f003 ff6d 	bl	8009e24 <HAL_DAC_ConfigChannel>
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	461a      	mov	r2, r3
 8005f4e:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8005f52:	4293      	cmp	r3, r2
 8005f54:	d107      	bne.n	8005f66 <SM_EnableDacToAux+0xbe>
	{
		printf("SM_EnableDacToAux HAL_DAC_ConfigChannel() Result:%u\n",res);
 8005f56:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8005f5a:	4619      	mov	r1, r3
 8005f5c:	4837      	ldr	r0, [pc, #220]	; (800603c <SM_EnableDacToAux+0x194>)
 8005f5e:	f009 fe41 	bl	800fbe4 <iprintf>
		Error_Handler();
 8005f62:	f001 fa09 	bl	8007378 <Error_Handler>

	/* USER CODE BEGIN DAC2_MspInit 0 */

	/* USER CODE END DAC2_MspInit 0 */
	/* DAC2 clock enable */
	printf("SM_EnableDacToAux __HAL_RCC_DAC2_CLK_ENABLE()\n");
 8005f66:	4836      	ldr	r0, [pc, #216]	; (8006040 <SM_EnableDacToAux+0x198>)
 8005f68:	f009 feb0 	bl	800fccc <puts>
	__HAL_RCC_DAC2_CLK_ENABLE();
 8005f6c:	4b35      	ldr	r3, [pc, #212]	; (8006044 <SM_EnableDacToAux+0x19c>)
 8005f6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f70:	4a34      	ldr	r2, [pc, #208]	; (8006044 <SM_EnableDacToAux+0x19c>)
 8005f72:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005f76:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f78:	4b32      	ldr	r3, [pc, #200]	; (8006044 <SM_EnableDacToAux+0x19c>)
 8005f7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f80:	60bb      	str	r3, [r7, #8]
 8005f82:	68bb      	ldr	r3, [r7, #8]

	printf("SM_EnableDacToAux __HAL_RCC_GPIOA_CLK_ENABLE()\n");
 8005f84:	4830      	ldr	r0, [pc, #192]	; (8006048 <SM_EnableDacToAux+0x1a0>)
 8005f86:	f009 fea1 	bl	800fccc <puts>
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8005f8a:	4b2e      	ldr	r3, [pc, #184]	; (8006044 <SM_EnableDacToAux+0x19c>)
 8005f8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f8e:	4a2d      	ldr	r2, [pc, #180]	; (8006044 <SM_EnableDacToAux+0x19c>)
 8005f90:	f043 0301 	orr.w	r3, r3, #1
 8005f94:	64d3      	str	r3, [r2, #76]	; 0x4c
 8005f96:	4b2b      	ldr	r3, [pc, #172]	; (8006044 <SM_EnableDacToAux+0x19c>)
 8005f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f9a:	f003 0301 	and.w	r3, r3, #1
 8005f9e:	607b      	str	r3, [r7, #4]
 8005fa0:	687b      	ldr	r3, [r7, #4]
	/**DAC2 GPIO Configuration
	PA6     ------> DAC2_OUT1
	*/
	GPIO_InitStruct.Pin = GPIO_PIN_6;
 8005fa2:	2340      	movs	r3, #64	; 0x40
 8005fa4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005fa8:	2303      	movs	r3, #3
 8005faa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
	printf("SM_EnableDacToAux HAL_GPIO_Init()\n");
 8005fb4:	4825      	ldr	r0, [pc, #148]	; (800604c <SM_EnableDacToAux+0x1a4>)
 8005fb6:	f009 fe89 	bl	800fccc <puts>
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005fba:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005fbe:	4619      	mov	r1, r3
 8005fc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005fc4:	f004 fc30 	bl	800a828 <HAL_GPIO_Init>

	/* DAC2 DMA Init */
	/* DAC2_CH1 Init */
	hdma_dac2_ch1.Instance = DMA1_Channel3;
 8005fc8:	4b21      	ldr	r3, [pc, #132]	; (8006050 <SM_EnableDacToAux+0x1a8>)
 8005fca:	60fb      	str	r3, [r7, #12]
	hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8005fcc:	2329      	movs	r3, #41	; 0x29
 8005fce:	613b      	str	r3, [r7, #16]
	hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8005fd0:	2310      	movs	r3, #16
 8005fd2:	617b      	str	r3, [r7, #20]
	hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	61bb      	str	r3, [r7, #24]
	hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8005fd8:	2380      	movs	r3, #128	; 0x80
 8005fda:	61fb      	str	r3, [r7, #28]
	hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8005fdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005fe0:	623b      	str	r3, [r7, #32]
	hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8005fe2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005fe6:	627b      	str	r3, [r7, #36]	; 0x24
	hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8005fe8:	2320      	movs	r3, #32
 8005fea:	62bb      	str	r3, [r7, #40]	; 0x28
	hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8005fec:	2300      	movs	r3, #0
 8005fee:	62fb      	str	r3, [r7, #44]	; 0x2c
	if ((res == HAL_DMA_Init(&hdma_dac2_ch1)) != HAL_OK)
 8005ff0:	f107 030c 	add.w	r3, r7, #12
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	f004 f94b 	bl	800a290 <HAL_DMA_Init>
 8005ffa:	4603      	mov	r3, r0
 8005ffc:	461a      	mov	r2, r3
 8005ffe:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 8006002:	4293      	cmp	r3, r2
 8006004:	d107      	bne.n	8006016 <SM_EnableDacToAux+0x16e>
	{
		printf("SM_EnableDacToAux HAL_DMA_Init() Result:%u\n",res);
 8006006:	f897 30c7 	ldrb.w	r3, [r7, #199]	; 0xc7
 800600a:	4619      	mov	r1, r3
 800600c:	4811      	ldr	r0, [pc, #68]	; (8006054 <SM_EnableDacToAux+0x1ac>)
 800600e:	f009 fde9 	bl	800fbe4 <iprintf>
		Error_Handler();
 8006012:	f001 f9b1 	bl	8007378 <Error_Handler>
	}

	printf("SM_EnableDacToAux __HAL_LINKDMA()\n");
 8006016:	4810      	ldr	r0, [pc, #64]	; (8006058 <SM_EnableDacToAux+0x1b0>)
 8006018:	f009 fe58 	bl	800fccc <puts>
	__HAL_LINKDMA(&hdac2,DMA_Handle1,hdma_dac2_ch1);
 800601c:	f107 030c 	add.w	r3, r7, #12
 8006020:	677b      	str	r3, [r7, #116]	; 0x74
 8006022:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8006026:	637b      	str	r3, [r7, #52]	; 0x34

    //GO_ApplyPresetToAux(eDefaultGainPreset);
}
 8006028:	bf00      	nop
 800602a:	37c8      	adds	r7, #200	; 0xc8
 800602c:	46bd      	mov	sp, r7
 800602e:	bd80      	pop	{r7, pc}
 8006030:	080140ac 	.word	0x080140ac
 8006034:	50000c00 	.word	0x50000c00
 8006038:	080140c0 	.word	0x080140c0
 800603c:	080140ec 	.word	0x080140ec
 8006040:	08014124 	.word	0x08014124
 8006044:	40021000 	.word	0x40021000
 8006048:	08014154 	.word	0x08014154
 800604c:	08014184 	.word	0x08014184
 8006050:	40020030 	.word	0x40020030
 8006054:	080141a8 	.word	0x080141a8
 8006058:	080141d4 	.word	0x080141d4

0800605c <SM_DisableDacToAux>:
 *	@param None
 *	@retval None
 *
 */
void SM_DisableDacToAux()
{
 800605c:	b580      	push	{r7, lr}
 800605e:	af00      	add	r7, sp, #0


	printf("SM_DisableDacToAux\n");
 8006060:	4806      	ldr	r0, [pc, #24]	; (800607c <SM_DisableDacToAux+0x20>)
 8006062:	f009 fe33 	bl	800fccc <puts>
    //__HAL_RCC_DAC2_CLK_DISABLE();

    /**DAC2 GPIO Configuration
    PA6     ------> DAC2_OUT1
    */
	printf("SM_DisableDacToAux HAL_GPIO_DeInit\n");
 8006066:	4806      	ldr	r0, [pc, #24]	; (8006080 <SM_DisableDacToAux+0x24>)
 8006068:	f009 fe30 	bl	800fccc <puts>
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 800606c:	2140      	movs	r1, #64	; 0x40
 800606e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006072:	f004 fd5b 	bl	800ab2c <HAL_GPIO_DeInit>

}
 8006076:	bf00      	nop
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	080141f8 	.word	0x080141f8
 8006080:	0801420c 	.word	0x0801420c

08006084 <SM_GetEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
uint16_t SM_GetEncoderValue(eEncoder_Direction direction)
{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
 800608a:	4603      	mov	r3, r0
 800608c:	71fb      	strb	r3, [r7, #7]
	if(direction)
 800608e:	79fb      	ldrb	r3, [r7, #7]
 8006090:	2b00      	cmp	r3, #0
 8006092:	d008      	beq.n	80060a6 <SM_GetEncoderValue+0x22>
	{
		return ENCODER_TIMER->ARR - ENCODER_TIMER->CNT;
 8006094:	4b08      	ldr	r3, [pc, #32]	; (80060b8 <SM_GetEncoderValue+0x34>)
 8006096:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006098:	b29a      	uxth	r2, r3
 800609a:	4b07      	ldr	r3, [pc, #28]	; (80060b8 <SM_GetEncoderValue+0x34>)
 800609c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800609e:	b29b      	uxth	r3, r3
 80060a0:	1ad3      	subs	r3, r2, r3
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	e002      	b.n	80060ac <SM_GetEncoderValue+0x28>
	}
	else
	{
		return ENCODER_TIMER->CNT;
 80060a6:	4b04      	ldr	r3, [pc, #16]	; (80060b8 <SM_GetEncoderValue+0x34>)
 80060a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060aa:	b29b      	uxth	r3, r3
	}
}
 80060ac:	4618      	mov	r0, r3
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr
 80060b8:	40012c00 	.word	0x40012c00

080060bc <SM_GetOutputInHertz>:
 *	@param None
 *	@retval None
 *
 */
float SM_GetOutputInHertz()
{
 80060bc:	b480      	push	{r7}
 80060be:	b085      	sub	sp, #20
 80060c0:	af00      	add	r7, sp, #0
	volatile float output_tm_psc;
	volatile float output_tm_arr;

	// safe-guard against divide by zero
	(OUTPUT_TIMER->PSC == 0) ? (output_tm_psc = 1) : (output_tm_psc = OUTPUT_TIMER->PSC);
 80060c2:	4b1d      	ldr	r3, [pc, #116]	; (8006138 <SM_GetOutputInHertz+0x7c>)
 80060c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d103      	bne.n	80060d2 <SM_GetOutputInHertz+0x16>
 80060ca:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80060ce:	60bb      	str	r3, [r7, #8]
 80060d0:	e007      	b.n	80060e2 <SM_GetOutputInHertz+0x26>
 80060d2:	4b19      	ldr	r3, [pc, #100]	; (8006138 <SM_GetOutputInHertz+0x7c>)
 80060d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060d6:	ee07 3a90 	vmov	s15, r3
 80060da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060de:	edc7 7a02 	vstr	s15, [r7, #8]
	(OUTPUT_TIMER->ARR == 0) ? (output_tm_arr = 1) : (output_tm_arr = OUTPUT_TIMER->ARR);
 80060e2:	4b15      	ldr	r3, [pc, #84]	; (8006138 <SM_GetOutputInHertz+0x7c>)
 80060e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d103      	bne.n	80060f2 <SM_GetOutputInHertz+0x36>
 80060ea:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80060ee:	607b      	str	r3, [r7, #4]
 80060f0:	e007      	b.n	8006102 <SM_GetOutputInHertz+0x46>
 80060f2:	4b11      	ldr	r3, [pc, #68]	; (8006138 <SM_GetOutputInHertz+0x7c>)
 80060f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060f6:	ee07 3a90 	vmov	s15, r3
 80060fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060fe:	edc7 7a01 	vstr	s15, [r7, #4]

	float output_tm_freq = SM_MCLK / (output_tm_psc * output_tm_arr);
 8006102:	ed97 7a02 	vldr	s14, [r7, #8]
 8006106:	edd7 7a01 	vldr	s15, [r7, #4]
 800610a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800610e:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800613c <SM_GetOutputInHertz+0x80>
 8006112:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006116:	edc7 7a03 	vstr	s15, [r7, #12]


	return output_tm_freq / SM_FSAMP;
 800611a:	edd7 7a03 	vldr	s15, [r7, #12]
 800611e:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8006140 <SM_GetOutputInHertz+0x84>
 8006122:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006126:	eef0 7a66 	vmov.f32	s15, s13
}
 800612a:	eeb0 0a67 	vmov.f32	s0, s15
 800612e:	3714      	adds	r7, #20
 8006130:	46bd      	mov	sp, r7
 8006132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006136:	4770      	bx	lr
 8006138:	40013400 	.word	0x40013400
 800613c:	4d2037a0 	.word	0x4d2037a0
 8006140:	42f00000 	.word	0x42f00000

08006144 <SM_ConvertPeriodToHertz>:


float SM_ConvertPeriodToHertz(uint32_t period, uint16_t psc)
{
 8006144:	b480      	push	{r7}
 8006146:	b083      	sub	sp, #12
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	460b      	mov	r3, r1
 800614e:	807b      	strh	r3, [r7, #2]
	(psc == 0) ? (psc = 1) : psc;
 8006150:	887b      	ldrh	r3, [r7, #2]
 8006152:	2b00      	cmp	r3, #0
 8006154:	d101      	bne.n	800615a <SM_ConvertPeriodToHertz+0x16>
 8006156:	2301      	movs	r3, #1
 8006158:	807b      	strh	r3, [r7, #2]

	return (float)SM_MCLK / ( (float)psc * (float)period );
 800615a:	887b      	ldrh	r3, [r7, #2]
 800615c:	ee07 3a90 	vmov	s15, r3
 8006160:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	ee07 3a90 	vmov	s15, r3
 800616a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800616e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006172:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800618c <SM_ConvertPeriodToHertz+0x48>
 8006176:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800617a:	eef0 7a66 	vmov.f32	s15, s13
}
 800617e:	eeb0 0a67 	vmov.f32	s0, s15
 8006182:	370c      	adds	r7, #12
 8006184:	46bd      	mov	sp, r7
 8006186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618a:	4770      	bx	lr
 800618c:	4d2037a0 	.word	0x4d2037a0

08006190 <SM_IsFuncPwmDutyMode>:
	return (SM_MCLK / hertz) / psc;
}


uint8_t SM_IsFuncPwmDutyMode()
{
 8006190:	b480      	push	{r7}
 8006192:	af00      	add	r7, sp, #0
	return duty_adjust_mode;
 8006194:	4b03      	ldr	r3, [pc, #12]	; (80061a4 <SM_IsFuncPwmDutyMode+0x14>)
 8006196:	781b      	ldrb	r3, [r3, #0]
}
 8006198:	4618      	mov	r0, r3
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	20001e96 	.word	0x20001e96

080061a8 <SM_ToggleFuncPwmDutyMode>:

void SM_ToggleFuncPwmDutyMode()
{
 80061a8:	b480      	push	{r7}
 80061aa:	af00      	add	r7, sp, #0
	duty_adjust_mode ^= 1;
 80061ac:	4b05      	ldr	r3, [pc, #20]	; (80061c4 <SM_ToggleFuncPwmDutyMode+0x1c>)
 80061ae:	781b      	ldrb	r3, [r3, #0]
 80061b0:	f083 0301 	eor.w	r3, r3, #1
 80061b4:	b2da      	uxtb	r2, r3
 80061b6:	4b03      	ldr	r3, [pc, #12]	; (80061c4 <SM_ToggleFuncPwmDutyMode+0x1c>)
 80061b8:	701a      	strb	r2, [r3, #0]
}
 80061ba:	bf00      	nop
 80061bc:	46bd      	mov	sp, r7
 80061be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c2:	4770      	bx	lr
 80061c4:	20001e96 	.word	0x20001e96

080061c8 <SM_ResetFuncPwmDutyMode>:

void SM_ResetFuncPwmDutyMode()
{
 80061c8:	b480      	push	{r7}
 80061ca:	af00      	add	r7, sp, #0
	duty_adjust_mode = 0;
 80061cc:	4b03      	ldr	r3, [pc, #12]	; (80061dc <SM_ResetFuncPwmDutyMode+0x14>)
 80061ce:	2200      	movs	r2, #0
 80061d0:	701a      	strb	r2, [r3, #0]

}
 80061d2:	bf00      	nop
 80061d4:	46bd      	mov	sp, r7
 80061d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061da:	4770      	bx	lr
 80061dc:	20001e96 	.word	0x20001e96

080061e0 <VPP_ResetLastEncoderValue>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ResetLastEncoderValue()
{
 80061e0:	b480      	push	{r7}
 80061e2:	af00      	add	r7, sp, #0
	amp_last_encoder_value = 0;
 80061e4:	4b03      	ldr	r3, [pc, #12]	; (80061f4 <VPP_ResetLastEncoderValue+0x14>)
 80061e6:	2200      	movs	r2, #0
 80061e8:	801a      	strh	r2, [r3, #0]
}
 80061ea:	bf00      	nop
 80061ec:	46bd      	mov	sp, r7
 80061ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f2:	4770      	bx	lr
 80061f4:	20001e98 	.word	0x20001e98

080061f8 <VPP_ApplyProfileToSignal>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToSignal(eAmpSettings_t pPresetEnum)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	4603      	mov	r3, r0
 8006200:	71fb      	strb	r3, [r7, #7]
	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 8006202:	79fa      	ldrb	r2, [r7, #7]
 8006204:	4613      	mov	r3, r2
 8006206:	00db      	lsls	r3, r3, #3
 8006208:	1a9b      	subs	r3, r3, r2
 800620a:	009b      	lsls	r3, r3, #2
 800620c:	4a10      	ldr	r2, [pc, #64]	; (8006250 <VPP_ApplyProfileToSignal+0x58>)
 800620e:	4413      	add	r3, r2
 8006210:	60fb      	str	r3, [r7, #12]

	// Set the new  amp profile to the SignalChannel object
	SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile = pNextEncPreset;
 8006212:	2000      	movs	r0, #0
 8006214:	f7ff fcba 	bl	8005b8c <SM_GetOutputChannel>
 8006218:	4602      	mov	r2, r0
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

    // set the gain preset
	GO_ApplyPresetToSignal(pNextEncPreset->gain_preset);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	7a1b      	ldrb	r3, [r3, #8]
 8006224:	4618      	mov	r0, r3
 8006226:	f7ff faeb 	bl	8005800 <GO_ApplyPresetToSignal>

    // Apply the next amplitude setting to the SignalChannel object
    _ProcessSignalDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	edd3 7a04 	vldr	s15, [r3, #16]
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	ed93 7a05 	vldr	s14, [r3, #20]
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	8b1b      	ldrh	r3, [r3, #24]
 800623a:	4618      	mov	r0, r3
 800623c:	eef0 0a47 	vmov.f32	s1, s14
 8006240:	eeb0 0a67 	vmov.f32	s0, s15
 8006244:	f000 f830 	bl	80062a8 <_ProcessSignalDataTable>


}
 8006248:	bf00      	nop
 800624a:	3710      	adds	r7, #16
 800624c:	46bd      	mov	sp, r7
 800624e:	bd80      	pop	{r7, pc}
 8006250:	20000178 	.word	0x20000178

08006254 <VPP_ApplyProfileToAux>:
 *	@param None
 *	@retval None
 *
 */
void VPP_ApplyProfileToAux(eAmpSettings_t pPresetEnum)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	4603      	mov	r3, r0
 800625c:	71fb      	strb	r3, [r7, #7]

	// retrieve the next preset
	AmplitudeProfile_t* pNextEncPreset = &theAmpProfiles[pPresetEnum];
 800625e:	79fa      	ldrb	r2, [r7, #7]
 8006260:	4613      	mov	r3, r2
 8006262:	00db      	lsls	r3, r3, #3
 8006264:	1a9b      	subs	r3, r3, r2
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	4a0e      	ldr	r2, [pc, #56]	; (80062a4 <VPP_ApplyProfileToAux+0x50>)
 800626a:	4413      	add	r3, r2
 800626c:	60fb      	str	r3, [r7, #12]

	// Set the new VPP Preset to the AuxChannel object
	SM_GetOutputChannel(AUX_CHANNEL)->amp_profile = pNextEncPreset;
 800626e:	2001      	movs	r0, #1
 8006270:	f7ff fc8c 	bl	8005b8c <SM_GetOutputChannel>
 8006274:	4602      	mov	r2, r0
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	f8c2 31ec 	str.w	r3, [r2, #492]	; 0x1ec

	 // set the gain preset
	//GO_ApplyPresetToAux(pNextEncPreset->gain_preset);

	// Apply the next amplitude setting to the AuxChannel object
	_ProcessAuxDataTable(pNextEncPreset->neg_gain_coeff, pNextEncPreset->amp_offset , pNextEncPreset->epos);
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	edd3 7a04 	vldr	s15, [r3, #16]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	ed93 7a05 	vldr	s14, [r3, #20]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	8b1b      	ldrh	r3, [r3, #24]
 800628c:	4618      	mov	r0, r3
 800628e:	eef0 0a47 	vmov.f32	s1, s14
 8006292:	eeb0 0a67 	vmov.f32	s0, s15
 8006296:	f000 f88d 	bl	80063b4 <_ProcessAuxDataTable>



}
 800629a:	bf00      	nop
 800629c:	3710      	adds	r7, #16
 800629e:	46bd      	mov	sp, r7
 80062a0:	bd80      	pop	{r7, pc}
 80062a2:	bf00      	nop
 80062a4:	20000178 	.word	0x20000178

080062a8 <_ProcessSignalDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessSignalDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 80062a8:	b580      	push	{r7, lr}
 80062aa:	b08a      	sub	sp, #40	; 0x28
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80062b2:	edc7 0a02 	vstr	s1, [r7, #8]
 80062b6:	4603      	mov	r3, r0
 80062b8:	80fb      	strh	r3, [r7, #6]
	sOutputChannel_t * pTmpOutputChannel = SM_GetOutputChannel(SIGNAL_CHANNEL);
 80062ba:	2000      	movs	r0, #0
 80062bc:	f7ff fc66 	bl	8005b8c <SM_GetOutputChannel>
 80062c0:	6178      	str	r0, [r7, #20]
	if(pTmpOutputChannel->func_profile->func != PWM_FUNC_MODE)
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80062c8:	781b      	ldrb	r3, [r3, #0]
 80062ca:	2b06      	cmp	r3, #6
 80062cc:	d06b      	beq.n	80063a6 <_ProcessSignalDataTable+0xfe>
	{
		// copy refer lookup datat table from SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80062ce:	2300      	movs	r3, #0
 80062d0:	627b      	str	r3, [r7, #36]	; 0x24
 80062d2:	e00c      	b.n	80062ee <_ProcessSignalDataTable+0x46>
		{
			tmpDataTable[i] = pTmpOutputChannel->ref_lut_data[i];
 80062d4:	697b      	ldr	r3, [r7, #20]
 80062d6:	685a      	ldr	r2, [r3, #4]
 80062d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062da:	009b      	lsls	r3, r3, #2
 80062dc:	4413      	add	r3, r2
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	4933      	ldr	r1, [pc, #204]	; (80063b0 <_ProcessSignalDataTable+0x108>)
 80062e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80062e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062ea:	3301      	adds	r3, #1
 80062ec:	627b      	str	r3, [r7, #36]	; 0x24
 80062ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f0:	2b77      	cmp	r3, #119	; 0x77
 80062f2:	ddef      	ble.n	80062d4 <_ProcessSignalDataTable+0x2c>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 80062f4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80062f8:	623b      	str	r3, [r7, #32]
		if(_encoder_value)
 80062fa:	88fb      	ldrh	r3, [r7, #6]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d008      	beq.n	8006312 <_ProcessSignalDataTable+0x6a>
		{
			pos_offset_coeff = (_encoder_value/4);
 8006300:	88fb      	ldrh	r3, [r7, #6]
 8006302:	089b      	lsrs	r3, r3, #2
 8006304:	b29b      	uxth	r3, r3
 8006306:	ee07 3a90 	vmov	s15, r3
 800630a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800630e:	edc7 7a08 	vstr	s15, [r7, #32]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006312:	2300      	movs	r3, #0
 8006314:	61fb      	str	r3, [r7, #28]
 8006316:	e02e      	b.n	8006376 <_ProcessSignalDataTable+0xce>
		{
			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006318:	4a25      	ldr	r2, [pc, #148]	; (80063b0 <_ProcessSignalDataTable+0x108>)
 800631a:	69fb      	ldr	r3, [r7, #28]
 800631c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006320:	ee07 3a90 	vmov	s15, r3
 8006324:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006328:	edd7 7a03 	vldr	s15, [r7, #12]
 800632c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006330:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006334:	ee17 1a90 	vmov	r1, s15
 8006338:	4a1d      	ldr	r2, [pc, #116]	; (80063b0 <_ProcessSignalDataTable+0x108>)
 800633a:	69fb      	ldr	r3, [r7, #28]
 800633c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006340:	4a1b      	ldr	r2, [pc, #108]	; (80063b0 <_ProcessSignalDataTable+0x108>)
 8006342:	69fb      	ldr	r3, [r7, #28]
 8006344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006348:	ee07 3a90 	vmov	s15, r3
 800634c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006350:	edd7 7a08 	vldr	s15, [r7, #32]
 8006354:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006358:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800635c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006360:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006364:	ee17 1a90 	vmov	r1, s15
 8006368:	4a11      	ldr	r2, [pc, #68]	; (80063b0 <_ProcessSignalDataTable+0x108>)
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	3301      	adds	r3, #1
 8006374:	61fb      	str	r3, [r7, #28]
 8006376:	69fb      	ldr	r3, [r7, #28]
 8006378:	2b77      	cmp	r3, #119	; 0x77
 800637a:	ddcd      	ble.n	8006318 <_ProcessSignalDataTable+0x70>
		}

		// restore lookup table copy to active lookup table in SignalChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 800637c:	2300      	movs	r3, #0
 800637e:	61bb      	str	r3, [r7, #24]
 8006380:	e00e      	b.n	80063a0 <_ProcessSignalDataTable+0xf8>
		{
			SM_GetOutputChannel(SIGNAL_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8006382:	2000      	movs	r0, #0
 8006384:	f7ff fc02 	bl	8005b8c <SM_GetOutputChannel>
 8006388:	4601      	mov	r1, r0
 800638a:	4a09      	ldr	r2, [pc, #36]	; (80063b0 <_ProcessSignalDataTable+0x108>)
 800638c:	69bb      	ldr	r3, [r7, #24]
 800638e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006392:	69bb      	ldr	r3, [r7, #24]
 8006394:	3302      	adds	r3, #2
 8006396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 800639a:	69bb      	ldr	r3, [r7, #24]
 800639c:	3301      	adds	r3, #1
 800639e:	61bb      	str	r3, [r7, #24]
 80063a0:	69bb      	ldr	r3, [r7, #24]
 80063a2:	2b77      	cmp	r3, #119	; 0x77
 80063a4:	dded      	ble.n	8006382 <_ProcessSignalDataTable+0xda>
		}
	}

}
 80063a6:	bf00      	nop
 80063a8:	3728      	adds	r7, #40	; 0x28
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}
 80063ae:	bf00      	nop
 80063b0:	20002354 	.word	0x20002354

080063b4 <_ProcessAuxDataTable>:
 *	@param None
 *	@retval None
 *
 */
void _ProcessAuxDataTable(float _neg_gain_coeff, float amp_offset, uint16_t _encoder_value)
{
 80063b4:	b580      	push	{r7, lr}
 80063b6:	b088      	sub	sp, #32
 80063b8:	af00      	add	r7, sp, #0
 80063ba:	ed87 0a03 	vstr	s0, [r7, #12]
 80063be:	edc7 0a02 	vstr	s1, [r7, #8]
 80063c2:	4603      	mov	r3, r0
 80063c4:	80fb      	strh	r3, [r7, #6]
	if(SM_GetOutputChannel(AUX_CHANNEL)->func_profile->func != PWM_FUNC_MODE)
 80063c6:	2001      	movs	r0, #1
 80063c8:	f7ff fbe0 	bl	8005b8c <SM_GetOutputChannel>
 80063cc:	4603      	mov	r3, r0
 80063ce:	f8d3 31e8 	ldr.w	r3, [r3, #488]	; 0x1e8
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	2b06      	cmp	r3, #6
 80063d6:	d059      	beq.n	800648c <_ProcessAuxDataTable+0xd8>
	{
		// copy refer lookup datat table from AuxChannel object
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80063d8:	2300      	movs	r3, #0
 80063da:	61fb      	str	r3, [r7, #28]
 80063dc:	e00f      	b.n	80063fe <_ProcessAuxDataTable+0x4a>
		{
			tmpDataTable[i] = SM_GetOutputChannel(AUX_CHANNEL)->ref_lut_data[i];
 80063de:	2001      	movs	r0, #1
 80063e0:	f7ff fbd4 	bl	8005b8c <SM_GetOutputChannel>
 80063e4:	4603      	mov	r3, r0
 80063e6:	685a      	ldr	r2, [r3, #4]
 80063e8:	69fb      	ldr	r3, [r7, #28]
 80063ea:	009b      	lsls	r3, r3, #2
 80063ec:	4413      	add	r3, r2
 80063ee:	681a      	ldr	r2, [r3, #0]
 80063f0:	4933      	ldr	r1, [pc, #204]	; (80064c0 <_ProcessAuxDataTable+0x10c>)
 80063f2:	69fb      	ldr	r3, [r7, #28]
 80063f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 80063f8:	69fb      	ldr	r3, [r7, #28]
 80063fa:	3301      	adds	r3, #1
 80063fc:	61fb      	str	r3, [r7, #28]
 80063fe:	69fb      	ldr	r3, [r7, #28]
 8006400:	2b77      	cmp	r3, #119	; 0x77
 8006402:	ddec      	ble.n	80063de <_ProcessAuxDataTable+0x2a>
		}

		// calculate positive offset coefficient from encoder position
		float pos_offset_coeff = 1;
 8006404:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8006408:	61bb      	str	r3, [r7, #24]
		if(_encoder_value)
 800640a:	88fb      	ldrh	r3, [r7, #6]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d008      	beq.n	8006422 <_ProcessAuxDataTable+0x6e>
		{
			pos_offset_coeff = (_encoder_value/4);
 8006410:	88fb      	ldrh	r3, [r7, #6]
 8006412:	089b      	lsrs	r3, r3, #2
 8006414:	b29b      	uxth	r3, r3
 8006416:	ee07 3a90 	vmov	s15, r3
 800641a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800641e:	edc7 7a06 	vstr	s15, [r7, #24]
		}

		// adjust amplitude and offset of lookup table copy
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006422:	2300      	movs	r3, #0
 8006424:	617b      	str	r3, [r7, #20]
 8006426:	e02e      	b.n	8006486 <_ProcessAuxDataTable+0xd2>
		{

			tmpDataTable[i] = tmpDataTable[i] * (_neg_gain_coeff);
 8006428:	4a25      	ldr	r2, [pc, #148]	; (80064c0 <_ProcessAuxDataTable+0x10c>)
 800642a:	697b      	ldr	r3, [r7, #20]
 800642c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006430:	ee07 3a90 	vmov	s15, r3
 8006434:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006438:	edd7 7a03 	vldr	s15, [r7, #12]
 800643c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006444:	ee17 1a90 	vmov	r1, s15
 8006448:	4a1d      	ldr	r2, [pc, #116]	; (80064c0 <_ProcessAuxDataTable+0x10c>)
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			tmpDataTable[i] = tmpDataTable[i] + (AMP_OFFSET * pos_offset_coeff);
 8006450:	4a1b      	ldr	r2, [pc, #108]	; (80064c0 <_ProcessAuxDataTable+0x10c>)
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006458:	ee07 3a90 	vmov	s15, r3
 800645c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006460:	edd7 7a06 	vldr	s15, [r7, #24]
 8006464:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8006468:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800646c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006470:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006474:	ee17 1a90 	vmov	r1, s15
 8006478:	4a11      	ldr	r2, [pc, #68]	; (80064c0 <_ProcessAuxDataTable+0x10c>)
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		for(int i = 0; i < SINE_DATA_SIZE; i++)
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	3301      	adds	r3, #1
 8006484:	617b      	str	r3, [r7, #20]
 8006486:	697b      	ldr	r3, [r7, #20]
 8006488:	2b77      	cmp	r3, #119	; 0x77
 800648a:	ddcd      	ble.n	8006428 <_ProcessAuxDataTable+0x74>
		}
	}


	// restore lookup table copy to active lookup table in SignalChannel object
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 800648c:	2300      	movs	r3, #0
 800648e:	613b      	str	r3, [r7, #16]
 8006490:	e00e      	b.n	80064b0 <_ProcessAuxDataTable+0xfc>
	{
		SM_GetOutputChannel(AUX_CHANNEL)->dsp_lut_data[i] = tmpDataTable[i];
 8006492:	2001      	movs	r0, #1
 8006494:	f7ff fb7a 	bl	8005b8c <SM_GetOutputChannel>
 8006498:	4601      	mov	r1, r0
 800649a:	4a09      	ldr	r2, [pc, #36]	; (80064c0 <_ProcessAuxDataTable+0x10c>)
 800649c:	693b      	ldr	r3, [r7, #16]
 800649e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80064a2:	693b      	ldr	r3, [r7, #16]
 80064a4:	3302      	adds	r3, #2
 80064a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for(int i = 0; i < SINE_DATA_SIZE; i++)
 80064aa:	693b      	ldr	r3, [r7, #16]
 80064ac:	3301      	adds	r3, #1
 80064ae:	613b      	str	r3, [r7, #16]
 80064b0:	693b      	ldr	r3, [r7, #16]
 80064b2:	2b77      	cmp	r3, #119	; 0x77
 80064b4:	dded      	ble.n	8006492 <_ProcessAuxDataTable+0xde>
	}
}
 80064b6:	bf00      	nop
 80064b8:	3720      	adds	r7, #32
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
 80064be:	bf00      	nop
 80064c0:	20002354 	.word	0x20002354

080064c4 <VPP_MapEncoderPositionToSignalOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToSignalOutput(uint16_t pEncoderValue)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b084      	sub	sp, #16
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	4603      	mov	r3, r0
 80064cc:	80fb      	strh	r3, [r7, #6]
	eAmpSettings_t tmpAmp = SM_GetOutputChannel(SIGNAL_CHANNEL)->amp_profile->amp_setting;
 80064ce:	2000      	movs	r0, #0
 80064d0:	f7ff fb5c 	bl	8005b8c <SM_GetOutputChannel>
 80064d4:	4603      	mov	r3, r0
 80064d6:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 80064da:	781b      	ldrb	r3, [r3, #0]
 80064dc:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 80064de:	4b15      	ldr	r3, [pc, #84]	; (8006534 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 80064e0:	881b      	ldrh	r3, [r3, #0]
 80064e2:	88fa      	ldrh	r2, [r7, #6]
 80064e4:	429a      	cmp	r2, r3
 80064e6:	d90c      	bls.n	8006502 <VPP_MapEncoderPositionToSignalOutput+0x3e>
	{
		tmpAmp++;
 80064e8:	7bfb      	ldrb	r3, [r7, #15]
 80064ea:	3301      	adds	r3, #1
 80064ec:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 80064ee:	7bfb      	ldrb	r3, [r7, #15]
 80064f0:	2b61      	cmp	r3, #97	; 0x61
 80064f2:	d901      	bls.n	80064f8 <VPP_MapEncoderPositionToSignalOutput+0x34>
 80064f4:	2361      	movs	r3, #97	; 0x61
 80064f6:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 80064f8:	7bfb      	ldrb	r3, [r7, #15]
 80064fa:	4618      	mov	r0, r3
 80064fc:	f7ff fe7c 	bl	80061f8 <VPP_ApplyProfileToSignal>
 8006500:	e010      	b.n	8006524 <VPP_MapEncoderPositionToSignalOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8006502:	4b0c      	ldr	r3, [pc, #48]	; (8006534 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006504:	881b      	ldrh	r3, [r3, #0]
 8006506:	88fa      	ldrh	r2, [r7, #6]
 8006508:	429a      	cmp	r2, r3
 800650a:	d20b      	bcs.n	8006524 <VPP_MapEncoderPositionToSignalOutput+0x60>
	{
		tmpAmp--;
 800650c:	7bfb      	ldrb	r3, [r7, #15]
 800650e:	3b01      	subs	r3, #1
 8006510:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8006512:	7bfb      	ldrb	r3, [r7, #15]
 8006514:	2b61      	cmp	r3, #97	; 0x61
 8006516:	d901      	bls.n	800651c <VPP_MapEncoderPositionToSignalOutput+0x58>
 8006518:	2300      	movs	r3, #0
 800651a:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToSignal(tmpAmp);
 800651c:	7bfb      	ldrb	r3, [r7, #15]
 800651e:	4618      	mov	r0, r3
 8006520:	f7ff fe6a 	bl	80061f8 <VPP_ApplyProfileToSignal>
	}
	amp_last_encoder_value = pEncoderValue;
 8006524:	4a03      	ldr	r2, [pc, #12]	; (8006534 <VPP_MapEncoderPositionToSignalOutput+0x70>)
 8006526:	88fb      	ldrh	r3, [r7, #6]
 8006528:	8013      	strh	r3, [r2, #0]

}
 800652a:	bf00      	nop
 800652c:	3710      	adds	r7, #16
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	20001e98 	.word	0x20001e98

08006538 <VPP_MapEncoderPositionToAuxOutput>:
 *
 *	@retval None
 *
 */
void VPP_MapEncoderPositionToAuxOutput(uint16_t pEncoderValue)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b084      	sub	sp, #16
 800653c:	af00      	add	r7, sp, #0
 800653e:	4603      	mov	r3, r0
 8006540:	80fb      	strh	r3, [r7, #6]

	eAmpSettings_t tmpAmp = SM_GetOutputChannel(AUX_CHANNEL)->amp_profile->amp_setting;
 8006542:	2001      	movs	r0, #1
 8006544:	f7ff fb22 	bl	8005b8c <SM_GetOutputChannel>
 8006548:	4603      	mov	r3, r0
 800654a:	f8d3 31ec 	ldr.w	r3, [r3, #492]	; 0x1ec
 800654e:	781b      	ldrb	r3, [r3, #0]
 8006550:	73fb      	strb	r3, [r7, #15]
	if(pEncoderValue > amp_last_encoder_value)
 8006552:	4b15      	ldr	r3, [pc, #84]	; (80065a8 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8006554:	881b      	ldrh	r3, [r3, #0]
 8006556:	88fa      	ldrh	r2, [r7, #6]
 8006558:	429a      	cmp	r2, r3
 800655a:	d90c      	bls.n	8006576 <VPP_MapEncoderPositionToAuxOutput+0x3e>
	{
		tmpAmp++;
 800655c:	7bfb      	ldrb	r3, [r7, #15]
 800655e:	3301      	adds	r3, #1
 8006560:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP98;
 8006562:	7bfb      	ldrb	r3, [r7, #15]
 8006564:	2b61      	cmp	r3, #97	; 0x61
 8006566:	d901      	bls.n	800656c <VPP_MapEncoderPositionToAuxOutput+0x34>
 8006568:	2361      	movs	r3, #97	; 0x61
 800656a:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 800656c:	7bfb      	ldrb	r3, [r7, #15]
 800656e:	4618      	mov	r0, r3
 8006570:	f7ff fe70 	bl	8006254 <VPP_ApplyProfileToAux>
 8006574:	e010      	b.n	8006598 <VPP_MapEncoderPositionToAuxOutput+0x60>
	}
	else if (pEncoderValue < amp_last_encoder_value)
 8006576:	4b0c      	ldr	r3, [pc, #48]	; (80065a8 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 8006578:	881b      	ldrh	r3, [r3, #0]
 800657a:	88fa      	ldrh	r2, [r7, #6]
 800657c:	429a      	cmp	r2, r3
 800657e:	d20b      	bcs.n	8006598 <VPP_MapEncoderPositionToAuxOutput+0x60>
	{
		tmpAmp--;
 8006580:	7bfb      	ldrb	r3, [r7, #15]
 8006582:	3b01      	subs	r3, #1
 8006584:	73fb      	strb	r3, [r7, #15]
		if(tmpAmp > MAX_VPP_PRESETS-1) tmpAmp = VPP01;
 8006586:	7bfb      	ldrb	r3, [r7, #15]
 8006588:	2b61      	cmp	r3, #97	; 0x61
 800658a:	d901      	bls.n	8006590 <VPP_MapEncoderPositionToAuxOutput+0x58>
 800658c:	2300      	movs	r3, #0
 800658e:	73fb      	strb	r3, [r7, #15]
		VPP_ApplyProfileToAux(tmpAmp);
 8006590:	7bfb      	ldrb	r3, [r7, #15]
 8006592:	4618      	mov	r0, r3
 8006594:	f7ff fe5e 	bl	8006254 <VPP_ApplyProfileToAux>
	}
	amp_last_encoder_value = pEncoderValue;
 8006598:	4a03      	ldr	r2, [pc, #12]	; (80065a8 <VPP_MapEncoderPositionToAuxOutput+0x70>)
 800659a:	88fb      	ldrh	r3, [r7, #6]
 800659c:	8013      	strh	r3, [r2, #0]

}
 800659e:	bf00      	nop
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	20001e98 	.word	0x20001e98

080065ac <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80065ac:	b580      	push	{r7, lr}
 80065ae:	b08c      	sub	sp, #48	; 0x30
 80065b0:	af00      	add	r7, sp, #0
  ADC_MultiModeTypeDef multimode = {0};
 80065b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80065b6:	2200      	movs	r2, #0
 80065b8:	601a      	str	r2, [r3, #0]
 80065ba:	605a      	str	r2, [r3, #4]
 80065bc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80065be:	1d3b      	adds	r3, r7, #4
 80065c0:	2220      	movs	r2, #32
 80065c2:	2100      	movs	r1, #0
 80065c4:	4618      	mov	r0, r3
 80065c6:	f008 fea9 	bl	800f31c <memset>

  /** Common config 
  */
  hadc1.Instance = ADC1;
 80065ca:	4b32      	ldr	r3, [pc, #200]	; (8006694 <MX_ADC1_Init+0xe8>)
 80065cc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80065d0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80065d2:	4b30      	ldr	r3, [pc, #192]	; (8006694 <MX_ADC1_Init+0xe8>)
 80065d4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80065d8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80065da:	4b2e      	ldr	r3, [pc, #184]	; (8006694 <MX_ADC1_Init+0xe8>)
 80065dc:	2200      	movs	r2, #0
 80065de:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80065e0:	4b2c      	ldr	r3, [pc, #176]	; (8006694 <MX_ADC1_Init+0xe8>)
 80065e2:	2200      	movs	r2, #0
 80065e4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80065e6:	4b2b      	ldr	r3, [pc, #172]	; (8006694 <MX_ADC1_Init+0xe8>)
 80065e8:	2200      	movs	r2, #0
 80065ea:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80065ec:	4b29      	ldr	r3, [pc, #164]	; (8006694 <MX_ADC1_Init+0xe8>)
 80065ee:	2200      	movs	r2, #0
 80065f0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80065f2:	4b28      	ldr	r3, [pc, #160]	; (8006694 <MX_ADC1_Init+0xe8>)
 80065f4:	2204      	movs	r2, #4
 80065f6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80065f8:	4b26      	ldr	r3, [pc, #152]	; (8006694 <MX_ADC1_Init+0xe8>)
 80065fa:	2200      	movs	r2, #0
 80065fc:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80065fe:	4b25      	ldr	r3, [pc, #148]	; (8006694 <MX_ADC1_Init+0xe8>)
 8006600:	2201      	movs	r2, #1
 8006602:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8006604:	4b23      	ldr	r3, [pc, #140]	; (8006694 <MX_ADC1_Init+0xe8>)
 8006606:	2201      	movs	r2, #1
 8006608:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800660a:	4b22      	ldr	r3, [pc, #136]	; (8006694 <MX_ADC1_Init+0xe8>)
 800660c:	2200      	movs	r2, #0
 800660e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8006612:	4b20      	ldr	r3, [pc, #128]	; (8006694 <MX_ADC1_Init+0xe8>)
 8006614:	2200      	movs	r2, #0
 8006616:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8006618:	4b1e      	ldr	r3, [pc, #120]	; (8006694 <MX_ADC1_Init+0xe8>)
 800661a:	2200      	movs	r2, #0
 800661c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800661e:	4b1d      	ldr	r3, [pc, #116]	; (8006694 <MX_ADC1_Init+0xe8>)
 8006620:	2201      	movs	r2, #1
 8006622:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8006626:	4b1b      	ldr	r3, [pc, #108]	; (8006694 <MX_ADC1_Init+0xe8>)
 8006628:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800662c:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800662e:	4b19      	ldr	r3, [pc, #100]	; (8006694 <MX_ADC1_Init+0xe8>)
 8006630:	2200      	movs	r2, #0
 8006632:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8006636:	4817      	ldr	r0, [pc, #92]	; (8006694 <MX_ADC1_Init+0xe8>)
 8006638:	f001 ff58 	bl	80084ec <HAL_ADC_Init>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d001      	beq.n	8006646 <MX_ADC1_Init+0x9a>
  {
    Error_Handler();
 8006642:	f000 fe99 	bl	8007378 <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8006646:	2300      	movs	r3, #0
 8006648:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800664a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800664e:	4619      	mov	r1, r3
 8006650:	4810      	ldr	r0, [pc, #64]	; (8006694 <MX_ADC1_Init+0xe8>)
 8006652:	f002 fce1 	bl	8009018 <HAL_ADCEx_MultiModeConfigChannel>
 8006656:	4603      	mov	r3, r0
 8006658:	2b00      	cmp	r3, #0
 800665a:	d001      	beq.n	8006660 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 800665c:	f000 fe8c 	bl	8007378 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8006660:	4b0d      	ldr	r3, [pc, #52]	; (8006698 <MX_ADC1_Init+0xec>)
 8006662:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8006664:	2306      	movs	r3, #6
 8006666:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8006668:	2300      	movs	r3, #0
 800666a:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800666c:	237f      	movs	r3, #127	; 0x7f
 800666e:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8006670:	2304      	movs	r3, #4
 8006672:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8006674:	2300      	movs	r3, #0
 8006676:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8006678:	1d3b      	adds	r3, r7, #4
 800667a:	4619      	mov	r1, r3
 800667c:	4805      	ldr	r0, [pc, #20]	; (8006694 <MX_ADC1_Init+0xe8>)
 800667e:	f002 f8f5 	bl	800886c <HAL_ADC_ConfigChannel>
 8006682:	4603      	mov	r3, r0
 8006684:	2b00      	cmp	r3, #0
 8006686:	d001      	beq.n	800668c <MX_ADC1_Init+0xe0>
  {
    Error_Handler();
 8006688:	f000 fe76 	bl	8007378 <Error_Handler>
  }

}
 800668c:	bf00      	nop
 800668e:	3730      	adds	r7, #48	; 0x30
 8006690:	46bd      	mov	sp, r7
 8006692:	bd80      	pop	{r7, pc}
 8006694:	20002534 	.word	0x20002534
 8006698:	0c900008 	.word	0x0c900008

0800669c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b08a      	sub	sp, #40	; 0x28
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80066a4:	f107 0314 	add.w	r3, r7, #20
 80066a8:	2200      	movs	r2, #0
 80066aa:	601a      	str	r2, [r3, #0]
 80066ac:	605a      	str	r2, [r3, #4]
 80066ae:	609a      	str	r2, [r3, #8]
 80066b0:	60da      	str	r2, [r3, #12]
 80066b2:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80066bc:	d14f      	bne.n	800675e <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80066be:	4b2a      	ldr	r3, [pc, #168]	; (8006768 <HAL_ADC_MspInit+0xcc>)
 80066c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066c2:	4a29      	ldr	r2, [pc, #164]	; (8006768 <HAL_ADC_MspInit+0xcc>)
 80066c4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80066c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066ca:	4b27      	ldr	r3, [pc, #156]	; (8006768 <HAL_ADC_MspInit+0xcc>)
 80066cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066ce:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80066d2:	613b      	str	r3, [r7, #16]
 80066d4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80066d6:	4b24      	ldr	r3, [pc, #144]	; (8006768 <HAL_ADC_MspInit+0xcc>)
 80066d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066da:	4a23      	ldr	r2, [pc, #140]	; (8006768 <HAL_ADC_MspInit+0xcc>)
 80066dc:	f043 0301 	orr.w	r3, r3, #1
 80066e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80066e2:	4b21      	ldr	r3, [pc, #132]	; (8006768 <HAL_ADC_MspInit+0xcc>)
 80066e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066e6:	f003 0301 	and.w	r3, r3, #1
 80066ea:	60fb      	str	r3, [r7, #12]
 80066ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA2     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80066ee:	2304      	movs	r3, #4
 80066f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80066f2:	2303      	movs	r3, #3
 80066f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80066f6:	2300      	movs	r3, #0
 80066f8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80066fa:	f107 0314 	add.w	r3, r7, #20
 80066fe:	4619      	mov	r1, r3
 8006700:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006704:	f004 f890 	bl	800a828 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8006708:	4b18      	ldr	r3, [pc, #96]	; (800676c <HAL_ADC_MspInit+0xd0>)
 800670a:	4a19      	ldr	r2, [pc, #100]	; (8006770 <HAL_ADC_MspInit+0xd4>)
 800670c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800670e:	4b17      	ldr	r3, [pc, #92]	; (800676c <HAL_ADC_MspInit+0xd0>)
 8006710:	2205      	movs	r2, #5
 8006712:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8006714:	4b15      	ldr	r3, [pc, #84]	; (800676c <HAL_ADC_MspInit+0xd0>)
 8006716:	2200      	movs	r2, #0
 8006718:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800671a:	4b14      	ldr	r3, [pc, #80]	; (800676c <HAL_ADC_MspInit+0xd0>)
 800671c:	2200      	movs	r2, #0
 800671e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8006720:	4b12      	ldr	r3, [pc, #72]	; (800676c <HAL_ADC_MspInit+0xd0>)
 8006722:	2280      	movs	r2, #128	; 0x80
 8006724:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006726:	4b11      	ldr	r3, [pc, #68]	; (800676c <HAL_ADC_MspInit+0xd0>)
 8006728:	f44f 7200 	mov.w	r2, #512	; 0x200
 800672c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800672e:	4b0f      	ldr	r3, [pc, #60]	; (800676c <HAL_ADC_MspInit+0xd0>)
 8006730:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006734:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8006736:	4b0d      	ldr	r3, [pc, #52]	; (800676c <HAL_ADC_MspInit+0xd0>)
 8006738:	2220      	movs	r2, #32
 800673a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800673c:	4b0b      	ldr	r3, [pc, #44]	; (800676c <HAL_ADC_MspInit+0xd0>)
 800673e:	2200      	movs	r2, #0
 8006740:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8006742:	480a      	ldr	r0, [pc, #40]	; (800676c <HAL_ADC_MspInit+0xd0>)
 8006744:	f003 fda4 	bl	800a290 <HAL_DMA_Init>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d001      	beq.n	8006752 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 800674e:	f000 fe13 	bl	8007378 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a05      	ldr	r2, [pc, #20]	; (800676c <HAL_ADC_MspInit+0xd0>)
 8006756:	655a      	str	r2, [r3, #84]	; 0x54
 8006758:	4a04      	ldr	r2, [pc, #16]	; (800676c <HAL_ADC_MspInit+0xd0>)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800675e:	bf00      	nop
 8006760:	3728      	adds	r7, #40	; 0x28
 8006762:	46bd      	mov	sp, r7
 8006764:	bd80      	pop	{r7, pc}
 8006766:	bf00      	nop
 8006768:	40021000 	.word	0x40021000
 800676c:	200025a0 	.word	0x200025a0
 8006770:	40020008 	.word	0x40020008

08006774 <MX_COMP1_Init>:

COMP_HandleTypeDef hcomp1;

/* COMP1 init function */
void MX_COMP1_Init(void)
{
 8006774:	b580      	push	{r7, lr}
 8006776:	af00      	add	r7, sp, #0

  hcomp1.Instance = COMP1;
 8006778:	4b0f      	ldr	r3, [pc, #60]	; (80067b8 <MX_COMP1_Init+0x44>)
 800677a:	4a10      	ldr	r2, [pc, #64]	; (80067bc <MX_COMP1_Init+0x48>)
 800677c:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800677e:	4b0e      	ldr	r3, [pc, #56]	; (80067b8 <MX_COMP1_Init+0x44>)
 8006780:	2200      	movs	r2, #0
 8006782:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 8006784:	4b0c      	ldr	r3, [pc, #48]	; (80067b8 <MX_COMP1_Init+0x44>)
 8006786:	4a0e      	ldr	r2, [pc, #56]	; (80067c0 <MX_COMP1_Init+0x4c>)
 8006788:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800678a:	4b0b      	ldr	r3, [pc, #44]	; (80067b8 <MX_COMP1_Init+0x44>)
 800678c:	2200      	movs	r2, #0
 800678e:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8006790:	4b09      	ldr	r3, [pc, #36]	; (80067b8 <MX_COMP1_Init+0x44>)
 8006792:	2200      	movs	r2, #0
 8006794:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8006796:	4b08      	ldr	r3, [pc, #32]	; (80067b8 <MX_COMP1_Init+0x44>)
 8006798:	2200      	movs	r2, #0
 800679a:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800679c:	4b06      	ldr	r3, [pc, #24]	; (80067b8 <MX_COMP1_Init+0x44>)
 800679e:	2200      	movs	r2, #0
 80067a0:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80067a2:	4805      	ldr	r0, [pc, #20]	; (80067b8 <MX_COMP1_Init+0x44>)
 80067a4:	f002 fe8c 	bl	80094c0 <HAL_COMP_Init>
 80067a8:	4603      	mov	r3, r0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d001      	beq.n	80067b2 <MX_COMP1_Init+0x3e>
  {
    Error_Handler();
 80067ae:	f000 fde3 	bl	8007378 <Error_Handler>
  }

}
 80067b2:	bf00      	nop
 80067b4:	bd80      	pop	{r7, pc}
 80067b6:	bf00      	nop
 80067b8:	20002600 	.word	0x20002600
 80067bc:	40010200 	.word	0x40010200
 80067c0:	00800030 	.word	0x00800030

080067c4 <HAL_COMP_MspInit>:

void HAL_COMP_MspInit(COMP_HandleTypeDef* compHandle)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b088      	sub	sp, #32
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80067cc:	f107 030c 	add.w	r3, r7, #12
 80067d0:	2200      	movs	r2, #0
 80067d2:	601a      	str	r2, [r3, #0]
 80067d4:	605a      	str	r2, [r3, #4]
 80067d6:	609a      	str	r2, [r3, #8]
 80067d8:	60da      	str	r2, [r3, #12]
 80067da:	611a      	str	r2, [r3, #16]
  if(compHandle->Instance==COMP1)
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	4a0f      	ldr	r2, [pc, #60]	; (8006820 <HAL_COMP_MspInit+0x5c>)
 80067e2:	4293      	cmp	r3, r2
 80067e4:	d118      	bne.n	8006818 <HAL_COMP_MspInit+0x54>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80067e6:	4b0f      	ldr	r3, [pc, #60]	; (8006824 <HAL_COMP_MspInit+0x60>)
 80067e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067ea:	4a0e      	ldr	r2, [pc, #56]	; (8006824 <HAL_COMP_MspInit+0x60>)
 80067ec:	f043 0301 	orr.w	r3, r3, #1
 80067f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80067f2:	4b0c      	ldr	r3, [pc, #48]	; (8006824 <HAL_COMP_MspInit+0x60>)
 80067f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067f6:	f003 0301 	and.w	r3, r3, #1
 80067fa:	60bb      	str	r3, [r7, #8]
 80067fc:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration    
    PA1     ------> COMP1_INP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80067fe:	2302      	movs	r3, #2
 8006800:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006802:	2303      	movs	r3, #3
 8006804:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006806:	2300      	movs	r3, #0
 8006808:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800680a:	f107 030c 	add.w	r3, r7, #12
 800680e:	4619      	mov	r1, r3
 8006810:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006814:	f004 f808 	bl	800a828 <HAL_GPIO_Init>

  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }
}
 8006818:	bf00      	nop
 800681a:	3720      	adds	r7, #32
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}
 8006820:	40010200 	.word	0x40010200
 8006824:	40021000 	.word	0x40021000

08006828 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac1_ch1;
DMA_HandleTypeDef hdma_dac2_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b08c      	sub	sp, #48	; 0x30
 800682c:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 800682e:	463b      	mov	r3, r7
 8006830:	2230      	movs	r2, #48	; 0x30
 8006832:	2100      	movs	r1, #0
 8006834:	4618      	mov	r0, r3
 8006836:	f008 fd71 	bl	800f31c <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 800683a:	4b1e      	ldr	r3, [pc, #120]	; (80068b4 <MX_DAC1_Init+0x8c>)
 800683c:	4a1e      	ldr	r2, [pc, #120]	; (80068b8 <MX_DAC1_Init+0x90>)
 800683e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8006840:	481c      	ldr	r0, [pc, #112]	; (80068b4 <MX_DAC1_Init+0x8c>)
 8006842:	f003 f910 	bl	8009a66 <HAL_DAC_Init>
 8006846:	4603      	mov	r3, r0
 8006848:	2b00      	cmp	r3, #0
 800684a:	d001      	beq.n	8006850 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 800684c:	f000 fd94 	bl	8007378 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006850:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006854:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8006856:	2300      	movs	r3, #0
 8006858:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800685a:	2300      	movs	r3, #0
 800685c:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800685e:	2300      	movs	r3, #0
 8006860:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 8006862:	2306      	movs	r3, #6
 8006864:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8006866:	2300      	movs	r3, #0
 8006868:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800686a:	2300      	movs	r3, #0
 800686c:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 800686e:	2301      	movs	r3, #1
 8006870:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006872:	2300      	movs	r3, #0
 8006874:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8006876:	463b      	mov	r3, r7
 8006878:	2200      	movs	r2, #0
 800687a:	4619      	mov	r1, r3
 800687c:	480d      	ldr	r0, [pc, #52]	; (80068b4 <MX_DAC1_Init+0x8c>)
 800687e:	f003 fad1 	bl	8009e24 <HAL_DAC_ConfigChannel>
 8006882:	4603      	mov	r3, r0
 8006884:	2b00      	cmp	r3, #0
 8006886:	d001      	beq.n	800688c <MX_DAC1_Init+0x64>
  {
    Error_Handler();
 8006888:	f000 fd76 	bl	8007378 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800688c:	2300      	movs	r3, #0
 800688e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006890:	2301      	movs	r3, #1
 8006892:	61bb      	str	r3, [r7, #24]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8006894:	463b      	mov	r3, r7
 8006896:	2210      	movs	r2, #16
 8006898:	4619      	mov	r1, r3
 800689a:	4806      	ldr	r0, [pc, #24]	; (80068b4 <MX_DAC1_Init+0x8c>)
 800689c:	f003 fac2 	bl	8009e24 <HAL_DAC_ConfigChannel>
 80068a0:	4603      	mov	r3, r0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d001      	beq.n	80068aa <MX_DAC1_Init+0x82>
  {
    Error_Handler();
 80068a6:	f000 fd67 	bl	8007378 <Error_Handler>
  }

}
 80068aa:	bf00      	nop
 80068ac:	3730      	adds	r7, #48	; 0x30
 80068ae:	46bd      	mov	sp, r7
 80068b0:	bd80      	pop	{r7, pc}
 80068b2:	bf00      	nop
 80068b4:	20002638 	.word	0x20002638
 80068b8:	50000800 	.word	0x50000800

080068bc <MX_DAC2_Init>:
/* DAC2 init function */
void MX_DAC2_Init(void)
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b08c      	sub	sp, #48	; 0x30
 80068c0:	af00      	add	r7, sp, #0
  DAC_ChannelConfTypeDef sConfig = {0};
 80068c2:	463b      	mov	r3, r7
 80068c4:	2230      	movs	r2, #48	; 0x30
 80068c6:	2100      	movs	r1, #0
 80068c8:	4618      	mov	r0, r3
 80068ca:	f008 fd27 	bl	800f31c <memset>

  /** DAC Initialization 
  */
  hdac2.Instance = DAC2;
 80068ce:	4b16      	ldr	r3, [pc, #88]	; (8006928 <MX_DAC2_Init+0x6c>)
 80068d0:	4a16      	ldr	r2, [pc, #88]	; (800692c <MX_DAC2_Init+0x70>)
 80068d2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 80068d4:	4814      	ldr	r0, [pc, #80]	; (8006928 <MX_DAC2_Init+0x6c>)
 80068d6:	f003 f8c6 	bl	8009a66 <HAL_DAC_Init>
 80068da:	4603      	mov	r3, r0
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d001      	beq.n	80068e4 <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 80068e0:	f000 fd4a 	bl	8007378 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80068e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80068e8:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80068ea:	2300      	movs	r3, #0
 80068ec:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80068ee:	2300      	movs	r3, #0
 80068f0:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80068f2:	2300      	movs	r3, #0
 80068f4:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_T8_TRGO;
 80068f6:	2306      	movs	r3, #6
 80068f8:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80068fa:	2300      	movs	r3, #0
 80068fc:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80068fe:	2300      	movs	r3, #0
 8006900:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8006902:	2301      	movs	r3, #1
 8006904:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8006906:	2300      	movs	r3, #0
 8006908:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800690a:	463b      	mov	r3, r7
 800690c:	2200      	movs	r2, #0
 800690e:	4619      	mov	r1, r3
 8006910:	4805      	ldr	r0, [pc, #20]	; (8006928 <MX_DAC2_Init+0x6c>)
 8006912:	f003 fa87 	bl	8009e24 <HAL_DAC_ConfigChannel>
 8006916:	4603      	mov	r3, r0
 8006918:	2b00      	cmp	r3, #0
 800691a:	d001      	beq.n	8006920 <MX_DAC2_Init+0x64>
  {
    Error_Handler();
 800691c:	f000 fd2c 	bl	8007378 <Error_Handler>
  }

}
 8006920:	bf00      	nop
 8006922:	3730      	adds	r7, #48	; 0x30
 8006924:	46bd      	mov	sp, r7
 8006926:	bd80      	pop	{r7, pc}
 8006928:	20002624 	.word	0x20002624
 800692c:	50000c00 	.word	0x50000c00

08006930 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b08c      	sub	sp, #48	; 0x30
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006938:	f107 031c 	add.w	r3, r7, #28
 800693c:	2200      	movs	r2, #0
 800693e:	601a      	str	r2, [r3, #0]
 8006940:	605a      	str	r2, [r3, #4]
 8006942:	609a      	str	r2, [r3, #8]
 8006944:	60da      	str	r2, [r3, #12]
 8006946:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	4a56      	ldr	r2, [pc, #344]	; (8006aa8 <HAL_DAC_MspInit+0x178>)
 800694e:	4293      	cmp	r3, r2
 8006950:	d150      	bne.n	80069f4 <HAL_DAC_MspInit+0xc4>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8006952:	4b56      	ldr	r3, [pc, #344]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006954:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006956:	4a55      	ldr	r2, [pc, #340]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006958:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800695c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800695e:	4b53      	ldr	r3, [pc, #332]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006960:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006962:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006966:	61bb      	str	r3, [r7, #24]
 8006968:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800696a:	4b50      	ldr	r3, [pc, #320]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 800696c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800696e:	4a4f      	ldr	r2, [pc, #316]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006970:	f043 0301 	orr.w	r3, r3, #1
 8006974:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006976:	4b4d      	ldr	r3, [pc, #308]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006978:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800697a:	f003 0301 	and.w	r3, r3, #1
 800697e:	617b      	str	r3, [r7, #20]
 8006980:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006982:	2330      	movs	r3, #48	; 0x30
 8006984:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006986:	2303      	movs	r3, #3
 8006988:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800698a:	2300      	movs	r3, #0
 800698c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800698e:	f107 031c 	add.w	r3, r7, #28
 8006992:	4619      	mov	r1, r3
 8006994:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006998:	f003 ff46 	bl	800a828 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 800699c:	4b44      	ldr	r3, [pc, #272]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 800699e:	4a45      	ldr	r2, [pc, #276]	; (8006ab4 <HAL_DAC_MspInit+0x184>)
 80069a0:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 80069a2:	4b43      	ldr	r3, [pc, #268]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069a4:	2206      	movs	r2, #6
 80069a6:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80069a8:	4b41      	ldr	r3, [pc, #260]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069aa:	2210      	movs	r2, #16
 80069ac:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80069ae:	4b40      	ldr	r3, [pc, #256]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069b0:	2200      	movs	r2, #0
 80069b2:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80069b4:	4b3e      	ldr	r3, [pc, #248]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069b6:	2280      	movs	r2, #128	; 0x80
 80069b8:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80069ba:	4b3d      	ldr	r3, [pc, #244]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069c0:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80069c2:	4b3b      	ldr	r3, [pc, #236]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80069c8:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80069ca:	4b39      	ldr	r3, [pc, #228]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069cc:	2220      	movs	r2, #32
 80069ce:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80069d0:	4b37      	ldr	r3, [pc, #220]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80069d6:	4836      	ldr	r0, [pc, #216]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069d8:	f003 fc5a 	bl	800a290 <HAL_DMA_Init>
 80069dc:	4603      	mov	r3, r0
 80069de:	2b00      	cmp	r3, #0
 80069e0:	d001      	beq.n	80069e6 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80069e2:	f000 fcc9 	bl	8007378 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	4a31      	ldr	r2, [pc, #196]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069ea:	609a      	str	r2, [r3, #8]
 80069ec:	4a30      	ldr	r2, [pc, #192]	; (8006ab0 <HAL_DAC_MspInit+0x180>)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }
}
 80069f2:	e054      	b.n	8006a9e <HAL_DAC_MspInit+0x16e>
  else if(dacHandle->Instance==DAC2)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	4a2f      	ldr	r2, [pc, #188]	; (8006ab8 <HAL_DAC_MspInit+0x188>)
 80069fa:	4293      	cmp	r3, r2
 80069fc:	d14f      	bne.n	8006a9e <HAL_DAC_MspInit+0x16e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 80069fe:	4b2b      	ldr	r3, [pc, #172]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a02:	4a2a      	ldr	r2, [pc, #168]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006a04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006a08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a0a:	4b28      	ldr	r3, [pc, #160]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006a0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006a12:	613b      	str	r3, [r7, #16]
 8006a14:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006a16:	4b25      	ldr	r3, [pc, #148]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006a18:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a1a:	4a24      	ldr	r2, [pc, #144]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006a1c:	f043 0301 	orr.w	r3, r3, #1
 8006a20:	64d3      	str	r3, [r2, #76]	; 0x4c
 8006a22:	4b22      	ldr	r3, [pc, #136]	; (8006aac <HAL_DAC_MspInit+0x17c>)
 8006a24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006a26:	f003 0301 	and.w	r3, r3, #1
 8006a2a:	60fb      	str	r3, [r7, #12]
 8006a2c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8006a2e:	2340      	movs	r3, #64	; 0x40
 8006a30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006a32:	2303      	movs	r3, #3
 8006a34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a36:	2300      	movs	r3, #0
 8006a38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006a3a:	f107 031c 	add.w	r3, r7, #28
 8006a3e:	4619      	mov	r1, r3
 8006a40:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006a44:	f003 fef0 	bl	800a828 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel3;
 8006a48:	4b1c      	ldr	r3, [pc, #112]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a4a:	4a1d      	ldr	r2, [pc, #116]	; (8006ac0 <HAL_DAC_MspInit+0x190>)
 8006a4c:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8006a4e:	4b1b      	ldr	r3, [pc, #108]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a50:	2229      	movs	r2, #41	; 0x29
 8006a52:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8006a54:	4b19      	ldr	r3, [pc, #100]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a56:	2210      	movs	r2, #16
 8006a58:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8006a5a:	4b18      	ldr	r3, [pc, #96]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8006a60:	4b16      	ldr	r3, [pc, #88]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a62:	2280      	movs	r2, #128	; 0x80
 8006a64:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8006a66:	4b15      	ldr	r3, [pc, #84]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a68:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006a6c:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8006a6e:	4b13      	ldr	r3, [pc, #76]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a70:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a74:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 8006a76:	4b11      	ldr	r3, [pc, #68]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a78:	2220      	movs	r2, #32
 8006a7a:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8006a7c:	4b0f      	ldr	r3, [pc, #60]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a7e:	2200      	movs	r2, #0
 8006a80:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 8006a82:	480e      	ldr	r0, [pc, #56]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a84:	f003 fc04 	bl	800a290 <HAL_DMA_Init>
 8006a88:	4603      	mov	r3, r0
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d001      	beq.n	8006a92 <HAL_DAC_MspInit+0x162>
      Error_Handler();
 8006a8e:	f000 fc73 	bl	8007378 <Error_Handler>
    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac2_ch1);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	4a09      	ldr	r2, [pc, #36]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a96:	609a      	str	r2, [r3, #8]
 8006a98:	4a08      	ldr	r2, [pc, #32]	; (8006abc <HAL_DAC_MspInit+0x18c>)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6293      	str	r3, [r2, #40]	; 0x28
}
 8006a9e:	bf00      	nop
 8006aa0:	3730      	adds	r7, #48	; 0x30
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
 8006aa6:	bf00      	nop
 8006aa8:	50000800 	.word	0x50000800
 8006aac:	40021000 	.word	0x40021000
 8006ab0:	20001eac 	.word	0x20001eac
 8006ab4:	4002001c 	.word	0x4002001c
 8006ab8:	50000c00 	.word	0x50000c00
 8006abc:	2000264c 	.word	0x2000264c
 8006ac0:	40020030 	.word	0x40020030

08006ac4 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b082      	sub	sp, #8
 8006ac8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8006aca:	4b1a      	ldr	r3, [pc, #104]	; (8006b34 <MX_DMA_Init+0x70>)
 8006acc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ace:	4a19      	ldr	r2, [pc, #100]	; (8006b34 <MX_DMA_Init+0x70>)
 8006ad0:	f043 0304 	orr.w	r3, r3, #4
 8006ad4:	6493      	str	r3, [r2, #72]	; 0x48
 8006ad6:	4b17      	ldr	r3, [pc, #92]	; (8006b34 <MX_DMA_Init+0x70>)
 8006ad8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ada:	f003 0304 	and.w	r3, r3, #4
 8006ade:	607b      	str	r3, [r7, #4]
 8006ae0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8006ae2:	4b14      	ldr	r3, [pc, #80]	; (8006b34 <MX_DMA_Init+0x70>)
 8006ae4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ae6:	4a13      	ldr	r2, [pc, #76]	; (8006b34 <MX_DMA_Init+0x70>)
 8006ae8:	f043 0301 	orr.w	r3, r3, #1
 8006aec:	6493      	str	r3, [r2, #72]	; 0x48
 8006aee:	4b11      	ldr	r3, [pc, #68]	; (8006b34 <MX_DMA_Init+0x70>)
 8006af0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006af2:	f003 0301 	and.w	r3, r3, #1
 8006af6:	603b      	str	r3, [r7, #0]
 8006af8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 1, 0);
 8006afa:	2200      	movs	r2, #0
 8006afc:	2101      	movs	r1, #1
 8006afe:	200b      	movs	r0, #11
 8006b00:	f002 ff6f 	bl	80099e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8006b04:	200b      	movs	r0, #11
 8006b06:	f002 ff86 	bl	8009a16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	2100      	movs	r1, #0
 8006b0e:	200c      	movs	r0, #12
 8006b10:	f002 ff67 	bl	80099e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8006b14:	200c      	movs	r0, #12
 8006b16:	f002 ff7e 	bl	8009a16 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	2100      	movs	r1, #0
 8006b1e:	200d      	movs	r0, #13
 8006b20:	f002 ff5f 	bl	80099e2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8006b24:	200d      	movs	r0, #13
 8006b26:	f002 ff76 	bl	8009a16 <HAL_NVIC_EnableIRQ>

}
 8006b2a:	bf00      	nop
 8006b2c:	3708      	adds	r7, #8
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}
 8006b32:	bf00      	nop
 8006b34:	40021000 	.word	0x40021000

08006b38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b3c:	4b04      	ldr	r3, [pc, #16]	; (8006b50 <__NVIC_GetPriorityGrouping+0x18>)
 8006b3e:	68db      	ldr	r3, [r3, #12]
 8006b40:	0a1b      	lsrs	r3, r3, #8
 8006b42:	f003 0307 	and.w	r3, r3, #7
}
 8006b46:	4618      	mov	r0, r3
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4e:	4770      	bx	lr
 8006b50:	e000ed00 	.word	0xe000ed00

08006b54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b54:	b480      	push	{r7}
 8006b56:	b083      	sub	sp, #12
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	4603      	mov	r3, r0
 8006b5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	db0b      	blt.n	8006b7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b66:	79fb      	ldrb	r3, [r7, #7]
 8006b68:	f003 021f 	and.w	r2, r3, #31
 8006b6c:	4907      	ldr	r1, [pc, #28]	; (8006b8c <__NVIC_EnableIRQ+0x38>)
 8006b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b72:	095b      	lsrs	r3, r3, #5
 8006b74:	2001      	movs	r0, #1
 8006b76:	fa00 f202 	lsl.w	r2, r0, r2
 8006b7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006b7e:	bf00      	nop
 8006b80:	370c      	adds	r7, #12
 8006b82:	46bd      	mov	sp, r7
 8006b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b88:	4770      	bx	lr
 8006b8a:	bf00      	nop
 8006b8c:	e000e100 	.word	0xe000e100

08006b90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	4603      	mov	r3, r0
 8006b98:	6039      	str	r1, [r7, #0]
 8006b9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	db0a      	blt.n	8006bba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	490c      	ldr	r1, [pc, #48]	; (8006bdc <__NVIC_SetPriority+0x4c>)
 8006baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bae:	0112      	lsls	r2, r2, #4
 8006bb0:	b2d2      	uxtb	r2, r2
 8006bb2:	440b      	add	r3, r1
 8006bb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006bb8:	e00a      	b.n	8006bd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bba:	683b      	ldr	r3, [r7, #0]
 8006bbc:	b2da      	uxtb	r2, r3
 8006bbe:	4908      	ldr	r1, [pc, #32]	; (8006be0 <__NVIC_SetPriority+0x50>)
 8006bc0:	79fb      	ldrb	r3, [r7, #7]
 8006bc2:	f003 030f 	and.w	r3, r3, #15
 8006bc6:	3b04      	subs	r3, #4
 8006bc8:	0112      	lsls	r2, r2, #4
 8006bca:	b2d2      	uxtb	r2, r2
 8006bcc:	440b      	add	r3, r1
 8006bce:	761a      	strb	r2, [r3, #24]
}
 8006bd0:	bf00      	nop
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bda:	4770      	bx	lr
 8006bdc:	e000e100 	.word	0xe000e100
 8006be0:	e000ed00 	.word	0xe000ed00

08006be4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b089      	sub	sp, #36	; 0x24
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	60f8      	str	r0, [r7, #12]
 8006bec:	60b9      	str	r1, [r7, #8]
 8006bee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f003 0307 	and.w	r3, r3, #7
 8006bf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006bf8:	69fb      	ldr	r3, [r7, #28]
 8006bfa:	f1c3 0307 	rsb	r3, r3, #7
 8006bfe:	2b04      	cmp	r3, #4
 8006c00:	bf28      	it	cs
 8006c02:	2304      	movcs	r3, #4
 8006c04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c06:	69fb      	ldr	r3, [r7, #28]
 8006c08:	3304      	adds	r3, #4
 8006c0a:	2b06      	cmp	r3, #6
 8006c0c:	d902      	bls.n	8006c14 <NVIC_EncodePriority+0x30>
 8006c0e:	69fb      	ldr	r3, [r7, #28]
 8006c10:	3b03      	subs	r3, #3
 8006c12:	e000      	b.n	8006c16 <NVIC_EncodePriority+0x32>
 8006c14:	2300      	movs	r3, #0
 8006c16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c18:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c1c:	69bb      	ldr	r3, [r7, #24]
 8006c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c22:	43da      	mvns	r2, r3
 8006c24:	68bb      	ldr	r3, [r7, #8]
 8006c26:	401a      	ands	r2, r3
 8006c28:	697b      	ldr	r3, [r7, #20]
 8006c2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c2c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006c30:	697b      	ldr	r3, [r7, #20]
 8006c32:	fa01 f303 	lsl.w	r3, r1, r3
 8006c36:	43d9      	mvns	r1, r3
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c3c:	4313      	orrs	r3, r2
         );
}
 8006c3e:	4618      	mov	r0, r3
 8006c40:	3724      	adds	r7, #36	; 0x24
 8006c42:	46bd      	mov	sp, r7
 8006c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c48:	4770      	bx	lr
	...

08006c4c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8006c4c:	b480      	push	{r7}
 8006c4e:	b085      	sub	sp, #20
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0x3U], (Line >> 16U), Port << (POSITION_VAL((Line >> 16U)) & 0x1FU) );
 8006c56:	4a14      	ldr	r2, [pc, #80]	; (8006ca8 <LL_SYSCFG_SetEXTISource+0x5c>)
 8006c58:	683b      	ldr	r3, [r7, #0]
 8006c5a:	f003 0303 	and.w	r3, r3, #3
 8006c5e:	3302      	adds	r3, #2
 8006c60:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	0c1b      	lsrs	r3, r3, #16
 8006c68:	43db      	mvns	r3, r3
 8006c6a:	ea02 0103 	and.w	r1, r2, r3
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	0c1b      	lsrs	r3, r3, #16
 8006c72:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	fa93 f3a3 	rbit	r3, r3
 8006c7a:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	fab3 f383 	clz	r3, r3
 8006c82:	b2db      	uxtb	r3, r3
 8006c84:	f003 031f 	and.w	r3, r3, #31
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	409a      	lsls	r2, r3
 8006c8c:	4806      	ldr	r0, [pc, #24]	; (8006ca8 <LL_SYSCFG_SetEXTISource+0x5c>)
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	f003 0303 	and.w	r3, r3, #3
 8006c94:	430a      	orrs	r2, r1
 8006c96:	3302      	adds	r3, #2
 8006c98:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8006c9c:	bf00      	nop
 8006c9e:	3714      	adds	r7, #20
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr
 8006ca8:	40010000 	.word	0x40010000

08006cac <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b089      	sub	sp, #36	; 0x24
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	60f8      	str	r0, [r7, #12]
 8006cb4:	60b9      	str	r1, [r7, #8]
 8006cb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681a      	ldr	r2, [r3, #0]
 8006cbc:	68bb      	ldr	r3, [r7, #8]
 8006cbe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	fa93 f3a3 	rbit	r3, r3
 8006cc6:	613b      	str	r3, [r7, #16]
  return result;
 8006cc8:	693b      	ldr	r3, [r7, #16]
 8006cca:	fab3 f383 	clz	r3, r3
 8006cce:	b2db      	uxtb	r3, r3
 8006cd0:	005b      	lsls	r3, r3, #1
 8006cd2:	2103      	movs	r1, #3
 8006cd4:	fa01 f303 	lsl.w	r3, r1, r3
 8006cd8:	43db      	mvns	r3, r3
 8006cda:	401a      	ands	r2, r3
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006ce0:	69fb      	ldr	r3, [r7, #28]
 8006ce2:	fa93 f3a3 	rbit	r3, r3
 8006ce6:	61bb      	str	r3, [r7, #24]
  return result;
 8006ce8:	69bb      	ldr	r3, [r7, #24]
 8006cea:	fab3 f383 	clz	r3, r3
 8006cee:	b2db      	uxtb	r3, r3
 8006cf0:	005b      	lsls	r3, r3, #1
 8006cf2:	6879      	ldr	r1, [r7, #4]
 8006cf4:	fa01 f303 	lsl.w	r3, r1, r3
 8006cf8:	431a      	orrs	r2, r3
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	601a      	str	r2, [r3, #0]
}
 8006cfe:	bf00      	nop
 8006d00:	3724      	adds	r7, #36	; 0x24
 8006d02:	46bd      	mov	sp, r7
 8006d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d08:	4770      	bx	lr

08006d0a <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8006d0a:	b480      	push	{r7}
 8006d0c:	b089      	sub	sp, #36	; 0x24
 8006d0e:	af00      	add	r7, sp, #0
 8006d10:	60f8      	str	r0, [r7, #12]
 8006d12:	60b9      	str	r1, [r7, #8]
 8006d14:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	68da      	ldr	r2, [r3, #12]
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d1e:	697b      	ldr	r3, [r7, #20]
 8006d20:	fa93 f3a3 	rbit	r3, r3
 8006d24:	613b      	str	r3, [r7, #16]
  return result;
 8006d26:	693b      	ldr	r3, [r7, #16]
 8006d28:	fab3 f383 	clz	r3, r3
 8006d2c:	b2db      	uxtb	r3, r3
 8006d2e:	005b      	lsls	r3, r3, #1
 8006d30:	2103      	movs	r1, #3
 8006d32:	fa01 f303 	lsl.w	r3, r1, r3
 8006d36:	43db      	mvns	r3, r3
 8006d38:	401a      	ands	r2, r3
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006d3e:	69fb      	ldr	r3, [r7, #28]
 8006d40:	fa93 f3a3 	rbit	r3, r3
 8006d44:	61bb      	str	r3, [r7, #24]
  return result;
 8006d46:	69bb      	ldr	r3, [r7, #24]
 8006d48:	fab3 f383 	clz	r3, r3
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	005b      	lsls	r3, r3, #1
 8006d50:	6879      	ldr	r1, [r7, #4]
 8006d52:	fa01 f303 	lsl.w	r3, r1, r3
 8006d56:	431a      	orrs	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	60da      	str	r2, [r3, #12]
}
 8006d5c:	bf00      	nop
 8006d5e:	3724      	adds	r7, #36	; 0x24
 8006d60:	46bd      	mov	sp, r7
 8006d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d66:	4770      	bx	lr

08006d68 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
 8006d70:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	683a      	ldr	r2, [r7, #0]
 8006d76:	629a      	str	r2, [r3, #40]	; 0x28
}
 8006d78:	bf00      	nop
 8006d7a:	370c      	adds	r7, #12
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d82:	4770      	bx	lr

08006d84 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8006d84:	b480      	push	{r7}
 8006d86:	b085      	sub	sp, #20
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8006d8c:	4b08      	ldr	r3, [pc, #32]	; (8006db0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d8e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d90:	4907      	ldr	r1, [pc, #28]	; (8006db0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8006d98:	4b05      	ldr	r3, [pc, #20]	; (8006db0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8006d9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	4013      	ands	r3, r2
 8006da0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8006da2:	68fb      	ldr	r3, [r7, #12]
}
 8006da4:	bf00      	nop
 8006da6:	3714      	adds	r7, #20
 8006da8:	46bd      	mov	sp, r7
 8006daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dae:	4770      	bx	lr
 8006db0:	40021000 	.word	0x40021000

08006db4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	b08a      	sub	sp, #40	; 0x28
 8006db8:	af00      	add	r7, sp, #0

  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8006dba:	f107 031c 	add.w	r3, r7, #28
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	601a      	str	r2, [r3, #0]
 8006dc2:	605a      	str	r2, [r3, #4]
 8006dc4:	609a      	str	r2, [r3, #8]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006dc6:	1d3b      	adds	r3, r7, #4
 8006dc8:	2200      	movs	r2, #0
 8006dca:	601a      	str	r2, [r3, #0]
 8006dcc:	605a      	str	r2, [r3, #4]
 8006dce:	609a      	str	r2, [r3, #8]
 8006dd0:	60da      	str	r2, [r3, #12]
 8006dd2:	611a      	str	r2, [r3, #16]
 8006dd4:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8006dd6:	2004      	movs	r0, #4
 8006dd8:	f7ff ffd4 	bl	8006d84 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8006ddc:	2020      	movs	r0, #32
 8006dde:	f7ff ffd1 	bl	8006d84 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8006de2:	2001      	movs	r0, #1
 8006de4:	f7ff ffce 	bl	8006d84 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8006de8:	2002      	movs	r0, #2
 8006dea:	f7ff ffcb 	bl	8006d84 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMODE_GPIO_Port, TRIGMODE_Pin);
 8006dee:	2108      	movs	r1, #8
 8006df0:	48d3      	ldr	r0, [pc, #844]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006df2:	f7ff ffb9 	bl	8006d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DCBIAS_INVERT_GPIO_Port, DCBIAS_INVERT_Pin);
 8006df6:	2108      	movs	r1, #8
 8006df8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006dfc:	f7ff ffb4 	bl	8006d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG2_GPIO_Port, SG2_Pin);
 8006e00:	2110      	movs	r1, #16
 8006e02:	48cf      	ldr	r0, [pc, #828]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006e04:	f7ff ffb0 	bl	8006d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG1_GPIO_Port, SG1_Pin);
 8006e08:	2120      	movs	r1, #32
 8006e0a:	48cd      	ldr	r0, [pc, #820]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006e0c:	f7ff ffac 	bl	8006d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SG0_GPIO_Port, SG0_Pin);
 8006e10:	2101      	movs	r1, #1
 8006e12:	48cc      	ldr	r0, [pc, #816]	; (8007144 <MX_GPIO_Init+0x390>)
 8006e14:	f7ff ffa8 	bl	8006d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin);
 8006e18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006e1c:	48c8      	ldr	r0, [pc, #800]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006e1e:	f7ff ffa3 	bl	8006d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin);
 8006e22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006e26:	48c6      	ldr	r0, [pc, #792]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006e28:	f7ff ff9e 	bl	8006d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(DC_GPIO_Port, DC_Pin);
 8006e2c:	2140      	movs	r1, #64	; 0x40
 8006e2e:	48c5      	ldr	r0, [pc, #788]	; (8007144 <MX_GPIO_Init+0x390>)
 8006e30:	f7ff ff9a 	bl	8006d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(CS_GPIO_Port, CS_Pin);
 8006e34:	2180      	movs	r1, #128	; 0x80
 8006e36:	48c3      	ldr	r0, [pc, #780]	; (8007144 <MX_GPIO_Init+0x390>)
 8006e38:	f7ff ff96 	bl	8006d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(RST_GPIO_Port, RST_Pin);
 8006e3c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006e40:	48c0      	ldr	r0, [pc, #768]	; (8007144 <MX_GPIO_Init+0x390>)
 8006e42:	f7ff ff91 	bl	8006d68 <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE14);
 8006e46:	49c0      	ldr	r1, [pc, #768]	; (8007148 <MX_GPIO_Init+0x394>)
 8006e48:	2002      	movs	r0, #2
 8006e4a:	f7ff feff 	bl	8006c4c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE15);
 8006e4e:	49bf      	ldr	r1, [pc, #764]	; (800714c <MX_GPIO_Init+0x398>)
 8006e50:	2002      	movs	r0, #2
 8006e52:	f7ff fefb 	bl	8006c4c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE0);
 8006e56:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 8006e5a:	2005      	movs	r0, #5
 8006e5c:	f7ff fef6 	bl	8006c4c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTF, LL_SYSCFG_EXTI_LINE1);
 8006e60:	f44f 0170 	mov.w	r1, #15728640	; 0xf00000
 8006e64:	2005      	movs	r0, #5
 8006e66:	f7ff fef1 	bl	8006c4c <LL_SYSCFG_SetEXTISource>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE2);
 8006e6a:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8006e6e:	2002      	movs	r0, #2
 8006e70:	f7ff feec 	bl	8006c4c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8006e74:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006e78:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006e7a:	2301      	movs	r3, #1
 8006e7c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006e80:	2300      	movs	r3, #0
 8006e82:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006e86:	2302      	movs	r3, #2
 8006e88:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006e8c:	f107 031c 	add.w	r3, r7, #28
 8006e90:	4618      	mov	r0, r3
 8006e92:	f006 ff61 	bl	800dd58 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_15;
 8006e96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e9a:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006e9c:	2301      	movs	r3, #1
 8006e9e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006ea8:	2302      	movs	r3, #2
 8006eaa:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006eae:	f107 031c 	add.w	r3, r7, #28
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f006 ff50 	bl	800dd58 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_0;
 8006eb8:	2301      	movs	r3, #1
 8006eba:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006ec8:	2302      	movs	r3, #2
 8006eca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006ece:	f107 031c 	add.w	r3, r7, #28
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f006 ff40 	bl	800dd58 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_1;
 8006ed8:	2302      	movs	r3, #2
 8006eda:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006edc:	2301      	movs	r3, #1
 8006ede:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006ee2:	2300      	movs	r3, #0
 8006ee4:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006ee8:	2302      	movs	r3, #2
 8006eea:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006eee:	f107 031c 	add.w	r3, r7, #28
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f006 ff30 	bl	800dd58 <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_2;
 8006ef8:	2304      	movs	r3, #4
 8006efa:	61fb      	str	r3, [r7, #28]
  EXTI_InitStruct.LineCommand = ENABLE;
 8006efc:	2301      	movs	r3, #1
 8006efe:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8006f02:	2300      	movs	r3, #0
 8006f04:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8006f08:	2302      	movs	r3, #2
 8006f0a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  LL_EXTI_Init(&EXTI_InitStruct);
 8006f0e:	f107 031c 	add.w	r3, r7, #28
 8006f12:	4618      	mov	r0, r3
 8006f14:	f006 ff20 	bl	800dd58 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_PULL_UP);
 8006f18:	2201      	movs	r2, #1
 8006f1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006f1e:	4888      	ldr	r0, [pc, #544]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006f20:	f7ff fef3 	bl	8006d0a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_PULL_UP);
 8006f24:	2201      	movs	r2, #1
 8006f26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f2a:	4885      	ldr	r0, [pc, #532]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006f2c:	f7ff feed 	bl	8006d0a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_PULL_UP);
 8006f30:	2201      	movs	r2, #1
 8006f32:	2101      	movs	r1, #1
 8006f34:	4886      	ldr	r0, [pc, #536]	; (8007150 <MX_GPIO_Init+0x39c>)
 8006f36:	f7ff fee8 	bl	8006d0a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_PULL_UP);
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	2102      	movs	r1, #2
 8006f3e:	4884      	ldr	r0, [pc, #528]	; (8007150 <MX_GPIO_Init+0x39c>)
 8006f40:	f7ff fee3 	bl	8006d0a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinPull(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_PULL_UP);
 8006f44:	2201      	movs	r2, #1
 8006f46:	2104      	movs	r1, #4
 8006f48:	487d      	ldr	r0, [pc, #500]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006f4a:	f7ff fede 	bl	8006d0a <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(BTN1_EXTI14_GPIO_Port, BTN1_EXTI14_Pin, LL_GPIO_MODE_INPUT);
 8006f4e:	2200      	movs	r2, #0
 8006f50:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006f54:	487a      	ldr	r0, [pc, #488]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006f56:	f7ff fea9 	bl	8006cac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN2_EXTI15_GPIO_Port, BTN2_EXTI15_Pin, LL_GPIO_MODE_INPUT);
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f60:	4877      	ldr	r0, [pc, #476]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006f62:	f7ff fea3 	bl	8006cac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN3_EXTI0_GPIO_Port, BTN3_EXTI0_Pin, LL_GPIO_MODE_INPUT);
 8006f66:	2200      	movs	r2, #0
 8006f68:	2101      	movs	r1, #1
 8006f6a:	4879      	ldr	r0, [pc, #484]	; (8007150 <MX_GPIO_Init+0x39c>)
 8006f6c:	f7ff fe9e 	bl	8006cac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(BTN4_EXTI1_GPIO_Port, BTN4_EXTI1_Pin, LL_GPIO_MODE_INPUT);
 8006f70:	2200      	movs	r2, #0
 8006f72:	2102      	movs	r1, #2
 8006f74:	4876      	ldr	r0, [pc, #472]	; (8007150 <MX_GPIO_Init+0x39c>)
 8006f76:	f7ff fe99 	bl	8006cac <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(ENC_EXTI2_GPIO_Port, ENC_EXTI2_Pin, LL_GPIO_MODE_INPUT);
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	2104      	movs	r1, #4
 8006f7e:	4870      	ldr	r0, [pc, #448]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006f80:	f7ff fe94 	bl	8006cac <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = TRIGMODE_Pin;
 8006f84:	2308      	movs	r3, #8
 8006f86:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006f88:	2301      	movs	r3, #1
 8006f8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006f90:	2300      	movs	r3, #0
 8006f92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8006f94:	2302      	movs	r3, #2
 8006f96:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMODE_GPIO_Port, &GPIO_InitStruct);
 8006f98:	1d3b      	adds	r3, r7, #4
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	4868      	ldr	r0, [pc, #416]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006f9e:	f007 f8ce 	bl	800e13e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DCBIAS_INVERT_Pin;
 8006fa2:	2308      	movs	r3, #8
 8006fa4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006faa:	2300      	movs	r3, #0
 8006fac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006fae:	2300      	movs	r3, #0
 8006fb0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DCBIAS_INVERT_GPIO_Port, &GPIO_InitStruct);
 8006fb6:	1d3b      	adds	r3, r7, #4
 8006fb8:	4619      	mov	r1, r3
 8006fba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006fbe:	f007 f8be 	bl	800e13e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG2_Pin;
 8006fc2:	2310      	movs	r3, #16
 8006fc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006fca:	2300      	movs	r3, #0
 8006fcc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006fce:	2300      	movs	r3, #0
 8006fd0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG2_GPIO_Port, &GPIO_InitStruct);
 8006fd6:	1d3b      	adds	r3, r7, #4
 8006fd8:	4619      	mov	r1, r3
 8006fda:	4859      	ldr	r0, [pc, #356]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006fdc:	f007 f8af 	bl	800e13e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG1_Pin;
 8006fe0:	2320      	movs	r3, #32
 8006fe2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8006fe4:	2301      	movs	r3, #1
 8006fe6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8006fe8:	2300      	movs	r3, #0
 8006fea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8006fec:	2300      	movs	r3, #0
 8006fee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8006ff0:	2300      	movs	r3, #0
 8006ff2:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG1_GPIO_Port, &GPIO_InitStruct);
 8006ff4:	1d3b      	adds	r3, r7, #4
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	4851      	ldr	r0, [pc, #324]	; (8007140 <MX_GPIO_Init+0x38c>)
 8006ffa:	f007 f8a0 	bl	800e13e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SG0_Pin;
 8006ffe:	2301      	movs	r3, #1
 8007000:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007002:	2301      	movs	r3, #1
 8007004:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007006:	2300      	movs	r3, #0
 8007008:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800700a:	2300      	movs	r3, #0
 800700c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800700e:	2300      	movs	r3, #0
 8007010:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(SG0_GPIO_Port, &GPIO_InitStruct);
 8007012:	1d3b      	adds	r3, r7, #4
 8007014:	4619      	mov	r1, r3
 8007016:	484b      	ldr	r0, [pc, #300]	; (8007144 <MX_GPIO_Init+0x390>)
 8007018:	f007 f891 	bl	800e13e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX1_Pin;
 800701c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007020:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007022:	2301      	movs	r3, #1
 8007024:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007026:	2300      	movs	r3, #0
 8007028:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800702a:	2300      	movs	r3, #0
 800702c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800702e:	2300      	movs	r3, #0
 8007030:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX1_GPIO_Port, &GPIO_InitStruct);
 8007032:	1d3b      	adds	r3, r7, #4
 8007034:	4619      	mov	r1, r3
 8007036:	4842      	ldr	r0, [pc, #264]	; (8007140 <MX_GPIO_Init+0x38c>)
 8007038:	f007 f881 	bl	800e13e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = TRIGMUX2_Pin;
 800703c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007040:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007042:	2301      	movs	r3, #1
 8007044:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8007046:	2300      	movs	r3, #0
 8007048:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800704a:	2300      	movs	r3, #0
 800704c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800704e:	2300      	movs	r3, #0
 8007050:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(TRIGMUX2_GPIO_Port, &GPIO_InitStruct);
 8007052:	1d3b      	adds	r3, r7, #4
 8007054:	4619      	mov	r1, r3
 8007056:	483a      	ldr	r0, [pc, #232]	; (8007140 <MX_GPIO_Init+0x38c>)
 8007058:	f007 f871 	bl	800e13e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DC_Pin;
 800705c:	2340      	movs	r3, #64	; 0x40
 800705e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8007060:	2301      	movs	r3, #1
 8007062:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007064:	2303      	movs	r3, #3
 8007066:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007068:	2300      	movs	r3, #0
 800706a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800706c:	2300      	movs	r3, #0
 800706e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(DC_GPIO_Port, &GPIO_InitStruct);
 8007070:	1d3b      	adds	r3, r7, #4
 8007072:	4619      	mov	r1, r3
 8007074:	4833      	ldr	r0, [pc, #204]	; (8007144 <MX_GPIO_Init+0x390>)
 8007076:	f007 f862 	bl	800e13e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_Pin;
 800707a:	2380      	movs	r3, #128	; 0x80
 800707c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800707e:	2301      	movs	r3, #1
 8007080:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8007082:	2303      	movs	r3, #3
 8007084:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8007086:	2300      	movs	r3, #0
 8007088:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800708a:	2300      	movs	r3, #0
 800708c:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(CS_GPIO_Port, &GPIO_InitStruct);
 800708e:	1d3b      	adds	r3, r7, #4
 8007090:	4619      	mov	r1, r3
 8007092:	482c      	ldr	r0, [pc, #176]	; (8007144 <MX_GPIO_Init+0x390>)
 8007094:	f007 f853 	bl	800e13e <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = RST_Pin;
 8007098:	f44f 7300 	mov.w	r3, #512	; 0x200
 800709c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800709e:	2301      	movs	r3, #1
 80070a0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80070a2:	2303      	movs	r3, #3
 80070a4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80070a6:	2300      	movs	r3, #0
 80070a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80070aa:	2300      	movs	r3, #0
 80070ac:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(RST_GPIO_Port, &GPIO_InitStruct);
 80070ae:	1d3b      	adds	r3, r7, #4
 80070b0:	4619      	mov	r1, r3
 80070b2:	4824      	ldr	r0, [pc, #144]	; (8007144 <MX_GPIO_Init+0x390>)
 80070b4:	f007 f843 	bl	800e13e <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI0_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80070b8:	f7ff fd3e 	bl	8006b38 <__NVIC_GetPriorityGrouping>
 80070bc:	4603      	mov	r3, r0
 80070be:	2200      	movs	r2, #0
 80070c0:	2100      	movs	r1, #0
 80070c2:	4618      	mov	r0, r3
 80070c4:	f7ff fd8e 	bl	8006be4 <NVIC_EncodePriority>
 80070c8:	4603      	mov	r3, r0
 80070ca:	4619      	mov	r1, r3
 80070cc:	2006      	movs	r0, #6
 80070ce:	f7ff fd5f 	bl	8006b90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI0_IRQn);
 80070d2:	2006      	movs	r0, #6
 80070d4:	f7ff fd3e 	bl	8006b54 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80070d8:	f7ff fd2e 	bl	8006b38 <__NVIC_GetPriorityGrouping>
 80070dc:	4603      	mov	r3, r0
 80070de:	2200      	movs	r2, #0
 80070e0:	2100      	movs	r1, #0
 80070e2:	4618      	mov	r0, r3
 80070e4:	f7ff fd7e 	bl	8006be4 <NVIC_EncodePriority>
 80070e8:	4603      	mov	r3, r0
 80070ea:	4619      	mov	r1, r3
 80070ec:	2007      	movs	r0, #7
 80070ee:	f7ff fd4f 	bl	8006b90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI1_IRQn);
 80070f2:	2007      	movs	r0, #7
 80070f4:	f7ff fd2e 	bl	8006b54 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80070f8:	f7ff fd1e 	bl	8006b38 <__NVIC_GetPriorityGrouping>
 80070fc:	4603      	mov	r3, r0
 80070fe:	2200      	movs	r2, #0
 8007100:	2100      	movs	r1, #0
 8007102:	4618      	mov	r0, r3
 8007104:	f7ff fd6e 	bl	8006be4 <NVIC_EncodePriority>
 8007108:	4603      	mov	r3, r0
 800710a:	4619      	mov	r1, r3
 800710c:	2008      	movs	r0, #8
 800710e:	f7ff fd3f 	bl	8006b90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI2_IRQn);
 8007112:	2008      	movs	r0, #8
 8007114:	f7ff fd1e 	bl	8006b54 <__NVIC_EnableIRQ>
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8007118:	f7ff fd0e 	bl	8006b38 <__NVIC_GetPriorityGrouping>
 800711c:	4603      	mov	r3, r0
 800711e:	2200      	movs	r2, #0
 8007120:	2100      	movs	r1, #0
 8007122:	4618      	mov	r0, r3
 8007124:	f7ff fd5e 	bl	8006be4 <NVIC_EncodePriority>
 8007128:	4603      	mov	r3, r0
 800712a:	4619      	mov	r1, r3
 800712c:	2028      	movs	r0, #40	; 0x28
 800712e:	f7ff fd2f 	bl	8006b90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 8007132:	2028      	movs	r0, #40	; 0x28
 8007134:	f7ff fd0e 	bl	8006b54 <__NVIC_EnableIRQ>

}
 8007138:	bf00      	nop
 800713a:	3728      	adds	r7, #40	; 0x28
 800713c:	46bd      	mov	sp, r7
 800713e:	e009      	b.n	8007154 <MX_GPIO_Init+0x3a0>
 8007140:	48000800 	.word	0x48000800
 8007144:	48000400 	.word	0x48000400
 8007148:	0f000003 	.word	0x0f000003
 800714c:	f0000003 	.word	0xf0000003
 8007150:	48001400 	.word	0x48001400
 8007154:	bd80      	pop	{r7, pc}
 8007156:	bf00      	nop

08007158 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8007158:	b480      	push	{r7}
 800715a:	b083      	sub	sp, #12
 800715c:	af00      	add	r7, sp, #0
 800715e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8007160:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007164:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8007168:	f003 0301 	and.w	r3, r3, #1
 800716c:	2b00      	cmp	r3, #0
 800716e:	d013      	beq.n	8007198 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8007170:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007174:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8007178:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800717c:	2b00      	cmp	r3, #0
 800717e:	d00b      	beq.n	8007198 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8007180:	e000      	b.n	8007184 <ITM_SendChar+0x2c>
    {
      __NOP();
 8007182:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8007184:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2b00      	cmp	r3, #0
 800718c:	d0f9      	beq.n	8007182 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800718e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8007192:	687a      	ldr	r2, [r7, #4]
 8007194:	b2d2      	uxtb	r2, r2
 8007196:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8007198:	687b      	ldr	r3, [r7, #4]
}
 800719a:	4618      	mov	r0, r3
 800719c:	370c      	adds	r7, #12
 800719e:	46bd      	mov	sp, r7
 80071a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a4:	4770      	bx	lr

080071a6 <HAL_DAC_ConvCpltCallbackCh1>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80071a6:	b480      	push	{r7}
 80071a8:	b083      	sub	sp, #12
 80071aa:	af00      	add	r7, sp, #0
 80071ac:	6078      	str	r0, [r7, #4]

}
 80071ae:	bf00      	nop
 80071b0:	370c      	adds	r7, #12
 80071b2:	46bd      	mov	sp, r7
 80071b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b8:	4770      	bx	lr

080071ba <_write>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// redirect printf to SWV
int _write(int file, char *ptr, int len)
{
 80071ba:	b580      	push	{r7, lr}
 80071bc:	b086      	sub	sp, #24
 80071be:	af00      	add	r7, sp, #0
 80071c0:	60f8      	str	r0, [r7, #12]
 80071c2:	60b9      	str	r1, [r7, #8]
 80071c4:	607a      	str	r2, [r7, #4]
  int i=0;
 80071c6:	2300      	movs	r3, #0
 80071c8:	617b      	str	r3, [r7, #20]
  for(i=0 ; i<len ; i++)
 80071ca:	2300      	movs	r3, #0
 80071cc:	617b      	str	r3, [r7, #20]
 80071ce:	e009      	b.n	80071e4 <_write+0x2a>
    ITM_SendChar((*ptr++));
 80071d0:	68bb      	ldr	r3, [r7, #8]
 80071d2:	1c5a      	adds	r2, r3, #1
 80071d4:	60ba      	str	r2, [r7, #8]
 80071d6:	781b      	ldrb	r3, [r3, #0]
 80071d8:	4618      	mov	r0, r3
 80071da:	f7ff ffbd 	bl	8007158 <ITM_SendChar>
  for(i=0 ; i<len ; i++)
 80071de:	697b      	ldr	r3, [r7, #20]
 80071e0:	3301      	adds	r3, #1
 80071e2:	617b      	str	r3, [r7, #20]
 80071e4:	697a      	ldr	r2, [r7, #20]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	429a      	cmp	r2, r3
 80071ea:	dbf1      	blt.n	80071d0 <_write+0x16>
  return len;
 80071ec:	687b      	ldr	r3, [r7, #4]
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3718      	adds	r7, #24
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
	...

080071f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80071fc:	f000 ff21 	bl	8008042 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007200:	f000 f84c 	bl	800729c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007204:	f7ff fdd6 	bl	8006db4 <MX_GPIO_Init>
  MX_DMA_Init();
 8007208:	f7ff fc5c 	bl	8006ac4 <MX_DMA_Init>
  MX_DAC1_Init();
 800720c:	f7ff fb0c 	bl	8006828 <MX_DAC1_Init>
  MX_ADC1_Init();
 8007210:	f7ff f9cc 	bl	80065ac <MX_ADC1_Init>
  MX_COMP1_Init();
 8007214:	f7ff faae 	bl	8006774 <MX_COMP1_Init>
  MX_TIM2_Init();
 8007218:	f000 fbb0 	bl	800797c <MX_TIM2_Init>
  MX_SPI3_Init();
 800721c:	f000 f8ea 	bl	80073f4 <MX_SPI3_Init>
  MX_RNG_Init();
 8007220:	f000 f8da 	bl	80073d8 <MX_RNG_Init>
  MX_TIM1_Init();
 8007224:	f000 fb3a 	bl	800789c <MX_TIM1_Init>
  MX_TIM8_Init();
 8007228:	f000 fcac 	bl	8007b84 <MX_TIM8_Init>
  MX_TIM16_Init();
 800722c:	f000 fd64 	bl	8007cf8 <MX_TIM16_Init>
  MX_TIM15_Init();
 8007230:	f000 fd10 	bl	8007c54 <MX_TIM15_Init>
  MX_TIM5_Init();
 8007234:	f000 fc58 	bl	8007ae8 <MX_TIM5_Init>
  MX_TIM3_Init();
 8007238:	f000 fc08 	bl	8007a4c <MX_TIM3_Init>
  MX_DAC2_Init();
 800723c:	f7ff fb3e 	bl	80068bc <MX_DAC2_Init>
  MX_TIM17_Init();
 8007240:	f000 fd82 	bl	8007d48 <MX_TIM17_Init>
  /* USER CODE BEGIN 2 */

  SM_Init();
 8007244:	f7fe fb8e 	bl	8005964 <SM_Init>

HAL_TIM_Base_Start_IT(&htim17);
 8007248:	4810      	ldr	r0, [pc, #64]	; (800728c <main+0x94>)
 800724a:	f004 fea1 	bl	800bf90 <HAL_TIM_Base_Start_IT>


// http://www.ti.com/lit/ds/symlink/ts5a3357.pdf
  HAL_GPIO_WritePin(TRIGMUX1_GPIO_Port, TRIGMUX1_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin6
 800724e:	2200      	movs	r2, #0
 8007250:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007254:	480e      	ldr	r0, [pc, #56]	; (8007290 <main+0x98>)
 8007256:	f003 fd4b 	bl	800acf0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(TRIGMUX2_GPIO_Port, TRIGMUX2_Pin, GPIO_PIN_RESET);	// TS5A3357 Pin5
 800725a:	2200      	movs	r2, #0
 800725c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007260:	480b      	ldr	r0, [pc, #44]	; (8007290 <main+0x98>)
 8007262:	f003 fd45 	bl	800acf0 <HAL_GPIO_WritePin>



#ifndef DISABLE_ALL_TIMERS
  // encoder input
  HAL_TIM_Base_Start(&htim1);		// enable encoder timer
 8007266:	480b      	ldr	r0, [pc, #44]	; (8007294 <main+0x9c>)
 8007268:	f004 fe3c 	bl	800bee4 <HAL_TIM_Base_Start>
  //TIM1->DIER |= TIM_DIER_IDXIE;		// enable index interrupts

#endif	//DISABLE_ALL_TIMERS

  TIM6->PSC = 65535;
 800726c:	4b0a      	ldr	r3, [pc, #40]	; (8007298 <main+0xa0>)
 800726e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007272:	629a      	str	r2, [r3, #40]	; 0x28
  TIM6->ARR = 65535;
 8007274:	4b08      	ldr	r3, [pc, #32]	; (8007298 <main+0xa0>)
 8007276:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800727a:	62da      	str	r2, [r3, #44]	; 0x2c



  // TFT lib enable
  DM_Init();
 800727c:	f7f9 fd52 	bl	8000d24 <DM_Init>
  DM_PostInit();
 8007280:	f7f9 fd5e 	bl	8000d40 <DM_PostInit>

  // Intialise interrupt manager
  IM_Init();
 8007284:	f7fd fbca 	bl	8004a1c <IM_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8007288:	e7fe      	b.n	8007288 <main+0x90>
 800728a:	bf00      	nop
 800728c:	200027a8 	.word	0x200027a8
 8007290:	48000800 	.word	0x48000800
 8007294:	20002840 	.word	0x20002840
 8007298:	40001000 	.word	0x40001000

0800729c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b0a8      	sub	sp, #160	; 0xa0
 80072a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80072a2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80072a6:	2238      	movs	r2, #56	; 0x38
 80072a8:	2100      	movs	r1, #0
 80072aa:	4618      	mov	r0, r3
 80072ac:	f008 f836 	bl	800f31c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80072b0:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80072b4:	2200      	movs	r2, #0
 80072b6:	601a      	str	r2, [r3, #0]
 80072b8:	605a      	str	r2, [r3, #4]
 80072ba:	609a      	str	r2, [r3, #8]
 80072bc:	60da      	str	r2, [r3, #12]
 80072be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80072c0:	463b      	mov	r3, r7
 80072c2:	2254      	movs	r2, #84	; 0x54
 80072c4:	2100      	movs	r1, #0
 80072c6:	4618      	mov	r0, r3
 80072c8:	f008 f828 	bl	800f31c <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80072cc:	2000      	movs	r0, #0
 80072ce:	f003 fd27 	bl	800ad20 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 80072d2:	2322      	movs	r3, #34	; 0x22
 80072d4:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80072d6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80072da:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80072dc:	2340      	movs	r3, #64	; 0x40
 80072de:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80072e0:	2301      	movs	r3, #1
 80072e2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80072e6:	2302      	movs	r3, #2
 80072e8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80072ec:	2302      	movs	r3, #2
 80072ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80072f2:	2302      	movs	r3, #2
 80072f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 42;
 80072f8:	232a      	movs	r3, #42	; 0x2a
 80072fa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV30;
 80072fe:	231e      	movs	r3, #30
 8007300:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8007304:	2304      	movs	r3, #4
 8007306:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800730a:	2302      	movs	r3, #2
 800730c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007310:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8007314:	4618      	mov	r0, r3
 8007316:	f003 fda7 	bl	800ae68 <HAL_RCC_OscConfig>
 800731a:	4603      	mov	r3, r0
 800731c:	2b00      	cmp	r3, #0
 800731e:	d001      	beq.n	8007324 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8007320:	f000 f82a 	bl	8007378 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007324:	230f      	movs	r3, #15
 8007326:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007328:	2303      	movs	r3, #3
 800732a:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800732c:	2300      	movs	r3, #0
 800732e:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007330:	2300      	movs	r3, #0
 8007332:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007334:	2300      	movs	r3, #0
 8007336:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8007338:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800733c:	2108      	movs	r1, #8
 800733e:	4618      	mov	r0, r3
 8007340:	f004 f8aa 	bl	800b498 <HAL_RCC_ClockConfig>
 8007344:	4603      	mov	r3, r0
 8007346:	2b00      	cmp	r3, #0
 8007348:	d001      	beq.n	800734e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800734a:	f000 f815 	bl	8007378 <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG|RCC_PERIPHCLK_ADC12;
 800734e:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8007352:	603b      	str	r3, [r7, #0]
  PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8007354:	2300      	movs	r3, #0
 8007356:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 8007358:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800735c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800735e:	463b      	mov	r3, r7
 8007360:	4618      	mov	r0, r3
 8007362:	f004 fa89 	bl	800b878 <HAL_RCCEx_PeriphCLKConfig>
 8007366:	4603      	mov	r3, r0
 8007368:	2b00      	cmp	r3, #0
 800736a:	d001      	beq.n	8007370 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 800736c:	f000 f804 	bl	8007378 <Error_Handler>
  }
}
 8007370:	bf00      	nop
 8007372:	37a0      	adds	r7, #160	; 0xa0
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}

08007378 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007378:	b480      	push	{r7}
 800737a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800737c:	bf00      	nop
 800737e:	46bd      	mov	sp, r7
 8007380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007384:	4770      	bx	lr

08007386 <LL_RNG_Enable>:
  * @rmtoll CR           RNGEN         LL_RNG_Enable
  * @param  RNGx RNG Instance
  * @retval None
  */
__STATIC_INLINE void LL_RNG_Enable(RNG_TypeDef *RNGx)
{
 8007386:	b480      	push	{r7}
 8007388:	b083      	sub	sp, #12
 800738a:	af00      	add	r7, sp, #0
 800738c:	6078      	str	r0, [r7, #4]
  SET_BIT(RNGx->CR, RNG_CR_RNGEN);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	f043 0204 	orr.w	r2, r3, #4
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	601a      	str	r2, [r3, #0]
}
 800739a:	bf00      	nop
 800739c:	370c      	adds	r7, #12
 800739e:	46bd      	mov	sp, r7
 80073a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073a4:	4770      	bx	lr
	...

080073a8 <LL_AHB2_GRP1_EnableClock>:
{
 80073a8:	b480      	push	{r7}
 80073aa:	b085      	sub	sp, #20
 80073ac:	af00      	add	r7, sp, #0
 80073ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80073b0:	4b08      	ldr	r3, [pc, #32]	; (80073d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80073b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80073b4:	4907      	ldr	r1, [pc, #28]	; (80073d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	4313      	orrs	r3, r2
 80073ba:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80073bc:	4b05      	ldr	r3, [pc, #20]	; (80073d4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80073be:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	4013      	ands	r3, r2
 80073c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80073c6:	68fb      	ldr	r3, [r7, #12]
}
 80073c8:	bf00      	nop
 80073ca:	3714      	adds	r7, #20
 80073cc:	46bd      	mov	sp, r7
 80073ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073d2:	4770      	bx	lr
 80073d4:	40021000 	.word	0x40021000

080073d8 <MX_RNG_Init>:

/* USER CODE END 0 */

/* RNG init function */
void MX_RNG_Init(void)
{
 80073d8:	b580      	push	{r7, lr}
 80073da:	af00      	add	r7, sp, #0

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_RNG);
 80073dc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80073e0:	f7ff ffe2 	bl	80073a8 <LL_AHB2_GRP1_EnableClock>

  LL_RNG_Enable(RNG);
 80073e4:	4802      	ldr	r0, [pc, #8]	; (80073f0 <MX_RNG_Init+0x18>)
 80073e6:	f7ff ffce 	bl	8007386 <LL_RNG_Enable>

}
 80073ea:	bf00      	nop
 80073ec:	bd80      	pop	{r7, pc}
 80073ee:	bf00      	nop
 80073f0:	50060800 	.word	0x50060800

080073f4 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80073f8:	4b1b      	ldr	r3, [pc, #108]	; (8007468 <MX_SPI3_Init+0x74>)
 80073fa:	4a1c      	ldr	r2, [pc, #112]	; (800746c <MX_SPI3_Init+0x78>)
 80073fc:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80073fe:	4b1a      	ldr	r3, [pc, #104]	; (8007468 <MX_SPI3_Init+0x74>)
 8007400:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007404:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8007406:	4b18      	ldr	r3, [pc, #96]	; (8007468 <MX_SPI3_Init+0x74>)
 8007408:	2200      	movs	r2, #0
 800740a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800740c:	4b16      	ldr	r3, [pc, #88]	; (8007468 <MX_SPI3_Init+0x74>)
 800740e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8007412:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007414:	4b14      	ldr	r3, [pc, #80]	; (8007468 <MX_SPI3_Init+0x74>)
 8007416:	2200      	movs	r2, #0
 8007418:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800741a:	4b13      	ldr	r3, [pc, #76]	; (8007468 <MX_SPI3_Init+0x74>)
 800741c:	2200      	movs	r2, #0
 800741e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8007420:	4b11      	ldr	r3, [pc, #68]	; (8007468 <MX_SPI3_Init+0x74>)
 8007422:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007426:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8007428:	4b0f      	ldr	r3, [pc, #60]	; (8007468 <MX_SPI3_Init+0x74>)
 800742a:	2210      	movs	r2, #16
 800742c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800742e:	4b0e      	ldr	r3, [pc, #56]	; (8007468 <MX_SPI3_Init+0x74>)
 8007430:	2200      	movs	r2, #0
 8007432:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8007434:	4b0c      	ldr	r3, [pc, #48]	; (8007468 <MX_SPI3_Init+0x74>)
 8007436:	2200      	movs	r2, #0
 8007438:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800743a:	4b0b      	ldr	r3, [pc, #44]	; (8007468 <MX_SPI3_Init+0x74>)
 800743c:	2200      	movs	r2, #0
 800743e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8007440:	4b09      	ldr	r3, [pc, #36]	; (8007468 <MX_SPI3_Init+0x74>)
 8007442:	2207      	movs	r2, #7
 8007444:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8007446:	4b08      	ldr	r3, [pc, #32]	; (8007468 <MX_SPI3_Init+0x74>)
 8007448:	2200      	movs	r2, #0
 800744a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800744c:	4b06      	ldr	r3, [pc, #24]	; (8007468 <MX_SPI3_Init+0x74>)
 800744e:	2208      	movs	r2, #8
 8007450:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8007452:	4805      	ldr	r0, [pc, #20]	; (8007468 <MX_SPI3_Init+0x74>)
 8007454:	f004 fc5c 	bl	800bd10 <HAL_SPI_Init>
 8007458:	4603      	mov	r3, r0
 800745a:	2b00      	cmp	r3, #0
 800745c:	d001      	beq.n	8007462 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800745e:	f7ff ff8b 	bl	8007378 <Error_Handler>
  }

}
 8007462:	bf00      	nop
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	200026ac 	.word	0x200026ac
 800746c:	40003c00 	.word	0x40003c00

08007470 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	b08a      	sub	sp, #40	; 0x28
 8007474:	af00      	add	r7, sp, #0
 8007476:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007478:	f107 0314 	add.w	r3, r7, #20
 800747c:	2200      	movs	r2, #0
 800747e:	601a      	str	r2, [r3, #0]
 8007480:	605a      	str	r2, [r3, #4]
 8007482:	609a      	str	r2, [r3, #8]
 8007484:	60da      	str	r2, [r3, #12]
 8007486:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI3)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a17      	ldr	r2, [pc, #92]	; (80074ec <HAL_SPI_MspInit+0x7c>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d128      	bne.n	80074e4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8007492:	4b17      	ldr	r3, [pc, #92]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 8007494:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007496:	4a16      	ldr	r2, [pc, #88]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 8007498:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800749c:	6593      	str	r3, [r2, #88]	; 0x58
 800749e:	4b14      	ldr	r3, [pc, #80]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 80074a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074a2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074a6:	613b      	str	r3, [r7, #16]
 80074a8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80074aa:	4b11      	ldr	r3, [pc, #68]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 80074ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ae:	4a10      	ldr	r2, [pc, #64]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 80074b0:	f043 0304 	orr.w	r3, r3, #4
 80074b4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80074b6:	4b0e      	ldr	r3, [pc, #56]	; (80074f0 <HAL_SPI_MspInit+0x80>)
 80074b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80074ba:	f003 0304 	and.w	r3, r3, #4
 80074be:	60fb      	str	r3, [r7, #12]
 80074c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration    
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80074c2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80074c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074c8:	2302      	movs	r3, #2
 80074ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074cc:	2300      	movs	r3, #0
 80074ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074d0:	2300      	movs	r3, #0
 80074d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80074d4:	2306      	movs	r3, #6
 80074d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80074d8:	f107 0314 	add.w	r3, r7, #20
 80074dc:	4619      	mov	r1, r3
 80074de:	4805      	ldr	r0, [pc, #20]	; (80074f4 <HAL_SPI_MspInit+0x84>)
 80074e0:	f003 f9a2 	bl	800a828 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80074e4:	bf00      	nop
 80074e6:	3728      	adds	r7, #40	; 0x28
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	40003c00 	.word	0x40003c00
 80074f0:	40021000 	.word	0x40021000
 80074f4:	48000800 	.word	0x48000800

080074f8 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 80074f8:	b480      	push	{r7}
 80074fa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80074fc:	4b05      	ldr	r3, [pc, #20]	; (8007514 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 80074fe:	689b      	ldr	r3, [r3, #8]
 8007500:	4a04      	ldr	r2, [pc, #16]	; (8007514 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8007502:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007506:	6093      	str	r3, [r2, #8]
}
 8007508:	bf00      	nop
 800750a:	46bd      	mov	sp, r7
 800750c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007510:	4770      	bx	lr
 8007512:	bf00      	nop
 8007514:	40007000 	.word	0x40007000

08007518 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007518:	b580      	push	{r7, lr}
 800751a:	b082      	sub	sp, #8
 800751c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800751e:	4b0f      	ldr	r3, [pc, #60]	; (800755c <HAL_MspInit+0x44>)
 8007520:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007522:	4a0e      	ldr	r2, [pc, #56]	; (800755c <HAL_MspInit+0x44>)
 8007524:	f043 0301 	orr.w	r3, r3, #1
 8007528:	6613      	str	r3, [r2, #96]	; 0x60
 800752a:	4b0c      	ldr	r3, [pc, #48]	; (800755c <HAL_MspInit+0x44>)
 800752c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800752e:	f003 0301 	and.w	r3, r3, #1
 8007532:	607b      	str	r3, [r7, #4]
 8007534:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007536:	4b09      	ldr	r3, [pc, #36]	; (800755c <HAL_MspInit+0x44>)
 8007538:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800753a:	4a08      	ldr	r2, [pc, #32]	; (800755c <HAL_MspInit+0x44>)
 800753c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007540:	6593      	str	r3, [r2, #88]	; 0x58
 8007542:	4b06      	ldr	r3, [pc, #24]	; (800755c <HAL_MspInit+0x44>)
 8007544:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007546:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800754a:	603b      	str	r3, [r7, #0]
 800754c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 800754e:	f7ff ffd3 	bl	80074f8 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007552:	bf00      	nop
 8007554:	3708      	adds	r7, #8
 8007556:	46bd      	mov	sp, r7
 8007558:	bd80      	pop	{r7, pc}
 800755a:	bf00      	nop
 800755c:	40021000 	.word	0x40021000

08007560 <LL_EXTI_IsActiveFlag_0_31>:
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(EXTI->PR1, ExtiLine) == (ExtiLine)) ? 1UL : 0UL);
 8007568:	4b07      	ldr	r3, [pc, #28]	; (8007588 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 800756a:	695a      	ldr	r2, [r3, #20]
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	4013      	ands	r3, r2
 8007570:	687a      	ldr	r2, [r7, #4]
 8007572:	429a      	cmp	r2, r3
 8007574:	d101      	bne.n	800757a <LL_EXTI_IsActiveFlag_0_31+0x1a>
 8007576:	2301      	movs	r3, #1
 8007578:	e000      	b.n	800757c <LL_EXTI_IsActiveFlag_0_31+0x1c>
 800757a:	2300      	movs	r3, #0
}
 800757c:	4618      	mov	r0, r3
 800757e:	370c      	adds	r7, #12
 8007580:	46bd      	mov	sp, r7
 8007582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007586:	4770      	bx	lr
 8007588:	40010400 	.word	0x40010400

0800758c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 800758c:	b480      	push	{r7}
 800758e:	b083      	sub	sp, #12
 8007590:	af00      	add	r7, sp, #0
 8007592:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8007594:	4a04      	ldr	r2, [pc, #16]	; (80075a8 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6153      	str	r3, [r2, #20]
}
 800759a:	bf00      	nop
 800759c:	370c      	adds	r7, #12
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	40010400 	.word	0x40010400

080075ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80075ac:	b480      	push	{r7}
 80075ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80075b0:	bf00      	nop
 80075b2:	46bd      	mov	sp, r7
 80075b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075b8:	4770      	bx	lr
	...

080075bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	DM_SetErrorDebugMsg("HARD FAULT");
 80075c0:	4801      	ldr	r0, [pc, #4]	; (80075c8 <HardFault_Handler+0xc>)
 80075c2:	f7f9 ffb1 	bl	8001528 <DM_SetErrorDebugMsg>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80075c6:	e7fe      	b.n	80075c6 <HardFault_Handler+0xa>
 80075c8:	08014230 	.word	0x08014230

080075cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */
	DM_SetErrorDebugMsg("MEMMANAGE FAULT");
 80075d0:	4801      	ldr	r0, [pc, #4]	; (80075d8 <MemManage_Handler+0xc>)
 80075d2:	f7f9 ffa9 	bl	8001528 <DM_SetErrorDebugMsg>
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80075d6:	e7fe      	b.n	80075d6 <MemManage_Handler+0xa>
 80075d8:	0801423c 	.word	0x0801423c

080075dc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */
	DM_SetErrorDebugMsg("BUS FAULT");
 80075e0:	4801      	ldr	r0, [pc, #4]	; (80075e8 <BusFault_Handler+0xc>)
 80075e2:	f7f9 ffa1 	bl	8001528 <DM_SetErrorDebugMsg>
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80075e6:	e7fe      	b.n	80075e6 <BusFault_Handler+0xa>
 80075e8:	0801424c 	.word	0x0801424c

080075ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */
	DM_SetErrorDebugMsg("USAGE FAULT");
 80075f0:	4801      	ldr	r0, [pc, #4]	; (80075f8 <UsageFault_Handler+0xc>)
 80075f2:	f7f9 ff99 	bl	8001528 <DM_SetErrorDebugMsg>
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80075f6:	e7fe      	b.n	80075f6 <UsageFault_Handler+0xa>
 80075f8:	08014258 	.word	0x08014258

080075fc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80075fc:	b480      	push	{r7}
 80075fe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007600:	bf00      	nop
 8007602:	46bd      	mov	sp, r7
 8007604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007608:	4770      	bx	lr

0800760a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800760a:	b480      	push	{r7}
 800760c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800760e:	bf00      	nop
 8007610:	46bd      	mov	sp, r7
 8007612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007616:	4770      	bx	lr

08007618 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007618:	b480      	push	{r7}
 800761a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800761c:	bf00      	nop
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr

08007626 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007626:	b580      	push	{r7, lr}
 8007628:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800762a:	f000 fd5d 	bl	80080e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800762e:	bf00      	nop
 8007630:	bd80      	pop	{r7, pc}

08007632 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8007632:	b580      	push	{r7, lr}
 8007634:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

	IM_BTN3_EXTI0_Handler();
 8007636:	f7fd faa9 	bl	8004b8c <IM_BTN3_EXTI0_Handler>

  /* USER CODE END EXTI0_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_0) != RESET)
 800763a:	2001      	movs	r0, #1
 800763c:	f7ff ff90 	bl	8007560 <LL_EXTI_IsActiveFlag_0_31>
 8007640:	4603      	mov	r3, r0
 8007642:	2b00      	cmp	r3, #0
 8007644:	d002      	beq.n	800764c <EXTI0_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_0);
 8007646:	2001      	movs	r0, #1
 8007648:	f7ff ffa0 	bl	800758c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_0 */
  }
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800764c:	bf00      	nop
 800764e:	bd80      	pop	{r7, pc}

08007650 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

	IM_BTN4_EXTI1_Handler();
 8007654:	f7fd fac0 	bl	8004bd8 <IM_BTN4_EXTI1_Handler>

  /* USER CODE END EXTI1_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_1) != RESET)
 8007658:	2002      	movs	r0, #2
 800765a:	f7ff ff81 	bl	8007560 <LL_EXTI_IsActiveFlag_0_31>
 800765e:	4603      	mov	r3, r0
 8007660:	2b00      	cmp	r3, #0
 8007662:	d002      	beq.n	800766a <EXTI1_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_1);
 8007664:	2002      	movs	r0, #2
 8007666:	f7ff ff91 	bl	800758c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_1 */
  }
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800766a:	bf00      	nop
 800766c:	bd80      	pop	{r7, pc}

0800766e <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

	IM_ENC_EXTI2_Handler();
 8007672:	f7fd fad7 	bl	8004c24 <IM_ENC_EXTI2_Handler>

  /* USER CODE END EXTI2_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_2) != RESET)
 8007676:	2004      	movs	r0, #4
 8007678:	f7ff ff72 	bl	8007560 <LL_EXTI_IsActiveFlag_0_31>
 800767c:	4603      	mov	r3, r0
 800767e:	2b00      	cmp	r3, #0
 8007680:	d002      	beq.n	8007688 <EXTI2_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_2);
 8007682:	2004      	movs	r0, #4
 8007684:	f7ff ff82 	bl	800758c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_2 */
  }
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8007688:	bf00      	nop
 800768a:	bd80      	pop	{r7, pc}

0800768c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007690:	4802      	ldr	r0, [pc, #8]	; (800769c <DMA1_Channel1_IRQHandler+0x10>)
 8007692:	f002 ff79 	bl	800a588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8007696:	bf00      	nop
 8007698:	bd80      	pop	{r7, pc}
 800769a:	bf00      	nop
 800769c:	200025a0 	.word	0x200025a0

080076a0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80076a4:	4802      	ldr	r0, [pc, #8]	; (80076b0 <DMA1_Channel2_IRQHandler+0x10>)
 80076a6:	f002 ff6f 	bl	800a588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80076aa:	bf00      	nop
 80076ac:	bd80      	pop	{r7, pc}
 80076ae:	bf00      	nop
 80076b0:	20001eac 	.word	0x20001eac

080076b4 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80076b4:	b580      	push	{r7, lr}
 80076b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 80076b8:	4802      	ldr	r0, [pc, #8]	; (80076c4 <DMA1_Channel3_IRQHandler+0x10>)
 80076ba:	f002 ff65 	bl	800a588 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80076be:	bf00      	nop
 80076c0:	bd80      	pop	{r7, pc}
 80076c2:	bf00      	nop
 80076c4:	2000264c 	.word	0x2000264c

080076c8 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 80076c8:	b580      	push	{r7, lr}
 80076ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

	DM_UpdateDisplay();
 80076cc:	f7f9 fb52 	bl	8000d74 <DM_UpdateDisplay>

	IM_ENC_DIRF_Handler();
 80076d0:	f7fd face 	bl	8004c70 <IM_ENC_DIRF_Handler>

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80076d4:	4803      	ldr	r0, [pc, #12]	; (80076e4 <TIM1_BRK_TIM15_IRQHandler+0x1c>)
 80076d6:	f004 ff3d 	bl	800c554 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 80076da:	4803      	ldr	r0, [pc, #12]	; (80076e8 <TIM1_BRK_TIM15_IRQHandler+0x20>)
 80076dc:	f004 ff3a 	bl	800c554 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 80076e0:	bf00      	nop
 80076e2:	bd80      	pop	{r7, pc}
 80076e4:	20002840 	.word	0x20002840
 80076e8:	2000275c 	.word	0x2000275c

080076ec <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 80076ec:	b580      	push	{r7, lr}
 80076ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */
	EM_ProcessEvent();
 80076f0:	f7fc fb0c 	bl	8003d0c <EM_ProcessEvent>
  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80076f4:	4803      	ldr	r0, [pc, #12]	; (8007704 <TIM1_TRG_COM_TIM17_IRQHandler+0x18>)
 80076f6:	f004 ff2d 	bl	800c554 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim17);
 80076fa:	4803      	ldr	r0, [pc, #12]	; (8007708 <TIM1_TRG_COM_TIM17_IRQHandler+0x1c>)
 80076fc:	f004 ff2a 	bl	800c554 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8007700:	bf00      	nop
 8007702:	bd80      	pop	{r7, pc}
 8007704:	20002840 	.word	0x20002840
 8007708:	200027a8 	.word	0x200027a8

0800770c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800770c:	b580      	push	{r7, lr}
 800770e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8007710:	4802      	ldr	r0, [pc, #8]	; (800771c <TIM3_IRQHandler+0x10>)
 8007712:	f004 ff1f 	bl	800c554 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007716:	bf00      	nop
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	20001f18 	.word	0x20001f18

08007720 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8007720:	b580      	push	{r7, lr}
 8007722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

	IM_BTN1_EXTI14_Handler();
 8007724:	f7fd f9e2 	bl	8004aec <IM_BTN1_EXTI14_Handler>
	IM_BTN2_EXTI15_Handler();
 8007728:	f7fd fa08 	bl	8004b3c <IM_BTN2_EXTI15_Handler>

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 800772c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8007730:	f7ff ff16 	bl	8007560 <LL_EXTI_IsActiveFlag_0_31>
 8007734:	4603      	mov	r3, r0
 8007736:	2b00      	cmp	r3, #0
 8007738:	d003      	beq.n	8007742 <EXTI15_10_IRQHandler+0x22>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 800773a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800773e:	f7ff ff25 	bl	800758c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_14 */
    
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_15) != RESET)
 8007742:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007746:	f7ff ff0b 	bl	8007560 <LL_EXTI_IsActiveFlag_0_31>
 800774a:	4603      	mov	r3, r0
 800774c:	2b00      	cmp	r3, #0
 800774e:	d003      	beq.n	8007758 <EXTI15_10_IRQHandler+0x38>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_15);
 8007750:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8007754:	f7ff ff1a 	bl	800758c <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_15 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8007758:	bf00      	nop
 800775a:	bd80      	pop	{r7, pc}

0800775c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	IM_SWEEP_UPDATE_TIM_IRQHandler();
 8007760:	f7fd f96c 	bl	8004a3c <IM_SWEEP_UPDATE_TIM_IRQHandler>
  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8007764:	4802      	ldr	r0, [pc, #8]	; (8007770 <TIM5_IRQHandler+0x14>)
 8007766:	f004 fef5 	bl	800c554 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800776a:	bf00      	nop
 800776c:	bd80      	pop	{r7, pc}
 800776e:	bf00      	nop
 8007770:	200027f4 	.word	0x200027f4

08007774 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007774:	b580      	push	{r7, lr}
 8007776:	b086      	sub	sp, #24
 8007778:	af00      	add	r7, sp, #0
 800777a:	60f8      	str	r0, [r7, #12]
 800777c:	60b9      	str	r1, [r7, #8]
 800777e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007780:	2300      	movs	r3, #0
 8007782:	617b      	str	r3, [r7, #20]
 8007784:	e00a      	b.n	800779c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8007786:	f3af 8000 	nop.w
 800778a:	4601      	mov	r1, r0
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	1c5a      	adds	r2, r3, #1
 8007790:	60ba      	str	r2, [r7, #8]
 8007792:	b2ca      	uxtb	r2, r1
 8007794:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007796:	697b      	ldr	r3, [r7, #20]
 8007798:	3301      	adds	r3, #1
 800779a:	617b      	str	r3, [r7, #20]
 800779c:	697a      	ldr	r2, [r7, #20]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	429a      	cmp	r2, r3
 80077a2:	dbf0      	blt.n	8007786 <_read+0x12>
	}

return len;
 80077a4:	687b      	ldr	r3, [r7, #4]
}
 80077a6:	4618      	mov	r0, r3
 80077a8:	3718      	adds	r7, #24
 80077aa:	46bd      	mov	sp, r7
 80077ac:	bd80      	pop	{r7, pc}

080077ae <_close>:
	}
	return len;
}

int _close(int file)
{
 80077ae:	b480      	push	{r7}
 80077b0:	b083      	sub	sp, #12
 80077b2:	af00      	add	r7, sp, #0
 80077b4:	6078      	str	r0, [r7, #4]
	return -1;
 80077b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	370c      	adds	r7, #12
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr

080077c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80077c6:	b480      	push	{r7}
 80077c8:	b083      	sub	sp, #12
 80077ca:	af00      	add	r7, sp, #0
 80077cc:	6078      	str	r0, [r7, #4]
 80077ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80077d0:	683b      	ldr	r3, [r7, #0]
 80077d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80077d6:	605a      	str	r2, [r3, #4]
	return 0;
 80077d8:	2300      	movs	r3, #0
}
 80077da:	4618      	mov	r0, r3
 80077dc:	370c      	adds	r7, #12
 80077de:	46bd      	mov	sp, r7
 80077e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e4:	4770      	bx	lr

080077e6 <_isatty>:

int _isatty(int file)
{
 80077e6:	b480      	push	{r7}
 80077e8:	b083      	sub	sp, #12
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
	return 1;
 80077ee:	2301      	movs	r3, #1
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	370c      	adds	r7, #12
 80077f4:	46bd      	mov	sp, r7
 80077f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fa:	4770      	bx	lr

080077fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80077fc:	b480      	push	{r7}
 80077fe:	b085      	sub	sp, #20
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
	return 0;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	3714      	adds	r7, #20
 800780e:	46bd      	mov	sp, r7
 8007810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007814:	4770      	bx	lr
	...

08007818 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007820:	4b11      	ldr	r3, [pc, #68]	; (8007868 <_sbrk+0x50>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	2b00      	cmp	r3, #0
 8007826:	d102      	bne.n	800782e <_sbrk+0x16>
		heap_end = &end;
 8007828:	4b0f      	ldr	r3, [pc, #60]	; (8007868 <_sbrk+0x50>)
 800782a:	4a10      	ldr	r2, [pc, #64]	; (800786c <_sbrk+0x54>)
 800782c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800782e:	4b0e      	ldr	r3, [pc, #56]	; (8007868 <_sbrk+0x50>)
 8007830:	681b      	ldr	r3, [r3, #0]
 8007832:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007834:	4b0c      	ldr	r3, [pc, #48]	; (8007868 <_sbrk+0x50>)
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	4413      	add	r3, r2
 800783c:	466a      	mov	r2, sp
 800783e:	4293      	cmp	r3, r2
 8007840:	d907      	bls.n	8007852 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007842:	f007 fd41 	bl	800f2c8 <__errno>
 8007846:	4602      	mov	r2, r0
 8007848:	230c      	movs	r3, #12
 800784a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800784c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007850:	e006      	b.n	8007860 <_sbrk+0x48>
	}

	heap_end += incr;
 8007852:	4b05      	ldr	r3, [pc, #20]	; (8007868 <_sbrk+0x50>)
 8007854:	681a      	ldr	r2, [r3, #0]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4413      	add	r3, r2
 800785a:	4a03      	ldr	r2, [pc, #12]	; (8007868 <_sbrk+0x50>)
 800785c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800785e:	68fb      	ldr	r3, [r7, #12]
}
 8007860:	4618      	mov	r0, r3
 8007862:	3710      	adds	r7, #16
 8007864:	46bd      	mov	sp, r7
 8007866:	bd80      	pop	{r7, pc}
 8007868:	20001e9c 	.word	0x20001e9c
 800786c:	20002930 	.word	0x20002930

08007870 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007870:	b480      	push	{r7}
 8007872:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007874:	4b08      	ldr	r3, [pc, #32]	; (8007898 <SystemInit+0x28>)
 8007876:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800787a:	4a07      	ldr	r2, [pc, #28]	; (8007898 <SystemInit+0x28>)
 800787c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007880:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007884:	4b04      	ldr	r3, [pc, #16]	; (8007898 <SystemInit+0x28>)
 8007886:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800788a:	609a      	str	r2, [r3, #8]
#endif
}
 800788c:	bf00      	nop
 800788e:	46bd      	mov	sp, r7
 8007890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007894:	4770      	bx	lr
 8007896:	bf00      	nop
 8007898:	e000ed00 	.word	0xe000ed00

0800789c <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800789c:	b580      	push	{r7, lr}
 800789e:	b09a      	sub	sp, #104	; 0x68
 80078a0:	af00      	add	r7, sp, #0
  TIM_Encoder_InitTypeDef sConfig = {0};
 80078a2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80078a6:	2224      	movs	r2, #36	; 0x24
 80078a8:	2100      	movs	r1, #0
 80078aa:	4618      	mov	r0, r3
 80078ac:	f007 fd36 	bl	800f31c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80078b0:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80078b4:	2200      	movs	r2, #0
 80078b6:	601a      	str	r2, [r3, #0]
 80078b8:	605a      	str	r2, [r3, #4]
 80078ba:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80078bc:	1d3b      	adds	r3, r7, #4
 80078be:	2234      	movs	r2, #52	; 0x34
 80078c0:	2100      	movs	r1, #0
 80078c2:	4618      	mov	r0, r3
 80078c4:	f007 fd2a 	bl	800f31c <memset>

  htim1.Instance = TIM1;
 80078c8:	4b2a      	ldr	r3, [pc, #168]	; (8007974 <MX_TIM1_Init+0xd8>)
 80078ca:	4a2b      	ldr	r2, [pc, #172]	; (8007978 <MX_TIM1_Init+0xdc>)
 80078cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80078ce:	4b29      	ldr	r3, [pc, #164]	; (8007974 <MX_TIM1_Init+0xd8>)
 80078d0:	2200      	movs	r2, #0
 80078d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80078d4:	4b27      	ldr	r3, [pc, #156]	; (8007974 <MX_TIM1_Init+0xd8>)
 80078d6:	2260      	movs	r2, #96	; 0x60
 80078d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1024;
 80078da:	4b26      	ldr	r3, [pc, #152]	; (8007974 <MX_TIM1_Init+0xd8>)
 80078dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80078e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80078e2:	4b24      	ldr	r3, [pc, #144]	; (8007974 <MX_TIM1_Init+0xd8>)
 80078e4:	2200      	movs	r2, #0
 80078e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80078e8:	4b22      	ldr	r3, [pc, #136]	; (8007974 <MX_TIM1_Init+0xd8>)
 80078ea:	2200      	movs	r2, #0
 80078ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80078ee:	4b21      	ldr	r3, [pc, #132]	; (8007974 <MX_TIM1_Init+0xd8>)
 80078f0:	2280      	movs	r2, #128	; 0x80
 80078f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI2;
 80078f4:	2302      	movs	r3, #2
 80078f6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80078f8:	2300      	movs	r3, #0
 80078fa:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80078fc:	2301      	movs	r3, #1
 80078fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8007900:	2300      	movs	r3, #0
 8007902:	653b      	str	r3, [r7, #80]	; 0x50
  sConfig.IC1Filter = 0;
 8007904:	2300      	movs	r3, #0
 8007906:	657b      	str	r3, [r7, #84]	; 0x54
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8007908:	2300      	movs	r3, #0
 800790a:	65bb      	str	r3, [r7, #88]	; 0x58
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800790c:	2301      	movs	r3, #1
 800790e:	65fb      	str	r3, [r7, #92]	; 0x5c
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8007910:	2300      	movs	r3, #0
 8007912:	663b      	str	r3, [r7, #96]	; 0x60
  sConfig.IC2Filter = 0;
 8007914:	2300      	movs	r3, #0
 8007916:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8007918:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800791c:	4619      	mov	r1, r3
 800791e:	4815      	ldr	r0, [pc, #84]	; (8007974 <MX_TIM1_Init+0xd8>)
 8007920:	f004 fd72 	bl	800c408 <HAL_TIM_Encoder_Init>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d001      	beq.n	800792e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800792a:	f7ff fd25 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800792e:	2320      	movs	r3, #32
 8007930:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007932:	2300      	movs	r3, #0
 8007934:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007936:	2300      	movs	r3, #0
 8007938:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800793a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800793e:	4619      	mov	r1, r3
 8007940:	480c      	ldr	r0, [pc, #48]	; (8007974 <MX_TIM1_Init+0xd8>)
 8007942:	f005 ff4b 	bl	800d7dc <HAL_TIMEx_MasterConfigSynchronization>
 8007946:	4603      	mov	r3, r0
 8007948:	2b00      	cmp	r3, #0
 800794a:	d001      	beq.n	8007950 <MX_TIM1_Init+0xb4>
  {
    Error_Handler();
 800794c:	f7ff fd14 	bl	8007378 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007950:	2300      	movs	r3, #0
 8007952:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007954:	2300      	movs	r3, #0
 8007956:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8007958:	1d3b      	adds	r3, r7, #4
 800795a:	4619      	mov	r1, r3
 800795c:	4805      	ldr	r0, [pc, #20]	; (8007974 <MX_TIM1_Init+0xd8>)
 800795e:	f005 ffd3 	bl	800d908 <HAL_TIMEx_ConfigBreakDeadTime>
 8007962:	4603      	mov	r3, r0
 8007964:	2b00      	cmp	r3, #0
 8007966:	d001      	beq.n	800796c <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 8007968:	f7ff fd06 	bl	8007378 <Error_Handler>
  }

}
 800796c:	bf00      	nop
 800796e:	3768      	adds	r7, #104	; 0x68
 8007970:	46bd      	mov	sp, r7
 8007972:	bd80      	pop	{r7, pc}
 8007974:	20002840 	.word	0x20002840
 8007978:	40012c00 	.word	0x40012c00

0800797c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b08c      	sub	sp, #48	; 0x30
 8007980:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007982:	f107 0320 	add.w	r3, r7, #32
 8007986:	2200      	movs	r2, #0
 8007988:	601a      	str	r2, [r3, #0]
 800798a:	605a      	str	r2, [r3, #4]
 800798c:	609a      	str	r2, [r3, #8]
 800798e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8007990:	f107 030c 	add.w	r3, r7, #12
 8007994:	2200      	movs	r2, #0
 8007996:	601a      	str	r2, [r3, #0]
 8007998:	605a      	str	r2, [r3, #4]
 800799a:	609a      	str	r2, [r3, #8]
 800799c:	60da      	str	r2, [r3, #12]
 800799e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80079a0:	463b      	mov	r3, r7
 80079a2:	2200      	movs	r2, #0
 80079a4:	601a      	str	r2, [r3, #0]
 80079a6:	605a      	str	r2, [r3, #4]
 80079a8:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 80079aa:	4b27      	ldr	r3, [pc, #156]	; (8007a48 <MX_TIM2_Init+0xcc>)
 80079ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80079b0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80079b2:	4b25      	ldr	r3, [pc, #148]	; (8007a48 <MX_TIM2_Init+0xcc>)
 80079b4:	2200      	movs	r2, #0
 80079b6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80079b8:	4b23      	ldr	r3, [pc, #140]	; (8007a48 <MX_TIM2_Init+0xcc>)
 80079ba:	2200      	movs	r2, #0
 80079bc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1;
 80079be:	4b22      	ldr	r3, [pc, #136]	; (8007a48 <MX_TIM2_Init+0xcc>)
 80079c0:	2201      	movs	r2, #1
 80079c2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80079c4:	4b20      	ldr	r3, [pc, #128]	; (8007a48 <MX_TIM2_Init+0xcc>)
 80079c6:	2200      	movs	r2, #0
 80079c8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80079ca:	4b1f      	ldr	r3, [pc, #124]	; (8007a48 <MX_TIM2_Init+0xcc>)
 80079cc:	2280      	movs	r2, #128	; 0x80
 80079ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80079d0:	481d      	ldr	r0, [pc, #116]	; (8007a48 <MX_TIM2_Init+0xcc>)
 80079d2:	f004 fa2f 	bl	800be34 <HAL_TIM_Base_Init>
 80079d6:	4603      	mov	r3, r0
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d001      	beq.n	80079e0 <MX_TIM2_Init+0x64>
  {
    Error_Handler();
 80079dc:	f7ff fccc 	bl	8007378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80079e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80079e4:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80079e6:	f107 0320 	add.w	r3, r7, #32
 80079ea:	4619      	mov	r1, r3
 80079ec:	4816      	ldr	r0, [pc, #88]	; (8007a48 <MX_TIM2_Init+0xcc>)
 80079ee:	f005 f841 	bl	800ca74 <HAL_TIM_ConfigClockSource>
 80079f2:	4603      	mov	r3, r0
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	d001      	beq.n	80079fc <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 80079f8:	f7ff fcbe 	bl	8007378 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 80079fc:	2305      	movs	r3, #5
 80079fe:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8007a00:	2350      	movs	r3, #80	; 0x50
 8007a02:	613b      	str	r3, [r7, #16]
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8007a04:	2300      	movs	r3, #0
 8007a06:	617b      	str	r3, [r7, #20]
  sSlaveConfig.TriggerFilter = 0;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8007a0c:	f107 030c 	add.w	r3, r7, #12
 8007a10:	4619      	mov	r1, r3
 8007a12:	480d      	ldr	r0, [pc, #52]	; (8007a48 <MX_TIM2_Init+0xcc>)
 8007a14:	f005 f91e 	bl	800cc54 <HAL_TIM_SlaveConfigSynchro>
 8007a18:	4603      	mov	r3, r0
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d001      	beq.n	8007a22 <MX_TIM2_Init+0xa6>
  {
    Error_Handler();
 8007a1e:	f7ff fcab 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007a22:	2320      	movs	r3, #32
 8007a24:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a26:	2300      	movs	r3, #0
 8007a28:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8007a2a:	463b      	mov	r3, r7
 8007a2c:	4619      	mov	r1, r3
 8007a2e:	4806      	ldr	r0, [pc, #24]	; (8007a48 <MX_TIM2_Init+0xcc>)
 8007a30:	f005 fed4 	bl	800d7dc <HAL_TIMEx_MasterConfigSynchronization>
 8007a34:	4603      	mov	r3, r0
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d001      	beq.n	8007a3e <MX_TIM2_Init+0xc2>
  {
    Error_Handler();
 8007a3a:	f7ff fc9d 	bl	8007378 <Error_Handler>
  }

}
 8007a3e:	bf00      	nop
 8007a40:	3730      	adds	r7, #48	; 0x30
 8007a42:	46bd      	mov	sp, r7
 8007a44:	bd80      	pop	{r7, pc}
 8007a46:	bf00      	nop
 8007a48:	2000288c 	.word	0x2000288c

08007a4c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007a4c:	b580      	push	{r7, lr}
 8007a4e:	b088      	sub	sp, #32
 8007a50:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007a52:	f107 0310 	add.w	r3, r7, #16
 8007a56:	2200      	movs	r2, #0
 8007a58:	601a      	str	r2, [r3, #0]
 8007a5a:	605a      	str	r2, [r3, #4]
 8007a5c:	609a      	str	r2, [r3, #8]
 8007a5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007a60:	1d3b      	adds	r3, r7, #4
 8007a62:	2200      	movs	r2, #0
 8007a64:	601a      	str	r2, [r3, #0]
 8007a66:	605a      	str	r2, [r3, #4]
 8007a68:	609a      	str	r2, [r3, #8]

  htim3.Instance = TIM3;
 8007a6a:	4b1d      	ldr	r3, [pc, #116]	; (8007ae0 <MX_TIM3_Init+0x94>)
 8007a6c:	4a1d      	ldr	r2, [pc, #116]	; (8007ae4 <MX_TIM3_Init+0x98>)
 8007a6e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8007a70:	4b1b      	ldr	r3, [pc, #108]	; (8007ae0 <MX_TIM3_Init+0x94>)
 8007a72:	2200      	movs	r2, #0
 8007a74:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8007a76:	4b1a      	ldr	r3, [pc, #104]	; (8007ae0 <MX_TIM3_Init+0x94>)
 8007a78:	2210      	movs	r2, #16
 8007a7a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8007a7c:	4b18      	ldr	r3, [pc, #96]	; (8007ae0 <MX_TIM3_Init+0x94>)
 8007a7e:	2201      	movs	r2, #1
 8007a80:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8007a82:	4b17      	ldr	r3, [pc, #92]	; (8007ae0 <MX_TIM3_Init+0x94>)
 8007a84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007a88:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007a8a:	4b15      	ldr	r3, [pc, #84]	; (8007ae0 <MX_TIM3_Init+0x94>)
 8007a8c:	2280      	movs	r2, #128	; 0x80
 8007a8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007a90:	4813      	ldr	r0, [pc, #76]	; (8007ae0 <MX_TIM3_Init+0x94>)
 8007a92:	f004 f9cf 	bl	800be34 <HAL_TIM_Base_Init>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d001      	beq.n	8007aa0 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8007a9c:	f7ff fc6c 	bl	8007378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007aa0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007aa4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007aa6:	f107 0310 	add.w	r3, r7, #16
 8007aaa:	4619      	mov	r1, r3
 8007aac:	480c      	ldr	r0, [pc, #48]	; (8007ae0 <MX_TIM3_Init+0x94>)
 8007aae:	f004 ffe1 	bl	800ca74 <HAL_TIM_ConfigClockSource>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d001      	beq.n	8007abc <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8007ab8:	f7ff fc5e 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007abc:	2320      	movs	r3, #32
 8007abe:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007ac4:	1d3b      	adds	r3, r7, #4
 8007ac6:	4619      	mov	r1, r3
 8007ac8:	4805      	ldr	r0, [pc, #20]	; (8007ae0 <MX_TIM3_Init+0x94>)
 8007aca:	f005 fe87 	bl	800d7dc <HAL_TIMEx_MasterConfigSynchronization>
 8007ace:	4603      	mov	r3, r0
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d001      	beq.n	8007ad8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8007ad4:	f7ff fc50 	bl	8007378 <Error_Handler>
  }

}
 8007ad8:	bf00      	nop
 8007ada:	3720      	adds	r7, #32
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}
 8007ae0:	20001f18 	.word	0x20001f18
 8007ae4:	40000400 	.word	0x40000400

08007ae8 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b088      	sub	sp, #32
 8007aec:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007aee:	f107 0310 	add.w	r3, r7, #16
 8007af2:	2200      	movs	r2, #0
 8007af4:	601a      	str	r2, [r3, #0]
 8007af6:	605a      	str	r2, [r3, #4]
 8007af8:	609a      	str	r2, [r3, #8]
 8007afa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007afc:	1d3b      	adds	r3, r7, #4
 8007afe:	2200      	movs	r2, #0
 8007b00:	601a      	str	r2, [r3, #0]
 8007b02:	605a      	str	r2, [r3, #4]
 8007b04:	609a      	str	r2, [r3, #8]

  htim5.Instance = TIM5;
 8007b06:	4b1d      	ldr	r3, [pc, #116]	; (8007b7c <MX_TIM5_Init+0x94>)
 8007b08:	4a1d      	ldr	r2, [pc, #116]	; (8007b80 <MX_TIM5_Init+0x98>)
 8007b0a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8007b0c:	4b1b      	ldr	r3, [pc, #108]	; (8007b7c <MX_TIM5_Init+0x94>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007b12:	4b1a      	ldr	r3, [pc, #104]	; (8007b7c <MX_TIM5_Init+0x94>)
 8007b14:	2200      	movs	r2, #0
 8007b16:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1024;
 8007b18:	4b18      	ldr	r3, [pc, #96]	; (8007b7c <MX_TIM5_Init+0x94>)
 8007b1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007b1e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007b20:	4b16      	ldr	r3, [pc, #88]	; (8007b7c <MX_TIM5_Init+0x94>)
 8007b22:	2200      	movs	r2, #0
 8007b24:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007b26:	4b15      	ldr	r3, [pc, #84]	; (8007b7c <MX_TIM5_Init+0x94>)
 8007b28:	2280      	movs	r2, #128	; 0x80
 8007b2a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8007b2c:	4813      	ldr	r0, [pc, #76]	; (8007b7c <MX_TIM5_Init+0x94>)
 8007b2e:	f004 f981 	bl	800be34 <HAL_TIM_Base_Init>
 8007b32:	4603      	mov	r3, r0
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d001      	beq.n	8007b3c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8007b38:	f7ff fc1e 	bl	8007378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007b3c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b40:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8007b42:	f107 0310 	add.w	r3, r7, #16
 8007b46:	4619      	mov	r1, r3
 8007b48:	480c      	ldr	r0, [pc, #48]	; (8007b7c <MX_TIM5_Init+0x94>)
 8007b4a:	f004 ff93 	bl	800ca74 <HAL_TIM_ConfigClockSource>
 8007b4e:	4603      	mov	r3, r0
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d001      	beq.n	8007b58 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8007b54:	f7ff fc10 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007b58:	2300      	movs	r3, #0
 8007b5a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007b5c:	2300      	movs	r3, #0
 8007b5e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8007b60:	1d3b      	adds	r3, r7, #4
 8007b62:	4619      	mov	r1, r3
 8007b64:	4805      	ldr	r0, [pc, #20]	; (8007b7c <MX_TIM5_Init+0x94>)
 8007b66:	f005 fe39 	bl	800d7dc <HAL_TIMEx_MasterConfigSynchronization>
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d001      	beq.n	8007b74 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8007b70:	f7ff fc02 	bl	8007378 <Error_Handler>
  }

}
 8007b74:	bf00      	nop
 8007b76:	3720      	adds	r7, #32
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}
 8007b7c:	200027f4 	.word	0x200027f4
 8007b80:	40000c00 	.word	0x40000c00

08007b84 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b094      	sub	sp, #80	; 0x50
 8007b88:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007b8a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007b8e:	2200      	movs	r2, #0
 8007b90:	601a      	str	r2, [r3, #0]
 8007b92:	605a      	str	r2, [r3, #4]
 8007b94:	609a      	str	r2, [r3, #8]
 8007b96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007b98:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007b9c:	2200      	movs	r2, #0
 8007b9e:	601a      	str	r2, [r3, #0]
 8007ba0:	605a      	str	r2, [r3, #4]
 8007ba2:	609a      	str	r2, [r3, #8]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8007ba4:	463b      	mov	r3, r7
 8007ba6:	2234      	movs	r2, #52	; 0x34
 8007ba8:	2100      	movs	r1, #0
 8007baa:	4618      	mov	r0, r3
 8007bac:	f007 fbb6 	bl	800f31c <memset>

  htim8.Instance = TIM8;
 8007bb0:	4b26      	ldr	r3, [pc, #152]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007bb2:	4a27      	ldr	r2, [pc, #156]	; (8007c50 <MX_TIM8_Init+0xcc>)
 8007bb4:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8007bb6:	4b25      	ldr	r3, [pc, #148]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007bb8:	2200      	movs	r2, #0
 8007bba:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007bbc:	4b23      	ldr	r3, [pc, #140]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1;
 8007bc2:	4b22      	ldr	r3, [pc, #136]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007bc8:	4b20      	ldr	r3, [pc, #128]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007bca:	2200      	movs	r2, #0
 8007bcc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8007bce:	4b1f      	ldr	r3, [pc, #124]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8007bd4:	4b1d      	ldr	r3, [pc, #116]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007bd6:	2280      	movs	r2, #128	; 0x80
 8007bd8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8007bda:	481c      	ldr	r0, [pc, #112]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007bdc:	f004 f92a 	bl	800be34 <HAL_TIM_Base_Init>
 8007be0:	4603      	mov	r3, r0
 8007be2:	2b00      	cmp	r3, #0
 8007be4:	d001      	beq.n	8007bea <MX_TIM8_Init+0x66>
  {
    Error_Handler();
 8007be6:	f7ff fbc7 	bl	8007378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007bea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007bee:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8007bf0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007bf4:	4619      	mov	r1, r3
 8007bf6:	4815      	ldr	r0, [pc, #84]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007bf8:	f004 ff3c 	bl	800ca74 <HAL_TIM_ConfigClockSource>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d001      	beq.n	8007c06 <MX_TIM8_Init+0x82>
  {
    Error_Handler();
 8007c02:	f7ff fbb9 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8007c06:	2320      	movs	r3, #32
 8007c08:	637b      	str	r3, [r7, #52]	; 0x34
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8007c12:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007c16:	4619      	mov	r1, r3
 8007c18:	480c      	ldr	r0, [pc, #48]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007c1a:	f005 fddf 	bl	800d7dc <HAL_TIMEx_MasterConfigSynchronization>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d001      	beq.n	8007c28 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8007c24:	f7ff fba8 	bl	8007378 <Error_Handler>
  }
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8007c30:	463b      	mov	r3, r7
 8007c32:	4619      	mov	r1, r3
 8007c34:	4805      	ldr	r0, [pc, #20]	; (8007c4c <MX_TIM8_Init+0xc8>)
 8007c36:	f005 fe67 	bl	800d908 <HAL_TIMEx_ConfigBreakDeadTime>
 8007c3a:	4603      	mov	r3, r0
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d001      	beq.n	8007c44 <MX_TIM8_Init+0xc0>
  {
    Error_Handler();
 8007c40:	f7ff fb9a 	bl	8007378 <Error_Handler>
  }

}
 8007c44:	bf00      	nop
 8007c46:	3750      	adds	r7, #80	; 0x50
 8007c48:	46bd      	mov	sp, r7
 8007c4a:	bd80      	pop	{r7, pc}
 8007c4c:	20002710 	.word	0x20002710
 8007c50:	40013400 	.word	0x40013400

08007c54 <MX_TIM15_Init>:
/* TIM15 init function */
void MX_TIM15_Init(void)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b088      	sub	sp, #32
 8007c58:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8007c5a:	f107 0310 	add.w	r3, r7, #16
 8007c5e:	2200      	movs	r2, #0
 8007c60:	601a      	str	r2, [r3, #0]
 8007c62:	605a      	str	r2, [r3, #4]
 8007c64:	609a      	str	r2, [r3, #8]
 8007c66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007c68:	1d3b      	adds	r3, r7, #4
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	601a      	str	r2, [r3, #0]
 8007c6e:	605a      	str	r2, [r3, #4]
 8007c70:	609a      	str	r2, [r3, #8]

  htim15.Instance = TIM15;
 8007c72:	4b1f      	ldr	r3, [pc, #124]	; (8007cf0 <MX_TIM15_Init+0x9c>)
 8007c74:	4a1f      	ldr	r2, [pc, #124]	; (8007cf4 <MX_TIM15_Init+0xa0>)
 8007c76:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1024;
 8007c78:	4b1d      	ldr	r3, [pc, #116]	; (8007cf0 <MX_TIM15_Init+0x9c>)
 8007c7a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c7e:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007c80:	4b1b      	ldr	r3, [pc, #108]	; (8007cf0 <MX_TIM15_Init+0x9c>)
 8007c82:	2200      	movs	r2, #0
 8007c84:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1024;
 8007c86:	4b1a      	ldr	r3, [pc, #104]	; (8007cf0 <MX_TIM15_Init+0x9c>)
 8007c88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c8c:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007c8e:	4b18      	ldr	r3, [pc, #96]	; (8007cf0 <MX_TIM15_Init+0x9c>)
 8007c90:	2200      	movs	r2, #0
 8007c92:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8007c94:	4b16      	ldr	r3, [pc, #88]	; (8007cf0 <MX_TIM15_Init+0x9c>)
 8007c96:	2200      	movs	r2, #0
 8007c98:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007c9a:	4b15      	ldr	r3, [pc, #84]	; (8007cf0 <MX_TIM15_Init+0x9c>)
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8007ca0:	4813      	ldr	r0, [pc, #76]	; (8007cf0 <MX_TIM15_Init+0x9c>)
 8007ca2:	f004 f8c7 	bl	800be34 <HAL_TIM_Base_Init>
 8007ca6:	4603      	mov	r3, r0
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d001      	beq.n	8007cb0 <MX_TIM15_Init+0x5c>
  {
    Error_Handler();
 8007cac:	f7ff fb64 	bl	8007378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007cb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007cb4:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8007cb6:	f107 0310 	add.w	r3, r7, #16
 8007cba:	4619      	mov	r1, r3
 8007cbc:	480c      	ldr	r0, [pc, #48]	; (8007cf0 <MX_TIM15_Init+0x9c>)
 8007cbe:	f004 fed9 	bl	800ca74 <HAL_TIM_ConfigClockSource>
 8007cc2:	4603      	mov	r3, r0
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d001      	beq.n	8007ccc <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 8007cc8:	f7ff fb56 	bl	8007378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007ccc:	2300      	movs	r3, #0
 8007cce:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8007cd4:	1d3b      	adds	r3, r7, #4
 8007cd6:	4619      	mov	r1, r3
 8007cd8:	4805      	ldr	r0, [pc, #20]	; (8007cf0 <MX_TIM15_Init+0x9c>)
 8007cda:	f005 fd7f 	bl	800d7dc <HAL_TIMEx_MasterConfigSynchronization>
 8007cde:	4603      	mov	r3, r0
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d001      	beq.n	8007ce8 <MX_TIM15_Init+0x94>
  {
    Error_Handler();
 8007ce4:	f7ff fb48 	bl	8007378 <Error_Handler>
  }

}
 8007ce8:	bf00      	nop
 8007cea:	3720      	adds	r7, #32
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bd80      	pop	{r7, pc}
 8007cf0:	2000275c 	.word	0x2000275c
 8007cf4:	40014000 	.word	0x40014000

08007cf8 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	af00      	add	r7, sp, #0

  htim16.Instance = TIM16;
 8007cfc:	4b10      	ldr	r3, [pc, #64]	; (8007d40 <MX_TIM16_Init+0x48>)
 8007cfe:	4a11      	ldr	r2, [pc, #68]	; (8007d44 <MX_TIM16_Init+0x4c>)
 8007d00:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 65535;
 8007d02:	4b0f      	ldr	r3, [pc, #60]	; (8007d40 <MX_TIM16_Init+0x48>)
 8007d04:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007d08:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d0a:	4b0d      	ldr	r3, [pc, #52]	; (8007d40 <MX_TIM16_Init+0x48>)
 8007d0c:	2200      	movs	r2, #0
 8007d0e:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8007d10:	4b0b      	ldr	r3, [pc, #44]	; (8007d40 <MX_TIM16_Init+0x48>)
 8007d12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007d16:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d18:	4b09      	ldr	r3, [pc, #36]	; (8007d40 <MX_TIM16_Init+0x48>)
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8007d1e:	4b08      	ldr	r3, [pc, #32]	; (8007d40 <MX_TIM16_Init+0x48>)
 8007d20:	2200      	movs	r2, #0
 8007d22:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d24:	4b06      	ldr	r3, [pc, #24]	; (8007d40 <MX_TIM16_Init+0x48>)
 8007d26:	2200      	movs	r2, #0
 8007d28:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8007d2a:	4805      	ldr	r0, [pc, #20]	; (8007d40 <MX_TIM16_Init+0x48>)
 8007d2c:	f004 f882 	bl	800be34 <HAL_TIM_Base_Init>
 8007d30:	4603      	mov	r3, r0
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d001      	beq.n	8007d3a <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8007d36:	f7ff fb1f 	bl	8007378 <Error_Handler>
  }

}
 8007d3a:	bf00      	nop
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	200028d8 	.word	0x200028d8
 8007d44:	40014400 	.word	0x40014400

08007d48 <MX_TIM17_Init>:
/* TIM17 init function */
void MX_TIM17_Init(void)
{
 8007d48:	b580      	push	{r7, lr}
 8007d4a:	af00      	add	r7, sp, #0

  htim17.Instance = TIM17;
 8007d4c:	4b10      	ldr	r3, [pc, #64]	; (8007d90 <MX_TIM17_Init+0x48>)
 8007d4e:	4a11      	ldr	r2, [pc, #68]	; (8007d94 <MX_TIM17_Init+0x4c>)
 8007d50:	601a      	str	r2, [r3, #0]
  htim17.Init.Prescaler = 1024;
 8007d52:	4b0f      	ldr	r3, [pc, #60]	; (8007d90 <MX_TIM17_Init+0x48>)
 8007d54:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d58:	605a      	str	r2, [r3, #4]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007d5a:	4b0d      	ldr	r3, [pc, #52]	; (8007d90 <MX_TIM17_Init+0x48>)
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	609a      	str	r2, [r3, #8]
  htim17.Init.Period = 1024;
 8007d60:	4b0b      	ldr	r3, [pc, #44]	; (8007d90 <MX_TIM17_Init+0x48>)
 8007d62:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007d66:	60da      	str	r2, [r3, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007d68:	4b09      	ldr	r3, [pc, #36]	; (8007d90 <MX_TIM17_Init+0x48>)
 8007d6a:	2200      	movs	r2, #0
 8007d6c:	611a      	str	r2, [r3, #16]
  htim17.Init.RepetitionCounter = 0;
 8007d6e:	4b08      	ldr	r3, [pc, #32]	; (8007d90 <MX_TIM17_Init+0x48>)
 8007d70:	2200      	movs	r2, #0
 8007d72:	615a      	str	r2, [r3, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007d74:	4b06      	ldr	r3, [pc, #24]	; (8007d90 <MX_TIM17_Init+0x48>)
 8007d76:	2200      	movs	r2, #0
 8007d78:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8007d7a:	4805      	ldr	r0, [pc, #20]	; (8007d90 <MX_TIM17_Init+0x48>)
 8007d7c:	f004 f85a 	bl	800be34 <HAL_TIM_Base_Init>
 8007d80:	4603      	mov	r3, r0
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	d001      	beq.n	8007d8a <MX_TIM17_Init+0x42>
  {
    Error_Handler();
 8007d86:	f7ff faf7 	bl	8007378 <Error_Handler>
  }

}
 8007d8a:	bf00      	nop
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	200027a8 	.word	0x200027a8
 8007d94:	40014800 	.word	0x40014800

08007d98 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b08a      	sub	sp, #40	; 0x28
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007da0:	f107 0314 	add.w	r3, r7, #20
 8007da4:	2200      	movs	r2, #0
 8007da6:	601a      	str	r2, [r3, #0]
 8007da8:	605a      	str	r2, [r3, #4]
 8007daa:	609a      	str	r2, [r3, #8]
 8007dac:	60da      	str	r2, [r3, #12]
 8007dae:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a1f      	ldr	r2, [pc, #124]	; (8007e34 <HAL_TIM_Encoder_MspInit+0x9c>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d137      	bne.n	8007e2a <HAL_TIM_Encoder_MspInit+0x92>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8007dba:	4b1f      	ldr	r3, [pc, #124]	; (8007e38 <HAL_TIM_Encoder_MspInit+0xa0>)
 8007dbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dbe:	4a1e      	ldr	r2, [pc, #120]	; (8007e38 <HAL_TIM_Encoder_MspInit+0xa0>)
 8007dc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007dc4:	6613      	str	r3, [r2, #96]	; 0x60
 8007dc6:	4b1c      	ldr	r3, [pc, #112]	; (8007e38 <HAL_TIM_Encoder_MspInit+0xa0>)
 8007dc8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007dca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007dce:	613b      	str	r3, [r7, #16]
 8007dd0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007dd2:	4b19      	ldr	r3, [pc, #100]	; (8007e38 <HAL_TIM_Encoder_MspInit+0xa0>)
 8007dd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dd6:	4a18      	ldr	r2, [pc, #96]	; (8007e38 <HAL_TIM_Encoder_MspInit+0xa0>)
 8007dd8:	f043 0304 	orr.w	r3, r3, #4
 8007ddc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007dde:	4b16      	ldr	r3, [pc, #88]	; (8007e38 <HAL_TIM_Encoder_MspInit+0xa0>)
 8007de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007de2:	f003 0304 	and.w	r3, r3, #4
 8007de6:	60fb      	str	r3, [r7, #12]
 8007de8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration    
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8007dea:	2303      	movs	r3, #3
 8007dec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007dee:	2302      	movs	r3, #2
 8007df0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007df2:	2300      	movs	r3, #0
 8007df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007df6:	2300      	movs	r3, #0
 8007df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8007dfa:	2302      	movs	r3, #2
 8007dfc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007dfe:	f107 0314 	add.w	r3, r7, #20
 8007e02:	4619      	mov	r1, r3
 8007e04:	480d      	ldr	r0, [pc, #52]	; (8007e3c <HAL_TIM_Encoder_MspInit+0xa4>)
 8007e06:	f002 fd0f 	bl	800a828 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	2100      	movs	r1, #0
 8007e0e:	2018      	movs	r0, #24
 8007e10:	f001 fde7 	bl	80099e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007e14:	2018      	movs	r0, #24
 8007e16:	f001 fdfe 	bl	8009a16 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	2101      	movs	r1, #1
 8007e1e:	201a      	movs	r0, #26
 8007e20:	f001 fddf 	bl	80099e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8007e24:	201a      	movs	r0, #26
 8007e26:	f001 fdf6 	bl	8009a16 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8007e2a:	bf00      	nop
 8007e2c:	3728      	adds	r7, #40	; 0x28
 8007e2e:	46bd      	mov	sp, r7
 8007e30:	bd80      	pop	{r7, pc}
 8007e32:	bf00      	nop
 8007e34:	40012c00 	.word	0x40012c00
 8007e38:	40021000 	.word	0x40021000
 8007e3c:	48000800 	.word	0x48000800

08007e40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8007e40:	b580      	push	{r7, lr}
 8007e42:	b090      	sub	sp, #64	; 0x40
 8007e44:	af00      	add	r7, sp, #0
 8007e46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007e48:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	601a      	str	r2, [r3, #0]
 8007e50:	605a      	str	r2, [r3, #4]
 8007e52:	609a      	str	r2, [r3, #8]
 8007e54:	60da      	str	r2, [r3, #12]
 8007e56:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e60:	d129      	bne.n	8007eb6 <HAL_TIM_Base_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007e62:	4b5c      	ldr	r3, [pc, #368]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e66:	4a5b      	ldr	r2, [pc, #364]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007e68:	f043 0301 	orr.w	r3, r3, #1
 8007e6c:	6593      	str	r3, [r2, #88]	; 0x58
 8007e6e:	4b59      	ldr	r3, [pc, #356]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007e70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007e72:	f003 0301 	and.w	r3, r3, #1
 8007e76:	62bb      	str	r3, [r7, #40]	; 0x28
 8007e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007e7a:	4b56      	ldr	r3, [pc, #344]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e7e:	4a55      	ldr	r2, [pc, #340]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007e80:	f043 0301 	orr.w	r3, r3, #1
 8007e84:	64d3      	str	r3, [r2, #76]	; 0x4c
 8007e86:	4b53      	ldr	r3, [pc, #332]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007e88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007e8a:	f003 0301 	and.w	r3, r3, #1
 8007e8e:	627b      	str	r3, [r7, #36]	; 0x24
 8007e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**TIM2 GPIO Configuration    
    PA0     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8007e92:	2301      	movs	r3, #1
 8007e94:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007e96:	2302      	movs	r3, #2
 8007e98:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007e9e:	2300      	movs	r3, #0
 8007ea0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007ea6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8007eaa:	4619      	mov	r1, r3
 8007eac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8007eb0:	f002 fcba 	bl	800a828 <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
  /* USER CODE BEGIN TIM17_MspInit 1 */

  /* USER CODE END TIM17_MspInit 1 */
  }
}
 8007eb4:	e08a      	b.n	8007fcc <HAL_TIM_Base_MspInit+0x18c>
  else if(tim_baseHandle->Instance==TIM3)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	4a47      	ldr	r2, [pc, #284]	; (8007fd8 <HAL_TIM_Base_MspInit+0x198>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d114      	bne.n	8007eea <HAL_TIM_Base_MspInit+0xaa>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007ec0:	4b44      	ldr	r3, [pc, #272]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ec4:	4a43      	ldr	r2, [pc, #268]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007ec6:	f043 0302 	orr.w	r3, r3, #2
 8007eca:	6593      	str	r3, [r2, #88]	; 0x58
 8007ecc:	4b41      	ldr	r3, [pc, #260]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ed0:	f003 0302 	and.w	r3, r3, #2
 8007ed4:	623b      	str	r3, [r7, #32]
 8007ed6:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007ed8:	2200      	movs	r2, #0
 8007eda:	2100      	movs	r1, #0
 8007edc:	201d      	movs	r0, #29
 8007ede:	f001 fd80 	bl	80099e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007ee2:	201d      	movs	r0, #29
 8007ee4:	f001 fd97 	bl	8009a16 <HAL_NVIC_EnableIRQ>
}
 8007ee8:	e070      	b.n	8007fcc <HAL_TIM_Base_MspInit+0x18c>
  else if(tim_baseHandle->Instance==TIM5)
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4a3b      	ldr	r2, [pc, #236]	; (8007fdc <HAL_TIM_Base_MspInit+0x19c>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d114      	bne.n	8007f1e <HAL_TIM_Base_MspInit+0xde>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8007ef4:	4b37      	ldr	r3, [pc, #220]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007ef8:	4a36      	ldr	r2, [pc, #216]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007efa:	f043 0308 	orr.w	r3, r3, #8
 8007efe:	6593      	str	r3, [r2, #88]	; 0x58
 8007f00:	4b34      	ldr	r3, [pc, #208]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007f02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007f04:	f003 0308 	and.w	r3, r3, #8
 8007f08:	61fb      	str	r3, [r7, #28]
 8007f0a:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	2102      	movs	r1, #2
 8007f10:	2032      	movs	r0, #50	; 0x32
 8007f12:	f001 fd66 	bl	80099e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8007f16:	2032      	movs	r0, #50	; 0x32
 8007f18:	f001 fd7d 	bl	8009a16 <HAL_NVIC_EnableIRQ>
}
 8007f1c:	e056      	b.n	8007fcc <HAL_TIM_Base_MspInit+0x18c>
  else if(tim_baseHandle->Instance==TIM8)
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	4a2f      	ldr	r2, [pc, #188]	; (8007fe0 <HAL_TIM_Base_MspInit+0x1a0>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d10c      	bne.n	8007f42 <HAL_TIM_Base_MspInit+0x102>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007f28:	4b2a      	ldr	r3, [pc, #168]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007f2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f2c:	4a29      	ldr	r2, [pc, #164]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007f2e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007f32:	6613      	str	r3, [r2, #96]	; 0x60
 8007f34:	4b27      	ldr	r3, [pc, #156]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007f36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007f3c:	61bb      	str	r3, [r7, #24]
 8007f3e:	69bb      	ldr	r3, [r7, #24]
}
 8007f40:	e044      	b.n	8007fcc <HAL_TIM_Base_MspInit+0x18c>
  else if(tim_baseHandle->Instance==TIM15)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a27      	ldr	r2, [pc, #156]	; (8007fe4 <HAL_TIM_Base_MspInit+0x1a4>)
 8007f48:	4293      	cmp	r3, r2
 8007f4a:	d114      	bne.n	8007f76 <HAL_TIM_Base_MspInit+0x136>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8007f4c:	4b21      	ldr	r3, [pc, #132]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007f4e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f50:	4a20      	ldr	r2, [pc, #128]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007f52:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007f56:	6613      	str	r3, [r2, #96]	; 0x60
 8007f58:	4b1e      	ldr	r3, [pc, #120]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007f5a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007f60:	617b      	str	r3, [r7, #20]
 8007f62:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8007f64:	2200      	movs	r2, #0
 8007f66:	2100      	movs	r1, #0
 8007f68:	2018      	movs	r0, #24
 8007f6a:	f001 fd3a 	bl	80099e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8007f6e:	2018      	movs	r0, #24
 8007f70:	f001 fd51 	bl	8009a16 <HAL_NVIC_EnableIRQ>
}
 8007f74:	e02a      	b.n	8007fcc <HAL_TIM_Base_MspInit+0x18c>
  else if(tim_baseHandle->Instance==TIM16)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	4a1b      	ldr	r2, [pc, #108]	; (8007fe8 <HAL_TIM_Base_MspInit+0x1a8>)
 8007f7c:	4293      	cmp	r3, r2
 8007f7e:	d10c      	bne.n	8007f9a <HAL_TIM_Base_MspInit+0x15a>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8007f80:	4b14      	ldr	r3, [pc, #80]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007f82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f84:	4a13      	ldr	r2, [pc, #76]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007f86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007f8a:	6613      	str	r3, [r2, #96]	; 0x60
 8007f8c:	4b11      	ldr	r3, [pc, #68]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007f8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007f94:	613b      	str	r3, [r7, #16]
 8007f96:	693b      	ldr	r3, [r7, #16]
}
 8007f98:	e018      	b.n	8007fcc <HAL_TIM_Base_MspInit+0x18c>
  else if(tim_baseHandle->Instance==TIM17)
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a13      	ldr	r2, [pc, #76]	; (8007fec <HAL_TIM_Base_MspInit+0x1ac>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d113      	bne.n	8007fcc <HAL_TIM_Base_MspInit+0x18c>
    __HAL_RCC_TIM17_CLK_ENABLE();
 8007fa4:	4b0b      	ldr	r3, [pc, #44]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fa8:	4a0a      	ldr	r2, [pc, #40]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007faa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007fae:	6613      	str	r3, [r2, #96]	; 0x60
 8007fb0:	4b08      	ldr	r3, [pc, #32]	; (8007fd4 <HAL_TIM_Base_MspInit+0x194>)
 8007fb2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007fb4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007fb8:	60fb      	str	r3, [r7, #12]
 8007fba:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, 1, 0);
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	2101      	movs	r1, #1
 8007fc0:	201a      	movs	r0, #26
 8007fc2:	f001 fd0e 	bl	80099e2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8007fc6:	201a      	movs	r0, #26
 8007fc8:	f001 fd25 	bl	8009a16 <HAL_NVIC_EnableIRQ>
}
 8007fcc:	bf00      	nop
 8007fce:	3740      	adds	r7, #64	; 0x40
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}
 8007fd4:	40021000 	.word	0x40021000
 8007fd8:	40000400 	.word	0x40000400
 8007fdc:	40000c00 	.word	0x40000c00
 8007fe0:	40013400 	.word	0x40013400
 8007fe4:	40014000 	.word	0x40014000
 8007fe8:	40014400 	.word	0x40014400
 8007fec:	40014800 	.word	0x40014800

08007ff0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007ff0:	480d      	ldr	r0, [pc, #52]	; (8008028 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007ff2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007ff4:	480d      	ldr	r0, [pc, #52]	; (800802c <LoopForever+0x6>)
  ldr r1, =_edata
 8007ff6:	490e      	ldr	r1, [pc, #56]	; (8008030 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007ff8:	4a0e      	ldr	r2, [pc, #56]	; (8008034 <LoopForever+0xe>)
  movs r3, #0
 8007ffa:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007ffc:	e002      	b.n	8008004 <LoopCopyDataInit>

08007ffe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007ffe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8008000:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8008002:	3304      	adds	r3, #4

08008004 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8008004:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8008006:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8008008:	d3f9      	bcc.n	8007ffe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800800a:	4a0b      	ldr	r2, [pc, #44]	; (8008038 <LoopForever+0x12>)
  ldr r4, =_ebss
 800800c:	4c0b      	ldr	r4, [pc, #44]	; (800803c <LoopForever+0x16>)
  movs r3, #0
 800800e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8008010:	e001      	b.n	8008016 <LoopFillZerobss>

08008012 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8008012:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008014:	3204      	adds	r2, #4

08008016 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8008016:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8008018:	d3fb      	bcc.n	8008012 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800801a:	f7ff fc29 	bl	8007870 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800801e:	f007 f959 	bl	800f2d4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8008022:	f7ff f8e9 	bl	80071f8 <main>

08008026 <LoopForever>:

LoopForever:
    b LoopForever
 8008026:	e7fe      	b.n	8008026 <LoopForever>
  ldr   r0, =_estack
 8008028:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800802c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8008030:	20001e08 	.word	0x20001e08
  ldr r2, =_sidata
 8008034:	080147c8 	.word	0x080147c8
  ldr r2, =_sbss
 8008038:	20001e08 	.word	0x20001e08
  ldr r4, =_ebss
 800803c:	2000292c 	.word	0x2000292c

08008040 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8008040:	e7fe      	b.n	8008040 <ADC1_2_IRQHandler>

08008042 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008042:	b580      	push	{r7, lr}
 8008044:	b082      	sub	sp, #8
 8008046:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8008048:	2300      	movs	r3, #0
 800804a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800804c:	2003      	movs	r0, #3
 800804e:	f001 fcbd 	bl	80099cc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8008052:	2000      	movs	r0, #0
 8008054:	f000 f80e 	bl	8008074 <HAL_InitTick>
 8008058:	4603      	mov	r3, r0
 800805a:	2b00      	cmp	r3, #0
 800805c:	d002      	beq.n	8008064 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800805e:	2301      	movs	r3, #1
 8008060:	71fb      	strb	r3, [r7, #7]
 8008062:	e001      	b.n	8008068 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8008064:	f7ff fa58 	bl	8007518 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8008068:	79fb      	ldrb	r3, [r7, #7]

}
 800806a:	4618      	mov	r0, r3
 800806c:	3708      	adds	r7, #8
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
	...

08008074 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800807c:	2300      	movs	r3, #0
 800807e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8008080:	4b16      	ldr	r3, [pc, #88]	; (80080dc <HAL_InitTick+0x68>)
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	2b00      	cmp	r3, #0
 8008086:	d022      	beq.n	80080ce <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8008088:	4b15      	ldr	r3, [pc, #84]	; (80080e0 <HAL_InitTick+0x6c>)
 800808a:	681a      	ldr	r2, [r3, #0]
 800808c:	4b13      	ldr	r3, [pc, #76]	; (80080dc <HAL_InitTick+0x68>)
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8008094:	fbb1 f3f3 	udiv	r3, r1, r3
 8008098:	fbb2 f3f3 	udiv	r3, r2, r3
 800809c:	4618      	mov	r0, r3
 800809e:	f001 fcd6 	bl	8009a4e <HAL_SYSTICK_Config>
 80080a2:	4603      	mov	r3, r0
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d10f      	bne.n	80080c8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	2b0f      	cmp	r3, #15
 80080ac:	d809      	bhi.n	80080c2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80080ae:	2200      	movs	r2, #0
 80080b0:	6879      	ldr	r1, [r7, #4]
 80080b2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80080b6:	f001 fc94 	bl	80099e2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80080ba:	4a0a      	ldr	r2, [pc, #40]	; (80080e4 <HAL_InitTick+0x70>)
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6013      	str	r3, [r2, #0]
 80080c0:	e007      	b.n	80080d2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80080c2:	2301      	movs	r3, #1
 80080c4:	73fb      	strb	r3, [r7, #15]
 80080c6:	e004      	b.n	80080d2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	73fb      	strb	r3, [r7, #15]
 80080cc:	e001      	b.n	80080d2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80080ce:	2301      	movs	r3, #1
 80080d0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80080d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3710      	adds	r7, #16
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}
 80080dc:	20000c38 	.word	0x20000c38
 80080e0:	20000c30 	.word	0x20000c30
 80080e4:	20000c34 	.word	0x20000c34

080080e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80080e8:	b480      	push	{r7}
 80080ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80080ec:	4b05      	ldr	r3, [pc, #20]	; (8008104 <HAL_IncTick+0x1c>)
 80080ee:	681a      	ldr	r2, [r3, #0]
 80080f0:	4b05      	ldr	r3, [pc, #20]	; (8008108 <HAL_IncTick+0x20>)
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4413      	add	r3, r2
 80080f6:	4a03      	ldr	r2, [pc, #12]	; (8008104 <HAL_IncTick+0x1c>)
 80080f8:	6013      	str	r3, [r2, #0]
}
 80080fa:	bf00      	nop
 80080fc:	46bd      	mov	sp, r7
 80080fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008102:	4770      	bx	lr
 8008104:	20002924 	.word	0x20002924
 8008108:	20000c38 	.word	0x20000c38

0800810c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800810c:	b480      	push	{r7}
 800810e:	af00      	add	r7, sp, #0
  return uwTick;
 8008110:	4b03      	ldr	r3, [pc, #12]	; (8008120 <HAL_GetTick+0x14>)
 8008112:	681b      	ldr	r3, [r3, #0]
}
 8008114:	4618      	mov	r0, r3
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr
 800811e:	bf00      	nop
 8008120:	20002924 	.word	0x20002924

08008124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008124:	b580      	push	{r7, lr}
 8008126:	b084      	sub	sp, #16
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800812c:	f7ff ffee 	bl	800810c <HAL_GetTick>
 8008130:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800813c:	d004      	beq.n	8008148 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800813e:	4b09      	ldr	r3, [pc, #36]	; (8008164 <HAL_Delay+0x40>)
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	4413      	add	r3, r2
 8008146:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8008148:	bf00      	nop
 800814a:	f7ff ffdf 	bl	800810c <HAL_GetTick>
 800814e:	4602      	mov	r2, r0
 8008150:	68bb      	ldr	r3, [r7, #8]
 8008152:	1ad3      	subs	r3, r2, r3
 8008154:	68fa      	ldr	r2, [r7, #12]
 8008156:	429a      	cmp	r2, r3
 8008158:	d8f7      	bhi.n	800814a <HAL_Delay+0x26>
  {
  }
}
 800815a:	bf00      	nop
 800815c:	3710      	adds	r7, #16
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop
 8008164:	20000c38 	.word	0x20000c38

08008168 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8008168:	b480      	push	{r7}
 800816a:	b083      	sub	sp, #12
 800816c:	af00      	add	r7, sp, #0
 800816e:	6078      	str	r0, [r7, #4]
 8008170:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	431a      	orrs	r2, r3
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	609a      	str	r2, [r3, #8]
}
 8008182:	bf00      	nop
 8008184:	370c      	adds	r7, #12
 8008186:	46bd      	mov	sp, r7
 8008188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818c:	4770      	bx	lr

0800818e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800818e:	b480      	push	{r7}
 8008190:	b083      	sub	sp, #12
 8008192:	af00      	add	r7, sp, #0
 8008194:	6078      	str	r0, [r7, #4]
 8008196:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	689b      	ldr	r3, [r3, #8]
 800819c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80081a0:	683b      	ldr	r3, [r7, #0]
 80081a2:	431a      	orrs	r2, r3
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	609a      	str	r2, [r3, #8]
}
 80081a8:	bf00      	nop
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b083      	sub	sp, #12
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	689b      	ldr	r3, [r3, #8]
 80081c0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	370c      	adds	r7, #12
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr

080081d0 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80081d0:	b490      	push	{r4, r7}
 80081d2:	b084      	sub	sp, #16
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	60f8      	str	r0, [r7, #12]
 80081d8:	60b9      	str	r1, [r7, #8]
 80081da:	607a      	str	r2, [r7, #4]
 80081dc:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	3360      	adds	r3, #96	; 0x60
 80081e2:	461a      	mov	r2, r3
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	009b      	lsls	r3, r3, #2
 80081e8:	4413      	add	r3, r2
 80081ea:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80081ec:	6822      	ldr	r2, [r4, #0]
 80081ee:	4b08      	ldr	r3, [pc, #32]	; (8008210 <LL_ADC_SetOffset+0x40>)
 80081f0:	4013      	ands	r3, r2
 80081f2:	687a      	ldr	r2, [r7, #4]
 80081f4:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80081f8:	683a      	ldr	r2, [r7, #0]
 80081fa:	430a      	orrs	r2, r1
 80081fc:	4313      	orrs	r3, r2
 80081fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8008202:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8008204:	bf00      	nop
 8008206:	3710      	adds	r7, #16
 8008208:	46bd      	mov	sp, r7
 800820a:	bc90      	pop	{r4, r7}
 800820c:	4770      	bx	lr
 800820e:	bf00      	nop
 8008210:	03fff000 	.word	0x03fff000

08008214 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8008214:	b490      	push	{r4, r7}
 8008216:	b082      	sub	sp, #8
 8008218:	af00      	add	r7, sp, #0
 800821a:	6078      	str	r0, [r7, #4]
 800821c:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	3360      	adds	r3, #96	; 0x60
 8008222:	461a      	mov	r2, r3
 8008224:	683b      	ldr	r3, [r7, #0]
 8008226:	009b      	lsls	r3, r3, #2
 8008228:	4413      	add	r3, r2
 800822a:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800822c:	6823      	ldr	r3, [r4, #0]
 800822e:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8008232:	4618      	mov	r0, r3
 8008234:	3708      	adds	r7, #8
 8008236:	46bd      	mov	sp, r7
 8008238:	bc90      	pop	{r4, r7}
 800823a:	4770      	bx	lr

0800823c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800823c:	b490      	push	{r4, r7}
 800823e:	b084      	sub	sp, #16
 8008240:	af00      	add	r7, sp, #0
 8008242:	60f8      	str	r0, [r7, #12]
 8008244:	60b9      	str	r1, [r7, #8]
 8008246:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	3360      	adds	r3, #96	; 0x60
 800824c:	461a      	mov	r2, r3
 800824e:	68bb      	ldr	r3, [r7, #8]
 8008250:	009b      	lsls	r3, r3, #2
 8008252:	4413      	add	r3, r2
 8008254:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008256:	6823      	ldr	r3, [r4, #0]
 8008258:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	4313      	orrs	r3, r2
 8008260:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8008262:	bf00      	nop
 8008264:	3710      	adds	r7, #16
 8008266:	46bd      	mov	sp, r7
 8008268:	bc90      	pop	{r4, r7}
 800826a:	4770      	bx	lr

0800826c <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800826c:	b490      	push	{r4, r7}
 800826e:	b084      	sub	sp, #16
 8008270:	af00      	add	r7, sp, #0
 8008272:	60f8      	str	r0, [r7, #12]
 8008274:	60b9      	str	r1, [r7, #8]
 8008276:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	3360      	adds	r3, #96	; 0x60
 800827c:	461a      	mov	r2, r3
 800827e:	68bb      	ldr	r3, [r7, #8]
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	4413      	add	r3, r2
 8008284:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008286:	6823      	ldr	r3, [r4, #0]
 8008288:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	4313      	orrs	r3, r2
 8008290:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8008292:	bf00      	nop
 8008294:	3710      	adds	r7, #16
 8008296:	46bd      	mov	sp, r7
 8008298:	bc90      	pop	{r4, r7}
 800829a:	4770      	bx	lr

0800829c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800829c:	b490      	push	{r4, r7}
 800829e:	b084      	sub	sp, #16
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	60f8      	str	r0, [r7, #12]
 80082a4:	60b9      	str	r1, [r7, #8]
 80082a6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	3360      	adds	r3, #96	; 0x60
 80082ac:	461a      	mov	r2, r3
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80082b6:	6823      	ldr	r3, [r4, #0]
 80082b8:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4313      	orrs	r3, r2
 80082c0:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80082c2:	bf00      	nop
 80082c4:	3710      	adds	r7, #16
 80082c6:	46bd      	mov	sp, r7
 80082c8:	bc90      	pop	{r4, r7}
 80082ca:	4770      	bx	lr

080082cc <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80082cc:	b480      	push	{r7}
 80082ce:	b083      	sub	sp, #12
 80082d0:	af00      	add	r7, sp, #0
 80082d2:	6078      	str	r0, [r7, #4]
 80082d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	431a      	orrs	r2, r3
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	615a      	str	r2, [r3, #20]
}
 80082e6:	bf00      	nop
 80082e8:	370c      	adds	r7, #12
 80082ea:	46bd      	mov	sp, r7
 80082ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f0:	4770      	bx	lr

080082f2 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80082f2:	b490      	push	{r4, r7}
 80082f4:	b084      	sub	sp, #16
 80082f6:	af00      	add	r7, sp, #0
 80082f8:	60f8      	str	r0, [r7, #12]
 80082fa:	60b9      	str	r1, [r7, #8]
 80082fc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	3330      	adds	r3, #48	; 0x30
 8008302:	461a      	mov	r2, r3
 8008304:	68bb      	ldr	r3, [r7, #8]
 8008306:	0a1b      	lsrs	r3, r3, #8
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	f003 030c 	and.w	r3, r3, #12
 800830e:	4413      	add	r3, r2
 8008310:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008312:	6822      	ldr	r2, [r4, #0]
 8008314:	68bb      	ldr	r3, [r7, #8]
 8008316:	f003 031f 	and.w	r3, r3, #31
 800831a:	211f      	movs	r1, #31
 800831c:	fa01 f303 	lsl.w	r3, r1, r3
 8008320:	43db      	mvns	r3, r3
 8008322:	401a      	ands	r2, r3
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	0e9b      	lsrs	r3, r3, #26
 8008328:	f003 011f 	and.w	r1, r3, #31
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	f003 031f 	and.w	r3, r3, #31
 8008332:	fa01 f303 	lsl.w	r3, r1, r3
 8008336:	4313      	orrs	r3, r2
 8008338:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800833a:	bf00      	nop
 800833c:	3710      	adds	r7, #16
 800833e:	46bd      	mov	sp, r7
 8008340:	bc90      	pop	{r4, r7}
 8008342:	4770      	bx	lr

08008344 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008344:	b490      	push	{r4, r7}
 8008346:	b084      	sub	sp, #16
 8008348:	af00      	add	r7, sp, #0
 800834a:	60f8      	str	r0, [r7, #12]
 800834c:	60b9      	str	r1, [r7, #8]
 800834e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	3314      	adds	r3, #20
 8008354:	461a      	mov	r2, r3
 8008356:	68bb      	ldr	r3, [r7, #8]
 8008358:	0e5b      	lsrs	r3, r3, #25
 800835a:	009b      	lsls	r3, r3, #2
 800835c:	f003 0304 	and.w	r3, r3, #4
 8008360:	4413      	add	r3, r2
 8008362:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8008364:	6822      	ldr	r2, [r4, #0]
 8008366:	68bb      	ldr	r3, [r7, #8]
 8008368:	0d1b      	lsrs	r3, r3, #20
 800836a:	f003 031f 	and.w	r3, r3, #31
 800836e:	2107      	movs	r1, #7
 8008370:	fa01 f303 	lsl.w	r3, r1, r3
 8008374:	43db      	mvns	r3, r3
 8008376:	401a      	ands	r2, r3
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	0d1b      	lsrs	r3, r3, #20
 800837c:	f003 031f 	and.w	r3, r3, #31
 8008380:	6879      	ldr	r1, [r7, #4]
 8008382:	fa01 f303 	lsl.w	r3, r1, r3
 8008386:	4313      	orrs	r3, r2
 8008388:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800838a:	bf00      	nop
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bc90      	pop	{r4, r7}
 8008392:	4770      	bx	lr

08008394 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8008394:	b480      	push	{r7}
 8008396:	b085      	sub	sp, #20
 8008398:	af00      	add	r7, sp, #0
 800839a:	60f8      	str	r0, [r7, #12]
 800839c:	60b9      	str	r1, [r7, #8]
 800839e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80083a6:	68bb      	ldr	r3, [r7, #8]
 80083a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083ac:	43db      	mvns	r3, r3
 80083ae:	401a      	ands	r2, r3
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	f003 0318 	and.w	r3, r3, #24
 80083b6:	4908      	ldr	r1, [pc, #32]	; (80083d8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80083b8:	40d9      	lsrs	r1, r3
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	400b      	ands	r3, r1
 80083be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80083c2:	431a      	orrs	r2, r3
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80083ca:	bf00      	nop
 80083cc:	3714      	adds	r7, #20
 80083ce:	46bd      	mov	sp, r7
 80083d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d4:	4770      	bx	lr
 80083d6:	bf00      	nop
 80083d8:	0007ffff 	.word	0x0007ffff

080083dc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80083dc:	b480      	push	{r7}
 80083de:	b083      	sub	sp, #12
 80083e0:	af00      	add	r7, sp, #0
 80083e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	689b      	ldr	r3, [r3, #8]
 80083e8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80083ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	6093      	str	r3, [r2, #8]
}
 80083f4:	bf00      	nop
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8008410:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008414:	d101      	bne.n	800841a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8008416:	2301      	movs	r3, #1
 8008418:	e000      	b.n	800841c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800841a:	2300      	movs	r3, #0
}
 800841c:	4618      	mov	r0, r3
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8008438:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800843c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8008444:	bf00      	nop
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8008450:	b480      	push	{r7}
 8008452:	b083      	sub	sp, #12
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008460:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008464:	d101      	bne.n	800846a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8008466:	2301      	movs	r3, #1
 8008468:	e000      	b.n	800846c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800846a:	2300      	movs	r3, #0
}
 800846c:	4618      	mov	r0, r3
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8008478:	b480      	push	{r7}
 800847a:	b083      	sub	sp, #12
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	f003 0301 	and.w	r3, r3, #1
 8008488:	2b01      	cmp	r3, #1
 800848a:	d101      	bne.n	8008490 <LL_ADC_IsEnabled+0x18>
 800848c:	2301      	movs	r3, #1
 800848e:	e000      	b.n	8008492 <LL_ADC_IsEnabled+0x1a>
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	370c      	adds	r7, #12
 8008496:	46bd      	mov	sp, r7
 8008498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800849c:	4770      	bx	lr

0800849e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800849e:	b480      	push	{r7}
 80084a0:	b083      	sub	sp, #12
 80084a2:	af00      	add	r7, sp, #0
 80084a4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	689b      	ldr	r3, [r3, #8]
 80084aa:	f003 0304 	and.w	r3, r3, #4
 80084ae:	2b04      	cmp	r3, #4
 80084b0:	d101      	bne.n	80084b6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80084b2:	2301      	movs	r3, #1
 80084b4:	e000      	b.n	80084b8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80084b6:	2300      	movs	r3, #0
}
 80084b8:	4618      	mov	r0, r3
 80084ba:	370c      	adds	r7, #12
 80084bc:	46bd      	mov	sp, r7
 80084be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c2:	4770      	bx	lr

080084c4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80084c4:	b480      	push	{r7}
 80084c6:	b083      	sub	sp, #12
 80084c8:	af00      	add	r7, sp, #0
 80084ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	f003 0308 	and.w	r3, r3, #8
 80084d4:	2b08      	cmp	r3, #8
 80084d6:	d101      	bne.n	80084dc <LL_ADC_INJ_IsConversionOngoing+0x18>
 80084d8:	2301      	movs	r3, #1
 80084da:	e000      	b.n	80084de <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80084dc:	2300      	movs	r3, #0
}
 80084de:	4618      	mov	r0, r3
 80084e0:	370c      	adds	r7, #12
 80084e2:	46bd      	mov	sp, r7
 80084e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084e8:	4770      	bx	lr
	...

080084ec <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80084ec:	b590      	push	{r4, r7, lr}
 80084ee:	b089      	sub	sp, #36	; 0x24
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80084f4:	2300      	movs	r3, #0
 80084f6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80084f8:	2300      	movs	r3, #0
 80084fa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d101      	bne.n	8008506 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8008502:	2301      	movs	r3, #1
 8008504:	e1ad      	b.n	8008862 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	695b      	ldr	r3, [r3, #20]
 800850a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008510:	2b00      	cmp	r3, #0
 8008512:	d109      	bne.n	8008528 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008514:	6878      	ldr	r0, [r7, #4]
 8008516:	f7fe f8c1 	bl	800669c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2200      	movs	r2, #0
 8008524:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4618      	mov	r0, r3
 800852e:	f7ff ff67 	bl	8008400 <LL_ADC_IsDeepPowerDownEnabled>
 8008532:	4603      	mov	r3, r0
 8008534:	2b00      	cmp	r3, #0
 8008536:	d004      	beq.n	8008542 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	681b      	ldr	r3, [r3, #0]
 800853c:	4618      	mov	r0, r3
 800853e:	f7ff ff4d 	bl	80083dc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	4618      	mov	r0, r3
 8008548:	f7ff ff82 	bl	8008450 <LL_ADC_IsInternalRegulatorEnabled>
 800854c:	4603      	mov	r3, r0
 800854e:	2b00      	cmp	r3, #0
 8008550:	d113      	bne.n	800857a <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	4618      	mov	r0, r3
 8008558:	f7ff ff66 	bl	8008428 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800855c:	4b9e      	ldr	r3, [pc, #632]	; (80087d8 <HAL_ADC_Init+0x2ec>)
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	099b      	lsrs	r3, r3, #6
 8008562:	4a9e      	ldr	r2, [pc, #632]	; (80087dc <HAL_ADC_Init+0x2f0>)
 8008564:	fba2 2303 	umull	r2, r3, r2, r3
 8008568:	099b      	lsrs	r3, r3, #6
 800856a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 800856c:	e002      	b.n	8008574 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800856e:	68bb      	ldr	r3, [r7, #8]
 8008570:	3b01      	subs	r3, #1
 8008572:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d1f9      	bne.n	800856e <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	4618      	mov	r0, r3
 8008580:	f7ff ff66 	bl	8008450 <LL_ADC_IsInternalRegulatorEnabled>
 8008584:	4603      	mov	r3, r0
 8008586:	2b00      	cmp	r3, #0
 8008588:	d10d      	bne.n	80085a6 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800858e:	f043 0210 	orr.w	r2, r3, #16
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800859a:	f043 0201 	orr.w	r2, r3, #1
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 80085a2:	2301      	movs	r3, #1
 80085a4:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	4618      	mov	r0, r3
 80085ac:	f7ff ff77 	bl	800849e <LL_ADC_REG_IsConversionOngoing>
 80085b0:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085b6:	f003 0310 	and.w	r3, r3, #16
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	f040 8148 	bne.w	8008850 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80085c0:	697b      	ldr	r3, [r7, #20]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	f040 8144 	bne.w	8008850 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80085cc:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80085d0:	f043 0202 	orr.w	r2, r3, #2
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4618      	mov	r0, r3
 80085de:	f7ff ff4b 	bl	8008478 <LL_ADC_IsEnabled>
 80085e2:	4603      	mov	r3, r0
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d141      	bne.n	800866c <HAL_ADC_Init+0x180>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80085f0:	d004      	beq.n	80085fc <HAL_ADC_Init+0x110>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	4a7a      	ldr	r2, [pc, #488]	; (80087e0 <HAL_ADC_Init+0x2f4>)
 80085f8:	4293      	cmp	r3, r2
 80085fa:	d10f      	bne.n	800861c <HAL_ADC_Init+0x130>
 80085fc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8008600:	f7ff ff3a 	bl	8008478 <LL_ADC_IsEnabled>
 8008604:	4604      	mov	r4, r0
 8008606:	4876      	ldr	r0, [pc, #472]	; (80087e0 <HAL_ADC_Init+0x2f4>)
 8008608:	f7ff ff36 	bl	8008478 <LL_ADC_IsEnabled>
 800860c:	4603      	mov	r3, r0
 800860e:	4323      	orrs	r3, r4
 8008610:	2b00      	cmp	r3, #0
 8008612:	bf0c      	ite	eq
 8008614:	2301      	moveq	r3, #1
 8008616:	2300      	movne	r3, #0
 8008618:	b2db      	uxtb	r3, r3
 800861a:	e012      	b.n	8008642 <HAL_ADC_Init+0x156>
 800861c:	4871      	ldr	r0, [pc, #452]	; (80087e4 <HAL_ADC_Init+0x2f8>)
 800861e:	f7ff ff2b 	bl	8008478 <LL_ADC_IsEnabled>
 8008622:	4604      	mov	r4, r0
 8008624:	4870      	ldr	r0, [pc, #448]	; (80087e8 <HAL_ADC_Init+0x2fc>)
 8008626:	f7ff ff27 	bl	8008478 <LL_ADC_IsEnabled>
 800862a:	4603      	mov	r3, r0
 800862c:	431c      	orrs	r4, r3
 800862e:	486f      	ldr	r0, [pc, #444]	; (80087ec <HAL_ADC_Init+0x300>)
 8008630:	f7ff ff22 	bl	8008478 <LL_ADC_IsEnabled>
 8008634:	4603      	mov	r3, r0
 8008636:	4323      	orrs	r3, r4
 8008638:	2b00      	cmp	r3, #0
 800863a:	bf0c      	ite	eq
 800863c:	2301      	moveq	r3, #1
 800863e:	2300      	movne	r3, #0
 8008640:	b2db      	uxtb	r3, r3
 8008642:	2b00      	cmp	r3, #0
 8008644:	d012      	beq.n	800866c <HAL_ADC_Init+0x180>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800864e:	d004      	beq.n	800865a <HAL_ADC_Init+0x16e>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	4a62      	ldr	r2, [pc, #392]	; (80087e0 <HAL_ADC_Init+0x2f4>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d101      	bne.n	800865e <HAL_ADC_Init+0x172>
 800865a:	4a65      	ldr	r2, [pc, #404]	; (80087f0 <HAL_ADC_Init+0x304>)
 800865c:	e000      	b.n	8008660 <HAL_ADC_Init+0x174>
 800865e:	4a65      	ldr	r2, [pc, #404]	; (80087f4 <HAL_ADC_Init+0x308>)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	4619      	mov	r1, r3
 8008666:	4610      	mov	r0, r2
 8008668:	f7ff fd7e 	bl	8008168 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	7f5b      	ldrb	r3, [r3, #29]
 8008670:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008676:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800867c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8008682:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800868a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800868c:	4313      	orrs	r3, r2
 800868e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008696:	2b01      	cmp	r3, #1
 8008698:	d106      	bne.n	80086a8 <HAL_ADC_Init+0x1bc>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800869e:	3b01      	subs	r3, #1
 80086a0:	045b      	lsls	r3, r3, #17
 80086a2:	69ba      	ldr	r2, [r7, #24]
 80086a4:	4313      	orrs	r3, r2
 80086a6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d009      	beq.n	80086c4 <HAL_ADC_Init+0x1d8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80086b4:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80086bc:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80086be:	69ba      	ldr	r2, [r7, #24]
 80086c0:	4313      	orrs	r3, r2
 80086c2:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	68da      	ldr	r2, [r3, #12]
 80086ca:	4b4b      	ldr	r3, [pc, #300]	; (80087f8 <HAL_ADC_Init+0x30c>)
 80086cc:	4013      	ands	r3, r2
 80086ce:	687a      	ldr	r2, [r7, #4]
 80086d0:	6812      	ldr	r2, [r2, #0]
 80086d2:	69b9      	ldr	r1, [r7, #24]
 80086d4:	430b      	orrs	r3, r1
 80086d6:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	691b      	ldr	r3, [r3, #16]
 80086de:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	430a      	orrs	r2, r1
 80086ec:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4618      	mov	r0, r3
 80086f4:	f7ff fed3 	bl	800849e <LL_ADC_REG_IsConversionOngoing>
 80086f8:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4618      	mov	r0, r3
 8008700:	f7ff fee0 	bl	80084c4 <LL_ADC_INJ_IsConversionOngoing>
 8008704:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008706:	693b      	ldr	r3, [r7, #16]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d17f      	bne.n	800880c <HAL_ADC_Init+0x320>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d17c      	bne.n	800880c <HAL_ADC_Init+0x320>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008716:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800871e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8008720:	4313      	orrs	r3, r2
 8008722:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	681b      	ldr	r3, [r3, #0]
 8008728:	68db      	ldr	r3, [r3, #12]
 800872a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800872e:	f023 0302 	bic.w	r3, r3, #2
 8008732:	687a      	ldr	r2, [r7, #4]
 8008734:	6812      	ldr	r2, [r2, #0]
 8008736:	69b9      	ldr	r1, [r7, #24]
 8008738:	430b      	orrs	r3, r1
 800873a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	691b      	ldr	r3, [r3, #16]
 8008740:	2b00      	cmp	r3, #0
 8008742:	d017      	beq.n	8008774 <HAL_ADC_Init+0x288>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	691a      	ldr	r2, [r3, #16]
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008752:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800875c:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008760:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008764:	687a      	ldr	r2, [r7, #4]
 8008766:	6911      	ldr	r1, [r2, #16]
 8008768:	687a      	ldr	r2, [r7, #4]
 800876a:	6812      	ldr	r2, [r2, #0]
 800876c:	430b      	orrs	r3, r1
 800876e:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8008772:	e013      	b.n	800879c <HAL_ADC_Init+0x2b0>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	691a      	ldr	r2, [r3, #16]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8008782:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	6812      	ldr	r2, [r2, #0]
 8008790:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8008794:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8008798:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80087a2:	2b01      	cmp	r3, #1
 80087a4:	d12a      	bne.n	80087fc <HAL_ADC_Init+0x310>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	691b      	ldr	r3, [r3, #16]
 80087ac:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80087b0:	f023 0304 	bic.w	r3, r3, #4
 80087b4:	687a      	ldr	r2, [r7, #4]
 80087b6:	6c51      	ldr	r1, [r2, #68]	; 0x44
 80087b8:	687a      	ldr	r2, [r7, #4]
 80087ba:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80087bc:	4311      	orrs	r1, r2
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80087c2:	4311      	orrs	r1, r2
 80087c4:	687a      	ldr	r2, [r7, #4]
 80087c6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80087c8:	430a      	orrs	r2, r1
 80087ca:	431a      	orrs	r2, r3
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f042 0201 	orr.w	r2, r2, #1
 80087d4:	611a      	str	r2, [r3, #16]
 80087d6:	e019      	b.n	800880c <HAL_ADC_Init+0x320>
 80087d8:	20000c30 	.word	0x20000c30
 80087dc:	053e2d63 	.word	0x053e2d63
 80087e0:	50000100 	.word	0x50000100
 80087e4:	50000400 	.word	0x50000400
 80087e8:	50000500 	.word	0x50000500
 80087ec:	50000600 	.word	0x50000600
 80087f0:	50000300 	.word	0x50000300
 80087f4:	50000700 	.word	0x50000700
 80087f8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	691a      	ldr	r2, [r3, #16]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	f022 0201 	bic.w	r2, r2, #1
 800880a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	695b      	ldr	r3, [r3, #20]
 8008810:	2b01      	cmp	r3, #1
 8008812:	d10c      	bne.n	800882e <HAL_ADC_Init+0x342>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800881a:	f023 010f 	bic.w	r1, r3, #15
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6a1b      	ldr	r3, [r3, #32]
 8008822:	1e5a      	subs	r2, r3, #1
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	430a      	orrs	r2, r1
 800882a:	631a      	str	r2, [r3, #48]	; 0x30
 800882c:	e007      	b.n	800883e <HAL_ADC_Init+0x352>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	f022 020f 	bic.w	r2, r2, #15
 800883c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008842:	f023 0303 	bic.w	r3, r3, #3
 8008846:	f043 0201 	orr.w	r2, r3, #1
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	65da      	str	r2, [r3, #92]	; 0x5c
 800884e:	e007      	b.n	8008860 <HAL_ADC_Init+0x374>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008854:	f043 0210 	orr.w	r2, r3, #16
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 800885c:	2301      	movs	r3, #1
 800885e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008860:	7ffb      	ldrb	r3, [r7, #31]
}
 8008862:	4618      	mov	r0, r3
 8008864:	3724      	adds	r7, #36	; 0x24
 8008866:	46bd      	mov	sp, r7
 8008868:	bd90      	pop	{r4, r7, pc}
 800886a:	bf00      	nop

0800886c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b0a6      	sub	sp, #152	; 0x98
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
 8008874:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008876:	2300      	movs	r3, #0
 8008878:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800887c:	2300      	movs	r3, #0
 800887e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8008886:	2b01      	cmp	r3, #1
 8008888:	d101      	bne.n	800888e <HAL_ADC_ConfigChannel+0x22>
 800888a:	2302      	movs	r3, #2
 800888c:	e38e      	b.n	8008fac <HAL_ADC_ConfigChannel+0x740>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2201      	movs	r2, #1
 8008892:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	681b      	ldr	r3, [r3, #0]
 800889a:	4618      	mov	r0, r3
 800889c:	f7ff fdff 	bl	800849e <LL_ADC_REG_IsConversionOngoing>
 80088a0:	4603      	mov	r3, r0
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f040 836f 	bne.w	8008f86 <HAL_ADC_ConfigChannel+0x71a>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	6818      	ldr	r0, [r3, #0]
 80088ac:	683b      	ldr	r3, [r7, #0]
 80088ae:	6859      	ldr	r1, [r3, #4]
 80088b0:	683b      	ldr	r3, [r7, #0]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	461a      	mov	r2, r3
 80088b6:	f7ff fd1c 	bl	80082f2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	4618      	mov	r0, r3
 80088c0:	f7ff fded 	bl	800849e <LL_ADC_REG_IsConversionOngoing>
 80088c4:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	4618      	mov	r0, r3
 80088ce:	f7ff fdf9 	bl	80084c4 <LL_ADC_INJ_IsConversionOngoing>
 80088d2:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80088d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80088da:	2b00      	cmp	r3, #0
 80088dc:	f040 817b 	bne.w	8008bd6 <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80088e0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	f040 8176 	bne.w	8008bd6 <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	689b      	ldr	r3, [r3, #8]
 80088ee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088f2:	d10f      	bne.n	8008914 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6818      	ldr	r0, [r3, #0]
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	2200      	movs	r2, #0
 80088fe:	4619      	mov	r1, r3
 8008900:	f7ff fd20 	bl	8008344 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800890c:	4618      	mov	r0, r3
 800890e:	f7ff fcdd 	bl	80082cc <LL_ADC_SetSamplingTimeCommonConfig>
 8008912:	e00e      	b.n	8008932 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6818      	ldr	r0, [r3, #0]
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	6819      	ldr	r1, [r3, #0]
 800891c:	683b      	ldr	r3, [r7, #0]
 800891e:	689b      	ldr	r3, [r3, #8]
 8008920:	461a      	mov	r2, r3
 8008922:	f7ff fd0f 	bl	8008344 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008926:	687b      	ldr	r3, [r7, #4]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	2100      	movs	r1, #0
 800892c:	4618      	mov	r0, r3
 800892e:	f7ff fccd 	bl	80082cc <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8008932:	683b      	ldr	r3, [r7, #0]
 8008934:	695a      	ldr	r2, [r3, #20]
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	68db      	ldr	r3, [r3, #12]
 800893c:	08db      	lsrs	r3, r3, #3
 800893e:	f003 0303 	and.w	r3, r3, #3
 8008942:	005b      	lsls	r3, r3, #1
 8008944:	fa02 f303 	lsl.w	r3, r2, r3
 8008948:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	691b      	ldr	r3, [r3, #16]
 8008950:	2b04      	cmp	r3, #4
 8008952:	d022      	beq.n	800899a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	6818      	ldr	r0, [r3, #0]
 8008958:	683b      	ldr	r3, [r7, #0]
 800895a:	6919      	ldr	r1, [r3, #16]
 800895c:	683b      	ldr	r3, [r7, #0]
 800895e:	681a      	ldr	r2, [r3, #0]
 8008960:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008964:	f7ff fc34 	bl	80081d0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6818      	ldr	r0, [r3, #0]
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	6919      	ldr	r1, [r3, #16]
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	699b      	ldr	r3, [r3, #24]
 8008974:	461a      	mov	r2, r3
 8008976:	f7ff fc79 	bl	800826c <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6818      	ldr	r0, [r3, #0]
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	6919      	ldr	r1, [r3, #16]
 8008982:	683b      	ldr	r3, [r7, #0]
 8008984:	7f1b      	ldrb	r3, [r3, #28]
 8008986:	2b01      	cmp	r3, #1
 8008988:	d102      	bne.n	8008990 <HAL_ADC_ConfigChannel+0x124>
 800898a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800898e:	e000      	b.n	8008992 <HAL_ADC_ConfigChannel+0x126>
 8008990:	2300      	movs	r3, #0
 8008992:	461a      	mov	r2, r3
 8008994:	f7ff fc82 	bl	800829c <LL_ADC_SetOffsetSaturation>
 8008998:	e11d      	b.n	8008bd6 <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2100      	movs	r1, #0
 80089a0:	4618      	mov	r0, r3
 80089a2:	f7ff fc37 	bl	8008214 <LL_ADC_GetOffsetChannel>
 80089a6:	4603      	mov	r3, r0
 80089a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d10a      	bne.n	80089c6 <HAL_ADC_ConfigChannel+0x15a>
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	2100      	movs	r1, #0
 80089b6:	4618      	mov	r0, r3
 80089b8:	f7ff fc2c 	bl	8008214 <LL_ADC_GetOffsetChannel>
 80089bc:	4603      	mov	r3, r0
 80089be:	0e9b      	lsrs	r3, r3, #26
 80089c0:	f003 021f 	and.w	r2, r3, #31
 80089c4:	e012      	b.n	80089ec <HAL_ADC_ConfigChannel+0x180>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	2100      	movs	r1, #0
 80089cc:	4618      	mov	r0, r3
 80089ce:	f7ff fc21 	bl	8008214 <LL_ADC_GetOffsetChannel>
 80089d2:	4603      	mov	r3, r0
 80089d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80089dc:	fa93 f3a3 	rbit	r3, r3
 80089e0:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80089e2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80089e4:	fab3 f383 	clz	r3, r3
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	461a      	mov	r2, r3
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d105      	bne.n	8008a04 <HAL_ADC_ConfigChannel+0x198>
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	0e9b      	lsrs	r3, r3, #26
 80089fe:	f003 031f 	and.w	r3, r3, #31
 8008a02:	e00a      	b.n	8008a1a <HAL_ADC_ConfigChannel+0x1ae>
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a0a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008a0c:	fa93 f3a3 	rbit	r3, r3
 8008a10:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8008a12:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008a14:	fab3 f383 	clz	r3, r3
 8008a18:	b2db      	uxtb	r3, r3
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d106      	bne.n	8008a2c <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	2200      	movs	r2, #0
 8008a24:	2100      	movs	r1, #0
 8008a26:	4618      	mov	r0, r3
 8008a28:	f7ff fc08 	bl	800823c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2101      	movs	r1, #1
 8008a32:	4618      	mov	r0, r3
 8008a34:	f7ff fbee 	bl	8008214 <LL_ADC_GetOffsetChannel>
 8008a38:	4603      	mov	r3, r0
 8008a3a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d10a      	bne.n	8008a58 <HAL_ADC_ConfigChannel+0x1ec>
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	2101      	movs	r1, #1
 8008a48:	4618      	mov	r0, r3
 8008a4a:	f7ff fbe3 	bl	8008214 <LL_ADC_GetOffsetChannel>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	0e9b      	lsrs	r3, r3, #26
 8008a52:	f003 021f 	and.w	r2, r3, #31
 8008a56:	e010      	b.n	8008a7a <HAL_ADC_ConfigChannel+0x20e>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	2101      	movs	r1, #1
 8008a5e:	4618      	mov	r0, r3
 8008a60:	f7ff fbd8 	bl	8008214 <LL_ADC_GetOffsetChannel>
 8008a64:	4603      	mov	r3, r0
 8008a66:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a68:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008a6a:	fa93 f3a3 	rbit	r3, r3
 8008a6e:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8008a70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008a72:	fab3 f383 	clz	r3, r3
 8008a76:	b2db      	uxtb	r3, r3
 8008a78:	461a      	mov	r2, r3
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d105      	bne.n	8008a92 <HAL_ADC_ConfigChannel+0x226>
 8008a86:	683b      	ldr	r3, [r7, #0]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	0e9b      	lsrs	r3, r3, #26
 8008a8c:	f003 031f 	and.w	r3, r3, #31
 8008a90:	e00a      	b.n	8008aa8 <HAL_ADC_ConfigChannel+0x23c>
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a98:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008a9a:	fa93 f3a3 	rbit	r3, r3
 8008a9e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8008aa0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008aa2:	fab3 f383 	clz	r3, r3
 8008aa6:	b2db      	uxtb	r3, r3
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	d106      	bne.n	8008aba <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	681b      	ldr	r3, [r3, #0]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	2101      	movs	r1, #1
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	f7ff fbc1 	bl	800823c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	2102      	movs	r1, #2
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f7ff fba7 	bl	8008214 <LL_ADC_GetOffsetChannel>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d10a      	bne.n	8008ae6 <HAL_ADC_ConfigChannel+0x27a>
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	681b      	ldr	r3, [r3, #0]
 8008ad4:	2102      	movs	r1, #2
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	f7ff fb9c 	bl	8008214 <LL_ADC_GetOffsetChannel>
 8008adc:	4603      	mov	r3, r0
 8008ade:	0e9b      	lsrs	r3, r3, #26
 8008ae0:	f003 021f 	and.w	r2, r3, #31
 8008ae4:	e010      	b.n	8008b08 <HAL_ADC_ConfigChannel+0x29c>
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	2102      	movs	r1, #2
 8008aec:	4618      	mov	r0, r3
 8008aee:	f7ff fb91 	bl	8008214 <LL_ADC_GetOffsetChannel>
 8008af2:	4603      	mov	r3, r0
 8008af4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008af6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008af8:	fa93 f3a3 	rbit	r3, r3
 8008afc:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8008afe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008b00:	fab3 f383 	clz	r3, r3
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	461a      	mov	r2, r3
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d105      	bne.n	8008b20 <HAL_ADC_ConfigChannel+0x2b4>
 8008b14:	683b      	ldr	r3, [r7, #0]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	0e9b      	lsrs	r3, r3, #26
 8008b1a:	f003 031f 	and.w	r3, r3, #31
 8008b1e:	e00a      	b.n	8008b36 <HAL_ADC_ConfigChannel+0x2ca>
 8008b20:	683b      	ldr	r3, [r7, #0]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b26:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008b28:	fa93 f3a3 	rbit	r3, r3
 8008b2c:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8008b2e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b30:	fab3 f383 	clz	r3, r3
 8008b34:	b2db      	uxtb	r3, r3
 8008b36:	429a      	cmp	r2, r3
 8008b38:	d106      	bne.n	8008b48 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	2200      	movs	r2, #0
 8008b40:	2102      	movs	r1, #2
 8008b42:	4618      	mov	r0, r3
 8008b44:	f7ff fb7a 	bl	800823c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	681b      	ldr	r3, [r3, #0]
 8008b4c:	2103      	movs	r1, #3
 8008b4e:	4618      	mov	r0, r3
 8008b50:	f7ff fb60 	bl	8008214 <LL_ADC_GetOffsetChannel>
 8008b54:	4603      	mov	r3, r0
 8008b56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b5a:	2b00      	cmp	r3, #0
 8008b5c:	d10a      	bne.n	8008b74 <HAL_ADC_ConfigChannel+0x308>
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	2103      	movs	r1, #3
 8008b64:	4618      	mov	r0, r3
 8008b66:	f7ff fb55 	bl	8008214 <LL_ADC_GetOffsetChannel>
 8008b6a:	4603      	mov	r3, r0
 8008b6c:	0e9b      	lsrs	r3, r3, #26
 8008b6e:	f003 021f 	and.w	r2, r3, #31
 8008b72:	e010      	b.n	8008b96 <HAL_ADC_ConfigChannel+0x32a>
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	2103      	movs	r1, #3
 8008b7a:	4618      	mov	r0, r3
 8008b7c:	f7ff fb4a 	bl	8008214 <LL_ADC_GetOffsetChannel>
 8008b80:	4603      	mov	r3, r0
 8008b82:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008b86:	fa93 f3a3 	rbit	r3, r3
 8008b8a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8008b8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008b8e:	fab3 f383 	clz	r3, r3
 8008b92:	b2db      	uxtb	r3, r3
 8008b94:	461a      	mov	r2, r3
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d105      	bne.n	8008bae <HAL_ADC_ConfigChannel+0x342>
 8008ba2:	683b      	ldr	r3, [r7, #0]
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	0e9b      	lsrs	r3, r3, #26
 8008ba8:	f003 031f 	and.w	r3, r3, #31
 8008bac:	e00a      	b.n	8008bc4 <HAL_ADC_ConfigChannel+0x358>
 8008bae:	683b      	ldr	r3, [r7, #0]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bb4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008bb6:	fa93 f3a3 	rbit	r3, r3
 8008bba:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8008bbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008bbe:	fab3 f383 	clz	r3, r3
 8008bc2:	b2db      	uxtb	r3, r3
 8008bc4:	429a      	cmp	r2, r3
 8008bc6:	d106      	bne.n	8008bd6 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	2103      	movs	r1, #3
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f7ff fb33 	bl	800823c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4618      	mov	r0, r3
 8008bdc:	f7ff fc4c 	bl	8008478 <LL_ADC_IsEnabled>
 8008be0:	4603      	mov	r3, r0
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	f040 810c 	bne.w	8008e00 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	6818      	ldr	r0, [r3, #0]
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	6819      	ldr	r1, [r3, #0]
 8008bf0:	683b      	ldr	r3, [r7, #0]
 8008bf2:	68db      	ldr	r3, [r3, #12]
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	f7ff fbcd 	bl	8008394 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8008bfa:	683b      	ldr	r3, [r7, #0]
 8008bfc:	68db      	ldr	r3, [r3, #12]
 8008bfe:	4aaf      	ldr	r2, [pc, #700]	; (8008ebc <HAL_ADC_ConfigChannel+0x650>)
 8008c00:	4293      	cmp	r3, r2
 8008c02:	f040 80fd 	bne.w	8008e00 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008c0a:	683b      	ldr	r3, [r7, #0]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d10b      	bne.n	8008c2e <HAL_ADC_ConfigChannel+0x3c2>
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	0e9b      	lsrs	r3, r3, #26
 8008c1c:	3301      	adds	r3, #1
 8008c1e:	f003 031f 	and.w	r3, r3, #31
 8008c22:	2b09      	cmp	r3, #9
 8008c24:	bf94      	ite	ls
 8008c26:	2301      	movls	r3, #1
 8008c28:	2300      	movhi	r3, #0
 8008c2a:	b2db      	uxtb	r3, r3
 8008c2c:	e012      	b.n	8008c54 <HAL_ADC_ConfigChannel+0x3e8>
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c34:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c36:	fa93 f3a3 	rbit	r3, r3
 8008c3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8008c3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008c3e:	fab3 f383 	clz	r3, r3
 8008c42:	b2db      	uxtb	r3, r3
 8008c44:	3301      	adds	r3, #1
 8008c46:	f003 031f 	and.w	r3, r3, #31
 8008c4a:	2b09      	cmp	r3, #9
 8008c4c:	bf94      	ite	ls
 8008c4e:	2301      	movls	r3, #1
 8008c50:	2300      	movhi	r3, #0
 8008c52:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d064      	beq.n	8008d22 <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008c58:	683b      	ldr	r3, [r7, #0]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d107      	bne.n	8008c74 <HAL_ADC_ConfigChannel+0x408>
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	0e9b      	lsrs	r3, r3, #26
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	069b      	lsls	r3, r3, #26
 8008c6e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008c72:	e00e      	b.n	8008c92 <HAL_ADC_ConfigChannel+0x426>
 8008c74:	683b      	ldr	r3, [r7, #0]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c7c:	fa93 f3a3 	rbit	r3, r3
 8008c80:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8008c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008c84:	fab3 f383 	clz	r3, r3
 8008c88:	b2db      	uxtb	r3, r3
 8008c8a:	3301      	adds	r3, #1
 8008c8c:	069b      	lsls	r3, r3, #26
 8008c8e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008c92:	683b      	ldr	r3, [r7, #0]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d109      	bne.n	8008cb2 <HAL_ADC_ConfigChannel+0x446>
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	0e9b      	lsrs	r3, r3, #26
 8008ca4:	3301      	adds	r3, #1
 8008ca6:	f003 031f 	and.w	r3, r3, #31
 8008caa:	2101      	movs	r1, #1
 8008cac:	fa01 f303 	lsl.w	r3, r1, r3
 8008cb0:	e010      	b.n	8008cd4 <HAL_ADC_ConfigChannel+0x468>
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008cb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008cba:	fa93 f3a3 	rbit	r3, r3
 8008cbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008cc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cc2:	fab3 f383 	clz	r3, r3
 8008cc6:	b2db      	uxtb	r3, r3
 8008cc8:	3301      	adds	r3, #1
 8008cca:	f003 031f 	and.w	r3, r3, #31
 8008cce:	2101      	movs	r1, #1
 8008cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8008cd4:	ea42 0103 	orr.w	r1, r2, r3
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ce0:	2b00      	cmp	r3, #0
 8008ce2:	d10a      	bne.n	8008cfa <HAL_ADC_ConfigChannel+0x48e>
 8008ce4:	683b      	ldr	r3, [r7, #0]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	0e9b      	lsrs	r3, r3, #26
 8008cea:	3301      	adds	r3, #1
 8008cec:	f003 021f 	and.w	r2, r3, #31
 8008cf0:	4613      	mov	r3, r2
 8008cf2:	005b      	lsls	r3, r3, #1
 8008cf4:	4413      	add	r3, r2
 8008cf6:	051b      	lsls	r3, r3, #20
 8008cf8:	e011      	b.n	8008d1e <HAL_ADC_ConfigChannel+0x4b2>
 8008cfa:	683b      	ldr	r3, [r7, #0]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d02:	fa93 f3a3 	rbit	r3, r3
 8008d06:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8008d08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d0a:	fab3 f383 	clz	r3, r3
 8008d0e:	b2db      	uxtb	r3, r3
 8008d10:	3301      	adds	r3, #1
 8008d12:	f003 021f 	and.w	r2, r3, #31
 8008d16:	4613      	mov	r3, r2
 8008d18:	005b      	lsls	r3, r3, #1
 8008d1a:	4413      	add	r3, r2
 8008d1c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008d1e:	430b      	orrs	r3, r1
 8008d20:	e069      	b.n	8008df6 <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8008d22:	683b      	ldr	r3, [r7, #0]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d107      	bne.n	8008d3e <HAL_ADC_ConfigChannel+0x4d2>
 8008d2e:	683b      	ldr	r3, [r7, #0]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	0e9b      	lsrs	r3, r3, #26
 8008d34:	3301      	adds	r3, #1
 8008d36:	069b      	lsls	r3, r3, #26
 8008d38:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008d3c:	e00e      	b.n	8008d5c <HAL_ADC_ConfigChannel+0x4f0>
 8008d3e:	683b      	ldr	r3, [r7, #0]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d44:	6a3b      	ldr	r3, [r7, #32]
 8008d46:	fa93 f3a3 	rbit	r3, r3
 8008d4a:	61fb      	str	r3, [r7, #28]
  return result;
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	fab3 f383 	clz	r3, r3
 8008d52:	b2db      	uxtb	r3, r3
 8008d54:	3301      	adds	r3, #1
 8008d56:	069b      	lsls	r3, r3, #26
 8008d58:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d109      	bne.n	8008d7c <HAL_ADC_ConfigChannel+0x510>
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	0e9b      	lsrs	r3, r3, #26
 8008d6e:	3301      	adds	r3, #1
 8008d70:	f003 031f 	and.w	r3, r3, #31
 8008d74:	2101      	movs	r1, #1
 8008d76:	fa01 f303 	lsl.w	r3, r1, r3
 8008d7a:	e010      	b.n	8008d9e <HAL_ADC_ConfigChannel+0x532>
 8008d7c:	683b      	ldr	r3, [r7, #0]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008d82:	69bb      	ldr	r3, [r7, #24]
 8008d84:	fa93 f3a3 	rbit	r3, r3
 8008d88:	617b      	str	r3, [r7, #20]
  return result;
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	fab3 f383 	clz	r3, r3
 8008d90:	b2db      	uxtb	r3, r3
 8008d92:	3301      	adds	r3, #1
 8008d94:	f003 031f 	and.w	r3, r3, #31
 8008d98:	2101      	movs	r1, #1
 8008d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8008d9e:	ea42 0103 	orr.w	r1, r2, r3
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d10d      	bne.n	8008dca <HAL_ADC_ConfigChannel+0x55e>
 8008dae:	683b      	ldr	r3, [r7, #0]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	0e9b      	lsrs	r3, r3, #26
 8008db4:	3301      	adds	r3, #1
 8008db6:	f003 021f 	and.w	r2, r3, #31
 8008dba:	4613      	mov	r3, r2
 8008dbc:	005b      	lsls	r3, r3, #1
 8008dbe:	4413      	add	r3, r2
 8008dc0:	3b1e      	subs	r3, #30
 8008dc2:	051b      	lsls	r3, r3, #20
 8008dc4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8008dc8:	e014      	b.n	8008df4 <HAL_ADC_ConfigChannel+0x588>
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008dd0:	693b      	ldr	r3, [r7, #16]
 8008dd2:	fa93 f3a3 	rbit	r3, r3
 8008dd6:	60fb      	str	r3, [r7, #12]
  return result;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	fab3 f383 	clz	r3, r3
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	3301      	adds	r3, #1
 8008de2:	f003 021f 	and.w	r2, r3, #31
 8008de6:	4613      	mov	r3, r2
 8008de8:	005b      	lsls	r3, r3, #1
 8008dea:	4413      	add	r3, r2
 8008dec:	3b1e      	subs	r3, #30
 8008dee:	051b      	lsls	r3, r3, #20
 8008df0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008df4:	430b      	orrs	r3, r1
 8008df6:	683a      	ldr	r2, [r7, #0]
 8008df8:	6892      	ldr	r2, [r2, #8]
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	f7ff faa2 	bl	8008344 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	681a      	ldr	r2, [r3, #0]
 8008e04:	4b2e      	ldr	r3, [pc, #184]	; (8008ec0 <HAL_ADC_ConfigChannel+0x654>)
 8008e06:	4013      	ands	r3, r2
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	f000 80c9 	beq.w	8008fa0 <HAL_ADC_ConfigChannel+0x734>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e16:	d004      	beq.n	8008e22 <HAL_ADC_ConfigChannel+0x5b6>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	4a29      	ldr	r2, [pc, #164]	; (8008ec4 <HAL_ADC_ConfigChannel+0x658>)
 8008e1e:	4293      	cmp	r3, r2
 8008e20:	d101      	bne.n	8008e26 <HAL_ADC_ConfigChannel+0x5ba>
 8008e22:	4b29      	ldr	r3, [pc, #164]	; (8008ec8 <HAL_ADC_ConfigChannel+0x65c>)
 8008e24:	e000      	b.n	8008e28 <HAL_ADC_ConfigChannel+0x5bc>
 8008e26:	4b29      	ldr	r3, [pc, #164]	; (8008ecc <HAL_ADC_ConfigChannel+0x660>)
 8008e28:	4618      	mov	r0, r3
 8008e2a:	f7ff f9c3 	bl	80081b4 <LL_ADC_GetCommonPathInternalCh>
 8008e2e:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008e32:	683b      	ldr	r3, [r7, #0]
 8008e34:	681b      	ldr	r3, [r3, #0]
 8008e36:	4a26      	ldr	r2, [pc, #152]	; (8008ed0 <HAL_ADC_ConfigChannel+0x664>)
 8008e38:	4293      	cmp	r3, r2
 8008e3a:	d004      	beq.n	8008e46 <HAL_ADC_ConfigChannel+0x5da>
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	4a24      	ldr	r2, [pc, #144]	; (8008ed4 <HAL_ADC_ConfigChannel+0x668>)
 8008e42:	4293      	cmp	r3, r2
 8008e44:	d14e      	bne.n	8008ee4 <HAL_ADC_ConfigChannel+0x678>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008e46:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e4a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	d148      	bne.n	8008ee4 <HAL_ADC_ConfigChannel+0x678>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e5a:	d005      	beq.n	8008e68 <HAL_ADC_ConfigChannel+0x5fc>
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	681b      	ldr	r3, [r3, #0]
 8008e60:	4a1d      	ldr	r2, [pc, #116]	; (8008ed8 <HAL_ADC_ConfigChannel+0x66c>)
 8008e62:	4293      	cmp	r3, r2
 8008e64:	f040 8099 	bne.w	8008f9a <HAL_ADC_ConfigChannel+0x72e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008e70:	d004      	beq.n	8008e7c <HAL_ADC_ConfigChannel+0x610>
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	4a13      	ldr	r2, [pc, #76]	; (8008ec4 <HAL_ADC_ConfigChannel+0x658>)
 8008e78:	4293      	cmp	r3, r2
 8008e7a:	d101      	bne.n	8008e80 <HAL_ADC_ConfigChannel+0x614>
 8008e7c:	4a12      	ldr	r2, [pc, #72]	; (8008ec8 <HAL_ADC_ConfigChannel+0x65c>)
 8008e7e:	e000      	b.n	8008e82 <HAL_ADC_ConfigChannel+0x616>
 8008e80:	4a12      	ldr	r2, [pc, #72]	; (8008ecc <HAL_ADC_ConfigChannel+0x660>)
 8008e82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008e86:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008e8a:	4619      	mov	r1, r3
 8008e8c:	4610      	mov	r0, r2
 8008e8e:	f7ff f97e 	bl	800818e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8008e92:	4b12      	ldr	r3, [pc, #72]	; (8008edc <HAL_ADC_ConfigChannel+0x670>)
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	099b      	lsrs	r3, r3, #6
 8008e98:	4a11      	ldr	r2, [pc, #68]	; (8008ee0 <HAL_ADC_ConfigChannel+0x674>)
 8008e9a:	fba2 2303 	umull	r2, r3, r2, r3
 8008e9e:	099a      	lsrs	r2, r3, #6
 8008ea0:	4613      	mov	r3, r2
 8008ea2:	005b      	lsls	r3, r3, #1
 8008ea4:	4413      	add	r3, r2
 8008ea6:	009b      	lsls	r3, r3, #2
 8008ea8:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8008eaa:	e002      	b.n	8008eb2 <HAL_ADC_ConfigChannel+0x646>
          {
            wait_loop_index--;
 8008eac:	68bb      	ldr	r3, [r7, #8]
 8008eae:	3b01      	subs	r3, #1
 8008eb0:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8008eb2:	68bb      	ldr	r3, [r7, #8]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d1f9      	bne.n	8008eac <HAL_ADC_ConfigChannel+0x640>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008eb8:	e06f      	b.n	8008f9a <HAL_ADC_ConfigChannel+0x72e>
 8008eba:	bf00      	nop
 8008ebc:	407f0000 	.word	0x407f0000
 8008ec0:	80080000 	.word	0x80080000
 8008ec4:	50000100 	.word	0x50000100
 8008ec8:	50000300 	.word	0x50000300
 8008ecc:	50000700 	.word	0x50000700
 8008ed0:	c3210000 	.word	0xc3210000
 8008ed4:	90c00010 	.word	0x90c00010
 8008ed8:	50000600 	.word	0x50000600
 8008edc:	20000c30 	.word	0x20000c30
 8008ee0:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	4a32      	ldr	r2, [pc, #200]	; (8008fb4 <HAL_ADC_ConfigChannel+0x748>)
 8008eea:	4293      	cmp	r3, r2
 8008eec:	d125      	bne.n	8008f3a <HAL_ADC_ConfigChannel+0x6ce>
 8008eee:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008ef2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d11f      	bne.n	8008f3a <HAL_ADC_ConfigChannel+0x6ce>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	4a2e      	ldr	r2, [pc, #184]	; (8008fb8 <HAL_ADC_ConfigChannel+0x74c>)
 8008f00:	4293      	cmp	r3, r2
 8008f02:	d104      	bne.n	8008f0e <HAL_ADC_ConfigChannel+0x6a2>
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	681b      	ldr	r3, [r3, #0]
 8008f08:	4a2c      	ldr	r2, [pc, #176]	; (8008fbc <HAL_ADC_ConfigChannel+0x750>)
 8008f0a:	4293      	cmp	r3, r2
 8008f0c:	d047      	beq.n	8008f9e <HAL_ADC_ConfigChannel+0x732>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f16:	d004      	beq.n	8008f22 <HAL_ADC_ConfigChannel+0x6b6>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4a26      	ldr	r2, [pc, #152]	; (8008fb8 <HAL_ADC_ConfigChannel+0x74c>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	d101      	bne.n	8008f26 <HAL_ADC_ConfigChannel+0x6ba>
 8008f22:	4a27      	ldr	r2, [pc, #156]	; (8008fc0 <HAL_ADC_ConfigChannel+0x754>)
 8008f24:	e000      	b.n	8008f28 <HAL_ADC_ConfigChannel+0x6bc>
 8008f26:	4a27      	ldr	r2, [pc, #156]	; (8008fc4 <HAL_ADC_ConfigChannel+0x758>)
 8008f28:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008f2c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008f30:	4619      	mov	r1, r3
 8008f32:	4610      	mov	r0, r2
 8008f34:	f7ff f92b 	bl	800818e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008f38:	e031      	b.n	8008f9e <HAL_ADC_ConfigChannel+0x732>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8008f3a:	683b      	ldr	r3, [r7, #0]
 8008f3c:	681b      	ldr	r3, [r3, #0]
 8008f3e:	4a22      	ldr	r2, [pc, #136]	; (8008fc8 <HAL_ADC_ConfigChannel+0x75c>)
 8008f40:	4293      	cmp	r3, r2
 8008f42:	d12d      	bne.n	8008fa0 <HAL_ADC_ConfigChannel+0x734>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008f44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008f48:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d127      	bne.n	8008fa0 <HAL_ADC_ConfigChannel+0x734>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	4a18      	ldr	r2, [pc, #96]	; (8008fb8 <HAL_ADC_ConfigChannel+0x74c>)
 8008f56:	4293      	cmp	r3, r2
 8008f58:	d022      	beq.n	8008fa0 <HAL_ADC_ConfigChannel+0x734>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8008f62:	d004      	beq.n	8008f6e <HAL_ADC_ConfigChannel+0x702>
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	4a13      	ldr	r2, [pc, #76]	; (8008fb8 <HAL_ADC_ConfigChannel+0x74c>)
 8008f6a:	4293      	cmp	r3, r2
 8008f6c:	d101      	bne.n	8008f72 <HAL_ADC_ConfigChannel+0x706>
 8008f6e:	4a14      	ldr	r2, [pc, #80]	; (8008fc0 <HAL_ADC_ConfigChannel+0x754>)
 8008f70:	e000      	b.n	8008f74 <HAL_ADC_ConfigChannel+0x708>
 8008f72:	4a14      	ldr	r2, [pc, #80]	; (8008fc4 <HAL_ADC_ConfigChannel+0x758>)
 8008f74:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008f78:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008f7c:	4619      	mov	r1, r3
 8008f7e:	4610      	mov	r0, r2
 8008f80:	f7ff f905 	bl	800818e <LL_ADC_SetCommonPathInternalCh>
 8008f84:	e00c      	b.n	8008fa0 <HAL_ADC_ConfigChannel+0x734>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008f8a:	f043 0220 	orr.w	r2, r3, #32
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8008f92:	2301      	movs	r3, #1
 8008f94:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8008f98:	e002      	b.n	8008fa0 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008f9a:	bf00      	nop
 8008f9c:	e000      	b.n	8008fa0 <HAL_ADC_ConfigChannel+0x734>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008f9e:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8008fa8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3798      	adds	r7, #152	; 0x98
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}
 8008fb4:	c7520000 	.word	0xc7520000
 8008fb8:	50000100 	.word	0x50000100
 8008fbc:	50000500 	.word	0x50000500
 8008fc0:	50000300 	.word	0x50000300
 8008fc4:	50000700 	.word	0x50000700
 8008fc8:	cb840000 	.word	0xcb840000

08008fcc <LL_ADC_IsEnabled>:
{
 8008fcc:	b480      	push	{r7}
 8008fce:	b083      	sub	sp, #12
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	689b      	ldr	r3, [r3, #8]
 8008fd8:	f003 0301 	and.w	r3, r3, #1
 8008fdc:	2b01      	cmp	r3, #1
 8008fde:	d101      	bne.n	8008fe4 <LL_ADC_IsEnabled+0x18>
 8008fe0:	2301      	movs	r3, #1
 8008fe2:	e000      	b.n	8008fe6 <LL_ADC_IsEnabled+0x1a>
 8008fe4:	2300      	movs	r3, #0
}
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	370c      	adds	r7, #12
 8008fea:	46bd      	mov	sp, r7
 8008fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff0:	4770      	bx	lr

08008ff2 <LL_ADC_REG_IsConversionOngoing>:
{
 8008ff2:	b480      	push	{r7}
 8008ff4:	b083      	sub	sp, #12
 8008ff6:	af00      	add	r7, sp, #0
 8008ff8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	f003 0304 	and.w	r3, r3, #4
 8009002:	2b04      	cmp	r3, #4
 8009004:	d101      	bne.n	800900a <LL_ADC_REG_IsConversionOngoing+0x18>
 8009006:	2301      	movs	r3, #1
 8009008:	e000      	b.n	800900c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800900a:	2300      	movs	r3, #0
}
 800900c:	4618      	mov	r0, r3
 800900e:	370c      	adds	r7, #12
 8009010:	46bd      	mov	sp, r7
 8009012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009016:	4770      	bx	lr

08009018 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8009018:	b590      	push	{r4, r7, lr}
 800901a:	b0a1      	sub	sp, #132	; 0x84
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8009022:	2300      	movs	r3, #0
 8009024:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800902e:	2b01      	cmp	r3, #1
 8009030:	d101      	bne.n	8009036 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8009032:	2302      	movs	r3, #2
 8009034:	e0e3      	b.n	80091fe <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2201      	movs	r2, #1
 800903a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009046:	d102      	bne.n	800904e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8009048:	4b6f      	ldr	r3, [pc, #444]	; (8009208 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800904a:	60bb      	str	r3, [r7, #8]
 800904c:	e009      	b.n	8009062 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	4a6e      	ldr	r2, [pc, #440]	; (800920c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 8009054:	4293      	cmp	r3, r2
 8009056:	d102      	bne.n	800905e <HAL_ADCEx_MultiModeConfigChannel+0x46>
 8009058:	4b6d      	ldr	r3, [pc, #436]	; (8009210 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800905a:	60bb      	str	r3, [r7, #8]
 800905c:	e001      	b.n	8009062 <HAL_ADCEx_MultiModeConfigChannel+0x4a>
 800905e:	2300      	movs	r3, #0
 8009060:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8009062:	68bb      	ldr	r3, [r7, #8]
 8009064:	2b00      	cmp	r3, #0
 8009066:	d10b      	bne.n	8009080 <HAL_ADCEx_MultiModeConfigChannel+0x68>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800906c:	f043 0220 	orr.w	r2, r3, #32
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 800907c:	2301      	movs	r3, #1
 800907e:	e0be      	b.n	80091fe <HAL_ADCEx_MultiModeConfigChannel+0x1e6>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	4618      	mov	r0, r3
 8009084:	f7ff ffb5 	bl	8008ff2 <LL_ADC_REG_IsConversionOngoing>
 8009088:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	4618      	mov	r0, r3
 8009090:	f7ff ffaf 	bl	8008ff2 <LL_ADC_REG_IsConversionOngoing>
 8009094:	4603      	mov	r3, r0
 8009096:	2b00      	cmp	r3, #0
 8009098:	f040 80a0 	bne.w	80091dc <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800909c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800909e:	2b00      	cmp	r3, #0
 80090a0:	f040 809c 	bne.w	80091dc <HAL_ADCEx_MultiModeConfigChannel+0x1c4>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80090ac:	d004      	beq.n	80090b8 <HAL_ADCEx_MultiModeConfigChannel+0xa0>
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a55      	ldr	r2, [pc, #340]	; (8009208 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80090b4:	4293      	cmp	r3, r2
 80090b6:	d101      	bne.n	80090bc <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 80090b8:	4b56      	ldr	r3, [pc, #344]	; (8009214 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80090ba:	e000      	b.n	80090be <HAL_ADCEx_MultiModeConfigChannel+0xa6>
 80090bc:	4b56      	ldr	r3, [pc, #344]	; (8009218 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80090be:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	681b      	ldr	r3, [r3, #0]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d04b      	beq.n	8009160 <HAL_ADCEx_MultiModeConfigChannel+0x148>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80090c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80090d0:	683b      	ldr	r3, [r7, #0]
 80090d2:	6859      	ldr	r1, [r3, #4]
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80090da:	035b      	lsls	r3, r3, #13
 80090dc:	430b      	orrs	r3, r1
 80090de:	431a      	orrs	r2, r3
 80090e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80090e2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80090ec:	d004      	beq.n	80090f8 <HAL_ADCEx_MultiModeConfigChannel+0xe0>
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	4a45      	ldr	r2, [pc, #276]	; (8009208 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 80090f4:	4293      	cmp	r3, r2
 80090f6:	d10f      	bne.n	8009118 <HAL_ADCEx_MultiModeConfigChannel+0x100>
 80090f8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80090fc:	f7ff ff66 	bl	8008fcc <LL_ADC_IsEnabled>
 8009100:	4604      	mov	r4, r0
 8009102:	4841      	ldr	r0, [pc, #260]	; (8009208 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 8009104:	f7ff ff62 	bl	8008fcc <LL_ADC_IsEnabled>
 8009108:	4603      	mov	r3, r0
 800910a:	4323      	orrs	r3, r4
 800910c:	2b00      	cmp	r3, #0
 800910e:	bf0c      	ite	eq
 8009110:	2301      	moveq	r3, #1
 8009112:	2300      	movne	r3, #0
 8009114:	b2db      	uxtb	r3, r3
 8009116:	e012      	b.n	800913e <HAL_ADCEx_MultiModeConfigChannel+0x126>
 8009118:	483c      	ldr	r0, [pc, #240]	; (800920c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 800911a:	f7ff ff57 	bl	8008fcc <LL_ADC_IsEnabled>
 800911e:	4604      	mov	r4, r0
 8009120:	483b      	ldr	r0, [pc, #236]	; (8009210 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8009122:	f7ff ff53 	bl	8008fcc <LL_ADC_IsEnabled>
 8009126:	4603      	mov	r3, r0
 8009128:	431c      	orrs	r4, r3
 800912a:	483c      	ldr	r0, [pc, #240]	; (800921c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800912c:	f7ff ff4e 	bl	8008fcc <LL_ADC_IsEnabled>
 8009130:	4603      	mov	r3, r0
 8009132:	4323      	orrs	r3, r4
 8009134:	2b00      	cmp	r3, #0
 8009136:	bf0c      	ite	eq
 8009138:	2301      	moveq	r3, #1
 800913a:	2300      	movne	r3, #0
 800913c:	b2db      	uxtb	r3, r3
 800913e:	2b00      	cmp	r3, #0
 8009140:	d056      	beq.n	80091f0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8009142:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009144:	689b      	ldr	r3, [r3, #8]
 8009146:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800914a:	f023 030f 	bic.w	r3, r3, #15
 800914e:	683a      	ldr	r2, [r7, #0]
 8009150:	6811      	ldr	r1, [r2, #0]
 8009152:	683a      	ldr	r2, [r7, #0]
 8009154:	6892      	ldr	r2, [r2, #8]
 8009156:	430a      	orrs	r2, r1
 8009158:	431a      	orrs	r2, r3
 800915a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800915c:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800915e:	e047      	b.n	80091f0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8009160:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009162:	689b      	ldr	r3, [r3, #8]
 8009164:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009168:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800916a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8009174:	d004      	beq.n	8009180 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4a23      	ldr	r2, [pc, #140]	; (8009208 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800917c:	4293      	cmp	r3, r2
 800917e:	d10f      	bne.n	80091a0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8009180:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8009184:	f7ff ff22 	bl	8008fcc <LL_ADC_IsEnabled>
 8009188:	4604      	mov	r4, r0
 800918a:	481f      	ldr	r0, [pc, #124]	; (8009208 <HAL_ADCEx_MultiModeConfigChannel+0x1f0>)
 800918c:	f7ff ff1e 	bl	8008fcc <LL_ADC_IsEnabled>
 8009190:	4603      	mov	r3, r0
 8009192:	4323      	orrs	r3, r4
 8009194:	2b00      	cmp	r3, #0
 8009196:	bf0c      	ite	eq
 8009198:	2301      	moveq	r3, #1
 800919a:	2300      	movne	r3, #0
 800919c:	b2db      	uxtb	r3, r3
 800919e:	e012      	b.n	80091c6 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 80091a0:	481a      	ldr	r0, [pc, #104]	; (800920c <HAL_ADCEx_MultiModeConfigChannel+0x1f4>)
 80091a2:	f7ff ff13 	bl	8008fcc <LL_ADC_IsEnabled>
 80091a6:	4604      	mov	r4, r0
 80091a8:	4819      	ldr	r0, [pc, #100]	; (8009210 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80091aa:	f7ff ff0f 	bl	8008fcc <LL_ADC_IsEnabled>
 80091ae:	4603      	mov	r3, r0
 80091b0:	431c      	orrs	r4, r3
 80091b2:	481a      	ldr	r0, [pc, #104]	; (800921c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80091b4:	f7ff ff0a 	bl	8008fcc <LL_ADC_IsEnabled>
 80091b8:	4603      	mov	r3, r0
 80091ba:	4323      	orrs	r3, r4
 80091bc:	2b00      	cmp	r3, #0
 80091be:	bf0c      	ite	eq
 80091c0:	2301      	moveq	r3, #1
 80091c2:	2300      	movne	r3, #0
 80091c4:	b2db      	uxtb	r3, r3
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d012      	beq.n	80091f0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80091ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091cc:	689b      	ldr	r3, [r3, #8]
 80091ce:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80091d2:	f023 030f 	bic.w	r3, r3, #15
 80091d6:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80091d8:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80091da:	e009      	b.n	80091f0 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80091e0:	f043 0220 	orr.w	r2, r3, #32
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80091e8:	2301      	movs	r3, #1
 80091ea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80091ee:	e000      	b.n	80091f2 <HAL_ADCEx_MultiModeConfigChannel+0x1da>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80091f0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	2200      	movs	r2, #0
 80091f6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80091fa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80091fe:	4618      	mov	r0, r3
 8009200:	3784      	adds	r7, #132	; 0x84
 8009202:	46bd      	mov	sp, r7
 8009204:	bd90      	pop	{r4, r7, pc}
 8009206:	bf00      	nop
 8009208:	50000100 	.word	0x50000100
 800920c:	50000400 	.word	0x50000400
 8009210:	50000500 	.word	0x50000500
 8009214:	50000300 	.word	0x50000300
 8009218:	50000700 	.word	0x50000700
 800921c:	50000600 	.word	0x50000600

08009220 <LL_EXTI_EnableIT_0_31>:
{
 8009220:	b480      	push	{r7}
 8009222:	b083      	sub	sp, #12
 8009224:	af00      	add	r7, sp, #0
 8009226:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8009228:	4b05      	ldr	r3, [pc, #20]	; (8009240 <LL_EXTI_EnableIT_0_31+0x20>)
 800922a:	681a      	ldr	r2, [r3, #0]
 800922c:	4904      	ldr	r1, [pc, #16]	; (8009240 <LL_EXTI_EnableIT_0_31+0x20>)
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	4313      	orrs	r3, r2
 8009232:	600b      	str	r3, [r1, #0]
}
 8009234:	bf00      	nop
 8009236:	370c      	adds	r7, #12
 8009238:	46bd      	mov	sp, r7
 800923a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800923e:	4770      	bx	lr
 8009240:	40010400 	.word	0x40010400

08009244 <LL_EXTI_EnableIT_32_63>:
{
 8009244:	b480      	push	{r7}
 8009246:	b083      	sub	sp, #12
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800924c:	4b05      	ldr	r3, [pc, #20]	; (8009264 <LL_EXTI_EnableIT_32_63+0x20>)
 800924e:	6a1a      	ldr	r2, [r3, #32]
 8009250:	4904      	ldr	r1, [pc, #16]	; (8009264 <LL_EXTI_EnableIT_32_63+0x20>)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4313      	orrs	r3, r2
 8009256:	620b      	str	r3, [r1, #32]
}
 8009258:	bf00      	nop
 800925a:	370c      	adds	r7, #12
 800925c:	46bd      	mov	sp, r7
 800925e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009262:	4770      	bx	lr
 8009264:	40010400 	.word	0x40010400

08009268 <LL_EXTI_DisableIT_0_31>:
{
 8009268:	b480      	push	{r7}
 800926a:	b083      	sub	sp, #12
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8009270:	4b06      	ldr	r3, [pc, #24]	; (800928c <LL_EXTI_DisableIT_0_31+0x24>)
 8009272:	681a      	ldr	r2, [r3, #0]
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	43db      	mvns	r3, r3
 8009278:	4904      	ldr	r1, [pc, #16]	; (800928c <LL_EXTI_DisableIT_0_31+0x24>)
 800927a:	4013      	ands	r3, r2
 800927c:	600b      	str	r3, [r1, #0]
}
 800927e:	bf00      	nop
 8009280:	370c      	adds	r7, #12
 8009282:	46bd      	mov	sp, r7
 8009284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	40010400 	.word	0x40010400

08009290 <LL_EXTI_DisableIT_32_63>:
{
 8009290:	b480      	push	{r7}
 8009292:	b083      	sub	sp, #12
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 8009298:	4b06      	ldr	r3, [pc, #24]	; (80092b4 <LL_EXTI_DisableIT_32_63+0x24>)
 800929a:	6a1a      	ldr	r2, [r3, #32]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	43db      	mvns	r3, r3
 80092a0:	4904      	ldr	r1, [pc, #16]	; (80092b4 <LL_EXTI_DisableIT_32_63+0x24>)
 80092a2:	4013      	ands	r3, r2
 80092a4:	620b      	str	r3, [r1, #32]
}
 80092a6:	bf00      	nop
 80092a8:	370c      	adds	r7, #12
 80092aa:	46bd      	mov	sp, r7
 80092ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b0:	4770      	bx	lr
 80092b2:	bf00      	nop
 80092b4:	40010400 	.word	0x40010400

080092b8 <LL_EXTI_EnableEvent_0_31>:
{
 80092b8:	b480      	push	{r7}
 80092ba:	b083      	sub	sp, #12
 80092bc:	af00      	add	r7, sp, #0
 80092be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 80092c0:	4b05      	ldr	r3, [pc, #20]	; (80092d8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80092c2:	685a      	ldr	r2, [r3, #4]
 80092c4:	4904      	ldr	r1, [pc, #16]	; (80092d8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	4313      	orrs	r3, r2
 80092ca:	604b      	str	r3, [r1, #4]
}
 80092cc:	bf00      	nop
 80092ce:	370c      	adds	r7, #12
 80092d0:	46bd      	mov	sp, r7
 80092d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d6:	4770      	bx	lr
 80092d8:	40010400 	.word	0x40010400

080092dc <LL_EXTI_EnableEvent_32_63>:
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 80092e4:	4b05      	ldr	r3, [pc, #20]	; (80092fc <LL_EXTI_EnableEvent_32_63+0x20>)
 80092e6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80092e8:	4904      	ldr	r1, [pc, #16]	; (80092fc <LL_EXTI_EnableEvent_32_63+0x20>)
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	4313      	orrs	r3, r2
 80092ee:	624b      	str	r3, [r1, #36]	; 0x24
}
 80092f0:	bf00      	nop
 80092f2:	370c      	adds	r7, #12
 80092f4:	46bd      	mov	sp, r7
 80092f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fa:	4770      	bx	lr
 80092fc:	40010400 	.word	0x40010400

08009300 <LL_EXTI_DisableEvent_0_31>:
{
 8009300:	b480      	push	{r7}
 8009302:	b083      	sub	sp, #12
 8009304:	af00      	add	r7, sp, #0
 8009306:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8009308:	4b06      	ldr	r3, [pc, #24]	; (8009324 <LL_EXTI_DisableEvent_0_31+0x24>)
 800930a:	685a      	ldr	r2, [r3, #4]
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	43db      	mvns	r3, r3
 8009310:	4904      	ldr	r1, [pc, #16]	; (8009324 <LL_EXTI_DisableEvent_0_31+0x24>)
 8009312:	4013      	ands	r3, r2
 8009314:	604b      	str	r3, [r1, #4]
}
 8009316:	bf00      	nop
 8009318:	370c      	adds	r7, #12
 800931a:	46bd      	mov	sp, r7
 800931c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	40010400 	.word	0x40010400

08009328 <LL_EXTI_DisableEvent_32_63>:
{
 8009328:	b480      	push	{r7}
 800932a:	b083      	sub	sp, #12
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8009330:	4b06      	ldr	r3, [pc, #24]	; (800934c <LL_EXTI_DisableEvent_32_63+0x24>)
 8009332:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009334:	687b      	ldr	r3, [r7, #4]
 8009336:	43db      	mvns	r3, r3
 8009338:	4904      	ldr	r1, [pc, #16]	; (800934c <LL_EXTI_DisableEvent_32_63+0x24>)
 800933a:	4013      	ands	r3, r2
 800933c:	624b      	str	r3, [r1, #36]	; 0x24
}
 800933e:	bf00      	nop
 8009340:	370c      	adds	r7, #12
 8009342:	46bd      	mov	sp, r7
 8009344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009348:	4770      	bx	lr
 800934a:	bf00      	nop
 800934c:	40010400 	.word	0x40010400

08009350 <LL_EXTI_EnableRisingTrig_0_31>:
{
 8009350:	b480      	push	{r7}
 8009352:	b083      	sub	sp, #12
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8009358:	4b05      	ldr	r3, [pc, #20]	; (8009370 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800935a:	689a      	ldr	r2, [r3, #8]
 800935c:	4904      	ldr	r1, [pc, #16]	; (8009370 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	4313      	orrs	r3, r2
 8009362:	608b      	str	r3, [r1, #8]
}
 8009364:	bf00      	nop
 8009366:	370c      	adds	r7, #12
 8009368:	46bd      	mov	sp, r7
 800936a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800936e:	4770      	bx	lr
 8009370:	40010400 	.word	0x40010400

08009374 <LL_EXTI_EnableRisingTrig_32_63>:
{
 8009374:	b480      	push	{r7}
 8009376:	b083      	sub	sp, #12
 8009378:	af00      	add	r7, sp, #0
 800937a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800937c:	4b05      	ldr	r3, [pc, #20]	; (8009394 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800937e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009380:	4904      	ldr	r1, [pc, #16]	; (8009394 <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	4313      	orrs	r3, r2
 8009386:	628b      	str	r3, [r1, #40]	; 0x28
}
 8009388:	bf00      	nop
 800938a:	370c      	adds	r7, #12
 800938c:	46bd      	mov	sp, r7
 800938e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009392:	4770      	bx	lr
 8009394:	40010400 	.word	0x40010400

08009398 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8009398:	b480      	push	{r7}
 800939a:	b083      	sub	sp, #12
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80093a0:	4b06      	ldr	r3, [pc, #24]	; (80093bc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80093a2:	689a      	ldr	r2, [r3, #8]
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	43db      	mvns	r3, r3
 80093a8:	4904      	ldr	r1, [pc, #16]	; (80093bc <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 80093aa:	4013      	ands	r3, r2
 80093ac:	608b      	str	r3, [r1, #8]
}
 80093ae:	bf00      	nop
 80093b0:	370c      	adds	r7, #12
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr
 80093ba:	bf00      	nop
 80093bc:	40010400 	.word	0x40010400

080093c0 <LL_EXTI_DisableRisingTrig_32_63>:
{
 80093c0:	b480      	push	{r7}
 80093c2:	b083      	sub	sp, #12
 80093c4:	af00      	add	r7, sp, #0
 80093c6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 80093c8:	4b06      	ldr	r3, [pc, #24]	; (80093e4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80093ca:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	43db      	mvns	r3, r3
 80093d0:	4904      	ldr	r1, [pc, #16]	; (80093e4 <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 80093d2:	4013      	ands	r3, r2
 80093d4:	628b      	str	r3, [r1, #40]	; 0x28
}
 80093d6:	bf00      	nop
 80093d8:	370c      	adds	r7, #12
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr
 80093e2:	bf00      	nop
 80093e4:	40010400 	.word	0x40010400

080093e8 <LL_EXTI_EnableFallingTrig_0_31>:
{
 80093e8:	b480      	push	{r7}
 80093ea:	b083      	sub	sp, #12
 80093ec:	af00      	add	r7, sp, #0
 80093ee:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 80093f0:	4b05      	ldr	r3, [pc, #20]	; (8009408 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80093f2:	68da      	ldr	r2, [r3, #12]
 80093f4:	4904      	ldr	r1, [pc, #16]	; (8009408 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	4313      	orrs	r3, r2
 80093fa:	60cb      	str	r3, [r1, #12]
}
 80093fc:	bf00      	nop
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr
 8009408:	40010400 	.word	0x40010400

0800940c <LL_EXTI_EnableFallingTrig_32_63>:
{
 800940c:	b480      	push	{r7}
 800940e:	b083      	sub	sp, #12
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 8009414:	4b05      	ldr	r3, [pc, #20]	; (800942c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 8009416:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009418:	4904      	ldr	r1, [pc, #16]	; (800942c <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	4313      	orrs	r3, r2
 800941e:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8009420:	bf00      	nop
 8009422:	370c      	adds	r7, #12
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr
 800942c:	40010400 	.word	0x40010400

08009430 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8009430:	b480      	push	{r7}
 8009432:	b083      	sub	sp, #12
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8009438:	4b06      	ldr	r3, [pc, #24]	; (8009454 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800943a:	68da      	ldr	r2, [r3, #12]
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	43db      	mvns	r3, r3
 8009440:	4904      	ldr	r1, [pc, #16]	; (8009454 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8009442:	4013      	ands	r3, r2
 8009444:	60cb      	str	r3, [r1, #12]
}
 8009446:	bf00      	nop
 8009448:	370c      	adds	r7, #12
 800944a:	46bd      	mov	sp, r7
 800944c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009450:	4770      	bx	lr
 8009452:	bf00      	nop
 8009454:	40010400 	.word	0x40010400

08009458 <LL_EXTI_DisableFallingTrig_32_63>:
{
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8009460:	4b06      	ldr	r3, [pc, #24]	; (800947c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 8009462:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	43db      	mvns	r3, r3
 8009468:	4904      	ldr	r1, [pc, #16]	; (800947c <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800946a:	4013      	ands	r3, r2
 800946c:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800946e:	bf00      	nop
 8009470:	370c      	adds	r7, #12
 8009472:	46bd      	mov	sp, r7
 8009474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009478:	4770      	bx	lr
 800947a:	bf00      	nop
 800947c:	40010400 	.word	0x40010400

08009480 <LL_EXTI_ClearFlag_0_31>:
{
 8009480:	b480      	push	{r7}
 8009482:	b083      	sub	sp, #12
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8009488:	4a04      	ldr	r2, [pc, #16]	; (800949c <LL_EXTI_ClearFlag_0_31+0x1c>)
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	6153      	str	r3, [r2, #20]
}
 800948e:	bf00      	nop
 8009490:	370c      	adds	r7, #12
 8009492:	46bd      	mov	sp, r7
 8009494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009498:	4770      	bx	lr
 800949a:	bf00      	nop
 800949c:	40010400 	.word	0x40010400

080094a0 <LL_EXTI_ClearFlag_32_63>:
  *         @arg @ref LL_EXTI_LINE_41
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b083      	sub	sp, #12
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR2, ExtiLine);
 80094a8:	4a04      	ldr	r2, [pc, #16]	; (80094bc <LL_EXTI_ClearFlag_32_63+0x1c>)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	6353      	str	r3, [r2, #52]	; 0x34
}
 80094ae:	bf00      	nop
 80094b0:	370c      	adds	r7, #12
 80094b2:	46bd      	mov	sp, r7
 80094b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094b8:	4770      	bx	lr
 80094ba:	bf00      	nop
 80094bc:	40010400 	.word	0x40010400

080094c0 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 80094c0:	b580      	push	{r7, lr}
 80094c2:	b088      	sub	sp, #32
 80094c4:	af00      	add	r7, sp, #0
 80094c6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 80094c8:	2300      	movs	r3, #0
 80094ca:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 80094cc:	2300      	movs	r3, #0
 80094ce:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d102      	bne.n	80094dc <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 80094d6:	2301      	movs	r3, #1
 80094d8:	77fb      	strb	r3, [r7, #31]
 80094da:	e180      	b.n	80097de <HAL_COMP_Init+0x31e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80094e6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80094ea:	d102      	bne.n	80094f2 <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 80094ec:	2301      	movs	r3, #1
 80094ee:	77fb      	strb	r3, [r7, #31]
 80094f0:	e175      	b.n	80097de <HAL_COMP_Init+0x31e>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	7f5b      	ldrb	r3, [r3, #29]
 80094f6:	b2db      	uxtb	r3, r3
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d108      	bne.n	800950e <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2200      	movs	r2, #0
 8009500:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8009508:	6878      	ldr	r0, [r7, #4]
 800950a:	f7fd f95b 	bl	80067c4 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009518:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	695b      	ldr	r3, [r3, #20]
 8009528:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	68db      	ldr	r3, [r3, #12]
 800952e:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (  hcomp->Init.InputMinus
 8009534:	4313      	orrs	r3, r2
 8009536:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	681a      	ldr	r2, [r3, #0]
 800953e:	4b98      	ldr	r3, [pc, #608]	; (80097a0 <HAL_COMP_Init+0x2e0>)
 8009540:	4013      	ands	r3, r2
 8009542:	687a      	ldr	r2, [r7, #4]
 8009544:	6812      	ldr	r2, [r2, #0]
 8009546:	6979      	ldr	r1, [r7, #20]
 8009548:	430b      	orrs	r3, r1
 800954a:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009556:	2b00      	cmp	r3, #0
 8009558:	d015      	beq.n	8009586 <HAL_COMP_Init+0xc6>
 800955a:	69bb      	ldr	r3, [r7, #24]
 800955c:	2b00      	cmp	r3, #0
 800955e:	d112      	bne.n	8009586 <HAL_COMP_Init+0xc6>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8009560:	4b90      	ldr	r3, [pc, #576]	; (80097a4 <HAL_COMP_Init+0x2e4>)
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	099b      	lsrs	r3, r3, #6
 8009566:	4a90      	ldr	r2, [pc, #576]	; (80097a8 <HAL_COMP_Init+0x2e8>)
 8009568:	fba2 2303 	umull	r2, r3, r2, r3
 800956c:	099a      	lsrs	r2, r3, #6
 800956e:	4613      	mov	r3, r2
 8009570:	009b      	lsls	r3, r3, #2
 8009572:	4413      	add	r3, r2
 8009574:	009b      	lsls	r3, r3, #2
 8009576:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8009578:	e002      	b.n	8009580 <HAL_COMP_Init+0xc0>
      {
        wait_loop_index--;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	3b01      	subs	r3, #1
 800957e:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	2b00      	cmp	r3, #0
 8009584:	d1f9      	bne.n	800957a <HAL_COMP_Init+0xba>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	681b      	ldr	r3, [r3, #0]
 800958a:	4a88      	ldr	r2, [pc, #544]	; (80097ac <HAL_COMP_Init+0x2ec>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d028      	beq.n	80095e2 <HAL_COMP_Init+0x122>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	4a86      	ldr	r2, [pc, #536]	; (80097b0 <HAL_COMP_Init+0x2f0>)
 8009596:	4293      	cmp	r3, r2
 8009598:	d020      	beq.n	80095dc <HAL_COMP_Init+0x11c>
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	681b      	ldr	r3, [r3, #0]
 800959e:	4a85      	ldr	r2, [pc, #532]	; (80097b4 <HAL_COMP_Init+0x2f4>)
 80095a0:	4293      	cmp	r3, r2
 80095a2:	d018      	beq.n	80095d6 <HAL_COMP_Init+0x116>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4a83      	ldr	r2, [pc, #524]	; (80097b8 <HAL_COMP_Init+0x2f8>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d010      	beq.n	80095d0 <HAL_COMP_Init+0x110>
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	4a82      	ldr	r2, [pc, #520]	; (80097bc <HAL_COMP_Init+0x2fc>)
 80095b4:	4293      	cmp	r3, r2
 80095b6:	d008      	beq.n	80095ca <HAL_COMP_Init+0x10a>
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	4a80      	ldr	r2, [pc, #512]	; (80097c0 <HAL_COMP_Init+0x300>)
 80095be:	4293      	cmp	r3, r2
 80095c0:	d101      	bne.n	80095c6 <HAL_COMP_Init+0x106>
 80095c2:	2301      	movs	r3, #1
 80095c4:	e00f      	b.n	80095e6 <HAL_COMP_Init+0x126>
 80095c6:	2302      	movs	r3, #2
 80095c8:	e00d      	b.n	80095e6 <HAL_COMP_Init+0x126>
 80095ca:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80095ce:	e00a      	b.n	80095e6 <HAL_COMP_Init+0x126>
 80095d0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80095d4:	e007      	b.n	80095e6 <HAL_COMP_Init+0x126>
 80095d6:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80095da:	e004      	b.n	80095e6 <HAL_COMP_Init+0x126>
 80095dc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80095e0:	e001      	b.n	80095e6 <HAL_COMP_Init+0x126>
 80095e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80095e6:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	699b      	ldr	r3, [r3, #24]
 80095ec:	f003 0303 	and.w	r3, r3, #3
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	f000 80b6 	beq.w	8009762 <HAL_COMP_Init+0x2a2>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	699b      	ldr	r3, [r3, #24]
 80095fa:	f003 0310 	and.w	r3, r3, #16
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d011      	beq.n	8009626 <HAL_COMP_Init+0x166>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	4a6e      	ldr	r2, [pc, #440]	; (80097c0 <HAL_COMP_Init+0x300>)
 8009608:	4293      	cmp	r3, r2
 800960a:	d004      	beq.n	8009616 <HAL_COMP_Init+0x156>
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	4a6c      	ldr	r2, [pc, #432]	; (80097c4 <HAL_COMP_Init+0x304>)
 8009612:	4293      	cmp	r3, r2
 8009614:	d103      	bne.n	800961e <HAL_COMP_Init+0x15e>
        {
          LL_EXTI_EnableRisingTrig_32_63(exti_line);
 8009616:	6938      	ldr	r0, [r7, #16]
 8009618:	f7ff feac 	bl	8009374 <LL_EXTI_EnableRisingTrig_32_63>
 800961c:	e014      	b.n	8009648 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
 800961e:	6938      	ldr	r0, [r7, #16]
 8009620:	f7ff fe96 	bl	8009350 <LL_EXTI_EnableRisingTrig_0_31>
 8009624:	e010      	b.n	8009648 <HAL_COMP_Init+0x188>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	4a65      	ldr	r2, [pc, #404]	; (80097c0 <HAL_COMP_Init+0x300>)
 800962c:	4293      	cmp	r3, r2
 800962e:	d004      	beq.n	800963a <HAL_COMP_Init+0x17a>
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	4a63      	ldr	r2, [pc, #396]	; (80097c4 <HAL_COMP_Init+0x304>)
 8009636:	4293      	cmp	r3, r2
 8009638:	d103      	bne.n	8009642 <HAL_COMP_Init+0x182>
        {
          LL_EXTI_DisableRisingTrig_32_63(exti_line);
 800963a:	6938      	ldr	r0, [r7, #16]
 800963c:	f7ff fec0 	bl	80093c0 <LL_EXTI_DisableRisingTrig_32_63>
 8009640:	e002      	b.n	8009648 <HAL_COMP_Init+0x188>
        }
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8009642:	6938      	ldr	r0, [r7, #16]
 8009644:	f7ff fea8 	bl	8009398 <LL_EXTI_DisableRisingTrig_0_31>
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	699b      	ldr	r3, [r3, #24]
 800964c:	f003 0320 	and.w	r3, r3, #32
 8009650:	2b00      	cmp	r3, #0
 8009652:	d011      	beq.n	8009678 <HAL_COMP_Init+0x1b8>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	4a59      	ldr	r2, [pc, #356]	; (80097c0 <HAL_COMP_Init+0x300>)
 800965a:	4293      	cmp	r3, r2
 800965c:	d004      	beq.n	8009668 <HAL_COMP_Init+0x1a8>
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	4a58      	ldr	r2, [pc, #352]	; (80097c4 <HAL_COMP_Init+0x304>)
 8009664:	4293      	cmp	r3, r2
 8009666:	d103      	bne.n	8009670 <HAL_COMP_Init+0x1b0>
        {
          LL_EXTI_EnableFallingTrig_32_63(exti_line);
 8009668:	6938      	ldr	r0, [r7, #16]
 800966a:	f7ff fecf 	bl	800940c <LL_EXTI_EnableFallingTrig_32_63>
 800966e:	e014      	b.n	800969a <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8009670:	6938      	ldr	r0, [r7, #16]
 8009672:	f7ff feb9 	bl	80093e8 <LL_EXTI_EnableFallingTrig_0_31>
 8009676:	e010      	b.n	800969a <HAL_COMP_Init+0x1da>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	4a50      	ldr	r2, [pc, #320]	; (80097c0 <HAL_COMP_Init+0x300>)
 800967e:	4293      	cmp	r3, r2
 8009680:	d004      	beq.n	800968c <HAL_COMP_Init+0x1cc>
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	4a4f      	ldr	r2, [pc, #316]	; (80097c4 <HAL_COMP_Init+0x304>)
 8009688:	4293      	cmp	r3, r2
 800968a:	d103      	bne.n	8009694 <HAL_COMP_Init+0x1d4>
        {
          LL_EXTI_DisableFallingTrig_32_63(exti_line);
 800968c:	6938      	ldr	r0, [r7, #16]
 800968e:	f7ff fee3 	bl	8009458 <LL_EXTI_DisableFallingTrig_32_63>
 8009692:	e002      	b.n	800969a <HAL_COMP_Init+0x1da>
        }
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8009694:	6938      	ldr	r0, [r7, #16]
 8009696:	f7ff fecb 	bl	8009430 <LL_EXTI_DisableFallingTrig_0_31>
#endif
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	4a48      	ldr	r2, [pc, #288]	; (80097c0 <HAL_COMP_Init+0x300>)
 80096a0:	4293      	cmp	r3, r2
 80096a2:	d004      	beq.n	80096ae <HAL_COMP_Init+0x1ee>
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4a46      	ldr	r2, [pc, #280]	; (80097c4 <HAL_COMP_Init+0x304>)
 80096aa:	4293      	cmp	r3, r2
 80096ac:	d103      	bne.n	80096b6 <HAL_COMP_Init+0x1f6>
      {
        LL_EXTI_ClearFlag_32_63(exti_line);
 80096ae:	6938      	ldr	r0, [r7, #16]
 80096b0:	f7ff fef6 	bl	80094a0 <LL_EXTI_ClearFlag_32_63>
 80096b4:	e002      	b.n	80096bc <HAL_COMP_Init+0x1fc>
      }
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
 80096b6:	6938      	ldr	r0, [r7, #16]
 80096b8:	f7ff fee2 	bl	8009480 <LL_EXTI_ClearFlag_0_31>
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	699b      	ldr	r3, [r3, #24]
 80096c0:	f003 0302 	and.w	r3, r3, #2
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d011      	beq.n	80096ec <HAL_COMP_Init+0x22c>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	4a3c      	ldr	r2, [pc, #240]	; (80097c0 <HAL_COMP_Init+0x300>)
 80096ce:	4293      	cmp	r3, r2
 80096d0:	d004      	beq.n	80096dc <HAL_COMP_Init+0x21c>
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	4a3b      	ldr	r2, [pc, #236]	; (80097c4 <HAL_COMP_Init+0x304>)
 80096d8:	4293      	cmp	r3, r2
 80096da:	d103      	bne.n	80096e4 <HAL_COMP_Init+0x224>
        {
          LL_EXTI_EnableEvent_32_63(exti_line);
 80096dc:	6938      	ldr	r0, [r7, #16]
 80096de:	f7ff fdfd 	bl	80092dc <LL_EXTI_EnableEvent_32_63>
 80096e2:	e014      	b.n	800970e <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
 80096e4:	6938      	ldr	r0, [r7, #16]
 80096e6:	f7ff fde7 	bl	80092b8 <LL_EXTI_EnableEvent_0_31>
 80096ea:	e010      	b.n	800970e <HAL_COMP_Init+0x24e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	4a33      	ldr	r2, [pc, #204]	; (80097c0 <HAL_COMP_Init+0x300>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d004      	beq.n	8009700 <HAL_COMP_Init+0x240>
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	4a32      	ldr	r2, [pc, #200]	; (80097c4 <HAL_COMP_Init+0x304>)
 80096fc:	4293      	cmp	r3, r2
 80096fe:	d103      	bne.n	8009708 <HAL_COMP_Init+0x248>
        {
          LL_EXTI_DisableEvent_32_63(exti_line);
 8009700:	6938      	ldr	r0, [r7, #16]
 8009702:	f7ff fe11 	bl	8009328 <LL_EXTI_DisableEvent_32_63>
 8009706:	e002      	b.n	800970e <HAL_COMP_Init+0x24e>
        }
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
 8009708:	6938      	ldr	r0, [r7, #16]
 800970a:	f7ff fdf9 	bl	8009300 <LL_EXTI_DisableEvent_0_31>
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	699b      	ldr	r3, [r3, #24]
 8009712:	f003 0301 	and.w	r3, r3, #1
 8009716:	2b00      	cmp	r3, #0
 8009718:	d011      	beq.n	800973e <HAL_COMP_Init+0x27e>
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a28      	ldr	r2, [pc, #160]	; (80097c0 <HAL_COMP_Init+0x300>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d004      	beq.n	800972e <HAL_COMP_Init+0x26e>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a26      	ldr	r2, [pc, #152]	; (80097c4 <HAL_COMP_Init+0x304>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d103      	bne.n	8009736 <HAL_COMP_Init+0x276>
        {
          LL_EXTI_EnableIT_32_63(exti_line);
 800972e:	6938      	ldr	r0, [r7, #16]
 8009730:	f7ff fd88 	bl	8009244 <LL_EXTI_EnableIT_32_63>
 8009734:	e04b      	b.n	80097ce <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
 8009736:	6938      	ldr	r0, [r7, #16]
 8009738:	f7ff fd72 	bl	8009220 <LL_EXTI_EnableIT_0_31>
 800973c:	e047      	b.n	80097ce <HAL_COMP_Init+0x30e>
#endif
      }
      else
      {
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	4a1f      	ldr	r2, [pc, #124]	; (80097c0 <HAL_COMP_Init+0x300>)
 8009744:	4293      	cmp	r3, r2
 8009746:	d004      	beq.n	8009752 <HAL_COMP_Init+0x292>
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	4a1d      	ldr	r2, [pc, #116]	; (80097c4 <HAL_COMP_Init+0x304>)
 800974e:	4293      	cmp	r3, r2
 8009750:	d103      	bne.n	800975a <HAL_COMP_Init+0x29a>
        {
          LL_EXTI_DisableIT_32_63(exti_line);
 8009752:	6938      	ldr	r0, [r7, #16]
 8009754:	f7ff fd9c 	bl	8009290 <LL_EXTI_DisableIT_32_63>
 8009758:	e039      	b.n	80097ce <HAL_COMP_Init+0x30e>
        }
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
 800975a:	6938      	ldr	r0, [r7, #16]
 800975c:	f7ff fd84 	bl	8009268 <LL_EXTI_DisableIT_0_31>
 8009760:	e035      	b.n	80097ce <HAL_COMP_Init+0x30e>
    }
    else
    {
      /* Disable EXTI event mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	4a16      	ldr	r2, [pc, #88]	; (80097c0 <HAL_COMP_Init+0x300>)
 8009768:	4293      	cmp	r3, r2
 800976a:	d004      	beq.n	8009776 <HAL_COMP_Init+0x2b6>
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4a14      	ldr	r2, [pc, #80]	; (80097c4 <HAL_COMP_Init+0x304>)
 8009772:	4293      	cmp	r3, r2
 8009774:	d103      	bne.n	800977e <HAL_COMP_Init+0x2be>
      {
        LL_EXTI_DisableEvent_32_63(exti_line);
 8009776:	6938      	ldr	r0, [r7, #16]
 8009778:	f7ff fdd6 	bl	8009328 <LL_EXTI_DisableEvent_32_63>
 800977c:	e002      	b.n	8009784 <HAL_COMP_Init+0x2c4>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 800977e:	6938      	ldr	r0, [r7, #16]
 8009780:	f7ff fdbe 	bl	8009300 <LL_EXTI_DisableEvent_0_31>
      LL_EXTI_DisableEvent_0_31(exti_line);
#endif

      /* Disable EXTI interrupt mode */
#if defined(STM32G474xx) || defined(STM32G484xx) || defined(STM32G473xx) || defined(STM32G483xx)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	4a0d      	ldr	r2, [pc, #52]	; (80097c0 <HAL_COMP_Init+0x300>)
 800978a:	4293      	cmp	r3, r2
 800978c:	d004      	beq.n	8009798 <HAL_COMP_Init+0x2d8>
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
 8009792:	4a0c      	ldr	r2, [pc, #48]	; (80097c4 <HAL_COMP_Init+0x304>)
 8009794:	4293      	cmp	r3, r2
 8009796:	d117      	bne.n	80097c8 <HAL_COMP_Init+0x308>
      {
        LL_EXTI_DisableIT_32_63(exti_line);
 8009798:	6938      	ldr	r0, [r7, #16]
 800979a:	f7ff fd79 	bl	8009290 <LL_EXTI_DisableIT_32_63>
 800979e:	e016      	b.n	80097ce <HAL_COMP_Init+0x30e>
 80097a0:	ff007e0f 	.word	0xff007e0f
 80097a4:	20000c30 	.word	0x20000c30
 80097a8:	053e2d63 	.word	0x053e2d63
 80097ac:	40010200 	.word	0x40010200
 80097b0:	40010204 	.word	0x40010204
 80097b4:	40010208 	.word	0x40010208
 80097b8:	4001020c 	.word	0x4001020c
 80097bc:	40010210 	.word	0x40010210
 80097c0:	40010214 	.word	0x40010214
 80097c4:	40010218 	.word	0x40010218
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80097c8:	6938      	ldr	r0, [r7, #16]
 80097ca:	f7ff fd4d 	bl	8009268 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	7f5b      	ldrb	r3, [r3, #29]
 80097d2:	b2db      	uxtb	r3, r3
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d102      	bne.n	80097de <HAL_COMP_Init+0x31e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2201      	movs	r2, #1
 80097dc:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 80097de:	7ffb      	ldrb	r3, [r7, #31]
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3720      	adds	r7, #32
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <__NVIC_SetPriorityGrouping>:
{
 80097e8:	b480      	push	{r7}
 80097ea:	b085      	sub	sp, #20
 80097ec:	af00      	add	r7, sp, #0
 80097ee:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	f003 0307 	and.w	r3, r3, #7
 80097f6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80097f8:	4b0c      	ldr	r3, [pc, #48]	; (800982c <__NVIC_SetPriorityGrouping+0x44>)
 80097fa:	68db      	ldr	r3, [r3, #12]
 80097fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80097fe:	68ba      	ldr	r2, [r7, #8]
 8009800:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8009804:	4013      	ands	r3, r2
 8009806:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800980c:	68bb      	ldr	r3, [r7, #8]
 800980e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009810:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8009814:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8009818:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800981a:	4a04      	ldr	r2, [pc, #16]	; (800982c <__NVIC_SetPriorityGrouping+0x44>)
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	60d3      	str	r3, [r2, #12]
}
 8009820:	bf00      	nop
 8009822:	3714      	adds	r7, #20
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr
 800982c:	e000ed00 	.word	0xe000ed00

08009830 <__NVIC_GetPriorityGrouping>:
{
 8009830:	b480      	push	{r7}
 8009832:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009834:	4b04      	ldr	r3, [pc, #16]	; (8009848 <__NVIC_GetPriorityGrouping+0x18>)
 8009836:	68db      	ldr	r3, [r3, #12]
 8009838:	0a1b      	lsrs	r3, r3, #8
 800983a:	f003 0307 	and.w	r3, r3, #7
}
 800983e:	4618      	mov	r0, r3
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr
 8009848:	e000ed00 	.word	0xe000ed00

0800984c <__NVIC_EnableIRQ>:
{
 800984c:	b480      	push	{r7}
 800984e:	b083      	sub	sp, #12
 8009850:	af00      	add	r7, sp, #0
 8009852:	4603      	mov	r3, r0
 8009854:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009856:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800985a:	2b00      	cmp	r3, #0
 800985c:	db0b      	blt.n	8009876 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800985e:	79fb      	ldrb	r3, [r7, #7]
 8009860:	f003 021f 	and.w	r2, r3, #31
 8009864:	4907      	ldr	r1, [pc, #28]	; (8009884 <__NVIC_EnableIRQ+0x38>)
 8009866:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800986a:	095b      	lsrs	r3, r3, #5
 800986c:	2001      	movs	r0, #1
 800986e:	fa00 f202 	lsl.w	r2, r0, r2
 8009872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009876:	bf00      	nop
 8009878:	370c      	adds	r7, #12
 800987a:	46bd      	mov	sp, r7
 800987c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009880:	4770      	bx	lr
 8009882:	bf00      	nop
 8009884:	e000e100 	.word	0xe000e100

08009888 <__NVIC_DisableIRQ>:
{
 8009888:	b480      	push	{r7}
 800988a:	b083      	sub	sp, #12
 800988c:	af00      	add	r7, sp, #0
 800988e:	4603      	mov	r3, r0
 8009890:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009896:	2b00      	cmp	r3, #0
 8009898:	db10      	blt.n	80098bc <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800989a:	79fb      	ldrb	r3, [r7, #7]
 800989c:	f003 021f 	and.w	r2, r3, #31
 80098a0:	4909      	ldr	r1, [pc, #36]	; (80098c8 <__NVIC_DisableIRQ+0x40>)
 80098a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098a6:	095b      	lsrs	r3, r3, #5
 80098a8:	2001      	movs	r0, #1
 80098aa:	fa00 f202 	lsl.w	r2, r0, r2
 80098ae:	3320      	adds	r3, #32
 80098b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80098b4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 80098b8:	f3bf 8f6f 	isb	sy
}
 80098bc:	bf00      	nop
 80098be:	370c      	adds	r7, #12
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr
 80098c8:	e000e100 	.word	0xe000e100

080098cc <__NVIC_SetPriority>:
{
 80098cc:	b480      	push	{r7}
 80098ce:	b083      	sub	sp, #12
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	4603      	mov	r3, r0
 80098d4:	6039      	str	r1, [r7, #0]
 80098d6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80098d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	db0a      	blt.n	80098f6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80098e0:	683b      	ldr	r3, [r7, #0]
 80098e2:	b2da      	uxtb	r2, r3
 80098e4:	490c      	ldr	r1, [pc, #48]	; (8009918 <__NVIC_SetPriority+0x4c>)
 80098e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80098ea:	0112      	lsls	r2, r2, #4
 80098ec:	b2d2      	uxtb	r2, r2
 80098ee:	440b      	add	r3, r1
 80098f0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80098f4:	e00a      	b.n	800990c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	b2da      	uxtb	r2, r3
 80098fa:	4908      	ldr	r1, [pc, #32]	; (800991c <__NVIC_SetPriority+0x50>)
 80098fc:	79fb      	ldrb	r3, [r7, #7]
 80098fe:	f003 030f 	and.w	r3, r3, #15
 8009902:	3b04      	subs	r3, #4
 8009904:	0112      	lsls	r2, r2, #4
 8009906:	b2d2      	uxtb	r2, r2
 8009908:	440b      	add	r3, r1
 800990a:	761a      	strb	r2, [r3, #24]
}
 800990c:	bf00      	nop
 800990e:	370c      	adds	r7, #12
 8009910:	46bd      	mov	sp, r7
 8009912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009916:	4770      	bx	lr
 8009918:	e000e100 	.word	0xe000e100
 800991c:	e000ed00 	.word	0xe000ed00

08009920 <NVIC_EncodePriority>:
{
 8009920:	b480      	push	{r7}
 8009922:	b089      	sub	sp, #36	; 0x24
 8009924:	af00      	add	r7, sp, #0
 8009926:	60f8      	str	r0, [r7, #12]
 8009928:	60b9      	str	r1, [r7, #8]
 800992a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f003 0307 	and.w	r3, r3, #7
 8009932:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009934:	69fb      	ldr	r3, [r7, #28]
 8009936:	f1c3 0307 	rsb	r3, r3, #7
 800993a:	2b04      	cmp	r3, #4
 800993c:	bf28      	it	cs
 800993e:	2304      	movcs	r3, #4
 8009940:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8009942:	69fb      	ldr	r3, [r7, #28]
 8009944:	3304      	adds	r3, #4
 8009946:	2b06      	cmp	r3, #6
 8009948:	d902      	bls.n	8009950 <NVIC_EncodePriority+0x30>
 800994a:	69fb      	ldr	r3, [r7, #28]
 800994c:	3b03      	subs	r3, #3
 800994e:	e000      	b.n	8009952 <NVIC_EncodePriority+0x32>
 8009950:	2300      	movs	r3, #0
 8009952:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009954:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009958:	69bb      	ldr	r3, [r7, #24]
 800995a:	fa02 f303 	lsl.w	r3, r2, r3
 800995e:	43da      	mvns	r2, r3
 8009960:	68bb      	ldr	r3, [r7, #8]
 8009962:	401a      	ands	r2, r3
 8009964:	697b      	ldr	r3, [r7, #20]
 8009966:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009968:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800996c:	697b      	ldr	r3, [r7, #20]
 800996e:	fa01 f303 	lsl.w	r3, r1, r3
 8009972:	43d9      	mvns	r1, r3
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009978:	4313      	orrs	r3, r2
}
 800997a:	4618      	mov	r0, r3
 800997c:	3724      	adds	r7, #36	; 0x24
 800997e:	46bd      	mov	sp, r7
 8009980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009984:	4770      	bx	lr
	...

08009988 <SysTick_Config>:
{
 8009988:	b580      	push	{r7, lr}
 800998a:	b082      	sub	sp, #8
 800998c:	af00      	add	r7, sp, #0
 800998e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	3b01      	subs	r3, #1
 8009994:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009998:	d301      	bcc.n	800999e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800999a:	2301      	movs	r3, #1
 800999c:	e00f      	b.n	80099be <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800999e:	4a0a      	ldr	r2, [pc, #40]	; (80099c8 <SysTick_Config+0x40>)
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	3b01      	subs	r3, #1
 80099a4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80099a6:	210f      	movs	r1, #15
 80099a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80099ac:	f7ff ff8e 	bl	80098cc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80099b0:	4b05      	ldr	r3, [pc, #20]	; (80099c8 <SysTick_Config+0x40>)
 80099b2:	2200      	movs	r2, #0
 80099b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80099b6:	4b04      	ldr	r3, [pc, #16]	; (80099c8 <SysTick_Config+0x40>)
 80099b8:	2207      	movs	r2, #7
 80099ba:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80099bc:	2300      	movs	r3, #0
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3708      	adds	r7, #8
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	e000e010 	.word	0xe000e010

080099cc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80099cc:	b580      	push	{r7, lr}
 80099ce:	b082      	sub	sp, #8
 80099d0:	af00      	add	r7, sp, #0
 80099d2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	f7ff ff07 	bl	80097e8 <__NVIC_SetPriorityGrouping>
}
 80099da:	bf00      	nop
 80099dc:	3708      	adds	r7, #8
 80099de:	46bd      	mov	sp, r7
 80099e0:	bd80      	pop	{r7, pc}

080099e2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80099e2:	b580      	push	{r7, lr}
 80099e4:	b086      	sub	sp, #24
 80099e6:	af00      	add	r7, sp, #0
 80099e8:	4603      	mov	r3, r0
 80099ea:	60b9      	str	r1, [r7, #8]
 80099ec:	607a      	str	r2, [r7, #4]
 80099ee:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80099f0:	f7ff ff1e 	bl	8009830 <__NVIC_GetPriorityGrouping>
 80099f4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80099f6:	687a      	ldr	r2, [r7, #4]
 80099f8:	68b9      	ldr	r1, [r7, #8]
 80099fa:	6978      	ldr	r0, [r7, #20]
 80099fc:	f7ff ff90 	bl	8009920 <NVIC_EncodePriority>
 8009a00:	4602      	mov	r2, r0
 8009a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009a06:	4611      	mov	r1, r2
 8009a08:	4618      	mov	r0, r3
 8009a0a:	f7ff ff5f 	bl	80098cc <__NVIC_SetPriority>
}
 8009a0e:	bf00      	nop
 8009a10:	3718      	adds	r7, #24
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}

08009a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009a16:	b580      	push	{r7, lr}
 8009a18:	b082      	sub	sp, #8
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	4603      	mov	r3, r0
 8009a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a24:	4618      	mov	r0, r3
 8009a26:	f7ff ff11 	bl	800984c <__NVIC_EnableIRQ>
}
 8009a2a:	bf00      	nop
 8009a2c:	3708      	adds	r7, #8
 8009a2e:	46bd      	mov	sp, r7
 8009a30:	bd80      	pop	{r7, pc}

08009a32 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8009a32:	b580      	push	{r7, lr}
 8009a34:	b082      	sub	sp, #8
 8009a36:	af00      	add	r7, sp, #0
 8009a38:	4603      	mov	r3, r0
 8009a3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8009a3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009a40:	4618      	mov	r0, r3
 8009a42:	f7ff ff21 	bl	8009888 <__NVIC_DisableIRQ>
}
 8009a46:	bf00      	nop
 8009a48:	3708      	adds	r7, #8
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}

08009a4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009a4e:	b580      	push	{r7, lr}
 8009a50:	b082      	sub	sp, #8
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f7ff ff96 	bl	8009988 <SysTick_Config>
 8009a5c:	4603      	mov	r3, r0
}
 8009a5e:	4618      	mov	r0, r3
 8009a60:	3708      	adds	r7, #8
 8009a62:	46bd      	mov	sp, r7
 8009a64:	bd80      	pop	{r7, pc}

08009a66 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8009a66:	b580      	push	{r7, lr}
 8009a68:	b082      	sub	sp, #8
 8009a6a:	af00      	add	r7, sp, #0
 8009a6c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d101      	bne.n	8009a78 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8009a74:	2301      	movs	r3, #1
 8009a76:	e014      	b.n	8009aa2 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	791b      	ldrb	r3, [r3, #4]
 8009a7c:	b2db      	uxtb	r3, r3
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d105      	bne.n	8009a8e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2200      	movs	r2, #0
 8009a86:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8009a88:	6878      	ldr	r0, [r7, #4]
 8009a8a:	f7fc ff51 	bl	8006930 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2202      	movs	r2, #2
 8009a92:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	2200      	movs	r2, #0
 8009a98:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8009aa0:	2300      	movs	r3, #0
}
 8009aa2:	4618      	mov	r0, r3
 8009aa4:	3708      	adds	r7, #8
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	bd80      	pop	{r7, pc}

08009aaa <HAL_DAC_Start>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009aaa:	b580      	push	{r7, lr}
 8009aac:	b082      	sub	sp, #8
 8009aae:	af00      	add	r7, sp, #0
 8009ab0:	6078      	str	r0, [r7, #4]
 8009ab2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	795b      	ldrb	r3, [r3, #5]
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d101      	bne.n	8009ac0 <HAL_DAC_Start+0x16>
 8009abc:	2302      	movs	r3, #2
 8009abe:	e043      	b.n	8009b48 <HAL_DAC_Start+0x9e>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2202      	movs	r2, #2
 8009aca:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	6819      	ldr	r1, [r3, #0]
 8009ad2:	683b      	ldr	r3, [r7, #0]
 8009ad4:	f003 0310 	and.w	r3, r3, #16
 8009ad8:	2201      	movs	r2, #1
 8009ada:	409a      	lsls	r2, r3
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	430a      	orrs	r2, r1
 8009ae2:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8009ae4:	2001      	movs	r0, #1
 8009ae6:	f7fe fb1d 	bl	8008124 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d10f      	bne.n	8009b10 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	681b      	ldr	r3, [r3, #0]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8009afa:	2b02      	cmp	r3, #2
 8009afc:	d11d      	bne.n	8009b3a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	685a      	ldr	r2, [r3, #4]
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	f042 0201 	orr.w	r2, r2, #1
 8009b0c:	605a      	str	r2, [r3, #4]
 8009b0e:	e014      	b.n	8009b3a <HAL_DAC_Start+0x90>
    }
  }
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681b      	ldr	r3, [r3, #0]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 8009b1a:	683b      	ldr	r3, [r7, #0]
 8009b1c:	f003 0310 	and.w	r3, r3, #16
 8009b20:	2102      	movs	r1, #2
 8009b22:	fa01 f303 	lsl.w	r3, r1, r3
 8009b26:	429a      	cmp	r2, r3
 8009b28:	d107      	bne.n	8009b3a <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	685a      	ldr	r2, [r3, #4]
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	f042 0202 	orr.w	r2, r2, #2
 8009b38:	605a      	str	r2, [r3, #4]
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8009b3a:	687b      	ldr	r3, [r7, #4]
 8009b3c:	2201      	movs	r2, #1
 8009b3e:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2200      	movs	r2, #0
 8009b44:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8009b46:	2300      	movs	r3, #0
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	3708      	adds	r7, #8
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd80      	pop	{r7, pc}

08009b50 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b086      	sub	sp, #24
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	607a      	str	r2, [r7, #4]
 8009b5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	795b      	ldrb	r3, [r3, #5]
 8009b66:	2b01      	cmp	r3, #1
 8009b68:	d101      	bne.n	8009b6e <HAL_DAC_Start_DMA+0x1e>
 8009b6a:	2302      	movs	r3, #2
 8009b6c:	e0a1      	b.n	8009cb2 <HAL_DAC_Start_DMA+0x162>
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	2201      	movs	r2, #1
 8009b72:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2202      	movs	r2, #2
 8009b78:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8009b7a:	68bb      	ldr	r3, [r7, #8]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d12a      	bne.n	8009bd6 <HAL_DAC_Start_DMA+0x86>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	689b      	ldr	r3, [r3, #8]
 8009b84:	4a4d      	ldr	r2, [pc, #308]	; (8009cbc <HAL_DAC_Start_DMA+0x16c>)
 8009b86:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	689b      	ldr	r3, [r3, #8]
 8009b8c:	4a4c      	ldr	r2, [pc, #304]	; (8009cc0 <HAL_DAC_Start_DMA+0x170>)
 8009b8e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	689b      	ldr	r3, [r3, #8]
 8009b94:	4a4b      	ldr	r2, [pc, #300]	; (8009cc4 <HAL_DAC_Start_DMA+0x174>)
 8009b96:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8009ba6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8009ba8:	6a3b      	ldr	r3, [r7, #32]
 8009baa:	2b04      	cmp	r3, #4
 8009bac:	d009      	beq.n	8009bc2 <HAL_DAC_Start_DMA+0x72>
 8009bae:	2b08      	cmp	r3, #8
 8009bb0:	d00c      	beq.n	8009bcc <HAL_DAC_Start_DMA+0x7c>
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d000      	beq.n	8009bb8 <HAL_DAC_Start_DMA+0x68>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8009bb6:	e039      	b.n	8009c2c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	3308      	adds	r3, #8
 8009bbe:	613b      	str	r3, [r7, #16]
        break;
 8009bc0:	e034      	b.n	8009c2c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	330c      	adds	r3, #12
 8009bc8:	613b      	str	r3, [r7, #16]
        break;
 8009bca:	e02f      	b.n	8009c2c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	3310      	adds	r3, #16
 8009bd2:	613b      	str	r3, [r7, #16]
        break;
 8009bd4:	e02a      	b.n	8009c2c <HAL_DAC_Start_DMA+0xdc>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	68db      	ldr	r3, [r3, #12]
 8009bda:	4a3b      	ldr	r2, [pc, #236]	; (8009cc8 <HAL_DAC_Start_DMA+0x178>)
 8009bdc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	68db      	ldr	r3, [r3, #12]
 8009be2:	4a3a      	ldr	r2, [pc, #232]	; (8009ccc <HAL_DAC_Start_DMA+0x17c>)
 8009be4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8009be6:	68fb      	ldr	r3, [r7, #12]
 8009be8:	68db      	ldr	r3, [r3, #12]
 8009bea:	4a39      	ldr	r2, [pc, #228]	; (8009cd0 <HAL_DAC_Start_DMA+0x180>)
 8009bec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	681a      	ldr	r2, [r3, #0]
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8009bfc:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8009bfe:	6a3b      	ldr	r3, [r7, #32]
 8009c00:	2b04      	cmp	r3, #4
 8009c02:	d009      	beq.n	8009c18 <HAL_DAC_Start_DMA+0xc8>
 8009c04:	2b08      	cmp	r3, #8
 8009c06:	d00c      	beq.n	8009c22 <HAL_DAC_Start_DMA+0xd2>
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d000      	beq.n	8009c0e <HAL_DAC_Start_DMA+0xbe>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8009c0c:	e00e      	b.n	8009c2c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	3314      	adds	r3, #20
 8009c14:	613b      	str	r3, [r7, #16]
        break;
 8009c16:	e009      	b.n	8009c2c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 8009c18:	68fb      	ldr	r3, [r7, #12]
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	3318      	adds	r3, #24
 8009c1e:	613b      	str	r3, [r7, #16]
        break;
 8009c20:	e004      	b.n	8009c2c <HAL_DAC_Start_DMA+0xdc>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	331c      	adds	r3, #28
 8009c28:	613b      	str	r3, [r7, #16]
        break;
 8009c2a:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8009c2c:	68bb      	ldr	r3, [r7, #8]
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d111      	bne.n	8009c56 <HAL_DAC_Start_DMA+0x106>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	681a      	ldr	r2, [r3, #0]
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009c40:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	6898      	ldr	r0, [r3, #8]
 8009c46:	6879      	ldr	r1, [r7, #4]
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	693a      	ldr	r2, [r7, #16]
 8009c4c:	f000 fbc8 	bl	800a3e0 <HAL_DMA_Start_IT>
 8009c50:	4603      	mov	r3, r0
 8009c52:	75fb      	strb	r3, [r7, #23]
 8009c54:	e010      	b.n	8009c78 <HAL_DAC_Start_DMA+0x128>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	681a      	ldr	r2, [r3, #0]
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8009c64:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	68d8      	ldr	r0, [r3, #12]
 8009c6a:	6879      	ldr	r1, [r7, #4]
 8009c6c:	683b      	ldr	r3, [r7, #0]
 8009c6e:	693a      	ldr	r2, [r7, #16]
 8009c70:	f000 fbb6 	bl	800a3e0 <HAL_DMA_Start_IT>
 8009c74:	4603      	mov	r3, r0
 8009c76:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	2200      	movs	r2, #0
 8009c7c:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8009c7e:	7dfb      	ldrb	r3, [r7, #23]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d10f      	bne.n	8009ca4 <HAL_DAC_Start_DMA+0x154>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	6819      	ldr	r1, [r3, #0]
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	f003 0310 	and.w	r3, r3, #16
 8009c90:	2201      	movs	r2, #1
 8009c92:	409a      	lsls	r2, r3
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	430a      	orrs	r2, r1
 8009c9a:	601a      	str	r2, [r3, #0]
    /* Ensure minimum wait before using peripheral after enabling it */
    HAL_Delay(1);
 8009c9c:	2001      	movs	r0, #1
 8009c9e:	f7fe fa41 	bl	8008124 <HAL_Delay>
 8009ca2:	e005      	b.n	8009cb0 <HAL_DAC_Start_DMA+0x160>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	691b      	ldr	r3, [r3, #16]
 8009ca8:	f043 0204 	orr.w	r2, r3, #4
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 8009cb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3718      	adds	r7, #24
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	0800a17d 	.word	0x0800a17d
 8009cc0:	0800a19f 	.word	0x0800a19f
 8009cc4:	0800a1bb 	.word	0x0800a1bb
 8009cc8:	0800a225 	.word	0x0800a225
 8009ccc:	0800a247 	.word	0x0800a247
 8009cd0:	0800a263 	.word	0x0800a263

08009cd4 <HAL_DAC_Stop_DMA>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	b084      	sub	sp, #16
 8009cd8:	af00      	add	r7, sp, #0
 8009cda:	6078      	str	r0, [r7, #4]
 8009cdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	6819      	ldr	r1, [r3, #0]
 8009ce4:	683b      	ldr	r3, [r7, #0]
 8009ce6:	f003 0310 	and.w	r3, r3, #16
 8009cea:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8009cee:	fa02 f303 	lsl.w	r3, r2, r3
 8009cf2:	43da      	mvns	r2, r3
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	400a      	ands	r2, r1
 8009cfa:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	6819      	ldr	r1, [r3, #0]
 8009d02:	683b      	ldr	r3, [r7, #0]
 8009d04:	f003 0310 	and.w	r3, r3, #16
 8009d08:	2201      	movs	r2, #1
 8009d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8009d0e:	43da      	mvns	r2, r3
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	400a      	ands	r2, r1
 8009d16:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before enabling peripheral after disabling it */
  HAL_Delay(1);
 8009d18:	2001      	movs	r0, #1
 8009d1a:	f7fe fa03 	bl	8008124 <HAL_Delay>

  /* Disable the DMA channel */

  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 8009d1e:	683b      	ldr	r3, [r7, #0]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d10f      	bne.n	8009d44 <HAL_DAC_Stop_DMA+0x70>
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	689b      	ldr	r3, [r3, #8]
 8009d28:	4618      	mov	r0, r3
 8009d2a:	f000 fbd4 	bl	800a4d6 <HAL_DMA_Abort>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	681a      	ldr	r2, [r3, #0]
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009d40:	601a      	str	r2, [r3, #0]
 8009d42:	e00e      	b.n	8009d62 <HAL_DAC_Stop_DMA+0x8e>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    status = HAL_DMA_Abort(hdac->DMA_Handle2);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	68db      	ldr	r3, [r3, #12]
 8009d48:	4618      	mov	r0, r3
 8009d4a:	f000 fbc4 	bl	800a4d6 <HAL_DMA_Abort>
 8009d4e:	4603      	mov	r3, r0
 8009d50:	73fb      	strb	r3, [r7, #15]

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 8009d60:	601a      	str	r2, [r3, #0]
  }

  /* Check if DMA Channel effectively disabled */
  if (status != HAL_OK)
 8009d62:	7bfb      	ldrb	r3, [r7, #15]
 8009d64:	2b00      	cmp	r3, #0
 8009d66:	d003      	beq.n	8009d70 <HAL_DAC_Stop_DMA+0x9c>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2204      	movs	r2, #4
 8009d6c:	711a      	strb	r2, [r3, #4]
 8009d6e:	e002      	b.n	8009d76 <HAL_DAC_Stop_DMA+0xa2>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	2201      	movs	r2, #1
 8009d74:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8009d76:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d78:	4618      	mov	r0, r3
 8009d7a:	3710      	adds	r7, #16
 8009d7c:	46bd      	mov	sp, r7
 8009d7e:	bd80      	pop	{r7, pc}

08009d80 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8009d80:	b480      	push	{r7}
 8009d82:	b087      	sub	sp, #28
 8009d84:	af00      	add	r7, sp, #0
 8009d86:	60f8      	str	r0, [r7, #12]
 8009d88:	60b9      	str	r1, [r7, #8]
 8009d8a:	607a      	str	r2, [r7, #4]
 8009d8c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8009d9e:	68bb      	ldr	r3, [r7, #8]
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d105      	bne.n	8009db0 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8009da4:	697a      	ldr	r2, [r7, #20]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	4413      	add	r3, r2
 8009daa:	3308      	adds	r3, #8
 8009dac:	617b      	str	r3, [r7, #20]
 8009dae:	e004      	b.n	8009dba <HAL_DAC_SetValue+0x3a>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8009db0:	697a      	ldr	r2, [r7, #20]
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	4413      	add	r3, r2
 8009db6:	3314      	adds	r3, #20
 8009db8:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8009dba:	697b      	ldr	r3, [r7, #20]
 8009dbc:	461a      	mov	r2, r3
 8009dbe:	683b      	ldr	r3, [r7, #0]
 8009dc0:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8009dc2:	2300      	movs	r3, #0
}
 8009dc4:	4618      	mov	r0, r3
 8009dc6:	371c      	adds	r7, #28
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dce:	4770      	bx	lr

08009dd0 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009dd0:	b480      	push	{r7}
 8009dd2:	b083      	sub	sp, #12
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 8009dd8:	bf00      	nop
 8009dda:	370c      	adds	r7, #12
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr

08009de4 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8009de4:	b480      	push	{r7}
 8009de6:	b083      	sub	sp, #12
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 8009dec:	bf00      	nop
 8009dee:	370c      	adds	r7, #12
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr

08009df8 <HAL_DAC_GetValue>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval The selected DAC channel data output value.
  */
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8009df8:	b480      	push	{r7}
 8009dfa:	b083      	sub	sp, #12
 8009dfc:	af00      	add	r7, sp, #0
 8009dfe:	6078      	str	r0, [r7, #4]
 8009e00:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Returns the DAC channel data output register value */
  if (Channel == DAC_CHANNEL_1)
 8009e02:	683b      	ldr	r3, [r7, #0]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d103      	bne.n	8009e10 <HAL_DAC_GetValue+0x18>
  {
    return hdac->Instance->DOR1;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e0e:	e002      	b.n	8009e16 <HAL_DAC_GetValue+0x1e>
  }
  else
  {
    return hdac->Instance->DOR2;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  }
}
 8009e16:	4618      	mov	r0, r3
 8009e18:	370c      	adds	r7, #12
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr
	...

08009e24 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b08a      	sub	sp, #40	; 0x28
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8009e30:	2300      	movs	r3, #0
 8009e32:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	795b      	ldrb	r3, [r3, #5]
 8009e38:	2b01      	cmp	r3, #1
 8009e3a:	d101      	bne.n	8009e40 <HAL_DAC_ConfigChannel+0x1c>
 8009e3c:	2302      	movs	r3, #2
 8009e3e:	e194      	b.n	800a16a <HAL_DAC_ConfigChannel+0x346>
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	2201      	movs	r2, #1
 8009e44:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8009e46:	68fb      	ldr	r3, [r7, #12]
 8009e48:	2202      	movs	r2, #2
 8009e4a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8009e4c:	68bb      	ldr	r3, [r7, #8]
 8009e4e:	689b      	ldr	r3, [r3, #8]
 8009e50:	2b04      	cmp	r3, #4
 8009e52:	d174      	bne.n	8009f3e <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d137      	bne.n	8009eca <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 8009e5a:	f7fe f957 	bl	800810c <HAL_GetTick>
 8009e5e:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009e60:	e011      	b.n	8009e86 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009e62:	f7fe f953 	bl	800810c <HAL_GetTick>
 8009e66:	4602      	mov	r2, r0
 8009e68:	69fb      	ldr	r3, [r7, #28]
 8009e6a:	1ad3      	subs	r3, r2, r3
 8009e6c:	2b01      	cmp	r3, #1
 8009e6e:	d90a      	bls.n	8009e86 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009e70:	68fb      	ldr	r3, [r7, #12]
 8009e72:	691b      	ldr	r3, [r3, #16]
 8009e74:	f043 0208 	orr.w	r2, r3, #8
 8009e78:	68fb      	ldr	r3, [r7, #12]
 8009e7a:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	2203      	movs	r2, #3
 8009e80:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8009e82:	2303      	movs	r3, #3
 8009e84:	e171      	b.n	800a16a <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e8c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d1e6      	bne.n	8009e62 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 8009e94:	2001      	movs	r0, #1
 8009e96:	f7fe f945 	bl	8008124 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	68ba      	ldr	r2, [r7, #8]
 8009ea0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009ea2:	641a      	str	r2, [r3, #64]	; 0x40
 8009ea4:	e01e      	b.n	8009ee4 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8009ea6:	f7fe f931 	bl	800810c <HAL_GetTick>
 8009eaa:	4602      	mov	r2, r0
 8009eac:	69fb      	ldr	r3, [r7, #28]
 8009eae:	1ad3      	subs	r3, r2, r3
 8009eb0:	2b01      	cmp	r3, #1
 8009eb2:	d90a      	bls.n	8009eca <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	691b      	ldr	r3, [r3, #16]
 8009eb8:	f043 0208 	orr.w	r2, r3, #8
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	2203      	movs	r2, #3
 8009ec4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 8009ec6:	2303      	movs	r3, #3
 8009ec8:	e14f      	b.n	800a16a <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	dbe8      	blt.n	8009ea6 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8009ed4:	2001      	movs	r0, #1
 8009ed6:	f7fe f925 	bl	8008124 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	68ba      	ldr	r2, [r7, #8]
 8009ee0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009ee2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	f003 0310 	and.w	r3, r3, #16
 8009ef0:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8009ef4:	fa01 f303 	lsl.w	r3, r1, r3
 8009ef8:	43db      	mvns	r3, r3
 8009efa:	ea02 0103 	and.w	r1, r2, r3
 8009efe:	68bb      	ldr	r3, [r7, #8]
 8009f00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	f003 0310 	and.w	r3, r3, #16
 8009f08:	409a      	lsls	r2, r3
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	430a      	orrs	r2, r1
 8009f10:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	681b      	ldr	r3, [r3, #0]
 8009f16:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f003 0310 	and.w	r3, r3, #16
 8009f1e:	21ff      	movs	r1, #255	; 0xff
 8009f20:	fa01 f303 	lsl.w	r3, r1, r3
 8009f24:	43db      	mvns	r3, r3
 8009f26:	ea02 0103 	and.w	r1, r2, r3
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f003 0310 	and.w	r3, r3, #16
 8009f34:	409a      	lsls	r2, r3
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	430a      	orrs	r2, r1
 8009f3c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8009f3e:	68bb      	ldr	r3, [r7, #8]
 8009f40:	69db      	ldr	r3, [r3, #28]
 8009f42:	2b01      	cmp	r3, #1
 8009f44:	d11d      	bne.n	8009f82 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f4c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	f003 0310 	and.w	r3, r3, #16
 8009f54:	221f      	movs	r2, #31
 8009f56:	fa02 f303 	lsl.w	r3, r2, r3
 8009f5a:	43db      	mvns	r3, r3
 8009f5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f5e:	4013      	ands	r3, r2
 8009f60:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	6a1b      	ldr	r3, [r3, #32]
 8009f66:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f003 0310 	and.w	r3, r3, #16
 8009f6e:	69ba      	ldr	r2, [r7, #24]
 8009f70:	fa02 f303 	lsl.w	r3, r2, r3
 8009f74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f76:	4313      	orrs	r3, r2
 8009f78:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	681b      	ldr	r3, [r3, #0]
 8009f7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f80:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8009f82:	68fb      	ldr	r3, [r7, #12]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f88:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	f003 0310 	and.w	r3, r3, #16
 8009f90:	2207      	movs	r2, #7
 8009f92:	fa02 f303 	lsl.w	r3, r2, r3
 8009f96:	43db      	mvns	r3, r3
 8009f98:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009f9a:	4013      	ands	r3, r2
 8009f9c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	699b      	ldr	r3, [r3, #24]
 8009fa2:	f003 0301 	and.w	r3, r3, #1
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d002      	beq.n	8009fb0 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 8009faa:	2300      	movs	r3, #0
 8009fac:	623b      	str	r3, [r7, #32]
 8009fae:	e011      	b.n	8009fd4 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 8009fb0:	68bb      	ldr	r3, [r7, #8]
 8009fb2:	699b      	ldr	r3, [r3, #24]
 8009fb4:	f003 0302 	and.w	r3, r3, #2
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d002      	beq.n	8009fc2 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	623b      	str	r3, [r7, #32]
 8009fc0:	e008      	b.n	8009fd4 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	695b      	ldr	r3, [r3, #20]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d102      	bne.n	8009fd0 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 8009fca:	2301      	movs	r3, #1
 8009fcc:	623b      	str	r3, [r7, #32]
 8009fce:	e001      	b.n	8009fd4 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8009fd0:	2300      	movs	r3, #0
 8009fd2:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8009fd4:	68bb      	ldr	r3, [r7, #8]
 8009fd6:	689a      	ldr	r2, [r3, #8]
 8009fd8:	68bb      	ldr	r3, [r7, #8]
 8009fda:	695b      	ldr	r3, [r3, #20]
 8009fdc:	4313      	orrs	r3, r2
 8009fde:	6a3a      	ldr	r2, [r7, #32]
 8009fe0:	4313      	orrs	r3, r2
 8009fe2:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	f003 0310 	and.w	r3, r3, #16
 8009fea:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009fee:	fa02 f303 	lsl.w	r3, r2, r3
 8009ff2:	43db      	mvns	r3, r3
 8009ff4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ff6:	4013      	ands	r3, r2
 8009ff8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	791b      	ldrb	r3, [r3, #4]
 8009ffe:	2b01      	cmp	r3, #1
 800a000:	d102      	bne.n	800a008 <HAL_DAC_ConfigChannel+0x1e4>
 800a002:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a006:	e000      	b.n	800a00a <HAL_DAC_ConfigChannel+0x1e6>
 800a008:	2300      	movs	r3, #0
 800a00a:	69ba      	ldr	r2, [r7, #24]
 800a00c:	4313      	orrs	r3, r2
 800a00e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	f003 0310 	and.w	r3, r3, #16
 800a016:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a01a:	fa02 f303 	lsl.w	r3, r2, r3
 800a01e:	43db      	mvns	r3, r3
 800a020:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a022:	4013      	ands	r3, r2
 800a024:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800a026:	68bb      	ldr	r3, [r7, #8]
 800a028:	795b      	ldrb	r3, [r3, #5]
 800a02a:	2b01      	cmp	r3, #1
 800a02c:	d102      	bne.n	800a034 <HAL_DAC_ConfigChannel+0x210>
 800a02e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a032:	e000      	b.n	800a036 <HAL_DAC_ConfigChannel+0x212>
 800a034:	2300      	movs	r3, #0
 800a036:	69ba      	ldr	r2, [r7, #24]
 800a038:	4313      	orrs	r3, r2
 800a03a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800a03c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a03e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800a042:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 800a044:	68bb      	ldr	r3, [r7, #8]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	2b02      	cmp	r3, #2
 800a04a:	d114      	bne.n	800a076 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800a04c:	f001 fbc2 	bl	800b7d4 <HAL_RCC_GetHCLKFreq>
 800a050:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 800a052:	697b      	ldr	r3, [r7, #20]
 800a054:	4a47      	ldr	r2, [pc, #284]	; (800a174 <HAL_DAC_ConfigChannel+0x350>)
 800a056:	4293      	cmp	r3, r2
 800a058:	d904      	bls.n	800a064 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800a05a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a05c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a060:	627b      	str	r3, [r7, #36]	; 0x24
 800a062:	e00d      	b.n	800a080 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	4a44      	ldr	r2, [pc, #272]	; (800a178 <HAL_DAC_ConfigChannel+0x354>)
 800a068:	4293      	cmp	r3, r2
 800a06a:	d909      	bls.n	800a080 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800a06c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a06e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a072:	627b      	str	r3, [r7, #36]	; 0x24
 800a074:	e004      	b.n	800a080 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800a076:	68bb      	ldr	r3, [r7, #8]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a07c:	4313      	orrs	r3, r2
 800a07e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f003 0310 	and.w	r3, r3, #16
 800a086:	69ba      	ldr	r2, [r7, #24]
 800a088:	fa02 f303 	lsl.w	r3, r2, r3
 800a08c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a08e:	4313      	orrs	r3, r2
 800a090:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800a092:	68fb      	ldr	r3, [r7, #12]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a098:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	6819      	ldr	r1, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	f003 0310 	and.w	r3, r3, #16
 800a0a6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a0aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ae:	43da      	mvns	r2, r3
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	400a      	ands	r2, r1
 800a0b6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800a0b8:	68fb      	ldr	r3, [r7, #12]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	f003 0310 	and.w	r3, r3, #16
 800a0c6:	f640 72fe 	movw	r2, #4094	; 0xffe
 800a0ca:	fa02 f303 	lsl.w	r3, r2, r3
 800a0ce:	43db      	mvns	r3, r3
 800a0d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0d2:	4013      	ands	r3, r2
 800a0d4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800a0d6:	68bb      	ldr	r3, [r7, #8]
 800a0d8:	68db      	ldr	r3, [r3, #12]
 800a0da:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f003 0310 	and.w	r3, r3, #16
 800a0e2:	69ba      	ldr	r2, [r7, #24]
 800a0e4:	fa02 f303 	lsl.w	r3, r2, r3
 800a0e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a0f4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	6819      	ldr	r1, [r3, #0]
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f003 0310 	and.w	r3, r3, #16
 800a102:	22c0      	movs	r2, #192	; 0xc0
 800a104:	fa02 f303 	lsl.w	r3, r2, r3
 800a108:	43da      	mvns	r2, r3
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	400a      	ands	r2, r1
 800a110:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 800a112:	68bb      	ldr	r3, [r7, #8]
 800a114:	68db      	ldr	r3, [r3, #12]
 800a116:	089b      	lsrs	r3, r3, #2
 800a118:	f003 030f 	and.w	r3, r3, #15
 800a11c:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	691b      	ldr	r3, [r3, #16]
 800a122:	089b      	lsrs	r3, r3, #2
 800a124:	021b      	lsls	r3, r3, #8
 800a126:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a12a:	69ba      	ldr	r2, [r7, #24]
 800a12c:	4313      	orrs	r3, r2
 800a12e:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	f003 0310 	and.w	r3, r3, #16
 800a13c:	f640 710f 	movw	r1, #3855	; 0xf0f
 800a140:	fa01 f303 	lsl.w	r3, r1, r3
 800a144:	43db      	mvns	r3, r3
 800a146:	ea02 0103 	and.w	r1, r2, r3
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	f003 0310 	and.w	r3, r3, #16
 800a150:	69ba      	ldr	r2, [r7, #24]
 800a152:	409a      	lsls	r2, r3
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	430a      	orrs	r2, r1
 800a15a:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800a15c:	68fb      	ldr	r3, [r7, #12]
 800a15e:	2201      	movs	r2, #1
 800a160:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	2200      	movs	r2, #0
 800a166:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800a168:	2300      	movs	r3, #0
}
 800a16a:	4618      	mov	r0, r3
 800a16c:	3728      	adds	r7, #40	; 0x28
 800a16e:	46bd      	mov	sp, r7
 800a170:	bd80      	pop	{r7, pc}
 800a172:	bf00      	nop
 800a174:	09896800 	.word	0x09896800
 800a178:	04c4b400 	.word	0x04c4b400

0800a17c <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	b084      	sub	sp, #16
 800a180:	af00      	add	r7, sp, #0
 800a182:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a184:	687b      	ldr	r3, [r7, #4]
 800a186:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a188:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800a18a:	68f8      	ldr	r0, [r7, #12]
 800a18c:	f7fd f80b 	bl	80071a6 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	2201      	movs	r2, #1
 800a194:	711a      	strb	r2, [r3, #4]
}
 800a196:	bf00      	nop
 800a198:	3710      	adds	r7, #16
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}

0800a19e <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 800a19e:	b580      	push	{r7, lr}
 800a1a0:	b084      	sub	sp, #16
 800a1a2:	af00      	add	r7, sp, #0
 800a1a4:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1aa:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800a1ac:	68f8      	ldr	r0, [r7, #12]
 800a1ae:	f7ff fe0f 	bl	8009dd0 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a1b2:	bf00      	nop
 800a1b4:	3710      	adds	r7, #16
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}

0800a1ba <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800a1ba:	b580      	push	{r7, lr}
 800a1bc:	b084      	sub	sp, #16
 800a1be:	af00      	add	r7, sp, #0
 800a1c0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1c6:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	691b      	ldr	r3, [r3, #16]
 800a1cc:	f043 0204 	orr.w	r2, r3, #4
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 800a1d4:	68f8      	ldr	r0, [r7, #12]
 800a1d6:	f7ff fe05 	bl	8009de4 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	2201      	movs	r2, #1
 800a1de:	711a      	strb	r2, [r3, #4]
}
 800a1e0:	bf00      	nop
 800a1e2:	3710      	adds	r7, #16
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}

0800a1e8 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a1e8:	b480      	push	{r7}
 800a1ea:	b083      	sub	sp, #12
 800a1ec:	af00      	add	r7, sp, #0
 800a1ee:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800a1f0:	bf00      	nop
 800a1f2:	370c      	adds	r7, #12
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1fa:	4770      	bx	lr

0800a1fc <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b083      	sub	sp, #12
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800a204:	bf00      	nop
 800a206:	370c      	adds	r7, #12
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr

0800a210 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800a210:	b480      	push	{r7}
 800a212:	b083      	sub	sp, #12
 800a214:	af00      	add	r7, sp, #0
 800a216:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 800a218:	bf00      	nop
 800a21a:	370c      	adds	r7, #12
 800a21c:	46bd      	mov	sp, r7
 800a21e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a222:	4770      	bx	lr

0800a224 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a224:	b580      	push	{r7, lr}
 800a226:	b084      	sub	sp, #16
 800a228:	af00      	add	r7, sp, #0
 800a22a:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a230:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 800a232:	68f8      	ldr	r0, [r7, #12]
 800a234:	f7ff ffd8 	bl	800a1e8 <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a238:	68fb      	ldr	r3, [r7, #12]
 800a23a:	2201      	movs	r2, #1
 800a23c:	711a      	strb	r2, [r3, #4]
}
 800a23e:	bf00      	nop
 800a240:	3710      	adds	r7, #16
 800a242:	46bd      	mov	sp, r7
 800a244:	bd80      	pop	{r7, pc}

0800a246 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 800a246:	b580      	push	{r7, lr}
 800a248:	b084      	sub	sp, #16
 800a24a:	af00      	add	r7, sp, #0
 800a24c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a252:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 800a254:	68f8      	ldr	r0, [r7, #12]
 800a256:	f7ff ffd1 	bl	800a1fc <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 800a25a:	bf00      	nop
 800a25c:	3710      	adds	r7, #16
 800a25e:	46bd      	mov	sp, r7
 800a260:	bd80      	pop	{r7, pc}

0800a262 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800a262:	b580      	push	{r7, lr}
 800a264:	b084      	sub	sp, #16
 800a266:	af00      	add	r7, sp, #0
 800a268:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a26e:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	691b      	ldr	r3, [r3, #16]
 800a274:	f043 0204 	orr.w	r2, r3, #4
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800a27c:	68f8      	ldr	r0, [r7, #12]
 800a27e:	f7ff ffc7 	bl	800a210 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	2201      	movs	r2, #1
 800a286:	711a      	strb	r2, [r3, #4]
}
 800a288:	bf00      	nop
 800a28a:	3710      	adds	r7, #16
 800a28c:	46bd      	mov	sp, r7
 800a28e:	bd80      	pop	{r7, pc}

0800a290 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a290:	b580      	push	{r7, lr}
 800a292:	b084      	sub	sp, #16
 800a294:	af00      	add	r7, sp, #0
 800a296:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2b00      	cmp	r3, #0
 800a29c:	d101      	bne.n	800a2a2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800a29e:	2301      	movs	r3, #1
 800a2a0:	e08d      	b.n	800a3be <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800a2a2:	687b      	ldr	r3, [r7, #4]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	461a      	mov	r2, r3
 800a2a8:	4b47      	ldr	r3, [pc, #284]	; (800a3c8 <HAL_DMA_Init+0x138>)
 800a2aa:	429a      	cmp	r2, r3
 800a2ac:	d80f      	bhi.n	800a2ce <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	461a      	mov	r2, r3
 800a2b4:	4b45      	ldr	r3, [pc, #276]	; (800a3cc <HAL_DMA_Init+0x13c>)
 800a2b6:	4413      	add	r3, r2
 800a2b8:	4a45      	ldr	r2, [pc, #276]	; (800a3d0 <HAL_DMA_Init+0x140>)
 800a2ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a2be:	091b      	lsrs	r3, r3, #4
 800a2c0:	009a      	lsls	r2, r3, #2
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	4a42      	ldr	r2, [pc, #264]	; (800a3d4 <HAL_DMA_Init+0x144>)
 800a2ca:	641a      	str	r2, [r3, #64]	; 0x40
 800a2cc:	e00e      	b.n	800a2ec <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	4b40      	ldr	r3, [pc, #256]	; (800a3d8 <HAL_DMA_Init+0x148>)
 800a2d6:	4413      	add	r3, r2
 800a2d8:	4a3d      	ldr	r2, [pc, #244]	; (800a3d0 <HAL_DMA_Init+0x140>)
 800a2da:	fba2 2303 	umull	r2, r3, r2, r3
 800a2de:	091b      	lsrs	r3, r3, #4
 800a2e0:	009a      	lsls	r2, r3, #2
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	4a3c      	ldr	r2, [pc, #240]	; (800a3dc <HAL_DMA_Init+0x14c>)
 800a2ea:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	2202      	movs	r2, #2
 800a2f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800a302:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a306:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800a310:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	691b      	ldr	r3, [r3, #16]
 800a316:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a31c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a31e:	687b      	ldr	r3, [r7, #4]
 800a320:	699b      	ldr	r3, [r3, #24]
 800a322:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a328:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	6a1b      	ldr	r3, [r3, #32]
 800a32e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800a330:	68fa      	ldr	r2, [r7, #12]
 800a332:	4313      	orrs	r3, r2
 800a334:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800a336:	687b      	ldr	r3, [r7, #4]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	68fa      	ldr	r2, [r7, #12]
 800a33c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800a33e:	6878      	ldr	r0, [r7, #4]
 800a340:	f000 fa10 	bl	800a764 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a34c:	d102      	bne.n	800a354 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	2200      	movs	r2, #0
 800a352:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	685a      	ldr	r2, [r3, #4]
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a35c:	b2d2      	uxtb	r2, r2
 800a35e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a364:	687a      	ldr	r2, [r7, #4]
 800a366:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a368:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	685b      	ldr	r3, [r3, #4]
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d010      	beq.n	800a394 <HAL_DMA_Init+0x104>
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	2b04      	cmp	r3, #4
 800a378:	d80c      	bhi.n	800a394 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f000 fa30 	bl	800a7e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a384:	2200      	movs	r2, #0
 800a386:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a38c:	687a      	ldr	r2, [r7, #4]
 800a38e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a390:	605a      	str	r2, [r3, #4]
 800a392:	e008      	b.n	800a3a6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2200      	movs	r2, #0
 800a398:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2200      	movs	r2, #0
 800a39e:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	2201      	movs	r2, #1
 800a3b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	2200      	movs	r2, #0
 800a3b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800a3bc:	2300      	movs	r3, #0
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	3710      	adds	r7, #16
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	bd80      	pop	{r7, pc}
 800a3c6:	bf00      	nop
 800a3c8:	40020407 	.word	0x40020407
 800a3cc:	bffdfff8 	.word	0xbffdfff8
 800a3d0:	cccccccd 	.word	0xcccccccd
 800a3d4:	40020000 	.word	0x40020000
 800a3d8:	bffdfbf8 	.word	0xbffdfbf8
 800a3dc:	40020400 	.word	0x40020400

0800a3e0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b086      	sub	sp, #24
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	60f8      	str	r0, [r7, #12]
 800a3e8:	60b9      	str	r1, [r7, #8]
 800a3ea:	607a      	str	r2, [r7, #4]
 800a3ec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a3ee:	2300      	movs	r3, #0
 800a3f0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a3f8:	2b01      	cmp	r3, #1
 800a3fa:	d101      	bne.n	800a400 <HAL_DMA_Start_IT+0x20>
 800a3fc:	2302      	movs	r3, #2
 800a3fe:	e066      	b.n	800a4ce <HAL_DMA_Start_IT+0xee>
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	2201      	movs	r2, #1
 800a404:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a40e:	b2db      	uxtb	r3, r3
 800a410:	2b01      	cmp	r3, #1
 800a412:	d155      	bne.n	800a4c0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	2202      	movs	r2, #2
 800a418:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	2200      	movs	r2, #0
 800a420:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	681a      	ldr	r2, [r3, #0]
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f022 0201 	bic.w	r2, r2, #1
 800a430:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a432:	683b      	ldr	r3, [r7, #0]
 800a434:	687a      	ldr	r2, [r7, #4]
 800a436:	68b9      	ldr	r1, [r7, #8]
 800a438:	68f8      	ldr	r0, [r7, #12]
 800a43a:	f000 f954 	bl	800a6e6 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a442:	2b00      	cmp	r3, #0
 800a444:	d008      	beq.n	800a458 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	681a      	ldr	r2, [r3, #0]
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f042 020e 	orr.w	r2, r2, #14
 800a454:	601a      	str	r2, [r3, #0]
 800a456:	e00f      	b.n	800a478 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	681a      	ldr	r2, [r3, #0]
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f022 0204 	bic.w	r2, r2, #4
 800a466:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	681a      	ldr	r2, [r3, #0]
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f042 020a 	orr.w	r2, r2, #10
 800a476:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800a482:	2b00      	cmp	r3, #0
 800a484:	d007      	beq.n	800a496 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a48a:	681a      	ldr	r2, [r3, #0]
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a490:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a494:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d007      	beq.n	800a4ae <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4a2:	681a      	ldr	r2, [r3, #0]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a4a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a4ac:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	681a      	ldr	r2, [r3, #0]
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f042 0201 	orr.w	r2, r2, #1
 800a4bc:	601a      	str	r2, [r3, #0]
 800a4be:	e005      	b.n	800a4cc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a4c0:	68fb      	ldr	r3, [r7, #12]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800a4c8:	2302      	movs	r3, #2
 800a4ca:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800a4cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4ce:	4618      	mov	r0, r3
 800a4d0:	3718      	adds	r7, #24
 800a4d2:	46bd      	mov	sp, r7
 800a4d4:	bd80      	pop	{r7, pc}

0800a4d6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800a4d6:	b480      	push	{r7}
 800a4d8:	b085      	sub	sp, #20
 800a4da:	af00      	add	r7, sp, #0
 800a4dc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a4de:	2300      	movs	r3, #0
 800a4e0:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a4e8:	b2db      	uxtb	r3, r3
 800a4ea:	2b02      	cmp	r3, #2
 800a4ec:	d005      	beq.n	800a4fa <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	2204      	movs	r2, #4
 800a4f2:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	73fb      	strb	r3, [r7, #15]
 800a4f8:	e037      	b.n	800a56a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	681a      	ldr	r2, [r3, #0]
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f022 020e 	bic.w	r2, r2, #14
 800a508:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a50e:	681a      	ldr	r2, [r3, #0]
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a514:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a518:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	681a      	ldr	r2, [r3, #0]
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	f022 0201 	bic.w	r2, r2, #1
 800a528:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a52e:	f003 021f 	and.w	r2, r3, #31
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a536:	2101      	movs	r1, #1
 800a538:	fa01 f202 	lsl.w	r2, r1, r2
 800a53c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a542:	687a      	ldr	r2, [r7, #4]
 800a544:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a546:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	d00c      	beq.n	800a56a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a554:	681a      	ldr	r2, [r3, #0]
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a55a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a55e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a564:	687a      	ldr	r2, [r7, #4]
 800a566:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a568:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a56a:	687b      	ldr	r3, [r7, #4]
 800a56c:	2201      	movs	r2, #1
 800a56e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2200      	movs	r2, #0
 800a576:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return status;
 800a57a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a57c:	4618      	mov	r0, r3
 800a57e:	3714      	adds	r7, #20
 800a580:	46bd      	mov	sp, r7
 800a582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a586:	4770      	bx	lr

0800a588 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a588:	b580      	push	{r7, lr}
 800a58a:	b084      	sub	sp, #16
 800a58c:	af00      	add	r7, sp, #0
 800a58e:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5a4:	f003 031f 	and.w	r3, r3, #31
 800a5a8:	2204      	movs	r2, #4
 800a5aa:	409a      	lsls	r2, r3
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	4013      	ands	r3, r2
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d026      	beq.n	800a602 <HAL_DMA_IRQHandler+0x7a>
 800a5b4:	68bb      	ldr	r3, [r7, #8]
 800a5b6:	f003 0304 	and.w	r3, r3, #4
 800a5ba:	2b00      	cmp	r3, #0
 800a5bc:	d021      	beq.n	800a602 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f003 0320 	and.w	r3, r3, #32
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d107      	bne.n	800a5dc <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800a5cc:	687b      	ldr	r3, [r7, #4]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	681a      	ldr	r2, [r3, #0]
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	f022 0204 	bic.w	r2, r2, #4
 800a5da:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a5e0:	f003 021f 	and.w	r2, r3, #31
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5e8:	2104      	movs	r1, #4
 800a5ea:	fa01 f202 	lsl.w	r2, r1, r2
 800a5ee:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5f4:	2b00      	cmp	r3, #0
 800a5f6:	d071      	beq.n	800a6dc <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a5fc:	6878      	ldr	r0, [r7, #4]
 800a5fe:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800a600:	e06c      	b.n	800a6dc <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a606:	f003 031f 	and.w	r3, r3, #31
 800a60a:	2202      	movs	r2, #2
 800a60c:	409a      	lsls	r2, r3
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	4013      	ands	r3, r2
 800a612:	2b00      	cmp	r3, #0
 800a614:	d02e      	beq.n	800a674 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 800a616:	68bb      	ldr	r3, [r7, #8]
 800a618:	f003 0302 	and.w	r3, r3, #2
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d029      	beq.n	800a674 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800a620:	687b      	ldr	r3, [r7, #4]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f003 0320 	and.w	r3, r3, #32
 800a62a:	2b00      	cmp	r3, #0
 800a62c:	d10b      	bne.n	800a646 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	681b      	ldr	r3, [r3, #0]
 800a632:	681a      	ldr	r2, [r3, #0]
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f022 020a 	bic.w	r2, r2, #10
 800a63c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	2201      	movs	r2, #1
 800a642:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a64a:	f003 021f 	and.w	r2, r3, #31
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a652:	2102      	movs	r1, #2
 800a654:	fa01 f202 	lsl.w	r2, r1, r2
 800a658:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	2200      	movs	r2, #0
 800a65e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a666:	2b00      	cmp	r3, #0
 800a668:	d038      	beq.n	800a6dc <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800a672:	e033      	b.n	800a6dc <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a678:	f003 031f 	and.w	r3, r3, #31
 800a67c:	2208      	movs	r2, #8
 800a67e:	409a      	lsls	r2, r3
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	4013      	ands	r3, r2
 800a684:	2b00      	cmp	r3, #0
 800a686:	d02a      	beq.n	800a6de <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 800a688:	68bb      	ldr	r3, [r7, #8]
 800a68a:	f003 0308 	and.w	r3, r3, #8
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d025      	beq.n	800a6de <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800a692:	687b      	ldr	r3, [r7, #4]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	681a      	ldr	r2, [r3, #0]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f022 020e 	bic.w	r2, r2, #14
 800a6a0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6a6:	f003 021f 	and.w	r2, r3, #31
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6ae:	2101      	movs	r1, #1
 800a6b0:	fa01 f202 	lsl.w	r2, r1, r2
 800a6b4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2201      	movs	r2, #1
 800a6ba:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2201      	movs	r2, #1
 800a6c0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d004      	beq.n	800a6de <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800a6dc:	bf00      	nop
 800a6de:	bf00      	nop
}
 800a6e0:	3710      	adds	r7, #16
 800a6e2:	46bd      	mov	sp, r7
 800a6e4:	bd80      	pop	{r7, pc}

0800a6e6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a6e6:	b480      	push	{r7}
 800a6e8:	b085      	sub	sp, #20
 800a6ea:	af00      	add	r7, sp, #0
 800a6ec:	60f8      	str	r0, [r7, #12]
 800a6ee:	60b9      	str	r1, [r7, #8]
 800a6f0:	607a      	str	r2, [r7, #4]
 800a6f2:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a6f8:	68fa      	ldr	r2, [r7, #12]
 800a6fa:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800a6fc:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a702:	2b00      	cmp	r3, #0
 800a704:	d004      	beq.n	800a710 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a70a:	68fa      	ldr	r2, [r7, #12]
 800a70c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800a70e:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a714:	f003 021f 	and.w	r2, r3, #31
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a71c:	2101      	movs	r1, #1
 800a71e:	fa01 f202 	lsl.w	r2, r1, r2
 800a722:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	683a      	ldr	r2, [r7, #0]
 800a72a:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	689b      	ldr	r3, [r3, #8]
 800a730:	2b10      	cmp	r3, #16
 800a732:	d108      	bne.n	800a746 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	687a      	ldr	r2, [r7, #4]
 800a73a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	68ba      	ldr	r2, [r7, #8]
 800a742:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800a744:	e007      	b.n	800a756 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	68ba      	ldr	r2, [r7, #8]
 800a74c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800a74e:	68fb      	ldr	r3, [r7, #12]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	687a      	ldr	r2, [r7, #4]
 800a754:	60da      	str	r2, [r3, #12]
}
 800a756:	bf00      	nop
 800a758:	3714      	adds	r7, #20
 800a75a:	46bd      	mov	sp, r7
 800a75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a760:	4770      	bx	lr
	...

0800a764 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a764:	b480      	push	{r7}
 800a766:	b087      	sub	sp, #28
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	681b      	ldr	r3, [r3, #0]
 800a770:	461a      	mov	r2, r3
 800a772:	4b16      	ldr	r3, [pc, #88]	; (800a7cc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 800a774:	429a      	cmp	r2, r3
 800a776:	d802      	bhi.n	800a77e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 800a778:	4b15      	ldr	r3, [pc, #84]	; (800a7d0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 800a77a:	617b      	str	r3, [r7, #20]
 800a77c:	e001      	b.n	800a782 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800a77e:	4b15      	ldr	r3, [pc, #84]	; (800a7d4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800a780:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	b2db      	uxtb	r3, r3
 800a78c:	3b08      	subs	r3, #8
 800a78e:	4a12      	ldr	r2, [pc, #72]	; (800a7d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800a790:	fba2 2303 	umull	r2, r3, r2, r3
 800a794:	091b      	lsrs	r3, r3, #4
 800a796:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a79c:	089b      	lsrs	r3, r3, #2
 800a79e:	009a      	lsls	r2, r3, #2
 800a7a0:	693b      	ldr	r3, [r7, #16]
 800a7a2:	4413      	add	r3, r2
 800a7a4:	461a      	mov	r2, r3
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	4a0b      	ldr	r2, [pc, #44]	; (800a7dc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800a7ae:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	f003 031f 	and.w	r3, r3, #31
 800a7b6:	2201      	movs	r2, #1
 800a7b8:	409a      	lsls	r2, r3
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	651a      	str	r2, [r3, #80]	; 0x50
}
 800a7be:	bf00      	nop
 800a7c0:	371c      	adds	r7, #28
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c8:	4770      	bx	lr
 800a7ca:	bf00      	nop
 800a7cc:	40020407 	.word	0x40020407
 800a7d0:	40020800 	.word	0x40020800
 800a7d4:	40020820 	.word	0x40020820
 800a7d8:	cccccccd 	.word	0xcccccccd
 800a7dc:	40020880 	.word	0x40020880

0800a7e0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800a7e0:	b480      	push	{r7}
 800a7e2:	b085      	sub	sp, #20
 800a7e4:	af00      	add	r7, sp, #0
 800a7e6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	685b      	ldr	r3, [r3, #4]
 800a7ec:	b2db      	uxtb	r3, r3
 800a7ee:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800a7f0:	68fa      	ldr	r2, [r7, #12]
 800a7f2:	4b0b      	ldr	r3, [pc, #44]	; (800a820 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800a7f4:	4413      	add	r3, r2
 800a7f6:	009b      	lsls	r3, r3, #2
 800a7f8:	461a      	mov	r2, r3
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800a7fe:	687b      	ldr	r3, [r7, #4]
 800a800:	4a08      	ldr	r2, [pc, #32]	; (800a824 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800a802:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	3b01      	subs	r3, #1
 800a808:	f003 031f 	and.w	r3, r3, #31
 800a80c:	2201      	movs	r2, #1
 800a80e:	409a      	lsls	r2, r3
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800a814:	bf00      	nop
 800a816:	3714      	adds	r7, #20
 800a818:	46bd      	mov	sp, r7
 800a81a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a81e:	4770      	bx	lr
 800a820:	1000823f 	.word	0x1000823f
 800a824:	40020940 	.word	0x40020940

0800a828 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800a828:	b480      	push	{r7}
 800a82a:	b087      	sub	sp, #28
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
 800a830:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800a832:	2300      	movs	r3, #0
 800a834:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800a836:	e15a      	b.n	800aaee <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800a838:	683b      	ldr	r3, [r7, #0]
 800a83a:	681a      	ldr	r2, [r3, #0]
 800a83c:	2101      	movs	r1, #1
 800a83e:	697b      	ldr	r3, [r7, #20]
 800a840:	fa01 f303 	lsl.w	r3, r1, r3
 800a844:	4013      	ands	r3, r2
 800a846:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	f000 814c 	beq.w	800aae8 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	685b      	ldr	r3, [r3, #4]
 800a854:	2b01      	cmp	r3, #1
 800a856:	d00b      	beq.n	800a870 <HAL_GPIO_Init+0x48>
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	685b      	ldr	r3, [r3, #4]
 800a85c:	2b02      	cmp	r3, #2
 800a85e:	d007      	beq.n	800a870 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800a864:	2b11      	cmp	r3, #17
 800a866:	d003      	beq.n	800a870 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a868:	683b      	ldr	r3, [r7, #0]
 800a86a:	685b      	ldr	r3, [r3, #4]
 800a86c:	2b12      	cmp	r3, #18
 800a86e:	d130      	bne.n	800a8d2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	689b      	ldr	r3, [r3, #8]
 800a874:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800a876:	697b      	ldr	r3, [r7, #20]
 800a878:	005b      	lsls	r3, r3, #1
 800a87a:	2203      	movs	r2, #3
 800a87c:	fa02 f303 	lsl.w	r3, r2, r3
 800a880:	43db      	mvns	r3, r3
 800a882:	693a      	ldr	r2, [r7, #16]
 800a884:	4013      	ands	r3, r2
 800a886:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	68da      	ldr	r2, [r3, #12]
 800a88c:	697b      	ldr	r3, [r7, #20]
 800a88e:	005b      	lsls	r3, r3, #1
 800a890:	fa02 f303 	lsl.w	r3, r2, r3
 800a894:	693a      	ldr	r2, [r7, #16]
 800a896:	4313      	orrs	r3, r2
 800a898:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	693a      	ldr	r2, [r7, #16]
 800a89e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	685b      	ldr	r3, [r3, #4]
 800a8a4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800a8a6:	2201      	movs	r2, #1
 800a8a8:	697b      	ldr	r3, [r7, #20]
 800a8aa:	fa02 f303 	lsl.w	r3, r2, r3
 800a8ae:	43db      	mvns	r3, r3
 800a8b0:	693a      	ldr	r2, [r7, #16]
 800a8b2:	4013      	ands	r3, r2
 800a8b4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800a8b6:	683b      	ldr	r3, [r7, #0]
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	091b      	lsrs	r3, r3, #4
 800a8bc:	f003 0201 	and.w	r2, r3, #1
 800a8c0:	697b      	ldr	r3, [r7, #20]
 800a8c2:	fa02 f303 	lsl.w	r3, r2, r3
 800a8c6:	693a      	ldr	r2, [r7, #16]
 800a8c8:	4313      	orrs	r3, r2
 800a8ca:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	693a      	ldr	r2, [r7, #16]
 800a8d0:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	68db      	ldr	r3, [r3, #12]
 800a8d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800a8d8:	697b      	ldr	r3, [r7, #20]
 800a8da:	005b      	lsls	r3, r3, #1
 800a8dc:	2203      	movs	r2, #3
 800a8de:	fa02 f303 	lsl.w	r3, r2, r3
 800a8e2:	43db      	mvns	r3, r3
 800a8e4:	693a      	ldr	r2, [r7, #16]
 800a8e6:	4013      	ands	r3, r2
 800a8e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800a8ea:	683b      	ldr	r3, [r7, #0]
 800a8ec:	689a      	ldr	r2, [r3, #8]
 800a8ee:	697b      	ldr	r3, [r7, #20]
 800a8f0:	005b      	lsls	r3, r3, #1
 800a8f2:	fa02 f303 	lsl.w	r3, r2, r3
 800a8f6:	693a      	ldr	r2, [r7, #16]
 800a8f8:	4313      	orrs	r3, r2
 800a8fa:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	693a      	ldr	r2, [r7, #16]
 800a900:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800a902:	683b      	ldr	r3, [r7, #0]
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	2b02      	cmp	r3, #2
 800a908:	d003      	beq.n	800a912 <HAL_GPIO_Init+0xea>
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	685b      	ldr	r3, [r3, #4]
 800a90e:	2b12      	cmp	r3, #18
 800a910:	d123      	bne.n	800a95a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	08da      	lsrs	r2, r3, #3
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	3208      	adds	r2, #8
 800a91a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a91e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800a920:	697b      	ldr	r3, [r7, #20]
 800a922:	f003 0307 	and.w	r3, r3, #7
 800a926:	009b      	lsls	r3, r3, #2
 800a928:	220f      	movs	r2, #15
 800a92a:	fa02 f303 	lsl.w	r3, r2, r3
 800a92e:	43db      	mvns	r3, r3
 800a930:	693a      	ldr	r2, [r7, #16]
 800a932:	4013      	ands	r3, r2
 800a934:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800a936:	683b      	ldr	r3, [r7, #0]
 800a938:	691a      	ldr	r2, [r3, #16]
 800a93a:	697b      	ldr	r3, [r7, #20]
 800a93c:	f003 0307 	and.w	r3, r3, #7
 800a940:	009b      	lsls	r3, r3, #2
 800a942:	fa02 f303 	lsl.w	r3, r2, r3
 800a946:	693a      	ldr	r2, [r7, #16]
 800a948:	4313      	orrs	r3, r2
 800a94a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800a94c:	697b      	ldr	r3, [r7, #20]
 800a94e:	08da      	lsrs	r2, r3, #3
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	3208      	adds	r2, #8
 800a954:	6939      	ldr	r1, [r7, #16]
 800a956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	005b      	lsls	r3, r3, #1
 800a964:	2203      	movs	r2, #3
 800a966:	fa02 f303 	lsl.w	r3, r2, r3
 800a96a:	43db      	mvns	r3, r3
 800a96c:	693a      	ldr	r2, [r7, #16]
 800a96e:	4013      	ands	r3, r2
 800a970:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800a972:	683b      	ldr	r3, [r7, #0]
 800a974:	685b      	ldr	r3, [r3, #4]
 800a976:	f003 0203 	and.w	r2, r3, #3
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	005b      	lsls	r3, r3, #1
 800a97e:	fa02 f303 	lsl.w	r3, r2, r3
 800a982:	693a      	ldr	r2, [r7, #16]
 800a984:	4313      	orrs	r3, r2
 800a986:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	693a      	ldr	r2, [r7, #16]
 800a98c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a996:	2b00      	cmp	r3, #0
 800a998:	f000 80a6 	beq.w	800aae8 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a99c:	4b5b      	ldr	r3, [pc, #364]	; (800ab0c <HAL_GPIO_Init+0x2e4>)
 800a99e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a9a0:	4a5a      	ldr	r2, [pc, #360]	; (800ab0c <HAL_GPIO_Init+0x2e4>)
 800a9a2:	f043 0301 	orr.w	r3, r3, #1
 800a9a6:	6613      	str	r3, [r2, #96]	; 0x60
 800a9a8:	4b58      	ldr	r3, [pc, #352]	; (800ab0c <HAL_GPIO_Init+0x2e4>)
 800a9aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a9ac:	f003 0301 	and.w	r3, r3, #1
 800a9b0:	60bb      	str	r3, [r7, #8]
 800a9b2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800a9b4:	4a56      	ldr	r2, [pc, #344]	; (800ab10 <HAL_GPIO_Init+0x2e8>)
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	089b      	lsrs	r3, r3, #2
 800a9ba:	3302      	adds	r3, #2
 800a9bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9c0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800a9c2:	697b      	ldr	r3, [r7, #20]
 800a9c4:	f003 0303 	and.w	r3, r3, #3
 800a9c8:	009b      	lsls	r3, r3, #2
 800a9ca:	220f      	movs	r2, #15
 800a9cc:	fa02 f303 	lsl.w	r3, r2, r3
 800a9d0:	43db      	mvns	r3, r3
 800a9d2:	693a      	ldr	r2, [r7, #16]
 800a9d4:	4013      	ands	r3, r2
 800a9d6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800a9de:	d01f      	beq.n	800aa20 <HAL_GPIO_Init+0x1f8>
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	4a4c      	ldr	r2, [pc, #304]	; (800ab14 <HAL_GPIO_Init+0x2ec>)
 800a9e4:	4293      	cmp	r3, r2
 800a9e6:	d019      	beq.n	800aa1c <HAL_GPIO_Init+0x1f4>
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	4a4b      	ldr	r2, [pc, #300]	; (800ab18 <HAL_GPIO_Init+0x2f0>)
 800a9ec:	4293      	cmp	r3, r2
 800a9ee:	d013      	beq.n	800aa18 <HAL_GPIO_Init+0x1f0>
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	4a4a      	ldr	r2, [pc, #296]	; (800ab1c <HAL_GPIO_Init+0x2f4>)
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d00d      	beq.n	800aa14 <HAL_GPIO_Init+0x1ec>
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	4a49      	ldr	r2, [pc, #292]	; (800ab20 <HAL_GPIO_Init+0x2f8>)
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d007      	beq.n	800aa10 <HAL_GPIO_Init+0x1e8>
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	4a48      	ldr	r2, [pc, #288]	; (800ab24 <HAL_GPIO_Init+0x2fc>)
 800aa04:	4293      	cmp	r3, r2
 800aa06:	d101      	bne.n	800aa0c <HAL_GPIO_Init+0x1e4>
 800aa08:	2305      	movs	r3, #5
 800aa0a:	e00a      	b.n	800aa22 <HAL_GPIO_Init+0x1fa>
 800aa0c:	2306      	movs	r3, #6
 800aa0e:	e008      	b.n	800aa22 <HAL_GPIO_Init+0x1fa>
 800aa10:	2304      	movs	r3, #4
 800aa12:	e006      	b.n	800aa22 <HAL_GPIO_Init+0x1fa>
 800aa14:	2303      	movs	r3, #3
 800aa16:	e004      	b.n	800aa22 <HAL_GPIO_Init+0x1fa>
 800aa18:	2302      	movs	r3, #2
 800aa1a:	e002      	b.n	800aa22 <HAL_GPIO_Init+0x1fa>
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	e000      	b.n	800aa22 <HAL_GPIO_Init+0x1fa>
 800aa20:	2300      	movs	r3, #0
 800aa22:	697a      	ldr	r2, [r7, #20]
 800aa24:	f002 0203 	and.w	r2, r2, #3
 800aa28:	0092      	lsls	r2, r2, #2
 800aa2a:	4093      	lsls	r3, r2
 800aa2c:	693a      	ldr	r2, [r7, #16]
 800aa2e:	4313      	orrs	r3, r2
 800aa30:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800aa32:	4937      	ldr	r1, [pc, #220]	; (800ab10 <HAL_GPIO_Init+0x2e8>)
 800aa34:	697b      	ldr	r3, [r7, #20]
 800aa36:	089b      	lsrs	r3, r3, #2
 800aa38:	3302      	adds	r3, #2
 800aa3a:	693a      	ldr	r2, [r7, #16]
 800aa3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800aa40:	4b39      	ldr	r3, [pc, #228]	; (800ab28 <HAL_GPIO_Init+0x300>)
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	43db      	mvns	r3, r3
 800aa4a:	693a      	ldr	r2, [r7, #16]
 800aa4c:	4013      	ands	r3, r2
 800aa4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	685b      	ldr	r3, [r3, #4]
 800aa54:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aa58:	2b00      	cmp	r3, #0
 800aa5a:	d003      	beq.n	800aa64 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800aa5c:	693a      	ldr	r2, [r7, #16]
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	4313      	orrs	r3, r2
 800aa62:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800aa64:	4a30      	ldr	r2, [pc, #192]	; (800ab28 <HAL_GPIO_Init+0x300>)
 800aa66:	693b      	ldr	r3, [r7, #16]
 800aa68:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800aa6a:	4b2f      	ldr	r3, [pc, #188]	; (800ab28 <HAL_GPIO_Init+0x300>)
 800aa6c:	685b      	ldr	r3, [r3, #4]
 800aa6e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	43db      	mvns	r3, r3
 800aa74:	693a      	ldr	r2, [r7, #16]
 800aa76:	4013      	ands	r3, r2
 800aa78:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800aa7a:	683b      	ldr	r3, [r7, #0]
 800aa7c:	685b      	ldr	r3, [r3, #4]
 800aa7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d003      	beq.n	800aa8e <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800aa86:	693a      	ldr	r2, [r7, #16]
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	4313      	orrs	r3, r2
 800aa8c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800aa8e:	4a26      	ldr	r2, [pc, #152]	; (800ab28 <HAL_GPIO_Init+0x300>)
 800aa90:	693b      	ldr	r3, [r7, #16]
 800aa92:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800aa94:	4b24      	ldr	r3, [pc, #144]	; (800ab28 <HAL_GPIO_Init+0x300>)
 800aa96:	689b      	ldr	r3, [r3, #8]
 800aa98:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	43db      	mvns	r3, r3
 800aa9e:	693a      	ldr	r2, [r7, #16]
 800aaa0:	4013      	ands	r3, r2
 800aaa2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800aaa4:	683b      	ldr	r3, [r7, #0]
 800aaa6:	685b      	ldr	r3, [r3, #4]
 800aaa8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d003      	beq.n	800aab8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800aab0:	693a      	ldr	r2, [r7, #16]
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	4313      	orrs	r3, r2
 800aab6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800aab8:	4a1b      	ldr	r2, [pc, #108]	; (800ab28 <HAL_GPIO_Init+0x300>)
 800aaba:	693b      	ldr	r3, [r7, #16]
 800aabc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800aabe:	4b1a      	ldr	r3, [pc, #104]	; (800ab28 <HAL_GPIO_Init+0x300>)
 800aac0:	68db      	ldr	r3, [r3, #12]
 800aac2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	43db      	mvns	r3, r3
 800aac8:	693a      	ldr	r2, [r7, #16]
 800aaca:	4013      	ands	r3, r2
 800aacc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800aace:	683b      	ldr	r3, [r7, #0]
 800aad0:	685b      	ldr	r3, [r3, #4]
 800aad2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d003      	beq.n	800aae2 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800aada:	693a      	ldr	r2, [r7, #16]
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	4313      	orrs	r3, r2
 800aae0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800aae2:	4a11      	ldr	r2, [pc, #68]	; (800ab28 <HAL_GPIO_Init+0x300>)
 800aae4:	693b      	ldr	r3, [r7, #16]
 800aae6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800aae8:	697b      	ldr	r3, [r7, #20]
 800aaea:	3301      	adds	r3, #1
 800aaec:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800aaee:	683b      	ldr	r3, [r7, #0]
 800aaf0:	681a      	ldr	r2, [r3, #0]
 800aaf2:	697b      	ldr	r3, [r7, #20]
 800aaf4:	fa22 f303 	lsr.w	r3, r2, r3
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	f47f ae9d 	bne.w	800a838 <HAL_GPIO_Init+0x10>
  }
}
 800aafe:	bf00      	nop
 800ab00:	371c      	adds	r7, #28
 800ab02:	46bd      	mov	sp, r7
 800ab04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab08:	4770      	bx	lr
 800ab0a:	bf00      	nop
 800ab0c:	40021000 	.word	0x40021000
 800ab10:	40010000 	.word	0x40010000
 800ab14:	48000400 	.word	0x48000400
 800ab18:	48000800 	.word	0x48000800
 800ab1c:	48000c00 	.word	0x48000c00
 800ab20:	48001000 	.word	0x48001000
 800ab24:	48001400 	.word	0x48001400
 800ab28:	40010400 	.word	0x40010400

0800ab2c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800ab2c:	b480      	push	{r7}
 800ab2e:	b087      	sub	sp, #28
 800ab30:	af00      	add	r7, sp, #0
 800ab32:	6078      	str	r0, [r7, #4]
 800ab34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800ab36:	2300      	movs	r3, #0
 800ab38:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 800ab3a:	e0bd      	b.n	800acb8 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 800ab3c:	2201      	movs	r2, #1
 800ab3e:	697b      	ldr	r3, [r7, #20]
 800ab40:	fa02 f303 	lsl.w	r3, r2, r3
 800ab44:	683a      	ldr	r2, [r7, #0]
 800ab46:	4013      	ands	r3, r2
 800ab48:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800ab4a:	693b      	ldr	r3, [r7, #16]
 800ab4c:	2b00      	cmp	r3, #0
 800ab4e:	f000 80b0 	beq.w	800acb2 <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800ab52:	4a60      	ldr	r2, [pc, #384]	; (800acd4 <HAL_GPIO_DeInit+0x1a8>)
 800ab54:	697b      	ldr	r3, [r7, #20]
 800ab56:	089b      	lsrs	r3, r3, #2
 800ab58:	3302      	adds	r3, #2
 800ab5a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab5e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800ab60:	697b      	ldr	r3, [r7, #20]
 800ab62:	f003 0303 	and.w	r3, r3, #3
 800ab66:	009b      	lsls	r3, r3, #2
 800ab68:	220f      	movs	r2, #15
 800ab6a:	fa02 f303 	lsl.w	r3, r2, r3
 800ab6e:	68fa      	ldr	r2, [r7, #12]
 800ab70:	4013      	ands	r3, r2
 800ab72:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800ab74:	687b      	ldr	r3, [r7, #4]
 800ab76:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800ab7a:	d01f      	beq.n	800abbc <HAL_GPIO_DeInit+0x90>
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	4a56      	ldr	r2, [pc, #344]	; (800acd8 <HAL_GPIO_DeInit+0x1ac>)
 800ab80:	4293      	cmp	r3, r2
 800ab82:	d019      	beq.n	800abb8 <HAL_GPIO_DeInit+0x8c>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	4a55      	ldr	r2, [pc, #340]	; (800acdc <HAL_GPIO_DeInit+0x1b0>)
 800ab88:	4293      	cmp	r3, r2
 800ab8a:	d013      	beq.n	800abb4 <HAL_GPIO_DeInit+0x88>
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	4a54      	ldr	r2, [pc, #336]	; (800ace0 <HAL_GPIO_DeInit+0x1b4>)
 800ab90:	4293      	cmp	r3, r2
 800ab92:	d00d      	beq.n	800abb0 <HAL_GPIO_DeInit+0x84>
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	4a53      	ldr	r2, [pc, #332]	; (800ace4 <HAL_GPIO_DeInit+0x1b8>)
 800ab98:	4293      	cmp	r3, r2
 800ab9a:	d007      	beq.n	800abac <HAL_GPIO_DeInit+0x80>
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	4a52      	ldr	r2, [pc, #328]	; (800ace8 <HAL_GPIO_DeInit+0x1bc>)
 800aba0:	4293      	cmp	r3, r2
 800aba2:	d101      	bne.n	800aba8 <HAL_GPIO_DeInit+0x7c>
 800aba4:	2305      	movs	r3, #5
 800aba6:	e00a      	b.n	800abbe <HAL_GPIO_DeInit+0x92>
 800aba8:	2306      	movs	r3, #6
 800abaa:	e008      	b.n	800abbe <HAL_GPIO_DeInit+0x92>
 800abac:	2304      	movs	r3, #4
 800abae:	e006      	b.n	800abbe <HAL_GPIO_DeInit+0x92>
 800abb0:	2303      	movs	r3, #3
 800abb2:	e004      	b.n	800abbe <HAL_GPIO_DeInit+0x92>
 800abb4:	2302      	movs	r3, #2
 800abb6:	e002      	b.n	800abbe <HAL_GPIO_DeInit+0x92>
 800abb8:	2301      	movs	r3, #1
 800abba:	e000      	b.n	800abbe <HAL_GPIO_DeInit+0x92>
 800abbc:	2300      	movs	r3, #0
 800abbe:	697a      	ldr	r2, [r7, #20]
 800abc0:	f002 0203 	and.w	r2, r2, #3
 800abc4:	0092      	lsls	r2, r2, #2
 800abc6:	4093      	lsls	r3, r2
 800abc8:	68fa      	ldr	r2, [r7, #12]
 800abca:	429a      	cmp	r2, r3
 800abcc:	d132      	bne.n	800ac34 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800abce:	4b47      	ldr	r3, [pc, #284]	; (800acec <HAL_GPIO_DeInit+0x1c0>)
 800abd0:	681a      	ldr	r2, [r3, #0]
 800abd2:	693b      	ldr	r3, [r7, #16]
 800abd4:	43db      	mvns	r3, r3
 800abd6:	4945      	ldr	r1, [pc, #276]	; (800acec <HAL_GPIO_DeInit+0x1c0>)
 800abd8:	4013      	ands	r3, r2
 800abda:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800abdc:	4b43      	ldr	r3, [pc, #268]	; (800acec <HAL_GPIO_DeInit+0x1c0>)
 800abde:	685a      	ldr	r2, [r3, #4]
 800abe0:	693b      	ldr	r3, [r7, #16]
 800abe2:	43db      	mvns	r3, r3
 800abe4:	4941      	ldr	r1, [pc, #260]	; (800acec <HAL_GPIO_DeInit+0x1c0>)
 800abe6:	4013      	ands	r3, r2
 800abe8:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800abea:	4b40      	ldr	r3, [pc, #256]	; (800acec <HAL_GPIO_DeInit+0x1c0>)
 800abec:	689a      	ldr	r2, [r3, #8]
 800abee:	693b      	ldr	r3, [r7, #16]
 800abf0:	43db      	mvns	r3, r3
 800abf2:	493e      	ldr	r1, [pc, #248]	; (800acec <HAL_GPIO_DeInit+0x1c0>)
 800abf4:	4013      	ands	r3, r2
 800abf6:	608b      	str	r3, [r1, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800abf8:	4b3c      	ldr	r3, [pc, #240]	; (800acec <HAL_GPIO_DeInit+0x1c0>)
 800abfa:	68da      	ldr	r2, [r3, #12]
 800abfc:	693b      	ldr	r3, [r7, #16]
 800abfe:	43db      	mvns	r3, r3
 800ac00:	493a      	ldr	r1, [pc, #232]	; (800acec <HAL_GPIO_DeInit+0x1c0>)
 800ac02:	4013      	ands	r3, r2
 800ac04:	60cb      	str	r3, [r1, #12]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	f003 0303 	and.w	r3, r3, #3
 800ac0c:	009b      	lsls	r3, r3, #2
 800ac0e:	220f      	movs	r2, #15
 800ac10:	fa02 f303 	lsl.w	r3, r2, r3
 800ac14:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800ac16:	4a2f      	ldr	r2, [pc, #188]	; (800acd4 <HAL_GPIO_DeInit+0x1a8>)
 800ac18:	697b      	ldr	r3, [r7, #20]
 800ac1a:	089b      	lsrs	r3, r3, #2
 800ac1c:	3302      	adds	r3, #2
 800ac1e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	43da      	mvns	r2, r3
 800ac26:	482b      	ldr	r0, [pc, #172]	; (800acd4 <HAL_GPIO_DeInit+0x1a8>)
 800ac28:	697b      	ldr	r3, [r7, #20]
 800ac2a:	089b      	lsrs	r3, r3, #2
 800ac2c:	400a      	ands	r2, r1
 800ac2e:	3302      	adds	r3, #2
 800ac30:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681a      	ldr	r2, [r3, #0]
 800ac38:	697b      	ldr	r3, [r7, #20]
 800ac3a:	005b      	lsls	r3, r3, #1
 800ac3c:	2103      	movs	r1, #3
 800ac3e:	fa01 f303 	lsl.w	r3, r1, r3
 800ac42:	431a      	orrs	r2, r3
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 800ac48:	697b      	ldr	r3, [r7, #20]
 800ac4a:	08da      	lsrs	r2, r3, #3
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	3208      	adds	r2, #8
 800ac50:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ac54:	697b      	ldr	r3, [r7, #20]
 800ac56:	f003 0307 	and.w	r3, r3, #7
 800ac5a:	009b      	lsls	r3, r3, #2
 800ac5c:	220f      	movs	r2, #15
 800ac5e:	fa02 f303 	lsl.w	r3, r2, r3
 800ac62:	43db      	mvns	r3, r3
 800ac64:	697a      	ldr	r2, [r7, #20]
 800ac66:	08d2      	lsrs	r2, r2, #3
 800ac68:	4019      	ands	r1, r3
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	3208      	adds	r2, #8
 800ac6e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	68da      	ldr	r2, [r3, #12]
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	005b      	lsls	r3, r3, #1
 800ac7a:	2103      	movs	r1, #3
 800ac7c:	fa01 f303 	lsl.w	r3, r1, r3
 800ac80:	43db      	mvns	r3, r3
 800ac82:	401a      	ands	r2, r3
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 800ac88:	687b      	ldr	r3, [r7, #4]
 800ac8a:	685a      	ldr	r2, [r3, #4]
 800ac8c:	2101      	movs	r1, #1
 800ac8e:	697b      	ldr	r3, [r7, #20]
 800ac90:	fa01 f303 	lsl.w	r3, r1, r3
 800ac94:	43db      	mvns	r3, r3
 800ac96:	401a      	ands	r2, r3
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800ac9c:	687b      	ldr	r3, [r7, #4]
 800ac9e:	689a      	ldr	r2, [r3, #8]
 800aca0:	697b      	ldr	r3, [r7, #20]
 800aca2:	005b      	lsls	r3, r3, #1
 800aca4:	2103      	movs	r1, #3
 800aca6:	fa01 f303 	lsl.w	r3, r1, r3
 800acaa:	43db      	mvns	r3, r3
 800acac:	401a      	ands	r2, r3
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	609a      	str	r2, [r3, #8]
    }

    position++;
 800acb2:	697b      	ldr	r3, [r7, #20]
 800acb4:	3301      	adds	r3, #1
 800acb6:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 800acb8:	683a      	ldr	r2, [r7, #0]
 800acba:	697b      	ldr	r3, [r7, #20]
 800acbc:	fa22 f303 	lsr.w	r3, r2, r3
 800acc0:	2b00      	cmp	r3, #0
 800acc2:	f47f af3b 	bne.w	800ab3c <HAL_GPIO_DeInit+0x10>
  }
}
 800acc6:	bf00      	nop
 800acc8:	371c      	adds	r7, #28
 800acca:	46bd      	mov	sp, r7
 800accc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd0:	4770      	bx	lr
 800acd2:	bf00      	nop
 800acd4:	40010000 	.word	0x40010000
 800acd8:	48000400 	.word	0x48000400
 800acdc:	48000800 	.word	0x48000800
 800ace0:	48000c00 	.word	0x48000c00
 800ace4:	48001000 	.word	0x48001000
 800ace8:	48001400 	.word	0x48001400
 800acec:	40010400 	.word	0x40010400

0800acf0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800acf0:	b480      	push	{r7}
 800acf2:	b083      	sub	sp, #12
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	460b      	mov	r3, r1
 800acfa:	807b      	strh	r3, [r7, #2]
 800acfc:	4613      	mov	r3, r2
 800acfe:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800ad00:	787b      	ldrb	r3, [r7, #1]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d003      	beq.n	800ad0e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800ad06:	887a      	ldrh	r2, [r7, #2]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800ad0c:	e002      	b.n	800ad14 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800ad0e:	887a      	ldrh	r2, [r7, #2]
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	629a      	str	r2, [r3, #40]	; 0x28
}
 800ad14:	bf00      	nop
 800ad16:	370c      	adds	r7, #12
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1e:	4770      	bx	lr

0800ad20 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800ad20:	b480      	push	{r7}
 800ad22:	b085      	sub	sp, #20
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800ad28:	687b      	ldr	r3, [r7, #4]
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d141      	bne.n	800adb2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800ad2e:	4b4b      	ldr	r3, [pc, #300]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ad36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad3a:	d131      	bne.n	800ada0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ad3c:	4b47      	ldr	r3, [pc, #284]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ad42:	4a46      	ldr	r2, [pc, #280]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ad48:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800ad4c:	4b43      	ldr	r3, [pc, #268]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ad54:	4a41      	ldr	r2, [pc, #260]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ad5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ad5c:	4b40      	ldr	r3, [pc, #256]	; (800ae60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800ad5e:	681b      	ldr	r3, [r3, #0]
 800ad60:	2232      	movs	r2, #50	; 0x32
 800ad62:	fb02 f303 	mul.w	r3, r2, r3
 800ad66:	4a3f      	ldr	r2, [pc, #252]	; (800ae64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800ad68:	fba2 2303 	umull	r2, r3, r2, r3
 800ad6c:	0c9b      	lsrs	r3, r3, #18
 800ad6e:	3301      	adds	r3, #1
 800ad70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ad72:	e002      	b.n	800ad7a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	3b01      	subs	r3, #1
 800ad78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ad7a:	4b38      	ldr	r3, [pc, #224]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad7c:	695b      	ldr	r3, [r3, #20]
 800ad7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ad82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad86:	d102      	bne.n	800ad8e <HAL_PWREx_ControlVoltageScaling+0x6e>
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	2b00      	cmp	r3, #0
 800ad8c:	d1f2      	bne.n	800ad74 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ad8e:	4b33      	ldr	r3, [pc, #204]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ad90:	695b      	ldr	r3, [r3, #20]
 800ad92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ad96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad9a:	d158      	bne.n	800ae4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ad9c:	2303      	movs	r3, #3
 800ad9e:	e057      	b.n	800ae50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ada0:	4b2e      	ldr	r3, [pc, #184]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ada2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ada6:	4a2d      	ldr	r2, [pc, #180]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ada8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800adac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800adb0:	e04d      	b.n	800ae4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800adb8:	d141      	bne.n	800ae3e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800adba:	4b28      	ldr	r3, [pc, #160]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800adc2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800adc6:	d131      	bne.n	800ae2c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800adc8:	4b24      	ldr	r3, [pc, #144]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800adce:	4a23      	ldr	r2, [pc, #140]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800add0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800add4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800add8:	4b20      	ldr	r3, [pc, #128]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ade0:	4a1e      	ldr	r2, [pc, #120]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ade2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ade6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800ade8:	4b1d      	ldr	r3, [pc, #116]	; (800ae60 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	2232      	movs	r2, #50	; 0x32
 800adee:	fb02 f303 	mul.w	r3, r2, r3
 800adf2:	4a1c      	ldr	r2, [pc, #112]	; (800ae64 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800adf4:	fba2 2303 	umull	r2, r3, r2, r3
 800adf8:	0c9b      	lsrs	r3, r3, #18
 800adfa:	3301      	adds	r3, #1
 800adfc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800adfe:	e002      	b.n	800ae06 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	3b01      	subs	r3, #1
 800ae04:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800ae06:	4b15      	ldr	r3, [pc, #84]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae08:	695b      	ldr	r3, [r3, #20]
 800ae0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae12:	d102      	bne.n	800ae1a <HAL_PWREx_ControlVoltageScaling+0xfa>
 800ae14:	68fb      	ldr	r3, [r7, #12]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d1f2      	bne.n	800ae00 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800ae1a:	4b10      	ldr	r3, [pc, #64]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae1c:	695b      	ldr	r3, [r3, #20]
 800ae1e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ae22:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae26:	d112      	bne.n	800ae4e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800ae28:	2303      	movs	r3, #3
 800ae2a:	e011      	b.n	800ae50 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800ae2c:	4b0b      	ldr	r3, [pc, #44]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800ae32:	4a0a      	ldr	r2, [pc, #40]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ae38:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800ae3c:	e007      	b.n	800ae4e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800ae3e:	4b07      	ldr	r3, [pc, #28]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800ae46:	4a05      	ldr	r2, [pc, #20]	; (800ae5c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800ae48:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800ae4c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800ae4e:	2300      	movs	r3, #0
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3714      	adds	r7, #20
 800ae54:	46bd      	mov	sp, r7
 800ae56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae5a:	4770      	bx	lr
 800ae5c:	40007000 	.word	0x40007000
 800ae60:	20000c30 	.word	0x20000c30
 800ae64:	431bde83 	.word	0x431bde83

0800ae68 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ae68:	b580      	push	{r7, lr}
 800ae6a:	b088      	sub	sp, #32
 800ae6c:	af00      	add	r7, sp, #0
 800ae6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d101      	bne.n	800ae7a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ae76:	2301      	movs	r3, #1
 800ae78:	e308      	b.n	800b48c <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	681b      	ldr	r3, [r3, #0]
 800ae7e:	f003 0301 	and.w	r3, r3, #1
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d075      	beq.n	800af72 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800ae86:	4ba3      	ldr	r3, [pc, #652]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800ae88:	689b      	ldr	r3, [r3, #8]
 800ae8a:	f003 030c 	and.w	r3, r3, #12
 800ae8e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800ae90:	4ba0      	ldr	r3, [pc, #640]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800ae92:	68db      	ldr	r3, [r3, #12]
 800ae94:	f003 0303 	and.w	r3, r3, #3
 800ae98:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800ae9a:	69bb      	ldr	r3, [r7, #24]
 800ae9c:	2b0c      	cmp	r3, #12
 800ae9e:	d102      	bne.n	800aea6 <HAL_RCC_OscConfig+0x3e>
 800aea0:	697b      	ldr	r3, [r7, #20]
 800aea2:	2b03      	cmp	r3, #3
 800aea4:	d002      	beq.n	800aeac <HAL_RCC_OscConfig+0x44>
 800aea6:	69bb      	ldr	r3, [r7, #24]
 800aea8:	2b08      	cmp	r3, #8
 800aeaa:	d10b      	bne.n	800aec4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800aeac:	4b99      	ldr	r3, [pc, #612]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d05b      	beq.n	800af70 <HAL_RCC_OscConfig+0x108>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	685b      	ldr	r3, [r3, #4]
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d157      	bne.n	800af70 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800aec0:	2301      	movs	r3, #1
 800aec2:	e2e3      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	685b      	ldr	r3, [r3, #4]
 800aec8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800aecc:	d106      	bne.n	800aedc <HAL_RCC_OscConfig+0x74>
 800aece:	4b91      	ldr	r3, [pc, #580]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	4a90      	ldr	r2, [pc, #576]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800aed4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aed8:	6013      	str	r3, [r2, #0]
 800aeda:	e01d      	b.n	800af18 <HAL_RCC_OscConfig+0xb0>
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	685b      	ldr	r3, [r3, #4]
 800aee0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800aee4:	d10c      	bne.n	800af00 <HAL_RCC_OscConfig+0x98>
 800aee6:	4b8b      	ldr	r3, [pc, #556]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	4a8a      	ldr	r2, [pc, #552]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800aeec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800aef0:	6013      	str	r3, [r2, #0]
 800aef2:	4b88      	ldr	r3, [pc, #544]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800aef4:	681b      	ldr	r3, [r3, #0]
 800aef6:	4a87      	ldr	r2, [pc, #540]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800aef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aefc:	6013      	str	r3, [r2, #0]
 800aefe:	e00b      	b.n	800af18 <HAL_RCC_OscConfig+0xb0>
 800af00:	4b84      	ldr	r3, [pc, #528]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	4a83      	ldr	r2, [pc, #524]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800af06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800af0a:	6013      	str	r3, [r2, #0]
 800af0c:	4b81      	ldr	r3, [pc, #516]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	4a80      	ldr	r2, [pc, #512]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800af12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800af16:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	685b      	ldr	r3, [r3, #4]
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d013      	beq.n	800af48 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af20:	f7fd f8f4 	bl	800810c <HAL_GetTick>
 800af24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800af26:	e008      	b.n	800af3a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af28:	f7fd f8f0 	bl	800810c <HAL_GetTick>
 800af2c:	4602      	mov	r2, r0
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	1ad3      	subs	r3, r2, r3
 800af32:	2b64      	cmp	r3, #100	; 0x64
 800af34:	d901      	bls.n	800af3a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800af36:	2303      	movs	r3, #3
 800af38:	e2a8      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800af3a:	4b76      	ldr	r3, [pc, #472]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af42:	2b00      	cmp	r3, #0
 800af44:	d0f0      	beq.n	800af28 <HAL_RCC_OscConfig+0xc0>
 800af46:	e014      	b.n	800af72 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af48:	f7fd f8e0 	bl	800810c <HAL_GetTick>
 800af4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800af4e:	e008      	b.n	800af62 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800af50:	f7fd f8dc 	bl	800810c <HAL_GetTick>
 800af54:	4602      	mov	r2, r0
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	1ad3      	subs	r3, r2, r3
 800af5a:	2b64      	cmp	r3, #100	; 0x64
 800af5c:	d901      	bls.n	800af62 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800af5e:	2303      	movs	r3, #3
 800af60:	e294      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800af62:	4b6c      	ldr	r3, [pc, #432]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d1f0      	bne.n	800af50 <HAL_RCC_OscConfig+0xe8>
 800af6e:	e000      	b.n	800af72 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800af70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	f003 0302 	and.w	r3, r3, #2
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d075      	beq.n	800b06a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800af7e:	4b65      	ldr	r3, [pc, #404]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800af80:	689b      	ldr	r3, [r3, #8]
 800af82:	f003 030c 	and.w	r3, r3, #12
 800af86:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800af88:	4b62      	ldr	r3, [pc, #392]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800af8a:	68db      	ldr	r3, [r3, #12]
 800af8c:	f003 0303 	and.w	r3, r3, #3
 800af90:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800af92:	69bb      	ldr	r3, [r7, #24]
 800af94:	2b0c      	cmp	r3, #12
 800af96:	d102      	bne.n	800af9e <HAL_RCC_OscConfig+0x136>
 800af98:	697b      	ldr	r3, [r7, #20]
 800af9a:	2b02      	cmp	r3, #2
 800af9c:	d002      	beq.n	800afa4 <HAL_RCC_OscConfig+0x13c>
 800af9e:	69bb      	ldr	r3, [r7, #24]
 800afa0:	2b04      	cmp	r3, #4
 800afa2:	d11f      	bne.n	800afe4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800afa4:	4b5b      	ldr	r3, [pc, #364]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800afac:	2b00      	cmp	r3, #0
 800afae:	d005      	beq.n	800afbc <HAL_RCC_OscConfig+0x154>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	68db      	ldr	r3, [r3, #12]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	d101      	bne.n	800afbc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800afb8:	2301      	movs	r3, #1
 800afba:	e267      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800afbc:	4b55      	ldr	r3, [pc, #340]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800afbe:	685b      	ldr	r3, [r3, #4]
 800afc0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	691b      	ldr	r3, [r3, #16]
 800afc8:	061b      	lsls	r3, r3, #24
 800afca:	4952      	ldr	r1, [pc, #328]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800afcc:	4313      	orrs	r3, r2
 800afce:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800afd0:	4b51      	ldr	r3, [pc, #324]	; (800b118 <HAL_RCC_OscConfig+0x2b0>)
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	4618      	mov	r0, r3
 800afd6:	f7fd f84d 	bl	8008074 <HAL_InitTick>
 800afda:	4603      	mov	r3, r0
 800afdc:	2b00      	cmp	r3, #0
 800afde:	d043      	beq.n	800b068 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800afe0:	2301      	movs	r3, #1
 800afe2:	e253      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	68db      	ldr	r3, [r3, #12]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	d023      	beq.n	800b034 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800afec:	4b49      	ldr	r3, [pc, #292]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4a48      	ldr	r2, [pc, #288]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800aff2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aff6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aff8:	f7fd f888 	bl	800810c <HAL_GetTick>
 800affc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800affe:	e008      	b.n	800b012 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b000:	f7fd f884 	bl	800810c <HAL_GetTick>
 800b004:	4602      	mov	r2, r0
 800b006:	693b      	ldr	r3, [r7, #16]
 800b008:	1ad3      	subs	r3, r2, r3
 800b00a:	2b02      	cmp	r3, #2
 800b00c:	d901      	bls.n	800b012 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800b00e:	2303      	movs	r3, #3
 800b010:	e23c      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b012:	4b40      	ldr	r3, [pc, #256]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d0f0      	beq.n	800b000 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b01e:	4b3d      	ldr	r3, [pc, #244]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b020:	685b      	ldr	r3, [r3, #4]
 800b022:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800b026:	687b      	ldr	r3, [r7, #4]
 800b028:	691b      	ldr	r3, [r3, #16]
 800b02a:	061b      	lsls	r3, r3, #24
 800b02c:	4939      	ldr	r1, [pc, #228]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b02e:	4313      	orrs	r3, r2
 800b030:	604b      	str	r3, [r1, #4]
 800b032:	e01a      	b.n	800b06a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b034:	4b37      	ldr	r3, [pc, #220]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b036:	681b      	ldr	r3, [r3, #0]
 800b038:	4a36      	ldr	r2, [pc, #216]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b03a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b03e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b040:	f7fd f864 	bl	800810c <HAL_GetTick>
 800b044:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b046:	e008      	b.n	800b05a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b048:	f7fd f860 	bl	800810c <HAL_GetTick>
 800b04c:	4602      	mov	r2, r0
 800b04e:	693b      	ldr	r3, [r7, #16]
 800b050:	1ad3      	subs	r3, r2, r3
 800b052:	2b02      	cmp	r3, #2
 800b054:	d901      	bls.n	800b05a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800b056:	2303      	movs	r3, #3
 800b058:	e218      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800b05a:	4b2e      	ldr	r3, [pc, #184]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b062:	2b00      	cmp	r3, #0
 800b064:	d1f0      	bne.n	800b048 <HAL_RCC_OscConfig+0x1e0>
 800b066:	e000      	b.n	800b06a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800b068:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	681b      	ldr	r3, [r3, #0]
 800b06e:	f003 0308 	and.w	r3, r3, #8
 800b072:	2b00      	cmp	r3, #0
 800b074:	d03c      	beq.n	800b0f0 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	695b      	ldr	r3, [r3, #20]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d01c      	beq.n	800b0b8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b07e:	4b25      	ldr	r3, [pc, #148]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b080:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b084:	4a23      	ldr	r2, [pc, #140]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b086:	f043 0301 	orr.w	r3, r3, #1
 800b08a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b08e:	f7fd f83d 	bl	800810c <HAL_GetTick>
 800b092:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b094:	e008      	b.n	800b0a8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b096:	f7fd f839 	bl	800810c <HAL_GetTick>
 800b09a:	4602      	mov	r2, r0
 800b09c:	693b      	ldr	r3, [r7, #16]
 800b09e:	1ad3      	subs	r3, r2, r3
 800b0a0:	2b02      	cmp	r3, #2
 800b0a2:	d901      	bls.n	800b0a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b0a4:	2303      	movs	r3, #3
 800b0a6:	e1f1      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800b0a8:	4b1a      	ldr	r3, [pc, #104]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b0aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b0ae:	f003 0302 	and.w	r3, r3, #2
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d0ef      	beq.n	800b096 <HAL_RCC_OscConfig+0x22e>
 800b0b6:	e01b      	b.n	800b0f0 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b0b8:	4b16      	ldr	r3, [pc, #88]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b0ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b0be:	4a15      	ldr	r2, [pc, #84]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b0c0:	f023 0301 	bic.w	r3, r3, #1
 800b0c4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0c8:	f7fd f820 	bl	800810c <HAL_GetTick>
 800b0cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b0ce:	e008      	b.n	800b0e2 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b0d0:	f7fd f81c 	bl	800810c <HAL_GetTick>
 800b0d4:	4602      	mov	r2, r0
 800b0d6:	693b      	ldr	r3, [r7, #16]
 800b0d8:	1ad3      	subs	r3, r2, r3
 800b0da:	2b02      	cmp	r3, #2
 800b0dc:	d901      	bls.n	800b0e2 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800b0de:	2303      	movs	r3, #3
 800b0e0:	e1d4      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800b0e2:	4b0c      	ldr	r3, [pc, #48]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b0e4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b0e8:	f003 0302 	and.w	r3, r3, #2
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d1ef      	bne.n	800b0d0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	f003 0304 	and.w	r3, r3, #4
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	f000 80ab 	beq.w	800b254 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b0fe:	2300      	movs	r3, #0
 800b100:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800b102:	4b04      	ldr	r3, [pc, #16]	; (800b114 <HAL_RCC_OscConfig+0x2ac>)
 800b104:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d106      	bne.n	800b11c <HAL_RCC_OscConfig+0x2b4>
 800b10e:	2301      	movs	r3, #1
 800b110:	e005      	b.n	800b11e <HAL_RCC_OscConfig+0x2b6>
 800b112:	bf00      	nop
 800b114:	40021000 	.word	0x40021000
 800b118:	20000c34 	.word	0x20000c34
 800b11c:	2300      	movs	r3, #0
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d00d      	beq.n	800b13e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b122:	4baf      	ldr	r3, [pc, #700]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b126:	4aae      	ldr	r2, [pc, #696]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b12c:	6593      	str	r3, [r2, #88]	; 0x58
 800b12e:	4bac      	ldr	r3, [pc, #688]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b136:	60fb      	str	r3, [r7, #12]
 800b138:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b13a:	2301      	movs	r3, #1
 800b13c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b13e:	4ba9      	ldr	r3, [pc, #676]	; (800b3e4 <HAL_RCC_OscConfig+0x57c>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b146:	2b00      	cmp	r3, #0
 800b148:	d118      	bne.n	800b17c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b14a:	4ba6      	ldr	r3, [pc, #664]	; (800b3e4 <HAL_RCC_OscConfig+0x57c>)
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	4aa5      	ldr	r2, [pc, #660]	; (800b3e4 <HAL_RCC_OscConfig+0x57c>)
 800b150:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b154:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b156:	f7fc ffd9 	bl	800810c <HAL_GetTick>
 800b15a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b15c:	e008      	b.n	800b170 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b15e:	f7fc ffd5 	bl	800810c <HAL_GetTick>
 800b162:	4602      	mov	r2, r0
 800b164:	693b      	ldr	r3, [r7, #16]
 800b166:	1ad3      	subs	r3, r2, r3
 800b168:	2b02      	cmp	r3, #2
 800b16a:	d901      	bls.n	800b170 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800b16c:	2303      	movs	r3, #3
 800b16e:	e18d      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b170:	4b9c      	ldr	r3, [pc, #624]	; (800b3e4 <HAL_RCC_OscConfig+0x57c>)
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d0f0      	beq.n	800b15e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	689b      	ldr	r3, [r3, #8]
 800b180:	2b01      	cmp	r3, #1
 800b182:	d108      	bne.n	800b196 <HAL_RCC_OscConfig+0x32e>
 800b184:	4b96      	ldr	r3, [pc, #600]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b186:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b18a:	4a95      	ldr	r2, [pc, #596]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b18c:	f043 0301 	orr.w	r3, r3, #1
 800b190:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b194:	e024      	b.n	800b1e0 <HAL_RCC_OscConfig+0x378>
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	689b      	ldr	r3, [r3, #8]
 800b19a:	2b05      	cmp	r3, #5
 800b19c:	d110      	bne.n	800b1c0 <HAL_RCC_OscConfig+0x358>
 800b19e:	4b90      	ldr	r3, [pc, #576]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b1a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1a4:	4a8e      	ldr	r2, [pc, #568]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b1a6:	f043 0304 	orr.w	r3, r3, #4
 800b1aa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b1ae:	4b8c      	ldr	r3, [pc, #560]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b1b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1b4:	4a8a      	ldr	r2, [pc, #552]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b1b6:	f043 0301 	orr.w	r3, r3, #1
 800b1ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b1be:	e00f      	b.n	800b1e0 <HAL_RCC_OscConfig+0x378>
 800b1c0:	4b87      	ldr	r3, [pc, #540]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b1c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1c6:	4a86      	ldr	r2, [pc, #536]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b1c8:	f023 0301 	bic.w	r3, r3, #1
 800b1cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800b1d0:	4b83      	ldr	r3, [pc, #524]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b1d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b1d6:	4a82      	ldr	r2, [pc, #520]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b1d8:	f023 0304 	bic.w	r3, r3, #4
 800b1dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	689b      	ldr	r3, [r3, #8]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d016      	beq.n	800b216 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b1e8:	f7fc ff90 	bl	800810c <HAL_GetTick>
 800b1ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b1ee:	e00a      	b.n	800b206 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b1f0:	f7fc ff8c 	bl	800810c <HAL_GetTick>
 800b1f4:	4602      	mov	r2, r0
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	1ad3      	subs	r3, r2, r3
 800b1fa:	f241 3288 	movw	r2, #5000	; 0x1388
 800b1fe:	4293      	cmp	r3, r2
 800b200:	d901      	bls.n	800b206 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800b202:	2303      	movs	r3, #3
 800b204:	e142      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b206:	4b76      	ldr	r3, [pc, #472]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b208:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b20c:	f003 0302 	and.w	r3, r3, #2
 800b210:	2b00      	cmp	r3, #0
 800b212:	d0ed      	beq.n	800b1f0 <HAL_RCC_OscConfig+0x388>
 800b214:	e015      	b.n	800b242 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b216:	f7fc ff79 	bl	800810c <HAL_GetTick>
 800b21a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b21c:	e00a      	b.n	800b234 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b21e:	f7fc ff75 	bl	800810c <HAL_GetTick>
 800b222:	4602      	mov	r2, r0
 800b224:	693b      	ldr	r3, [r7, #16]
 800b226:	1ad3      	subs	r3, r2, r3
 800b228:	f241 3288 	movw	r2, #5000	; 0x1388
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d901      	bls.n	800b234 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800b230:	2303      	movs	r3, #3
 800b232:	e12b      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800b234:	4b6a      	ldr	r3, [pc, #424]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b236:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b23a:	f003 0302 	and.w	r3, r3, #2
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d1ed      	bne.n	800b21e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b242:	7ffb      	ldrb	r3, [r7, #31]
 800b244:	2b01      	cmp	r3, #1
 800b246:	d105      	bne.n	800b254 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b248:	4b65      	ldr	r3, [pc, #404]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b24a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b24c:	4a64      	ldr	r2, [pc, #400]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b24e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b252:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	f003 0320 	and.w	r3, r3, #32
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d03c      	beq.n	800b2da <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	699b      	ldr	r3, [r3, #24]
 800b264:	2b00      	cmp	r3, #0
 800b266:	d01c      	beq.n	800b2a2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800b268:	4b5d      	ldr	r3, [pc, #372]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b26a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b26e:	4a5c      	ldr	r2, [pc, #368]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b270:	f043 0301 	orr.w	r3, r3, #1
 800b274:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b278:	f7fc ff48 	bl	800810c <HAL_GetTick>
 800b27c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b27e:	e008      	b.n	800b292 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b280:	f7fc ff44 	bl	800810c <HAL_GetTick>
 800b284:	4602      	mov	r2, r0
 800b286:	693b      	ldr	r3, [r7, #16]
 800b288:	1ad3      	subs	r3, r2, r3
 800b28a:	2b02      	cmp	r3, #2
 800b28c:	d901      	bls.n	800b292 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800b28e:	2303      	movs	r3, #3
 800b290:	e0fc      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800b292:	4b53      	ldr	r3, [pc, #332]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b294:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b298:	f003 0302 	and.w	r3, r3, #2
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d0ef      	beq.n	800b280 <HAL_RCC_OscConfig+0x418>
 800b2a0:	e01b      	b.n	800b2da <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800b2a2:	4b4f      	ldr	r3, [pc, #316]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b2a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b2a8:	4a4d      	ldr	r2, [pc, #308]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b2aa:	f023 0301 	bic.w	r3, r3, #1
 800b2ae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b2b2:	f7fc ff2b 	bl	800810c <HAL_GetTick>
 800b2b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b2b8:	e008      	b.n	800b2cc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800b2ba:	f7fc ff27 	bl	800810c <HAL_GetTick>
 800b2be:	4602      	mov	r2, r0
 800b2c0:	693b      	ldr	r3, [r7, #16]
 800b2c2:	1ad3      	subs	r3, r2, r3
 800b2c4:	2b02      	cmp	r3, #2
 800b2c6:	d901      	bls.n	800b2cc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800b2c8:	2303      	movs	r3, #3
 800b2ca:	e0df      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800b2cc:	4b44      	ldr	r3, [pc, #272]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b2ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800b2d2:	f003 0302 	and.w	r3, r3, #2
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	d1ef      	bne.n	800b2ba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800b2da:	687b      	ldr	r3, [r7, #4]
 800b2dc:	69db      	ldr	r3, [r3, #28]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	f000 80d3 	beq.w	800b48a <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b2e4:	4b3e      	ldr	r3, [pc, #248]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b2e6:	689b      	ldr	r3, [r3, #8]
 800b2e8:	f003 030c 	and.w	r3, r3, #12
 800b2ec:	2b0c      	cmp	r3, #12
 800b2ee:	f000 808d 	beq.w	800b40c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	69db      	ldr	r3, [r3, #28]
 800b2f6:	2b02      	cmp	r3, #2
 800b2f8:	d15a      	bne.n	800b3b0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b2fa:	4b39      	ldr	r3, [pc, #228]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	4a38      	ldr	r2, [pc, #224]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b300:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b304:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b306:	f7fc ff01 	bl	800810c <HAL_GetTick>
 800b30a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b30c:	e008      	b.n	800b320 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b30e:	f7fc fefd 	bl	800810c <HAL_GetTick>
 800b312:	4602      	mov	r2, r0
 800b314:	693b      	ldr	r3, [r7, #16]
 800b316:	1ad3      	subs	r3, r2, r3
 800b318:	2b02      	cmp	r3, #2
 800b31a:	d901      	bls.n	800b320 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 800b31c:	2303      	movs	r3, #3
 800b31e:	e0b5      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b320:	4b2f      	ldr	r3, [pc, #188]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b328:	2b00      	cmp	r3, #0
 800b32a:	d1f0      	bne.n	800b30e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b32c:	4b2c      	ldr	r3, [pc, #176]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b32e:	68da      	ldr	r2, [r3, #12]
 800b330:	4b2d      	ldr	r3, [pc, #180]	; (800b3e8 <HAL_RCC_OscConfig+0x580>)
 800b332:	4013      	ands	r3, r2
 800b334:	687a      	ldr	r2, [r7, #4]
 800b336:	6a11      	ldr	r1, [r2, #32]
 800b338:	687a      	ldr	r2, [r7, #4]
 800b33a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800b33c:	3a01      	subs	r2, #1
 800b33e:	0112      	lsls	r2, r2, #4
 800b340:	4311      	orrs	r1, r2
 800b342:	687a      	ldr	r2, [r7, #4]
 800b344:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800b346:	0212      	lsls	r2, r2, #8
 800b348:	4311      	orrs	r1, r2
 800b34a:	687a      	ldr	r2, [r7, #4]
 800b34c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800b34e:	0852      	lsrs	r2, r2, #1
 800b350:	3a01      	subs	r2, #1
 800b352:	0552      	lsls	r2, r2, #21
 800b354:	4311      	orrs	r1, r2
 800b356:	687a      	ldr	r2, [r7, #4]
 800b358:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800b35a:	0852      	lsrs	r2, r2, #1
 800b35c:	3a01      	subs	r2, #1
 800b35e:	0652      	lsls	r2, r2, #25
 800b360:	4311      	orrs	r1, r2
 800b362:	687a      	ldr	r2, [r7, #4]
 800b364:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800b366:	06d2      	lsls	r2, r2, #27
 800b368:	430a      	orrs	r2, r1
 800b36a:	491d      	ldr	r1, [pc, #116]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b36c:	4313      	orrs	r3, r2
 800b36e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b370:	4b1b      	ldr	r3, [pc, #108]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b372:	681b      	ldr	r3, [r3, #0]
 800b374:	4a1a      	ldr	r2, [pc, #104]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b376:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b37a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800b37c:	4b18      	ldr	r3, [pc, #96]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b37e:	68db      	ldr	r3, [r3, #12]
 800b380:	4a17      	ldr	r2, [pc, #92]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b382:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800b386:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b388:	f7fc fec0 	bl	800810c <HAL_GetTick>
 800b38c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b38e:	e008      	b.n	800b3a2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b390:	f7fc febc 	bl	800810c <HAL_GetTick>
 800b394:	4602      	mov	r2, r0
 800b396:	693b      	ldr	r3, [r7, #16]
 800b398:	1ad3      	subs	r3, r2, r3
 800b39a:	2b02      	cmp	r3, #2
 800b39c:	d901      	bls.n	800b3a2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800b39e:	2303      	movs	r3, #3
 800b3a0:	e074      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b3a2:	4b0f      	ldr	r3, [pc, #60]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d0f0      	beq.n	800b390 <HAL_RCC_OscConfig+0x528>
 800b3ae:	e06c      	b.n	800b48a <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b3b0:	4b0b      	ldr	r3, [pc, #44]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b3b2:	681b      	ldr	r3, [r3, #0]
 800b3b4:	4a0a      	ldr	r2, [pc, #40]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b3b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800b3ba:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800b3bc:	4b08      	ldr	r3, [pc, #32]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b3be:	68db      	ldr	r3, [r3, #12]
 800b3c0:	4a07      	ldr	r2, [pc, #28]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b3c2:	f023 0303 	bic.w	r3, r3, #3
 800b3c6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800b3c8:	4b05      	ldr	r3, [pc, #20]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b3ca:	68db      	ldr	r3, [r3, #12]
 800b3cc:	4a04      	ldr	r2, [pc, #16]	; (800b3e0 <HAL_RCC_OscConfig+0x578>)
 800b3ce:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800b3d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b3d6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b3d8:	f7fc fe98 	bl	800810c <HAL_GetTick>
 800b3dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b3de:	e00e      	b.n	800b3fe <HAL_RCC_OscConfig+0x596>
 800b3e0:	40021000 	.word	0x40021000
 800b3e4:	40007000 	.word	0x40007000
 800b3e8:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b3ec:	f7fc fe8e 	bl	800810c <HAL_GetTick>
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	693b      	ldr	r3, [r7, #16]
 800b3f4:	1ad3      	subs	r3, r2, r3
 800b3f6:	2b02      	cmp	r3, #2
 800b3f8:	d901      	bls.n	800b3fe <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800b3fa:	2303      	movs	r3, #3
 800b3fc:	e046      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800b3fe:	4b25      	ldr	r3, [pc, #148]	; (800b494 <HAL_RCC_OscConfig+0x62c>)
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b406:	2b00      	cmp	r3, #0
 800b408:	d1f0      	bne.n	800b3ec <HAL_RCC_OscConfig+0x584>
 800b40a:	e03e      	b.n	800b48a <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	69db      	ldr	r3, [r3, #28]
 800b410:	2b01      	cmp	r3, #1
 800b412:	d101      	bne.n	800b418 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 800b414:	2301      	movs	r3, #1
 800b416:	e039      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800b418:	4b1e      	ldr	r3, [pc, #120]	; (800b494 <HAL_RCC_OscConfig+0x62c>)
 800b41a:	68db      	ldr	r3, [r3, #12]
 800b41c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	f003 0203 	and.w	r2, r3, #3
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6a1b      	ldr	r3, [r3, #32]
 800b428:	429a      	cmp	r2, r3
 800b42a:	d12c      	bne.n	800b486 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b42c:	697b      	ldr	r3, [r7, #20]
 800b42e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b436:	3b01      	subs	r3, #1
 800b438:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b43a:	429a      	cmp	r2, r3
 800b43c:	d123      	bne.n	800b486 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b43e:	697b      	ldr	r3, [r7, #20]
 800b440:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b448:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800b44a:	429a      	cmp	r2, r3
 800b44c:	d11b      	bne.n	800b486 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b44e:	697b      	ldr	r3, [r7, #20]
 800b450:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b458:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800b45a:	429a      	cmp	r2, r3
 800b45c:	d113      	bne.n	800b486 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b45e:	697b      	ldr	r3, [r7, #20]
 800b460:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b468:	085b      	lsrs	r3, r3, #1
 800b46a:	3b01      	subs	r3, #1
 800b46c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800b46e:	429a      	cmp	r2, r3
 800b470:	d109      	bne.n	800b486 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800b472:	697b      	ldr	r3, [r7, #20]
 800b474:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b47c:	085b      	lsrs	r3, r3, #1
 800b47e:	3b01      	subs	r3, #1
 800b480:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800b482:	429a      	cmp	r2, r3
 800b484:	d001      	beq.n	800b48a <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800b486:	2301      	movs	r3, #1
 800b488:	e000      	b.n	800b48c <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800b48a:	2300      	movs	r3, #0
}
 800b48c:	4618      	mov	r0, r3
 800b48e:	3720      	adds	r7, #32
 800b490:	46bd      	mov	sp, r7
 800b492:	bd80      	pop	{r7, pc}
 800b494:	40021000 	.word	0x40021000

0800b498 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b498:	b580      	push	{r7, lr}
 800b49a:	b086      	sub	sp, #24
 800b49c:	af00      	add	r7, sp, #0
 800b49e:	6078      	str	r0, [r7, #4]
 800b4a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	2b00      	cmp	r3, #0
 800b4aa:	d101      	bne.n	800b4b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b4ac:	2301      	movs	r3, #1
 800b4ae:	e11e      	b.n	800b6ee <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b4b0:	4b91      	ldr	r3, [pc, #580]	; (800b6f8 <HAL_RCC_ClockConfig+0x260>)
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	f003 030f 	and.w	r3, r3, #15
 800b4b8:	683a      	ldr	r2, [r7, #0]
 800b4ba:	429a      	cmp	r2, r3
 800b4bc:	d910      	bls.n	800b4e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b4be:	4b8e      	ldr	r3, [pc, #568]	; (800b6f8 <HAL_RCC_ClockConfig+0x260>)
 800b4c0:	681b      	ldr	r3, [r3, #0]
 800b4c2:	f023 020f 	bic.w	r2, r3, #15
 800b4c6:	498c      	ldr	r1, [pc, #560]	; (800b6f8 <HAL_RCC_ClockConfig+0x260>)
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	4313      	orrs	r3, r2
 800b4cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b4ce:	4b8a      	ldr	r3, [pc, #552]	; (800b6f8 <HAL_RCC_ClockConfig+0x260>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	f003 030f 	and.w	r3, r3, #15
 800b4d6:	683a      	ldr	r2, [r7, #0]
 800b4d8:	429a      	cmp	r2, r3
 800b4da:	d001      	beq.n	800b4e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b4dc:	2301      	movs	r3, #1
 800b4de:	e106      	b.n	800b6ee <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	f003 0301 	and.w	r3, r3, #1
 800b4e8:	2b00      	cmp	r3, #0
 800b4ea:	d073      	beq.n	800b5d4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	685b      	ldr	r3, [r3, #4]
 800b4f0:	2b03      	cmp	r3, #3
 800b4f2:	d129      	bne.n	800b548 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800b4f4:	4b81      	ldr	r3, [pc, #516]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d101      	bne.n	800b504 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800b500:	2301      	movs	r3, #1
 800b502:	e0f4      	b.n	800b6ee <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800b504:	f000 f972 	bl	800b7ec <RCC_GetSysClockFreqFromPLLSource>
 800b508:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800b50a:	693b      	ldr	r3, [r7, #16]
 800b50c:	4a7c      	ldr	r2, [pc, #496]	; (800b700 <HAL_RCC_ClockConfig+0x268>)
 800b50e:	4293      	cmp	r3, r2
 800b510:	d93f      	bls.n	800b592 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b512:	4b7a      	ldr	r3, [pc, #488]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b514:	689b      	ldr	r3, [r3, #8]
 800b516:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d009      	beq.n	800b532 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b51e:	687b      	ldr	r3, [r7, #4]
 800b520:	681b      	ldr	r3, [r3, #0]
 800b522:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800b526:	2b00      	cmp	r3, #0
 800b528:	d033      	beq.n	800b592 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800b52e:	2b00      	cmp	r3, #0
 800b530:	d12f      	bne.n	800b592 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b532:	4b72      	ldr	r3, [pc, #456]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b534:	689b      	ldr	r3, [r3, #8]
 800b536:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b53a:	4a70      	ldr	r2, [pc, #448]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b53c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b540:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800b542:	2380      	movs	r3, #128	; 0x80
 800b544:	617b      	str	r3, [r7, #20]
 800b546:	e024      	b.n	800b592 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	685b      	ldr	r3, [r3, #4]
 800b54c:	2b02      	cmp	r3, #2
 800b54e:	d107      	bne.n	800b560 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800b550:	4b6a      	ldr	r3, [pc, #424]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d109      	bne.n	800b570 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b55c:	2301      	movs	r3, #1
 800b55e:	e0c6      	b.n	800b6ee <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800b560:	4b66      	ldr	r3, [pc, #408]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b562:	681b      	ldr	r3, [r3, #0]
 800b564:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d101      	bne.n	800b570 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800b56c:	2301      	movs	r3, #1
 800b56e:	e0be      	b.n	800b6ee <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800b570:	f000 f8ce 	bl	800b710 <HAL_RCC_GetSysClockFreq>
 800b574:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800b576:	693b      	ldr	r3, [r7, #16]
 800b578:	4a61      	ldr	r2, [pc, #388]	; (800b700 <HAL_RCC_ClockConfig+0x268>)
 800b57a:	4293      	cmp	r3, r2
 800b57c:	d909      	bls.n	800b592 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800b57e:	4b5f      	ldr	r3, [pc, #380]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b580:	689b      	ldr	r3, [r3, #8]
 800b582:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b586:	4a5d      	ldr	r2, [pc, #372]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b58c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800b58e:	2380      	movs	r3, #128	; 0x80
 800b590:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800b592:	4b5a      	ldr	r3, [pc, #360]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b594:	689b      	ldr	r3, [r3, #8]
 800b596:	f023 0203 	bic.w	r2, r3, #3
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	685b      	ldr	r3, [r3, #4]
 800b59e:	4957      	ldr	r1, [pc, #348]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b5a0:	4313      	orrs	r3, r2
 800b5a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b5a4:	f7fc fdb2 	bl	800810c <HAL_GetTick>
 800b5a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5aa:	e00a      	b.n	800b5c2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b5ac:	f7fc fdae 	bl	800810c <HAL_GetTick>
 800b5b0:	4602      	mov	r2, r0
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	1ad3      	subs	r3, r2, r3
 800b5b6:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5ba:	4293      	cmp	r3, r2
 800b5bc:	d901      	bls.n	800b5c2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800b5be:	2303      	movs	r3, #3
 800b5c0:	e095      	b.n	800b6ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5c2:	4b4e      	ldr	r3, [pc, #312]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b5c4:	689b      	ldr	r3, [r3, #8]
 800b5c6:	f003 020c 	and.w	r2, r3, #12
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	685b      	ldr	r3, [r3, #4]
 800b5ce:	009b      	lsls	r3, r3, #2
 800b5d0:	429a      	cmp	r2, r3
 800b5d2:	d1eb      	bne.n	800b5ac <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	f003 0302 	and.w	r3, r3, #2
 800b5dc:	2b00      	cmp	r3, #0
 800b5de:	d023      	beq.n	800b628 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f003 0304 	and.w	r3, r3, #4
 800b5e8:	2b00      	cmp	r3, #0
 800b5ea:	d005      	beq.n	800b5f8 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b5ec:	4b43      	ldr	r3, [pc, #268]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b5ee:	689b      	ldr	r3, [r3, #8]
 800b5f0:	4a42      	ldr	r2, [pc, #264]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b5f2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b5f6:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	f003 0308 	and.w	r3, r3, #8
 800b600:	2b00      	cmp	r3, #0
 800b602:	d007      	beq.n	800b614 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800b604:	4b3d      	ldr	r3, [pc, #244]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b606:	689b      	ldr	r3, [r3, #8]
 800b608:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 800b60c:	4a3b      	ldr	r2, [pc, #236]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b60e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800b612:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b614:	4b39      	ldr	r3, [pc, #228]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b616:	689b      	ldr	r3, [r3, #8]
 800b618:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	689b      	ldr	r3, [r3, #8]
 800b620:	4936      	ldr	r1, [pc, #216]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b622:	4313      	orrs	r3, r2
 800b624:	608b      	str	r3, [r1, #8]
 800b626:	e008      	b.n	800b63a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800b628:	697b      	ldr	r3, [r7, #20]
 800b62a:	2b80      	cmp	r3, #128	; 0x80
 800b62c:	d105      	bne.n	800b63a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800b62e:	4b33      	ldr	r3, [pc, #204]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b630:	689b      	ldr	r3, [r3, #8]
 800b632:	4a32      	ldr	r2, [pc, #200]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b634:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b638:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b63a:	4b2f      	ldr	r3, [pc, #188]	; (800b6f8 <HAL_RCC_ClockConfig+0x260>)
 800b63c:	681b      	ldr	r3, [r3, #0]
 800b63e:	f003 030f 	and.w	r3, r3, #15
 800b642:	683a      	ldr	r2, [r7, #0]
 800b644:	429a      	cmp	r2, r3
 800b646:	d21d      	bcs.n	800b684 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b648:	4b2b      	ldr	r3, [pc, #172]	; (800b6f8 <HAL_RCC_ClockConfig+0x260>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	f023 020f 	bic.w	r2, r3, #15
 800b650:	4929      	ldr	r1, [pc, #164]	; (800b6f8 <HAL_RCC_ClockConfig+0x260>)
 800b652:	683b      	ldr	r3, [r7, #0]
 800b654:	4313      	orrs	r3, r2
 800b656:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800b658:	f7fc fd58 	bl	800810c <HAL_GetTick>
 800b65c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b65e:	e00a      	b.n	800b676 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b660:	f7fc fd54 	bl	800810c <HAL_GetTick>
 800b664:	4602      	mov	r2, r0
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	1ad3      	subs	r3, r2, r3
 800b66a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b66e:	4293      	cmp	r3, r2
 800b670:	d901      	bls.n	800b676 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800b672:	2303      	movs	r3, #3
 800b674:	e03b      	b.n	800b6ee <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b676:	4b20      	ldr	r3, [pc, #128]	; (800b6f8 <HAL_RCC_ClockConfig+0x260>)
 800b678:	681b      	ldr	r3, [r3, #0]
 800b67a:	f003 030f 	and.w	r3, r3, #15
 800b67e:	683a      	ldr	r2, [r7, #0]
 800b680:	429a      	cmp	r2, r3
 800b682:	d1ed      	bne.n	800b660 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	f003 0304 	and.w	r3, r3, #4
 800b68c:	2b00      	cmp	r3, #0
 800b68e:	d008      	beq.n	800b6a2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b690:	4b1a      	ldr	r3, [pc, #104]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b692:	689b      	ldr	r3, [r3, #8]
 800b694:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	68db      	ldr	r3, [r3, #12]
 800b69c:	4917      	ldr	r1, [pc, #92]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b69e:	4313      	orrs	r3, r2
 800b6a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f003 0308 	and.w	r3, r3, #8
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d009      	beq.n	800b6c2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b6ae:	4b13      	ldr	r3, [pc, #76]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b6b0:	689b      	ldr	r3, [r3, #8]
 800b6b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	691b      	ldr	r3, [r3, #16]
 800b6ba:	00db      	lsls	r3, r3, #3
 800b6bc:	490f      	ldr	r1, [pc, #60]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b6be:	4313      	orrs	r3, r2
 800b6c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800b6c2:	f000 f825 	bl	800b710 <HAL_RCC_GetSysClockFreq>
 800b6c6:	4601      	mov	r1, r0
 800b6c8:	4b0c      	ldr	r3, [pc, #48]	; (800b6fc <HAL_RCC_ClockConfig+0x264>)
 800b6ca:	689b      	ldr	r3, [r3, #8]
 800b6cc:	091b      	lsrs	r3, r3, #4
 800b6ce:	f003 030f 	and.w	r3, r3, #15
 800b6d2:	4a0c      	ldr	r2, [pc, #48]	; (800b704 <HAL_RCC_ClockConfig+0x26c>)
 800b6d4:	5cd3      	ldrb	r3, [r2, r3]
 800b6d6:	f003 031f 	and.w	r3, r3, #31
 800b6da:	fa21 f303 	lsr.w	r3, r1, r3
 800b6de:	4a0a      	ldr	r2, [pc, #40]	; (800b708 <HAL_RCC_ClockConfig+0x270>)
 800b6e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800b6e2:	4b0a      	ldr	r3, [pc, #40]	; (800b70c <HAL_RCC_ClockConfig+0x274>)
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	f7fc fcc4 	bl	8008074 <HAL_InitTick>
 800b6ec:	4603      	mov	r3, r0
}
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	3718      	adds	r7, #24
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	bd80      	pop	{r7, pc}
 800b6f6:	bf00      	nop
 800b6f8:	40022000 	.word	0x40022000
 800b6fc:	40021000 	.word	0x40021000
 800b700:	04c4b400 	.word	0x04c4b400
 800b704:	08014264 	.word	0x08014264
 800b708:	20000c30 	.word	0x20000c30
 800b70c:	20000c34 	.word	0x20000c34

0800b710 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b710:	b480      	push	{r7}
 800b712:	b087      	sub	sp, #28
 800b714:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800b716:	4b2c      	ldr	r3, [pc, #176]	; (800b7c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b718:	689b      	ldr	r3, [r3, #8]
 800b71a:	f003 030c 	and.w	r3, r3, #12
 800b71e:	2b04      	cmp	r3, #4
 800b720:	d102      	bne.n	800b728 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800b722:	4b2a      	ldr	r3, [pc, #168]	; (800b7cc <HAL_RCC_GetSysClockFreq+0xbc>)
 800b724:	613b      	str	r3, [r7, #16]
 800b726:	e047      	b.n	800b7b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800b728:	4b27      	ldr	r3, [pc, #156]	; (800b7c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b72a:	689b      	ldr	r3, [r3, #8]
 800b72c:	f003 030c 	and.w	r3, r3, #12
 800b730:	2b08      	cmp	r3, #8
 800b732:	d102      	bne.n	800b73a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800b734:	4b26      	ldr	r3, [pc, #152]	; (800b7d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b736:	613b      	str	r3, [r7, #16]
 800b738:	e03e      	b.n	800b7b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800b73a:	4b23      	ldr	r3, [pc, #140]	; (800b7c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b73c:	689b      	ldr	r3, [r3, #8]
 800b73e:	f003 030c 	and.w	r3, r3, #12
 800b742:	2b0c      	cmp	r3, #12
 800b744:	d136      	bne.n	800b7b4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b746:	4b20      	ldr	r3, [pc, #128]	; (800b7c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b748:	68db      	ldr	r3, [r3, #12]
 800b74a:	f003 0303 	and.w	r3, r3, #3
 800b74e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b750:	4b1d      	ldr	r3, [pc, #116]	; (800b7c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b752:	68db      	ldr	r3, [r3, #12]
 800b754:	091b      	lsrs	r3, r3, #4
 800b756:	f003 030f 	and.w	r3, r3, #15
 800b75a:	3301      	adds	r3, #1
 800b75c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	2b03      	cmp	r3, #3
 800b762:	d10c      	bne.n	800b77e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b764:	4a1a      	ldr	r2, [pc, #104]	; (800b7d0 <HAL_RCC_GetSysClockFreq+0xc0>)
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	fbb2 f3f3 	udiv	r3, r2, r3
 800b76c:	4a16      	ldr	r2, [pc, #88]	; (800b7c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b76e:	68d2      	ldr	r2, [r2, #12]
 800b770:	0a12      	lsrs	r2, r2, #8
 800b772:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b776:	fb02 f303 	mul.w	r3, r2, r3
 800b77a:	617b      	str	r3, [r7, #20]
      break;
 800b77c:	e00c      	b.n	800b798 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b77e:	4a13      	ldr	r2, [pc, #76]	; (800b7cc <HAL_RCC_GetSysClockFreq+0xbc>)
 800b780:	68bb      	ldr	r3, [r7, #8]
 800b782:	fbb2 f3f3 	udiv	r3, r2, r3
 800b786:	4a10      	ldr	r2, [pc, #64]	; (800b7c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b788:	68d2      	ldr	r2, [r2, #12]
 800b78a:	0a12      	lsrs	r2, r2, #8
 800b78c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b790:	fb02 f303 	mul.w	r3, r2, r3
 800b794:	617b      	str	r3, [r7, #20]
      break;
 800b796:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b798:	4b0b      	ldr	r3, [pc, #44]	; (800b7c8 <HAL_RCC_GetSysClockFreq+0xb8>)
 800b79a:	68db      	ldr	r3, [r3, #12]
 800b79c:	0e5b      	lsrs	r3, r3, #25
 800b79e:	f003 0303 	and.w	r3, r3, #3
 800b7a2:	3301      	adds	r3, #1
 800b7a4:	005b      	lsls	r3, r3, #1
 800b7a6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800b7a8:	697a      	ldr	r2, [r7, #20]
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7b0:	613b      	str	r3, [r7, #16]
 800b7b2:	e001      	b.n	800b7b8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800b7b8:	693b      	ldr	r3, [r7, #16]
}
 800b7ba:	4618      	mov	r0, r3
 800b7bc:	371c      	adds	r7, #28
 800b7be:	46bd      	mov	sp, r7
 800b7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c4:	4770      	bx	lr
 800b7c6:	bf00      	nop
 800b7c8:	40021000 	.word	0x40021000
 800b7cc:	00f42400 	.word	0x00f42400
 800b7d0:	007a1200 	.word	0x007a1200

0800b7d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b7d8:	4b03      	ldr	r3, [pc, #12]	; (800b7e8 <HAL_RCC_GetHCLKFreq+0x14>)
 800b7da:	681b      	ldr	r3, [r3, #0]
}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e4:	4770      	bx	lr
 800b7e6:	bf00      	nop
 800b7e8:	20000c30 	.word	0x20000c30

0800b7ec <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800b7ec:	b480      	push	{r7}
 800b7ee:	b087      	sub	sp, #28
 800b7f0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800b7f2:	4b1e      	ldr	r3, [pc, #120]	; (800b86c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b7f4:	68db      	ldr	r3, [r3, #12]
 800b7f6:	f003 0303 	and.w	r3, r3, #3
 800b7fa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800b7fc:	4b1b      	ldr	r3, [pc, #108]	; (800b86c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b7fe:	68db      	ldr	r3, [r3, #12]
 800b800:	091b      	lsrs	r3, r3, #4
 800b802:	f003 030f 	and.w	r3, r3, #15
 800b806:	3301      	adds	r3, #1
 800b808:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800b80a:	693b      	ldr	r3, [r7, #16]
 800b80c:	2b03      	cmp	r3, #3
 800b80e:	d10c      	bne.n	800b82a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b810:	4a17      	ldr	r2, [pc, #92]	; (800b870 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	fbb2 f3f3 	udiv	r3, r2, r3
 800b818:	4a14      	ldr	r2, [pc, #80]	; (800b86c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b81a:	68d2      	ldr	r2, [r2, #12]
 800b81c:	0a12      	lsrs	r2, r2, #8
 800b81e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b822:	fb02 f303 	mul.w	r3, r2, r3
 800b826:	617b      	str	r3, [r7, #20]
    break;
 800b828:	e00c      	b.n	800b844 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800b82a:	4a12      	ldr	r2, [pc, #72]	; (800b874 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	fbb2 f3f3 	udiv	r3, r2, r3
 800b832:	4a0e      	ldr	r2, [pc, #56]	; (800b86c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b834:	68d2      	ldr	r2, [r2, #12]
 800b836:	0a12      	lsrs	r2, r2, #8
 800b838:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b83c:	fb02 f303 	mul.w	r3, r2, r3
 800b840:	617b      	str	r3, [r7, #20]
    break;
 800b842:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800b844:	4b09      	ldr	r3, [pc, #36]	; (800b86c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800b846:	68db      	ldr	r3, [r3, #12]
 800b848:	0e5b      	lsrs	r3, r3, #25
 800b84a:	f003 0303 	and.w	r3, r3, #3
 800b84e:	3301      	adds	r3, #1
 800b850:	005b      	lsls	r3, r3, #1
 800b852:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800b854:	697a      	ldr	r2, [r7, #20]
 800b856:	68bb      	ldr	r3, [r7, #8]
 800b858:	fbb2 f3f3 	udiv	r3, r2, r3
 800b85c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800b85e:	687b      	ldr	r3, [r7, #4]
}
 800b860:	4618      	mov	r0, r3
 800b862:	371c      	adds	r7, #28
 800b864:	46bd      	mov	sp, r7
 800b866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86a:	4770      	bx	lr
 800b86c:	40021000 	.word	0x40021000
 800b870:	007a1200 	.word	0x007a1200
 800b874:	00f42400 	.word	0x00f42400

0800b878 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b086      	sub	sp, #24
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800b880:	2300      	movs	r3, #0
 800b882:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800b884:	2300      	movs	r3, #0
 800b886:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800b890:	2b00      	cmp	r3, #0
 800b892:	f000 8098 	beq.w	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b896:	2300      	movs	r3, #0
 800b898:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b89a:	4b43      	ldr	r3, [pc, #268]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b89c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b89e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	d10d      	bne.n	800b8c2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b8a6:	4b40      	ldr	r3, [pc, #256]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b8a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8aa:	4a3f      	ldr	r2, [pc, #252]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b8ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b8b0:	6593      	str	r3, [r2, #88]	; 0x58
 800b8b2:	4b3d      	ldr	r3, [pc, #244]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b8b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b8b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b8ba:	60bb      	str	r3, [r7, #8]
 800b8bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b8be:	2301      	movs	r3, #1
 800b8c0:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800b8c2:	4b3a      	ldr	r3, [pc, #232]	; (800b9ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	4a39      	ldr	r2, [pc, #228]	; (800b9ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b8c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b8cc:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800b8ce:	f7fc fc1d 	bl	800810c <HAL_GetTick>
 800b8d2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b8d4:	e009      	b.n	800b8ea <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b8d6:	f7fc fc19 	bl	800810c <HAL_GetTick>
 800b8da:	4602      	mov	r2, r0
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	1ad3      	subs	r3, r2, r3
 800b8e0:	2b02      	cmp	r3, #2
 800b8e2:	d902      	bls.n	800b8ea <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800b8e4:	2303      	movs	r3, #3
 800b8e6:	74fb      	strb	r3, [r7, #19]
        break;
 800b8e8:	e005      	b.n	800b8f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800b8ea:	4b30      	ldr	r3, [pc, #192]	; (800b9ac <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d0ef      	beq.n	800b8d6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800b8f6:	7cfb      	ldrb	r3, [r7, #19]
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d159      	bne.n	800b9b0 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800b8fc:	4b2a      	ldr	r3, [pc, #168]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b8fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b902:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b906:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800b908:	697b      	ldr	r3, [r7, #20]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d01e      	beq.n	800b94c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b912:	697a      	ldr	r2, [r7, #20]
 800b914:	429a      	cmp	r2, r3
 800b916:	d019      	beq.n	800b94c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800b918:	4b23      	ldr	r3, [pc, #140]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b91a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b91e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b922:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800b924:	4b20      	ldr	r3, [pc, #128]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b926:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b92a:	4a1f      	ldr	r2, [pc, #124]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b92c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b930:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800b934:	4b1c      	ldr	r3, [pc, #112]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b936:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b93a:	4a1b      	ldr	r2, [pc, #108]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b93c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b940:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800b944:	4a18      	ldr	r2, [pc, #96]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b946:	697b      	ldr	r3, [r7, #20]
 800b948:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800b94c:	697b      	ldr	r3, [r7, #20]
 800b94e:	f003 0301 	and.w	r3, r3, #1
 800b952:	2b00      	cmp	r3, #0
 800b954:	d016      	beq.n	800b984 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b956:	f7fc fbd9 	bl	800810c <HAL_GetTick>
 800b95a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b95c:	e00b      	b.n	800b976 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b95e:	f7fc fbd5 	bl	800810c <HAL_GetTick>
 800b962:	4602      	mov	r2, r0
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	1ad3      	subs	r3, r2, r3
 800b968:	f241 3288 	movw	r2, #5000	; 0x1388
 800b96c:	4293      	cmp	r3, r2
 800b96e:	d902      	bls.n	800b976 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800b970:	2303      	movs	r3, #3
 800b972:	74fb      	strb	r3, [r7, #19]
            break;
 800b974:	e006      	b.n	800b984 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800b976:	4b0c      	ldr	r3, [pc, #48]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b978:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b97c:	f003 0302 	and.w	r3, r3, #2
 800b980:	2b00      	cmp	r3, #0
 800b982:	d0ec      	beq.n	800b95e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800b984:	7cfb      	ldrb	r3, [r7, #19]
 800b986:	2b00      	cmp	r3, #0
 800b988:	d10b      	bne.n	800b9a2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b98a:	4b07      	ldr	r3, [pc, #28]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b98c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800b990:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b998:	4903      	ldr	r1, [pc, #12]	; (800b9a8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800b99a:	4313      	orrs	r3, r2
 800b99c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800b9a0:	e008      	b.n	800b9b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800b9a2:	7cfb      	ldrb	r3, [r7, #19]
 800b9a4:	74bb      	strb	r3, [r7, #18]
 800b9a6:	e005      	b.n	800b9b4 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800b9a8:	40021000 	.word	0x40021000
 800b9ac:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b9b0:	7cfb      	ldrb	r3, [r7, #19]
 800b9b2:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b9b4:	7c7b      	ldrb	r3, [r7, #17]
 800b9b6:	2b01      	cmp	r3, #1
 800b9b8:	d105      	bne.n	800b9c6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b9ba:	4baf      	ldr	r3, [pc, #700]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b9be:	4aae      	ldr	r2, [pc, #696]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b9c4:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	f003 0301 	and.w	r3, r3, #1
 800b9ce:	2b00      	cmp	r3, #0
 800b9d0:	d00a      	beq.n	800b9e8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b9d2:	4ba9      	ldr	r3, [pc, #676]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9d8:	f023 0203 	bic.w	r2, r3, #3
 800b9dc:	687b      	ldr	r3, [r7, #4]
 800b9de:	685b      	ldr	r3, [r3, #4]
 800b9e0:	49a5      	ldr	r1, [pc, #660]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9e2:	4313      	orrs	r3, r2
 800b9e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	f003 0302 	and.w	r3, r3, #2
 800b9f0:	2b00      	cmp	r3, #0
 800b9f2:	d00a      	beq.n	800ba0a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800b9f4:	4ba0      	ldr	r3, [pc, #640]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800b9f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9fa:	f023 020c 	bic.w	r2, r3, #12
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	689b      	ldr	r3, [r3, #8]
 800ba02:	499d      	ldr	r1, [pc, #628]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba04:	4313      	orrs	r3, r2
 800ba06:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	f003 0304 	and.w	r3, r3, #4
 800ba12:	2b00      	cmp	r3, #0
 800ba14:	d00a      	beq.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800ba16:	4b98      	ldr	r3, [pc, #608]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba18:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba1c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	68db      	ldr	r3, [r3, #12]
 800ba24:	4994      	ldr	r1, [pc, #592]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba26:	4313      	orrs	r3, r2
 800ba28:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	f003 0308 	and.w	r3, r3, #8
 800ba34:	2b00      	cmp	r3, #0
 800ba36:	d00a      	beq.n	800ba4e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ba38:	4b8f      	ldr	r3, [pc, #572]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba3e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	691b      	ldr	r3, [r3, #16]
 800ba46:	498c      	ldr	r1, [pc, #560]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba48:	4313      	orrs	r3, r2
 800ba4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	f003 0310 	and.w	r3, r3, #16
 800ba56:	2b00      	cmp	r3, #0
 800ba58:	d00a      	beq.n	800ba70 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800ba5a:	4b87      	ldr	r3, [pc, #540]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	695b      	ldr	r3, [r3, #20]
 800ba68:	4983      	ldr	r1, [pc, #524]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba6a:	4313      	orrs	r3, r2
 800ba6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	f003 0320 	and.w	r3, r3, #32
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d00a      	beq.n	800ba92 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ba7c:	4b7e      	ldr	r3, [pc, #504]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ba82:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	699b      	ldr	r3, [r3, #24]
 800ba8a:	497b      	ldr	r1, [pc, #492]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800ba8c:	4313      	orrs	r3, r2
 800ba8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d00a      	beq.n	800bab4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800ba9e:	4b76      	ldr	r3, [pc, #472]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800baa0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800baa4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	69db      	ldr	r3, [r3, #28]
 800baac:	4972      	ldr	r1, [pc, #456]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800baae:	4313      	orrs	r3, r2
 800bab0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bab4:	687b      	ldr	r3, [r7, #4]
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800babc:	2b00      	cmp	r3, #0
 800babe:	d00a      	beq.n	800bad6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bac0:	4b6d      	ldr	r3, [pc, #436]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bac6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	6a1b      	ldr	r3, [r3, #32]
 800bace:	496a      	ldr	r1, [pc, #424]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bad0:	4313      	orrs	r3, r2
 800bad2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bade:	2b00      	cmp	r3, #0
 800bae0:	d00a      	beq.n	800baf8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bae2:	4b65      	ldr	r3, [pc, #404]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bae8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800baf0:	4961      	ldr	r1, [pc, #388]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800baf2:	4313      	orrs	r3, r2
 800baf4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	681b      	ldr	r3, [r3, #0]
 800bafc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bb00:	2b00      	cmp	r3, #0
 800bb02:	d00a      	beq.n	800bb1a <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bb04:	4b5c      	ldr	r3, [pc, #368]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb06:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bb0a:	f023 0203 	bic.w	r2, r3, #3
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb12:	4959      	ldr	r1, [pc, #356]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb14:	4313      	orrs	r3, r2
 800bb16:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d00a      	beq.n	800bb3c <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bb26:	4b54      	ldr	r3, [pc, #336]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb2c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800bb30:	687b      	ldr	r3, [r7, #4]
 800bb32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bb34:	4950      	ldr	r1, [pc, #320]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb36:	4313      	orrs	r3, r2
 800bb38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d015      	beq.n	800bb74 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800bb48:	4b4b      	ldr	r3, [pc, #300]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb4e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb56:	4948      	ldr	r1, [pc, #288]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb58:	4313      	orrs	r3, r2
 800bb5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800bb66:	d105      	bne.n	800bb74 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bb68:	4b43      	ldr	r3, [pc, #268]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb6a:	68db      	ldr	r3, [r3, #12]
 800bb6c:	4a42      	ldr	r2, [pc, #264]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bb72:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	681b      	ldr	r3, [r3, #0]
 800bb78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d015      	beq.n	800bbac <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800bb80:	4b3d      	ldr	r3, [pc, #244]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bb86:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb8e:	493a      	ldr	r1, [pc, #232]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bb90:	4313      	orrs	r3, r2
 800bb92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bb9e:	d105      	bne.n	800bbac <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bba0:	4b35      	ldr	r3, [pc, #212]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bba2:	68db      	ldr	r3, [r3, #12]
 800bba4:	4a34      	ldr	r2, [pc, #208]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bba6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bbaa:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d015      	beq.n	800bbe4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800bbb8:	4b2f      	ldr	r3, [pc, #188]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bbba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbbe:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbc6:	492c      	ldr	r1, [pc, #176]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bbc8:	4313      	orrs	r3, r2
 800bbca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbd2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800bbd6:	d105      	bne.n	800bbe4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bbd8:	4b27      	ldr	r3, [pc, #156]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bbda:	68db      	ldr	r3, [r3, #12]
 800bbdc:	4a26      	ldr	r2, [pc, #152]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bbde:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bbe2:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	d015      	beq.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800bbf0:	4b21      	ldr	r3, [pc, #132]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bbf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bbf6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bbfe:	491e      	ldr	r1, [pc, #120]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bc00:	4313      	orrs	r3, r2
 800bc02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc0a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bc0e:	d105      	bne.n	800bc1c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc10:	4b19      	ldr	r3, [pc, #100]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bc12:	68db      	ldr	r3, [r3, #12]
 800bc14:	4a18      	ldr	r2, [pc, #96]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bc16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc1a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	681b      	ldr	r3, [r3, #0]
 800bc20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d015      	beq.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800bc28:	4b13      	ldr	r3, [pc, #76]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bc2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc2e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc36:	4910      	ldr	r1, [pc, #64]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bc38:	4313      	orrs	r3, r2
 800bc3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc42:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800bc46:	d105      	bne.n	800bc54 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bc48:	4b0b      	ldr	r3, [pc, #44]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bc4a:	68db      	ldr	r3, [r3, #12]
 800bc4c:	4a0a      	ldr	r2, [pc, #40]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bc4e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bc52:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	681b      	ldr	r3, [r3, #0]
 800bc58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800bc5c:	2b00      	cmp	r3, #0
 800bc5e:	d018      	beq.n	800bc92 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800bc60:	4b05      	ldr	r3, [pc, #20]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bc62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bc66:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc6e:	4902      	ldr	r1, [pc, #8]	; (800bc78 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800bc70:	4313      	orrs	r3, r2
 800bc72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800bc76:	e001      	b.n	800bc7c <HAL_RCCEx_PeriphCLKConfig+0x404>
 800bc78:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bc80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bc84:	d105      	bne.n	800bc92 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bc86:	4b21      	ldr	r3, [pc, #132]	; (800bd0c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bc88:	68db      	ldr	r3, [r3, #12]
 800bc8a:	4a20      	ldr	r2, [pc, #128]	; (800bd0c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bc8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bc90:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d015      	beq.n	800bcca <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800bc9e:	4b1b      	ldr	r3, [pc, #108]	; (800bd0c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bca4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800bca8:	687b      	ldr	r3, [r7, #4]
 800bcaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bcac:	4917      	ldr	r1, [pc, #92]	; (800bd0c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bcae:	4313      	orrs	r3, r2
 800bcb0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800bcb4:	687b      	ldr	r3, [r7, #4]
 800bcb6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bcb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bcbc:	d105      	bne.n	800bcca <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800bcbe:	4b13      	ldr	r3, [pc, #76]	; (800bd0c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bcc0:	68db      	ldr	r3, [r3, #12]
 800bcc2:	4a12      	ldr	r2, [pc, #72]	; (800bd0c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bcc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bcc8:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	681b      	ldr	r3, [r3, #0]
 800bcce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800bcd2:	2b00      	cmp	r3, #0
 800bcd4:	d015      	beq.n	800bd02 <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800bcd6:	4b0d      	ldr	r3, [pc, #52]	; (800bd0c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bcd8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800bcdc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bce4:	4909      	ldr	r1, [pc, #36]	; (800bd0c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bce6:	4313      	orrs	r3, r2
 800bce8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcf0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800bcf4:	d105      	bne.n	800bd02 <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800bcf6:	4b05      	ldr	r3, [pc, #20]	; (800bd0c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bcf8:	68db      	ldr	r3, [r3, #12]
 800bcfa:	4a04      	ldr	r2, [pc, #16]	; (800bd0c <HAL_RCCEx_PeriphCLKConfig+0x494>)
 800bcfc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bd00:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800bd02:	7cbb      	ldrb	r3, [r7, #18]
}
 800bd04:	4618      	mov	r0, r3
 800bd06:	3718      	adds	r7, #24
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	bd80      	pop	{r7, pc}
 800bd0c:	40021000 	.word	0x40021000

0800bd10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bd10:	b580      	push	{r7, lr}
 800bd12:	b084      	sub	sp, #16
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d101      	bne.n	800bd22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bd1e:	2301      	movs	r3, #1
 800bd20:	e084      	b.n	800be2c <HAL_SPI_Init+0x11c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	2200      	movs	r2, #0
 800bd26:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bd2e:	b2db      	uxtb	r3, r3
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d106      	bne.n	800bd42 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bd34:	687b      	ldr	r3, [r7, #4]
 800bd36:	2200      	movs	r2, #0
 800bd38:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f7fb fb97 	bl	8007470 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	2202      	movs	r2, #2
 800bd46:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	681a      	ldr	r2, [r3, #0]
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd58:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	68db      	ldr	r3, [r3, #12]
 800bd5e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bd62:	d902      	bls.n	800bd6a <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bd64:	2300      	movs	r3, #0
 800bd66:	60fb      	str	r3, [r7, #12]
 800bd68:	e002      	b.n	800bd70 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bd6a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800bd6e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	68db      	ldr	r3, [r3, #12]
 800bd74:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800bd78:	d007      	beq.n	800bd8a <HAL_SPI_Init+0x7a>
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	68db      	ldr	r3, [r3, #12]
 800bd7e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bd82:	d002      	beq.n	800bd8a <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	2200      	movs	r2, #0
 800bd88:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d10b      	bne.n	800bdaa <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	68db      	ldr	r3, [r3, #12]
 800bd96:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bd9a:	d903      	bls.n	800bda4 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	2202      	movs	r2, #2
 800bda0:	631a      	str	r2, [r3, #48]	; 0x30
 800bda2:	e002      	b.n	800bdaa <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	2201      	movs	r2, #1
 800bda8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	685a      	ldr	r2, [r3, #4]
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	689b      	ldr	r3, [r3, #8]
 800bdb2:	431a      	orrs	r2, r3
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	691b      	ldr	r3, [r3, #16]
 800bdb8:	431a      	orrs	r2, r3
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	695b      	ldr	r3, [r3, #20]
 800bdbe:	431a      	orrs	r2, r3
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	699b      	ldr	r3, [r3, #24]
 800bdc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bdc8:	431a      	orrs	r2, r3
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	69db      	ldr	r3, [r3, #28]
 800bdce:	431a      	orrs	r2, r3
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	6a1b      	ldr	r3, [r3, #32]
 800bdd4:	ea42 0103 	orr.w	r1, r2, r3
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	430a      	orrs	r2, r1
 800bde2:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 800bde4:	687b      	ldr	r3, [r7, #4]
 800bde6:	699b      	ldr	r3, [r3, #24]
 800bde8:	0c1b      	lsrs	r3, r3, #16
 800bdea:	f003 0204 	and.w	r2, r3, #4
 800bdee:	687b      	ldr	r3, [r7, #4]
 800bdf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bdf2:	431a      	orrs	r2, r3
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdf8:	431a      	orrs	r2, r3
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	68db      	ldr	r3, [r3, #12]
 800bdfe:	ea42 0103 	orr.w	r1, r2, r3
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	68fa      	ldr	r2, [r7, #12]
 800be08:	430a      	orrs	r2, r1
 800be0a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	69da      	ldr	r2, [r3, #28]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800be1a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	2200      	movs	r2, #0
 800be20:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	2201      	movs	r2, #1
 800be26:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800be2a:	2300      	movs	r3, #0
}
 800be2c:	4618      	mov	r0, r3
 800be2e:	3710      	adds	r7, #16
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}

0800be34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b082      	sub	sp, #8
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	2b00      	cmp	r3, #0
 800be40:	d101      	bne.n	800be46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800be42:	2301      	movs	r3, #1
 800be44:	e049      	b.n	800beda <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be4c:	b2db      	uxtb	r3, r3
 800be4e:	2b00      	cmp	r3, #0
 800be50:	d106      	bne.n	800be60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	2200      	movs	r2, #0
 800be56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800be5a:	6878      	ldr	r0, [r7, #4]
 800be5c:	f7fb fff0 	bl	8007e40 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2202      	movs	r2, #2
 800be64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	681a      	ldr	r2, [r3, #0]
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	3304      	adds	r3, #4
 800be70:	4619      	mov	r1, r3
 800be72:	4610      	mov	r0, r2
 800be74:	f000 ff62 	bl	800cd3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2201      	movs	r2, #1
 800be7c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	2201      	movs	r2, #1
 800be84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	2201      	movs	r2, #1
 800be8c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800be90:	687b      	ldr	r3, [r7, #4]
 800be92:	2201      	movs	r2, #1
 800be94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2201      	movs	r2, #1
 800be9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	2201      	movs	r2, #1
 800bea4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	2201      	movs	r2, #1
 800beac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	2201      	movs	r2, #1
 800beb4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	2201      	movs	r2, #1
 800bebc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	2201      	movs	r2, #1
 800bec4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	2201      	movs	r2, #1
 800becc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	2201      	movs	r2, #1
 800bed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bed8:	2300      	movs	r3, #0
}
 800beda:	4618      	mov	r0, r3
 800bedc:	3708      	adds	r7, #8
 800bede:	46bd      	mov	sp, r7
 800bee0:	bd80      	pop	{r7, pc}
	...

0800bee4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800bee4:	b480      	push	{r7}
 800bee6:	b085      	sub	sp, #20
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bef2:	b2db      	uxtb	r3, r3
 800bef4:	2b01      	cmp	r3, #1
 800bef6:	d001      	beq.n	800befc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800bef8:	2301      	movs	r3, #1
 800befa:	e019      	b.n	800bf30 <HAL_TIM_Base_Start+0x4c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	2202      	movs	r2, #2
 800bf00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	681b      	ldr	r3, [r3, #0]
 800bf08:	689a      	ldr	r2, [r3, #8]
 800bf0a:	4b0c      	ldr	r3, [pc, #48]	; (800bf3c <HAL_TIM_Base_Start+0x58>)
 800bf0c:	4013      	ands	r3, r2
 800bf0e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bf10:	68fb      	ldr	r3, [r7, #12]
 800bf12:	2b06      	cmp	r3, #6
 800bf14:	d00b      	beq.n	800bf2e <HAL_TIM_Base_Start+0x4a>
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bf1c:	d007      	beq.n	800bf2e <HAL_TIM_Base_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	681a      	ldr	r2, [r3, #0]
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	f042 0201 	orr.w	r2, r2, #1
 800bf2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bf2e:	2300      	movs	r3, #0
}
 800bf30:	4618      	mov	r0, r3
 800bf32:	3714      	adds	r7, #20
 800bf34:	46bd      	mov	sp, r7
 800bf36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3a:	4770      	bx	lr
 800bf3c:	00010007 	.word	0x00010007

0800bf40 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800bf40:	b480      	push	{r7}
 800bf42:	b083      	sub	sp, #12
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	6a1a      	ldr	r2, [r3, #32]
 800bf4e:	f241 1311 	movw	r3, #4369	; 0x1111
 800bf52:	4013      	ands	r3, r2
 800bf54:	2b00      	cmp	r3, #0
 800bf56:	d10f      	bne.n	800bf78 <HAL_TIM_Base_Stop+0x38>
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	6a1a      	ldr	r2, [r3, #32]
 800bf5e:	f244 4344 	movw	r3, #17476	; 0x4444
 800bf62:	4013      	ands	r3, r2
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d107      	bne.n	800bf78 <HAL_TIM_Base_Stop+0x38>
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	681a      	ldr	r2, [r3, #0]
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	f022 0201 	bic.w	r2, r2, #1
 800bf76:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	2201      	movs	r2, #1
 800bf7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800bf80:	2300      	movs	r3, #0
}
 800bf82:	4618      	mov	r0, r3
 800bf84:	370c      	adds	r7, #12
 800bf86:	46bd      	mov	sp, r7
 800bf88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8c:	4770      	bx	lr
	...

0800bf90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bf90:	b480      	push	{r7}
 800bf92:	b085      	sub	sp, #20
 800bf94:	af00      	add	r7, sp, #0
 800bf96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bf9e:	b2db      	uxtb	r3, r3
 800bfa0:	2b01      	cmp	r3, #1
 800bfa2:	d001      	beq.n	800bfa8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bfa4:	2301      	movs	r3, #1
 800bfa6:	e021      	b.n	800bfec <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	2202      	movs	r2, #2
 800bfac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	681b      	ldr	r3, [r3, #0]
 800bfb4:	68da      	ldr	r2, [r3, #12]
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	681b      	ldr	r3, [r3, #0]
 800bfba:	f042 0201 	orr.w	r2, r2, #1
 800bfbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	689a      	ldr	r2, [r3, #8]
 800bfc6:	4b0c      	ldr	r3, [pc, #48]	; (800bff8 <HAL_TIM_Base_Start_IT+0x68>)
 800bfc8:	4013      	ands	r3, r2
 800bfca:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	2b06      	cmp	r3, #6
 800bfd0:	d00b      	beq.n	800bfea <HAL_TIM_Base_Start_IT+0x5a>
 800bfd2:	68fb      	ldr	r3, [r7, #12]
 800bfd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bfd8:	d007      	beq.n	800bfea <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	681a      	ldr	r2, [r3, #0]
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	f042 0201 	orr.w	r2, r2, #1
 800bfe8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bfea:	2300      	movs	r3, #0
}
 800bfec:	4618      	mov	r0, r3
 800bfee:	3714      	adds	r7, #20
 800bff0:	46bd      	mov	sp, r7
 800bff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff6:	4770      	bx	lr
 800bff8:	00010007 	.word	0x00010007

0800bffc <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800bffc:	b480      	push	{r7}
 800bffe:	b083      	sub	sp, #12
 800c000:	af00      	add	r7, sp, #0
 800c002:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	68da      	ldr	r2, [r3, #12]
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	f022 0201 	bic.w	r2, r2, #1
 800c012:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	6a1a      	ldr	r2, [r3, #32]
 800c01a:	f241 1311 	movw	r3, #4369	; 0x1111
 800c01e:	4013      	ands	r3, r2
 800c020:	2b00      	cmp	r3, #0
 800c022:	d10f      	bne.n	800c044 <HAL_TIM_Base_Stop_IT+0x48>
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	6a1a      	ldr	r2, [r3, #32]
 800c02a:	f244 4344 	movw	r3, #17476	; 0x4444
 800c02e:	4013      	ands	r3, r2
 800c030:	2b00      	cmp	r3, #0
 800c032:	d107      	bne.n	800c044 <HAL_TIM_Base_Stop_IT+0x48>
 800c034:	687b      	ldr	r3, [r7, #4]
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	681a      	ldr	r2, [r3, #0]
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f022 0201 	bic.w	r2, r2, #1
 800c042:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2201      	movs	r2, #1
 800c048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c04c:	2300      	movs	r3, #0
}
 800c04e:	4618      	mov	r0, r3
 800c050:	370c      	adds	r7, #12
 800c052:	46bd      	mov	sp, r7
 800c054:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c058:	4770      	bx	lr

0800c05a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c05a:	b580      	push	{r7, lr}
 800c05c:	b082      	sub	sp, #8
 800c05e:	af00      	add	r7, sp, #0
 800c060:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	2b00      	cmp	r3, #0
 800c066:	d101      	bne.n	800c06c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c068:	2301      	movs	r3, #1
 800c06a:	e049      	b.n	800c100 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c072:	b2db      	uxtb	r3, r3
 800c074:	2b00      	cmp	r3, #0
 800c076:	d106      	bne.n	800c086 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	2200      	movs	r2, #0
 800c07c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c080:	6878      	ldr	r0, [r7, #4]
 800c082:	f000 f841 	bl	800c108 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	2202      	movs	r2, #2
 800c08a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	681a      	ldr	r2, [r3, #0]
 800c092:	687b      	ldr	r3, [r7, #4]
 800c094:	3304      	adds	r3, #4
 800c096:	4619      	mov	r1, r3
 800c098:	4610      	mov	r0, r2
 800c09a:	f000 fe4f 	bl	800cd3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	2201      	movs	r2, #1
 800c0a2:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	2201      	movs	r2, #1
 800c0aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	2201      	movs	r2, #1
 800c0b2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	2201      	movs	r2, #1
 800c0ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	2201      	movs	r2, #1
 800c0c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c0c6:	687b      	ldr	r3, [r7, #4]
 800c0c8:	2201      	movs	r2, #1
 800c0ca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	2201      	movs	r2, #1
 800c0d2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	2201      	movs	r2, #1
 800c0da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	2201      	movs	r2, #1
 800c0e2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	2201      	movs	r2, #1
 800c0ea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	2201      	movs	r2, #1
 800c0f2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	2201      	movs	r2, #1
 800c0fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c0fe:	2300      	movs	r3, #0
}
 800c100:	4618      	mov	r0, r3
 800c102:	3708      	adds	r7, #8
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}

0800c108 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c108:	b480      	push	{r7}
 800c10a:	b083      	sub	sp, #12
 800c10c:	af00      	add	r7, sp, #0
 800c10e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c110:	bf00      	nop
 800c112:	370c      	adds	r7, #12
 800c114:	46bd      	mov	sp, r7
 800c116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c11a:	4770      	bx	lr

0800c11c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c11c:	b580      	push	{r7, lr}
 800c11e:	b084      	sub	sp, #16
 800c120:	af00      	add	r7, sp, #0
 800c122:	6078      	str	r0, [r7, #4]
 800c124:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800c126:	683b      	ldr	r3, [r7, #0]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	d109      	bne.n	800c140 <HAL_TIM_PWM_Start+0x24>
 800c12c:	687b      	ldr	r3, [r7, #4]
 800c12e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800c132:	b2db      	uxtb	r3, r3
 800c134:	2b01      	cmp	r3, #1
 800c136:	bf14      	ite	ne
 800c138:	2301      	movne	r3, #1
 800c13a:	2300      	moveq	r3, #0
 800c13c:	b2db      	uxtb	r3, r3
 800c13e:	e03c      	b.n	800c1ba <HAL_TIM_PWM_Start+0x9e>
 800c140:	683b      	ldr	r3, [r7, #0]
 800c142:	2b04      	cmp	r3, #4
 800c144:	d109      	bne.n	800c15a <HAL_TIM_PWM_Start+0x3e>
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800c14c:	b2db      	uxtb	r3, r3
 800c14e:	2b01      	cmp	r3, #1
 800c150:	bf14      	ite	ne
 800c152:	2301      	movne	r3, #1
 800c154:	2300      	moveq	r3, #0
 800c156:	b2db      	uxtb	r3, r3
 800c158:	e02f      	b.n	800c1ba <HAL_TIM_PWM_Start+0x9e>
 800c15a:	683b      	ldr	r3, [r7, #0]
 800c15c:	2b08      	cmp	r3, #8
 800c15e:	d109      	bne.n	800c174 <HAL_TIM_PWM_Start+0x58>
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800c166:	b2db      	uxtb	r3, r3
 800c168:	2b01      	cmp	r3, #1
 800c16a:	bf14      	ite	ne
 800c16c:	2301      	movne	r3, #1
 800c16e:	2300      	moveq	r3, #0
 800c170:	b2db      	uxtb	r3, r3
 800c172:	e022      	b.n	800c1ba <HAL_TIM_PWM_Start+0x9e>
 800c174:	683b      	ldr	r3, [r7, #0]
 800c176:	2b0c      	cmp	r3, #12
 800c178:	d109      	bne.n	800c18e <HAL_TIM_PWM_Start+0x72>
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800c180:	b2db      	uxtb	r3, r3
 800c182:	2b01      	cmp	r3, #1
 800c184:	bf14      	ite	ne
 800c186:	2301      	movne	r3, #1
 800c188:	2300      	moveq	r3, #0
 800c18a:	b2db      	uxtb	r3, r3
 800c18c:	e015      	b.n	800c1ba <HAL_TIM_PWM_Start+0x9e>
 800c18e:	683b      	ldr	r3, [r7, #0]
 800c190:	2b10      	cmp	r3, #16
 800c192:	d109      	bne.n	800c1a8 <HAL_TIM_PWM_Start+0x8c>
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800c19a:	b2db      	uxtb	r3, r3
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	bf14      	ite	ne
 800c1a0:	2301      	movne	r3, #1
 800c1a2:	2300      	moveq	r3, #0
 800c1a4:	b2db      	uxtb	r3, r3
 800c1a6:	e008      	b.n	800c1ba <HAL_TIM_PWM_Start+0x9e>
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800c1ae:	b2db      	uxtb	r3, r3
 800c1b0:	2b01      	cmp	r3, #1
 800c1b2:	bf14      	ite	ne
 800c1b4:	2301      	movne	r3, #1
 800c1b6:	2300      	moveq	r3, #0
 800c1b8:	b2db      	uxtb	r3, r3
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d001      	beq.n	800c1c2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800c1be:	2301      	movs	r3, #1
 800c1c0:	e073      	b.n	800c2aa <HAL_TIM_PWM_Start+0x18e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800c1c2:	683b      	ldr	r3, [r7, #0]
 800c1c4:	2b00      	cmp	r3, #0
 800c1c6:	d104      	bne.n	800c1d2 <HAL_TIM_PWM_Start+0xb6>
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	2202      	movs	r2, #2
 800c1cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c1d0:	e023      	b.n	800c21a <HAL_TIM_PWM_Start+0xfe>
 800c1d2:	683b      	ldr	r3, [r7, #0]
 800c1d4:	2b04      	cmp	r3, #4
 800c1d6:	d104      	bne.n	800c1e2 <HAL_TIM_PWM_Start+0xc6>
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	2202      	movs	r2, #2
 800c1dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c1e0:	e01b      	b.n	800c21a <HAL_TIM_PWM_Start+0xfe>
 800c1e2:	683b      	ldr	r3, [r7, #0]
 800c1e4:	2b08      	cmp	r3, #8
 800c1e6:	d104      	bne.n	800c1f2 <HAL_TIM_PWM_Start+0xd6>
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	2202      	movs	r2, #2
 800c1ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c1f0:	e013      	b.n	800c21a <HAL_TIM_PWM_Start+0xfe>
 800c1f2:	683b      	ldr	r3, [r7, #0]
 800c1f4:	2b0c      	cmp	r3, #12
 800c1f6:	d104      	bne.n	800c202 <HAL_TIM_PWM_Start+0xe6>
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	2202      	movs	r2, #2
 800c1fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c200:	e00b      	b.n	800c21a <HAL_TIM_PWM_Start+0xfe>
 800c202:	683b      	ldr	r3, [r7, #0]
 800c204:	2b10      	cmp	r3, #16
 800c206:	d104      	bne.n	800c212 <HAL_TIM_PWM_Start+0xf6>
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	2202      	movs	r2, #2
 800c20c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c210:	e003      	b.n	800c21a <HAL_TIM_PWM_Start+0xfe>
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	2202      	movs	r2, #2
 800c216:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	2201      	movs	r2, #1
 800c220:	6839      	ldr	r1, [r7, #0]
 800c222:	4618      	mov	r0, r3
 800c224:	f001 fab4 	bl	800d790 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	4a21      	ldr	r2, [pc, #132]	; (800c2b4 <HAL_TIM_PWM_Start+0x198>)
 800c22e:	4293      	cmp	r3, r2
 800c230:	d018      	beq.n	800c264 <HAL_TIM_PWM_Start+0x148>
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	681b      	ldr	r3, [r3, #0]
 800c236:	4a20      	ldr	r2, [pc, #128]	; (800c2b8 <HAL_TIM_PWM_Start+0x19c>)
 800c238:	4293      	cmp	r3, r2
 800c23a:	d013      	beq.n	800c264 <HAL_TIM_PWM_Start+0x148>
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	681b      	ldr	r3, [r3, #0]
 800c240:	4a1e      	ldr	r2, [pc, #120]	; (800c2bc <HAL_TIM_PWM_Start+0x1a0>)
 800c242:	4293      	cmp	r3, r2
 800c244:	d00e      	beq.n	800c264 <HAL_TIM_PWM_Start+0x148>
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	4a1d      	ldr	r2, [pc, #116]	; (800c2c0 <HAL_TIM_PWM_Start+0x1a4>)
 800c24c:	4293      	cmp	r3, r2
 800c24e:	d009      	beq.n	800c264 <HAL_TIM_PWM_Start+0x148>
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	4a1b      	ldr	r2, [pc, #108]	; (800c2c4 <HAL_TIM_PWM_Start+0x1a8>)
 800c256:	4293      	cmp	r3, r2
 800c258:	d004      	beq.n	800c264 <HAL_TIM_PWM_Start+0x148>
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	4a1a      	ldr	r2, [pc, #104]	; (800c2c8 <HAL_TIM_PWM_Start+0x1ac>)
 800c260:	4293      	cmp	r3, r2
 800c262:	d101      	bne.n	800c268 <HAL_TIM_PWM_Start+0x14c>
 800c264:	2301      	movs	r3, #1
 800c266:	e000      	b.n	800c26a <HAL_TIM_PWM_Start+0x14e>
 800c268:	2300      	movs	r3, #0
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	d007      	beq.n	800c27e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c27c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	681b      	ldr	r3, [r3, #0]
 800c282:	689a      	ldr	r2, [r3, #8]
 800c284:	4b11      	ldr	r3, [pc, #68]	; (800c2cc <HAL_TIM_PWM_Start+0x1b0>)
 800c286:	4013      	ands	r3, r2
 800c288:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	2b06      	cmp	r3, #6
 800c28e:	d00b      	beq.n	800c2a8 <HAL_TIM_PWM_Start+0x18c>
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c296:	d007      	beq.n	800c2a8 <HAL_TIM_PWM_Start+0x18c>
  {
    __HAL_TIM_ENABLE(htim);
 800c298:	687b      	ldr	r3, [r7, #4]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	681a      	ldr	r2, [r3, #0]
 800c29e:	687b      	ldr	r3, [r7, #4]
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f042 0201 	orr.w	r2, r2, #1
 800c2a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c2a8:	2300      	movs	r3, #0
}
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	3710      	adds	r7, #16
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	40012c00 	.word	0x40012c00
 800c2b8:	40013400 	.word	0x40013400
 800c2bc:	40014000 	.word	0x40014000
 800c2c0:	40014400 	.word	0x40014400
 800c2c4:	40014800 	.word	0x40014800
 800c2c8:	40015000 	.word	0x40015000
 800c2cc:	00010007 	.word	0x00010007

0800c2d0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c2d0:	b580      	push	{r7, lr}
 800c2d2:	b082      	sub	sp, #8
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
 800c2d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	2200      	movs	r2, #0
 800c2e0:	6839      	ldr	r1, [r7, #0]
 800c2e2:	4618      	mov	r0, r3
 800c2e4:	f001 fa54 	bl	800d790 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	4a40      	ldr	r2, [pc, #256]	; (800c3f0 <HAL_TIM_PWM_Stop+0x120>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d018      	beq.n	800c324 <HAL_TIM_PWM_Stop+0x54>
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	4a3f      	ldr	r2, [pc, #252]	; (800c3f4 <HAL_TIM_PWM_Stop+0x124>)
 800c2f8:	4293      	cmp	r3, r2
 800c2fa:	d013      	beq.n	800c324 <HAL_TIM_PWM_Stop+0x54>
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	4a3d      	ldr	r2, [pc, #244]	; (800c3f8 <HAL_TIM_PWM_Stop+0x128>)
 800c302:	4293      	cmp	r3, r2
 800c304:	d00e      	beq.n	800c324 <HAL_TIM_PWM_Stop+0x54>
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	4a3c      	ldr	r2, [pc, #240]	; (800c3fc <HAL_TIM_PWM_Stop+0x12c>)
 800c30c:	4293      	cmp	r3, r2
 800c30e:	d009      	beq.n	800c324 <HAL_TIM_PWM_Stop+0x54>
 800c310:	687b      	ldr	r3, [r7, #4]
 800c312:	681b      	ldr	r3, [r3, #0]
 800c314:	4a3a      	ldr	r2, [pc, #232]	; (800c400 <HAL_TIM_PWM_Stop+0x130>)
 800c316:	4293      	cmp	r3, r2
 800c318:	d004      	beq.n	800c324 <HAL_TIM_PWM_Stop+0x54>
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	4a39      	ldr	r2, [pc, #228]	; (800c404 <HAL_TIM_PWM_Stop+0x134>)
 800c320:	4293      	cmp	r3, r2
 800c322:	d101      	bne.n	800c328 <HAL_TIM_PWM_Stop+0x58>
 800c324:	2301      	movs	r3, #1
 800c326:	e000      	b.n	800c32a <HAL_TIM_PWM_Stop+0x5a>
 800c328:	2300      	movs	r3, #0
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	d017      	beq.n	800c35e <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	6a1a      	ldr	r2, [r3, #32]
 800c334:	f241 1311 	movw	r3, #4369	; 0x1111
 800c338:	4013      	ands	r3, r2
 800c33a:	2b00      	cmp	r3, #0
 800c33c:	d10f      	bne.n	800c35e <HAL_TIM_PWM_Stop+0x8e>
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	6a1a      	ldr	r2, [r3, #32]
 800c344:	f244 4344 	movw	r3, #17476	; 0x4444
 800c348:	4013      	ands	r3, r2
 800c34a:	2b00      	cmp	r3, #0
 800c34c:	d107      	bne.n	800c35e <HAL_TIM_PWM_Stop+0x8e>
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c35c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	6a1a      	ldr	r2, [r3, #32]
 800c364:	f241 1311 	movw	r3, #4369	; 0x1111
 800c368:	4013      	ands	r3, r2
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	d10f      	bne.n	800c38e <HAL_TIM_PWM_Stop+0xbe>
 800c36e:	687b      	ldr	r3, [r7, #4]
 800c370:	681b      	ldr	r3, [r3, #0]
 800c372:	6a1a      	ldr	r2, [r3, #32]
 800c374:	f244 4344 	movw	r3, #17476	; 0x4444
 800c378:	4013      	ands	r3, r2
 800c37a:	2b00      	cmp	r3, #0
 800c37c:	d107      	bne.n	800c38e <HAL_TIM_PWM_Stop+0xbe>
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	681a      	ldr	r2, [r3, #0]
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f022 0201 	bic.w	r2, r2, #1
 800c38c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	2b00      	cmp	r3, #0
 800c392:	d104      	bne.n	800c39e <HAL_TIM_PWM_Stop+0xce>
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	2201      	movs	r2, #1
 800c398:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c39c:	e023      	b.n	800c3e6 <HAL_TIM_PWM_Stop+0x116>
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	2b04      	cmp	r3, #4
 800c3a2:	d104      	bne.n	800c3ae <HAL_TIM_PWM_Stop+0xde>
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	2201      	movs	r2, #1
 800c3a8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c3ac:	e01b      	b.n	800c3e6 <HAL_TIM_PWM_Stop+0x116>
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	2b08      	cmp	r3, #8
 800c3b2:	d104      	bne.n	800c3be <HAL_TIM_PWM_Stop+0xee>
 800c3b4:	687b      	ldr	r3, [r7, #4]
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c3bc:	e013      	b.n	800c3e6 <HAL_TIM_PWM_Stop+0x116>
 800c3be:	683b      	ldr	r3, [r7, #0]
 800c3c0:	2b0c      	cmp	r3, #12
 800c3c2:	d104      	bne.n	800c3ce <HAL_TIM_PWM_Stop+0xfe>
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	2201      	movs	r2, #1
 800c3c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c3cc:	e00b      	b.n	800c3e6 <HAL_TIM_PWM_Stop+0x116>
 800c3ce:	683b      	ldr	r3, [r7, #0]
 800c3d0:	2b10      	cmp	r3, #16
 800c3d2:	d104      	bne.n	800c3de <HAL_TIM_PWM_Stop+0x10e>
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	2201      	movs	r2, #1
 800c3d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c3dc:	e003      	b.n	800c3e6 <HAL_TIM_PWM_Stop+0x116>
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	2201      	movs	r2, #1
 800c3e2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Return function status */
  return HAL_OK;
 800c3e6:	2300      	movs	r3, #0
}
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	3708      	adds	r7, #8
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd80      	pop	{r7, pc}
 800c3f0:	40012c00 	.word	0x40012c00
 800c3f4:	40013400 	.word	0x40013400
 800c3f8:	40014000 	.word	0x40014000
 800c3fc:	40014400 	.word	0x40014400
 800c400:	40014800 	.word	0x40014800
 800c404:	40015000 	.word	0x40015000

0800c408 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800c408:	b580      	push	{r7, lr}
 800c40a:	b086      	sub	sp, #24
 800c40c:	af00      	add	r7, sp, #0
 800c40e:	6078      	str	r0, [r7, #4]
 800c410:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	2b00      	cmp	r3, #0
 800c416:	d101      	bne.n	800c41c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800c418:	2301      	movs	r3, #1
 800c41a:	e097      	b.n	800c54c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c422:	b2db      	uxtb	r3, r3
 800c424:	2b00      	cmp	r3, #0
 800c426:	d106      	bne.n	800c436 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2200      	movs	r2, #0
 800c42c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800c430:	6878      	ldr	r0, [r7, #4]
 800c432:	f7fb fcb1 	bl	8007d98 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	2202      	movs	r2, #2
 800c43a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	689b      	ldr	r3, [r3, #8]
 800c444:	687a      	ldr	r2, [r7, #4]
 800c446:	6812      	ldr	r2, [r2, #0]
 800c448:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 800c44c:	f023 0307 	bic.w	r3, r3, #7
 800c450:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	681a      	ldr	r2, [r3, #0]
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	3304      	adds	r3, #4
 800c45a:	4619      	mov	r1, r3
 800c45c:	4610      	mov	r0, r2
 800c45e:	f000 fc6d 	bl	800cd3c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c462:	687b      	ldr	r3, [r7, #4]
 800c464:	681b      	ldr	r3, [r3, #0]
 800c466:	689b      	ldr	r3, [r3, #8]
 800c468:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800c46a:	687b      	ldr	r3, [r7, #4]
 800c46c:	681b      	ldr	r3, [r3, #0]
 800c46e:	699b      	ldr	r3, [r3, #24]
 800c470:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800c472:	687b      	ldr	r3, [r7, #4]
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	6a1b      	ldr	r3, [r3, #32]
 800c478:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800c47a:	683b      	ldr	r3, [r7, #0]
 800c47c:	681b      	ldr	r3, [r3, #0]
 800c47e:	697a      	ldr	r2, [r7, #20]
 800c480:	4313      	orrs	r3, r2
 800c482:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800c484:	693b      	ldr	r3, [r7, #16]
 800c486:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c48a:	f023 0303 	bic.w	r3, r3, #3
 800c48e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	689a      	ldr	r2, [r3, #8]
 800c494:	683b      	ldr	r3, [r7, #0]
 800c496:	699b      	ldr	r3, [r3, #24]
 800c498:	021b      	lsls	r3, r3, #8
 800c49a:	4313      	orrs	r3, r2
 800c49c:	693a      	ldr	r2, [r7, #16]
 800c49e:	4313      	orrs	r3, r2
 800c4a0:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800c4a2:	693b      	ldr	r3, [r7, #16]
 800c4a4:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800c4a8:	f023 030c 	bic.w	r3, r3, #12
 800c4ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800c4ae:	693b      	ldr	r3, [r7, #16]
 800c4b0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c4b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c4b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800c4ba:	683b      	ldr	r3, [r7, #0]
 800c4bc:	68da      	ldr	r2, [r3, #12]
 800c4be:	683b      	ldr	r3, [r7, #0]
 800c4c0:	69db      	ldr	r3, [r3, #28]
 800c4c2:	021b      	lsls	r3, r3, #8
 800c4c4:	4313      	orrs	r3, r2
 800c4c6:	693a      	ldr	r2, [r7, #16]
 800c4c8:	4313      	orrs	r3, r2
 800c4ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800c4cc:	683b      	ldr	r3, [r7, #0]
 800c4ce:	691b      	ldr	r3, [r3, #16]
 800c4d0:	011a      	lsls	r2, r3, #4
 800c4d2:	683b      	ldr	r3, [r7, #0]
 800c4d4:	6a1b      	ldr	r3, [r3, #32]
 800c4d6:	031b      	lsls	r3, r3, #12
 800c4d8:	4313      	orrs	r3, r2
 800c4da:	693a      	ldr	r2, [r7, #16]
 800c4dc:	4313      	orrs	r3, r2
 800c4de:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800c4e6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800c4ee:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800c4f0:	683b      	ldr	r3, [r7, #0]
 800c4f2:	685a      	ldr	r2, [r3, #4]
 800c4f4:	683b      	ldr	r3, [r7, #0]
 800c4f6:	695b      	ldr	r3, [r3, #20]
 800c4f8:	011b      	lsls	r3, r3, #4
 800c4fa:	4313      	orrs	r3, r2
 800c4fc:	68fa      	ldr	r2, [r7, #12]
 800c4fe:	4313      	orrs	r3, r2
 800c500:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	697a      	ldr	r2, [r7, #20]
 800c508:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	693a      	ldr	r2, [r7, #16]
 800c510:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	68fa      	ldr	r2, [r7, #12]
 800c518:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	2201      	movs	r2, #1
 800c51e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c522:	687b      	ldr	r3, [r7, #4]
 800c524:	2201      	movs	r2, #1
 800c526:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	2201      	movs	r2, #1
 800c52e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2201      	movs	r2, #1
 800c536:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2201      	movs	r2, #1
 800c53e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	2201      	movs	r2, #1
 800c546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c54a:	2300      	movs	r3, #0
}
 800c54c:	4618      	mov	r0, r3
 800c54e:	3718      	adds	r7, #24
 800c550:	46bd      	mov	sp, r7
 800c552:	bd80      	pop	{r7, pc}

0800c554 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c554:	b580      	push	{r7, lr}
 800c556:	b082      	sub	sp, #8
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	691b      	ldr	r3, [r3, #16]
 800c562:	f003 0302 	and.w	r3, r3, #2
 800c566:	2b02      	cmp	r3, #2
 800c568:	d122      	bne.n	800c5b0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	68db      	ldr	r3, [r3, #12]
 800c570:	f003 0302 	and.w	r3, r3, #2
 800c574:	2b02      	cmp	r3, #2
 800c576:	d11b      	bne.n	800c5b0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	f06f 0202 	mvn.w	r2, #2
 800c580:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	2201      	movs	r2, #1
 800c586:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	699b      	ldr	r3, [r3, #24]
 800c58e:	f003 0303 	and.w	r3, r3, #3
 800c592:	2b00      	cmp	r3, #0
 800c594:	d003      	beq.n	800c59e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c596:	6878      	ldr	r0, [r7, #4]
 800c598:	f000 fbb2 	bl	800cd00 <HAL_TIM_IC_CaptureCallback>
 800c59c:	e005      	b.n	800c5aa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c59e:	6878      	ldr	r0, [r7, #4]
 800c5a0:	f000 fba4 	bl	800ccec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5a4:	6878      	ldr	r0, [r7, #4]
 800c5a6:	f000 fbb5 	bl	800cd14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	2200      	movs	r2, #0
 800c5ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	691b      	ldr	r3, [r3, #16]
 800c5b6:	f003 0304 	and.w	r3, r3, #4
 800c5ba:	2b04      	cmp	r3, #4
 800c5bc:	d122      	bne.n	800c604 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	68db      	ldr	r3, [r3, #12]
 800c5c4:	f003 0304 	and.w	r3, r3, #4
 800c5c8:	2b04      	cmp	r3, #4
 800c5ca:	d11b      	bne.n	800c604 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	f06f 0204 	mvn.w	r2, #4
 800c5d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	2202      	movs	r2, #2
 800c5da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	699b      	ldr	r3, [r3, #24]
 800c5e2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d003      	beq.n	800c5f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	f000 fb88 	bl	800cd00 <HAL_TIM_IC_CaptureCallback>
 800c5f0:	e005      	b.n	800c5fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f000 fb7a 	bl	800ccec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c5f8:	6878      	ldr	r0, [r7, #4]
 800c5fa:	f000 fb8b 	bl	800cd14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	2200      	movs	r2, #0
 800c602:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	681b      	ldr	r3, [r3, #0]
 800c608:	691b      	ldr	r3, [r3, #16]
 800c60a:	f003 0308 	and.w	r3, r3, #8
 800c60e:	2b08      	cmp	r3, #8
 800c610:	d122      	bne.n	800c658 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	681b      	ldr	r3, [r3, #0]
 800c616:	68db      	ldr	r3, [r3, #12]
 800c618:	f003 0308 	and.w	r3, r3, #8
 800c61c:	2b08      	cmp	r3, #8
 800c61e:	d11b      	bne.n	800c658 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	681b      	ldr	r3, [r3, #0]
 800c624:	f06f 0208 	mvn.w	r2, #8
 800c628:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	2204      	movs	r2, #4
 800c62e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	69db      	ldr	r3, [r3, #28]
 800c636:	f003 0303 	and.w	r3, r3, #3
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d003      	beq.n	800c646 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	f000 fb5e 	bl	800cd00 <HAL_TIM_IC_CaptureCallback>
 800c644:	e005      	b.n	800c652 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c646:	6878      	ldr	r0, [r7, #4]
 800c648:	f000 fb50 	bl	800ccec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c64c:	6878      	ldr	r0, [r7, #4]
 800c64e:	f000 fb61 	bl	800cd14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	2200      	movs	r2, #0
 800c656:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	691b      	ldr	r3, [r3, #16]
 800c65e:	f003 0310 	and.w	r3, r3, #16
 800c662:	2b10      	cmp	r3, #16
 800c664:	d122      	bne.n	800c6ac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	681b      	ldr	r3, [r3, #0]
 800c66a:	68db      	ldr	r3, [r3, #12]
 800c66c:	f003 0310 	and.w	r3, r3, #16
 800c670:	2b10      	cmp	r3, #16
 800c672:	d11b      	bne.n	800c6ac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	f06f 0210 	mvn.w	r2, #16
 800c67c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	2208      	movs	r2, #8
 800c682:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	69db      	ldr	r3, [r3, #28]
 800c68a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c68e:	2b00      	cmp	r3, #0
 800c690:	d003      	beq.n	800c69a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c692:	6878      	ldr	r0, [r7, #4]
 800c694:	f000 fb34 	bl	800cd00 <HAL_TIM_IC_CaptureCallback>
 800c698:	e005      	b.n	800c6a6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c69a:	6878      	ldr	r0, [r7, #4]
 800c69c:	f000 fb26 	bl	800ccec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c6a0:	6878      	ldr	r0, [r7, #4]
 800c6a2:	f000 fb37 	bl	800cd14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	2200      	movs	r2, #0
 800c6aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	691b      	ldr	r3, [r3, #16]
 800c6b2:	f003 0301 	and.w	r3, r3, #1
 800c6b6:	2b01      	cmp	r3, #1
 800c6b8:	d10e      	bne.n	800c6d8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	68db      	ldr	r3, [r3, #12]
 800c6c0:	f003 0301 	and.w	r3, r3, #1
 800c6c4:	2b01      	cmp	r3, #1
 800c6c6:	d107      	bne.n	800c6d8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	f06f 0201 	mvn.w	r2, #1
 800c6d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c6d2:	6878      	ldr	r0, [r7, #4]
 800c6d4:	f000 fb00 	bl	800ccd8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	691b      	ldr	r3, [r3, #16]
 800c6de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6e2:	2b80      	cmp	r3, #128	; 0x80
 800c6e4:	d10e      	bne.n	800c704 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	68db      	ldr	r3, [r3, #12]
 800c6ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c6f0:	2b80      	cmp	r3, #128	; 0x80
 800c6f2:	d107      	bne.n	800c704 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c6fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c6fe:	6878      	ldr	r0, [r7, #4]
 800c700:	f001 f9be 	bl	800da80 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	691b      	ldr	r3, [r3, #16]
 800c70a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c70e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c712:	d10e      	bne.n	800c732 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	68db      	ldr	r3, [r3, #12]
 800c71a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c71e:	2b80      	cmp	r3, #128	; 0x80
 800c720:	d107      	bne.n	800c732 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	681b      	ldr	r3, [r3, #0]
 800c726:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c72a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c72c:	6878      	ldr	r0, [r7, #4]
 800c72e:	f001 f9b1 	bl	800da94 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c732:	687b      	ldr	r3, [r7, #4]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	691b      	ldr	r3, [r3, #16]
 800c738:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c73c:	2b40      	cmp	r3, #64	; 0x40
 800c73e:	d10e      	bne.n	800c75e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	68db      	ldr	r3, [r3, #12]
 800c746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c74a:	2b40      	cmp	r3, #64	; 0x40
 800c74c:	d107      	bne.n	800c75e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	681b      	ldr	r3, [r3, #0]
 800c752:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c756:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c758:	6878      	ldr	r0, [r7, #4]
 800c75a:	f000 fae5 	bl	800cd28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	691b      	ldr	r3, [r3, #16]
 800c764:	f003 0320 	and.w	r3, r3, #32
 800c768:	2b20      	cmp	r3, #32
 800c76a:	d10e      	bne.n	800c78a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	681b      	ldr	r3, [r3, #0]
 800c770:	68db      	ldr	r3, [r3, #12]
 800c772:	f003 0320 	and.w	r3, r3, #32
 800c776:	2b20      	cmp	r3, #32
 800c778:	d107      	bne.n	800c78a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c77a:	687b      	ldr	r3, [r7, #4]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	f06f 0220 	mvn.w	r2, #32
 800c782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c784:	6878      	ldr	r0, [r7, #4]
 800c786:	f001 f971 	bl	800da6c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 800c78a:	687b      	ldr	r3, [r7, #4]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	691b      	ldr	r3, [r3, #16]
 800c790:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c794:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c798:	d10f      	bne.n	800c7ba <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	68db      	ldr	r3, [r3, #12]
 800c7a0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c7a4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c7a8:	d107      	bne.n	800c7ba <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800c7b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800c7b4:	6878      	ldr	r0, [r7, #4]
 800c7b6:	f001 f977 	bl	800daa8 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	691b      	ldr	r3, [r3, #16]
 800c7c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c7c4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c7c8:	d10f      	bne.n	800c7ea <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c7d4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800c7d8:	d107      	bne.n	800c7ea <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 800c7e2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800c7e4:	6878      	ldr	r0, [r7, #4]
 800c7e6:	f001 f969 	bl	800dabc <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	691b      	ldr	r3, [r3, #16]
 800c7f0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c7f4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c7f8:	d10f      	bne.n	800c81a <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800c7fa:	687b      	ldr	r3, [r7, #4]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	68db      	ldr	r3, [r3, #12]
 800c800:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c804:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c808:	d107      	bne.n	800c81a <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 800c812:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800c814:	6878      	ldr	r0, [r7, #4]
 800c816:	f001 f95b 	bl	800dad0 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800c81a:	687b      	ldr	r3, [r7, #4]
 800c81c:	681b      	ldr	r3, [r3, #0]
 800c81e:	691b      	ldr	r3, [r3, #16]
 800c820:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c824:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c828:	d10f      	bne.n	800c84a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	68db      	ldr	r3, [r3, #12]
 800c830:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c834:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c838:	d107      	bne.n	800c84a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 800c842:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800c844:	6878      	ldr	r0, [r7, #4]
 800c846:	f001 f94d 	bl	800dae4 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c84a:	bf00      	nop
 800c84c:	3708      	adds	r7, #8
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}
	...

0800c854 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c854:	b580      	push	{r7, lr}
 800c856:	b084      	sub	sp, #16
 800c858:	af00      	add	r7, sp, #0
 800c85a:	60f8      	str	r0, [r7, #12]
 800c85c:	60b9      	str	r1, [r7, #8]
 800c85e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c866:	2b01      	cmp	r3, #1
 800c868:	d101      	bne.n	800c86e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800c86a:	2302      	movs	r3, #2
 800c86c:	e0fd      	b.n	800ca6a <HAL_TIM_PWM_ConfigChannel+0x216>
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	2201      	movs	r2, #1
 800c872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	2b14      	cmp	r3, #20
 800c87a:	f200 80f0 	bhi.w	800ca5e <HAL_TIM_PWM_ConfigChannel+0x20a>
 800c87e:	a201      	add	r2, pc, #4	; (adr r2, 800c884 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800c880:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c884:	0800c8d9 	.word	0x0800c8d9
 800c888:	0800ca5f 	.word	0x0800ca5f
 800c88c:	0800ca5f 	.word	0x0800ca5f
 800c890:	0800ca5f 	.word	0x0800ca5f
 800c894:	0800c919 	.word	0x0800c919
 800c898:	0800ca5f 	.word	0x0800ca5f
 800c89c:	0800ca5f 	.word	0x0800ca5f
 800c8a0:	0800ca5f 	.word	0x0800ca5f
 800c8a4:	0800c95b 	.word	0x0800c95b
 800c8a8:	0800ca5f 	.word	0x0800ca5f
 800c8ac:	0800ca5f 	.word	0x0800ca5f
 800c8b0:	0800ca5f 	.word	0x0800ca5f
 800c8b4:	0800c99b 	.word	0x0800c99b
 800c8b8:	0800ca5f 	.word	0x0800ca5f
 800c8bc:	0800ca5f 	.word	0x0800ca5f
 800c8c0:	0800ca5f 	.word	0x0800ca5f
 800c8c4:	0800c9dd 	.word	0x0800c9dd
 800c8c8:	0800ca5f 	.word	0x0800ca5f
 800c8cc:	0800ca5f 	.word	0x0800ca5f
 800c8d0:	0800ca5f 	.word	0x0800ca5f
 800c8d4:	0800ca1d 	.word	0x0800ca1d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	68b9      	ldr	r1, [r7, #8]
 800c8de:	4618      	mov	r0, r3
 800c8e0:	f000 fad4 	bl	800ce8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	699a      	ldr	r2, [r3, #24]
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	f042 0208 	orr.w	r2, r2, #8
 800c8f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	681b      	ldr	r3, [r3, #0]
 800c8f8:	699a      	ldr	r2, [r3, #24]
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f022 0204 	bic.w	r2, r2, #4
 800c902:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	6999      	ldr	r1, [r3, #24]
 800c90a:	68bb      	ldr	r3, [r7, #8]
 800c90c:	691a      	ldr	r2, [r3, #16]
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	430a      	orrs	r2, r1
 800c914:	619a      	str	r2, [r3, #24]
      break;
 800c916:	e0a3      	b.n	800ca60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c918:	68fb      	ldr	r3, [r7, #12]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	68b9      	ldr	r1, [r7, #8]
 800c91e:	4618      	mov	r0, r3
 800c920:	f000 fb4e 	bl	800cfc0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	699a      	ldr	r2, [r3, #24]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c932:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	699a      	ldr	r2, [r3, #24]
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c942:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	681b      	ldr	r3, [r3, #0]
 800c948:	6999      	ldr	r1, [r3, #24]
 800c94a:	68bb      	ldr	r3, [r7, #8]
 800c94c:	691b      	ldr	r3, [r3, #16]
 800c94e:	021a      	lsls	r2, r3, #8
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	681b      	ldr	r3, [r3, #0]
 800c954:	430a      	orrs	r2, r1
 800c956:	619a      	str	r2, [r3, #24]
      break;
 800c958:	e082      	b.n	800ca60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	681b      	ldr	r3, [r3, #0]
 800c95e:	68b9      	ldr	r1, [r7, #8]
 800c960:	4618      	mov	r0, r3
 800c962:	f000 fbc1 	bl	800d0e8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	681b      	ldr	r3, [r3, #0]
 800c96a:	69da      	ldr	r2, [r3, #28]
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	f042 0208 	orr.w	r2, r2, #8
 800c974:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c976:	68fb      	ldr	r3, [r7, #12]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	69da      	ldr	r2, [r3, #28]
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	f022 0204 	bic.w	r2, r2, #4
 800c984:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	69d9      	ldr	r1, [r3, #28]
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	691a      	ldr	r2, [r3, #16]
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	430a      	orrs	r2, r1
 800c996:	61da      	str	r2, [r3, #28]
      break;
 800c998:	e062      	b.n	800ca60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	681b      	ldr	r3, [r3, #0]
 800c99e:	68b9      	ldr	r1, [r7, #8]
 800c9a0:	4618      	mov	r0, r3
 800c9a2:	f000 fc33 	bl	800d20c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c9a6:	68fb      	ldr	r3, [r7, #12]
 800c9a8:	681b      	ldr	r3, [r3, #0]
 800c9aa:	69da      	ldr	r2, [r3, #28]
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c9b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c9b6:	68fb      	ldr	r3, [r7, #12]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	69da      	ldr	r2, [r3, #28]
 800c9bc:	68fb      	ldr	r3, [r7, #12]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c9c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c9c6:	68fb      	ldr	r3, [r7, #12]
 800c9c8:	681b      	ldr	r3, [r3, #0]
 800c9ca:	69d9      	ldr	r1, [r3, #28]
 800c9cc:	68bb      	ldr	r3, [r7, #8]
 800c9ce:	691b      	ldr	r3, [r3, #16]
 800c9d0:	021a      	lsls	r2, r3, #8
 800c9d2:	68fb      	ldr	r3, [r7, #12]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	430a      	orrs	r2, r1
 800c9d8:	61da      	str	r2, [r3, #28]
      break;
 800c9da:	e041      	b.n	800ca60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	68b9      	ldr	r1, [r7, #8]
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	f000 fca6 	bl	800d334 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c9ee:	68fb      	ldr	r3, [r7, #12]
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	f042 0208 	orr.w	r2, r2, #8
 800c9f6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	681b      	ldr	r3, [r3, #0]
 800ca02:	f022 0204 	bic.w	r2, r2, #4
 800ca06:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800ca08:	68fb      	ldr	r3, [r7, #12]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800ca0e:	68bb      	ldr	r3, [r7, #8]
 800ca10:	691a      	ldr	r2, [r3, #16]
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	430a      	orrs	r2, r1
 800ca18:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800ca1a:	e021      	b.n	800ca60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800ca1c:	68fb      	ldr	r3, [r7, #12]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	68b9      	ldr	r1, [r7, #8]
 800ca22:	4618      	mov	r0, r3
 800ca24:	f000 fcf0 	bl	800d408 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800ca36:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	681b      	ldr	r3, [r3, #0]
 800ca3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800ca46:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	681b      	ldr	r3, [r3, #0]
 800ca4c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800ca4e:	68bb      	ldr	r3, [r7, #8]
 800ca50:	691b      	ldr	r3, [r3, #16]
 800ca52:	021a      	lsls	r2, r3, #8
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	430a      	orrs	r2, r1
 800ca5a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800ca5c:	e000      	b.n	800ca60 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 800ca5e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	2200      	movs	r2, #0
 800ca64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ca68:	2300      	movs	r3, #0
}
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	3710      	adds	r7, #16
 800ca6e:	46bd      	mov	sp, r7
 800ca70:	bd80      	pop	{r7, pc}
 800ca72:	bf00      	nop

0800ca74 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ca74:	b580      	push	{r7, lr}
 800ca76:	b084      	sub	sp, #16
 800ca78:	af00      	add	r7, sp, #0
 800ca7a:	6078      	str	r0, [r7, #4]
 800ca7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ca84:	2b01      	cmp	r3, #1
 800ca86:	d101      	bne.n	800ca8c <HAL_TIM_ConfigClockSource+0x18>
 800ca88:	2302      	movs	r3, #2
 800ca8a:	e0d2      	b.n	800cc32 <HAL_TIM_ConfigClockSource+0x1be>
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	2201      	movs	r2, #1
 800ca90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	2202      	movs	r2, #2
 800ca98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ca9c:	687b      	ldr	r3, [r7, #4]
 800ca9e:	681b      	ldr	r3, [r3, #0]
 800caa0:	689b      	ldr	r3, [r3, #8]
 800caa2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800caa4:	68fb      	ldr	r3, [r7, #12]
 800caa6:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 800caaa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800caae:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cab6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	681b      	ldr	r3, [r3, #0]
 800cabc:	68fa      	ldr	r2, [r7, #12]
 800cabe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800cac0:	683b      	ldr	r3, [r7, #0]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cac8:	f000 80a9 	beq.w	800cc1e <HAL_TIM_ConfigClockSource+0x1aa>
 800cacc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cad0:	d81a      	bhi.n	800cb08 <HAL_TIM_ConfigClockSource+0x94>
 800cad2:	2b30      	cmp	r3, #48	; 0x30
 800cad4:	f000 809a 	beq.w	800cc0c <HAL_TIM_ConfigClockSource+0x198>
 800cad8:	2b30      	cmp	r3, #48	; 0x30
 800cada:	d809      	bhi.n	800caf0 <HAL_TIM_ConfigClockSource+0x7c>
 800cadc:	2b10      	cmp	r3, #16
 800cade:	f000 8095 	beq.w	800cc0c <HAL_TIM_ConfigClockSource+0x198>
 800cae2:	2b20      	cmp	r3, #32
 800cae4:	f000 8092 	beq.w	800cc0c <HAL_TIM_ConfigClockSource+0x198>
 800cae8:	2b00      	cmp	r3, #0
 800caea:	f000 808f 	beq.w	800cc0c <HAL_TIM_ConfigClockSource+0x198>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800caee:	e097      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800caf0:	2b50      	cmp	r3, #80	; 0x50
 800caf2:	d05b      	beq.n	800cbac <HAL_TIM_ConfigClockSource+0x138>
 800caf4:	2b50      	cmp	r3, #80	; 0x50
 800caf6:	d802      	bhi.n	800cafe <HAL_TIM_ConfigClockSource+0x8a>
 800caf8:	2b40      	cmp	r3, #64	; 0x40
 800cafa:	d077      	beq.n	800cbec <HAL_TIM_ConfigClockSource+0x178>
      break;
 800cafc:	e090      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800cafe:	2b60      	cmp	r3, #96	; 0x60
 800cb00:	d064      	beq.n	800cbcc <HAL_TIM_ConfigClockSource+0x158>
 800cb02:	2b70      	cmp	r3, #112	; 0x70
 800cb04:	d028      	beq.n	800cb58 <HAL_TIM_ConfigClockSource+0xe4>
      break;
 800cb06:	e08b      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800cb08:	4a4c      	ldr	r2, [pc, #304]	; (800cc3c <HAL_TIM_ConfigClockSource+0x1c8>)
 800cb0a:	4293      	cmp	r3, r2
 800cb0c:	d07e      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x198>
 800cb0e:	4a4b      	ldr	r2, [pc, #300]	; (800cc3c <HAL_TIM_ConfigClockSource+0x1c8>)
 800cb10:	4293      	cmp	r3, r2
 800cb12:	d810      	bhi.n	800cb36 <HAL_TIM_ConfigClockSource+0xc2>
 800cb14:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cb18:	d078      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x198>
 800cb1a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cb1e:	d803      	bhi.n	800cb28 <HAL_TIM_ConfigClockSource+0xb4>
 800cb20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cb24:	d02f      	beq.n	800cb86 <HAL_TIM_ConfigClockSource+0x112>
      break;
 800cb26:	e07b      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800cb28:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800cb2c:	d06e      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x198>
 800cb2e:	4a44      	ldr	r2, [pc, #272]	; (800cc40 <HAL_TIM_ConfigClockSource+0x1cc>)
 800cb30:	4293      	cmp	r3, r2
 800cb32:	d06b      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800cb34:	e074      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800cb36:	4a43      	ldr	r2, [pc, #268]	; (800cc44 <HAL_TIM_ConfigClockSource+0x1d0>)
 800cb38:	4293      	cmp	r3, r2
 800cb3a:	d067      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x198>
 800cb3c:	4a41      	ldr	r2, [pc, #260]	; (800cc44 <HAL_TIM_ConfigClockSource+0x1d0>)
 800cb3e:	4293      	cmp	r3, r2
 800cb40:	d803      	bhi.n	800cb4a <HAL_TIM_ConfigClockSource+0xd6>
 800cb42:	4a41      	ldr	r2, [pc, #260]	; (800cc48 <HAL_TIM_ConfigClockSource+0x1d4>)
 800cb44:	4293      	cmp	r3, r2
 800cb46:	d061      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800cb48:	e06a      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
  switch (sClockSourceConfig->ClockSource)
 800cb4a:	4a40      	ldr	r2, [pc, #256]	; (800cc4c <HAL_TIM_ConfigClockSource+0x1d8>)
 800cb4c:	4293      	cmp	r3, r2
 800cb4e:	d05d      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x198>
 800cb50:	4a3f      	ldr	r2, [pc, #252]	; (800cc50 <HAL_TIM_ConfigClockSource+0x1dc>)
 800cb52:	4293      	cmp	r3, r2
 800cb54:	d05a      	beq.n	800cc0c <HAL_TIM_ConfigClockSource+0x198>
      break;
 800cb56:	e063      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	6818      	ldr	r0, [r3, #0]
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	6899      	ldr	r1, [r3, #8]
 800cb60:	683b      	ldr	r3, [r7, #0]
 800cb62:	685a      	ldr	r2, [r3, #4]
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	68db      	ldr	r3, [r3, #12]
 800cb68:	f000 fdf2 	bl	800d750 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	681b      	ldr	r3, [r3, #0]
 800cb70:	689b      	ldr	r3, [r3, #8]
 800cb72:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cb74:	68fb      	ldr	r3, [r7, #12]
 800cb76:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cb7a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	68fa      	ldr	r2, [r7, #12]
 800cb82:	609a      	str	r2, [r3, #8]
      break;
 800cb84:	e04c      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ETR_SetConfig(htim->Instance,
 800cb86:	687b      	ldr	r3, [r7, #4]
 800cb88:	6818      	ldr	r0, [r3, #0]
 800cb8a:	683b      	ldr	r3, [r7, #0]
 800cb8c:	6899      	ldr	r1, [r3, #8]
 800cb8e:	683b      	ldr	r3, [r7, #0]
 800cb90:	685a      	ldr	r2, [r3, #4]
 800cb92:	683b      	ldr	r3, [r7, #0]
 800cb94:	68db      	ldr	r3, [r3, #12]
 800cb96:	f000 fddb 	bl	800d750 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cb9a:	687b      	ldr	r3, [r7, #4]
 800cb9c:	681b      	ldr	r3, [r3, #0]
 800cb9e:	689a      	ldr	r2, [r3, #8]
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cba8:	609a      	str	r2, [r3, #8]
      break;
 800cbaa:	e039      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	6818      	ldr	r0, [r3, #0]
 800cbb0:	683b      	ldr	r3, [r7, #0]
 800cbb2:	6859      	ldr	r1, [r3, #4]
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	68db      	ldr	r3, [r3, #12]
 800cbb8:	461a      	mov	r2, r3
 800cbba:	f000 fd4d 	bl	800d658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	2150      	movs	r1, #80	; 0x50
 800cbc4:	4618      	mov	r0, r3
 800cbc6:	f000 fda6 	bl	800d716 <TIM_ITRx_SetConfig>
      break;
 800cbca:	e029      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	6818      	ldr	r0, [r3, #0]
 800cbd0:	683b      	ldr	r3, [r7, #0]
 800cbd2:	6859      	ldr	r1, [r3, #4]
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	68db      	ldr	r3, [r3, #12]
 800cbd8:	461a      	mov	r2, r3
 800cbda:	f000 fd6c 	bl	800d6b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	2160      	movs	r1, #96	; 0x60
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f000 fd96 	bl	800d716 <TIM_ITRx_SetConfig>
      break;
 800cbea:	e019      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	6818      	ldr	r0, [r3, #0]
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	6859      	ldr	r1, [r3, #4]
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	68db      	ldr	r3, [r3, #12]
 800cbf8:	461a      	mov	r2, r3
 800cbfa:	f000 fd2d 	bl	800d658 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	2140      	movs	r1, #64	; 0x40
 800cc04:	4618      	mov	r0, r3
 800cc06:	f000 fd86 	bl	800d716 <TIM_ITRx_SetConfig>
      break;
 800cc0a:	e009      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681a      	ldr	r2, [r3, #0]
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	681b      	ldr	r3, [r3, #0]
 800cc14:	4619      	mov	r1, r3
 800cc16:	4610      	mov	r0, r2
 800cc18:	f000 fd7d 	bl	800d716 <TIM_ITRx_SetConfig>
      break;
 800cc1c:	e000      	b.n	800cc20 <HAL_TIM_ConfigClockSource+0x1ac>
      break;
 800cc1e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	2201      	movs	r2, #1
 800cc24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	2200      	movs	r2, #0
 800cc2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cc30:	2300      	movs	r3, #0
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3710      	adds	r7, #16
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
 800cc3a:	bf00      	nop
 800cc3c:	00100030 	.word	0x00100030
 800cc40:	00100020 	.word	0x00100020
 800cc44:	00100050 	.word	0x00100050
 800cc48:	00100040 	.word	0x00100040
 800cc4c:	00100060 	.word	0x00100060
 800cc50:	00100070 	.word	0x00100070

0800cc54 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1, Reset + Trigger, Gated + Reset).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b082      	sub	sp, #8
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
 800cc5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_INSTANCE(htim->Instance, sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc64:	2b01      	cmp	r3, #1
 800cc66:	d101      	bne.n	800cc6c <HAL_TIM_SlaveConfigSynchro+0x18>
 800cc68:	2302      	movs	r3, #2
 800cc6a:	e031      	b.n	800ccd0 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800cc6c:	687b      	ldr	r3, [r7, #4]
 800cc6e:	2201      	movs	r2, #1
 800cc70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	2202      	movs	r2, #2
 800cc78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800cc7c:	6839      	ldr	r1, [r7, #0]
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f000 fc2e 	bl	800d4e0 <TIM_SlaveTimer_SetConfig>
 800cc84:	4603      	mov	r3, r0
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d009      	beq.n	800cc9e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800cc92:	687b      	ldr	r3, [r7, #4]
 800cc94:	2200      	movs	r2, #0
 800cc96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800cc9a:	2301      	movs	r3, #1
 800cc9c:	e018      	b.n	800ccd0 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800cc9e:	687b      	ldr	r3, [r7, #4]
 800cca0:	681b      	ldr	r3, [r3, #0]
 800cca2:	68da      	ldr	r2, [r3, #12]
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	681b      	ldr	r3, [r3, #0]
 800cca8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ccac:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	681b      	ldr	r3, [r3, #0]
 800ccb2:	68da      	ldr	r2, [r3, #12]
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ccbc:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800ccbe:	687b      	ldr	r3, [r7, #4]
 800ccc0:	2201      	movs	r2, #1
 800ccc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ccc6:	687b      	ldr	r3, [r7, #4]
 800ccc8:	2200      	movs	r2, #0
 800ccca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ccce:	2300      	movs	r3, #0
}
 800ccd0:	4618      	mov	r0, r3
 800ccd2:	3708      	adds	r7, #8
 800ccd4:	46bd      	mov	sp, r7
 800ccd6:	bd80      	pop	{r7, pc}

0800ccd8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ccd8:	b480      	push	{r7}
 800ccda:	b083      	sub	sp, #12
 800ccdc:	af00      	add	r7, sp, #0
 800ccde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800cce0:	bf00      	nop
 800cce2:	370c      	adds	r7, #12
 800cce4:	46bd      	mov	sp, r7
 800cce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccea:	4770      	bx	lr

0800ccec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ccec:	b480      	push	{r7}
 800ccee:	b083      	sub	sp, #12
 800ccf0:	af00      	add	r7, sp, #0
 800ccf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ccf4:	bf00      	nop
 800ccf6:	370c      	adds	r7, #12
 800ccf8:	46bd      	mov	sp, r7
 800ccfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccfe:	4770      	bx	lr

0800cd00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cd00:	b480      	push	{r7}
 800cd02:	b083      	sub	sp, #12
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cd08:	bf00      	nop
 800cd0a:	370c      	adds	r7, #12
 800cd0c:	46bd      	mov	sp, r7
 800cd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd12:	4770      	bx	lr

0800cd14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cd14:	b480      	push	{r7}
 800cd16:	b083      	sub	sp, #12
 800cd18:	af00      	add	r7, sp, #0
 800cd1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cd1c:	bf00      	nop
 800cd1e:	370c      	adds	r7, #12
 800cd20:	46bd      	mov	sp, r7
 800cd22:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd26:	4770      	bx	lr

0800cd28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cd28:	b480      	push	{r7}
 800cd2a:	b083      	sub	sp, #12
 800cd2c:	af00      	add	r7, sp, #0
 800cd2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cd30:	bf00      	nop
 800cd32:	370c      	adds	r7, #12
 800cd34:	46bd      	mov	sp, r7
 800cd36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd3a:	4770      	bx	lr

0800cd3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800cd3c:	b480      	push	{r7}
 800cd3e:	b085      	sub	sp, #20
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
 800cd44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cd46:	687b      	ldr	r3, [r7, #4]
 800cd48:	681b      	ldr	r3, [r3, #0]
 800cd4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	4a46      	ldr	r2, [pc, #280]	; (800ce68 <TIM_Base_SetConfig+0x12c>)
 800cd50:	4293      	cmp	r3, r2
 800cd52:	d017      	beq.n	800cd84 <TIM_Base_SetConfig+0x48>
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd5a:	d013      	beq.n	800cd84 <TIM_Base_SetConfig+0x48>
 800cd5c:	687b      	ldr	r3, [r7, #4]
 800cd5e:	4a43      	ldr	r2, [pc, #268]	; (800ce6c <TIM_Base_SetConfig+0x130>)
 800cd60:	4293      	cmp	r3, r2
 800cd62:	d00f      	beq.n	800cd84 <TIM_Base_SetConfig+0x48>
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	4a42      	ldr	r2, [pc, #264]	; (800ce70 <TIM_Base_SetConfig+0x134>)
 800cd68:	4293      	cmp	r3, r2
 800cd6a:	d00b      	beq.n	800cd84 <TIM_Base_SetConfig+0x48>
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	4a41      	ldr	r2, [pc, #260]	; (800ce74 <TIM_Base_SetConfig+0x138>)
 800cd70:	4293      	cmp	r3, r2
 800cd72:	d007      	beq.n	800cd84 <TIM_Base_SetConfig+0x48>
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	4a40      	ldr	r2, [pc, #256]	; (800ce78 <TIM_Base_SetConfig+0x13c>)
 800cd78:	4293      	cmp	r3, r2
 800cd7a:	d003      	beq.n	800cd84 <TIM_Base_SetConfig+0x48>
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	4a3f      	ldr	r2, [pc, #252]	; (800ce7c <TIM_Base_SetConfig+0x140>)
 800cd80:	4293      	cmp	r3, r2
 800cd82:	d108      	bne.n	800cd96 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cd8a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	685b      	ldr	r3, [r3, #4]
 800cd90:	68fa      	ldr	r2, [r7, #12]
 800cd92:	4313      	orrs	r3, r2
 800cd94:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	4a33      	ldr	r2, [pc, #204]	; (800ce68 <TIM_Base_SetConfig+0x12c>)
 800cd9a:	4293      	cmp	r3, r2
 800cd9c:	d023      	beq.n	800cde6 <TIM_Base_SetConfig+0xaa>
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cda4:	d01f      	beq.n	800cde6 <TIM_Base_SetConfig+0xaa>
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	4a30      	ldr	r2, [pc, #192]	; (800ce6c <TIM_Base_SetConfig+0x130>)
 800cdaa:	4293      	cmp	r3, r2
 800cdac:	d01b      	beq.n	800cde6 <TIM_Base_SetConfig+0xaa>
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	4a2f      	ldr	r2, [pc, #188]	; (800ce70 <TIM_Base_SetConfig+0x134>)
 800cdb2:	4293      	cmp	r3, r2
 800cdb4:	d017      	beq.n	800cde6 <TIM_Base_SetConfig+0xaa>
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	4a2e      	ldr	r2, [pc, #184]	; (800ce74 <TIM_Base_SetConfig+0x138>)
 800cdba:	4293      	cmp	r3, r2
 800cdbc:	d013      	beq.n	800cde6 <TIM_Base_SetConfig+0xaa>
 800cdbe:	687b      	ldr	r3, [r7, #4]
 800cdc0:	4a2d      	ldr	r2, [pc, #180]	; (800ce78 <TIM_Base_SetConfig+0x13c>)
 800cdc2:	4293      	cmp	r3, r2
 800cdc4:	d00f      	beq.n	800cde6 <TIM_Base_SetConfig+0xaa>
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	4a2d      	ldr	r2, [pc, #180]	; (800ce80 <TIM_Base_SetConfig+0x144>)
 800cdca:	4293      	cmp	r3, r2
 800cdcc:	d00b      	beq.n	800cde6 <TIM_Base_SetConfig+0xaa>
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	4a2c      	ldr	r2, [pc, #176]	; (800ce84 <TIM_Base_SetConfig+0x148>)
 800cdd2:	4293      	cmp	r3, r2
 800cdd4:	d007      	beq.n	800cde6 <TIM_Base_SetConfig+0xaa>
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	4a2b      	ldr	r2, [pc, #172]	; (800ce88 <TIM_Base_SetConfig+0x14c>)
 800cdda:	4293      	cmp	r3, r2
 800cddc:	d003      	beq.n	800cde6 <TIM_Base_SetConfig+0xaa>
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	4a26      	ldr	r2, [pc, #152]	; (800ce7c <TIM_Base_SetConfig+0x140>)
 800cde2:	4293      	cmp	r3, r2
 800cde4:	d108      	bne.n	800cdf8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cdec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cdee:	683b      	ldr	r3, [r7, #0]
 800cdf0:	68db      	ldr	r3, [r3, #12]
 800cdf2:	68fa      	ldr	r2, [r7, #12]
 800cdf4:	4313      	orrs	r3, r2
 800cdf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	695b      	ldr	r3, [r3, #20]
 800ce02:	4313      	orrs	r3, r2
 800ce04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	68fa      	ldr	r2, [r7, #12]
 800ce0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ce0c:	683b      	ldr	r3, [r7, #0]
 800ce0e:	689a      	ldr	r2, [r3, #8]
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ce14:	683b      	ldr	r3, [r7, #0]
 800ce16:	681a      	ldr	r2, [r3, #0]
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	4a12      	ldr	r2, [pc, #72]	; (800ce68 <TIM_Base_SetConfig+0x12c>)
 800ce20:	4293      	cmp	r3, r2
 800ce22:	d013      	beq.n	800ce4c <TIM_Base_SetConfig+0x110>
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	4a14      	ldr	r2, [pc, #80]	; (800ce78 <TIM_Base_SetConfig+0x13c>)
 800ce28:	4293      	cmp	r3, r2
 800ce2a:	d00f      	beq.n	800ce4c <TIM_Base_SetConfig+0x110>
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	4a14      	ldr	r2, [pc, #80]	; (800ce80 <TIM_Base_SetConfig+0x144>)
 800ce30:	4293      	cmp	r3, r2
 800ce32:	d00b      	beq.n	800ce4c <TIM_Base_SetConfig+0x110>
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	4a13      	ldr	r2, [pc, #76]	; (800ce84 <TIM_Base_SetConfig+0x148>)
 800ce38:	4293      	cmp	r3, r2
 800ce3a:	d007      	beq.n	800ce4c <TIM_Base_SetConfig+0x110>
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	4a12      	ldr	r2, [pc, #72]	; (800ce88 <TIM_Base_SetConfig+0x14c>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d003      	beq.n	800ce4c <TIM_Base_SetConfig+0x110>
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	4a0d      	ldr	r2, [pc, #52]	; (800ce7c <TIM_Base_SetConfig+0x140>)
 800ce48:	4293      	cmp	r3, r2
 800ce4a:	d103      	bne.n	800ce54 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	691a      	ldr	r2, [r3, #16]
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2201      	movs	r2, #1
 800ce58:	615a      	str	r2, [r3, #20]
}
 800ce5a:	bf00      	nop
 800ce5c:	3714      	adds	r7, #20
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce64:	4770      	bx	lr
 800ce66:	bf00      	nop
 800ce68:	40012c00 	.word	0x40012c00
 800ce6c:	40000400 	.word	0x40000400
 800ce70:	40000800 	.word	0x40000800
 800ce74:	40000c00 	.word	0x40000c00
 800ce78:	40013400 	.word	0x40013400
 800ce7c:	40015000 	.word	0x40015000
 800ce80:	40014000 	.word	0x40014000
 800ce84:	40014400 	.word	0x40014400
 800ce88:	40014800 	.word	0x40014800

0800ce8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ce8c:	b480      	push	{r7}
 800ce8e:	b087      	sub	sp, #28
 800ce90:	af00      	add	r7, sp, #0
 800ce92:	6078      	str	r0, [r7, #4]
 800ce94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	6a1b      	ldr	r3, [r3, #32]
 800ce9a:	f023 0201 	bic.w	r2, r3, #1
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	6a1b      	ldr	r3, [r3, #32]
 800cea6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	685b      	ldr	r3, [r3, #4]
 800ceac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	699b      	ldr	r3, [r3, #24]
 800ceb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ceba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cebe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cec0:	68fb      	ldr	r3, [r7, #12]
 800cec2:	f023 0303 	bic.w	r3, r3, #3
 800cec6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cec8:	683b      	ldr	r3, [r7, #0]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	68fa      	ldr	r2, [r7, #12]
 800cece:	4313      	orrs	r3, r2
 800ced0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ced2:	697b      	ldr	r3, [r7, #20]
 800ced4:	f023 0302 	bic.w	r3, r3, #2
 800ced8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ceda:	683b      	ldr	r3, [r7, #0]
 800cedc:	689b      	ldr	r3, [r3, #8]
 800cede:	697a      	ldr	r2, [r7, #20]
 800cee0:	4313      	orrs	r3, r2
 800cee2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	4a30      	ldr	r2, [pc, #192]	; (800cfa8 <TIM_OC1_SetConfig+0x11c>)
 800cee8:	4293      	cmp	r3, r2
 800ceea:	d013      	beq.n	800cf14 <TIM_OC1_SetConfig+0x88>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	4a2f      	ldr	r2, [pc, #188]	; (800cfac <TIM_OC1_SetConfig+0x120>)
 800cef0:	4293      	cmp	r3, r2
 800cef2:	d00f      	beq.n	800cf14 <TIM_OC1_SetConfig+0x88>
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	4a2e      	ldr	r2, [pc, #184]	; (800cfb0 <TIM_OC1_SetConfig+0x124>)
 800cef8:	4293      	cmp	r3, r2
 800cefa:	d00b      	beq.n	800cf14 <TIM_OC1_SetConfig+0x88>
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	4a2d      	ldr	r2, [pc, #180]	; (800cfb4 <TIM_OC1_SetConfig+0x128>)
 800cf00:	4293      	cmp	r3, r2
 800cf02:	d007      	beq.n	800cf14 <TIM_OC1_SetConfig+0x88>
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	4a2c      	ldr	r2, [pc, #176]	; (800cfb8 <TIM_OC1_SetConfig+0x12c>)
 800cf08:	4293      	cmp	r3, r2
 800cf0a:	d003      	beq.n	800cf14 <TIM_OC1_SetConfig+0x88>
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	4a2b      	ldr	r2, [pc, #172]	; (800cfbc <TIM_OC1_SetConfig+0x130>)
 800cf10:	4293      	cmp	r3, r2
 800cf12:	d10c      	bne.n	800cf2e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cf14:	697b      	ldr	r3, [r7, #20]
 800cf16:	f023 0308 	bic.w	r3, r3, #8
 800cf1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cf1c:	683b      	ldr	r3, [r7, #0]
 800cf1e:	68db      	ldr	r3, [r3, #12]
 800cf20:	697a      	ldr	r2, [r7, #20]
 800cf22:	4313      	orrs	r3, r2
 800cf24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cf26:	697b      	ldr	r3, [r7, #20]
 800cf28:	f023 0304 	bic.w	r3, r3, #4
 800cf2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cf2e:	687b      	ldr	r3, [r7, #4]
 800cf30:	4a1d      	ldr	r2, [pc, #116]	; (800cfa8 <TIM_OC1_SetConfig+0x11c>)
 800cf32:	4293      	cmp	r3, r2
 800cf34:	d013      	beq.n	800cf5e <TIM_OC1_SetConfig+0xd2>
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	4a1c      	ldr	r2, [pc, #112]	; (800cfac <TIM_OC1_SetConfig+0x120>)
 800cf3a:	4293      	cmp	r3, r2
 800cf3c:	d00f      	beq.n	800cf5e <TIM_OC1_SetConfig+0xd2>
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	4a1b      	ldr	r2, [pc, #108]	; (800cfb0 <TIM_OC1_SetConfig+0x124>)
 800cf42:	4293      	cmp	r3, r2
 800cf44:	d00b      	beq.n	800cf5e <TIM_OC1_SetConfig+0xd2>
 800cf46:	687b      	ldr	r3, [r7, #4]
 800cf48:	4a1a      	ldr	r2, [pc, #104]	; (800cfb4 <TIM_OC1_SetConfig+0x128>)
 800cf4a:	4293      	cmp	r3, r2
 800cf4c:	d007      	beq.n	800cf5e <TIM_OC1_SetConfig+0xd2>
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	4a19      	ldr	r2, [pc, #100]	; (800cfb8 <TIM_OC1_SetConfig+0x12c>)
 800cf52:	4293      	cmp	r3, r2
 800cf54:	d003      	beq.n	800cf5e <TIM_OC1_SetConfig+0xd2>
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	4a18      	ldr	r2, [pc, #96]	; (800cfbc <TIM_OC1_SetConfig+0x130>)
 800cf5a:	4293      	cmp	r3, r2
 800cf5c:	d111      	bne.n	800cf82 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cf5e:	693b      	ldr	r3, [r7, #16]
 800cf60:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800cf64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800cf66:	693b      	ldr	r3, [r7, #16]
 800cf68:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800cf6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800cf6e:	683b      	ldr	r3, [r7, #0]
 800cf70:	695b      	ldr	r3, [r3, #20]
 800cf72:	693a      	ldr	r2, [r7, #16]
 800cf74:	4313      	orrs	r3, r2
 800cf76:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	699b      	ldr	r3, [r3, #24]
 800cf7c:	693a      	ldr	r2, [r7, #16]
 800cf7e:	4313      	orrs	r3, r2
 800cf80:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	693a      	ldr	r2, [r7, #16]
 800cf86:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	68fa      	ldr	r2, [r7, #12]
 800cf8c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800cf8e:	683b      	ldr	r3, [r7, #0]
 800cf90:	685a      	ldr	r2, [r3, #4]
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	697a      	ldr	r2, [r7, #20]
 800cf9a:	621a      	str	r2, [r3, #32]
}
 800cf9c:	bf00      	nop
 800cf9e:	371c      	adds	r7, #28
 800cfa0:	46bd      	mov	sp, r7
 800cfa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfa6:	4770      	bx	lr
 800cfa8:	40012c00 	.word	0x40012c00
 800cfac:	40013400 	.word	0x40013400
 800cfb0:	40014000 	.word	0x40014000
 800cfb4:	40014400 	.word	0x40014400
 800cfb8:	40014800 	.word	0x40014800
 800cfbc:	40015000 	.word	0x40015000

0800cfc0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cfc0:	b480      	push	{r7}
 800cfc2:	b087      	sub	sp, #28
 800cfc4:	af00      	add	r7, sp, #0
 800cfc6:	6078      	str	r0, [r7, #4]
 800cfc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	6a1b      	ldr	r3, [r3, #32]
 800cfce:	f023 0210 	bic.w	r2, r3, #16
 800cfd2:	687b      	ldr	r3, [r7, #4]
 800cfd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	6a1b      	ldr	r3, [r3, #32]
 800cfda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	685b      	ldr	r3, [r3, #4]
 800cfe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	699b      	ldr	r3, [r3, #24]
 800cfe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800cfe8:	68fb      	ldr	r3, [r7, #12]
 800cfea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800cfee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800cff2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cffa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cffc:	683b      	ldr	r3, [r7, #0]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	021b      	lsls	r3, r3, #8
 800d002:	68fa      	ldr	r2, [r7, #12]
 800d004:	4313      	orrs	r3, r2
 800d006:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d008:	697b      	ldr	r3, [r7, #20]
 800d00a:	f023 0320 	bic.w	r3, r3, #32
 800d00e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d010:	683b      	ldr	r3, [r7, #0]
 800d012:	689b      	ldr	r3, [r3, #8]
 800d014:	011b      	lsls	r3, r3, #4
 800d016:	697a      	ldr	r2, [r7, #20]
 800d018:	4313      	orrs	r3, r2
 800d01a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	4a2c      	ldr	r2, [pc, #176]	; (800d0d0 <TIM_OC2_SetConfig+0x110>)
 800d020:	4293      	cmp	r3, r2
 800d022:	d007      	beq.n	800d034 <TIM_OC2_SetConfig+0x74>
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	4a2b      	ldr	r2, [pc, #172]	; (800d0d4 <TIM_OC2_SetConfig+0x114>)
 800d028:	4293      	cmp	r3, r2
 800d02a:	d003      	beq.n	800d034 <TIM_OC2_SetConfig+0x74>
 800d02c:	687b      	ldr	r3, [r7, #4]
 800d02e:	4a2a      	ldr	r2, [pc, #168]	; (800d0d8 <TIM_OC2_SetConfig+0x118>)
 800d030:	4293      	cmp	r3, r2
 800d032:	d10d      	bne.n	800d050 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d034:	697b      	ldr	r3, [r7, #20]
 800d036:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d03a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d03c:	683b      	ldr	r3, [r7, #0]
 800d03e:	68db      	ldr	r3, [r3, #12]
 800d040:	011b      	lsls	r3, r3, #4
 800d042:	697a      	ldr	r2, [r7, #20]
 800d044:	4313      	orrs	r3, r2
 800d046:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d048:	697b      	ldr	r3, [r7, #20]
 800d04a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d04e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	4a1f      	ldr	r2, [pc, #124]	; (800d0d0 <TIM_OC2_SetConfig+0x110>)
 800d054:	4293      	cmp	r3, r2
 800d056:	d013      	beq.n	800d080 <TIM_OC2_SetConfig+0xc0>
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	4a1e      	ldr	r2, [pc, #120]	; (800d0d4 <TIM_OC2_SetConfig+0x114>)
 800d05c:	4293      	cmp	r3, r2
 800d05e:	d00f      	beq.n	800d080 <TIM_OC2_SetConfig+0xc0>
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	4a1e      	ldr	r2, [pc, #120]	; (800d0dc <TIM_OC2_SetConfig+0x11c>)
 800d064:	4293      	cmp	r3, r2
 800d066:	d00b      	beq.n	800d080 <TIM_OC2_SetConfig+0xc0>
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	4a1d      	ldr	r2, [pc, #116]	; (800d0e0 <TIM_OC2_SetConfig+0x120>)
 800d06c:	4293      	cmp	r3, r2
 800d06e:	d007      	beq.n	800d080 <TIM_OC2_SetConfig+0xc0>
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	4a1c      	ldr	r2, [pc, #112]	; (800d0e4 <TIM_OC2_SetConfig+0x124>)
 800d074:	4293      	cmp	r3, r2
 800d076:	d003      	beq.n	800d080 <TIM_OC2_SetConfig+0xc0>
 800d078:	687b      	ldr	r3, [r7, #4]
 800d07a:	4a17      	ldr	r2, [pc, #92]	; (800d0d8 <TIM_OC2_SetConfig+0x118>)
 800d07c:	4293      	cmp	r3, r2
 800d07e:	d113      	bne.n	800d0a8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d080:	693b      	ldr	r3, [r7, #16]
 800d082:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d086:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d088:	693b      	ldr	r3, [r7, #16]
 800d08a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d08e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d090:	683b      	ldr	r3, [r7, #0]
 800d092:	695b      	ldr	r3, [r3, #20]
 800d094:	009b      	lsls	r3, r3, #2
 800d096:	693a      	ldr	r2, [r7, #16]
 800d098:	4313      	orrs	r3, r2
 800d09a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	699b      	ldr	r3, [r3, #24]
 800d0a0:	009b      	lsls	r3, r3, #2
 800d0a2:	693a      	ldr	r2, [r7, #16]
 800d0a4:	4313      	orrs	r3, r2
 800d0a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	693a      	ldr	r2, [r7, #16]
 800d0ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d0ae:	687b      	ldr	r3, [r7, #4]
 800d0b0:	68fa      	ldr	r2, [r7, #12]
 800d0b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d0b4:	683b      	ldr	r3, [r7, #0]
 800d0b6:	685a      	ldr	r2, [r3, #4]
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	697a      	ldr	r2, [r7, #20]
 800d0c0:	621a      	str	r2, [r3, #32]
}
 800d0c2:	bf00      	nop
 800d0c4:	371c      	adds	r7, #28
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0cc:	4770      	bx	lr
 800d0ce:	bf00      	nop
 800d0d0:	40012c00 	.word	0x40012c00
 800d0d4:	40013400 	.word	0x40013400
 800d0d8:	40015000 	.word	0x40015000
 800d0dc:	40014000 	.word	0x40014000
 800d0e0:	40014400 	.word	0x40014400
 800d0e4:	40014800 	.word	0x40014800

0800d0e8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d0e8:	b480      	push	{r7}
 800d0ea:	b087      	sub	sp, #28
 800d0ec:	af00      	add	r7, sp, #0
 800d0ee:	6078      	str	r0, [r7, #4]
 800d0f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	6a1b      	ldr	r3, [r3, #32]
 800d0f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d0fa:	687b      	ldr	r3, [r7, #4]
 800d0fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6a1b      	ldr	r3, [r3, #32]
 800d102:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d104:	687b      	ldr	r3, [r7, #4]
 800d106:	685b      	ldr	r3, [r3, #4]
 800d108:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	69db      	ldr	r3, [r3, #28]
 800d10e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d110:	68fb      	ldr	r3, [r7, #12]
 800d112:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d116:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d11a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	f023 0303 	bic.w	r3, r3, #3
 800d122:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	681b      	ldr	r3, [r3, #0]
 800d128:	68fa      	ldr	r2, [r7, #12]
 800d12a:	4313      	orrs	r3, r2
 800d12c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d12e:	697b      	ldr	r3, [r7, #20]
 800d130:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d134:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d136:	683b      	ldr	r3, [r7, #0]
 800d138:	689b      	ldr	r3, [r3, #8]
 800d13a:	021b      	lsls	r3, r3, #8
 800d13c:	697a      	ldr	r2, [r7, #20]
 800d13e:	4313      	orrs	r3, r2
 800d140:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	4a2b      	ldr	r2, [pc, #172]	; (800d1f4 <TIM_OC3_SetConfig+0x10c>)
 800d146:	4293      	cmp	r3, r2
 800d148:	d007      	beq.n	800d15a <TIM_OC3_SetConfig+0x72>
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	4a2a      	ldr	r2, [pc, #168]	; (800d1f8 <TIM_OC3_SetConfig+0x110>)
 800d14e:	4293      	cmp	r3, r2
 800d150:	d003      	beq.n	800d15a <TIM_OC3_SetConfig+0x72>
 800d152:	687b      	ldr	r3, [r7, #4]
 800d154:	4a29      	ldr	r2, [pc, #164]	; (800d1fc <TIM_OC3_SetConfig+0x114>)
 800d156:	4293      	cmp	r3, r2
 800d158:	d10d      	bne.n	800d176 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d15a:	697b      	ldr	r3, [r7, #20]
 800d15c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d160:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d162:	683b      	ldr	r3, [r7, #0]
 800d164:	68db      	ldr	r3, [r3, #12]
 800d166:	021b      	lsls	r3, r3, #8
 800d168:	697a      	ldr	r2, [r7, #20]
 800d16a:	4313      	orrs	r3, r2
 800d16c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d16e:	697b      	ldr	r3, [r7, #20]
 800d170:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d174:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	4a1e      	ldr	r2, [pc, #120]	; (800d1f4 <TIM_OC3_SetConfig+0x10c>)
 800d17a:	4293      	cmp	r3, r2
 800d17c:	d013      	beq.n	800d1a6 <TIM_OC3_SetConfig+0xbe>
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	4a1d      	ldr	r2, [pc, #116]	; (800d1f8 <TIM_OC3_SetConfig+0x110>)
 800d182:	4293      	cmp	r3, r2
 800d184:	d00f      	beq.n	800d1a6 <TIM_OC3_SetConfig+0xbe>
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	4a1d      	ldr	r2, [pc, #116]	; (800d200 <TIM_OC3_SetConfig+0x118>)
 800d18a:	4293      	cmp	r3, r2
 800d18c:	d00b      	beq.n	800d1a6 <TIM_OC3_SetConfig+0xbe>
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	4a1c      	ldr	r2, [pc, #112]	; (800d204 <TIM_OC3_SetConfig+0x11c>)
 800d192:	4293      	cmp	r3, r2
 800d194:	d007      	beq.n	800d1a6 <TIM_OC3_SetConfig+0xbe>
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	4a1b      	ldr	r2, [pc, #108]	; (800d208 <TIM_OC3_SetConfig+0x120>)
 800d19a:	4293      	cmp	r3, r2
 800d19c:	d003      	beq.n	800d1a6 <TIM_OC3_SetConfig+0xbe>
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	4a16      	ldr	r2, [pc, #88]	; (800d1fc <TIM_OC3_SetConfig+0x114>)
 800d1a2:	4293      	cmp	r3, r2
 800d1a4:	d113      	bne.n	800d1ce <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d1a6:	693b      	ldr	r3, [r7, #16]
 800d1a8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d1ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d1ae:	693b      	ldr	r3, [r7, #16]
 800d1b0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d1b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d1b6:	683b      	ldr	r3, [r7, #0]
 800d1b8:	695b      	ldr	r3, [r3, #20]
 800d1ba:	011b      	lsls	r3, r3, #4
 800d1bc:	693a      	ldr	r2, [r7, #16]
 800d1be:	4313      	orrs	r3, r2
 800d1c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d1c2:	683b      	ldr	r3, [r7, #0]
 800d1c4:	699b      	ldr	r3, [r3, #24]
 800d1c6:	011b      	lsls	r3, r3, #4
 800d1c8:	693a      	ldr	r2, [r7, #16]
 800d1ca:	4313      	orrs	r3, r2
 800d1cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	693a      	ldr	r2, [r7, #16]
 800d1d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	68fa      	ldr	r2, [r7, #12]
 800d1d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d1da:	683b      	ldr	r3, [r7, #0]
 800d1dc:	685a      	ldr	r2, [r3, #4]
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d1e2:	687b      	ldr	r3, [r7, #4]
 800d1e4:	697a      	ldr	r2, [r7, #20]
 800d1e6:	621a      	str	r2, [r3, #32]
}
 800d1e8:	bf00      	nop
 800d1ea:	371c      	adds	r7, #28
 800d1ec:	46bd      	mov	sp, r7
 800d1ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1f2:	4770      	bx	lr
 800d1f4:	40012c00 	.word	0x40012c00
 800d1f8:	40013400 	.word	0x40013400
 800d1fc:	40015000 	.word	0x40015000
 800d200:	40014000 	.word	0x40014000
 800d204:	40014400 	.word	0x40014400
 800d208:	40014800 	.word	0x40014800

0800d20c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d20c:	b480      	push	{r7}
 800d20e:	b087      	sub	sp, #28
 800d210:	af00      	add	r7, sp, #0
 800d212:	6078      	str	r0, [r7, #4]
 800d214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	6a1b      	ldr	r3, [r3, #32]
 800d21a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	6a1b      	ldr	r3, [r3, #32]
 800d226:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	685b      	ldr	r3, [r3, #4]
 800d22c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	69db      	ldr	r3, [r3, #28]
 800d232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d234:	68fb      	ldr	r3, [r7, #12]
 800d236:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d23a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d23e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d240:	68fb      	ldr	r3, [r7, #12]
 800d242:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d246:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d248:	683b      	ldr	r3, [r7, #0]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	021b      	lsls	r3, r3, #8
 800d24e:	68fa      	ldr	r2, [r7, #12]
 800d250:	4313      	orrs	r3, r2
 800d252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d254:	697b      	ldr	r3, [r7, #20]
 800d256:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d25a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d25c:	683b      	ldr	r3, [r7, #0]
 800d25e:	689b      	ldr	r3, [r3, #8]
 800d260:	031b      	lsls	r3, r3, #12
 800d262:	697a      	ldr	r2, [r7, #20]
 800d264:	4313      	orrs	r3, r2
 800d266:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	4a2c      	ldr	r2, [pc, #176]	; (800d31c <TIM_OC4_SetConfig+0x110>)
 800d26c:	4293      	cmp	r3, r2
 800d26e:	d007      	beq.n	800d280 <TIM_OC4_SetConfig+0x74>
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	4a2b      	ldr	r2, [pc, #172]	; (800d320 <TIM_OC4_SetConfig+0x114>)
 800d274:	4293      	cmp	r3, r2
 800d276:	d003      	beq.n	800d280 <TIM_OC4_SetConfig+0x74>
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	4a2a      	ldr	r2, [pc, #168]	; (800d324 <TIM_OC4_SetConfig+0x118>)
 800d27c:	4293      	cmp	r3, r2
 800d27e:	d10d      	bne.n	800d29c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800d280:	697b      	ldr	r3, [r7, #20]
 800d282:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d286:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800d288:	683b      	ldr	r3, [r7, #0]
 800d28a:	68db      	ldr	r3, [r3, #12]
 800d28c:	031b      	lsls	r3, r3, #12
 800d28e:	697a      	ldr	r2, [r7, #20]
 800d290:	4313      	orrs	r3, r2
 800d292:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800d294:	697b      	ldr	r3, [r7, #20]
 800d296:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d29a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	4a1f      	ldr	r2, [pc, #124]	; (800d31c <TIM_OC4_SetConfig+0x110>)
 800d2a0:	4293      	cmp	r3, r2
 800d2a2:	d013      	beq.n	800d2cc <TIM_OC4_SetConfig+0xc0>
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	4a1e      	ldr	r2, [pc, #120]	; (800d320 <TIM_OC4_SetConfig+0x114>)
 800d2a8:	4293      	cmp	r3, r2
 800d2aa:	d00f      	beq.n	800d2cc <TIM_OC4_SetConfig+0xc0>
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	4a1e      	ldr	r2, [pc, #120]	; (800d328 <TIM_OC4_SetConfig+0x11c>)
 800d2b0:	4293      	cmp	r3, r2
 800d2b2:	d00b      	beq.n	800d2cc <TIM_OC4_SetConfig+0xc0>
 800d2b4:	687b      	ldr	r3, [r7, #4]
 800d2b6:	4a1d      	ldr	r2, [pc, #116]	; (800d32c <TIM_OC4_SetConfig+0x120>)
 800d2b8:	4293      	cmp	r3, r2
 800d2ba:	d007      	beq.n	800d2cc <TIM_OC4_SetConfig+0xc0>
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	4a1c      	ldr	r2, [pc, #112]	; (800d330 <TIM_OC4_SetConfig+0x124>)
 800d2c0:	4293      	cmp	r3, r2
 800d2c2:	d003      	beq.n	800d2cc <TIM_OC4_SetConfig+0xc0>
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	4a17      	ldr	r2, [pc, #92]	; (800d324 <TIM_OC4_SetConfig+0x118>)
 800d2c8:	4293      	cmp	r3, r2
 800d2ca:	d113      	bne.n	800d2f4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d2cc:	693b      	ldr	r3, [r7, #16]
 800d2ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d2d2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800d2d4:	693b      	ldr	r3, [r7, #16]
 800d2d6:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d2da:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d2dc:	683b      	ldr	r3, [r7, #0]
 800d2de:	695b      	ldr	r3, [r3, #20]
 800d2e0:	019b      	lsls	r3, r3, #6
 800d2e2:	693a      	ldr	r2, [r7, #16]
 800d2e4:	4313      	orrs	r3, r2
 800d2e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800d2e8:	683b      	ldr	r3, [r7, #0]
 800d2ea:	699b      	ldr	r3, [r3, #24]
 800d2ec:	019b      	lsls	r3, r3, #6
 800d2ee:	693a      	ldr	r2, [r7, #16]
 800d2f0:	4313      	orrs	r3, r2
 800d2f2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	693a      	ldr	r2, [r7, #16]
 800d2f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d2fa:	687b      	ldr	r3, [r7, #4]
 800d2fc:	68fa      	ldr	r2, [r7, #12]
 800d2fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d300:	683b      	ldr	r3, [r7, #0]
 800d302:	685a      	ldr	r2, [r3, #4]
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	697a      	ldr	r2, [r7, #20]
 800d30c:	621a      	str	r2, [r3, #32]
}
 800d30e:	bf00      	nop
 800d310:	371c      	adds	r7, #28
 800d312:	46bd      	mov	sp, r7
 800d314:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d318:	4770      	bx	lr
 800d31a:	bf00      	nop
 800d31c:	40012c00 	.word	0x40012c00
 800d320:	40013400 	.word	0x40013400
 800d324:	40015000 	.word	0x40015000
 800d328:	40014000 	.word	0x40014000
 800d32c:	40014400 	.word	0x40014400
 800d330:	40014800 	.word	0x40014800

0800d334 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d334:	b480      	push	{r7}
 800d336:	b087      	sub	sp, #28
 800d338:	af00      	add	r7, sp, #0
 800d33a:	6078      	str	r0, [r7, #4]
 800d33c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6a1b      	ldr	r3, [r3, #32]
 800d342:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800d346:	687b      	ldr	r3, [r7, #4]
 800d348:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	6a1b      	ldr	r3, [r3, #32]
 800d34e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	685b      	ldr	r3, [r3, #4]
 800d354:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d35a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d366:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d368:	683b      	ldr	r3, [r7, #0]
 800d36a:	681b      	ldr	r3, [r3, #0]
 800d36c:	68fa      	ldr	r2, [r7, #12]
 800d36e:	4313      	orrs	r3, r2
 800d370:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800d372:	693b      	ldr	r3, [r7, #16]
 800d374:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800d378:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800d37a:	683b      	ldr	r3, [r7, #0]
 800d37c:	689b      	ldr	r3, [r3, #8]
 800d37e:	041b      	lsls	r3, r3, #16
 800d380:	693a      	ldr	r2, [r7, #16]
 800d382:	4313      	orrs	r3, r2
 800d384:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	4a19      	ldr	r2, [pc, #100]	; (800d3f0 <TIM_OC5_SetConfig+0xbc>)
 800d38a:	4293      	cmp	r3, r2
 800d38c:	d013      	beq.n	800d3b6 <TIM_OC5_SetConfig+0x82>
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	4a18      	ldr	r2, [pc, #96]	; (800d3f4 <TIM_OC5_SetConfig+0xc0>)
 800d392:	4293      	cmp	r3, r2
 800d394:	d00f      	beq.n	800d3b6 <TIM_OC5_SetConfig+0x82>
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	4a17      	ldr	r2, [pc, #92]	; (800d3f8 <TIM_OC5_SetConfig+0xc4>)
 800d39a:	4293      	cmp	r3, r2
 800d39c:	d00b      	beq.n	800d3b6 <TIM_OC5_SetConfig+0x82>
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	4a16      	ldr	r2, [pc, #88]	; (800d3fc <TIM_OC5_SetConfig+0xc8>)
 800d3a2:	4293      	cmp	r3, r2
 800d3a4:	d007      	beq.n	800d3b6 <TIM_OC5_SetConfig+0x82>
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	4a15      	ldr	r2, [pc, #84]	; (800d400 <TIM_OC5_SetConfig+0xcc>)
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d003      	beq.n	800d3b6 <TIM_OC5_SetConfig+0x82>
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	4a14      	ldr	r2, [pc, #80]	; (800d404 <TIM_OC5_SetConfig+0xd0>)
 800d3b2:	4293      	cmp	r3, r2
 800d3b4:	d109      	bne.n	800d3ca <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800d3b6:	697b      	ldr	r3, [r7, #20]
 800d3b8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d3bc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800d3be:	683b      	ldr	r3, [r7, #0]
 800d3c0:	695b      	ldr	r3, [r3, #20]
 800d3c2:	021b      	lsls	r3, r3, #8
 800d3c4:	697a      	ldr	r2, [r7, #20]
 800d3c6:	4313      	orrs	r3, r2
 800d3c8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3ca:	687b      	ldr	r3, [r7, #4]
 800d3cc:	697a      	ldr	r2, [r7, #20]
 800d3ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	68fa      	ldr	r2, [r7, #12]
 800d3d4:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	685a      	ldr	r2, [r3, #4]
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	693a      	ldr	r2, [r7, #16]
 800d3e2:	621a      	str	r2, [r3, #32]
}
 800d3e4:	bf00      	nop
 800d3e6:	371c      	adds	r7, #28
 800d3e8:	46bd      	mov	sp, r7
 800d3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ee:	4770      	bx	lr
 800d3f0:	40012c00 	.word	0x40012c00
 800d3f4:	40013400 	.word	0x40013400
 800d3f8:	40014000 	.word	0x40014000
 800d3fc:	40014400 	.word	0x40014400
 800d400:	40014800 	.word	0x40014800
 800d404:	40015000 	.word	0x40015000

0800d408 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800d408:	b480      	push	{r7}
 800d40a:	b087      	sub	sp, #28
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
 800d410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	6a1b      	ldr	r3, [r3, #32]
 800d416:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	6a1b      	ldr	r3, [r3, #32]
 800d422:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	685b      	ldr	r3, [r3, #4]
 800d428:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800d42e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800d436:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d43a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d43c:	683b      	ldr	r3, [r7, #0]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	021b      	lsls	r3, r3, #8
 800d442:	68fa      	ldr	r2, [r7, #12]
 800d444:	4313      	orrs	r3, r2
 800d446:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800d448:	693b      	ldr	r3, [r7, #16]
 800d44a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800d44e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800d450:	683b      	ldr	r3, [r7, #0]
 800d452:	689b      	ldr	r3, [r3, #8]
 800d454:	051b      	lsls	r3, r3, #20
 800d456:	693a      	ldr	r2, [r7, #16]
 800d458:	4313      	orrs	r3, r2
 800d45a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d45c:	687b      	ldr	r3, [r7, #4]
 800d45e:	4a1a      	ldr	r2, [pc, #104]	; (800d4c8 <TIM_OC6_SetConfig+0xc0>)
 800d460:	4293      	cmp	r3, r2
 800d462:	d013      	beq.n	800d48c <TIM_OC6_SetConfig+0x84>
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	4a19      	ldr	r2, [pc, #100]	; (800d4cc <TIM_OC6_SetConfig+0xc4>)
 800d468:	4293      	cmp	r3, r2
 800d46a:	d00f      	beq.n	800d48c <TIM_OC6_SetConfig+0x84>
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	4a18      	ldr	r2, [pc, #96]	; (800d4d0 <TIM_OC6_SetConfig+0xc8>)
 800d470:	4293      	cmp	r3, r2
 800d472:	d00b      	beq.n	800d48c <TIM_OC6_SetConfig+0x84>
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	4a17      	ldr	r2, [pc, #92]	; (800d4d4 <TIM_OC6_SetConfig+0xcc>)
 800d478:	4293      	cmp	r3, r2
 800d47a:	d007      	beq.n	800d48c <TIM_OC6_SetConfig+0x84>
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	4a16      	ldr	r2, [pc, #88]	; (800d4d8 <TIM_OC6_SetConfig+0xd0>)
 800d480:	4293      	cmp	r3, r2
 800d482:	d003      	beq.n	800d48c <TIM_OC6_SetConfig+0x84>
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	4a15      	ldr	r2, [pc, #84]	; (800d4dc <TIM_OC6_SetConfig+0xd4>)
 800d488:	4293      	cmp	r3, r2
 800d48a:	d109      	bne.n	800d4a0 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800d48c:	697b      	ldr	r3, [r7, #20]
 800d48e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800d492:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800d494:	683b      	ldr	r3, [r7, #0]
 800d496:	695b      	ldr	r3, [r3, #20]
 800d498:	029b      	lsls	r3, r3, #10
 800d49a:	697a      	ldr	r2, [r7, #20]
 800d49c:	4313      	orrs	r3, r2
 800d49e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	697a      	ldr	r2, [r7, #20]
 800d4a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800d4a6:	687b      	ldr	r3, [r7, #4]
 800d4a8:	68fa      	ldr	r2, [r7, #12]
 800d4aa:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	685a      	ldr	r2, [r3, #4]
 800d4b0:	687b      	ldr	r3, [r7, #4]
 800d4b2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	693a      	ldr	r2, [r7, #16]
 800d4b8:	621a      	str	r2, [r3, #32]
}
 800d4ba:	bf00      	nop
 800d4bc:	371c      	adds	r7, #28
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c4:	4770      	bx	lr
 800d4c6:	bf00      	nop
 800d4c8:	40012c00 	.word	0x40012c00
 800d4cc:	40013400 	.word	0x40013400
 800d4d0:	40014000 	.word	0x40014000
 800d4d4:	40014400 	.word	0x40014400
 800d4d8:	40014800 	.word	0x40014800
 800d4dc:	40015000 	.word	0x40015000

0800d4e0 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800d4e0:	b580      	push	{r7, lr}
 800d4e2:	b086      	sub	sp, #24
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
 800d4e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	681b      	ldr	r3, [r3, #0]
 800d4ee:	689b      	ldr	r3, [r3, #8]
 800d4f0:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d4f2:	697b      	ldr	r3, [r7, #20]
 800d4f4:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800d4f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d4fc:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 800d4fe:	683b      	ldr	r3, [r7, #0]
 800d500:	685b      	ldr	r3, [r3, #4]
 800d502:	697a      	ldr	r2, [r7, #20]
 800d504:	4313      	orrs	r3, r2
 800d506:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800d508:	697b      	ldr	r3, [r7, #20]
 800d50a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800d50e:	f023 0307 	bic.w	r3, r3, #7
 800d512:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	697a      	ldr	r2, [r7, #20]
 800d51a:	4313      	orrs	r3, r2
 800d51c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	697a      	ldr	r2, [r7, #20]
 800d524:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800d526:	683b      	ldr	r3, [r7, #0]
 800d528:	685b      	ldr	r3, [r3, #4]
 800d52a:	2b70      	cmp	r3, #112	; 0x70
 800d52c:	d034      	beq.n	800d598 <TIM_SlaveTimer_SetConfig+0xb8>
 800d52e:	2b70      	cmp	r3, #112	; 0x70
 800d530:	d811      	bhi.n	800d556 <TIM_SlaveTimer_SetConfig+0x76>
 800d532:	2b30      	cmp	r3, #48	; 0x30
 800d534:	d07d      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
 800d536:	2b30      	cmp	r3, #48	; 0x30
 800d538:	d806      	bhi.n	800d548 <TIM_SlaveTimer_SetConfig+0x68>
 800d53a:	2b10      	cmp	r3, #16
 800d53c:	d079      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
 800d53e:	2b20      	cmp	r3, #32
 800d540:	d077      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
 800d542:	2b00      	cmp	r3, #0
 800d544:	d075      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
      assert_param(IS_TIM_INTERNAL_TRIGGEREVENT_INSTANCE((htim->Instance), sSlaveConfig->InputTrigger));
      break;
    }

    default:
      break;
 800d546:	e075      	b.n	800d634 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800d548:	2b50      	cmp	r3, #80	; 0x50
 800d54a:	d05e      	beq.n	800d60a <TIM_SlaveTimer_SetConfig+0x12a>
 800d54c:	2b60      	cmp	r3, #96	; 0x60
 800d54e:	d066      	beq.n	800d61e <TIM_SlaveTimer_SetConfig+0x13e>
 800d550:	2b40      	cmp	r3, #64	; 0x40
 800d552:	d02c      	beq.n	800d5ae <TIM_SlaveTimer_SetConfig+0xce>
      break;
 800d554:	e06e      	b.n	800d634 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800d556:	4a3a      	ldr	r2, [pc, #232]	; (800d640 <TIM_SlaveTimer_SetConfig+0x160>)
 800d558:	4293      	cmp	r3, r2
 800d55a:	d06a      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
 800d55c:	4a38      	ldr	r2, [pc, #224]	; (800d640 <TIM_SlaveTimer_SetConfig+0x160>)
 800d55e:	4293      	cmp	r3, r2
 800d560:	d809      	bhi.n	800d576 <TIM_SlaveTimer_SetConfig+0x96>
 800d562:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800d566:	d064      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
 800d568:	4a36      	ldr	r2, [pc, #216]	; (800d644 <TIM_SlaveTimer_SetConfig+0x164>)
 800d56a:	4293      	cmp	r3, r2
 800d56c:	d061      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
 800d56e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800d572:	d05e      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800d574:	e05e      	b.n	800d634 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800d576:	4a34      	ldr	r2, [pc, #208]	; (800d648 <TIM_SlaveTimer_SetConfig+0x168>)
 800d578:	4293      	cmp	r3, r2
 800d57a:	d05a      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
 800d57c:	4a32      	ldr	r2, [pc, #200]	; (800d648 <TIM_SlaveTimer_SetConfig+0x168>)
 800d57e:	4293      	cmp	r3, r2
 800d580:	d803      	bhi.n	800d58a <TIM_SlaveTimer_SetConfig+0xaa>
 800d582:	4a32      	ldr	r2, [pc, #200]	; (800d64c <TIM_SlaveTimer_SetConfig+0x16c>)
 800d584:	4293      	cmp	r3, r2
 800d586:	d054      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800d588:	e054      	b.n	800d634 <TIM_SlaveTimer_SetConfig+0x154>
  switch (sSlaveConfig->InputTrigger)
 800d58a:	4a31      	ldr	r2, [pc, #196]	; (800d650 <TIM_SlaveTimer_SetConfig+0x170>)
 800d58c:	4293      	cmp	r3, r2
 800d58e:	d050      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
 800d590:	4a30      	ldr	r2, [pc, #192]	; (800d654 <TIM_SlaveTimer_SetConfig+0x174>)
 800d592:	4293      	cmp	r3, r2
 800d594:	d04d      	beq.n	800d632 <TIM_SlaveTimer_SetConfig+0x152>
      break;
 800d596:	e04d      	b.n	800d634 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	6818      	ldr	r0, [r3, #0]
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	68d9      	ldr	r1, [r3, #12]
 800d5a0:	683b      	ldr	r3, [r7, #0]
 800d5a2:	689a      	ldr	r2, [r3, #8]
 800d5a4:	683b      	ldr	r3, [r7, #0]
 800d5a6:	691b      	ldr	r3, [r3, #16]
 800d5a8:	f000 f8d2 	bl	800d750 <TIM_ETR_SetConfig>
      break;
 800d5ac:	e042      	b.n	800d634 <TIM_SlaveTimer_SetConfig+0x154>
      if ((sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED) || (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_COMBINED_GATEDRESET))
 800d5ae:	683b      	ldr	r3, [r7, #0]
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	2b05      	cmp	r3, #5
 800d5b4:	d004      	beq.n	800d5c0 <TIM_SlaveTimer_SetConfig+0xe0>
 800d5b6:	683b      	ldr	r3, [r7, #0]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	f1b3 1f01 	cmp.w	r3, #65537	; 0x10001
 800d5be:	d101      	bne.n	800d5c4 <TIM_SlaveTimer_SetConfig+0xe4>
        return HAL_ERROR;
 800d5c0:	2301      	movs	r3, #1
 800d5c2:	e038      	b.n	800d636 <TIM_SlaveTimer_SetConfig+0x156>
      tmpccer = htim->Instance->CCER;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	681b      	ldr	r3, [r3, #0]
 800d5c8:	6a1b      	ldr	r3, [r3, #32]
 800d5ca:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	6a1a      	ldr	r2, [r3, #32]
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	681b      	ldr	r3, [r3, #0]
 800d5d6:	f022 0201 	bic.w	r2, r2, #1
 800d5da:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	699b      	ldr	r3, [r3, #24]
 800d5e2:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d5ea:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	691b      	ldr	r3, [r3, #16]
 800d5f0:	011b      	lsls	r3, r3, #4
 800d5f2:	68fa      	ldr	r2, [r7, #12]
 800d5f4:	4313      	orrs	r3, r2
 800d5f6:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	68fa      	ldr	r2, [r7, #12]
 800d5fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 800d600:	687b      	ldr	r3, [r7, #4]
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	693a      	ldr	r2, [r7, #16]
 800d606:	621a      	str	r2, [r3, #32]
      break;
 800d608:	e014      	b.n	800d634 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d60a:	687b      	ldr	r3, [r7, #4]
 800d60c:	6818      	ldr	r0, [r3, #0]
 800d60e:	683b      	ldr	r3, [r7, #0]
 800d610:	6899      	ldr	r1, [r3, #8]
 800d612:	683b      	ldr	r3, [r7, #0]
 800d614:	691b      	ldr	r3, [r3, #16]
 800d616:	461a      	mov	r2, r3
 800d618:	f000 f81e 	bl	800d658 <TIM_TI1_ConfigInputStage>
      break;
 800d61c:	e00a      	b.n	800d634 <TIM_SlaveTimer_SetConfig+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d61e:	687b      	ldr	r3, [r7, #4]
 800d620:	6818      	ldr	r0, [r3, #0]
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	6899      	ldr	r1, [r3, #8]
 800d626:	683b      	ldr	r3, [r7, #0]
 800d628:	691b      	ldr	r3, [r3, #16]
 800d62a:	461a      	mov	r2, r3
 800d62c:	f000 f843 	bl	800d6b6 <TIM_TI2_ConfigInputStage>
      break;
 800d630:	e000      	b.n	800d634 <TIM_SlaveTimer_SetConfig+0x154>
      break;
 800d632:	bf00      	nop
  }
  return HAL_OK;
 800d634:	2300      	movs	r3, #0
}
 800d636:	4618      	mov	r0, r3
 800d638:	3718      	adds	r7, #24
 800d63a:	46bd      	mov	sp, r7
 800d63c:	bd80      	pop	{r7, pc}
 800d63e:	bf00      	nop
 800d640:	00100030 	.word	0x00100030
 800d644:	00100020 	.word	0x00100020
 800d648:	00100050 	.word	0x00100050
 800d64c:	00100040 	.word	0x00100040
 800d650:	00100060 	.word	0x00100060
 800d654:	00100070 	.word	0x00100070

0800d658 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d658:	b480      	push	{r7}
 800d65a:	b087      	sub	sp, #28
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	60f8      	str	r0, [r7, #12]
 800d660:	60b9      	str	r1, [r7, #8]
 800d662:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d664:	68fb      	ldr	r3, [r7, #12]
 800d666:	6a1b      	ldr	r3, [r3, #32]
 800d668:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	6a1b      	ldr	r3, [r3, #32]
 800d66e:	f023 0201 	bic.w	r2, r3, #1
 800d672:	68fb      	ldr	r3, [r7, #12]
 800d674:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	699b      	ldr	r3, [r3, #24]
 800d67a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d67c:	693b      	ldr	r3, [r7, #16]
 800d67e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d682:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	011b      	lsls	r3, r3, #4
 800d688:	693a      	ldr	r2, [r7, #16]
 800d68a:	4313      	orrs	r3, r2
 800d68c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d68e:	697b      	ldr	r3, [r7, #20]
 800d690:	f023 030a 	bic.w	r3, r3, #10
 800d694:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d696:	697a      	ldr	r2, [r7, #20]
 800d698:	68bb      	ldr	r3, [r7, #8]
 800d69a:	4313      	orrs	r3, r2
 800d69c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	693a      	ldr	r2, [r7, #16]
 800d6a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	697a      	ldr	r2, [r7, #20]
 800d6a8:	621a      	str	r2, [r3, #32]
}
 800d6aa:	bf00      	nop
 800d6ac:	371c      	adds	r7, #28
 800d6ae:	46bd      	mov	sp, r7
 800d6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6b4:	4770      	bx	lr

0800d6b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d6b6:	b480      	push	{r7}
 800d6b8:	b087      	sub	sp, #28
 800d6ba:	af00      	add	r7, sp, #0
 800d6bc:	60f8      	str	r0, [r7, #12]
 800d6be:	60b9      	str	r1, [r7, #8]
 800d6c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d6c2:	68fb      	ldr	r3, [r7, #12]
 800d6c4:	6a1b      	ldr	r3, [r3, #32]
 800d6c6:	f023 0210 	bic.w	r2, r3, #16
 800d6ca:	68fb      	ldr	r3, [r7, #12]
 800d6cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	699b      	ldr	r3, [r3, #24]
 800d6d2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	6a1b      	ldr	r3, [r3, #32]
 800d6d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d6da:	697b      	ldr	r3, [r7, #20]
 800d6dc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d6e0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	031b      	lsls	r3, r3, #12
 800d6e6:	697a      	ldr	r2, [r7, #20]
 800d6e8:	4313      	orrs	r3, r2
 800d6ea:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d6ec:	693b      	ldr	r3, [r7, #16]
 800d6ee:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d6f2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d6f4:	68bb      	ldr	r3, [r7, #8]
 800d6f6:	011b      	lsls	r3, r3, #4
 800d6f8:	693a      	ldr	r2, [r7, #16]
 800d6fa:	4313      	orrs	r3, r2
 800d6fc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	697a      	ldr	r2, [r7, #20]
 800d702:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	693a      	ldr	r2, [r7, #16]
 800d708:	621a      	str	r2, [r3, #32]
}
 800d70a:	bf00      	nop
 800d70c:	371c      	adds	r7, #28
 800d70e:	46bd      	mov	sp, r7
 800d710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d714:	4770      	bx	lr

0800d716 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d716:	b480      	push	{r7}
 800d718:	b085      	sub	sp, #20
 800d71a:	af00      	add	r7, sp, #0
 800d71c:	6078      	str	r0, [r7, #4]
 800d71e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d720:	687b      	ldr	r3, [r7, #4]
 800d722:	689b      	ldr	r3, [r3, #8]
 800d724:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 800d72c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d730:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d732:	683a      	ldr	r2, [r7, #0]
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	4313      	orrs	r3, r2
 800d738:	f043 0307 	orr.w	r3, r3, #7
 800d73c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d73e:	687b      	ldr	r3, [r7, #4]
 800d740:	68fa      	ldr	r2, [r7, #12]
 800d742:	609a      	str	r2, [r3, #8]
}
 800d744:	bf00      	nop
 800d746:	3714      	adds	r7, #20
 800d748:	46bd      	mov	sp, r7
 800d74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d74e:	4770      	bx	lr

0800d750 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d750:	b480      	push	{r7}
 800d752:	b087      	sub	sp, #28
 800d754:	af00      	add	r7, sp, #0
 800d756:	60f8      	str	r0, [r7, #12]
 800d758:	60b9      	str	r1, [r7, #8]
 800d75a:	607a      	str	r2, [r7, #4]
 800d75c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d75e:	68fb      	ldr	r3, [r7, #12]
 800d760:	689b      	ldr	r3, [r3, #8]
 800d762:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d764:	697b      	ldr	r3, [r7, #20]
 800d766:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d76a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d76c:	683b      	ldr	r3, [r7, #0]
 800d76e:	021a      	lsls	r2, r3, #8
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	431a      	orrs	r2, r3
 800d774:	68bb      	ldr	r3, [r7, #8]
 800d776:	4313      	orrs	r3, r2
 800d778:	697a      	ldr	r2, [r7, #20]
 800d77a:	4313      	orrs	r3, r2
 800d77c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d77e:	68fb      	ldr	r3, [r7, #12]
 800d780:	697a      	ldr	r2, [r7, #20]
 800d782:	609a      	str	r2, [r3, #8]
}
 800d784:	bf00      	nop
 800d786:	371c      	adds	r7, #28
 800d788:	46bd      	mov	sp, r7
 800d78a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d78e:	4770      	bx	lr

0800d790 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d790:	b480      	push	{r7}
 800d792:	b087      	sub	sp, #28
 800d794:	af00      	add	r7, sp, #0
 800d796:	60f8      	str	r0, [r7, #12]
 800d798:	60b9      	str	r1, [r7, #8]
 800d79a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d79c:	68bb      	ldr	r3, [r7, #8]
 800d79e:	f003 031f 	and.w	r3, r3, #31
 800d7a2:	2201      	movs	r2, #1
 800d7a4:	fa02 f303 	lsl.w	r3, r2, r3
 800d7a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	6a1a      	ldr	r2, [r3, #32]
 800d7ae:	697b      	ldr	r3, [r7, #20]
 800d7b0:	43db      	mvns	r3, r3
 800d7b2:	401a      	ands	r2, r3
 800d7b4:	68fb      	ldr	r3, [r7, #12]
 800d7b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d7b8:	68fb      	ldr	r3, [r7, #12]
 800d7ba:	6a1a      	ldr	r2, [r3, #32]
 800d7bc:	68bb      	ldr	r3, [r7, #8]
 800d7be:	f003 031f 	and.w	r3, r3, #31
 800d7c2:	6879      	ldr	r1, [r7, #4]
 800d7c4:	fa01 f303 	lsl.w	r3, r1, r3
 800d7c8:	431a      	orrs	r2, r3
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	621a      	str	r2, [r3, #32]
}
 800d7ce:	bf00      	nop
 800d7d0:	371c      	adds	r7, #28
 800d7d2:	46bd      	mov	sp, r7
 800d7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d8:	4770      	bx	lr
	...

0800d7dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d7dc:	b480      	push	{r7}
 800d7de:	b085      	sub	sp, #20
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d7ec:	2b01      	cmp	r3, #1
 800d7ee:	d101      	bne.n	800d7f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d7f0:	2302      	movs	r3, #2
 800d7f2:	e074      	b.n	800d8de <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800d7f4:	687b      	ldr	r3, [r7, #4]
 800d7f6:	2201      	movs	r2, #1
 800d7f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d7fc:	687b      	ldr	r3, [r7, #4]
 800d7fe:	2202      	movs	r2, #2
 800d800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	681b      	ldr	r3, [r3, #0]
 800d808:	685b      	ldr	r3, [r3, #4]
 800d80a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	689b      	ldr	r3, [r3, #8]
 800d812:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	681b      	ldr	r3, [r3, #0]
 800d818:	4a34      	ldr	r2, [pc, #208]	; (800d8ec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d81a:	4293      	cmp	r3, r2
 800d81c:	d009      	beq.n	800d832 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	681b      	ldr	r3, [r3, #0]
 800d822:	4a33      	ldr	r2, [pc, #204]	; (800d8f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d824:	4293      	cmp	r3, r2
 800d826:	d004      	beq.n	800d832 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	4a31      	ldr	r2, [pc, #196]	; (800d8f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d82e:	4293      	cmp	r3, r2
 800d830:	d108      	bne.n	800d844 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d838:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	685b      	ldr	r3, [r3, #4]
 800d83e:	68fa      	ldr	r2, [r7, #12]
 800d840:	4313      	orrs	r3, r2
 800d842:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d844:	68fb      	ldr	r3, [r7, #12]
 800d846:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800d84a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d84e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d850:	683b      	ldr	r3, [r7, #0]
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	68fa      	ldr	r2, [r7, #12]
 800d856:	4313      	orrs	r3, r2
 800d858:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d85a:	687b      	ldr	r3, [r7, #4]
 800d85c:	681b      	ldr	r3, [r3, #0]
 800d85e:	68fa      	ldr	r2, [r7, #12]
 800d860:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d862:	687b      	ldr	r3, [r7, #4]
 800d864:	681b      	ldr	r3, [r3, #0]
 800d866:	4a21      	ldr	r2, [pc, #132]	; (800d8ec <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d868:	4293      	cmp	r3, r2
 800d86a:	d022      	beq.n	800d8b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d874:	d01d      	beq.n	800d8b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	681b      	ldr	r3, [r3, #0]
 800d87a:	4a1f      	ldr	r2, [pc, #124]	; (800d8f8 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800d87c:	4293      	cmp	r3, r2
 800d87e:	d018      	beq.n	800d8b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d880:	687b      	ldr	r3, [r7, #4]
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	4a1d      	ldr	r2, [pc, #116]	; (800d8fc <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800d886:	4293      	cmp	r3, r2
 800d888:	d013      	beq.n	800d8b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	681b      	ldr	r3, [r3, #0]
 800d88e:	4a1c      	ldr	r2, [pc, #112]	; (800d900 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800d890:	4293      	cmp	r3, r2
 800d892:	d00e      	beq.n	800d8b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d894:	687b      	ldr	r3, [r7, #4]
 800d896:	681b      	ldr	r3, [r3, #0]
 800d898:	4a15      	ldr	r2, [pc, #84]	; (800d8f0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d89a:	4293      	cmp	r3, r2
 800d89c:	d009      	beq.n	800d8b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	681b      	ldr	r3, [r3, #0]
 800d8a2:	4a18      	ldr	r2, [pc, #96]	; (800d904 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800d8a4:	4293      	cmp	r3, r2
 800d8a6:	d004      	beq.n	800d8b2 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	681b      	ldr	r3, [r3, #0]
 800d8ac:	4a11      	ldr	r2, [pc, #68]	; (800d8f4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d8ae:	4293      	cmp	r3, r2
 800d8b0:	d10c      	bne.n	800d8cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d8b2:	68bb      	ldr	r3, [r7, #8]
 800d8b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d8b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	689b      	ldr	r3, [r3, #8]
 800d8be:	68ba      	ldr	r2, [r7, #8]
 800d8c0:	4313      	orrs	r3, r2
 800d8c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	68ba      	ldr	r2, [r7, #8]
 800d8ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	2201      	movs	r2, #1
 800d8d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d8dc:	2300      	movs	r3, #0
}
 800d8de:	4618      	mov	r0, r3
 800d8e0:	3714      	adds	r7, #20
 800d8e2:	46bd      	mov	sp, r7
 800d8e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8e8:	4770      	bx	lr
 800d8ea:	bf00      	nop
 800d8ec:	40012c00 	.word	0x40012c00
 800d8f0:	40013400 	.word	0x40013400
 800d8f4:	40015000 	.word	0x40015000
 800d8f8:	40000400 	.word	0x40000400
 800d8fc:	40000800 	.word	0x40000800
 800d900:	40000c00 	.word	0x40000c00
 800d904:	40014000 	.word	0x40014000

0800d908 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d908:	b480      	push	{r7}
 800d90a:	b085      	sub	sp, #20
 800d90c:	af00      	add	r7, sp, #0
 800d90e:	6078      	str	r0, [r7, #4]
 800d910:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d912:	2300      	movs	r3, #0
 800d914:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d91c:	2b01      	cmp	r3, #1
 800d91e:	d101      	bne.n	800d924 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d920:	2302      	movs	r3, #2
 800d922:	e096      	b.n	800da52 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2201      	movs	r2, #1
 800d928:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d932:	683b      	ldr	r3, [r7, #0]
 800d934:	68db      	ldr	r3, [r3, #12]
 800d936:	4313      	orrs	r3, r2
 800d938:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d940:	683b      	ldr	r3, [r7, #0]
 800d942:	689b      	ldr	r3, [r3, #8]
 800d944:	4313      	orrs	r3, r2
 800d946:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d948:	68fb      	ldr	r3, [r7, #12]
 800d94a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d94e:	683b      	ldr	r3, [r7, #0]
 800d950:	685b      	ldr	r3, [r3, #4]
 800d952:	4313      	orrs	r3, r2
 800d954:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d95c:	683b      	ldr	r3, [r7, #0]
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	4313      	orrs	r3, r2
 800d962:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	691b      	ldr	r3, [r3, #16]
 800d96e:	4313      	orrs	r3, r2
 800d970:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d972:	68fb      	ldr	r3, [r7, #12]
 800d974:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d978:	683b      	ldr	r3, [r7, #0]
 800d97a:	695b      	ldr	r3, [r3, #20]
 800d97c:	4313      	orrs	r3, r2
 800d97e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d986:	683b      	ldr	r3, [r7, #0]
 800d988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d98a:	4313      	orrs	r3, r2
 800d98c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800d98e:	68fb      	ldr	r3, [r7, #12]
 800d990:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800d994:	683b      	ldr	r3, [r7, #0]
 800d996:	699b      	ldr	r3, [r3, #24]
 800d998:	041b      	lsls	r3, r3, #16
 800d99a:	4313      	orrs	r3, r2
 800d99c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	4a2f      	ldr	r2, [pc, #188]	; (800da60 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d9a4:	4293      	cmp	r3, r2
 800d9a6:	d009      	beq.n	800d9bc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	681b      	ldr	r3, [r3, #0]
 800d9ac:	4a2d      	ldr	r2, [pc, #180]	; (800da64 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d9ae:	4293      	cmp	r3, r2
 800d9b0:	d004      	beq.n	800d9bc <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	681b      	ldr	r3, [r3, #0]
 800d9b6:	4a2c      	ldr	r2, [pc, #176]	; (800da68 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d9b8:	4293      	cmp	r3, r2
 800d9ba:	d106      	bne.n	800d9ca <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800d9bc:	68fb      	ldr	r3, [r7, #12]
 800d9be:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800d9c2:	683b      	ldr	r3, [r7, #0]
 800d9c4:	69db      	ldr	r3, [r3, #28]
 800d9c6:	4313      	orrs	r3, r2
 800d9c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	4a24      	ldr	r2, [pc, #144]	; (800da60 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800d9d0:	4293      	cmp	r3, r2
 800d9d2:	d009      	beq.n	800d9e8 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	681b      	ldr	r3, [r3, #0]
 800d9d8:	4a22      	ldr	r2, [pc, #136]	; (800da64 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800d9da:	4293      	cmp	r3, r2
 800d9dc:	d004      	beq.n	800d9e8 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 800d9de:	687b      	ldr	r3, [r7, #4]
 800d9e0:	681b      	ldr	r3, [r3, #0]
 800d9e2:	4a21      	ldr	r2, [pc, #132]	; (800da68 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800d9e4:	4293      	cmp	r3, r2
 800d9e6:	d12b      	bne.n	800da40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800d9ee:	683b      	ldr	r3, [r7, #0]
 800d9f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d9f2:	051b      	lsls	r3, r3, #20
 800d9f4:	4313      	orrs	r3, r2
 800d9f6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800d9f8:	68fb      	ldr	r3, [r7, #12]
 800d9fa:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 800d9fe:	683b      	ldr	r3, [r7, #0]
 800da00:	6a1b      	ldr	r3, [r3, #32]
 800da02:	4313      	orrs	r3, r2
 800da04:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800da06:	68fb      	ldr	r3, [r7, #12]
 800da08:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800da0c:	683b      	ldr	r3, [r7, #0]
 800da0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800da10:	4313      	orrs	r3, r2
 800da12:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800da14:	687b      	ldr	r3, [r7, #4]
 800da16:	681b      	ldr	r3, [r3, #0]
 800da18:	4a11      	ldr	r2, [pc, #68]	; (800da60 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 800da1a:	4293      	cmp	r3, r2
 800da1c:	d009      	beq.n	800da32 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	4a10      	ldr	r2, [pc, #64]	; (800da64 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 800da24:	4293      	cmp	r3, r2
 800da26:	d004      	beq.n	800da32 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 800da28:	687b      	ldr	r3, [r7, #4]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	4a0e      	ldr	r2, [pc, #56]	; (800da68 <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 800da2e:	4293      	cmp	r3, r2
 800da30:	d106      	bne.n	800da40 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800da32:	68fb      	ldr	r3, [r7, #12]
 800da34:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800da38:	683b      	ldr	r3, [r7, #0]
 800da3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800da3c:	4313      	orrs	r3, r2
 800da3e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	68fa      	ldr	r2, [r7, #12]
 800da46:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800da48:	687b      	ldr	r3, [r7, #4]
 800da4a:	2200      	movs	r2, #0
 800da4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800da50:	2300      	movs	r3, #0
}
 800da52:	4618      	mov	r0, r3
 800da54:	3714      	adds	r7, #20
 800da56:	46bd      	mov	sp, r7
 800da58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da5c:	4770      	bx	lr
 800da5e:	bf00      	nop
 800da60:	40012c00 	.word	0x40012c00
 800da64:	40013400 	.word	0x40013400
 800da68:	40015000 	.word	0x40015000

0800da6c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800da6c:	b480      	push	{r7}
 800da6e:	b083      	sub	sp, #12
 800da70:	af00      	add	r7, sp, #0
 800da72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800da74:	bf00      	nop
 800da76:	370c      	adds	r7, #12
 800da78:	46bd      	mov	sp, r7
 800da7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da7e:	4770      	bx	lr

0800da80 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800da80:	b480      	push	{r7}
 800da82:	b083      	sub	sp, #12
 800da84:	af00      	add	r7, sp, #0
 800da86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800da88:	bf00      	nop
 800da8a:	370c      	adds	r7, #12
 800da8c:	46bd      	mov	sp, r7
 800da8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da92:	4770      	bx	lr

0800da94 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800da94:	b480      	push	{r7}
 800da96:	b083      	sub	sp, #12
 800da98:	af00      	add	r7, sp, #0
 800da9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800da9c:	bf00      	nop
 800da9e:	370c      	adds	r7, #12
 800daa0:	46bd      	mov	sp, r7
 800daa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daa6:	4770      	bx	lr

0800daa8 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800daa8:	b480      	push	{r7}
 800daaa:	b083      	sub	sp, #12
 800daac:	af00      	add	r7, sp, #0
 800daae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800dab0:	bf00      	nop
 800dab2:	370c      	adds	r7, #12
 800dab4:	46bd      	mov	sp, r7
 800dab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daba:	4770      	bx	lr

0800dabc <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800dabc:	b480      	push	{r7}
 800dabe:	b083      	sub	sp, #12
 800dac0:	af00      	add	r7, sp, #0
 800dac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800dac4:	bf00      	nop
 800dac6:	370c      	adds	r7, #12
 800dac8:	46bd      	mov	sp, r7
 800daca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dace:	4770      	bx	lr

0800dad0 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800dad0:	b480      	push	{r7}
 800dad2:	b083      	sub	sp, #12
 800dad4:	af00      	add	r7, sp, #0
 800dad6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800dad8:	bf00      	nop
 800dada:	370c      	adds	r7, #12
 800dadc:	46bd      	mov	sp, r7
 800dade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dae2:	4770      	bx	lr

0800dae4 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800dae4:	b480      	push	{r7}
 800dae6:	b083      	sub	sp, #12
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800daec:	bf00      	nop
 800daee:	370c      	adds	r7, #12
 800daf0:	46bd      	mov	sp, r7
 800daf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf6:	4770      	bx	lr

0800daf8 <LL_EXTI_EnableIT_0_31>:
{
 800daf8:	b480      	push	{r7}
 800dafa:	b083      	sub	sp, #12
 800dafc:	af00      	add	r7, sp, #0
 800dafe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 800db00:	4b05      	ldr	r3, [pc, #20]	; (800db18 <LL_EXTI_EnableIT_0_31+0x20>)
 800db02:	681a      	ldr	r2, [r3, #0]
 800db04:	4904      	ldr	r1, [pc, #16]	; (800db18 <LL_EXTI_EnableIT_0_31+0x20>)
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	4313      	orrs	r3, r2
 800db0a:	600b      	str	r3, [r1, #0]
}
 800db0c:	bf00      	nop
 800db0e:	370c      	adds	r7, #12
 800db10:	46bd      	mov	sp, r7
 800db12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db16:	4770      	bx	lr
 800db18:	40010400 	.word	0x40010400

0800db1c <LL_EXTI_EnableIT_32_63>:
{
 800db1c:	b480      	push	{r7}
 800db1e:	b083      	sub	sp, #12
 800db20:	af00      	add	r7, sp, #0
 800db22:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800db24:	4b05      	ldr	r3, [pc, #20]	; (800db3c <LL_EXTI_EnableIT_32_63+0x20>)
 800db26:	6a1a      	ldr	r2, [r3, #32]
 800db28:	4904      	ldr	r1, [pc, #16]	; (800db3c <LL_EXTI_EnableIT_32_63+0x20>)
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	4313      	orrs	r3, r2
 800db2e:	620b      	str	r3, [r1, #32]
}
 800db30:	bf00      	nop
 800db32:	370c      	adds	r7, #12
 800db34:	46bd      	mov	sp, r7
 800db36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3a:	4770      	bx	lr
 800db3c:	40010400 	.word	0x40010400

0800db40 <LL_EXTI_DisableIT_0_31>:
{
 800db40:	b480      	push	{r7}
 800db42:	b083      	sub	sp, #12
 800db44:	af00      	add	r7, sp, #0
 800db46:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 800db48:	4b06      	ldr	r3, [pc, #24]	; (800db64 <LL_EXTI_DisableIT_0_31+0x24>)
 800db4a:	681a      	ldr	r2, [r3, #0]
 800db4c:	687b      	ldr	r3, [r7, #4]
 800db4e:	43db      	mvns	r3, r3
 800db50:	4904      	ldr	r1, [pc, #16]	; (800db64 <LL_EXTI_DisableIT_0_31+0x24>)
 800db52:	4013      	ands	r3, r2
 800db54:	600b      	str	r3, [r1, #0]
}
 800db56:	bf00      	nop
 800db58:	370c      	adds	r7, #12
 800db5a:	46bd      	mov	sp, r7
 800db5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db60:	4770      	bx	lr
 800db62:	bf00      	nop
 800db64:	40010400 	.word	0x40010400

0800db68 <LL_EXTI_DisableIT_32_63>:
{
 800db68:	b480      	push	{r7}
 800db6a:	b083      	sub	sp, #12
 800db6c:	af00      	add	r7, sp, #0
 800db6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 800db70:	4b06      	ldr	r3, [pc, #24]	; (800db8c <LL_EXTI_DisableIT_32_63+0x24>)
 800db72:	6a1a      	ldr	r2, [r3, #32]
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	43db      	mvns	r3, r3
 800db78:	4904      	ldr	r1, [pc, #16]	; (800db8c <LL_EXTI_DisableIT_32_63+0x24>)
 800db7a:	4013      	ands	r3, r2
 800db7c:	620b      	str	r3, [r1, #32]
}
 800db7e:	bf00      	nop
 800db80:	370c      	adds	r7, #12
 800db82:	46bd      	mov	sp, r7
 800db84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db88:	4770      	bx	lr
 800db8a:	bf00      	nop
 800db8c:	40010400 	.word	0x40010400

0800db90 <LL_EXTI_EnableEvent_0_31>:
{
 800db90:	b480      	push	{r7}
 800db92:	b083      	sub	sp, #12
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 800db98:	4b05      	ldr	r3, [pc, #20]	; (800dbb0 <LL_EXTI_EnableEvent_0_31+0x20>)
 800db9a:	685a      	ldr	r2, [r3, #4]
 800db9c:	4904      	ldr	r1, [pc, #16]	; (800dbb0 <LL_EXTI_EnableEvent_0_31+0x20>)
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	4313      	orrs	r3, r2
 800dba2:	604b      	str	r3, [r1, #4]
}
 800dba4:	bf00      	nop
 800dba6:	370c      	adds	r7, #12
 800dba8:	46bd      	mov	sp, r7
 800dbaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbae:	4770      	bx	lr
 800dbb0:	40010400 	.word	0x40010400

0800dbb4 <LL_EXTI_EnableEvent_32_63>:
{
 800dbb4:	b480      	push	{r7}
 800dbb6:	b083      	sub	sp, #12
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR2, ExtiLine);
 800dbbc:	4b05      	ldr	r3, [pc, #20]	; (800dbd4 <LL_EXTI_EnableEvent_32_63+0x20>)
 800dbbe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dbc0:	4904      	ldr	r1, [pc, #16]	; (800dbd4 <LL_EXTI_EnableEvent_32_63+0x20>)
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	4313      	orrs	r3, r2
 800dbc6:	624b      	str	r3, [r1, #36]	; 0x24
}
 800dbc8:	bf00      	nop
 800dbca:	370c      	adds	r7, #12
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbd2:	4770      	bx	lr
 800dbd4:	40010400 	.word	0x40010400

0800dbd8 <LL_EXTI_DisableEvent_0_31>:
{
 800dbd8:	b480      	push	{r7}
 800dbda:	b083      	sub	sp, #12
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800dbe0:	4b06      	ldr	r3, [pc, #24]	; (800dbfc <LL_EXTI_DisableEvent_0_31+0x24>)
 800dbe2:	685a      	ldr	r2, [r3, #4]
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	43db      	mvns	r3, r3
 800dbe8:	4904      	ldr	r1, [pc, #16]	; (800dbfc <LL_EXTI_DisableEvent_0_31+0x24>)
 800dbea:	4013      	ands	r3, r2
 800dbec:	604b      	str	r3, [r1, #4]
}
 800dbee:	bf00      	nop
 800dbf0:	370c      	adds	r7, #12
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbf8:	4770      	bx	lr
 800dbfa:	bf00      	nop
 800dbfc:	40010400 	.word	0x40010400

0800dc00 <LL_EXTI_DisableEvent_32_63>:
{
 800dc00:	b480      	push	{r7}
 800dc02:	b083      	sub	sp, #12
 800dc04:	af00      	add	r7, sp, #0
 800dc06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 800dc08:	4b06      	ldr	r3, [pc, #24]	; (800dc24 <LL_EXTI_DisableEvent_32_63+0x24>)
 800dc0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800dc0c:	687b      	ldr	r3, [r7, #4]
 800dc0e:	43db      	mvns	r3, r3
 800dc10:	4904      	ldr	r1, [pc, #16]	; (800dc24 <LL_EXTI_DisableEvent_32_63+0x24>)
 800dc12:	4013      	ands	r3, r2
 800dc14:	624b      	str	r3, [r1, #36]	; 0x24
}
 800dc16:	bf00      	nop
 800dc18:	370c      	adds	r7, #12
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc20:	4770      	bx	lr
 800dc22:	bf00      	nop
 800dc24:	40010400 	.word	0x40010400

0800dc28 <LL_EXTI_EnableRisingTrig_0_31>:
{
 800dc28:	b480      	push	{r7}
 800dc2a:	b083      	sub	sp, #12
 800dc2c:	af00      	add	r7, sp, #0
 800dc2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800dc30:	4b05      	ldr	r3, [pc, #20]	; (800dc48 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800dc32:	689a      	ldr	r2, [r3, #8]
 800dc34:	4904      	ldr	r1, [pc, #16]	; (800dc48 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	4313      	orrs	r3, r2
 800dc3a:	608b      	str	r3, [r1, #8]
}
 800dc3c:	bf00      	nop
 800dc3e:	370c      	adds	r7, #12
 800dc40:	46bd      	mov	sp, r7
 800dc42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc46:	4770      	bx	lr
 800dc48:	40010400 	.word	0x40010400

0800dc4c <LL_EXTI_EnableRisingTrig_32_63>:
{
 800dc4c:	b480      	push	{r7}
 800dc4e:	b083      	sub	sp, #12
 800dc50:	af00      	add	r7, sp, #0
 800dc52:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR2, ExtiLine);
 800dc54:	4b05      	ldr	r3, [pc, #20]	; (800dc6c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800dc56:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dc58:	4904      	ldr	r1, [pc, #16]	; (800dc6c <LL_EXTI_EnableRisingTrig_32_63+0x20>)
 800dc5a:	687b      	ldr	r3, [r7, #4]
 800dc5c:	4313      	orrs	r3, r2
 800dc5e:	628b      	str	r3, [r1, #40]	; 0x28
}
 800dc60:	bf00      	nop
 800dc62:	370c      	adds	r7, #12
 800dc64:	46bd      	mov	sp, r7
 800dc66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc6a:	4770      	bx	lr
 800dc6c:	40010400 	.word	0x40010400

0800dc70 <LL_EXTI_DisableRisingTrig_0_31>:
{
 800dc70:	b480      	push	{r7}
 800dc72:	b083      	sub	sp, #12
 800dc74:	af00      	add	r7, sp, #0
 800dc76:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800dc78:	4b06      	ldr	r3, [pc, #24]	; (800dc94 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800dc7a:	689a      	ldr	r2, [r3, #8]
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	43db      	mvns	r3, r3
 800dc80:	4904      	ldr	r1, [pc, #16]	; (800dc94 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800dc82:	4013      	ands	r3, r2
 800dc84:	608b      	str	r3, [r1, #8]
}
 800dc86:	bf00      	nop
 800dc88:	370c      	adds	r7, #12
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc90:	4770      	bx	lr
 800dc92:	bf00      	nop
 800dc94:	40010400 	.word	0x40010400

0800dc98 <LL_EXTI_DisableRisingTrig_32_63>:
{
 800dc98:	b480      	push	{r7}
 800dc9a:	b083      	sub	sp, #12
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 800dca0:	4b06      	ldr	r3, [pc, #24]	; (800dcbc <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800dca2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	43db      	mvns	r3, r3
 800dca8:	4904      	ldr	r1, [pc, #16]	; (800dcbc <LL_EXTI_DisableRisingTrig_32_63+0x24>)
 800dcaa:	4013      	ands	r3, r2
 800dcac:	628b      	str	r3, [r1, #40]	; 0x28
}
 800dcae:	bf00      	nop
 800dcb0:	370c      	adds	r7, #12
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb8:	4770      	bx	lr
 800dcba:	bf00      	nop
 800dcbc:	40010400 	.word	0x40010400

0800dcc0 <LL_EXTI_EnableFallingTrig_0_31>:
{
 800dcc0:	b480      	push	{r7}
 800dcc2:	b083      	sub	sp, #12
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800dcc8:	4b05      	ldr	r3, [pc, #20]	; (800dce0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800dcca:	68da      	ldr	r2, [r3, #12]
 800dccc:	4904      	ldr	r1, [pc, #16]	; (800dce0 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	4313      	orrs	r3, r2
 800dcd2:	60cb      	str	r3, [r1, #12]
}
 800dcd4:	bf00      	nop
 800dcd6:	370c      	adds	r7, #12
 800dcd8:	46bd      	mov	sp, r7
 800dcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcde:	4770      	bx	lr
 800dce0:	40010400 	.word	0x40010400

0800dce4 <LL_EXTI_EnableFallingTrig_32_63>:
{
 800dce4:	b480      	push	{r7}
 800dce6:	b083      	sub	sp, #12
 800dce8:	af00      	add	r7, sp, #0
 800dcea:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR2, ExtiLine);
 800dcec:	4b05      	ldr	r3, [pc, #20]	; (800dd04 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800dcee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dcf0:	4904      	ldr	r1, [pc, #16]	; (800dd04 <LL_EXTI_EnableFallingTrig_32_63+0x20>)
 800dcf2:	687b      	ldr	r3, [r7, #4]
 800dcf4:	4313      	orrs	r3, r2
 800dcf6:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800dcf8:	bf00      	nop
 800dcfa:	370c      	adds	r7, #12
 800dcfc:	46bd      	mov	sp, r7
 800dcfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd02:	4770      	bx	lr
 800dd04:	40010400 	.word	0x40010400

0800dd08 <LL_EXTI_DisableFallingTrig_0_31>:
{
 800dd08:	b480      	push	{r7}
 800dd0a:	b083      	sub	sp, #12
 800dd0c:	af00      	add	r7, sp, #0
 800dd0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800dd10:	4b06      	ldr	r3, [pc, #24]	; (800dd2c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800dd12:	68da      	ldr	r2, [r3, #12]
 800dd14:	687b      	ldr	r3, [r7, #4]
 800dd16:	43db      	mvns	r3, r3
 800dd18:	4904      	ldr	r1, [pc, #16]	; (800dd2c <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800dd1a:	4013      	ands	r3, r2
 800dd1c:	60cb      	str	r3, [r1, #12]
}
 800dd1e:	bf00      	nop
 800dd20:	370c      	adds	r7, #12
 800dd22:	46bd      	mov	sp, r7
 800dd24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd28:	4770      	bx	lr
 800dd2a:	bf00      	nop
 800dd2c:	40010400 	.word	0x40010400

0800dd30 <LL_EXTI_DisableFallingTrig_32_63>:
{
 800dd30:	b480      	push	{r7}
 800dd32:	b083      	sub	sp, #12
 800dd34:	af00      	add	r7, sp, #0
 800dd36:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 800dd38:	4b06      	ldr	r3, [pc, #24]	; (800dd54 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800dd3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dd3c:	687b      	ldr	r3, [r7, #4]
 800dd3e:	43db      	mvns	r3, r3
 800dd40:	4904      	ldr	r1, [pc, #16]	; (800dd54 <LL_EXTI_DisableFallingTrig_32_63+0x24>)
 800dd42:	4013      	ands	r3, r2
 800dd44:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 800dd46:	bf00      	nop
 800dd48:	370c      	adds	r7, #12
 800dd4a:	46bd      	mov	sp, r7
 800dd4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd50:	4770      	bx	lr
 800dd52:	bf00      	nop
 800dd54:	40010400 	.word	0x40010400

0800dd58 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - 0x00: EXTI registers are initialized
  *          - any other calue : wrong configuration
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b084      	sub	sp, #16
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
  uint32_t status = 0x00u;
 800dd60:	2300      	movs	r3, #0
 800dd62:	60fb      	str	r3, [r7, #12]
  assert_param(IS_LL_EXTI_LINE_32_63(EXTI_InitStruct->Line_32_63));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	7a1b      	ldrb	r3, [r3, #8]
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	f000 80c8 	beq.w	800defe <LL_EXTI_Init+0x1a6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	d05d      	beq.n	800de32 <LL_EXTI_Init+0xda>
    {
      switch (EXTI_InitStruct->Mode)
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	7a5b      	ldrb	r3, [r3, #9]
 800dd7a:	2b01      	cmp	r3, #1
 800dd7c:	d00e      	beq.n	800dd9c <LL_EXTI_Init+0x44>
 800dd7e:	2b02      	cmp	r3, #2
 800dd80:	d017      	beq.n	800ddb2 <LL_EXTI_Init+0x5a>
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	d120      	bne.n	800ddc8 <LL_EXTI_Init+0x70>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	4618      	mov	r0, r3
 800dd8c:	f7ff ff24 	bl	800dbd8 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800dd90:	687b      	ldr	r3, [r7, #4]
 800dd92:	681b      	ldr	r3, [r3, #0]
 800dd94:	4618      	mov	r0, r3
 800dd96:	f7ff feaf 	bl	800daf8 <LL_EXTI_EnableIT_0_31>
          break;
 800dd9a:	e018      	b.n	800ddce <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	681b      	ldr	r3, [r3, #0]
 800dda0:	4618      	mov	r0, r3
 800dda2:	f7ff fecd 	bl	800db40 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	4618      	mov	r0, r3
 800ddac:	f7ff fef0 	bl	800db90 <LL_EXTI_EnableEvent_0_31>
          break;
 800ddb0:	e00d      	b.n	800ddce <LL_EXTI_Init+0x76>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800ddb2:	687b      	ldr	r3, [r7, #4]
 800ddb4:	681b      	ldr	r3, [r3, #0]
 800ddb6:	4618      	mov	r0, r3
 800ddb8:	f7ff fe9e 	bl	800daf8 <LL_EXTI_EnableIT_0_31>
          /* Directly Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	681b      	ldr	r3, [r3, #0]
 800ddc0:	4618      	mov	r0, r3
 800ddc2:	f7ff fee5 	bl	800db90 <LL_EXTI_EnableEvent_0_31>
          break;
 800ddc6:	e002      	b.n	800ddce <LL_EXTI_Init+0x76>
        default:
          status = 0x01u;
 800ddc8:	2301      	movs	r3, #1
 800ddca:	60fb      	str	r3, [r7, #12]
          break;
 800ddcc:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800ddce:	687b      	ldr	r3, [r7, #4]
 800ddd0:	7a9b      	ldrb	r3, [r3, #10]
 800ddd2:	2b00      	cmp	r3, #0
 800ddd4:	d02d      	beq.n	800de32 <LL_EXTI_Init+0xda>
      {
        switch (EXTI_InitStruct->Trigger)
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	7a9b      	ldrb	r3, [r3, #10]
 800ddda:	2b02      	cmp	r3, #2
 800dddc:	d00e      	beq.n	800ddfc <LL_EXTI_Init+0xa4>
 800ddde:	2b03      	cmp	r3, #3
 800dde0:	d017      	beq.n	800de12 <LL_EXTI_Init+0xba>
 800dde2:	2b01      	cmp	r3, #1
 800dde4:	d120      	bne.n	800de28 <LL_EXTI_Init+0xd0>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	681b      	ldr	r3, [r3, #0]
 800ddea:	4618      	mov	r0, r3
 800ddec:	f7ff ff8c 	bl	800dd08 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	f7ff ff17 	bl	800dc28 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 800ddfa:	e01b      	b.n	800de34 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	681b      	ldr	r3, [r3, #0]
 800de00:	4618      	mov	r0, r3
 800de02:	f7ff ff35 	bl	800dc70 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800de06:	687b      	ldr	r3, [r7, #4]
 800de08:	681b      	ldr	r3, [r3, #0]
 800de0a:	4618      	mov	r0, r3
 800de0c:	f7ff ff58 	bl	800dcc0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800de10:	e010      	b.n	800de34 <LL_EXTI_Init+0xdc>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	681b      	ldr	r3, [r3, #0]
 800de16:	4618      	mov	r0, r3
 800de18:	f7ff ff06 	bl	800dc28 <LL_EXTI_EnableRisingTrig_0_31>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	4618      	mov	r0, r3
 800de22:	f7ff ff4d 	bl	800dcc0 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800de26:	e005      	b.n	800de34 <LL_EXTI_Init+0xdc>
          default:
            status |= 0x02u;
 800de28:	68fb      	ldr	r3, [r7, #12]
 800de2a:	f043 0302 	orr.w	r3, r3, #2
 800de2e:	60fb      	str	r3, [r7, #12]
            break;
 800de30:	e000      	b.n	800de34 <LL_EXTI_Init+0xdc>
        }
      }
 800de32:	bf00      	nop
    }
    /* Configure EXTI Lines in range from 32 to 63 */
    if (EXTI_InitStruct->Line_32_63 != LL_EXTI_LINE_NONE)
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	685b      	ldr	r3, [r3, #4]
 800de38:	2b00      	cmp	r3, #0
 800de3a:	d075      	beq.n	800df28 <LL_EXTI_Init+0x1d0>
    {
      switch (EXTI_InitStruct->Mode)
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	7a5b      	ldrb	r3, [r3, #9]
 800de40:	2b01      	cmp	r3, #1
 800de42:	d00e      	beq.n	800de62 <LL_EXTI_Init+0x10a>
 800de44:	2b02      	cmp	r3, #2
 800de46:	d017      	beq.n	800de78 <LL_EXTI_Init+0x120>
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d120      	bne.n	800de8e <LL_EXTI_Init+0x136>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	685b      	ldr	r3, [r3, #4]
 800de50:	4618      	mov	r0, r3
 800de52:	f7ff fed5 	bl	800dc00 <LL_EXTI_DisableEvent_32_63>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800de56:	687b      	ldr	r3, [r7, #4]
 800de58:	685b      	ldr	r3, [r3, #4]
 800de5a:	4618      	mov	r0, r3
 800de5c:	f7ff fe5e 	bl	800db1c <LL_EXTI_EnableIT_32_63>
          break;
 800de60:	e01a      	b.n	800de98 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	685b      	ldr	r3, [r3, #4]
 800de66:	4618      	mov	r0, r3
 800de68:	f7ff fe7e 	bl	800db68 <LL_EXTI_DisableIT_32_63>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	685b      	ldr	r3, [r3, #4]
 800de70:	4618      	mov	r0, r3
 800de72:	f7ff fe9f 	bl	800dbb4 <LL_EXTI_EnableEvent_32_63>
          break;
 800de76:	e00f      	b.n	800de98 <LL_EXTI_Init+0x140>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableIT_32_63(EXTI_InitStruct->Line_32_63);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	685b      	ldr	r3, [r3, #4]
 800de7c:	4618      	mov	r0, r3
 800de7e:	f7ff fe4d 	bl	800db1c <LL_EXTI_EnableIT_32_63>
          /* Directly Enable IT on provided Lines */
          LL_EXTI_EnableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800de82:	687b      	ldr	r3, [r7, #4]
 800de84:	685b      	ldr	r3, [r3, #4]
 800de86:	4618      	mov	r0, r3
 800de88:	f7ff fe94 	bl	800dbb4 <LL_EXTI_EnableEvent_32_63>
          break;
 800de8c:	e004      	b.n	800de98 <LL_EXTI_Init+0x140>
        default:
          status |= 0x04u;
 800de8e:	68fb      	ldr	r3, [r7, #12]
 800de90:	f043 0304 	orr.w	r3, r3, #4
 800de94:	60fb      	str	r3, [r7, #12]
          break;
 800de96:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	7a9b      	ldrb	r3, [r3, #10]
 800de9c:	2b00      	cmp	r3, #0
 800de9e:	d043      	beq.n	800df28 <LL_EXTI_Init+0x1d0>
      {
        switch (EXTI_InitStruct->Trigger)
 800dea0:	687b      	ldr	r3, [r7, #4]
 800dea2:	7a9b      	ldrb	r3, [r3, #10]
 800dea4:	2b02      	cmp	r3, #2
 800dea6:	d00e      	beq.n	800dec6 <LL_EXTI_Init+0x16e>
 800dea8:	2b03      	cmp	r3, #3
 800deaa:	d017      	beq.n	800dedc <LL_EXTI_Init+0x184>
 800deac:	2b01      	cmp	r3, #1
 800deae:	d120      	bne.n	800def2 <LL_EXTI_Init+0x19a>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	685b      	ldr	r3, [r3, #4]
 800deb4:	4618      	mov	r0, r3
 800deb6:	f7ff ff3b 	bl	800dd30 <LL_EXTI_DisableFallingTrig_32_63>
            /* Then Enable IT on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	685b      	ldr	r3, [r3, #4]
 800debe:	4618      	mov	r0, r3
 800dec0:	f7ff fec4 	bl	800dc4c <LL_EXTI_EnableRisingTrig_32_63>
            break;
 800dec4:	e031      	b.n	800df2a <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	685b      	ldr	r3, [r3, #4]
 800deca:	4618      	mov	r0, r3
 800decc:	f7ff fee4 	bl	800dc98 <LL_EXTI_DisableRisingTrig_32_63>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	685b      	ldr	r3, [r3, #4]
 800ded4:	4618      	mov	r0, r3
 800ded6:	f7ff ff05 	bl	800dce4 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800deda:	e026      	b.n	800df2a <LL_EXTI_Init+0x1d2>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            /* Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	685b      	ldr	r3, [r3, #4]
 800dee0:	4618      	mov	r0, r3
 800dee2:	f7ff feb3 	bl	800dc4c <LL_EXTI_EnableRisingTrig_32_63>
            /* Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_32_63(EXTI_InitStruct->Line_32_63);
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	685b      	ldr	r3, [r3, #4]
 800deea:	4618      	mov	r0, r3
 800deec:	f7ff fefa 	bl	800dce4 <LL_EXTI_EnableFallingTrig_32_63>
            break;
 800def0:	e01b      	b.n	800df2a <LL_EXTI_Init+0x1d2>
          default:
            status |= 0x05u;
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	f043 0305 	orr.w	r3, r3, #5
 800def8:	60fb      	str	r3, [r7, #12]
            break;
 800defa:	bf00      	nop
 800defc:	e015      	b.n	800df2a <LL_EXTI_Init+0x1d2>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure IT EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800defe:	687b      	ldr	r3, [r7, #4]
 800df00:	681b      	ldr	r3, [r3, #0]
 800df02:	4618      	mov	r0, r3
 800df04:	f7ff fe1c 	bl	800db40 <LL_EXTI_DisableIT_0_31>
    /* De-configure Event EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	4618      	mov	r0, r3
 800df0e:	f7ff fe63 	bl	800dbd8 <LL_EXTI_DisableEvent_0_31>
    /* De-configure IT EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableIT_32_63(EXTI_InitStruct->Line_32_63);
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	685b      	ldr	r3, [r3, #4]
 800df16:	4618      	mov	r0, r3
 800df18:	f7ff fe26 	bl	800db68 <LL_EXTI_DisableIT_32_63>
    /* De-configure Event EXTI Lines in range from 32 to 63 */
    LL_EXTI_DisableEvent_32_63(EXTI_InitStruct->Line_32_63);
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	685b      	ldr	r3, [r3, #4]
 800df20:	4618      	mov	r0, r3
 800df22:	f7ff fe6d 	bl	800dc00 <LL_EXTI_DisableEvent_32_63>
 800df26:	e000      	b.n	800df2a <LL_EXTI_Init+0x1d2>
      }
 800df28:	bf00      	nop
  }

  return status;
 800df2a:	68fb      	ldr	r3, [r7, #12]
}
 800df2c:	4618      	mov	r0, r3
 800df2e:	3710      	adds	r7, #16
 800df30:	46bd      	mov	sp, r7
 800df32:	bd80      	pop	{r7, pc}

0800df34 <LL_GPIO_SetPinMode>:
{
 800df34:	b480      	push	{r7}
 800df36:	b089      	sub	sp, #36	; 0x24
 800df38:	af00      	add	r7, sp, #0
 800df3a:	60f8      	str	r0, [r7, #12]
 800df3c:	60b9      	str	r1, [r7, #8]
 800df3e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	681a      	ldr	r2, [r3, #0]
 800df44:	68bb      	ldr	r3, [r7, #8]
 800df46:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800df48:	697b      	ldr	r3, [r7, #20]
 800df4a:	fa93 f3a3 	rbit	r3, r3
 800df4e:	613b      	str	r3, [r7, #16]
  return result;
 800df50:	693b      	ldr	r3, [r7, #16]
 800df52:	fab3 f383 	clz	r3, r3
 800df56:	b2db      	uxtb	r3, r3
 800df58:	005b      	lsls	r3, r3, #1
 800df5a:	2103      	movs	r1, #3
 800df5c:	fa01 f303 	lsl.w	r3, r1, r3
 800df60:	43db      	mvns	r3, r3
 800df62:	401a      	ands	r2, r3
 800df64:	68bb      	ldr	r3, [r7, #8]
 800df66:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800df68:	69fb      	ldr	r3, [r7, #28]
 800df6a:	fa93 f3a3 	rbit	r3, r3
 800df6e:	61bb      	str	r3, [r7, #24]
  return result;
 800df70:	69bb      	ldr	r3, [r7, #24]
 800df72:	fab3 f383 	clz	r3, r3
 800df76:	b2db      	uxtb	r3, r3
 800df78:	005b      	lsls	r3, r3, #1
 800df7a:	6879      	ldr	r1, [r7, #4]
 800df7c:	fa01 f303 	lsl.w	r3, r1, r3
 800df80:	431a      	orrs	r2, r3
 800df82:	68fb      	ldr	r3, [r7, #12]
 800df84:	601a      	str	r2, [r3, #0]
}
 800df86:	bf00      	nop
 800df88:	3724      	adds	r7, #36	; 0x24
 800df8a:	46bd      	mov	sp, r7
 800df8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df90:	4770      	bx	lr

0800df92 <LL_GPIO_SetPinOutputType>:
{
 800df92:	b480      	push	{r7}
 800df94:	b085      	sub	sp, #20
 800df96:	af00      	add	r7, sp, #0
 800df98:	60f8      	str	r0, [r7, #12]
 800df9a:	60b9      	str	r1, [r7, #8]
 800df9c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	685a      	ldr	r2, [r3, #4]
 800dfa2:	68bb      	ldr	r3, [r7, #8]
 800dfa4:	43db      	mvns	r3, r3
 800dfa6:	401a      	ands	r2, r3
 800dfa8:	68bb      	ldr	r3, [r7, #8]
 800dfaa:	6879      	ldr	r1, [r7, #4]
 800dfac:	fb01 f303 	mul.w	r3, r1, r3
 800dfb0:	431a      	orrs	r2, r3
 800dfb2:	68fb      	ldr	r3, [r7, #12]
 800dfb4:	605a      	str	r2, [r3, #4]
}
 800dfb6:	bf00      	nop
 800dfb8:	3714      	adds	r7, #20
 800dfba:	46bd      	mov	sp, r7
 800dfbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfc0:	4770      	bx	lr

0800dfc2 <LL_GPIO_SetPinSpeed>:
{
 800dfc2:	b480      	push	{r7}
 800dfc4:	b089      	sub	sp, #36	; 0x24
 800dfc6:	af00      	add	r7, sp, #0
 800dfc8:	60f8      	str	r0, [r7, #12]
 800dfca:	60b9      	str	r1, [r7, #8]
 800dfcc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	689a      	ldr	r2, [r3, #8]
 800dfd2:	68bb      	ldr	r3, [r7, #8]
 800dfd4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dfd6:	697b      	ldr	r3, [r7, #20]
 800dfd8:	fa93 f3a3 	rbit	r3, r3
 800dfdc:	613b      	str	r3, [r7, #16]
  return result;
 800dfde:	693b      	ldr	r3, [r7, #16]
 800dfe0:	fab3 f383 	clz	r3, r3
 800dfe4:	b2db      	uxtb	r3, r3
 800dfe6:	005b      	lsls	r3, r3, #1
 800dfe8:	2103      	movs	r1, #3
 800dfea:	fa01 f303 	lsl.w	r3, r1, r3
 800dfee:	43db      	mvns	r3, r3
 800dff0:	401a      	ands	r2, r3
 800dff2:	68bb      	ldr	r3, [r7, #8]
 800dff4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800dff6:	69fb      	ldr	r3, [r7, #28]
 800dff8:	fa93 f3a3 	rbit	r3, r3
 800dffc:	61bb      	str	r3, [r7, #24]
  return result;
 800dffe:	69bb      	ldr	r3, [r7, #24]
 800e000:	fab3 f383 	clz	r3, r3
 800e004:	b2db      	uxtb	r3, r3
 800e006:	005b      	lsls	r3, r3, #1
 800e008:	6879      	ldr	r1, [r7, #4]
 800e00a:	fa01 f303 	lsl.w	r3, r1, r3
 800e00e:	431a      	orrs	r2, r3
 800e010:	68fb      	ldr	r3, [r7, #12]
 800e012:	609a      	str	r2, [r3, #8]
}
 800e014:	bf00      	nop
 800e016:	3724      	adds	r7, #36	; 0x24
 800e018:	46bd      	mov	sp, r7
 800e01a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e01e:	4770      	bx	lr

0800e020 <LL_GPIO_SetPinPull>:
{
 800e020:	b480      	push	{r7}
 800e022:	b089      	sub	sp, #36	; 0x24
 800e024:	af00      	add	r7, sp, #0
 800e026:	60f8      	str	r0, [r7, #12]
 800e028:	60b9      	str	r1, [r7, #8]
 800e02a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800e02c:	68fb      	ldr	r3, [r7, #12]
 800e02e:	68da      	ldr	r2, [r3, #12]
 800e030:	68bb      	ldr	r3, [r7, #8]
 800e032:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e034:	697b      	ldr	r3, [r7, #20]
 800e036:	fa93 f3a3 	rbit	r3, r3
 800e03a:	613b      	str	r3, [r7, #16]
  return result;
 800e03c:	693b      	ldr	r3, [r7, #16]
 800e03e:	fab3 f383 	clz	r3, r3
 800e042:	b2db      	uxtb	r3, r3
 800e044:	005b      	lsls	r3, r3, #1
 800e046:	2103      	movs	r1, #3
 800e048:	fa01 f303 	lsl.w	r3, r1, r3
 800e04c:	43db      	mvns	r3, r3
 800e04e:	401a      	ands	r2, r3
 800e050:	68bb      	ldr	r3, [r7, #8]
 800e052:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e054:	69fb      	ldr	r3, [r7, #28]
 800e056:	fa93 f3a3 	rbit	r3, r3
 800e05a:	61bb      	str	r3, [r7, #24]
  return result;
 800e05c:	69bb      	ldr	r3, [r7, #24]
 800e05e:	fab3 f383 	clz	r3, r3
 800e062:	b2db      	uxtb	r3, r3
 800e064:	005b      	lsls	r3, r3, #1
 800e066:	6879      	ldr	r1, [r7, #4]
 800e068:	fa01 f303 	lsl.w	r3, r1, r3
 800e06c:	431a      	orrs	r2, r3
 800e06e:	68fb      	ldr	r3, [r7, #12]
 800e070:	60da      	str	r2, [r3, #12]
}
 800e072:	bf00      	nop
 800e074:	3724      	adds	r7, #36	; 0x24
 800e076:	46bd      	mov	sp, r7
 800e078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e07c:	4770      	bx	lr

0800e07e <LL_GPIO_SetAFPin_0_7>:
{
 800e07e:	b480      	push	{r7}
 800e080:	b089      	sub	sp, #36	; 0x24
 800e082:	af00      	add	r7, sp, #0
 800e084:	60f8      	str	r0, [r7, #12]
 800e086:	60b9      	str	r1, [r7, #8]
 800e088:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	6a1a      	ldr	r2, [r3, #32]
 800e08e:	68bb      	ldr	r3, [r7, #8]
 800e090:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e092:	697b      	ldr	r3, [r7, #20]
 800e094:	fa93 f3a3 	rbit	r3, r3
 800e098:	613b      	str	r3, [r7, #16]
  return result;
 800e09a:	693b      	ldr	r3, [r7, #16]
 800e09c:	fab3 f383 	clz	r3, r3
 800e0a0:	b2db      	uxtb	r3, r3
 800e0a2:	009b      	lsls	r3, r3, #2
 800e0a4:	210f      	movs	r1, #15
 800e0a6:	fa01 f303 	lsl.w	r3, r1, r3
 800e0aa:	43db      	mvns	r3, r3
 800e0ac:	401a      	ands	r2, r3
 800e0ae:	68bb      	ldr	r3, [r7, #8]
 800e0b0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e0b2:	69fb      	ldr	r3, [r7, #28]
 800e0b4:	fa93 f3a3 	rbit	r3, r3
 800e0b8:	61bb      	str	r3, [r7, #24]
  return result;
 800e0ba:	69bb      	ldr	r3, [r7, #24]
 800e0bc:	fab3 f383 	clz	r3, r3
 800e0c0:	b2db      	uxtb	r3, r3
 800e0c2:	009b      	lsls	r3, r3, #2
 800e0c4:	6879      	ldr	r1, [r7, #4]
 800e0c6:	fa01 f303 	lsl.w	r3, r1, r3
 800e0ca:	431a      	orrs	r2, r3
 800e0cc:	68fb      	ldr	r3, [r7, #12]
 800e0ce:	621a      	str	r2, [r3, #32]
}
 800e0d0:	bf00      	nop
 800e0d2:	3724      	adds	r7, #36	; 0x24
 800e0d4:	46bd      	mov	sp, r7
 800e0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0da:	4770      	bx	lr

0800e0dc <LL_GPIO_SetAFPin_8_15>:
{
 800e0dc:	b480      	push	{r7}
 800e0de:	b089      	sub	sp, #36	; 0x24
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	60f8      	str	r0, [r7, #12]
 800e0e4:	60b9      	str	r1, [r7, #8]
 800e0e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 800e0e8:	68fb      	ldr	r3, [r7, #12]
 800e0ea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e0ec:	68bb      	ldr	r3, [r7, #8]
 800e0ee:	0a1b      	lsrs	r3, r3, #8
 800e0f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e0f2:	697b      	ldr	r3, [r7, #20]
 800e0f4:	fa93 f3a3 	rbit	r3, r3
 800e0f8:	613b      	str	r3, [r7, #16]
  return result;
 800e0fa:	693b      	ldr	r3, [r7, #16]
 800e0fc:	fab3 f383 	clz	r3, r3
 800e100:	b2db      	uxtb	r3, r3
 800e102:	009b      	lsls	r3, r3, #2
 800e104:	210f      	movs	r1, #15
 800e106:	fa01 f303 	lsl.w	r3, r1, r3
 800e10a:	43db      	mvns	r3, r3
 800e10c:	401a      	ands	r2, r3
 800e10e:	68bb      	ldr	r3, [r7, #8]
 800e110:	0a1b      	lsrs	r3, r3, #8
 800e112:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e114:	69fb      	ldr	r3, [r7, #28]
 800e116:	fa93 f3a3 	rbit	r3, r3
 800e11a:	61bb      	str	r3, [r7, #24]
  return result;
 800e11c:	69bb      	ldr	r3, [r7, #24]
 800e11e:	fab3 f383 	clz	r3, r3
 800e122:	b2db      	uxtb	r3, r3
 800e124:	009b      	lsls	r3, r3, #2
 800e126:	6879      	ldr	r1, [r7, #4]
 800e128:	fa01 f303 	lsl.w	r3, r1, r3
 800e12c:	431a      	orrs	r2, r3
 800e12e:	68fb      	ldr	r3, [r7, #12]
 800e130:	625a      	str	r2, [r3, #36]	; 0x24
}
 800e132:	bf00      	nop
 800e134:	3724      	adds	r7, #36	; 0x24
 800e136:	46bd      	mov	sp, r7
 800e138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e13c:	4770      	bx	lr

0800e13e <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800e13e:	b580      	push	{r7, lr}
 800e140:	b086      	sub	sp, #24
 800e142:	af00      	add	r7, sp, #0
 800e144:	6078      	str	r0, [r7, #4]
 800e146:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 800e148:	683b      	ldr	r3, [r7, #0]
 800e14a:	681b      	ldr	r3, [r3, #0]
 800e14c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	fa93 f3a3 	rbit	r3, r3
 800e154:	60bb      	str	r3, [r7, #8]
  return result;
 800e156:	68bb      	ldr	r3, [r7, #8]
 800e158:	fab3 f383 	clz	r3, r3
 800e15c:	b2db      	uxtb	r3, r3
 800e15e:	617b      	str	r3, [r7, #20]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800e160:	e040      	b.n	800e1e4 <LL_GPIO_Init+0xa6>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 800e162:	683b      	ldr	r3, [r7, #0]
 800e164:	681a      	ldr	r2, [r3, #0]
 800e166:	2101      	movs	r1, #1
 800e168:	697b      	ldr	r3, [r7, #20]
 800e16a:	fa01 f303 	lsl.w	r3, r1, r3
 800e16e:	4013      	ands	r3, r2
 800e170:	613b      	str	r3, [r7, #16]

    if (currentpin != 0x00u)
 800e172:	693b      	ldr	r3, [r7, #16]
 800e174:	2b00      	cmp	r3, #0
 800e176:	d032      	beq.n	800e1de <LL_GPIO_Init+0xa0>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800e178:	683b      	ldr	r3, [r7, #0]
 800e17a:	685b      	ldr	r3, [r3, #4]
 800e17c:	461a      	mov	r2, r3
 800e17e:	6939      	ldr	r1, [r7, #16]
 800e180:	6878      	ldr	r0, [r7, #4]
 800e182:	f7ff fed7 	bl	800df34 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800e186:	683b      	ldr	r3, [r7, #0]
 800e188:	685b      	ldr	r3, [r3, #4]
 800e18a:	2b01      	cmp	r3, #1
 800e18c:	d003      	beq.n	800e196 <LL_GPIO_Init+0x58>
 800e18e:	683b      	ldr	r3, [r7, #0]
 800e190:	685b      	ldr	r3, [r3, #4]
 800e192:	2b02      	cmp	r3, #2
 800e194:	d106      	bne.n	800e1a4 <LL_GPIO_Init+0x66>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800e196:	683b      	ldr	r3, [r7, #0]
 800e198:	689b      	ldr	r3, [r3, #8]
 800e19a:	461a      	mov	r2, r3
 800e19c:	6939      	ldr	r1, [r7, #16]
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f7ff ff0f 	bl	800dfc2 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800e1a4:	683b      	ldr	r3, [r7, #0]
 800e1a6:	691b      	ldr	r3, [r3, #16]
 800e1a8:	461a      	mov	r2, r3
 800e1aa:	6939      	ldr	r1, [r7, #16]
 800e1ac:	6878      	ldr	r0, [r7, #4]
 800e1ae:	f7ff ff37 	bl	800e020 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800e1b2:	683b      	ldr	r3, [r7, #0]
 800e1b4:	685b      	ldr	r3, [r3, #4]
 800e1b6:	2b02      	cmp	r3, #2
 800e1b8:	d111      	bne.n	800e1de <LL_GPIO_Init+0xa0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 800e1ba:	693b      	ldr	r3, [r7, #16]
 800e1bc:	2bff      	cmp	r3, #255	; 0xff
 800e1be:	d807      	bhi.n	800e1d0 <LL_GPIO_Init+0x92>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800e1c0:	683b      	ldr	r3, [r7, #0]
 800e1c2:	695b      	ldr	r3, [r3, #20]
 800e1c4:	461a      	mov	r2, r3
 800e1c6:	6939      	ldr	r1, [r7, #16]
 800e1c8:	6878      	ldr	r0, [r7, #4]
 800e1ca:	f7ff ff58 	bl	800e07e <LL_GPIO_SetAFPin_0_7>
 800e1ce:	e006      	b.n	800e1de <LL_GPIO_Init+0xa0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800e1d0:	683b      	ldr	r3, [r7, #0]
 800e1d2:	695b      	ldr	r3, [r3, #20]
 800e1d4:	461a      	mov	r2, r3
 800e1d6:	6939      	ldr	r1, [r7, #16]
 800e1d8:	6878      	ldr	r0, [r7, #4]
 800e1da:	f7ff ff7f 	bl	800e0dc <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 800e1de:	697b      	ldr	r3, [r7, #20]
 800e1e0:	3301      	adds	r3, #1
 800e1e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800e1e4:	683b      	ldr	r3, [r7, #0]
 800e1e6:	681a      	ldr	r2, [r3, #0]
 800e1e8:	697b      	ldr	r3, [r7, #20]
 800e1ea:	fa22 f303 	lsr.w	r3, r2, r3
 800e1ee:	2b00      	cmp	r3, #0
 800e1f0:	d1b7      	bne.n	800e162 <LL_GPIO_Init+0x24>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 800e1f2:	683b      	ldr	r3, [r7, #0]
 800e1f4:	685b      	ldr	r3, [r3, #4]
 800e1f6:	2b01      	cmp	r3, #1
 800e1f8:	d003      	beq.n	800e202 <LL_GPIO_Init+0xc4>
 800e1fa:	683b      	ldr	r3, [r7, #0]
 800e1fc:	685b      	ldr	r3, [r3, #4]
 800e1fe:	2b02      	cmp	r3, #2
 800e200:	d107      	bne.n	800e212 <LL_GPIO_Init+0xd4>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 800e202:	683b      	ldr	r3, [r7, #0]
 800e204:	6819      	ldr	r1, [r3, #0]
 800e206:	683b      	ldr	r3, [r7, #0]
 800e208:	68db      	ldr	r3, [r3, #12]
 800e20a:	461a      	mov	r2, r3
 800e20c:	6878      	ldr	r0, [r7, #4]
 800e20e:	f7ff fec0 	bl	800df92 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 800e212:	2300      	movs	r3, #0
}
 800e214:	4618      	mov	r0, r3
 800e216:	3718      	adds	r7, #24
 800e218:	46bd      	mov	sp, r7
 800e21a:	bd80      	pop	{r7, pc}

0800e21c <ILI9341_Draw_Wave>:

 extern uint16_t BURST_MAX_SIZE;


void ILI9341_Draw_Wave(uint16_t x, uint16_t y, uint8_t weight, uint16_t colour, uint8_t scale, uint32_t* data_table, uint16_t data_table_size)
{
 800e21c:	b590      	push	{r4, r7, lr}
 800e21e:	b085      	sub	sp, #20
 800e220:	af00      	add	r7, sp, #0
 800e222:	4604      	mov	r4, r0
 800e224:	4608      	mov	r0, r1
 800e226:	4611      	mov	r1, r2
 800e228:	461a      	mov	r2, r3
 800e22a:	4623      	mov	r3, r4
 800e22c:	80fb      	strh	r3, [r7, #6]
 800e22e:	4603      	mov	r3, r0
 800e230:	80bb      	strh	r3, [r7, #4]
 800e232:	460b      	mov	r3, r1
 800e234:	70fb      	strb	r3, [r7, #3]
 800e236:	4613      	mov	r3, r2
 800e238:	803b      	strh	r3, [r7, #0]
	for(int w = 0; w < weight; w++ )
 800e23a:	2300      	movs	r3, #0
 800e23c:	60fb      	str	r3, [r7, #12]
 800e23e:	e026      	b.n	800e28e <ILI9341_Draw_Wave+0x72>
	{
		for(int i = 0; i < data_table_size; i++)
 800e240:	2300      	movs	r3, #0
 800e242:	60bb      	str	r3, [r7, #8]
 800e244:	e01c      	b.n	800e280 <ILI9341_Draw_Wave+0x64>
		{
			ILI9341_Draw_Pixel(	x + i,	(y + data_table[i] / scale) + w, colour);
 800e246:	68bb      	ldr	r3, [r7, #8]
 800e248:	b29a      	uxth	r2, r3
 800e24a:	88fb      	ldrh	r3, [r7, #6]
 800e24c:	4413      	add	r3, r2
 800e24e:	b298      	uxth	r0, r3
 800e250:	68bb      	ldr	r3, [r7, #8]
 800e252:	009b      	lsls	r3, r3, #2
 800e254:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800e256:	4413      	add	r3, r2
 800e258:	681a      	ldr	r2, [r3, #0]
 800e25a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800e25e:	fbb2 f3f3 	udiv	r3, r2, r3
 800e262:	b29a      	uxth	r2, r3
 800e264:	88bb      	ldrh	r3, [r7, #4]
 800e266:	4413      	add	r3, r2
 800e268:	b29a      	uxth	r2, r3
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	b29b      	uxth	r3, r3
 800e26e:	4413      	add	r3, r2
 800e270:	b29b      	uxth	r3, r3
 800e272:	883a      	ldrh	r2, [r7, #0]
 800e274:	4619      	mov	r1, r3
 800e276:	f000 fc1f 	bl	800eab8 <ILI9341_Draw_Pixel>
		for(int i = 0; i < data_table_size; i++)
 800e27a:	68bb      	ldr	r3, [r7, #8]
 800e27c:	3301      	adds	r3, #1
 800e27e:	60bb      	str	r3, [r7, #8]
 800e280:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e282:	68ba      	ldr	r2, [r7, #8]
 800e284:	429a      	cmp	r2, r3
 800e286:	dbde      	blt.n	800e246 <ILI9341_Draw_Wave+0x2a>
	for(int w = 0; w < weight; w++ )
 800e288:	68fb      	ldr	r3, [r7, #12]
 800e28a:	3301      	adds	r3, #1
 800e28c:	60fb      	str	r3, [r7, #12]
 800e28e:	78fb      	ldrb	r3, [r7, #3]
 800e290:	68fa      	ldr	r2, [r7, #12]
 800e292:	429a      	cmp	r2, r3
 800e294:	dbd4      	blt.n	800e240 <ILI9341_Draw_Wave+0x24>

		}
	}

}
 800e296:	bf00      	nop
 800e298:	3714      	adds	r7, #20
 800e29a:	46bd      	mov	sp, r7
 800e29c:	bd90      	pop	{r4, r7, pc}

0800e29e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord>:
 *
 *
 *
 */
void ILI9341_Draw_Bordered_Filled_Rectangle_Coord(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t inner_colour, uint8_t border_weight, uint16_t border_colour)
{
 800e29e:	b590      	push	{r4, r7, lr}
 800e2a0:	b087      	sub	sp, #28
 800e2a2:	af02      	add	r7, sp, #8
 800e2a4:	4604      	mov	r4, r0
 800e2a6:	4608      	mov	r0, r1
 800e2a8:	4611      	mov	r1, r2
 800e2aa:	461a      	mov	r2, r3
 800e2ac:	4623      	mov	r3, r4
 800e2ae:	80fb      	strh	r3, [r7, #6]
 800e2b0:	4603      	mov	r3, r0
 800e2b2:	80bb      	strh	r3, [r7, #4]
 800e2b4:	460b      	mov	r3, r1
 800e2b6:	807b      	strh	r3, [r7, #2]
 800e2b8:	4613      	mov	r3, r2
 800e2ba:	803b      	strh	r3, [r7, #0]

	// Draw inwards (and shorter) for each level of border weight
	for(uint8_t b = 0; ; b++)
 800e2bc:	2300      	movs	r3, #0
 800e2be:	73fb      	strb	r3, [r7, #15]
	{


		if(b > border_weight)
 800e2c0:	7bfa      	ldrb	r2, [r7, #15]
 800e2c2:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800e2c6:	429a      	cmp	r2, r3
 800e2c8:	d939      	bls.n	800e33e <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0xa0>
		{

			// stop before the inner space reaches zero! (hard fault)
			if( ((y + b) == ((y + h) - b)) || ((x + b) == ((x + w) - b)) )
 800e2ca:	88ba      	ldrh	r2, [r7, #4]
 800e2cc:	7bfb      	ldrb	r3, [r7, #15]
 800e2ce:	441a      	add	r2, r3
 800e2d0:	88b9      	ldrh	r1, [r7, #4]
 800e2d2:	883b      	ldrh	r3, [r7, #0]
 800e2d4:	4419      	add	r1, r3
 800e2d6:	7bfb      	ldrb	r3, [r7, #15]
 800e2d8:	1acb      	subs	r3, r1, r3
 800e2da:	429a      	cmp	r2, r3
 800e2dc:	f000 8089 	beq.w	800e3f2 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
 800e2e0:	88fa      	ldrh	r2, [r7, #6]
 800e2e2:	7bfb      	ldrb	r3, [r7, #15]
 800e2e4:	441a      	add	r2, r3
 800e2e6:	88f9      	ldrh	r1, [r7, #6]
 800e2e8:	887b      	ldrh	r3, [r7, #2]
 800e2ea:	4419      	add	r1, r3
 800e2ec:	7bfb      	ldrb	r3, [r7, #15]
 800e2ee:	1acb      	subs	r3, r1, r3
 800e2f0:	429a      	cmp	r2, r3
 800e2f2:	d07e      	beq.n	800e3f2 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x154>
				// add final line?
				goto finish;
			}
			else
			{
				ILI9341_Draw_Rectangle(x + b, y + b, (w - (2*b)) + 1, (h - (2*b)) + 1, inner_colour, AREA_CHUNK);
 800e2f4:	7bfb      	ldrb	r3, [r7, #15]
 800e2f6:	b29a      	uxth	r2, r3
 800e2f8:	88fb      	ldrh	r3, [r7, #6]
 800e2fa:	4413      	add	r3, r2
 800e2fc:	b298      	uxth	r0, r3
 800e2fe:	7bfb      	ldrb	r3, [r7, #15]
 800e300:	b29a      	uxth	r2, r3
 800e302:	88bb      	ldrh	r3, [r7, #4]
 800e304:	4413      	add	r3, r2
 800e306:	b299      	uxth	r1, r3
 800e308:	7bfb      	ldrb	r3, [r7, #15]
 800e30a:	b29b      	uxth	r3, r3
 800e30c:	005b      	lsls	r3, r3, #1
 800e30e:	b29b      	uxth	r3, r3
 800e310:	887a      	ldrh	r2, [r7, #2]
 800e312:	1ad3      	subs	r3, r2, r3
 800e314:	b29b      	uxth	r3, r3
 800e316:	3301      	adds	r3, #1
 800e318:	b29c      	uxth	r4, r3
 800e31a:	7bfb      	ldrb	r3, [r7, #15]
 800e31c:	b29b      	uxth	r3, r3
 800e31e:	005b      	lsls	r3, r3, #1
 800e320:	b29b      	uxth	r3, r3
 800e322:	883a      	ldrh	r2, [r7, #0]
 800e324:	1ad3      	subs	r3, r2, r3
 800e326:	b29b      	uxth	r3, r3
 800e328:	3301      	adds	r3, #1
 800e32a:	b29a      	uxth	r2, r3
 800e32c:	2304      	movs	r3, #4
 800e32e:	9301      	str	r3, [sp, #4]
 800e330:	8c3b      	ldrh	r3, [r7, #32]
 800e332:	9300      	str	r3, [sp, #0]
 800e334:	4613      	mov	r3, r2
 800e336:	4622      	mov	r2, r4
 800e338:	f000 fd18 	bl	800ed6c <ILI9341_Draw_Rectangle>
				goto finish;
 800e33c:	e05a      	b.n	800e3f4 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x156>
			}
		}

		// Horizontal line - Top
		ILI9341_Draw_Horizontal_Line(	x + b,
 800e33e:	7bfb      	ldrb	r3, [r7, #15]
 800e340:	b29a      	uxth	r2, r3
 800e342:	88fb      	ldrh	r3, [r7, #6]
 800e344:	4413      	add	r3, r2
 800e346:	b298      	uxth	r0, r3
 800e348:	7bfb      	ldrb	r3, [r7, #15]
 800e34a:	b29a      	uxth	r2, r3
 800e34c:	88bb      	ldrh	r3, [r7, #4]
 800e34e:	4413      	add	r3, r2
 800e350:	b299      	uxth	r1, r3
										y + b,
										(w - b)+1,
 800e352:	7bfb      	ldrb	r3, [r7, #15]
 800e354:	b29b      	uxth	r3, r3
 800e356:	887a      	ldrh	r2, [r7, #2]
 800e358:	1ad3      	subs	r3, r2, r3
 800e35a:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800e35c:	3301      	adds	r3, #1
 800e35e:	b29a      	uxth	r2, r3
 800e360:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e362:	f000 fa6b 	bl	800e83c <ILI9341_Draw_Horizontal_Line>
										border_colour);
		// Horizontal line - Bottom
		ILI9341_Draw_Horizontal_Line(	x + b,
 800e366:	7bfb      	ldrb	r3, [r7, #15]
 800e368:	b29a      	uxth	r2, r3
 800e36a:	88fb      	ldrh	r3, [r7, #6]
 800e36c:	4413      	add	r3, r2
 800e36e:	b298      	uxth	r0, r3
										(y + h) - b,
 800e370:	88ba      	ldrh	r2, [r7, #4]
 800e372:	883b      	ldrh	r3, [r7, #0]
 800e374:	4413      	add	r3, r2
 800e376:	b29a      	uxth	r2, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800e378:	7bfb      	ldrb	r3, [r7, #15]
 800e37a:	b29b      	uxth	r3, r3
 800e37c:	1ad3      	subs	r3, r2, r3
 800e37e:	b299      	uxth	r1, r3
										(w - b)+1,
 800e380:	7bfb      	ldrb	r3, [r7, #15]
 800e382:	b29b      	uxth	r3, r3
 800e384:	887a      	ldrh	r2, [r7, #2]
 800e386:	1ad3      	subs	r3, r2, r3
 800e388:	b29b      	uxth	r3, r3
		ILI9341_Draw_Horizontal_Line(	x + b,
 800e38a:	3301      	adds	r3, #1
 800e38c:	b29a      	uxth	r2, r3
 800e38e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e390:	f000 fa54 	bl	800e83c <ILI9341_Draw_Horizontal_Line>
										border_colour);


		// Vertical line - left
		ILI9341_Draw_Vertical_Line(		x + b,
 800e394:	7bfb      	ldrb	r3, [r7, #15]
 800e396:	b29a      	uxth	r2, r3
 800e398:	88fb      	ldrh	r3, [r7, #6]
 800e39a:	4413      	add	r3, r2
 800e39c:	b298      	uxth	r0, r3
 800e39e:	7bfb      	ldrb	r3, [r7, #15]
 800e3a0:	b29a      	uxth	r2, r3
 800e3a2:	88bb      	ldrh	r3, [r7, #4]
 800e3a4:	4413      	add	r3, r2
 800e3a6:	b299      	uxth	r1, r3
 800e3a8:	7bfb      	ldrb	r3, [r7, #15]
 800e3aa:	b29b      	uxth	r3, r3
 800e3ac:	005b      	lsls	r3, r3, #1
 800e3ae:	b29b      	uxth	r3, r3
 800e3b0:	883a      	ldrh	r2, [r7, #0]
 800e3b2:	1ad3      	subs	r3, r2, r3
 800e3b4:	b29a      	uxth	r2, r3
 800e3b6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e3b8:	f000 faa4 	bl	800e904 <ILI9341_Draw_Vertical_Line>
										y + b,
										h - (2*b),
										border_colour);
		// Vertical line - right
		ILI9341_Draw_Vertical_Line(		((x + w)) - (b),
 800e3bc:	88fa      	ldrh	r2, [r7, #6]
 800e3be:	887b      	ldrh	r3, [r7, #2]
 800e3c0:	4413      	add	r3, r2
 800e3c2:	b29a      	uxth	r2, r3
 800e3c4:	7bfb      	ldrb	r3, [r7, #15]
 800e3c6:	b29b      	uxth	r3, r3
 800e3c8:	1ad3      	subs	r3, r2, r3
 800e3ca:	b298      	uxth	r0, r3
 800e3cc:	7bfb      	ldrb	r3, [r7, #15]
 800e3ce:	b29a      	uxth	r2, r3
 800e3d0:	88bb      	ldrh	r3, [r7, #4]
 800e3d2:	4413      	add	r3, r2
 800e3d4:	b299      	uxth	r1, r3
 800e3d6:	7bfb      	ldrb	r3, [r7, #15]
 800e3d8:	b29b      	uxth	r3, r3
 800e3da:	005b      	lsls	r3, r3, #1
 800e3dc:	b29b      	uxth	r3, r3
 800e3de:	883a      	ldrh	r2, [r7, #0]
 800e3e0:	1ad3      	subs	r3, r2, r3
 800e3e2:	b29a      	uxth	r2, r3
 800e3e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e3e6:	f000 fa8d 	bl	800e904 <ILI9341_Draw_Vertical_Line>
	for(uint8_t b = 0; ; b++)
 800e3ea:	7bfb      	ldrb	r3, [r7, #15]
 800e3ec:	3301      	adds	r3, #1
 800e3ee:	73fb      	strb	r3, [r7, #15]
		if(b > border_weight)
 800e3f0:	e766      	b.n	800e2c0 <ILI9341_Draw_Bordered_Filled_Rectangle_Coord+0x22>
										h - (2*b),
										border_colour);

	}

	finish:
 800e3f2:	bf00      	nop
	// done
	return;
 800e3f4:	bf00      	nop
}
 800e3f6:	3714      	adds	r7, #20
 800e3f8:	46bd      	mov	sp, r7
 800e3fa:	bd90      	pop	{r4, r7, pc}

0800e3fc <ILI9341_Draw_Char>:
 *	@retval None
 *
 */

void ILI9341_Draw_Char(char character, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800e3fc:	b590      	push	{r4, r7, lr}
 800e3fe:	b089      	sub	sp, #36	; 0x24
 800e400:	af02      	add	r7, sp, #8
 800e402:	4604      	mov	r4, r0
 800e404:	4608      	mov	r0, r1
 800e406:	4611      	mov	r1, r2
 800e408:	461a      	mov	r2, r3
 800e40a:	4623      	mov	r3, r4
 800e40c:	71fb      	strb	r3, [r7, #7]
 800e40e:	4603      	mov	r3, r0
 800e410:	80bb      	strh	r3, [r7, #4]
 800e412:	460b      	mov	r3, r1
 800e414:	807b      	strh	r3, [r7, #2]
 800e416:	4613      	mov	r3, r2
 800e418:	803b      	strh	r3, [r7, #0]
    uint8_t 	i,j;
		



	function_char = character;
 800e41a:	79fb      	ldrb	r3, [r7, #7]
 800e41c:	75fb      	strb	r3, [r7, #23]
		
    if (function_char < ' ')
 800e41e:	7dfb      	ldrb	r3, [r7, #23]
 800e420:	2b1f      	cmp	r3, #31
 800e422:	d802      	bhi.n	800e42a <ILI9341_Draw_Char+0x2e>
    {
        character = 0;
 800e424:	2300      	movs	r3, #0
 800e426:	71fb      	strb	r3, [r7, #7]
 800e428:	e002      	b.n	800e430 <ILI9341_Draw_Char+0x34>
    }
    else
    {
    	function_char -= 32;
 800e42a:	7dfb      	ldrb	r3, [r7, #23]
 800e42c:	3b20      	subs	r3, #32
 800e42e:	75fb      	strb	r3, [r7, #23]
	}
   	
	char temp[CHAR_WIDTH];

	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800e430:	2300      	movs	r3, #0
 800e432:	753b      	strb	r3, [r7, #20]
 800e434:	e012      	b.n	800e45c <ILI9341_Draw_Char+0x60>
	{
		temp[k] = font[function_char][k];
 800e436:	7dfa      	ldrb	r2, [r7, #23]
 800e438:	7d38      	ldrb	r0, [r7, #20]
 800e43a:	7d39      	ldrb	r1, [r7, #20]
 800e43c:	4c48      	ldr	r4, [pc, #288]	; (800e560 <ILI9341_Draw_Char+0x164>)
 800e43e:	4613      	mov	r3, r2
 800e440:	005b      	lsls	r3, r3, #1
 800e442:	4413      	add	r3, r2
 800e444:	005b      	lsls	r3, r3, #1
 800e446:	4423      	add	r3, r4
 800e448:	4403      	add	r3, r0
 800e44a:	781a      	ldrb	r2, [r3, #0]
 800e44c:	f107 0318 	add.w	r3, r7, #24
 800e450:	440b      	add	r3, r1
 800e452:	f803 2c0c 	strb.w	r2, [r3, #-12]
	for(uint8_t k = 0; k<CHAR_WIDTH; k++)
 800e456:	7d3b      	ldrb	r3, [r7, #20]
 800e458:	3301      	adds	r3, #1
 800e45a:	753b      	strb	r3, [r7, #20]
 800e45c:	7d3b      	ldrb	r3, [r7, #20]
 800e45e:	2b05      	cmp	r3, #5
 800e460:	d9e9      	bls.n	800e436 <ILI9341_Draw_Char+0x3a>
	}
		
    // Draw pixels
	//ILI9341_Draw_Rectangle(x, Y, CHAR_WIDTH*size, CHAR_HEIGHT*size, bgcolour);
    for (j=0; j<CHAR_WIDTH; j++)
 800e462:	2300      	movs	r3, #0
 800e464:	757b      	strb	r3, [r7, #21]
 800e466:	e074      	b.n	800e552 <ILI9341_Draw_Char+0x156>
    {
        for (i=0; i<CHAR_HEIGHT; i++)
 800e468:	2300      	movs	r3, #0
 800e46a:	75bb      	strb	r3, [r7, #22]
 800e46c:	e06b      	b.n	800e546 <ILI9341_Draw_Char+0x14a>
        {
            if (temp[j] & (1<<i))
 800e46e:	7d7b      	ldrb	r3, [r7, #21]
 800e470:	f107 0218 	add.w	r2, r7, #24
 800e474:	4413      	add	r3, r2
 800e476:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800e47a:	461a      	mov	r2, r3
 800e47c:	7dbb      	ldrb	r3, [r7, #22]
 800e47e:	fa42 f303 	asr.w	r3, r2, r3
 800e482:	f003 0301 	and.w	r3, r3, #1
 800e486:	2b00      	cmp	r3, #0
 800e488:	d02d      	beq.n	800e4e6 <ILI9341_Draw_Char+0xea>
            {
            	if(size == 1)
 800e48a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e48c:	2b01      	cmp	r3, #1
 800e48e:	d10e      	bne.n	800e4ae <ILI9341_Draw_Char+0xb2>
				{
            		ILI9341_Draw_Pixel(x+j, y+i, colour);
 800e490:	7d7b      	ldrb	r3, [r7, #21]
 800e492:	b29a      	uxth	r2, r3
 800e494:	88bb      	ldrh	r3, [r7, #4]
 800e496:	4413      	add	r3, r2
 800e498:	b298      	uxth	r0, r3
 800e49a:	7dbb      	ldrb	r3, [r7, #22]
 800e49c:	b29a      	uxth	r2, r3
 800e49e:	887b      	ldrh	r3, [r7, #2]
 800e4a0:	4413      	add	r3, r2
 800e4a2:	b29b      	uxth	r3, r3
 800e4a4:	883a      	ldrh	r2, [r7, #0]
 800e4a6:	4619      	mov	r1, r3
 800e4a8:	f000 fb06 	bl	800eab8 <ILI9341_Draw_Pixel>
 800e4ac:	e048      	b.n	800e540 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, colour, TEXT_CHUNK);
 800e4ae:	7d7b      	ldrb	r3, [r7, #21]
 800e4b0:	b29b      	uxth	r3, r3
 800e4b2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e4b4:	fb12 f303 	smulbb	r3, r2, r3
 800e4b8:	b29a      	uxth	r2, r3
 800e4ba:	88bb      	ldrh	r3, [r7, #4]
 800e4bc:	4413      	add	r3, r2
 800e4be:	b298      	uxth	r0, r3
 800e4c0:	7dbb      	ldrb	r3, [r7, #22]
 800e4c2:	b29b      	uxth	r3, r3
 800e4c4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e4c6:	fb12 f303 	smulbb	r3, r2, r3
 800e4ca:	b29a      	uxth	r2, r3
 800e4cc:	887b      	ldrh	r3, [r7, #2]
 800e4ce:	4413      	add	r3, r2
 800e4d0:	b299      	uxth	r1, r3
 800e4d2:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800e4d4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e4d6:	2301      	movs	r3, #1
 800e4d8:	9301      	str	r3, [sp, #4]
 800e4da:	883b      	ldrh	r3, [r7, #0]
 800e4dc:	9300      	str	r3, [sp, #0]
 800e4de:	4623      	mov	r3, r4
 800e4e0:	f000 fc44 	bl	800ed6c <ILI9341_Draw_Rectangle>
 800e4e4:	e02c      	b.n	800e540 <ILI9341_Draw_Char+0x144>
				}
            }
            else
            {
               	if(size == 1)
 800e4e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e4e8:	2b01      	cmp	r3, #1
 800e4ea:	d10e      	bne.n	800e50a <ILI9341_Draw_Char+0x10e>
				{
					ILI9341_Draw_Pixel(x+j, y+i, bgcolour);
 800e4ec:	7d7b      	ldrb	r3, [r7, #21]
 800e4ee:	b29a      	uxth	r2, r3
 800e4f0:	88bb      	ldrh	r3, [r7, #4]
 800e4f2:	4413      	add	r3, r2
 800e4f4:	b298      	uxth	r0, r3
 800e4f6:	7dbb      	ldrb	r3, [r7, #22]
 800e4f8:	b29a      	uxth	r2, r3
 800e4fa:	887b      	ldrh	r3, [r7, #2]
 800e4fc:	4413      	add	r3, r2
 800e4fe:	b29b      	uxth	r3, r3
 800e500:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800e502:	4619      	mov	r1, r3
 800e504:	f000 fad8 	bl	800eab8 <ILI9341_Draw_Pixel>
 800e508:	e01a      	b.n	800e540 <ILI9341_Draw_Char+0x144>
				}
				else
				{
					ILI9341_Draw_Rectangle(x+(j*size), y+(i*size), size, size, bgcolour, TEXT_CHUNK);
 800e50a:	7d7b      	ldrb	r3, [r7, #21]
 800e50c:	b29b      	uxth	r3, r3
 800e50e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e510:	fb12 f303 	smulbb	r3, r2, r3
 800e514:	b29a      	uxth	r2, r3
 800e516:	88bb      	ldrh	r3, [r7, #4]
 800e518:	4413      	add	r3, r2
 800e51a:	b298      	uxth	r0, r3
 800e51c:	7dbb      	ldrb	r3, [r7, #22]
 800e51e:	b29b      	uxth	r3, r3
 800e520:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e522:	fb12 f303 	smulbb	r3, r2, r3
 800e526:	b29a      	uxth	r2, r3
 800e528:	887b      	ldrh	r3, [r7, #2]
 800e52a:	4413      	add	r3, r2
 800e52c:	b299      	uxth	r1, r3
 800e52e:	8d3c      	ldrh	r4, [r7, #40]	; 0x28
 800e530:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800e532:	2301      	movs	r3, #1
 800e534:	9301      	str	r3, [sp, #4]
 800e536:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800e538:	9300      	str	r3, [sp, #0]
 800e53a:	4623      	mov	r3, r4
 800e53c:	f000 fc16 	bl	800ed6c <ILI9341_Draw_Rectangle>
        for (i=0; i<CHAR_HEIGHT; i++)
 800e540:	7dbb      	ldrb	r3, [r7, #22]
 800e542:	3301      	adds	r3, #1
 800e544:	75bb      	strb	r3, [r7, #22]
 800e546:	7dbb      	ldrb	r3, [r7, #22]
 800e548:	2b07      	cmp	r3, #7
 800e54a:	d990      	bls.n	800e46e <ILI9341_Draw_Char+0x72>
    for (j=0; j<CHAR_WIDTH; j++)
 800e54c:	7d7b      	ldrb	r3, [r7, #21]
 800e54e:	3301      	adds	r3, #1
 800e550:	757b      	strb	r3, [r7, #21]
 800e552:	7d7b      	ldrb	r3, [r7, #21]
 800e554:	2b05      	cmp	r3, #5
 800e556:	d987      	bls.n	800e468 <ILI9341_Draw_Char+0x6c>
				}
            }
        }
    }
}
 800e558:	bf00      	nop
 800e55a:	371c      	adds	r7, #28
 800e55c:	46bd      	mov	sp, r7
 800e55e:	bd90      	pop	{r4, r7, pc}
 800e560:	08014274 	.word	0x08014274

0800e564 <ILI9341_Draw_Text>:
 *	@param None
 *	@retval None
 *
 */
void ILI9341_Draw_Text(const char* Text, uint16_t x, uint16_t y, uint16_t colour, uint16_t size, uint16_t bgcolour)
{
 800e564:	b590      	push	{r4, r7, lr}
 800e566:	b087      	sub	sp, #28
 800e568:	af02      	add	r7, sp, #8
 800e56a:	60f8      	str	r0, [r7, #12]
 800e56c:	4608      	mov	r0, r1
 800e56e:	4611      	mov	r1, r2
 800e570:	461a      	mov	r2, r3
 800e572:	4603      	mov	r3, r0
 800e574:	817b      	strh	r3, [r7, #10]
 800e576:	460b      	mov	r3, r1
 800e578:	813b      	strh	r3, [r7, #8]
 800e57a:	4613      	mov	r3, r2
 800e57c:	80fb      	strh	r3, [r7, #6]
	ILI9341_Draw_Vertical_Line(x-1, y, CHAR_HEIGHT*size, bgcolour);
 800e57e:	897b      	ldrh	r3, [r7, #10]
 800e580:	3b01      	subs	r3, #1
 800e582:	b298      	uxth	r0, r3
 800e584:	8c3b      	ldrh	r3, [r7, #32]
 800e586:	00db      	lsls	r3, r3, #3
 800e588:	b29a      	uxth	r2, r3
 800e58a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e58c:	8939      	ldrh	r1, [r7, #8]
 800e58e:	f000 f9b9 	bl	800e904 <ILI9341_Draw_Vertical_Line>
    ILI9341_Draw_Vertical_Line(x-2, y, CHAR_HEIGHT*size, bgcolour);
 800e592:	897b      	ldrh	r3, [r7, #10]
 800e594:	3b02      	subs	r3, #2
 800e596:	b298      	uxth	r0, r3
 800e598:	8c3b      	ldrh	r3, [r7, #32]
 800e59a:	00db      	lsls	r3, r3, #3
 800e59c:	b29a      	uxth	r2, r3
 800e59e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e5a0:	8939      	ldrh	r1, [r7, #8]
 800e5a2:	f000 f9af 	bl	800e904 <ILI9341_Draw_Vertical_Line>

    while (*Text) {
 800e5a6:	e016      	b.n	800e5d6 <ILI9341_Draw_Text+0x72>
        ILI9341_Draw_Char(*Text++, x, y, colour, size, bgcolour);
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	1c5a      	adds	r2, r3, #1
 800e5ac:	60fa      	str	r2, [r7, #12]
 800e5ae:	7818      	ldrb	r0, [r3, #0]
 800e5b0:	88fc      	ldrh	r4, [r7, #6]
 800e5b2:	893a      	ldrh	r2, [r7, #8]
 800e5b4:	8979      	ldrh	r1, [r7, #10]
 800e5b6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800e5b8:	9301      	str	r3, [sp, #4]
 800e5ba:	8c3b      	ldrh	r3, [r7, #32]
 800e5bc:	9300      	str	r3, [sp, #0]
 800e5be:	4623      	mov	r3, r4
 800e5c0:	f7ff ff1c 	bl	800e3fc <ILI9341_Draw_Char>
        x += CHAR_WIDTH*size;
 800e5c4:	8c3b      	ldrh	r3, [r7, #32]
 800e5c6:	461a      	mov	r2, r3
 800e5c8:	0052      	lsls	r2, r2, #1
 800e5ca:	4413      	add	r3, r2
 800e5cc:	005b      	lsls	r3, r3, #1
 800e5ce:	b29a      	uxth	r2, r3
 800e5d0:	897b      	ldrh	r3, [r7, #10]
 800e5d2:	4413      	add	r3, r2
 800e5d4:	817b      	strh	r3, [r7, #10]
    while (*Text) {
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	781b      	ldrb	r3, [r3, #0]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d1e4      	bne.n	800e5a8 <ILI9341_Draw_Text+0x44>
    }


}
 800e5de:	bf00      	nop
 800e5e0:	3714      	adds	r7, #20
 800e5e2:	46bd      	mov	sp, r7
 800e5e4:	bd90      	pop	{r4, r7, pc}

0800e5e6 <ILI9341_Init>:
 *
 * Initialize LCD display
 *
 */
void ILI9341_Init(void)
{
 800e5e6:	b580      	push	{r7, lr}
 800e5e8:	af00      	add	r7, sp, #0

	_LCD_Enable();
 800e5ea:	f000 fca3 	bl	800ef34 <_LCD_Enable>
	ILI9341_SPI_Init();
 800e5ee:	f000 f907 	bl	800e800 <ILI9341_SPI_Init>
	_LCD_Reset();
 800e5f2:	f000 fcaf 	bl	800ef54 <_LCD_Reset>

	//SOFTWARE RESET
	_LCD_SendCommand(0x01);
 800e5f6:	2001      	movs	r0, #1
 800e5f8:	f000 fd7a 	bl	800f0f0 <_LCD_SendCommand>
	HAL_Delay(2000);
 800e5fc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800e600:	f7f9 fd90 	bl	8008124 <HAL_Delay>

	//POWER CONTROL A
	_LCD_SendCommand(0xCB);
 800e604:	20cb      	movs	r0, #203	; 0xcb
 800e606:	f000 fd73 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x39);
 800e60a:	2039      	movs	r0, #57	; 0x39
 800e60c:	f000 fda2 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x2C);
 800e610:	202c      	movs	r0, #44	; 0x2c
 800e612:	f000 fd9f 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x00);
 800e616:	2000      	movs	r0, #0
 800e618:	f000 fd9c 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x34);
 800e61c:	2034      	movs	r0, #52	; 0x34
 800e61e:	f000 fd99 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x02);
 800e622:	2002      	movs	r0, #2
 800e624:	f000 fd96 	bl	800f154 <_LCD_SendData>

	//POWER CONTROL B
	_LCD_SendCommand(0xCF);
 800e628:	20cf      	movs	r0, #207	; 0xcf
 800e62a:	f000 fd61 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e62e:	2000      	movs	r0, #0
 800e630:	f000 fd90 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800e634:	20c1      	movs	r0, #193	; 0xc1
 800e636:	f000 fd8d 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x30);
 800e63a:	2030      	movs	r0, #48	; 0x30
 800e63c:	f000 fd8a 	bl	800f154 <_LCD_SendData>

	//DRIVER TIMING CONTROL A
	_LCD_SendCommand(0xE8);
 800e640:	20e8      	movs	r0, #232	; 0xe8
 800e642:	f000 fd55 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x85);
 800e646:	2085      	movs	r0, #133	; 0x85
 800e648:	f000 fd84 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x00);
 800e64c:	2000      	movs	r0, #0
 800e64e:	f000 fd81 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x78);
 800e652:	2078      	movs	r0, #120	; 0x78
 800e654:	f000 fd7e 	bl	800f154 <_LCD_SendData>

	//DRIVER TIMING CONTROL B
	_LCD_SendCommand(0xEA);
 800e658:	20ea      	movs	r0, #234	; 0xea
 800e65a:	f000 fd49 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e65e:	2000      	movs	r0, #0
 800e660:	f000 fd78 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x00);
 800e664:	2000      	movs	r0, #0
 800e666:	f000 fd75 	bl	800f154 <_LCD_SendData>

	//POWER ON SEQUENCE CONTROL
	_LCD_SendCommand(0xED);
 800e66a:	20ed      	movs	r0, #237	; 0xed
 800e66c:	f000 fd40 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x64);
 800e670:	2064      	movs	r0, #100	; 0x64
 800e672:	f000 fd6f 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x03);
 800e676:	2003      	movs	r0, #3
 800e678:	f000 fd6c 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x12);
 800e67c:	2012      	movs	r0, #18
 800e67e:	f000 fd69 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x81);
 800e682:	2081      	movs	r0, #129	; 0x81
 800e684:	f000 fd66 	bl	800f154 <_LCD_SendData>

	//PUMP RATIO CONTROL
	_LCD_SendCommand(0xF7);
 800e688:	20f7      	movs	r0, #247	; 0xf7
 800e68a:	f000 fd31 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x20);
 800e68e:	2020      	movs	r0, #32
 800e690:	f000 fd60 	bl	800f154 <_LCD_SendData>

	//POWER CONTROL,VRH[5:0]
	_LCD_SendCommand(0xC0);
 800e694:	20c0      	movs	r0, #192	; 0xc0
 800e696:	f000 fd2b 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x23);
 800e69a:	2023      	movs	r0, #35	; 0x23
 800e69c:	f000 fd5a 	bl	800f154 <_LCD_SendData>

	//POWER CONTROL,SAP[2:0];BT[3:0]
	_LCD_SendCommand(0xC1);
 800e6a0:	20c1      	movs	r0, #193	; 0xc1
 800e6a2:	f000 fd25 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x10);
 800e6a6:	2010      	movs	r0, #16
 800e6a8:	f000 fd54 	bl	800f154 <_LCD_SendData>

	//VCM CONTROL
	_LCD_SendCommand(0xC5);
 800e6ac:	20c5      	movs	r0, #197	; 0xc5
 800e6ae:	f000 fd1f 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x3E);
 800e6b2:	203e      	movs	r0, #62	; 0x3e
 800e6b4:	f000 fd4e 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x28);
 800e6b8:	2028      	movs	r0, #40	; 0x28
 800e6ba:	f000 fd4b 	bl	800f154 <_LCD_SendData>

	//VCM CONTROL 2
	_LCD_SendCommand(0xC7);
 800e6be:	20c7      	movs	r0, #199	; 0xc7
 800e6c0:	f000 fd16 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x86);
 800e6c4:	2086      	movs	r0, #134	; 0x86
 800e6c6:	f000 fd45 	bl	800f154 <_LCD_SendData>

	//MEMORY ACCESS CONTROL
	_LCD_SendCommand(0x36);
 800e6ca:	2036      	movs	r0, #54	; 0x36
 800e6cc:	f000 fd10 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x48);
 800e6d0:	2048      	movs	r0, #72	; 0x48
 800e6d2:	f000 fd3f 	bl	800f154 <_LCD_SendData>


	//PIXEL FORMAT
	_LCD_SendCommand(0x3A);
 800e6d6:	203a      	movs	r0, #58	; 0x3a
 800e6d8:	f000 fd0a 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x55);
 800e6dc:	2055      	movs	r0, #85	; 0x55
 800e6de:	f000 fd39 	bl	800f154 <_LCD_SendData>

	//FRAME RATIO CONTROL, STANDARD RGB COLOR
	_LCD_SendCommand(0xB1);
 800e6e2:	20b1      	movs	r0, #177	; 0xb1
 800e6e4:	f000 fd04 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e6e8:	2000      	movs	r0, #0
 800e6ea:	f000 fd33 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x18);
 800e6ee:	2018      	movs	r0, #24
 800e6f0:	f000 fd30 	bl	800f154 <_LCD_SendData>

	//DISPLAY FUNCTION CONTROL
	_LCD_SendCommand(0xB6);
 800e6f4:	20b6      	movs	r0, #182	; 0xb6
 800e6f6:	f000 fcfb 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x08);
 800e6fa:	2008      	movs	r0, #8
 800e6fc:	f000 fd2a 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x82);
 800e700:	2082      	movs	r0, #130	; 0x82
 800e702:	f000 fd27 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x27);
 800e706:	2027      	movs	r0, #39	; 0x27
 800e708:	f000 fd24 	bl	800f154 <_LCD_SendData>


	//3GAMMA FUNCTION DISABLE
	_LCD_SendCommand(0xF2);
 800e70c:	20f2      	movs	r0, #242	; 0xf2
 800e70e:	f000 fcef 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e712:	2000      	movs	r0, #0
 800e714:	f000 fd1e 	bl	800f154 <_LCD_SendData>

	//GAMMA CURVE SELECTED
	_LCD_SendCommand(0x26);
 800e718:	2026      	movs	r0, #38	; 0x26
 800e71a:	f000 fce9 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x01);
 800e71e:	2001      	movs	r0, #1
 800e720:	f000 fd18 	bl	800f154 <_LCD_SendData>

	//POSITIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE0);
 800e724:	20e0      	movs	r0, #224	; 0xe0
 800e726:	f000 fce3 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x0F);
 800e72a:	200f      	movs	r0, #15
 800e72c:	f000 fd12 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x31);
 800e730:	2031      	movs	r0, #49	; 0x31
 800e732:	f000 fd0f 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x2B);
 800e736:	202b      	movs	r0, #43	; 0x2b
 800e738:	f000 fd0c 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800e73c:	200c      	movs	r0, #12
 800e73e:	f000 fd09 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800e742:	200e      	movs	r0, #14
 800e744:	f000 fd06 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x08);
 800e748:	2008      	movs	r0, #8
 800e74a:	f000 fd03 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x4E);
 800e74e:	204e      	movs	r0, #78	; 0x4e
 800e750:	f000 fd00 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0xF1);
 800e754:	20f1      	movs	r0, #241	; 0xf1
 800e756:	f000 fcfd 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x37);
 800e75a:	2037      	movs	r0, #55	; 0x37
 800e75c:	f000 fcfa 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x07);
 800e760:	2007      	movs	r0, #7
 800e762:	f000 fcf7 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x10);
 800e766:	2010      	movs	r0, #16
 800e768:	f000 fcf4 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x03);
 800e76c:	2003      	movs	r0, #3
 800e76e:	f000 fcf1 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800e772:	200e      	movs	r0, #14
 800e774:	f000 fcee 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x09);
 800e778:	2009      	movs	r0, #9
 800e77a:	f000 fceb 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x00);
 800e77e:	2000      	movs	r0, #0
 800e780:	f000 fce8 	bl	800f154 <_LCD_SendData>

	//NEGATIVE GAMMA CORRECTION
	_LCD_SendCommand(0xE1);
 800e784:	20e1      	movs	r0, #225	; 0xe1
 800e786:	f000 fcb3 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(0x00);
 800e78a:	2000      	movs	r0, #0
 800e78c:	f000 fce2 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x0E);
 800e790:	200e      	movs	r0, #14
 800e792:	f000 fcdf 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x14);
 800e796:	2014      	movs	r0, #20
 800e798:	f000 fcdc 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x03);
 800e79c:	2003      	movs	r0, #3
 800e79e:	f000 fcd9 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x11);
 800e7a2:	2011      	movs	r0, #17
 800e7a4:	f000 fcd6 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x07);
 800e7a8:	2007      	movs	r0, #7
 800e7aa:	f000 fcd3 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x31);
 800e7ae:	2031      	movs	r0, #49	; 0x31
 800e7b0:	f000 fcd0 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0xC1);
 800e7b4:	20c1      	movs	r0, #193	; 0xc1
 800e7b6:	f000 fccd 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x48);
 800e7ba:	2048      	movs	r0, #72	; 0x48
 800e7bc:	f000 fcca 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x08);
 800e7c0:	2008      	movs	r0, #8
 800e7c2:	f000 fcc7 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800e7c6:	200f      	movs	r0, #15
 800e7c8:	f000 fcc4 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x0C);
 800e7cc:	200c      	movs	r0, #12
 800e7ce:	f000 fcc1 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x31);
 800e7d2:	2031      	movs	r0, #49	; 0x31
 800e7d4:	f000 fcbe 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x36);
 800e7d8:	2036      	movs	r0, #54	; 0x36
 800e7da:	f000 fcbb 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(0x0F);
 800e7de:	200f      	movs	r0, #15
 800e7e0:	f000 fcb8 	bl	800f154 <_LCD_SendData>

	//EXIT SLEEP
	_LCD_SendCommand(0x11);
 800e7e4:	2011      	movs	r0, #17
 800e7e6:	f000 fc83 	bl	800f0f0 <_LCD_SendCommand>
	HAL_Delay(240);
 800e7ea:	20f0      	movs	r0, #240	; 0xf0
 800e7ec:	f7f9 fc9a 	bl	8008124 <HAL_Delay>

	//TURN ON DISPLAY
	_LCD_SendCommand(0x29);
 800e7f0:	2029      	movs	r0, #41	; 0x29
 800e7f2:	f000 fc7d 	bl	800f0f0 <_LCD_SendCommand>

	//STARTING ROTATION
	ILI9341_Set_Rotation(SCREEN_VERTICAL_1);
 800e7f6:	2000      	movs	r0, #0
 800e7f8:	f000 fb4e 	bl	800ee98 <ILI9341_Set_Rotation>
}
 800e7fc:	bf00      	nop
 800e7fe:	bd80      	pop	{r7, pc}

0800e800 <ILI9341_SPI_Init>:
 *
 * 	Initialise SPI peripheral
 *
 */
void ILI9341_SPI_Init(void)
{
 800e800:	b480      	push	{r7}
 800e802:	af00      	add	r7, sp, #0

   	// check SPI enabled
	if ((SPI_PERIPH->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e804:	4b0b      	ldr	r3, [pc, #44]	; (800e834 <ILI9341_SPI_Init+0x34>)
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e80c:	2b40      	cmp	r3, #64	; 0x40
 800e80e:	d005      	beq.n	800e81c <ILI9341_SPI_Init+0x1c>
	{
		SPI_PERIPH->CR1 |= SPI_CR1_SPE;
 800e810:	4b08      	ldr	r3, [pc, #32]	; (800e834 <ILI9341_SPI_Init+0x34>)
 800e812:	681b      	ldr	r3, [r3, #0]
 800e814:	4a07      	ldr	r2, [pc, #28]	; (800e834 <ILI9341_SPI_Init+0x34>)
 800e816:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e81a:	6013      	str	r3, [r2, #0]
	}

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800e81c:	4b06      	ldr	r3, [pc, #24]	; (800e838 <ILI9341_SPI_Init+0x38>)
 800e81e:	695b      	ldr	r3, [r3, #20]
 800e820:	4a05      	ldr	r2, [pc, #20]	; (800e838 <ILI9341_SPI_Init+0x38>)
 800e822:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800e826:	6153      	str	r3, [r2, #20]
}
 800e828:	bf00      	nop
 800e82a:	46bd      	mov	sp, r7
 800e82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e830:	4770      	bx	lr
 800e832:	bf00      	nop
 800e834:	40003c00 	.word	0x40003c00
 800e838:	48000400 	.word	0x48000400

0800e83c <ILI9341_Draw_Horizontal_Line>:
 *	Draw horizontal line
 *
 */

void ILI9341_Draw_Horizontal_Line(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t colour)
{
 800e83c:	b590      	push	{r4, r7, lr}
 800e83e:	b087      	sub	sp, #28
 800e840:	af02      	add	r7, sp, #8
 800e842:	4604      	mov	r4, r0
 800e844:	4608      	mov	r0, r1
 800e846:	4611      	mov	r1, r2
 800e848:	461a      	mov	r2, r3
 800e84a:	4623      	mov	r3, r4
 800e84c:	80fb      	strh	r3, [r7, #6]
 800e84e:	4603      	mov	r3, r0
 800e850:	80bb      	strh	r3, [r7, #4]
 800e852:	460b      	mov	r3, r1
 800e854:	807b      	strh	r3, [r7, #2]
 800e856:	4613      	mov	r3, r2
 800e858:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e85a:	4b28      	ldr	r3, [pc, #160]	; (800e8fc <ILI9341_Draw_Horizontal_Line+0xc0>)
 800e85c:	881b      	ldrh	r3, [r3, #0]
 800e85e:	b29b      	uxth	r3, r3
 800e860:	88fa      	ldrh	r2, [r7, #6]
 800e862:	429a      	cmp	r2, r3
 800e864:	d246      	bcs.n	800e8f4 <ILI9341_Draw_Horizontal_Line+0xb8>
 800e866:	4b26      	ldr	r3, [pc, #152]	; (800e900 <ILI9341_Draw_Horizontal_Line+0xc4>)
 800e868:	881b      	ldrh	r3, [r3, #0]
 800e86a:	b29b      	uxth	r3, r3
 800e86c:	88ba      	ldrh	r2, [r7, #4]
 800e86e:	429a      	cmp	r2, r3
 800e870:	d240      	bcs.n	800e8f4 <ILI9341_Draw_Horizontal_Line+0xb8>
	if(((xpos + width) - 1 ) >= LCD_WIDTH)
 800e872:	88fa      	ldrh	r2, [r7, #6]
 800e874:	887b      	ldrh	r3, [r7, #2]
 800e876:	4413      	add	r3, r2
 800e878:	3b01      	subs	r3, #1
 800e87a:	4a20      	ldr	r2, [pc, #128]	; (800e8fc <ILI9341_Draw_Horizontal_Line+0xc0>)
 800e87c:	8812      	ldrh	r2, [r2, #0]
 800e87e:	b292      	uxth	r2, r2
 800e880:	4293      	cmp	r3, r2
 800e882:	db05      	blt.n	800e890 <ILI9341_Draw_Horizontal_Line+0x54>
		{
			width= LCD_WIDTH - xpos;
 800e884:	4b1d      	ldr	r3, [pc, #116]	; (800e8fc <ILI9341_Draw_Horizontal_Line+0xc0>)
 800e886:	881b      	ldrh	r3, [r3, #0]
 800e888:	b29a      	uxth	r2, r3
 800e88a:	88fb      	ldrh	r3, [r7, #6]
 800e88c:	1ad3      	subs	r3, r2, r3
 800e88e:	807b      	strh	r3, [r7, #2]
		}
	ILI9341_Set_Frame(	xpos,
							ypos,
							(xpos + width) - 1,
 800e890:	88fa      	ldrh	r2, [r7, #6]
 800e892:	887b      	ldrh	r3, [r7, #2]
 800e894:	4413      	add	r3, r2
 800e896:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800e898:	3b01      	subs	r3, #1
 800e89a:	b29a      	uxth	r2, r3
 800e89c:	88bb      	ldrh	r3, [r7, #4]
 800e89e:	88b9      	ldrh	r1, [r7, #4]
 800e8a0:	88f8      	ldrh	r0, [r7, #6]
 800e8a2:	f000 f893 	bl	800e9cc <ILI9341_Set_Frame>
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.


	uint8_t truncated = 0;
 800e8a6:	2300      	movs	r3, #0
 800e8a8:	73fb      	strb	r3, [r7, #15]

	if((width & 1) && (width > 1))		// don't round down to zero!
 800e8aa:	887b      	ldrh	r3, [r7, #2]
 800e8ac:	f003 0301 	and.w	r3, r3, #1
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d009      	beq.n	800e8c8 <ILI9341_Draw_Horizontal_Line+0x8c>
 800e8b4:	887b      	ldrh	r3, [r7, #2]
 800e8b6:	2b01      	cmp	r3, #1
 800e8b8:	d906      	bls.n	800e8c8 <ILI9341_Draw_Horizontal_Line+0x8c>
	{
		truncated = 1;
 800e8ba:	2301      	movs	r3, #1
 800e8bc:	73fb      	strb	r3, [r7, #15]
		width = ((width >> 1) * 2);
 800e8be:	887b      	ldrh	r3, [r7, #2]
 800e8c0:	085b      	lsrs	r3, r3, #1
 800e8c2:	b29b      	uxth	r3, r3
 800e8c4:	005b      	lsls	r3, r3, #1
 800e8c6:	807b      	strh	r3, [r7, #2]
	}
	_LCD_Write_Frame(xpos, ypos, colour, width, LINE_CHUNK);
 800e8c8:	887c      	ldrh	r4, [r7, #2]
 800e8ca:	883a      	ldrh	r2, [r7, #0]
 800e8cc:	88b9      	ldrh	r1, [r7, #4]
 800e8ce:	88f8      	ldrh	r0, [r7, #6]
 800e8d0:	2303      	movs	r3, #3
 800e8d2:	9300      	str	r3, [sp, #0]
 800e8d4:	4623      	mov	r3, r4
 800e8d6:	f000 fb5b 	bl	800ef90 <_LCD_Write_Frame>
	//
//TODO
	// add the truncated pixel now
	if(truncated)
 800e8da:	7bfb      	ldrb	r3, [r7, #15]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d00a      	beq.n	800e8f6 <ILI9341_Draw_Horizontal_Line+0xba>
	{
		ILI9341_Draw_Pixel(	(xpos + width),
 800e8e0:	88fa      	ldrh	r2, [r7, #6]
 800e8e2:	887b      	ldrh	r3, [r7, #2]
 800e8e4:	4413      	add	r3, r2
 800e8e6:	b29b      	uxth	r3, r3
 800e8e8:	883a      	ldrh	r2, [r7, #0]
 800e8ea:	88b9      	ldrh	r1, [r7, #4]
 800e8ec:	4618      	mov	r0, r3
 800e8ee:	f000 f8e3 	bl	800eab8 <ILI9341_Draw_Pixel>
 800e8f2:	e000      	b.n	800e8f6 <ILI9341_Draw_Horizontal_Line+0xba>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800e8f4:	bf00      	nop
							(ypos),
							colour);
	}


}
 800e8f6:	3714      	adds	r7, #20
 800e8f8:	46bd      	mov	sp, r7
 800e8fa:	bd90      	pop	{r4, r7, pc}
 800e8fc:	20000c3e 	.word	0x20000c3e
 800e900:	20000c3c 	.word	0x20000c3c

0800e904 <ILI9341_Draw_Vertical_Line>:
 *
 *  Draw vertical line
 *
 */
void ILI9341_Draw_Vertical_Line(uint16_t xpos, uint16_t ypos, uint16_t height, uint16_t colour)
{
 800e904:	b590      	push	{r4, r7, lr}
 800e906:	b087      	sub	sp, #28
 800e908:	af02      	add	r7, sp, #8
 800e90a:	4604      	mov	r4, r0
 800e90c:	4608      	mov	r0, r1
 800e90e:	4611      	mov	r1, r2
 800e910:	461a      	mov	r2, r3
 800e912:	4623      	mov	r3, r4
 800e914:	80fb      	strh	r3, [r7, #6]
 800e916:	4603      	mov	r3, r0
 800e918:	80bb      	strh	r3, [r7, #4]
 800e91a:	460b      	mov	r3, r1
 800e91c:	807b      	strh	r3, [r7, #2]
 800e91e:	4613      	mov	r3, r2
 800e920:	803b      	strh	r3, [r7, #0]
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800e922:	4b28      	ldr	r3, [pc, #160]	; (800e9c4 <ILI9341_Draw_Vertical_Line+0xc0>)
 800e924:	881b      	ldrh	r3, [r3, #0]
 800e926:	b29b      	uxth	r3, r3
 800e928:	88fa      	ldrh	r2, [r7, #6]
 800e92a:	429a      	cmp	r2, r3
 800e92c:	d246      	bcs.n	800e9bc <ILI9341_Draw_Vertical_Line+0xb8>
 800e92e:	4b26      	ldr	r3, [pc, #152]	; (800e9c8 <ILI9341_Draw_Vertical_Line+0xc4>)
 800e930:	881b      	ldrh	r3, [r3, #0]
 800e932:	b29b      	uxth	r3, r3
 800e934:	88ba      	ldrh	r2, [r7, #4]
 800e936:	429a      	cmp	r2, r3
 800e938:	d240      	bcs.n	800e9bc <ILI9341_Draw_Vertical_Line+0xb8>
	if(((ypos + height) - 1) >= LCD_HEIGHT)
 800e93a:	88ba      	ldrh	r2, [r7, #4]
 800e93c:	887b      	ldrh	r3, [r7, #2]
 800e93e:	4413      	add	r3, r2
 800e940:	3b01      	subs	r3, #1
 800e942:	4a21      	ldr	r2, [pc, #132]	; (800e9c8 <ILI9341_Draw_Vertical_Line+0xc4>)
 800e944:	8812      	ldrh	r2, [r2, #0]
 800e946:	b292      	uxth	r2, r2
 800e948:	4293      	cmp	r3, r2
 800e94a:	db05      	blt.n	800e958 <ILI9341_Draw_Vertical_Line+0x54>
	{
		height= LCD_HEIGHT - ypos;
 800e94c:	4b1e      	ldr	r3, [pc, #120]	; (800e9c8 <ILI9341_Draw_Vertical_Line+0xc4>)
 800e94e:	881b      	ldrh	r3, [r3, #0]
 800e950:	b29a      	uxth	r2, r3
 800e952:	88bb      	ldrh	r3, [r7, #4]
 800e954:	1ad3      	subs	r3, r2, r3
 800e956:	807b      	strh	r3, [r7, #2]
	}

	ILI9341_Set_Frame(xpos, ypos, xpos, (ypos + height) - 1);
 800e958:	88ba      	ldrh	r2, [r7, #4]
 800e95a:	887b      	ldrh	r3, [r7, #2]
 800e95c:	4413      	add	r3, r2
 800e95e:	b29b      	uxth	r3, r3
 800e960:	3b01      	subs	r3, #1
 800e962:	b29b      	uxth	r3, r3
 800e964:	88fa      	ldrh	r2, [r7, #6]
 800e966:	88b9      	ldrh	r1, [r7, #4]
 800e968:	88f8      	ldrh	r0, [r7, #6]
 800e96a:	f000 f82f 	bl	800e9cc <ILI9341_Set_Frame>

	uint8_t truncated = 0;
 800e96e:	2300      	movs	r3, #0
 800e970:	73fb      	strb	r3, [r7, #15]

	if((height & 1) && (height > 1))		// don't round down to zero!
 800e972:	887b      	ldrh	r3, [r7, #2]
 800e974:	f003 0301 	and.w	r3, r3, #1
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d009      	beq.n	800e990 <ILI9341_Draw_Vertical_Line+0x8c>
 800e97c:	887b      	ldrh	r3, [r7, #2]
 800e97e:	2b01      	cmp	r3, #1
 800e980:	d906      	bls.n	800e990 <ILI9341_Draw_Vertical_Line+0x8c>
	{
		truncated = 1;
 800e982:	2301      	movs	r3, #1
 800e984:	73fb      	strb	r3, [r7, #15]
		height = ((height >> 1) * 2);
 800e986:	887b      	ldrh	r3, [r7, #2]
 800e988:	085b      	lsrs	r3, r3, #1
 800e98a:	b29b      	uxth	r3, r3
 800e98c:	005b      	lsls	r3, r3, #1
 800e98e:	807b      	strh	r3, [r7, #2]
//TODO


	//

	if(truncated)
 800e990:	7bfb      	ldrb	r3, [r7, #15]
 800e992:	2b00      	cmp	r3, #0
 800e994:	d008      	beq.n	800e9a8 <ILI9341_Draw_Vertical_Line+0xa4>
	{
		ILI9341_Draw_Pixel(	(xpos),
 800e996:	88ba      	ldrh	r2, [r7, #4]
 800e998:	887b      	ldrh	r3, [r7, #2]
 800e99a:	4413      	add	r3, r2
 800e99c:	b299      	uxth	r1, r3
 800e99e:	883a      	ldrh	r2, [r7, #0]
 800e9a0:	88fb      	ldrh	r3, [r7, #6]
 800e9a2:	4618      	mov	r0, r3
 800e9a4:	f000 f888 	bl	800eab8 <ILI9341_Draw_Pixel>
							(ypos + height),
							colour);
	}

	_LCD_Write_Frame(xpos, ypos, colour, height, LINE_CHUNK);
 800e9a8:	887c      	ldrh	r4, [r7, #2]
 800e9aa:	883a      	ldrh	r2, [r7, #0]
 800e9ac:	88b9      	ldrh	r1, [r7, #4]
 800e9ae:	88f8      	ldrh	r0, [r7, #6]
 800e9b0:	2303      	movs	r3, #3
 800e9b2:	9300      	str	r3, [sp, #0]
 800e9b4:	4623      	mov	r3, r4
 800e9b6:	f000 faeb 	bl	800ef90 <_LCD_Write_Frame>
 800e9ba:	e000      	b.n	800e9be <ILI9341_Draw_Vertical_Line+0xba>
	if((xpos >= LCD_WIDTH) || (ypos >= LCD_HEIGHT)) return;
 800e9bc:	bf00      	nop
}
 800e9be:	3714      	adds	r7, #20
 800e9c0:	46bd      	mov	sp, r7
 800e9c2:	bd90      	pop	{r4, r7, pc}
 800e9c4:	20000c3e 	.word	0x20000c3e
 800e9c8:	20000c3c 	.word	0x20000c3c

0800e9cc <ILI9341_Set_Frame>:
 *	bottom right of area (ec, ep):
 *	ec 	- 	"end column"
 *	ep	- 	"end page"
 */
void ILI9341_Set_Frame(uint16_t sc, uint16_t sp, uint16_t ec, uint16_t ep)
{
 800e9cc:	b590      	push	{r4, r7, lr}
 800e9ce:	b083      	sub	sp, #12
 800e9d0:	af00      	add	r7, sp, #0
 800e9d2:	4604      	mov	r4, r0
 800e9d4:	4608      	mov	r0, r1
 800e9d6:	4611      	mov	r1, r2
 800e9d8:	461a      	mov	r2, r3
 800e9da:	4623      	mov	r3, r4
 800e9dc:	80fb      	strh	r3, [r7, #6]
 800e9de:	4603      	mov	r3, r0
 800e9e0:	80bb      	strh	r3, [r7, #4]
 800e9e2:	460b      	mov	r3, r1
 800e9e4:	807b      	strh	r3, [r7, #2]
 800e9e6:	4613      	mov	r3, r2
 800e9e8:	803b      	strh	r3, [r7, #0]
	// send "Column Address Set" command
	_LCD_SendCommand(0x2A);
 800e9ea:	202a      	movs	r0, #42	; 0x2a
 800e9ec:	f000 fb80 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(sc >> 8);
 800e9f0:	88fb      	ldrh	r3, [r7, #6]
 800e9f2:	0a1b      	lsrs	r3, r3, #8
 800e9f4:	b29b      	uxth	r3, r3
 800e9f6:	b2db      	uxtb	r3, r3
 800e9f8:	4618      	mov	r0, r3
 800e9fa:	f000 fbab 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(sc);
 800e9fe:	88fb      	ldrh	r3, [r7, #6]
 800ea00:	b2db      	uxtb	r3, r3
 800ea02:	4618      	mov	r0, r3
 800ea04:	f000 fba6 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(ec >> 8);
 800ea08:	887b      	ldrh	r3, [r7, #2]
 800ea0a:	0a1b      	lsrs	r3, r3, #8
 800ea0c:	b29b      	uxth	r3, r3
 800ea0e:	b2db      	uxtb	r3, r3
 800ea10:	4618      	mov	r0, r3
 800ea12:	f000 fb9f 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(ec);
 800ea16:	887b      	ldrh	r3, [r7, #2]
 800ea18:	b2db      	uxtb	r3, r3
 800ea1a:	4618      	mov	r0, r3
 800ea1c:	f000 fb9a 	bl	800f154 <_LCD_SendData>

	// send "Page Address Set" command
	_LCD_SendCommand(0x2B);
 800ea20:	202b      	movs	r0, #43	; 0x2b
 800ea22:	f000 fb65 	bl	800f0f0 <_LCD_SendCommand>
	_LCD_SendData(sp >> 8);
 800ea26:	88bb      	ldrh	r3, [r7, #4]
 800ea28:	0a1b      	lsrs	r3, r3, #8
 800ea2a:	b29b      	uxth	r3, r3
 800ea2c:	b2db      	uxtb	r3, r3
 800ea2e:	4618      	mov	r0, r3
 800ea30:	f000 fb90 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(sp);
 800ea34:	88bb      	ldrh	r3, [r7, #4]
 800ea36:	b2db      	uxtb	r3, r3
 800ea38:	4618      	mov	r0, r3
 800ea3a:	f000 fb8b 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(ep >> 8);
 800ea3e:	883b      	ldrh	r3, [r7, #0]
 800ea40:	0a1b      	lsrs	r3, r3, #8
 800ea42:	b29b      	uxth	r3, r3
 800ea44:	b2db      	uxtb	r3, r3
 800ea46:	4618      	mov	r0, r3
 800ea48:	f000 fb84 	bl	800f154 <_LCD_SendData>
	_LCD_SendData(ep);
 800ea4c:	883b      	ldrh	r3, [r7, #0]
 800ea4e:	b2db      	uxtb	r3, r3
 800ea50:	4618      	mov	r0, r3
 800ea52:	f000 fb7f 	bl	800f154 <_LCD_SendData>

	_LCD_SendCommand(0x2C);
 800ea56:	202c      	movs	r0, #44	; 0x2c
 800ea58:	f000 fb4a 	bl	800f0f0 <_LCD_SendCommand>
}
 800ea5c:	bf00      	nop
 800ea5e:	370c      	adds	r7, #12
 800ea60:	46bd      	mov	sp, r7
 800ea62:	bd90      	pop	{r4, r7, pc}

0800ea64 <ILI9341_Fill_Screen>:
 *
 * 	Sets address (entire screen) and Sends height*width ammount of colour information to LCD
 *
 */
void ILI9341_Fill_Screen(uint16_t colour)
{
 800ea64:	b580      	push	{r7, lr}
 800ea66:	b084      	sub	sp, #16
 800ea68:	af02      	add	r7, sp, #8
 800ea6a:	4603      	mov	r3, r0
 800ea6c:	80fb      	strh	r3, [r7, #6]
	ILI9341_Set_Frame(0,0,LCD_WIDTH,LCD_HEIGHT);
 800ea6e:	4b10      	ldr	r3, [pc, #64]	; (800eab0 <ILI9341_Fill_Screen+0x4c>)
 800ea70:	881b      	ldrh	r3, [r3, #0]
 800ea72:	b29a      	uxth	r2, r3
 800ea74:	4b0f      	ldr	r3, [pc, #60]	; (800eab4 <ILI9341_Fill_Screen+0x50>)
 800ea76:	881b      	ldrh	r3, [r3, #0]
 800ea78:	b29b      	uxth	r3, r3
 800ea7a:	2100      	movs	r1, #0
 800ea7c:	2000      	movs	r0, #0
 800ea7e:	f7ff ffa5 	bl	800e9cc <ILI9341_Set_Frame>
	_LCD_Write_Frame(0, 0, colour, LCD_WIDTH*LCD_HEIGHT, AREA_CHUNK);
 800ea82:	4b0b      	ldr	r3, [pc, #44]	; (800eab0 <ILI9341_Fill_Screen+0x4c>)
 800ea84:	881b      	ldrh	r3, [r3, #0]
 800ea86:	b29b      	uxth	r3, r3
 800ea88:	461a      	mov	r2, r3
 800ea8a:	4b0a      	ldr	r3, [pc, #40]	; (800eab4 <ILI9341_Fill_Screen+0x50>)
 800ea8c:	881b      	ldrh	r3, [r3, #0]
 800ea8e:	b29b      	uxth	r3, r3
 800ea90:	fb03 f302 	mul.w	r3, r3, r2
 800ea94:	4619      	mov	r1, r3
 800ea96:	88fa      	ldrh	r2, [r7, #6]
 800ea98:	2304      	movs	r3, #4
 800ea9a:	9300      	str	r3, [sp, #0]
 800ea9c:	460b      	mov	r3, r1
 800ea9e:	2100      	movs	r1, #0
 800eaa0:	2000      	movs	r0, #0
 800eaa2:	f000 fa75 	bl	800ef90 <_LCD_Write_Frame>
}
 800eaa6:	bf00      	nop
 800eaa8:	3708      	adds	r7, #8
 800eaaa:	46bd      	mov	sp, r7
 800eaac:	bd80      	pop	{r7, pc}
 800eaae:	bf00      	nop
 800eab0:	20000c3e 	.word	0x20000c3e
 800eab4:	20000c3c 	.word	0x20000c3c

0800eab8 <ILI9341_Draw_Pixel>:
 * 	Using pixels to draw big simple structures is not recommended as it is really slow
 * 	Try using either rectangles or lines if possible
 *
 */
void ILI9341_Draw_Pixel(uint16_t x,uint16_t y,uint16_t colour)
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b08e      	sub	sp, #56	; 0x38
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	4603      	mov	r3, r0
 800eac0:	80fb      	strh	r3, [r7, #6]
 800eac2:	460b      	mov	r3, r1
 800eac4:	80bb      	strh	r3, [r7, #4]
 800eac6:	4613      	mov	r3, r2
 800eac8:	807b      	strh	r3, [r7, #2]
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800eaca:	4b98      	ldr	r3, [pc, #608]	; (800ed2c <ILI9341_Draw_Pixel+0x274>)
 800eacc:	881b      	ldrh	r3, [r3, #0]
 800eace:	b29b      	uxth	r3, r3
 800ead0:	88fa      	ldrh	r2, [r7, #6]
 800ead2:	429a      	cmp	r2, r3
 800ead4:	f080 8143 	bcs.w	800ed5e <ILI9341_Draw_Pixel+0x2a6>
 800ead8:	4b95      	ldr	r3, [pc, #596]	; (800ed30 <ILI9341_Draw_Pixel+0x278>)
 800eada:	881b      	ldrh	r3, [r3, #0]
 800eadc:	b29b      	uxth	r3, r3
 800eade:	88ba      	ldrh	r2, [r7, #4]
 800eae0:	429a      	cmp	r2, r3
 800eae2:	f080 813c 	bcs.w	800ed5e <ILI9341_Draw_Pixel+0x2a6>

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800eae6:	4b93      	ldr	r3, [pc, #588]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eae8:	695b      	ldr	r3, [r3, #20]
 800eaea:	4a92      	ldr	r2, [pc, #584]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eaec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800eaf0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800eaf2:	4b90      	ldr	r3, [pc, #576]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eaf4:	695b      	ldr	r3, [r3, #20]
 800eaf6:	4a8f      	ldr	r2, [pc, #572]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eaf8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eafc:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2A, 0, 10);
 800eafe:	220a      	movs	r2, #10
 800eb00:	2100      	movs	r1, #0
 800eb02:	202a      	movs	r0, #42	; 0x2a
 800eb04:	f000 fb58 	bl	800f1b8 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800eb08:	2300      	movs	r3, #0
 800eb0a:	637b      	str	r3, [r7, #52]	; 0x34
 800eb0c:	e008      	b.n	800eb20 <ILI9341_Draw_Pixel+0x68>
 800eb0e:	4b89      	ldr	r3, [pc, #548]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb10:	695b      	ldr	r3, [r3, #20]
 800eb12:	4a88      	ldr	r2, [pc, #544]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb14:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eb18:	6153      	str	r3, [r2, #20]
 800eb1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb1c:	3301      	adds	r3, #1
 800eb1e:	637b      	str	r3, [r7, #52]	; 0x34
 800eb20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800eb22:	2b02      	cmp	r3, #2
 800eb24:	ddf3      	ble.n	800eb0e <ILI9341_Draw_Pixel+0x56>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800eb26:	4b83      	ldr	r3, [pc, #524]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb28:	695b      	ldr	r3, [r3, #20]
 800eb2a:	4a82      	ldr	r2, [pc, #520]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800eb30:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800eb32:	4b80      	ldr	r3, [pc, #512]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb34:	695b      	ldr	r3, [r3, #20]
 800eb36:	4a7f      	ldr	r2, [pc, #508]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb38:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eb3c:	6153      	str	r3, [r2, #20]

	//XDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800eb3e:	4b7d      	ldr	r3, [pc, #500]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb40:	695b      	ldr	r3, [r3, #20]
 800eb42:	4a7c      	ldr	r2, [pc, #496]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb44:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eb48:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer[4] = { x >> 8, x, (x + 1) >> 8, (x + 1) };
 800eb4a:	88fb      	ldrh	r3, [r7, #6]
 800eb4c:	0a1b      	lsrs	r3, r3, #8
 800eb4e:	b29b      	uxth	r3, r3
 800eb50:	b2db      	uxtb	r3, r3
 800eb52:	753b      	strb	r3, [r7, #20]
 800eb54:	88fb      	ldrh	r3, [r7, #6]
 800eb56:	b2db      	uxtb	r3, r3
 800eb58:	757b      	strb	r3, [r7, #21]
 800eb5a:	88fb      	ldrh	r3, [r7, #6]
 800eb5c:	3301      	adds	r3, #1
 800eb5e:	121b      	asrs	r3, r3, #8
 800eb60:	b2db      	uxtb	r3, r3
 800eb62:	75bb      	strb	r3, [r7, #22]
 800eb64:	88fb      	ldrh	r3, [r7, #6]
 800eb66:	b2db      	uxtb	r3, r3
 800eb68:	3301      	adds	r3, #1
 800eb6a:	b2db      	uxtb	r3, r3
 800eb6c:	75fb      	strb	r3, [r7, #23]
	_SPI_SendByteMultiByte(Temp_Buffer, 4, 0, 10);
 800eb6e:	f107 0014 	add.w	r0, r7, #20
 800eb72:	230a      	movs	r3, #10
 800eb74:	2200      	movs	r2, #0
 800eb76:	2104      	movs	r1, #4
 800eb78:	f000 fb50 	bl	800f21c <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	633b      	str	r3, [r7, #48]	; 0x30
 800eb80:	e008      	b.n	800eb94 <ILI9341_Draw_Pixel+0xdc>
 800eb82:	4b6c      	ldr	r3, [pc, #432]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb84:	695b      	ldr	r3, [r3, #20]
 800eb86:	4a6b      	ldr	r2, [pc, #428]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800eb8c:	6153      	str	r3, [r2, #20]
 800eb8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb90:	3301      	adds	r3, #1
 800eb92:	633b      	str	r3, [r7, #48]	; 0x30
 800eb94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb96:	2b02      	cmp	r3, #2
 800eb98:	ddf3      	ble.n	800eb82 <ILI9341_Draw_Pixel+0xca>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800eb9a:	4b66      	ldr	r3, [pc, #408]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eb9c:	695b      	ldr	r3, [r3, #20]
 800eb9e:	4a65      	ldr	r2, [pc, #404]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eba0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800eba4:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800eba6:	4b63      	ldr	r3, [pc, #396]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eba8:	695b      	ldr	r3, [r3, #20]
 800ebaa:	4a62      	ldr	r2, [pc, #392]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ebac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ebb0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ebb2:	4b60      	ldr	r3, [pc, #384]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ebb4:	695b      	ldr	r3, [r3, #20]
 800ebb6:	4a5f      	ldr	r2, [pc, #380]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ebb8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ebbc:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2B, 0, 10);
 800ebbe:	220a      	movs	r2, #10
 800ebc0:	2100      	movs	r1, #0
 800ebc2:	202b      	movs	r0, #43	; 0x2b
 800ebc4:	f000 faf8 	bl	800f1b8 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ebc8:	2300      	movs	r3, #0
 800ebca:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ebcc:	e008      	b.n	800ebe0 <ILI9341_Draw_Pixel+0x128>
 800ebce:	4b59      	ldr	r3, [pc, #356]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ebd0:	695b      	ldr	r3, [r3, #20]
 800ebd2:	4a58      	ldr	r2, [pc, #352]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ebd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ebd8:	6153      	str	r3, [r2, #20]
 800ebda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebdc:	3301      	adds	r3, #1
 800ebde:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ebe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ebe2:	2b02      	cmp	r3, #2
 800ebe4:	ddf3      	ble.n	800ebce <ILI9341_Draw_Pixel+0x116>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800ebe6:	4b53      	ldr	r3, [pc, #332]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ebe8:	695b      	ldr	r3, [r3, #20]
 800ebea:	4a52      	ldr	r2, [pc, #328]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ebec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebf0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800ebf2:	4b50      	ldr	r3, [pc, #320]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ebf4:	695b      	ldr	r3, [r3, #20]
 800ebf6:	4a4f      	ldr	r2, [pc, #316]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ebf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ebfc:	6153      	str	r3, [r2, #20]

	//YDATA
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ebfe:	4b4d      	ldr	r3, [pc, #308]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec00:	695b      	ldr	r3, [r3, #20]
 800ec02:	4a4c      	ldr	r2, [pc, #304]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec04:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec08:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer1[4] = { y >> 8, y, (y + 1) >> 8, (y + 1) };
 800ec0a:	88bb      	ldrh	r3, [r7, #4]
 800ec0c:	0a1b      	lsrs	r3, r3, #8
 800ec0e:	b29b      	uxth	r3, r3
 800ec10:	b2db      	uxtb	r3, r3
 800ec12:	743b      	strb	r3, [r7, #16]
 800ec14:	88bb      	ldrh	r3, [r7, #4]
 800ec16:	b2db      	uxtb	r3, r3
 800ec18:	747b      	strb	r3, [r7, #17]
 800ec1a:	88bb      	ldrh	r3, [r7, #4]
 800ec1c:	3301      	adds	r3, #1
 800ec1e:	121b      	asrs	r3, r3, #8
 800ec20:	b2db      	uxtb	r3, r3
 800ec22:	74bb      	strb	r3, [r7, #18]
 800ec24:	88bb      	ldrh	r3, [r7, #4]
 800ec26:	b2db      	uxtb	r3, r3
 800ec28:	3301      	adds	r3, #1
 800ec2a:	b2db      	uxtb	r3, r3
 800ec2c:	74fb      	strb	r3, [r7, #19]
	_SPI_SendByteMultiByte(Temp_Buffer1, 4, 0, 10);
 800ec2e:	f107 0010 	add.w	r0, r7, #16
 800ec32:	230a      	movs	r3, #10
 800ec34:	2200      	movs	r2, #0
 800ec36:	2104      	movs	r1, #4
 800ec38:	f000 faf0 	bl	800f21c <_SPI_SendByteMultiByte>
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer1, 4, 1 );
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec40:	e008      	b.n	800ec54 <ILI9341_Draw_Pixel+0x19c>
 800ec42:	4b3c      	ldr	r3, [pc, #240]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec44:	695b      	ldr	r3, [r3, #20]
 800ec46:	4a3b      	ldr	r2, [pc, #236]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec4c:	6153      	str	r3, [r2, #20]
 800ec4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec50:	3301      	adds	r3, #1
 800ec52:	62bb      	str	r3, [r7, #40]	; 0x28
 800ec54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ec56:	2b02      	cmp	r3, #2
 800ec58:	ddf3      	ble.n	800ec42 <ILI9341_Draw_Pixel+0x18a>
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800ec5a:	4b36      	ldr	r3, [pc, #216]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec5c:	695b      	ldr	r3, [r3, #20]
 800ec5e:	4a35      	ldr	r2, [pc, #212]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec64:	6153      	str	r3, [r2, #20]

	//ADDRESS
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800ec66:	4b33      	ldr	r3, [pc, #204]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec68:	695b      	ldr	r3, [r3, #20]
 800ec6a:	4a32      	ldr	r2, [pc, #200]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ec70:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ec72:	4b30      	ldr	r3, [pc, #192]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec74:	695b      	ldr	r3, [r3, #20]
 800ec76:	4a2f      	ldr	r2, [pc, #188]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec7c:	6153      	str	r3, [r2, #20]
	_SPI_SendByte(0x2C, 0, 10);
 800ec7e:	220a      	movs	r2, #10
 800ec80:	2100      	movs	r1, #0
 800ec82:	202c      	movs	r0, #44	; 0x2c
 800ec84:	f000 fa98 	bl	800f1b8 <_SPI_SendByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ec88:	2300      	movs	r3, #0
 800ec8a:	627b      	str	r3, [r7, #36]	; 0x24
 800ec8c:	e008      	b.n	800eca0 <ILI9341_Draw_Pixel+0x1e8>
 800ec8e:	4b29      	ldr	r3, [pc, #164]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec90:	695b      	ldr	r3, [r3, #20]
 800ec92:	4a28      	ldr	r2, [pc, #160]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ec94:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ec98:	6153      	str	r3, [r2, #20]
 800ec9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ec9c:	3301      	adds	r3, #1
 800ec9e:	627b      	str	r3, [r7, #36]	; 0x24
 800eca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eca2:	2b02      	cmp	r3, #2
 800eca4:	ddf3      	ble.n	800ec8e <ILI9341_Draw_Pixel+0x1d6>
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800eca6:	4b23      	ldr	r3, [pc, #140]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800eca8:	695b      	ldr	r3, [r3, #20]
 800ecaa:	4a22      	ldr	r2, [pc, #136]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ecac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ecb0:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800ecb2:	4b20      	ldr	r3, [pc, #128]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ecb4:	695b      	ldr	r3, [r3, #20]
 800ecb6:	4a1f      	ldr	r2, [pc, #124]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ecb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ecbc:	6153      	str	r3, [r2, #20]

	//COLOUR
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ecbe:	4b1d      	ldr	r3, [pc, #116]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ecc0:	695b      	ldr	r3, [r3, #20]
 800ecc2:	4a1c      	ldr	r2, [pc, #112]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ecc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ecc8:	6153      	str	r3, [r2, #20]
	unsigned char Temp_Buffer2[2] = {colour>>8, colour};
 800ecca:	887b      	ldrh	r3, [r7, #2]
 800eccc:	0a1b      	lsrs	r3, r3, #8
 800ecce:	b29b      	uxth	r3, r3
 800ecd0:	b2db      	uxtb	r3, r3
 800ecd2:	733b      	strb	r3, [r7, #12]
 800ecd4:	887b      	ldrh	r3, [r7, #2]
 800ecd6:	b2db      	uxtb	r3, r3
 800ecd8:	737b      	strb	r3, [r7, #13]
	//HAL_SPI_Transmit(HSPI_INSTANCE, Temp_Buffer2, 2, 1 );
	_SPI_SendByteMultiByte(Temp_Buffer2, 2, 0, 1);
 800ecda:	f107 000c 	add.w	r0, r7, #12
 800ecde:	2301      	movs	r3, #1
 800ece0:	2200      	movs	r2, #0
 800ece2:	2102      	movs	r1, #2
 800ece4:	f000 fa9a 	bl	800f21c <_SPI_SendByteMultiByte>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ece8:	2300      	movs	r3, #0
 800ecea:	623b      	str	r3, [r7, #32]
 800ecec:	e008      	b.n	800ed00 <ILI9341_Draw_Pixel+0x248>
 800ecee:	4b11      	ldr	r3, [pc, #68]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ecf0:	695b      	ldr	r3, [r3, #20]
 800ecf2:	4a10      	ldr	r2, [pc, #64]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ecf4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ecf8:	6153      	str	r3, [r2, #20]
 800ecfa:	6a3b      	ldr	r3, [r7, #32]
 800ecfc:	3301      	adds	r3, #1
 800ecfe:	623b      	str	r3, [r7, #32]
 800ed00:	6a3b      	ldr	r3, [r7, #32]
 800ed02:	2b02      	cmp	r3, #2
 800ed04:	ddf3      	ble.n	800ecee <ILI9341_Draw_Pixel+0x236>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ed06:	2300      	movs	r3, #0
 800ed08:	61fb      	str	r3, [r7, #28]
 800ed0a:	e008      	b.n	800ed1e <ILI9341_Draw_Pixel+0x266>
 800ed0c:	4b09      	ldr	r3, [pc, #36]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ed0e:	695b      	ldr	r3, [r3, #20]
 800ed10:	4a08      	ldr	r2, [pc, #32]	; (800ed34 <ILI9341_Draw_Pixel+0x27c>)
 800ed12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ed16:	6153      	str	r3, [r2, #20]
 800ed18:	69fb      	ldr	r3, [r7, #28]
 800ed1a:	3301      	adds	r3, #1
 800ed1c:	61fb      	str	r3, [r7, #28]
 800ed1e:	69fb      	ldr	r3, [r7, #28]
 800ed20:	2b02      	cmp	r3, #2
 800ed22:	ddf3      	ble.n	800ed0c <ILI9341_Draw_Pixel+0x254>
	for(int s=0; s < SPI_DELAY_HOLD; s++) LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ed24:	2300      	movs	r3, #0
 800ed26:	61bb      	str	r3, [r7, #24]
 800ed28:	e00f      	b.n	800ed4a <ILI9341_Draw_Pixel+0x292>
 800ed2a:	bf00      	nop
 800ed2c:	20000c3e 	.word	0x20000c3e
 800ed30:	20000c3c 	.word	0x20000c3c
 800ed34:	48000400 	.word	0x48000400
 800ed38:	4b0b      	ldr	r3, [pc, #44]	; (800ed68 <ILI9341_Draw_Pixel+0x2b0>)
 800ed3a:	695b      	ldr	r3, [r3, #20]
 800ed3c:	4a0a      	ldr	r2, [pc, #40]	; (800ed68 <ILI9341_Draw_Pixel+0x2b0>)
 800ed3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ed42:	6153      	str	r3, [r2, #20]
 800ed44:	69bb      	ldr	r3, [r7, #24]
 800ed46:	3301      	adds	r3, #1
 800ed48:	61bb      	str	r3, [r7, #24]
 800ed4a:	69bb      	ldr	r3, [r7, #24]
 800ed4c:	2b02      	cmp	r3, #2
 800ed4e:	ddf3      	ble.n	800ed38 <ILI9341_Draw_Pixel+0x280>


	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800ed50:	4b05      	ldr	r3, [pc, #20]	; (800ed68 <ILI9341_Draw_Pixel+0x2b0>)
 800ed52:	695b      	ldr	r3, [r3, #20]
 800ed54:	4a04      	ldr	r2, [pc, #16]	; (800ed68 <ILI9341_Draw_Pixel+0x2b0>)
 800ed56:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed5a:	6153      	str	r3, [r2, #20]
 800ed5c:	e000      	b.n	800ed60 <ILI9341_Draw_Pixel+0x2a8>
	if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;	//OUT OF BOUNDS!
 800ed5e:	bf00      	nop


}
 800ed60:	3738      	adds	r7, #56	; 0x38
 800ed62:	46bd      	mov	sp, r7
 800ed64:	bd80      	pop	{r7, pc}
 800ed66:	bf00      	nop
 800ed68:	48000400 	.word	0x48000400

0800ed6c <ILI9341_Draw_Rectangle>:
 *
 *
 */

void ILI9341_Draw_Rectangle(uint16_t xpos, uint16_t ypos, uint16_t width, uint16_t height, uint16_t colour, CHUNK_Type chunk_type)
{
 800ed6c:	b590      	push	{r4, r7, lr}
 800ed6e:	b087      	sub	sp, #28
 800ed70:	af02      	add	r7, sp, #8
 800ed72:	4604      	mov	r4, r0
 800ed74:	4608      	mov	r0, r1
 800ed76:	4611      	mov	r1, r2
 800ed78:	461a      	mov	r2, r3
 800ed7a:	4623      	mov	r3, r4
 800ed7c:	80fb      	strh	r3, [r7, #6]
 800ed7e:	4603      	mov	r3, r0
 800ed80:	80bb      	strh	r3, [r7, #4]
 800ed82:	460b      	mov	r3, r1
 800ed84:	807b      	strh	r3, [r7, #2]
 800ed86:	4613      	mov	r3, r2
 800ed88:	803b      	strh	r3, [r7, #0]
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800ed8a:	4b41      	ldr	r3, [pc, #260]	; (800ee90 <ILI9341_Draw_Rectangle+0x124>)
 800ed8c:	881b      	ldrh	r3, [r3, #0]
 800ed8e:	b29b      	uxth	r3, r3
 800ed90:	88fa      	ldrh	r2, [r7, #6]
 800ed92:	429a      	cmp	r2, r3
 800ed94:	d278      	bcs.n	800ee88 <ILI9341_Draw_Rectangle+0x11c>
 800ed96:	4b3f      	ldr	r3, [pc, #252]	; (800ee94 <ILI9341_Draw_Rectangle+0x128>)
 800ed98:	881b      	ldrh	r3, [r3, #0]
 800ed9a:	b29b      	uxth	r3, r3
 800ed9c:	88ba      	ldrh	r2, [r7, #4]
 800ed9e:	429a      	cmp	r2, r3
 800eda0:	d272      	bcs.n	800ee88 <ILI9341_Draw_Rectangle+0x11c>
	if((xpos+width-1)>=LCD_WIDTH)
 800eda2:	88fa      	ldrh	r2, [r7, #6]
 800eda4:	887b      	ldrh	r3, [r7, #2]
 800eda6:	4413      	add	r3, r2
 800eda8:	3b01      	subs	r3, #1
 800edaa:	4a39      	ldr	r2, [pc, #228]	; (800ee90 <ILI9341_Draw_Rectangle+0x124>)
 800edac:	8812      	ldrh	r2, [r2, #0]
 800edae:	b292      	uxth	r2, r2
 800edb0:	4293      	cmp	r3, r2
 800edb2:	db05      	blt.n	800edc0 <ILI9341_Draw_Rectangle+0x54>
		{
			width=LCD_WIDTH-xpos;
 800edb4:	4b36      	ldr	r3, [pc, #216]	; (800ee90 <ILI9341_Draw_Rectangle+0x124>)
 800edb6:	881b      	ldrh	r3, [r3, #0]
 800edb8:	b29a      	uxth	r2, r3
 800edba:	88fb      	ldrh	r3, [r7, #6]
 800edbc:	1ad3      	subs	r3, r2, r3
 800edbe:	807b      	strh	r3, [r7, #2]
		}
	if((ypos+height-1)>=LCD_HEIGHT)
 800edc0:	88ba      	ldrh	r2, [r7, #4]
 800edc2:	883b      	ldrh	r3, [r7, #0]
 800edc4:	4413      	add	r3, r2
 800edc6:	3b01      	subs	r3, #1
 800edc8:	4a32      	ldr	r2, [pc, #200]	; (800ee94 <ILI9341_Draw_Rectangle+0x128>)
 800edca:	8812      	ldrh	r2, [r2, #0]
 800edcc:	b292      	uxth	r2, r2
 800edce:	4293      	cmp	r3, r2
 800edd0:	db05      	blt.n	800edde <ILI9341_Draw_Rectangle+0x72>
		{
			height=LCD_HEIGHT-ypos;
 800edd2:	4b30      	ldr	r3, [pc, #192]	; (800ee94 <ILI9341_Draw_Rectangle+0x128>)
 800edd4:	881b      	ldrh	r3, [r3, #0]
 800edd6:	b29a      	uxth	r2, r3
 800edd8:	88bb      	ldrh	r3, [r7, #4]
 800edda:	1ad3      	subs	r3, r2, r3
 800eddc:	803b      	strh	r3, [r7, #0]
		}
	ILI9341_Set_Frame(	xpos,
						ypos,
						(xpos + width) - 1,
 800edde:	88fa      	ldrh	r2, [r7, #6]
 800ede0:	887b      	ldrh	r3, [r7, #2]
 800ede2:	4413      	add	r3, r2
 800ede4:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800ede6:	3b01      	subs	r3, #1
 800ede8:	b29c      	uxth	r4, r3
						(ypos + height) - 1);
 800edea:	88ba      	ldrh	r2, [r7, #4]
 800edec:	883b      	ldrh	r3, [r7, #0]
 800edee:	4413      	add	r3, r2
 800edf0:	b29b      	uxth	r3, r3
	ILI9341_Set_Frame(	xpos,
 800edf2:	3b01      	subs	r3, #1
 800edf4:	b29b      	uxth	r3, r3
 800edf6:	88b9      	ldrh	r1, [r7, #4]
 800edf8:	88f8      	ldrh	r0, [r7, #6]
 800edfa:	4622      	mov	r2, r4
 800edfc:	f7ff fde6 	bl	800e9cc <ILI9341_Set_Frame>
	// if odd numbered rect area is requested, we round down to nearest even number
	// to keep _LCD_Write_Frame() happy.

	// Note, truncated pixel will be needed at function end.

	uint16_t size = height*width;
 800ee00:	883a      	ldrh	r2, [r7, #0]
 800ee02:	887b      	ldrh	r3, [r7, #2]
 800ee04:	fb12 f303 	smulbb	r3, r2, r3
 800ee08:	81fb      	strh	r3, [r7, #14]
	uint8_t truncated = 0;
 800ee0a:	2300      	movs	r3, #0
 800ee0c:	737b      	strb	r3, [r7, #13]

	if((size & 1) && (size > 1))		// don't round down to zero!
 800ee0e:	89fb      	ldrh	r3, [r7, #14]
 800ee10:	f003 0301 	and.w	r3, r3, #1
 800ee14:	2b00      	cmp	r3, #0
 800ee16:	d009      	beq.n	800ee2c <ILI9341_Draw_Rectangle+0xc0>
 800ee18:	89fb      	ldrh	r3, [r7, #14]
 800ee1a:	2b01      	cmp	r3, #1
 800ee1c:	d906      	bls.n	800ee2c <ILI9341_Draw_Rectangle+0xc0>
	{
		truncated = 1;
 800ee1e:	2301      	movs	r3, #1
 800ee20:	737b      	strb	r3, [r7, #13]
	 	size = ((size >> 1) * 2);
 800ee22:	89fb      	ldrh	r3, [r7, #14]
 800ee24:	085b      	lsrs	r3, r3, #1
 800ee26:	b29b      	uxth	r3, r3
 800ee28:	005b      	lsls	r3, r3, #1
 800ee2a:	81fb      	strh	r3, [r7, #14]
	}

	_LCD_Write_Frame(	xpos,
 800ee2c:	89fc      	ldrh	r4, [r7, #14]
 800ee2e:	8c3a      	ldrh	r2, [r7, #32]
 800ee30:	88b9      	ldrh	r1, [r7, #4]
 800ee32:	88f8      	ldrh	r0, [r7, #6]
 800ee34:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800ee38:	9300      	str	r3, [sp, #0]
 800ee3a:	4623      	mov	r3, r4
 800ee3c:	f000 f8a8 	bl	800ef90 <_LCD_Write_Frame>
						colour,
						size,
						chunk_type);

	// add the truncated pixel now
	if(truncated)
 800ee40:	7b7b      	ldrb	r3, [r7, #13]
 800ee42:	2b00      	cmp	r3, #0
 800ee44:	d021      	beq.n	800ee8a <ILI9341_Draw_Rectangle+0x11e>
	{
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800ee46:	88fa      	ldrh	r2, [r7, #6]
 800ee48:	887b      	ldrh	r3, [r7, #2]
 800ee4a:	4413      	add	r3, r2
 800ee4c:	b29b      	uxth	r3, r3
 800ee4e:	3b02      	subs	r3, #2
 800ee50:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800ee52:	88ba      	ldrh	r2, [r7, #4]
 800ee54:	883b      	ldrh	r3, [r7, #0]
 800ee56:	4413      	add	r3, r2
 800ee58:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 2,
 800ee5a:	3b01      	subs	r3, #1
 800ee5c:	b29b      	uxth	r3, r3
 800ee5e:	8c3a      	ldrh	r2, [r7, #32]
 800ee60:	4619      	mov	r1, r3
 800ee62:	f7ff fe29 	bl	800eab8 <ILI9341_Draw_Pixel>
							colour);
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800ee66:	88fa      	ldrh	r2, [r7, #6]
 800ee68:	887b      	ldrh	r3, [r7, #2]
 800ee6a:	4413      	add	r3, r2
 800ee6c:	b29b      	uxth	r3, r3
 800ee6e:	3b01      	subs	r3, #1
 800ee70:	b298      	uxth	r0, r3
							(ypos + height) - 1,
 800ee72:	88ba      	ldrh	r2, [r7, #4]
 800ee74:	883b      	ldrh	r3, [r7, #0]
 800ee76:	4413      	add	r3, r2
 800ee78:	b29b      	uxth	r3, r3
		ILI9341_Draw_Pixel(	(xpos + width) - 1,
 800ee7a:	3b01      	subs	r3, #1
 800ee7c:	b29b      	uxth	r3, r3
 800ee7e:	8c3a      	ldrh	r2, [r7, #32]
 800ee80:	4619      	mov	r1, r3
 800ee82:	f7ff fe19 	bl	800eab8 <ILI9341_Draw_Pixel>
 800ee86:	e000      	b.n	800ee8a <ILI9341_Draw_Rectangle+0x11e>
	if((xpos >=LCD_WIDTH) || (ypos >=LCD_HEIGHT)) return;
 800ee88:	bf00      	nop
							colour);
	}
}
 800ee8a:	3714      	adds	r7, #20
 800ee8c:	46bd      	mov	sp, r7
 800ee8e:	bd90      	pop	{r4, r7, pc}
 800ee90:	20000c3e 	.word	0x20000c3e
 800ee94:	20000c3c 	.word	0x20000c3c

0800ee98 <ILI9341_Set_Rotation>:
 *
 * 	Set LCD orientation
 *
 */
void ILI9341_Set_Rotation(uint8_t rotation)
{
 800ee98:	b580      	push	{r7, lr}
 800ee9a:	b084      	sub	sp, #16
 800ee9c:	af00      	add	r7, sp, #0
 800ee9e:	4603      	mov	r3, r0
 800eea0:	71fb      	strb	r3, [r7, #7]

	uint8_t screen_rotation = rotation;
 800eea2:	79fb      	ldrb	r3, [r7, #7]
 800eea4:	73fb      	strb	r3, [r7, #15]

	_LCD_SendCommand(0x36);
 800eea6:	2036      	movs	r0, #54	; 0x36
 800eea8:	f000 f922 	bl	800f0f0 <_LCD_SendCommand>
	//HAL_Delay(1);

	switch(screen_rotation)
 800eeac:	7bfb      	ldrb	r3, [r7, #15]
 800eeae:	2b03      	cmp	r3, #3
 800eeb0:	d836      	bhi.n	800ef20 <ILI9341_Set_Rotation+0x88>
 800eeb2:	a201      	add	r2, pc, #4	; (adr r2, 800eeb8 <ILI9341_Set_Rotation+0x20>)
 800eeb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800eeb8:	0800eec9 	.word	0x0800eec9
 800eebc:	0800eedf 	.word	0x0800eedf
 800eec0:	0800eef5 	.word	0x0800eef5
 800eec4:	0800ef0b 	.word	0x0800ef0b
	{
		case SCREEN_VERTICAL_1:
			_LCD_SendData(0x40|0x08);
 800eec8:	2048      	movs	r0, #72	; 0x48
 800eeca:	f000 f943 	bl	800f154 <_LCD_SendData>
			LCD_WIDTH = 240;
 800eece:	4b17      	ldr	r3, [pc, #92]	; (800ef2c <ILI9341_Set_Rotation+0x94>)
 800eed0:	22f0      	movs	r2, #240	; 0xf0
 800eed2:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800eed4:	4b16      	ldr	r3, [pc, #88]	; (800ef30 <ILI9341_Set_Rotation+0x98>)
 800eed6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800eeda:	801a      	strh	r2, [r3, #0]
			break;
 800eedc:	e021      	b.n	800ef22 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_1:
			_LCD_SendData(0x20|0x08);
 800eede:	2028      	movs	r0, #40	; 0x28
 800eee0:	f000 f938 	bl	800f154 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800eee4:	4b11      	ldr	r3, [pc, #68]	; (800ef2c <ILI9341_Set_Rotation+0x94>)
 800eee6:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800eeea:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800eeec:	4b10      	ldr	r3, [pc, #64]	; (800ef30 <ILI9341_Set_Rotation+0x98>)
 800eeee:	22f0      	movs	r2, #240	; 0xf0
 800eef0:	801a      	strh	r2, [r3, #0]
			break;
 800eef2:	e016      	b.n	800ef22 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_VERTICAL_2:
			_LCD_SendData(0x80|0x08);
 800eef4:	2088      	movs	r0, #136	; 0x88
 800eef6:	f000 f92d 	bl	800f154 <_LCD_SendData>
			LCD_WIDTH  = 240;
 800eefa:	4b0c      	ldr	r3, [pc, #48]	; (800ef2c <ILI9341_Set_Rotation+0x94>)
 800eefc:	22f0      	movs	r2, #240	; 0xf0
 800eefe:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 320;
 800ef00:	4b0b      	ldr	r3, [pc, #44]	; (800ef30 <ILI9341_Set_Rotation+0x98>)
 800ef02:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ef06:	801a      	strh	r2, [r3, #0]
			break;
 800ef08:	e00b      	b.n	800ef22 <ILI9341_Set_Rotation+0x8a>
		case SCREEN_HORIZONTAL_2:
			_LCD_SendData(0x40|0x80|0x20|0x08);
 800ef0a:	20e8      	movs	r0, #232	; 0xe8
 800ef0c:	f000 f922 	bl	800f154 <_LCD_SendData>
			LCD_WIDTH  = 320;
 800ef10:	4b06      	ldr	r3, [pc, #24]	; (800ef2c <ILI9341_Set_Rotation+0x94>)
 800ef12:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800ef16:	801a      	strh	r2, [r3, #0]
			LCD_HEIGHT = 240;
 800ef18:	4b05      	ldr	r3, [pc, #20]	; (800ef30 <ILI9341_Set_Rotation+0x98>)
 800ef1a:	22f0      	movs	r2, #240	; 0xf0
 800ef1c:	801a      	strh	r2, [r3, #0]
			break;
 800ef1e:	e000      	b.n	800ef22 <ILI9341_Set_Rotation+0x8a>
		default:
			//EXIT IF SCREEN ROTATION NOT VALID!
			break;
 800ef20:	bf00      	nop
	}
}
 800ef22:	bf00      	nop
 800ef24:	3710      	adds	r7, #16
 800ef26:	46bd      	mov	sp, r7
 800ef28:	bd80      	pop	{r7, pc}
 800ef2a:	bf00      	nop
 800ef2c:	20000c3e 	.word	0x20000c3e
 800ef30:	20000c3c 	.word	0x20000c3c

0800ef34 <_LCD_Enable>:
 *
 * Enable LCD display
 *
 */
void _LCD_Enable()
{
 800ef34:	b480      	push	{r7}
 800ef36:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800ef38:	4b05      	ldr	r3, [pc, #20]	; (800ef50 <_LCD_Enable+0x1c>)
 800ef3a:	695b      	ldr	r3, [r3, #20]
 800ef3c:	4a04      	ldr	r2, [pc, #16]	; (800ef50 <_LCD_Enable+0x1c>)
 800ef3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ef42:	6153      	str	r3, [r2, #20]
}
 800ef44:	bf00      	nop
 800ef46:	46bd      	mov	sp, r7
 800ef48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef4c:	4770      	bx	lr
 800ef4e:	bf00      	nop
 800ef50:	48000400 	.word	0x48000400

0800ef54 <_LCD_Reset>:
 *
 * 	Reset LCD
 *
 */
void _LCD_Reset()
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	af00      	add	r7, sp, #0
	LCD_RST_PORT->ODR &= ~(LCD_RST_PIN);
 800ef58:	4b0c      	ldr	r3, [pc, #48]	; (800ef8c <_LCD_Reset+0x38>)
 800ef5a:	695b      	ldr	r3, [r3, #20]
 800ef5c:	4a0b      	ldr	r2, [pc, #44]	; (800ef8c <_LCD_Reset+0x38>)
 800ef5e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800ef62:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800ef64:	20c8      	movs	r0, #200	; 0xc8
 800ef66:	f7f9 f8dd 	bl	8008124 <HAL_Delay>
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800ef6a:	4b08      	ldr	r3, [pc, #32]	; (800ef8c <_LCD_Reset+0x38>)
 800ef6c:	695b      	ldr	r3, [r3, #20]
 800ef6e:	4a07      	ldr	r2, [pc, #28]	; (800ef8c <_LCD_Reset+0x38>)
 800ef70:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ef74:	6153      	str	r3, [r2, #20]
	HAL_Delay(200);
 800ef76:	20c8      	movs	r0, #200	; 0xc8
 800ef78:	f7f9 f8d4 	bl	8008124 <HAL_Delay>
	LCD_RST_PORT->ODR |= LCD_RST_PIN;
 800ef7c:	4b03      	ldr	r3, [pc, #12]	; (800ef8c <_LCD_Reset+0x38>)
 800ef7e:	695b      	ldr	r3, [r3, #20]
 800ef80:	4a02      	ldr	r2, [pc, #8]	; (800ef8c <_LCD_Reset+0x38>)
 800ef82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ef86:	6153      	str	r3, [r2, #20]
}
 800ef88:	bf00      	nop
 800ef8a:	bd80      	pop	{r7, pc}
 800ef8c:	48000400 	.word	0x48000400

0800ef90 <_LCD_Write_Frame>:
 *
 *	entire data sent to this function is a CHUNK < BURST_MAX_SIZE
 *	each CHUNK is broken down into smaller BLOCKS
 */
void _LCD_Write_Frame(uint16_t chunk_xpos, uint16_t chunk_ypos, uint16_t colour, uint32_t chunk_size, CHUNK_Type chunk_type)
{
 800ef90:	b5b0      	push	{r4, r5, r7, lr}
 800ef92:	b08e      	sub	sp, #56	; 0x38
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	607b      	str	r3, [r7, #4]
 800ef98:	4603      	mov	r3, r0
 800ef9a:	81fb      	strh	r3, [r7, #14]
 800ef9c:	460b      	mov	r3, r1
 800ef9e:	81bb      	strh	r3, [r7, #12]
 800efa0:	4613      	mov	r3, r2
 800efa2:	817b      	strh	r3, [r7, #10]
 800efa4:	466b      	mov	r3, sp
 800efa6:	461d      	mov	r5, r3

	uint32_t buffer_size = 0;
 800efa8:	2300      	movs	r3, #0
 800efaa:	62fb      	str	r3, [r7, #44]	; 0x2c
	if((chunk_size*2) < BURST_MAX_SIZE)
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	005b      	lsls	r3, r3, #1
 800efb0:	4a4d      	ldr	r2, [pc, #308]	; (800f0e8 <_LCD_Write_Frame+0x158>)
 800efb2:	8812      	ldrh	r2, [r2, #0]
 800efb4:	4293      	cmp	r3, r2
 800efb6:	d202      	bcs.n	800efbe <_LCD_Write_Frame+0x2e>
	{
		buffer_size = chunk_size;
 800efb8:	687b      	ldr	r3, [r7, #4]
 800efba:	62fb      	str	r3, [r7, #44]	; 0x2c
 800efbc:	e002      	b.n	800efc4 <_LCD_Write_Frame+0x34>
	}
	else
	{
		buffer_size = BURST_MAX_SIZE;
 800efbe:	4b4a      	ldr	r3, [pc, #296]	; (800f0e8 <_LCD_Write_Frame+0x158>)
 800efc0:	881b      	ldrh	r3, [r3, #0]
 800efc2:	62fb      	str	r3, [r7, #44]	; 0x2c
	}

	unsigned char chifted = 	colour>>8;;
 800efc4:	897b      	ldrh	r3, [r7, #10]
 800efc6:	0a1b      	lsrs	r3, r3, #8
 800efc8:	b29b      	uxth	r3, r3
 800efca:	77fb      	strb	r3, [r7, #31]
	unsigned char burst_buffer[buffer_size];
 800efcc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800efce:	4603      	mov	r3, r0
 800efd0:	3b01      	subs	r3, #1
 800efd2:	61bb      	str	r3, [r7, #24]
 800efd4:	4601      	mov	r1, r0
 800efd6:	f04f 0200 	mov.w	r2, #0
 800efda:	f04f 0300 	mov.w	r3, #0
 800efde:	f04f 0400 	mov.w	r4, #0
 800efe2:	00d4      	lsls	r4, r2, #3
 800efe4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800efe8:	00cb      	lsls	r3, r1, #3
 800efea:	4601      	mov	r1, r0
 800efec:	f04f 0200 	mov.w	r2, #0
 800eff0:	f04f 0300 	mov.w	r3, #0
 800eff4:	f04f 0400 	mov.w	r4, #0
 800eff8:	00d4      	lsls	r4, r2, #3
 800effa:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800effe:	00cb      	lsls	r3, r1, #3
 800f000:	1dc3      	adds	r3, r0, #7
 800f002:	08db      	lsrs	r3, r3, #3
 800f004:	00db      	lsls	r3, r3, #3
 800f006:	ebad 0d03 	sub.w	sp, sp, r3
 800f00a:	466b      	mov	r3, sp
 800f00c:	3300      	adds	r3, #0
 800f00e:	617b      	str	r3, [r7, #20]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800f010:	2300      	movs	r3, #0
 800f012:	633b      	str	r3, [r7, #48]	; 0x30
 800f014:	e00d      	b.n	800f032 <_LCD_Write_Frame+0xa2>
	{
			burst_buffer[j] = 	chifted;
 800f016:	697a      	ldr	r2, [r7, #20]
 800f018:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f01a:	4413      	add	r3, r2
 800f01c:	7ffa      	ldrb	r2, [r7, #31]
 800f01e:	701a      	strb	r2, [r3, #0]
			burst_buffer[j+1] = colour;
 800f020:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f022:	3301      	adds	r3, #1
 800f024:	897a      	ldrh	r2, [r7, #10]
 800f026:	b2d1      	uxtb	r1, r2
 800f028:	697a      	ldr	r2, [r7, #20]
 800f02a:	54d1      	strb	r1, [r2, r3]
	for(uint32_t j = 0; j < buffer_size; j+=2)
 800f02c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f02e:	3302      	adds	r3, #2
 800f030:	633b      	str	r3, [r7, #48]	; 0x30
 800f032:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f034:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f036:	429a      	cmp	r2, r3
 800f038:	d3ed      	bcc.n	800f016 <_LCD_Write_Frame+0x86>
	}
	
	uint32_t Sending_size = chunk_size*2;
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	005b      	lsls	r3, r3, #1
 800f03e:	613b      	str	r3, [r7, #16]

	// make sure we don't divide by size=0
	uint32_t Sending_in_Block = 1;
 800f040:	2301      	movs	r3, #1
 800f042:	637b      	str	r3, [r7, #52]	; 0x34
	uint32_t Remainder_from_block = 0;
 800f044:	2300      	movs	r3, #0
 800f046:	62bb      	str	r3, [r7, #40]	; 0x28
	if(chunk_size > 0)
 800f048:	687b      	ldr	r3, [r7, #4]
 800f04a:	2b00      	cmp	r3, #0
 800f04c:	d00d      	beq.n	800f06a <_LCD_Write_Frame+0xda>
	{
			Sending_in_Block 		= Sending_size/buffer_size;
 800f04e:	693a      	ldr	r2, [r7, #16]
 800f050:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f052:	fbb2 f3f3 	udiv	r3, r2, r3
 800f056:	637b      	str	r3, [r7, #52]	; 0x34
			Remainder_from_block 	= Sending_size%buffer_size;
 800f058:	693b      	ldr	r3, [r7, #16]
 800f05a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800f05c:	fbb3 f2f2 	udiv	r2, r3, r2
 800f060:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f062:	fb01 f202 	mul.w	r2, r1, r2
 800f066:	1a9b      	subs	r3, r3, r2
 800f068:	62bb      	str	r3, [r7, #40]	; 0x28
	}

	// send blocks
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800f06a:	4b20      	ldr	r3, [pc, #128]	; (800f0ec <_LCD_Write_Frame+0x15c>)
 800f06c:	695b      	ldr	r3, [r3, #20]
 800f06e:	4a1f      	ldr	r2, [pc, #124]	; (800f0ec <_LCD_Write_Frame+0x15c>)
 800f070:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f074:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f076:	4b1d      	ldr	r3, [pc, #116]	; (800f0ec <_LCD_Write_Frame+0x15c>)
 800f078:	695b      	ldr	r3, [r3, #20]
 800f07a:	4a1c      	ldr	r2, [pc, #112]	; (800f0ec <_LCD_Write_Frame+0x15c>)
 800f07c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f080:	6153      	str	r3, [r2, #20]
//TODO
	if(Sending_in_Block != 0)
 800f082:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f084:	2b00      	cmp	r3, #0
 800f086:	d00f      	beq.n	800f0a8 <_LCD_Write_Frame+0x118>
	{
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800f088:	2300      	movs	r3, #0
 800f08a:	627b      	str	r3, [r7, #36]	; 0x24
 800f08c:	e008      	b.n	800f0a0 <_LCD_Write_Frame+0x110>
		{
			_SPI_SendByteMultiByte(burst_buffer, buffer_size, 0, 10);
 800f08e:	6978      	ldr	r0, [r7, #20]
 800f090:	230a      	movs	r3, #10
 800f092:	2200      	movs	r2, #0
 800f094:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800f096:	f000 f8c1 	bl	800f21c <_SPI_SendByteMultiByte>
		for(uint32_t j = 0; j < (Sending_in_Block); j++)
 800f09a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f09c:	3301      	adds	r3, #1
 800f09e:	627b      	str	r3, [r7, #36]	; 0x24
 800f0a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f0a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f0a4:	429a      	cmp	r2, r3
 800f0a6:	d3f2      	bcc.n	800f08e <_LCD_Write_Frame+0xfe>
		}
	}

	_SPI_SendByteMultiByte(burst_buffer, Remainder_from_block, 0, 10);
 800f0a8:	6978      	ldr	r0, [r7, #20]
 800f0aa:	230a      	movs	r3, #10
 800f0ac:	2200      	movs	r2, #0
 800f0ae:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800f0b0:	f000 f8b4 	bl	800f21c <_SPI_SendByteMultiByte>


	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800f0b4:	2300      	movs	r3, #0
 800f0b6:	623b      	str	r3, [r7, #32]
 800f0b8:	e008      	b.n	800f0cc <_LCD_Write_Frame+0x13c>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f0ba:	4b0c      	ldr	r3, [pc, #48]	; (800f0ec <_LCD_Write_Frame+0x15c>)
 800f0bc:	695b      	ldr	r3, [r3, #20]
 800f0be:	4a0b      	ldr	r2, [pc, #44]	; (800f0ec <_LCD_Write_Frame+0x15c>)
 800f0c0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f0c4:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800f0c6:	6a3b      	ldr	r3, [r7, #32]
 800f0c8:	3301      	adds	r3, #1
 800f0ca:	623b      	str	r3, [r7, #32]
 800f0cc:	6a3b      	ldr	r3, [r7, #32]
 800f0ce:	2b02      	cmp	r3, #2
 800f0d0:	ddf3      	ble.n	800f0ba <_LCD_Write_Frame+0x12a>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800f0d2:	4b06      	ldr	r3, [pc, #24]	; (800f0ec <_LCD_Write_Frame+0x15c>)
 800f0d4:	695b      	ldr	r3, [r3, #20]
 800f0d6:	4a05      	ldr	r2, [pc, #20]	; (800f0ec <_LCD_Write_Frame+0x15c>)
 800f0d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f0dc:	6153      	str	r3, [r2, #20]
 800f0de:	46ad      	mov	sp, r5

}
 800f0e0:	bf00      	nop
 800f0e2:	3738      	adds	r7, #56	; 0x38
 800f0e4:	46bd      	mov	sp, r7
 800f0e6:	bdb0      	pop	{r4, r5, r7, pc}
 800f0e8:	20000c40 	.word	0x20000c40
 800f0ec:	48000400 	.word	0x48000400

0800f0f0 <_LCD_SendCommand>:
 *
 * 	Send command to LCD
 *
 */
void _LCD_SendCommand(uint8_t command)
{
 800f0f0:	b580      	push	{r7, lr}
 800f0f2:	b084      	sub	sp, #16
 800f0f4:	af00      	add	r7, sp, #0
 800f0f6:	4603      	mov	r3, r0
 800f0f8:	71fb      	strb	r3, [r7, #7]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f0fa:	4b15      	ldr	r3, [pc, #84]	; (800f150 <_LCD_SendCommand+0x60>)
 800f0fc:	695b      	ldr	r3, [r3, #20]
 800f0fe:	4a14      	ldr	r2, [pc, #80]	; (800f150 <_LCD_SendCommand+0x60>)
 800f100:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f104:	6153      	str	r3, [r2, #20]
	LCD_DC_PORT->ODR &= ~(LCD_DC_PIN);
 800f106:	4b12      	ldr	r3, [pc, #72]	; (800f150 <_LCD_SendCommand+0x60>)
 800f108:	695b      	ldr	r3, [r3, #20]
 800f10a:	4a11      	ldr	r2, [pc, #68]	; (800f150 <_LCD_SendCommand+0x60>)
 800f10c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f110:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(command, 0 , 0);
 800f112:	79fb      	ldrb	r3, [r7, #7]
 800f114:	2200      	movs	r2, #0
 800f116:	2100      	movs	r1, #0
 800f118:	4618      	mov	r0, r3
 800f11a:	f000 f84d 	bl	800f1b8 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800f11e:	2300      	movs	r3, #0
 800f120:	60fb      	str	r3, [r7, #12]
 800f122:	e008      	b.n	800f136 <_LCD_SendCommand+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f124:	4b0a      	ldr	r3, [pc, #40]	; (800f150 <_LCD_SendCommand+0x60>)
 800f126:	695b      	ldr	r3, [r3, #20]
 800f128:	4a09      	ldr	r2, [pc, #36]	; (800f150 <_LCD_SendCommand+0x60>)
 800f12a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f12e:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	3301      	adds	r3, #1
 800f134:	60fb      	str	r3, [r7, #12]
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	2b02      	cmp	r3, #2
 800f13a:	ddf3      	ble.n	800f124 <_LCD_SendCommand+0x34>

	LCD_CS_PORT->ODR |= LCD_CS_PIN;
 800f13c:	4b04      	ldr	r3, [pc, #16]	; (800f150 <_LCD_SendCommand+0x60>)
 800f13e:	695b      	ldr	r3, [r3, #20]
 800f140:	4a03      	ldr	r2, [pc, #12]	; (800f150 <_LCD_SendCommand+0x60>)
 800f142:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f146:	6153      	str	r3, [r2, #20]
}
 800f148:	bf00      	nop
 800f14a:	3710      	adds	r7, #16
 800f14c:	46bd      	mov	sp, r7
 800f14e:	bd80      	pop	{r7, pc}
 800f150:	48000400 	.word	0x48000400

0800f154 <_LCD_SendData>:
 *
 * 	Send Data to LCD
 *
 */
void _LCD_SendData(uint8_t data)
{
 800f154:	b580      	push	{r7, lr}
 800f156:	b084      	sub	sp, #16
 800f158:	af00      	add	r7, sp, #0
 800f15a:	4603      	mov	r3, r0
 800f15c:	71fb      	strb	r3, [r7, #7]
	LCD_DC_PORT->ODR |= LCD_DC_PIN;
 800f15e:	4b15      	ldr	r3, [pc, #84]	; (800f1b4 <_LCD_SendData+0x60>)
 800f160:	695b      	ldr	r3, [r3, #20]
 800f162:	4a14      	ldr	r2, [pc, #80]	; (800f1b4 <_LCD_SendData+0x60>)
 800f164:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f168:	6153      	str	r3, [r2, #20]
	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f16a:	4b12      	ldr	r3, [pc, #72]	; (800f1b4 <_LCD_SendData+0x60>)
 800f16c:	695b      	ldr	r3, [r3, #20]
 800f16e:	4a11      	ldr	r2, [pc, #68]	; (800f1b4 <_LCD_SendData+0x60>)
 800f170:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f174:	6153      	str	r3, [r2, #20]

	_SPI_SendByte(data, 0 , 0);
 800f176:	79fb      	ldrb	r3, [r7, #7]
 800f178:	2200      	movs	r2, #0
 800f17a:	2100      	movs	r1, #0
 800f17c:	4618      	mov	r0, r3
 800f17e:	f000 f81b 	bl	800f1b8 <_SPI_SendByte>

	// Additional SPI CS "low" hold
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800f182:	2300      	movs	r3, #0
 800f184:	60fb      	str	r3, [r7, #12]
 800f186:	e008      	b.n	800f19a <_LCD_SendData+0x46>
		LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f188:	4b0a      	ldr	r3, [pc, #40]	; (800f1b4 <_LCD_SendData+0x60>)
 800f18a:	695b      	ldr	r3, [r3, #20]
 800f18c:	4a09      	ldr	r2, [pc, #36]	; (800f1b4 <_LCD_SendData+0x60>)
 800f18e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f192:	6153      	str	r3, [r2, #20]
	for(int x=0; x < SPI_DELAY_HOLD; x++)
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	3301      	adds	r3, #1
 800f198:	60fb      	str	r3, [r7, #12]
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	2b02      	cmp	r3, #2
 800f19e:	ddf3      	ble.n	800f188 <_LCD_SendData+0x34>

	LCD_CS_PORT->ODR &= ~(LCD_CS_PIN);
 800f1a0:	4b04      	ldr	r3, [pc, #16]	; (800f1b4 <_LCD_SendData+0x60>)
 800f1a2:	695b      	ldr	r3, [r3, #20]
 800f1a4:	4a03      	ldr	r2, [pc, #12]	; (800f1b4 <_LCD_SendData+0x60>)
 800f1a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800f1aa:	6153      	str	r3, [r2, #20]
}
 800f1ac:	bf00      	nop
 800f1ae:	3710      	adds	r7, #16
 800f1b0:	46bd      	mov	sp, r7
 800f1b2:	bd80      	pop	{r7, pc}
 800f1b4:	48000400 	.word	0x48000400

0800f1b8 <_SPI_SendByte>:
 *
 * 	Send single byte over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByte(unsigned char data_buffer, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800f1b8:	b480      	push	{r7}
 800f1ba:	b085      	sub	sp, #20
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	4603      	mov	r3, r0
 800f1c0:	71fb      	strb	r3, [r7, #7]
 800f1c2:	460b      	mov	r3, r1
 800f1c4:	71bb      	strb	r3, [r7, #6]
 800f1c6:	4613      	mov	r3, r2
 800f1c8:	717b      	strb	r3, [r7, #5]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800f1ca:	2300      	movs	r3, #0
 800f1cc:	60fb      	str	r3, [r7, #12]
 800f1ce:	e003      	b.n	800f1d8 <_SPI_SendByte+0x20>
   		asm("nop");
 800f1d0:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800f1d2:	68fb      	ldr	r3, [r7, #12]
 800f1d4:	3301      	adds	r3, #1
 800f1d6:	60fb      	str	r3, [r7, #12]
 800f1d8:	79bb      	ldrb	r3, [r7, #6]
 800f1da:	68fa      	ldr	r2, [r7, #12]
 800f1dc:	429a      	cmp	r2, r3
 800f1de:	dbf7      	blt.n	800f1d0 <_SPI_SendByte+0x18>

	// check transmit buffer empty
	if((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800f1e0:	4b0c      	ldr	r3, [pc, #48]	; (800f214 <_SPI_SendByte+0x5c>)
 800f1e2:	689b      	ldr	r3, [r3, #8]
 800f1e4:	f003 0302 	and.w	r3, r3, #2
 800f1e8:	2b02      	cmp	r3, #2
 800f1ea:	d102      	bne.n	800f1f2 <_SPI_SendByte+0x3a>
	{
		*(volatile uint8_t *)&SPI_PERIPH->DR = data_buffer;
 800f1ec:	4a0a      	ldr	r2, [pc, #40]	; (800f218 <_SPI_SendByte+0x60>)
 800f1ee:	79fb      	ldrb	r3, [r7, #7]
 800f1f0:	7013      	strb	r3, [r2, #0]
	}

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800f1f2:	2300      	movs	r3, #0
 800f1f4:	60bb      	str	r3, [r7, #8]
 800f1f6:	e003      	b.n	800f200 <_SPI_SendByte+0x48>
   		asm("nop");
 800f1f8:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800f1fa:	68bb      	ldr	r3, [r7, #8]
 800f1fc:	3301      	adds	r3, #1
 800f1fe:	60bb      	str	r3, [r7, #8]
 800f200:	797b      	ldrb	r3, [r7, #5]
 800f202:	68ba      	ldr	r2, [r7, #8]
 800f204:	429a      	cmp	r2, r3
 800f206:	dbf7      	blt.n	800f1f8 <_SPI_SendByte+0x40>

#endif

}
 800f208:	bf00      	nop
 800f20a:	3714      	adds	r7, #20
 800f20c:	46bd      	mov	sp, r7
 800f20e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f212:	4770      	bx	lr
 800f214:	40003c00 	.word	0x40003c00
 800f218:	40003c0c 	.word	0x40003c0c

0800f21c <_SPI_SendByteMultiByte>:
 *
 * 	Send multiple bytes over SPI using HAL or (optimised) direct-to-register
 *
 */
void _SPI_SendByteMultiByte(unsigned char *data_buffer, uint32_t buffer_size, uint8_t pre_frame_delay, uint8_t post_frame_delay)
{
 800f21c:	b480      	push	{r7}
 800f21e:	b089      	sub	sp, #36	; 0x24
 800f220:	af00      	add	r7, sp, #0
 800f222:	60f8      	str	r0, [r7, #12]
 800f224:	60b9      	str	r1, [r7, #8]
 800f226:	4611      	mov	r1, r2
 800f228:	461a      	mov	r2, r3
 800f22a:	460b      	mov	r3, r1
 800f22c:	71fb      	strb	r3, [r7, #7]
 800f22e:	4613      	mov	r3, r2
 800f230:	71bb      	strb	r3, [r7, #6]
#endif

#ifdef USE_BARE_SPI

    // pre frame delay
   	for(int d = 0; d < pre_frame_delay ; d++)
 800f232:	2300      	movs	r3, #0
 800f234:	61fb      	str	r3, [r7, #28]
 800f236:	e003      	b.n	800f240 <_SPI_SendByteMultiByte+0x24>
   		asm("nop");
 800f238:	bf00      	nop
   	for(int d = 0; d < pre_frame_delay ; d++)
 800f23a:	69fb      	ldr	r3, [r7, #28]
 800f23c:	3301      	adds	r3, #1
 800f23e:	61fb      	str	r3, [r7, #28]
 800f240:	79fb      	ldrb	r3, [r7, #7]
 800f242:	69fa      	ldr	r2, [r7, #28]
 800f244:	429a      	cmp	r2, r3
 800f246:	dbf7      	blt.n	800f238 <_SPI_SendByteMultiByte+0x1c>

	uint8_t *p_data_buffer = (uint8_t *)data_buffer;
 800f248:	68fb      	ldr	r3, [r7, #12]
 800f24a:	61bb      	str	r3, [r7, #24]
	//volatile uint16_t TxXferCount = (uint16_t)buffer_size;

	while (buffer_size > 0U)
 800f24c:	e01d      	b.n	800f28a <_SPI_SendByteMultiByte+0x6e>
	{
		// check transmit buffer empty
		if ((SPI_PERIPH->SR & SPI_SR_TXE) == SPI_SR_TXE)
 800f24e:	4b1c      	ldr	r3, [pc, #112]	; (800f2c0 <_SPI_SendByteMultiByte+0xa4>)
 800f250:	689b      	ldr	r3, [r3, #8]
 800f252:	f003 0302 	and.w	r3, r3, #2
 800f256:	2b02      	cmp	r3, #2
 800f258:	d117      	bne.n	800f28a <_SPI_SendByteMultiByte+0x6e>
		{
			if (buffer_size > 1U)
 800f25a:	68bb      	ldr	r3, [r7, #8]
 800f25c:	2b01      	cmp	r3, #1
 800f25e:	d90a      	bls.n	800f276 <_SPI_SendByteMultiByte+0x5a>
			{
				// write on the data register in packing mode
				SPI_PERIPH->DR = *((uint16_t *)p_data_buffer);
 800f260:	69bb      	ldr	r3, [r7, #24]
 800f262:	881a      	ldrh	r2, [r3, #0]
 800f264:	4b16      	ldr	r3, [pc, #88]	; (800f2c0 <_SPI_SendByteMultiByte+0xa4>)
 800f266:	60da      	str	r2, [r3, #12]
				p_data_buffer += sizeof(uint16_t);
 800f268:	69bb      	ldr	r3, [r7, #24]
 800f26a:	3302      	adds	r3, #2
 800f26c:	61bb      	str	r3, [r7, #24]
				buffer_size -= 2U;
 800f26e:	68bb      	ldr	r3, [r7, #8]
 800f270:	3b02      	subs	r3, #2
 800f272:	60bb      	str	r3, [r7, #8]
 800f274:	e009      	b.n	800f28a <_SPI_SendByteMultiByte+0x6e>
			}
			else
			{
				*((volatile uint8_t *)&SPI_PERIPH->DR) = (*p_data_buffer);
 800f276:	4a13      	ldr	r2, [pc, #76]	; (800f2c4 <_SPI_SendByteMultiByte+0xa8>)
 800f278:	69bb      	ldr	r3, [r7, #24]
 800f27a:	781b      	ldrb	r3, [r3, #0]
 800f27c:	7013      	strb	r3, [r2, #0]
				p_data_buffer++;
 800f27e:	69bb      	ldr	r3, [r7, #24]
 800f280:	3301      	adds	r3, #1
 800f282:	61bb      	str	r3, [r7, #24]
				buffer_size--;
 800f284:	68bb      	ldr	r3, [r7, #8]
 800f286:	3b01      	subs	r3, #1
 800f288:	60bb      	str	r3, [r7, #8]
	while (buffer_size > 0U)
 800f28a:	68bb      	ldr	r3, [r7, #8]
 800f28c:	2b00      	cmp	r3, #0
 800f28e:	d1de      	bne.n	800f24e <_SPI_SendByteMultiByte+0x32>
			}
		}
	}

	// clear SPI overrun flag
	SPI_PERIPH->SR &= ~(SPI_SR_OVR);
 800f290:	4b0b      	ldr	r3, [pc, #44]	; (800f2c0 <_SPI_SendByteMultiByte+0xa4>)
 800f292:	689b      	ldr	r3, [r3, #8]
 800f294:	4a0a      	ldr	r2, [pc, #40]	; (800f2c0 <_SPI_SendByteMultiByte+0xa4>)
 800f296:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800f29a:	6093      	str	r3, [r2, #8]

    // post frame delay
   	for(int d = 0; d < post_frame_delay ; d++)
 800f29c:	2300      	movs	r3, #0
 800f29e:	617b      	str	r3, [r7, #20]
 800f2a0:	e003      	b.n	800f2aa <_SPI_SendByteMultiByte+0x8e>
   		asm("nop");
 800f2a2:	bf00      	nop
   	for(int d = 0; d < post_frame_delay ; d++)
 800f2a4:	697b      	ldr	r3, [r7, #20]
 800f2a6:	3301      	adds	r3, #1
 800f2a8:	617b      	str	r3, [r7, #20]
 800f2aa:	79bb      	ldrb	r3, [r7, #6]
 800f2ac:	697a      	ldr	r2, [r7, #20]
 800f2ae:	429a      	cmp	r2, r3
 800f2b0:	dbf7      	blt.n	800f2a2 <_SPI_SendByteMultiByte+0x86>

#endif

}
 800f2b2:	bf00      	nop
 800f2b4:	3724      	adds	r7, #36	; 0x24
 800f2b6:	46bd      	mov	sp, r7
 800f2b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2bc:	4770      	bx	lr
 800f2be:	bf00      	nop
 800f2c0:	40003c00 	.word	0x40003c00
 800f2c4:	40003c0c 	.word	0x40003c0c

0800f2c8 <__errno>:
 800f2c8:	4b01      	ldr	r3, [pc, #4]	; (800f2d0 <__errno+0x8>)
 800f2ca:	6818      	ldr	r0, [r3, #0]
 800f2cc:	4770      	bx	lr
 800f2ce:	bf00      	nop
 800f2d0:	20001c34 	.word	0x20001c34

0800f2d4 <__libc_init_array>:
 800f2d4:	b570      	push	{r4, r5, r6, lr}
 800f2d6:	4e0d      	ldr	r6, [pc, #52]	; (800f30c <__libc_init_array+0x38>)
 800f2d8:	4c0d      	ldr	r4, [pc, #52]	; (800f310 <__libc_init_array+0x3c>)
 800f2da:	1ba4      	subs	r4, r4, r6
 800f2dc:	10a4      	asrs	r4, r4, #2
 800f2de:	2500      	movs	r5, #0
 800f2e0:	42a5      	cmp	r5, r4
 800f2e2:	d109      	bne.n	800f2f8 <__libc_init_array+0x24>
 800f2e4:	4e0b      	ldr	r6, [pc, #44]	; (800f314 <__libc_init_array+0x40>)
 800f2e6:	4c0c      	ldr	r4, [pc, #48]	; (800f318 <__libc_init_array+0x44>)
 800f2e8:	f004 f8a0 	bl	801342c <_init>
 800f2ec:	1ba4      	subs	r4, r4, r6
 800f2ee:	10a4      	asrs	r4, r4, #2
 800f2f0:	2500      	movs	r5, #0
 800f2f2:	42a5      	cmp	r5, r4
 800f2f4:	d105      	bne.n	800f302 <__libc_init_array+0x2e>
 800f2f6:	bd70      	pop	{r4, r5, r6, pc}
 800f2f8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f2fc:	4798      	blx	r3
 800f2fe:	3501      	adds	r5, #1
 800f300:	e7ee      	b.n	800f2e0 <__libc_init_array+0xc>
 800f302:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800f306:	4798      	blx	r3
 800f308:	3501      	adds	r5, #1
 800f30a:	e7f2      	b.n	800f2f2 <__libc_init_array+0x1e>
 800f30c:	080147c0 	.word	0x080147c0
 800f310:	080147c0 	.word	0x080147c0
 800f314:	080147c0 	.word	0x080147c0
 800f318:	080147c4 	.word	0x080147c4

0800f31c <memset>:
 800f31c:	4402      	add	r2, r0
 800f31e:	4603      	mov	r3, r0
 800f320:	4293      	cmp	r3, r2
 800f322:	d100      	bne.n	800f326 <memset+0xa>
 800f324:	4770      	bx	lr
 800f326:	f803 1b01 	strb.w	r1, [r3], #1
 800f32a:	e7f9      	b.n	800f320 <memset+0x4>

0800f32c <__cvt>:
 800f32c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f330:	ec55 4b10 	vmov	r4, r5, d0
 800f334:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800f336:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800f33a:	2d00      	cmp	r5, #0
 800f33c:	460e      	mov	r6, r1
 800f33e:	4691      	mov	r9, r2
 800f340:	4619      	mov	r1, r3
 800f342:	bfb8      	it	lt
 800f344:	4622      	movlt	r2, r4
 800f346:	462b      	mov	r3, r5
 800f348:	f027 0720 	bic.w	r7, r7, #32
 800f34c:	bfbb      	ittet	lt
 800f34e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800f352:	461d      	movlt	r5, r3
 800f354:	2300      	movge	r3, #0
 800f356:	232d      	movlt	r3, #45	; 0x2d
 800f358:	bfb8      	it	lt
 800f35a:	4614      	movlt	r4, r2
 800f35c:	2f46      	cmp	r7, #70	; 0x46
 800f35e:	700b      	strb	r3, [r1, #0]
 800f360:	d004      	beq.n	800f36c <__cvt+0x40>
 800f362:	2f45      	cmp	r7, #69	; 0x45
 800f364:	d100      	bne.n	800f368 <__cvt+0x3c>
 800f366:	3601      	adds	r6, #1
 800f368:	2102      	movs	r1, #2
 800f36a:	e000      	b.n	800f36e <__cvt+0x42>
 800f36c:	2103      	movs	r1, #3
 800f36e:	ab03      	add	r3, sp, #12
 800f370:	9301      	str	r3, [sp, #4]
 800f372:	ab02      	add	r3, sp, #8
 800f374:	9300      	str	r3, [sp, #0]
 800f376:	4632      	mov	r2, r6
 800f378:	4653      	mov	r3, sl
 800f37a:	ec45 4b10 	vmov	d0, r4, r5
 800f37e:	f000 fe3f 	bl	8010000 <_dtoa_r>
 800f382:	2f47      	cmp	r7, #71	; 0x47
 800f384:	4680      	mov	r8, r0
 800f386:	d102      	bne.n	800f38e <__cvt+0x62>
 800f388:	f019 0f01 	tst.w	r9, #1
 800f38c:	d026      	beq.n	800f3dc <__cvt+0xb0>
 800f38e:	2f46      	cmp	r7, #70	; 0x46
 800f390:	eb08 0906 	add.w	r9, r8, r6
 800f394:	d111      	bne.n	800f3ba <__cvt+0x8e>
 800f396:	f898 3000 	ldrb.w	r3, [r8]
 800f39a:	2b30      	cmp	r3, #48	; 0x30
 800f39c:	d10a      	bne.n	800f3b4 <__cvt+0x88>
 800f39e:	2200      	movs	r2, #0
 800f3a0:	2300      	movs	r3, #0
 800f3a2:	4620      	mov	r0, r4
 800f3a4:	4629      	mov	r1, r5
 800f3a6:	f7f1 fbb7 	bl	8000b18 <__aeabi_dcmpeq>
 800f3aa:	b918      	cbnz	r0, 800f3b4 <__cvt+0x88>
 800f3ac:	f1c6 0601 	rsb	r6, r6, #1
 800f3b0:	f8ca 6000 	str.w	r6, [sl]
 800f3b4:	f8da 3000 	ldr.w	r3, [sl]
 800f3b8:	4499      	add	r9, r3
 800f3ba:	2200      	movs	r2, #0
 800f3bc:	2300      	movs	r3, #0
 800f3be:	4620      	mov	r0, r4
 800f3c0:	4629      	mov	r1, r5
 800f3c2:	f7f1 fba9 	bl	8000b18 <__aeabi_dcmpeq>
 800f3c6:	b938      	cbnz	r0, 800f3d8 <__cvt+0xac>
 800f3c8:	2230      	movs	r2, #48	; 0x30
 800f3ca:	9b03      	ldr	r3, [sp, #12]
 800f3cc:	454b      	cmp	r3, r9
 800f3ce:	d205      	bcs.n	800f3dc <__cvt+0xb0>
 800f3d0:	1c59      	adds	r1, r3, #1
 800f3d2:	9103      	str	r1, [sp, #12]
 800f3d4:	701a      	strb	r2, [r3, #0]
 800f3d6:	e7f8      	b.n	800f3ca <__cvt+0x9e>
 800f3d8:	f8cd 900c 	str.w	r9, [sp, #12]
 800f3dc:	9b03      	ldr	r3, [sp, #12]
 800f3de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800f3e0:	eba3 0308 	sub.w	r3, r3, r8
 800f3e4:	4640      	mov	r0, r8
 800f3e6:	6013      	str	r3, [r2, #0]
 800f3e8:	b004      	add	sp, #16
 800f3ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800f3ee <__exponent>:
 800f3ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f3f0:	2900      	cmp	r1, #0
 800f3f2:	4604      	mov	r4, r0
 800f3f4:	bfba      	itte	lt
 800f3f6:	4249      	neglt	r1, r1
 800f3f8:	232d      	movlt	r3, #45	; 0x2d
 800f3fa:	232b      	movge	r3, #43	; 0x2b
 800f3fc:	2909      	cmp	r1, #9
 800f3fe:	f804 2b02 	strb.w	r2, [r4], #2
 800f402:	7043      	strb	r3, [r0, #1]
 800f404:	dd20      	ble.n	800f448 <__exponent+0x5a>
 800f406:	f10d 0307 	add.w	r3, sp, #7
 800f40a:	461f      	mov	r7, r3
 800f40c:	260a      	movs	r6, #10
 800f40e:	fb91 f5f6 	sdiv	r5, r1, r6
 800f412:	fb06 1115 	mls	r1, r6, r5, r1
 800f416:	3130      	adds	r1, #48	; 0x30
 800f418:	2d09      	cmp	r5, #9
 800f41a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800f41e:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 800f422:	4629      	mov	r1, r5
 800f424:	dc09      	bgt.n	800f43a <__exponent+0x4c>
 800f426:	3130      	adds	r1, #48	; 0x30
 800f428:	3b02      	subs	r3, #2
 800f42a:	f802 1c01 	strb.w	r1, [r2, #-1]
 800f42e:	42bb      	cmp	r3, r7
 800f430:	4622      	mov	r2, r4
 800f432:	d304      	bcc.n	800f43e <__exponent+0x50>
 800f434:	1a10      	subs	r0, r2, r0
 800f436:	b003      	add	sp, #12
 800f438:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f43a:	4613      	mov	r3, r2
 800f43c:	e7e7      	b.n	800f40e <__exponent+0x20>
 800f43e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f442:	f804 2b01 	strb.w	r2, [r4], #1
 800f446:	e7f2      	b.n	800f42e <__exponent+0x40>
 800f448:	2330      	movs	r3, #48	; 0x30
 800f44a:	4419      	add	r1, r3
 800f44c:	7083      	strb	r3, [r0, #2]
 800f44e:	1d02      	adds	r2, r0, #4
 800f450:	70c1      	strb	r1, [r0, #3]
 800f452:	e7ef      	b.n	800f434 <__exponent+0x46>

0800f454 <_printf_float>:
 800f454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f458:	b08d      	sub	sp, #52	; 0x34
 800f45a:	460c      	mov	r4, r1
 800f45c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800f460:	4616      	mov	r6, r2
 800f462:	461f      	mov	r7, r3
 800f464:	4605      	mov	r5, r0
 800f466:	f001 fcfd 	bl	8010e64 <_localeconv_r>
 800f46a:	6803      	ldr	r3, [r0, #0]
 800f46c:	9304      	str	r3, [sp, #16]
 800f46e:	4618      	mov	r0, r3
 800f470:	f7f0 fed6 	bl	8000220 <strlen>
 800f474:	2300      	movs	r3, #0
 800f476:	930a      	str	r3, [sp, #40]	; 0x28
 800f478:	f8d8 3000 	ldr.w	r3, [r8]
 800f47c:	9005      	str	r0, [sp, #20]
 800f47e:	3307      	adds	r3, #7
 800f480:	f023 0307 	bic.w	r3, r3, #7
 800f484:	f103 0208 	add.w	r2, r3, #8
 800f488:	f894 a018 	ldrb.w	sl, [r4, #24]
 800f48c:	f8d4 b000 	ldr.w	fp, [r4]
 800f490:	f8c8 2000 	str.w	r2, [r8]
 800f494:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f498:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f49c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800f4a0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800f4a4:	9307      	str	r3, [sp, #28]
 800f4a6:	f8cd 8018 	str.w	r8, [sp, #24]
 800f4aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f4ae:	4ba7      	ldr	r3, [pc, #668]	; (800f74c <_printf_float+0x2f8>)
 800f4b0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f4b4:	f7f1 fb62 	bl	8000b7c <__aeabi_dcmpun>
 800f4b8:	bb70      	cbnz	r0, 800f518 <_printf_float+0xc4>
 800f4ba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f4be:	4ba3      	ldr	r3, [pc, #652]	; (800f74c <_printf_float+0x2f8>)
 800f4c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f4c4:	f7f1 fb3c 	bl	8000b40 <__aeabi_dcmple>
 800f4c8:	bb30      	cbnz	r0, 800f518 <_printf_float+0xc4>
 800f4ca:	2200      	movs	r2, #0
 800f4cc:	2300      	movs	r3, #0
 800f4ce:	4640      	mov	r0, r8
 800f4d0:	4649      	mov	r1, r9
 800f4d2:	f7f1 fb2b 	bl	8000b2c <__aeabi_dcmplt>
 800f4d6:	b110      	cbz	r0, 800f4de <_printf_float+0x8a>
 800f4d8:	232d      	movs	r3, #45	; 0x2d
 800f4da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f4de:	4a9c      	ldr	r2, [pc, #624]	; (800f750 <_printf_float+0x2fc>)
 800f4e0:	4b9c      	ldr	r3, [pc, #624]	; (800f754 <_printf_float+0x300>)
 800f4e2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f4e6:	bf8c      	ite	hi
 800f4e8:	4690      	movhi	r8, r2
 800f4ea:	4698      	movls	r8, r3
 800f4ec:	2303      	movs	r3, #3
 800f4ee:	f02b 0204 	bic.w	r2, fp, #4
 800f4f2:	6123      	str	r3, [r4, #16]
 800f4f4:	6022      	str	r2, [r4, #0]
 800f4f6:	f04f 0900 	mov.w	r9, #0
 800f4fa:	9700      	str	r7, [sp, #0]
 800f4fc:	4633      	mov	r3, r6
 800f4fe:	aa0b      	add	r2, sp, #44	; 0x2c
 800f500:	4621      	mov	r1, r4
 800f502:	4628      	mov	r0, r5
 800f504:	f000 f9e6 	bl	800f8d4 <_printf_common>
 800f508:	3001      	adds	r0, #1
 800f50a:	f040 808d 	bne.w	800f628 <_printf_float+0x1d4>
 800f50e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f512:	b00d      	add	sp, #52	; 0x34
 800f514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f518:	4642      	mov	r2, r8
 800f51a:	464b      	mov	r3, r9
 800f51c:	4640      	mov	r0, r8
 800f51e:	4649      	mov	r1, r9
 800f520:	f7f1 fb2c 	bl	8000b7c <__aeabi_dcmpun>
 800f524:	b110      	cbz	r0, 800f52c <_printf_float+0xd8>
 800f526:	4a8c      	ldr	r2, [pc, #560]	; (800f758 <_printf_float+0x304>)
 800f528:	4b8c      	ldr	r3, [pc, #560]	; (800f75c <_printf_float+0x308>)
 800f52a:	e7da      	b.n	800f4e2 <_printf_float+0x8e>
 800f52c:	6861      	ldr	r1, [r4, #4]
 800f52e:	1c4b      	adds	r3, r1, #1
 800f530:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800f534:	a80a      	add	r0, sp, #40	; 0x28
 800f536:	d13e      	bne.n	800f5b6 <_printf_float+0x162>
 800f538:	2306      	movs	r3, #6
 800f53a:	6063      	str	r3, [r4, #4]
 800f53c:	2300      	movs	r3, #0
 800f53e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f542:	ab09      	add	r3, sp, #36	; 0x24
 800f544:	9300      	str	r3, [sp, #0]
 800f546:	ec49 8b10 	vmov	d0, r8, r9
 800f54a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f54e:	6022      	str	r2, [r4, #0]
 800f550:	f8cd a004 	str.w	sl, [sp, #4]
 800f554:	6861      	ldr	r1, [r4, #4]
 800f556:	4628      	mov	r0, r5
 800f558:	f7ff fee8 	bl	800f32c <__cvt>
 800f55c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800f560:	2b47      	cmp	r3, #71	; 0x47
 800f562:	4680      	mov	r8, r0
 800f564:	d109      	bne.n	800f57a <_printf_float+0x126>
 800f566:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f568:	1cd8      	adds	r0, r3, #3
 800f56a:	db02      	blt.n	800f572 <_printf_float+0x11e>
 800f56c:	6862      	ldr	r2, [r4, #4]
 800f56e:	4293      	cmp	r3, r2
 800f570:	dd47      	ble.n	800f602 <_printf_float+0x1ae>
 800f572:	f1aa 0a02 	sub.w	sl, sl, #2
 800f576:	fa5f fa8a 	uxtb.w	sl, sl
 800f57a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f57e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f580:	d824      	bhi.n	800f5cc <_printf_float+0x178>
 800f582:	3901      	subs	r1, #1
 800f584:	4652      	mov	r2, sl
 800f586:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800f58a:	9109      	str	r1, [sp, #36]	; 0x24
 800f58c:	f7ff ff2f 	bl	800f3ee <__exponent>
 800f590:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f592:	1813      	adds	r3, r2, r0
 800f594:	2a01      	cmp	r2, #1
 800f596:	4681      	mov	r9, r0
 800f598:	6123      	str	r3, [r4, #16]
 800f59a:	dc02      	bgt.n	800f5a2 <_printf_float+0x14e>
 800f59c:	6822      	ldr	r2, [r4, #0]
 800f59e:	07d1      	lsls	r1, r2, #31
 800f5a0:	d501      	bpl.n	800f5a6 <_printf_float+0x152>
 800f5a2:	3301      	adds	r3, #1
 800f5a4:	6123      	str	r3, [r4, #16]
 800f5a6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800f5aa:	2b00      	cmp	r3, #0
 800f5ac:	d0a5      	beq.n	800f4fa <_printf_float+0xa6>
 800f5ae:	232d      	movs	r3, #45	; 0x2d
 800f5b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f5b4:	e7a1      	b.n	800f4fa <_printf_float+0xa6>
 800f5b6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800f5ba:	f000 8177 	beq.w	800f8ac <_printf_float+0x458>
 800f5be:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800f5c2:	d1bb      	bne.n	800f53c <_printf_float+0xe8>
 800f5c4:	2900      	cmp	r1, #0
 800f5c6:	d1b9      	bne.n	800f53c <_printf_float+0xe8>
 800f5c8:	2301      	movs	r3, #1
 800f5ca:	e7b6      	b.n	800f53a <_printf_float+0xe6>
 800f5cc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800f5d0:	d119      	bne.n	800f606 <_printf_float+0x1b2>
 800f5d2:	2900      	cmp	r1, #0
 800f5d4:	6863      	ldr	r3, [r4, #4]
 800f5d6:	dd0c      	ble.n	800f5f2 <_printf_float+0x19e>
 800f5d8:	6121      	str	r1, [r4, #16]
 800f5da:	b913      	cbnz	r3, 800f5e2 <_printf_float+0x18e>
 800f5dc:	6822      	ldr	r2, [r4, #0]
 800f5de:	07d2      	lsls	r2, r2, #31
 800f5e0:	d502      	bpl.n	800f5e8 <_printf_float+0x194>
 800f5e2:	3301      	adds	r3, #1
 800f5e4:	440b      	add	r3, r1
 800f5e6:	6123      	str	r3, [r4, #16]
 800f5e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5ea:	65a3      	str	r3, [r4, #88]	; 0x58
 800f5ec:	f04f 0900 	mov.w	r9, #0
 800f5f0:	e7d9      	b.n	800f5a6 <_printf_float+0x152>
 800f5f2:	b913      	cbnz	r3, 800f5fa <_printf_float+0x1a6>
 800f5f4:	6822      	ldr	r2, [r4, #0]
 800f5f6:	07d0      	lsls	r0, r2, #31
 800f5f8:	d501      	bpl.n	800f5fe <_printf_float+0x1aa>
 800f5fa:	3302      	adds	r3, #2
 800f5fc:	e7f3      	b.n	800f5e6 <_printf_float+0x192>
 800f5fe:	2301      	movs	r3, #1
 800f600:	e7f1      	b.n	800f5e6 <_printf_float+0x192>
 800f602:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800f606:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800f60a:	4293      	cmp	r3, r2
 800f60c:	db05      	blt.n	800f61a <_printf_float+0x1c6>
 800f60e:	6822      	ldr	r2, [r4, #0]
 800f610:	6123      	str	r3, [r4, #16]
 800f612:	07d1      	lsls	r1, r2, #31
 800f614:	d5e8      	bpl.n	800f5e8 <_printf_float+0x194>
 800f616:	3301      	adds	r3, #1
 800f618:	e7e5      	b.n	800f5e6 <_printf_float+0x192>
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	bfd4      	ite	le
 800f61e:	f1c3 0302 	rsble	r3, r3, #2
 800f622:	2301      	movgt	r3, #1
 800f624:	4413      	add	r3, r2
 800f626:	e7de      	b.n	800f5e6 <_printf_float+0x192>
 800f628:	6823      	ldr	r3, [r4, #0]
 800f62a:	055a      	lsls	r2, r3, #21
 800f62c:	d407      	bmi.n	800f63e <_printf_float+0x1ea>
 800f62e:	6923      	ldr	r3, [r4, #16]
 800f630:	4642      	mov	r2, r8
 800f632:	4631      	mov	r1, r6
 800f634:	4628      	mov	r0, r5
 800f636:	47b8      	blx	r7
 800f638:	3001      	adds	r0, #1
 800f63a:	d12b      	bne.n	800f694 <_printf_float+0x240>
 800f63c:	e767      	b.n	800f50e <_printf_float+0xba>
 800f63e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800f642:	f240 80dc 	bls.w	800f7fe <_printf_float+0x3aa>
 800f646:	2200      	movs	r2, #0
 800f648:	2300      	movs	r3, #0
 800f64a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f64e:	f7f1 fa63 	bl	8000b18 <__aeabi_dcmpeq>
 800f652:	2800      	cmp	r0, #0
 800f654:	d033      	beq.n	800f6be <_printf_float+0x26a>
 800f656:	2301      	movs	r3, #1
 800f658:	4a41      	ldr	r2, [pc, #260]	; (800f760 <_printf_float+0x30c>)
 800f65a:	4631      	mov	r1, r6
 800f65c:	4628      	mov	r0, r5
 800f65e:	47b8      	blx	r7
 800f660:	3001      	adds	r0, #1
 800f662:	f43f af54 	beq.w	800f50e <_printf_float+0xba>
 800f666:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f66a:	429a      	cmp	r2, r3
 800f66c:	db02      	blt.n	800f674 <_printf_float+0x220>
 800f66e:	6823      	ldr	r3, [r4, #0]
 800f670:	07d8      	lsls	r0, r3, #31
 800f672:	d50f      	bpl.n	800f694 <_printf_float+0x240>
 800f674:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f678:	4631      	mov	r1, r6
 800f67a:	4628      	mov	r0, r5
 800f67c:	47b8      	blx	r7
 800f67e:	3001      	adds	r0, #1
 800f680:	f43f af45 	beq.w	800f50e <_printf_float+0xba>
 800f684:	f04f 0800 	mov.w	r8, #0
 800f688:	f104 091a 	add.w	r9, r4, #26
 800f68c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f68e:	3b01      	subs	r3, #1
 800f690:	4543      	cmp	r3, r8
 800f692:	dc09      	bgt.n	800f6a8 <_printf_float+0x254>
 800f694:	6823      	ldr	r3, [r4, #0]
 800f696:	079b      	lsls	r3, r3, #30
 800f698:	f100 8103 	bmi.w	800f8a2 <_printf_float+0x44e>
 800f69c:	68e0      	ldr	r0, [r4, #12]
 800f69e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f6a0:	4298      	cmp	r0, r3
 800f6a2:	bfb8      	it	lt
 800f6a4:	4618      	movlt	r0, r3
 800f6a6:	e734      	b.n	800f512 <_printf_float+0xbe>
 800f6a8:	2301      	movs	r3, #1
 800f6aa:	464a      	mov	r2, r9
 800f6ac:	4631      	mov	r1, r6
 800f6ae:	4628      	mov	r0, r5
 800f6b0:	47b8      	blx	r7
 800f6b2:	3001      	adds	r0, #1
 800f6b4:	f43f af2b 	beq.w	800f50e <_printf_float+0xba>
 800f6b8:	f108 0801 	add.w	r8, r8, #1
 800f6bc:	e7e6      	b.n	800f68c <_printf_float+0x238>
 800f6be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6c0:	2b00      	cmp	r3, #0
 800f6c2:	dc2b      	bgt.n	800f71c <_printf_float+0x2c8>
 800f6c4:	2301      	movs	r3, #1
 800f6c6:	4a26      	ldr	r2, [pc, #152]	; (800f760 <_printf_float+0x30c>)
 800f6c8:	4631      	mov	r1, r6
 800f6ca:	4628      	mov	r0, r5
 800f6cc:	47b8      	blx	r7
 800f6ce:	3001      	adds	r0, #1
 800f6d0:	f43f af1d 	beq.w	800f50e <_printf_float+0xba>
 800f6d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6d6:	b923      	cbnz	r3, 800f6e2 <_printf_float+0x28e>
 800f6d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f6da:	b913      	cbnz	r3, 800f6e2 <_printf_float+0x28e>
 800f6dc:	6823      	ldr	r3, [r4, #0]
 800f6de:	07d9      	lsls	r1, r3, #31
 800f6e0:	d5d8      	bpl.n	800f694 <_printf_float+0x240>
 800f6e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6e6:	4631      	mov	r1, r6
 800f6e8:	4628      	mov	r0, r5
 800f6ea:	47b8      	blx	r7
 800f6ec:	3001      	adds	r0, #1
 800f6ee:	f43f af0e 	beq.w	800f50e <_printf_float+0xba>
 800f6f2:	f04f 0900 	mov.w	r9, #0
 800f6f6:	f104 0a1a 	add.w	sl, r4, #26
 800f6fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6fc:	425b      	negs	r3, r3
 800f6fe:	454b      	cmp	r3, r9
 800f700:	dc01      	bgt.n	800f706 <_printf_float+0x2b2>
 800f702:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f704:	e794      	b.n	800f630 <_printf_float+0x1dc>
 800f706:	2301      	movs	r3, #1
 800f708:	4652      	mov	r2, sl
 800f70a:	4631      	mov	r1, r6
 800f70c:	4628      	mov	r0, r5
 800f70e:	47b8      	blx	r7
 800f710:	3001      	adds	r0, #1
 800f712:	f43f aefc 	beq.w	800f50e <_printf_float+0xba>
 800f716:	f109 0901 	add.w	r9, r9, #1
 800f71a:	e7ee      	b.n	800f6fa <_printf_float+0x2a6>
 800f71c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f71e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800f720:	429a      	cmp	r2, r3
 800f722:	bfa8      	it	ge
 800f724:	461a      	movge	r2, r3
 800f726:	2a00      	cmp	r2, #0
 800f728:	4691      	mov	r9, r2
 800f72a:	dd07      	ble.n	800f73c <_printf_float+0x2e8>
 800f72c:	4613      	mov	r3, r2
 800f72e:	4631      	mov	r1, r6
 800f730:	4642      	mov	r2, r8
 800f732:	4628      	mov	r0, r5
 800f734:	47b8      	blx	r7
 800f736:	3001      	adds	r0, #1
 800f738:	f43f aee9 	beq.w	800f50e <_printf_float+0xba>
 800f73c:	f104 031a 	add.w	r3, r4, #26
 800f740:	f04f 0b00 	mov.w	fp, #0
 800f744:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800f748:	9306      	str	r3, [sp, #24]
 800f74a:	e015      	b.n	800f778 <_printf_float+0x324>
 800f74c:	7fefffff 	.word	0x7fefffff
 800f750:	080144bc 	.word	0x080144bc
 800f754:	080144b8 	.word	0x080144b8
 800f758:	080144c4 	.word	0x080144c4
 800f75c:	080144c0 	.word	0x080144c0
 800f760:	08014774 	.word	0x08014774
 800f764:	2301      	movs	r3, #1
 800f766:	9a06      	ldr	r2, [sp, #24]
 800f768:	4631      	mov	r1, r6
 800f76a:	4628      	mov	r0, r5
 800f76c:	47b8      	blx	r7
 800f76e:	3001      	adds	r0, #1
 800f770:	f43f aecd 	beq.w	800f50e <_printf_float+0xba>
 800f774:	f10b 0b01 	add.w	fp, fp, #1
 800f778:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800f77c:	ebaa 0309 	sub.w	r3, sl, r9
 800f780:	455b      	cmp	r3, fp
 800f782:	dcef      	bgt.n	800f764 <_printf_float+0x310>
 800f784:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f788:	429a      	cmp	r2, r3
 800f78a:	44d0      	add	r8, sl
 800f78c:	db15      	blt.n	800f7ba <_printf_float+0x366>
 800f78e:	6823      	ldr	r3, [r4, #0]
 800f790:	07da      	lsls	r2, r3, #31
 800f792:	d412      	bmi.n	800f7ba <_printf_float+0x366>
 800f794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f796:	9909      	ldr	r1, [sp, #36]	; 0x24
 800f798:	eba3 020a 	sub.w	r2, r3, sl
 800f79c:	eba3 0a01 	sub.w	sl, r3, r1
 800f7a0:	4592      	cmp	sl, r2
 800f7a2:	bfa8      	it	ge
 800f7a4:	4692      	movge	sl, r2
 800f7a6:	f1ba 0f00 	cmp.w	sl, #0
 800f7aa:	dc0e      	bgt.n	800f7ca <_printf_float+0x376>
 800f7ac:	f04f 0800 	mov.w	r8, #0
 800f7b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f7b4:	f104 091a 	add.w	r9, r4, #26
 800f7b8:	e019      	b.n	800f7ee <_printf_float+0x39a>
 800f7ba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7be:	4631      	mov	r1, r6
 800f7c0:	4628      	mov	r0, r5
 800f7c2:	47b8      	blx	r7
 800f7c4:	3001      	adds	r0, #1
 800f7c6:	d1e5      	bne.n	800f794 <_printf_float+0x340>
 800f7c8:	e6a1      	b.n	800f50e <_printf_float+0xba>
 800f7ca:	4653      	mov	r3, sl
 800f7cc:	4642      	mov	r2, r8
 800f7ce:	4631      	mov	r1, r6
 800f7d0:	4628      	mov	r0, r5
 800f7d2:	47b8      	blx	r7
 800f7d4:	3001      	adds	r0, #1
 800f7d6:	d1e9      	bne.n	800f7ac <_printf_float+0x358>
 800f7d8:	e699      	b.n	800f50e <_printf_float+0xba>
 800f7da:	2301      	movs	r3, #1
 800f7dc:	464a      	mov	r2, r9
 800f7de:	4631      	mov	r1, r6
 800f7e0:	4628      	mov	r0, r5
 800f7e2:	47b8      	blx	r7
 800f7e4:	3001      	adds	r0, #1
 800f7e6:	f43f ae92 	beq.w	800f50e <_printf_float+0xba>
 800f7ea:	f108 0801 	add.w	r8, r8, #1
 800f7ee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800f7f2:	1a9b      	subs	r3, r3, r2
 800f7f4:	eba3 030a 	sub.w	r3, r3, sl
 800f7f8:	4543      	cmp	r3, r8
 800f7fa:	dcee      	bgt.n	800f7da <_printf_float+0x386>
 800f7fc:	e74a      	b.n	800f694 <_printf_float+0x240>
 800f7fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f800:	2a01      	cmp	r2, #1
 800f802:	dc01      	bgt.n	800f808 <_printf_float+0x3b4>
 800f804:	07db      	lsls	r3, r3, #31
 800f806:	d53a      	bpl.n	800f87e <_printf_float+0x42a>
 800f808:	2301      	movs	r3, #1
 800f80a:	4642      	mov	r2, r8
 800f80c:	4631      	mov	r1, r6
 800f80e:	4628      	mov	r0, r5
 800f810:	47b8      	blx	r7
 800f812:	3001      	adds	r0, #1
 800f814:	f43f ae7b 	beq.w	800f50e <_printf_float+0xba>
 800f818:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f81c:	4631      	mov	r1, r6
 800f81e:	4628      	mov	r0, r5
 800f820:	47b8      	blx	r7
 800f822:	3001      	adds	r0, #1
 800f824:	f108 0801 	add.w	r8, r8, #1
 800f828:	f43f ae71 	beq.w	800f50e <_printf_float+0xba>
 800f82c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f82e:	2200      	movs	r2, #0
 800f830:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 800f834:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800f838:	2300      	movs	r3, #0
 800f83a:	f7f1 f96d 	bl	8000b18 <__aeabi_dcmpeq>
 800f83e:	b9c8      	cbnz	r0, 800f874 <_printf_float+0x420>
 800f840:	4653      	mov	r3, sl
 800f842:	4642      	mov	r2, r8
 800f844:	4631      	mov	r1, r6
 800f846:	4628      	mov	r0, r5
 800f848:	47b8      	blx	r7
 800f84a:	3001      	adds	r0, #1
 800f84c:	d10e      	bne.n	800f86c <_printf_float+0x418>
 800f84e:	e65e      	b.n	800f50e <_printf_float+0xba>
 800f850:	2301      	movs	r3, #1
 800f852:	4652      	mov	r2, sl
 800f854:	4631      	mov	r1, r6
 800f856:	4628      	mov	r0, r5
 800f858:	47b8      	blx	r7
 800f85a:	3001      	adds	r0, #1
 800f85c:	f43f ae57 	beq.w	800f50e <_printf_float+0xba>
 800f860:	f108 0801 	add.w	r8, r8, #1
 800f864:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f866:	3b01      	subs	r3, #1
 800f868:	4543      	cmp	r3, r8
 800f86a:	dcf1      	bgt.n	800f850 <_printf_float+0x3fc>
 800f86c:	464b      	mov	r3, r9
 800f86e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800f872:	e6de      	b.n	800f632 <_printf_float+0x1de>
 800f874:	f04f 0800 	mov.w	r8, #0
 800f878:	f104 0a1a 	add.w	sl, r4, #26
 800f87c:	e7f2      	b.n	800f864 <_printf_float+0x410>
 800f87e:	2301      	movs	r3, #1
 800f880:	e7df      	b.n	800f842 <_printf_float+0x3ee>
 800f882:	2301      	movs	r3, #1
 800f884:	464a      	mov	r2, r9
 800f886:	4631      	mov	r1, r6
 800f888:	4628      	mov	r0, r5
 800f88a:	47b8      	blx	r7
 800f88c:	3001      	adds	r0, #1
 800f88e:	f43f ae3e 	beq.w	800f50e <_printf_float+0xba>
 800f892:	f108 0801 	add.w	r8, r8, #1
 800f896:	68e3      	ldr	r3, [r4, #12]
 800f898:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f89a:	1a9b      	subs	r3, r3, r2
 800f89c:	4543      	cmp	r3, r8
 800f89e:	dcf0      	bgt.n	800f882 <_printf_float+0x42e>
 800f8a0:	e6fc      	b.n	800f69c <_printf_float+0x248>
 800f8a2:	f04f 0800 	mov.w	r8, #0
 800f8a6:	f104 0919 	add.w	r9, r4, #25
 800f8aa:	e7f4      	b.n	800f896 <_printf_float+0x442>
 800f8ac:	2900      	cmp	r1, #0
 800f8ae:	f43f ae8b 	beq.w	800f5c8 <_printf_float+0x174>
 800f8b2:	2300      	movs	r3, #0
 800f8b4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800f8b8:	ab09      	add	r3, sp, #36	; 0x24
 800f8ba:	9300      	str	r3, [sp, #0]
 800f8bc:	ec49 8b10 	vmov	d0, r8, r9
 800f8c0:	6022      	str	r2, [r4, #0]
 800f8c2:	f8cd a004 	str.w	sl, [sp, #4]
 800f8c6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800f8ca:	4628      	mov	r0, r5
 800f8cc:	f7ff fd2e 	bl	800f32c <__cvt>
 800f8d0:	4680      	mov	r8, r0
 800f8d2:	e648      	b.n	800f566 <_printf_float+0x112>

0800f8d4 <_printf_common>:
 800f8d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f8d8:	4691      	mov	r9, r2
 800f8da:	461f      	mov	r7, r3
 800f8dc:	688a      	ldr	r2, [r1, #8]
 800f8de:	690b      	ldr	r3, [r1, #16]
 800f8e0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f8e4:	4293      	cmp	r3, r2
 800f8e6:	bfb8      	it	lt
 800f8e8:	4613      	movlt	r3, r2
 800f8ea:	f8c9 3000 	str.w	r3, [r9]
 800f8ee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800f8f2:	4606      	mov	r6, r0
 800f8f4:	460c      	mov	r4, r1
 800f8f6:	b112      	cbz	r2, 800f8fe <_printf_common+0x2a>
 800f8f8:	3301      	adds	r3, #1
 800f8fa:	f8c9 3000 	str.w	r3, [r9]
 800f8fe:	6823      	ldr	r3, [r4, #0]
 800f900:	0699      	lsls	r1, r3, #26
 800f902:	bf42      	ittt	mi
 800f904:	f8d9 3000 	ldrmi.w	r3, [r9]
 800f908:	3302      	addmi	r3, #2
 800f90a:	f8c9 3000 	strmi.w	r3, [r9]
 800f90e:	6825      	ldr	r5, [r4, #0]
 800f910:	f015 0506 	ands.w	r5, r5, #6
 800f914:	d107      	bne.n	800f926 <_printf_common+0x52>
 800f916:	f104 0a19 	add.w	sl, r4, #25
 800f91a:	68e3      	ldr	r3, [r4, #12]
 800f91c:	f8d9 2000 	ldr.w	r2, [r9]
 800f920:	1a9b      	subs	r3, r3, r2
 800f922:	42ab      	cmp	r3, r5
 800f924:	dc28      	bgt.n	800f978 <_printf_common+0xa4>
 800f926:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800f92a:	6822      	ldr	r2, [r4, #0]
 800f92c:	3300      	adds	r3, #0
 800f92e:	bf18      	it	ne
 800f930:	2301      	movne	r3, #1
 800f932:	0692      	lsls	r2, r2, #26
 800f934:	d42d      	bmi.n	800f992 <_printf_common+0xbe>
 800f936:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800f93a:	4639      	mov	r1, r7
 800f93c:	4630      	mov	r0, r6
 800f93e:	47c0      	blx	r8
 800f940:	3001      	adds	r0, #1
 800f942:	d020      	beq.n	800f986 <_printf_common+0xb2>
 800f944:	6823      	ldr	r3, [r4, #0]
 800f946:	68e5      	ldr	r5, [r4, #12]
 800f948:	f8d9 2000 	ldr.w	r2, [r9]
 800f94c:	f003 0306 	and.w	r3, r3, #6
 800f950:	2b04      	cmp	r3, #4
 800f952:	bf08      	it	eq
 800f954:	1aad      	subeq	r5, r5, r2
 800f956:	68a3      	ldr	r3, [r4, #8]
 800f958:	6922      	ldr	r2, [r4, #16]
 800f95a:	bf0c      	ite	eq
 800f95c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f960:	2500      	movne	r5, #0
 800f962:	4293      	cmp	r3, r2
 800f964:	bfc4      	itt	gt
 800f966:	1a9b      	subgt	r3, r3, r2
 800f968:	18ed      	addgt	r5, r5, r3
 800f96a:	f04f 0900 	mov.w	r9, #0
 800f96e:	341a      	adds	r4, #26
 800f970:	454d      	cmp	r5, r9
 800f972:	d11a      	bne.n	800f9aa <_printf_common+0xd6>
 800f974:	2000      	movs	r0, #0
 800f976:	e008      	b.n	800f98a <_printf_common+0xb6>
 800f978:	2301      	movs	r3, #1
 800f97a:	4652      	mov	r2, sl
 800f97c:	4639      	mov	r1, r7
 800f97e:	4630      	mov	r0, r6
 800f980:	47c0      	blx	r8
 800f982:	3001      	adds	r0, #1
 800f984:	d103      	bne.n	800f98e <_printf_common+0xba>
 800f986:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f98a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f98e:	3501      	adds	r5, #1
 800f990:	e7c3      	b.n	800f91a <_printf_common+0x46>
 800f992:	18e1      	adds	r1, r4, r3
 800f994:	1c5a      	adds	r2, r3, #1
 800f996:	2030      	movs	r0, #48	; 0x30
 800f998:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800f99c:	4422      	add	r2, r4
 800f99e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800f9a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800f9a6:	3302      	adds	r3, #2
 800f9a8:	e7c5      	b.n	800f936 <_printf_common+0x62>
 800f9aa:	2301      	movs	r3, #1
 800f9ac:	4622      	mov	r2, r4
 800f9ae:	4639      	mov	r1, r7
 800f9b0:	4630      	mov	r0, r6
 800f9b2:	47c0      	blx	r8
 800f9b4:	3001      	adds	r0, #1
 800f9b6:	d0e6      	beq.n	800f986 <_printf_common+0xb2>
 800f9b8:	f109 0901 	add.w	r9, r9, #1
 800f9bc:	e7d8      	b.n	800f970 <_printf_common+0x9c>
	...

0800f9c0 <_printf_i>:
 800f9c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f9c4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800f9c8:	460c      	mov	r4, r1
 800f9ca:	7e09      	ldrb	r1, [r1, #24]
 800f9cc:	b085      	sub	sp, #20
 800f9ce:	296e      	cmp	r1, #110	; 0x6e
 800f9d0:	4617      	mov	r7, r2
 800f9d2:	4606      	mov	r6, r0
 800f9d4:	4698      	mov	r8, r3
 800f9d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f9d8:	f000 80b3 	beq.w	800fb42 <_printf_i+0x182>
 800f9dc:	d822      	bhi.n	800fa24 <_printf_i+0x64>
 800f9de:	2963      	cmp	r1, #99	; 0x63
 800f9e0:	d036      	beq.n	800fa50 <_printf_i+0x90>
 800f9e2:	d80a      	bhi.n	800f9fa <_printf_i+0x3a>
 800f9e4:	2900      	cmp	r1, #0
 800f9e6:	f000 80b9 	beq.w	800fb5c <_printf_i+0x19c>
 800f9ea:	2958      	cmp	r1, #88	; 0x58
 800f9ec:	f000 8083 	beq.w	800faf6 <_printf_i+0x136>
 800f9f0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800f9f4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800f9f8:	e032      	b.n	800fa60 <_printf_i+0xa0>
 800f9fa:	2964      	cmp	r1, #100	; 0x64
 800f9fc:	d001      	beq.n	800fa02 <_printf_i+0x42>
 800f9fe:	2969      	cmp	r1, #105	; 0x69
 800fa00:	d1f6      	bne.n	800f9f0 <_printf_i+0x30>
 800fa02:	6820      	ldr	r0, [r4, #0]
 800fa04:	6813      	ldr	r3, [r2, #0]
 800fa06:	0605      	lsls	r5, r0, #24
 800fa08:	f103 0104 	add.w	r1, r3, #4
 800fa0c:	d52a      	bpl.n	800fa64 <_printf_i+0xa4>
 800fa0e:	681b      	ldr	r3, [r3, #0]
 800fa10:	6011      	str	r1, [r2, #0]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	da03      	bge.n	800fa1e <_printf_i+0x5e>
 800fa16:	222d      	movs	r2, #45	; 0x2d
 800fa18:	425b      	negs	r3, r3
 800fa1a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800fa1e:	486f      	ldr	r0, [pc, #444]	; (800fbdc <_printf_i+0x21c>)
 800fa20:	220a      	movs	r2, #10
 800fa22:	e039      	b.n	800fa98 <_printf_i+0xd8>
 800fa24:	2973      	cmp	r1, #115	; 0x73
 800fa26:	f000 809d 	beq.w	800fb64 <_printf_i+0x1a4>
 800fa2a:	d808      	bhi.n	800fa3e <_printf_i+0x7e>
 800fa2c:	296f      	cmp	r1, #111	; 0x6f
 800fa2e:	d020      	beq.n	800fa72 <_printf_i+0xb2>
 800fa30:	2970      	cmp	r1, #112	; 0x70
 800fa32:	d1dd      	bne.n	800f9f0 <_printf_i+0x30>
 800fa34:	6823      	ldr	r3, [r4, #0]
 800fa36:	f043 0320 	orr.w	r3, r3, #32
 800fa3a:	6023      	str	r3, [r4, #0]
 800fa3c:	e003      	b.n	800fa46 <_printf_i+0x86>
 800fa3e:	2975      	cmp	r1, #117	; 0x75
 800fa40:	d017      	beq.n	800fa72 <_printf_i+0xb2>
 800fa42:	2978      	cmp	r1, #120	; 0x78
 800fa44:	d1d4      	bne.n	800f9f0 <_printf_i+0x30>
 800fa46:	2378      	movs	r3, #120	; 0x78
 800fa48:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800fa4c:	4864      	ldr	r0, [pc, #400]	; (800fbe0 <_printf_i+0x220>)
 800fa4e:	e055      	b.n	800fafc <_printf_i+0x13c>
 800fa50:	6813      	ldr	r3, [r2, #0]
 800fa52:	1d19      	adds	r1, r3, #4
 800fa54:	681b      	ldr	r3, [r3, #0]
 800fa56:	6011      	str	r1, [r2, #0]
 800fa58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fa5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fa60:	2301      	movs	r3, #1
 800fa62:	e08c      	b.n	800fb7e <_printf_i+0x1be>
 800fa64:	681b      	ldr	r3, [r3, #0]
 800fa66:	6011      	str	r1, [r2, #0]
 800fa68:	f010 0f40 	tst.w	r0, #64	; 0x40
 800fa6c:	bf18      	it	ne
 800fa6e:	b21b      	sxthne	r3, r3
 800fa70:	e7cf      	b.n	800fa12 <_printf_i+0x52>
 800fa72:	6813      	ldr	r3, [r2, #0]
 800fa74:	6825      	ldr	r5, [r4, #0]
 800fa76:	1d18      	adds	r0, r3, #4
 800fa78:	6010      	str	r0, [r2, #0]
 800fa7a:	0628      	lsls	r0, r5, #24
 800fa7c:	d501      	bpl.n	800fa82 <_printf_i+0xc2>
 800fa7e:	681b      	ldr	r3, [r3, #0]
 800fa80:	e002      	b.n	800fa88 <_printf_i+0xc8>
 800fa82:	0668      	lsls	r0, r5, #25
 800fa84:	d5fb      	bpl.n	800fa7e <_printf_i+0xbe>
 800fa86:	881b      	ldrh	r3, [r3, #0]
 800fa88:	4854      	ldr	r0, [pc, #336]	; (800fbdc <_printf_i+0x21c>)
 800fa8a:	296f      	cmp	r1, #111	; 0x6f
 800fa8c:	bf14      	ite	ne
 800fa8e:	220a      	movne	r2, #10
 800fa90:	2208      	moveq	r2, #8
 800fa92:	2100      	movs	r1, #0
 800fa94:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800fa98:	6865      	ldr	r5, [r4, #4]
 800fa9a:	60a5      	str	r5, [r4, #8]
 800fa9c:	2d00      	cmp	r5, #0
 800fa9e:	f2c0 8095 	blt.w	800fbcc <_printf_i+0x20c>
 800faa2:	6821      	ldr	r1, [r4, #0]
 800faa4:	f021 0104 	bic.w	r1, r1, #4
 800faa8:	6021      	str	r1, [r4, #0]
 800faaa:	2b00      	cmp	r3, #0
 800faac:	d13d      	bne.n	800fb2a <_printf_i+0x16a>
 800faae:	2d00      	cmp	r5, #0
 800fab0:	f040 808e 	bne.w	800fbd0 <_printf_i+0x210>
 800fab4:	4665      	mov	r5, ip
 800fab6:	2a08      	cmp	r2, #8
 800fab8:	d10b      	bne.n	800fad2 <_printf_i+0x112>
 800faba:	6823      	ldr	r3, [r4, #0]
 800fabc:	07db      	lsls	r3, r3, #31
 800fabe:	d508      	bpl.n	800fad2 <_printf_i+0x112>
 800fac0:	6923      	ldr	r3, [r4, #16]
 800fac2:	6862      	ldr	r2, [r4, #4]
 800fac4:	429a      	cmp	r2, r3
 800fac6:	bfde      	ittt	le
 800fac8:	2330      	movle	r3, #48	; 0x30
 800faca:	f805 3c01 	strble.w	r3, [r5, #-1]
 800face:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800fad2:	ebac 0305 	sub.w	r3, ip, r5
 800fad6:	6123      	str	r3, [r4, #16]
 800fad8:	f8cd 8000 	str.w	r8, [sp]
 800fadc:	463b      	mov	r3, r7
 800fade:	aa03      	add	r2, sp, #12
 800fae0:	4621      	mov	r1, r4
 800fae2:	4630      	mov	r0, r6
 800fae4:	f7ff fef6 	bl	800f8d4 <_printf_common>
 800fae8:	3001      	adds	r0, #1
 800faea:	d14d      	bne.n	800fb88 <_printf_i+0x1c8>
 800faec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800faf0:	b005      	add	sp, #20
 800faf2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800faf6:	4839      	ldr	r0, [pc, #228]	; (800fbdc <_printf_i+0x21c>)
 800faf8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800fafc:	6813      	ldr	r3, [r2, #0]
 800fafe:	6821      	ldr	r1, [r4, #0]
 800fb00:	1d1d      	adds	r5, r3, #4
 800fb02:	681b      	ldr	r3, [r3, #0]
 800fb04:	6015      	str	r5, [r2, #0]
 800fb06:	060a      	lsls	r2, r1, #24
 800fb08:	d50b      	bpl.n	800fb22 <_printf_i+0x162>
 800fb0a:	07ca      	lsls	r2, r1, #31
 800fb0c:	bf44      	itt	mi
 800fb0e:	f041 0120 	orrmi.w	r1, r1, #32
 800fb12:	6021      	strmi	r1, [r4, #0]
 800fb14:	b91b      	cbnz	r3, 800fb1e <_printf_i+0x15e>
 800fb16:	6822      	ldr	r2, [r4, #0]
 800fb18:	f022 0220 	bic.w	r2, r2, #32
 800fb1c:	6022      	str	r2, [r4, #0]
 800fb1e:	2210      	movs	r2, #16
 800fb20:	e7b7      	b.n	800fa92 <_printf_i+0xd2>
 800fb22:	064d      	lsls	r5, r1, #25
 800fb24:	bf48      	it	mi
 800fb26:	b29b      	uxthmi	r3, r3
 800fb28:	e7ef      	b.n	800fb0a <_printf_i+0x14a>
 800fb2a:	4665      	mov	r5, ip
 800fb2c:	fbb3 f1f2 	udiv	r1, r3, r2
 800fb30:	fb02 3311 	mls	r3, r2, r1, r3
 800fb34:	5cc3      	ldrb	r3, [r0, r3]
 800fb36:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800fb3a:	460b      	mov	r3, r1
 800fb3c:	2900      	cmp	r1, #0
 800fb3e:	d1f5      	bne.n	800fb2c <_printf_i+0x16c>
 800fb40:	e7b9      	b.n	800fab6 <_printf_i+0xf6>
 800fb42:	6813      	ldr	r3, [r2, #0]
 800fb44:	6825      	ldr	r5, [r4, #0]
 800fb46:	6961      	ldr	r1, [r4, #20]
 800fb48:	1d18      	adds	r0, r3, #4
 800fb4a:	6010      	str	r0, [r2, #0]
 800fb4c:	0628      	lsls	r0, r5, #24
 800fb4e:	681b      	ldr	r3, [r3, #0]
 800fb50:	d501      	bpl.n	800fb56 <_printf_i+0x196>
 800fb52:	6019      	str	r1, [r3, #0]
 800fb54:	e002      	b.n	800fb5c <_printf_i+0x19c>
 800fb56:	066a      	lsls	r2, r5, #25
 800fb58:	d5fb      	bpl.n	800fb52 <_printf_i+0x192>
 800fb5a:	8019      	strh	r1, [r3, #0]
 800fb5c:	2300      	movs	r3, #0
 800fb5e:	6123      	str	r3, [r4, #16]
 800fb60:	4665      	mov	r5, ip
 800fb62:	e7b9      	b.n	800fad8 <_printf_i+0x118>
 800fb64:	6813      	ldr	r3, [r2, #0]
 800fb66:	1d19      	adds	r1, r3, #4
 800fb68:	6011      	str	r1, [r2, #0]
 800fb6a:	681d      	ldr	r5, [r3, #0]
 800fb6c:	6862      	ldr	r2, [r4, #4]
 800fb6e:	2100      	movs	r1, #0
 800fb70:	4628      	mov	r0, r5
 800fb72:	f7f0 fb5d 	bl	8000230 <memchr>
 800fb76:	b108      	cbz	r0, 800fb7c <_printf_i+0x1bc>
 800fb78:	1b40      	subs	r0, r0, r5
 800fb7a:	6060      	str	r0, [r4, #4]
 800fb7c:	6863      	ldr	r3, [r4, #4]
 800fb7e:	6123      	str	r3, [r4, #16]
 800fb80:	2300      	movs	r3, #0
 800fb82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fb86:	e7a7      	b.n	800fad8 <_printf_i+0x118>
 800fb88:	6923      	ldr	r3, [r4, #16]
 800fb8a:	462a      	mov	r2, r5
 800fb8c:	4639      	mov	r1, r7
 800fb8e:	4630      	mov	r0, r6
 800fb90:	47c0      	blx	r8
 800fb92:	3001      	adds	r0, #1
 800fb94:	d0aa      	beq.n	800faec <_printf_i+0x12c>
 800fb96:	6823      	ldr	r3, [r4, #0]
 800fb98:	079b      	lsls	r3, r3, #30
 800fb9a:	d413      	bmi.n	800fbc4 <_printf_i+0x204>
 800fb9c:	68e0      	ldr	r0, [r4, #12]
 800fb9e:	9b03      	ldr	r3, [sp, #12]
 800fba0:	4298      	cmp	r0, r3
 800fba2:	bfb8      	it	lt
 800fba4:	4618      	movlt	r0, r3
 800fba6:	e7a3      	b.n	800faf0 <_printf_i+0x130>
 800fba8:	2301      	movs	r3, #1
 800fbaa:	464a      	mov	r2, r9
 800fbac:	4639      	mov	r1, r7
 800fbae:	4630      	mov	r0, r6
 800fbb0:	47c0      	blx	r8
 800fbb2:	3001      	adds	r0, #1
 800fbb4:	d09a      	beq.n	800faec <_printf_i+0x12c>
 800fbb6:	3501      	adds	r5, #1
 800fbb8:	68e3      	ldr	r3, [r4, #12]
 800fbba:	9a03      	ldr	r2, [sp, #12]
 800fbbc:	1a9b      	subs	r3, r3, r2
 800fbbe:	42ab      	cmp	r3, r5
 800fbc0:	dcf2      	bgt.n	800fba8 <_printf_i+0x1e8>
 800fbc2:	e7eb      	b.n	800fb9c <_printf_i+0x1dc>
 800fbc4:	2500      	movs	r5, #0
 800fbc6:	f104 0919 	add.w	r9, r4, #25
 800fbca:	e7f5      	b.n	800fbb8 <_printf_i+0x1f8>
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d1ac      	bne.n	800fb2a <_printf_i+0x16a>
 800fbd0:	7803      	ldrb	r3, [r0, #0]
 800fbd2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fbd6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800fbda:	e76c      	b.n	800fab6 <_printf_i+0xf6>
 800fbdc:	080144c8 	.word	0x080144c8
 800fbe0:	080144d9 	.word	0x080144d9

0800fbe4 <iprintf>:
 800fbe4:	b40f      	push	{r0, r1, r2, r3}
 800fbe6:	4b0a      	ldr	r3, [pc, #40]	; (800fc10 <iprintf+0x2c>)
 800fbe8:	b513      	push	{r0, r1, r4, lr}
 800fbea:	681c      	ldr	r4, [r3, #0]
 800fbec:	b124      	cbz	r4, 800fbf8 <iprintf+0x14>
 800fbee:	69a3      	ldr	r3, [r4, #24]
 800fbf0:	b913      	cbnz	r3, 800fbf8 <iprintf+0x14>
 800fbf2:	4620      	mov	r0, r4
 800fbf4:	f001 f8ac 	bl	8010d50 <__sinit>
 800fbf8:	ab05      	add	r3, sp, #20
 800fbfa:	9a04      	ldr	r2, [sp, #16]
 800fbfc:	68a1      	ldr	r1, [r4, #8]
 800fbfe:	9301      	str	r3, [sp, #4]
 800fc00:	4620      	mov	r0, r4
 800fc02:	f001 fec1 	bl	8011988 <_vfiprintf_r>
 800fc06:	b002      	add	sp, #8
 800fc08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800fc0c:	b004      	add	sp, #16
 800fc0e:	4770      	bx	lr
 800fc10:	20001c34 	.word	0x20001c34

0800fc14 <_puts_r>:
 800fc14:	b570      	push	{r4, r5, r6, lr}
 800fc16:	460e      	mov	r6, r1
 800fc18:	4605      	mov	r5, r0
 800fc1a:	b118      	cbz	r0, 800fc24 <_puts_r+0x10>
 800fc1c:	6983      	ldr	r3, [r0, #24]
 800fc1e:	b90b      	cbnz	r3, 800fc24 <_puts_r+0x10>
 800fc20:	f001 f896 	bl	8010d50 <__sinit>
 800fc24:	69ab      	ldr	r3, [r5, #24]
 800fc26:	68ac      	ldr	r4, [r5, #8]
 800fc28:	b913      	cbnz	r3, 800fc30 <_puts_r+0x1c>
 800fc2a:	4628      	mov	r0, r5
 800fc2c:	f001 f890 	bl	8010d50 <__sinit>
 800fc30:	4b23      	ldr	r3, [pc, #140]	; (800fcc0 <_puts_r+0xac>)
 800fc32:	429c      	cmp	r4, r3
 800fc34:	d117      	bne.n	800fc66 <_puts_r+0x52>
 800fc36:	686c      	ldr	r4, [r5, #4]
 800fc38:	89a3      	ldrh	r3, [r4, #12]
 800fc3a:	071b      	lsls	r3, r3, #28
 800fc3c:	d51d      	bpl.n	800fc7a <_puts_r+0x66>
 800fc3e:	6923      	ldr	r3, [r4, #16]
 800fc40:	b1db      	cbz	r3, 800fc7a <_puts_r+0x66>
 800fc42:	3e01      	subs	r6, #1
 800fc44:	68a3      	ldr	r3, [r4, #8]
 800fc46:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800fc4a:	3b01      	subs	r3, #1
 800fc4c:	60a3      	str	r3, [r4, #8]
 800fc4e:	b9e9      	cbnz	r1, 800fc8c <_puts_r+0x78>
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	da2e      	bge.n	800fcb2 <_puts_r+0x9e>
 800fc54:	4622      	mov	r2, r4
 800fc56:	210a      	movs	r1, #10
 800fc58:	4628      	mov	r0, r5
 800fc5a:	f000 f883 	bl	800fd64 <__swbuf_r>
 800fc5e:	3001      	adds	r0, #1
 800fc60:	d011      	beq.n	800fc86 <_puts_r+0x72>
 800fc62:	200a      	movs	r0, #10
 800fc64:	e011      	b.n	800fc8a <_puts_r+0x76>
 800fc66:	4b17      	ldr	r3, [pc, #92]	; (800fcc4 <_puts_r+0xb0>)
 800fc68:	429c      	cmp	r4, r3
 800fc6a:	d101      	bne.n	800fc70 <_puts_r+0x5c>
 800fc6c:	68ac      	ldr	r4, [r5, #8]
 800fc6e:	e7e3      	b.n	800fc38 <_puts_r+0x24>
 800fc70:	4b15      	ldr	r3, [pc, #84]	; (800fcc8 <_puts_r+0xb4>)
 800fc72:	429c      	cmp	r4, r3
 800fc74:	bf08      	it	eq
 800fc76:	68ec      	ldreq	r4, [r5, #12]
 800fc78:	e7de      	b.n	800fc38 <_puts_r+0x24>
 800fc7a:	4621      	mov	r1, r4
 800fc7c:	4628      	mov	r0, r5
 800fc7e:	f000 f8c3 	bl	800fe08 <__swsetup_r>
 800fc82:	2800      	cmp	r0, #0
 800fc84:	d0dd      	beq.n	800fc42 <_puts_r+0x2e>
 800fc86:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fc8a:	bd70      	pop	{r4, r5, r6, pc}
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	da04      	bge.n	800fc9a <_puts_r+0x86>
 800fc90:	69a2      	ldr	r2, [r4, #24]
 800fc92:	429a      	cmp	r2, r3
 800fc94:	dc06      	bgt.n	800fca4 <_puts_r+0x90>
 800fc96:	290a      	cmp	r1, #10
 800fc98:	d004      	beq.n	800fca4 <_puts_r+0x90>
 800fc9a:	6823      	ldr	r3, [r4, #0]
 800fc9c:	1c5a      	adds	r2, r3, #1
 800fc9e:	6022      	str	r2, [r4, #0]
 800fca0:	7019      	strb	r1, [r3, #0]
 800fca2:	e7cf      	b.n	800fc44 <_puts_r+0x30>
 800fca4:	4622      	mov	r2, r4
 800fca6:	4628      	mov	r0, r5
 800fca8:	f000 f85c 	bl	800fd64 <__swbuf_r>
 800fcac:	3001      	adds	r0, #1
 800fcae:	d1c9      	bne.n	800fc44 <_puts_r+0x30>
 800fcb0:	e7e9      	b.n	800fc86 <_puts_r+0x72>
 800fcb2:	6823      	ldr	r3, [r4, #0]
 800fcb4:	200a      	movs	r0, #10
 800fcb6:	1c5a      	adds	r2, r3, #1
 800fcb8:	6022      	str	r2, [r4, #0]
 800fcba:	7018      	strb	r0, [r3, #0]
 800fcbc:	e7e5      	b.n	800fc8a <_puts_r+0x76>
 800fcbe:	bf00      	nop
 800fcc0:	08014518 	.word	0x08014518
 800fcc4:	08014538 	.word	0x08014538
 800fcc8:	080144f8 	.word	0x080144f8

0800fccc <puts>:
 800fccc:	4b02      	ldr	r3, [pc, #8]	; (800fcd8 <puts+0xc>)
 800fcce:	4601      	mov	r1, r0
 800fcd0:	6818      	ldr	r0, [r3, #0]
 800fcd2:	f7ff bf9f 	b.w	800fc14 <_puts_r>
 800fcd6:	bf00      	nop
 800fcd8:	20001c34 	.word	0x20001c34

0800fcdc <sniprintf>:
 800fcdc:	b40c      	push	{r2, r3}
 800fcde:	b530      	push	{r4, r5, lr}
 800fce0:	4b17      	ldr	r3, [pc, #92]	; (800fd40 <sniprintf+0x64>)
 800fce2:	1e0c      	subs	r4, r1, #0
 800fce4:	b09d      	sub	sp, #116	; 0x74
 800fce6:	681d      	ldr	r5, [r3, #0]
 800fce8:	da08      	bge.n	800fcfc <sniprintf+0x20>
 800fcea:	238b      	movs	r3, #139	; 0x8b
 800fcec:	602b      	str	r3, [r5, #0]
 800fcee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fcf2:	b01d      	add	sp, #116	; 0x74
 800fcf4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fcf8:	b002      	add	sp, #8
 800fcfa:	4770      	bx	lr
 800fcfc:	f44f 7302 	mov.w	r3, #520	; 0x208
 800fd00:	f8ad 3014 	strh.w	r3, [sp, #20]
 800fd04:	bf14      	ite	ne
 800fd06:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800fd0a:	4623      	moveq	r3, r4
 800fd0c:	9304      	str	r3, [sp, #16]
 800fd0e:	9307      	str	r3, [sp, #28]
 800fd10:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800fd14:	9002      	str	r0, [sp, #8]
 800fd16:	9006      	str	r0, [sp, #24]
 800fd18:	f8ad 3016 	strh.w	r3, [sp, #22]
 800fd1c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800fd1e:	ab21      	add	r3, sp, #132	; 0x84
 800fd20:	a902      	add	r1, sp, #8
 800fd22:	4628      	mov	r0, r5
 800fd24:	9301      	str	r3, [sp, #4]
 800fd26:	f001 fd0d 	bl	8011744 <_svfiprintf_r>
 800fd2a:	1c43      	adds	r3, r0, #1
 800fd2c:	bfbc      	itt	lt
 800fd2e:	238b      	movlt	r3, #139	; 0x8b
 800fd30:	602b      	strlt	r3, [r5, #0]
 800fd32:	2c00      	cmp	r4, #0
 800fd34:	d0dd      	beq.n	800fcf2 <sniprintf+0x16>
 800fd36:	9b02      	ldr	r3, [sp, #8]
 800fd38:	2200      	movs	r2, #0
 800fd3a:	701a      	strb	r2, [r3, #0]
 800fd3c:	e7d9      	b.n	800fcf2 <sniprintf+0x16>
 800fd3e:	bf00      	nop
 800fd40:	20001c34 	.word	0x20001c34

0800fd44 <strcat>:
 800fd44:	b510      	push	{r4, lr}
 800fd46:	4603      	mov	r3, r0
 800fd48:	781a      	ldrb	r2, [r3, #0]
 800fd4a:	1c5c      	adds	r4, r3, #1
 800fd4c:	b93a      	cbnz	r2, 800fd5e <strcat+0x1a>
 800fd4e:	3b01      	subs	r3, #1
 800fd50:	f811 2b01 	ldrb.w	r2, [r1], #1
 800fd54:	f803 2f01 	strb.w	r2, [r3, #1]!
 800fd58:	2a00      	cmp	r2, #0
 800fd5a:	d1f9      	bne.n	800fd50 <strcat+0xc>
 800fd5c:	bd10      	pop	{r4, pc}
 800fd5e:	4623      	mov	r3, r4
 800fd60:	e7f2      	b.n	800fd48 <strcat+0x4>
	...

0800fd64 <__swbuf_r>:
 800fd64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd66:	460e      	mov	r6, r1
 800fd68:	4614      	mov	r4, r2
 800fd6a:	4605      	mov	r5, r0
 800fd6c:	b118      	cbz	r0, 800fd76 <__swbuf_r+0x12>
 800fd6e:	6983      	ldr	r3, [r0, #24]
 800fd70:	b90b      	cbnz	r3, 800fd76 <__swbuf_r+0x12>
 800fd72:	f000 ffed 	bl	8010d50 <__sinit>
 800fd76:	4b21      	ldr	r3, [pc, #132]	; (800fdfc <__swbuf_r+0x98>)
 800fd78:	429c      	cmp	r4, r3
 800fd7a:	d12a      	bne.n	800fdd2 <__swbuf_r+0x6e>
 800fd7c:	686c      	ldr	r4, [r5, #4]
 800fd7e:	69a3      	ldr	r3, [r4, #24]
 800fd80:	60a3      	str	r3, [r4, #8]
 800fd82:	89a3      	ldrh	r3, [r4, #12]
 800fd84:	071a      	lsls	r2, r3, #28
 800fd86:	d52e      	bpl.n	800fde6 <__swbuf_r+0x82>
 800fd88:	6923      	ldr	r3, [r4, #16]
 800fd8a:	b363      	cbz	r3, 800fde6 <__swbuf_r+0x82>
 800fd8c:	6923      	ldr	r3, [r4, #16]
 800fd8e:	6820      	ldr	r0, [r4, #0]
 800fd90:	1ac0      	subs	r0, r0, r3
 800fd92:	6963      	ldr	r3, [r4, #20]
 800fd94:	b2f6      	uxtb	r6, r6
 800fd96:	4283      	cmp	r3, r0
 800fd98:	4637      	mov	r7, r6
 800fd9a:	dc04      	bgt.n	800fda6 <__swbuf_r+0x42>
 800fd9c:	4621      	mov	r1, r4
 800fd9e:	4628      	mov	r0, r5
 800fda0:	f000 ff6c 	bl	8010c7c <_fflush_r>
 800fda4:	bb28      	cbnz	r0, 800fdf2 <__swbuf_r+0x8e>
 800fda6:	68a3      	ldr	r3, [r4, #8]
 800fda8:	3b01      	subs	r3, #1
 800fdaa:	60a3      	str	r3, [r4, #8]
 800fdac:	6823      	ldr	r3, [r4, #0]
 800fdae:	1c5a      	adds	r2, r3, #1
 800fdb0:	6022      	str	r2, [r4, #0]
 800fdb2:	701e      	strb	r6, [r3, #0]
 800fdb4:	6963      	ldr	r3, [r4, #20]
 800fdb6:	3001      	adds	r0, #1
 800fdb8:	4283      	cmp	r3, r0
 800fdba:	d004      	beq.n	800fdc6 <__swbuf_r+0x62>
 800fdbc:	89a3      	ldrh	r3, [r4, #12]
 800fdbe:	07db      	lsls	r3, r3, #31
 800fdc0:	d519      	bpl.n	800fdf6 <__swbuf_r+0x92>
 800fdc2:	2e0a      	cmp	r6, #10
 800fdc4:	d117      	bne.n	800fdf6 <__swbuf_r+0x92>
 800fdc6:	4621      	mov	r1, r4
 800fdc8:	4628      	mov	r0, r5
 800fdca:	f000 ff57 	bl	8010c7c <_fflush_r>
 800fdce:	b190      	cbz	r0, 800fdf6 <__swbuf_r+0x92>
 800fdd0:	e00f      	b.n	800fdf2 <__swbuf_r+0x8e>
 800fdd2:	4b0b      	ldr	r3, [pc, #44]	; (800fe00 <__swbuf_r+0x9c>)
 800fdd4:	429c      	cmp	r4, r3
 800fdd6:	d101      	bne.n	800fddc <__swbuf_r+0x78>
 800fdd8:	68ac      	ldr	r4, [r5, #8]
 800fdda:	e7d0      	b.n	800fd7e <__swbuf_r+0x1a>
 800fddc:	4b09      	ldr	r3, [pc, #36]	; (800fe04 <__swbuf_r+0xa0>)
 800fdde:	429c      	cmp	r4, r3
 800fde0:	bf08      	it	eq
 800fde2:	68ec      	ldreq	r4, [r5, #12]
 800fde4:	e7cb      	b.n	800fd7e <__swbuf_r+0x1a>
 800fde6:	4621      	mov	r1, r4
 800fde8:	4628      	mov	r0, r5
 800fdea:	f000 f80d 	bl	800fe08 <__swsetup_r>
 800fdee:	2800      	cmp	r0, #0
 800fdf0:	d0cc      	beq.n	800fd8c <__swbuf_r+0x28>
 800fdf2:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800fdf6:	4638      	mov	r0, r7
 800fdf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fdfa:	bf00      	nop
 800fdfc:	08014518 	.word	0x08014518
 800fe00:	08014538 	.word	0x08014538
 800fe04:	080144f8 	.word	0x080144f8

0800fe08 <__swsetup_r>:
 800fe08:	4b32      	ldr	r3, [pc, #200]	; (800fed4 <__swsetup_r+0xcc>)
 800fe0a:	b570      	push	{r4, r5, r6, lr}
 800fe0c:	681d      	ldr	r5, [r3, #0]
 800fe0e:	4606      	mov	r6, r0
 800fe10:	460c      	mov	r4, r1
 800fe12:	b125      	cbz	r5, 800fe1e <__swsetup_r+0x16>
 800fe14:	69ab      	ldr	r3, [r5, #24]
 800fe16:	b913      	cbnz	r3, 800fe1e <__swsetup_r+0x16>
 800fe18:	4628      	mov	r0, r5
 800fe1a:	f000 ff99 	bl	8010d50 <__sinit>
 800fe1e:	4b2e      	ldr	r3, [pc, #184]	; (800fed8 <__swsetup_r+0xd0>)
 800fe20:	429c      	cmp	r4, r3
 800fe22:	d10f      	bne.n	800fe44 <__swsetup_r+0x3c>
 800fe24:	686c      	ldr	r4, [r5, #4]
 800fe26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fe2a:	b29a      	uxth	r2, r3
 800fe2c:	0715      	lsls	r5, r2, #28
 800fe2e:	d42c      	bmi.n	800fe8a <__swsetup_r+0x82>
 800fe30:	06d0      	lsls	r0, r2, #27
 800fe32:	d411      	bmi.n	800fe58 <__swsetup_r+0x50>
 800fe34:	2209      	movs	r2, #9
 800fe36:	6032      	str	r2, [r6, #0]
 800fe38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fe3c:	81a3      	strh	r3, [r4, #12]
 800fe3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800fe42:	e03e      	b.n	800fec2 <__swsetup_r+0xba>
 800fe44:	4b25      	ldr	r3, [pc, #148]	; (800fedc <__swsetup_r+0xd4>)
 800fe46:	429c      	cmp	r4, r3
 800fe48:	d101      	bne.n	800fe4e <__swsetup_r+0x46>
 800fe4a:	68ac      	ldr	r4, [r5, #8]
 800fe4c:	e7eb      	b.n	800fe26 <__swsetup_r+0x1e>
 800fe4e:	4b24      	ldr	r3, [pc, #144]	; (800fee0 <__swsetup_r+0xd8>)
 800fe50:	429c      	cmp	r4, r3
 800fe52:	bf08      	it	eq
 800fe54:	68ec      	ldreq	r4, [r5, #12]
 800fe56:	e7e6      	b.n	800fe26 <__swsetup_r+0x1e>
 800fe58:	0751      	lsls	r1, r2, #29
 800fe5a:	d512      	bpl.n	800fe82 <__swsetup_r+0x7a>
 800fe5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800fe5e:	b141      	cbz	r1, 800fe72 <__swsetup_r+0x6a>
 800fe60:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800fe64:	4299      	cmp	r1, r3
 800fe66:	d002      	beq.n	800fe6e <__swsetup_r+0x66>
 800fe68:	4630      	mov	r0, r6
 800fe6a:	f001 fb69 	bl	8011540 <_free_r>
 800fe6e:	2300      	movs	r3, #0
 800fe70:	6363      	str	r3, [r4, #52]	; 0x34
 800fe72:	89a3      	ldrh	r3, [r4, #12]
 800fe74:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fe78:	81a3      	strh	r3, [r4, #12]
 800fe7a:	2300      	movs	r3, #0
 800fe7c:	6063      	str	r3, [r4, #4]
 800fe7e:	6923      	ldr	r3, [r4, #16]
 800fe80:	6023      	str	r3, [r4, #0]
 800fe82:	89a3      	ldrh	r3, [r4, #12]
 800fe84:	f043 0308 	orr.w	r3, r3, #8
 800fe88:	81a3      	strh	r3, [r4, #12]
 800fe8a:	6923      	ldr	r3, [r4, #16]
 800fe8c:	b94b      	cbnz	r3, 800fea2 <__swsetup_r+0x9a>
 800fe8e:	89a3      	ldrh	r3, [r4, #12]
 800fe90:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800fe94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800fe98:	d003      	beq.n	800fea2 <__swsetup_r+0x9a>
 800fe9a:	4621      	mov	r1, r4
 800fe9c:	4630      	mov	r0, r6
 800fe9e:	f001 f813 	bl	8010ec8 <__smakebuf_r>
 800fea2:	89a2      	ldrh	r2, [r4, #12]
 800fea4:	f012 0301 	ands.w	r3, r2, #1
 800fea8:	d00c      	beq.n	800fec4 <__swsetup_r+0xbc>
 800feaa:	2300      	movs	r3, #0
 800feac:	60a3      	str	r3, [r4, #8]
 800feae:	6963      	ldr	r3, [r4, #20]
 800feb0:	425b      	negs	r3, r3
 800feb2:	61a3      	str	r3, [r4, #24]
 800feb4:	6923      	ldr	r3, [r4, #16]
 800feb6:	b953      	cbnz	r3, 800fece <__swsetup_r+0xc6>
 800feb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800febc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800fec0:	d1ba      	bne.n	800fe38 <__swsetup_r+0x30>
 800fec2:	bd70      	pop	{r4, r5, r6, pc}
 800fec4:	0792      	lsls	r2, r2, #30
 800fec6:	bf58      	it	pl
 800fec8:	6963      	ldrpl	r3, [r4, #20]
 800feca:	60a3      	str	r3, [r4, #8]
 800fecc:	e7f2      	b.n	800feb4 <__swsetup_r+0xac>
 800fece:	2000      	movs	r0, #0
 800fed0:	e7f7      	b.n	800fec2 <__swsetup_r+0xba>
 800fed2:	bf00      	nop
 800fed4:	20001c34 	.word	0x20001c34
 800fed8:	08014518 	.word	0x08014518
 800fedc:	08014538 	.word	0x08014538
 800fee0:	080144f8 	.word	0x080144f8

0800fee4 <quorem>:
 800fee4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fee8:	6903      	ldr	r3, [r0, #16]
 800feea:	690c      	ldr	r4, [r1, #16]
 800feec:	42a3      	cmp	r3, r4
 800feee:	4680      	mov	r8, r0
 800fef0:	f2c0 8082 	blt.w	800fff8 <quorem+0x114>
 800fef4:	3c01      	subs	r4, #1
 800fef6:	f101 0714 	add.w	r7, r1, #20
 800fefa:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800fefe:	f100 0614 	add.w	r6, r0, #20
 800ff02:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ff06:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800ff0a:	eb06 030c 	add.w	r3, r6, ip
 800ff0e:	3501      	adds	r5, #1
 800ff10:	eb07 090c 	add.w	r9, r7, ip
 800ff14:	9301      	str	r3, [sp, #4]
 800ff16:	fbb0 f5f5 	udiv	r5, r0, r5
 800ff1a:	b395      	cbz	r5, 800ff82 <quorem+0x9e>
 800ff1c:	f04f 0a00 	mov.w	sl, #0
 800ff20:	4638      	mov	r0, r7
 800ff22:	46b6      	mov	lr, r6
 800ff24:	46d3      	mov	fp, sl
 800ff26:	f850 2b04 	ldr.w	r2, [r0], #4
 800ff2a:	b293      	uxth	r3, r2
 800ff2c:	fb05 a303 	mla	r3, r5, r3, sl
 800ff30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ff34:	b29b      	uxth	r3, r3
 800ff36:	ebab 0303 	sub.w	r3, fp, r3
 800ff3a:	0c12      	lsrs	r2, r2, #16
 800ff3c:	f8de b000 	ldr.w	fp, [lr]
 800ff40:	fb05 a202 	mla	r2, r5, r2, sl
 800ff44:	fa13 f38b 	uxtah	r3, r3, fp
 800ff48:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800ff4c:	fa1f fb82 	uxth.w	fp, r2
 800ff50:	f8de 2000 	ldr.w	r2, [lr]
 800ff54:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800ff58:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ff5c:	b29b      	uxth	r3, r3
 800ff5e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ff62:	4581      	cmp	r9, r0
 800ff64:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800ff68:	f84e 3b04 	str.w	r3, [lr], #4
 800ff6c:	d2db      	bcs.n	800ff26 <quorem+0x42>
 800ff6e:	f856 300c 	ldr.w	r3, [r6, ip]
 800ff72:	b933      	cbnz	r3, 800ff82 <quorem+0x9e>
 800ff74:	9b01      	ldr	r3, [sp, #4]
 800ff76:	3b04      	subs	r3, #4
 800ff78:	429e      	cmp	r6, r3
 800ff7a:	461a      	mov	r2, r3
 800ff7c:	d330      	bcc.n	800ffe0 <quorem+0xfc>
 800ff7e:	f8c8 4010 	str.w	r4, [r8, #16]
 800ff82:	4640      	mov	r0, r8
 800ff84:	f001 fa08 	bl	8011398 <__mcmp>
 800ff88:	2800      	cmp	r0, #0
 800ff8a:	db25      	blt.n	800ffd8 <quorem+0xf4>
 800ff8c:	3501      	adds	r5, #1
 800ff8e:	4630      	mov	r0, r6
 800ff90:	f04f 0c00 	mov.w	ip, #0
 800ff94:	f857 2b04 	ldr.w	r2, [r7], #4
 800ff98:	f8d0 e000 	ldr.w	lr, [r0]
 800ff9c:	b293      	uxth	r3, r2
 800ff9e:	ebac 0303 	sub.w	r3, ip, r3
 800ffa2:	0c12      	lsrs	r2, r2, #16
 800ffa4:	fa13 f38e 	uxtah	r3, r3, lr
 800ffa8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ffac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ffb0:	b29b      	uxth	r3, r3
 800ffb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ffb6:	45b9      	cmp	r9, r7
 800ffb8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ffbc:	f840 3b04 	str.w	r3, [r0], #4
 800ffc0:	d2e8      	bcs.n	800ff94 <quorem+0xb0>
 800ffc2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ffc6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ffca:	b92a      	cbnz	r2, 800ffd8 <quorem+0xf4>
 800ffcc:	3b04      	subs	r3, #4
 800ffce:	429e      	cmp	r6, r3
 800ffd0:	461a      	mov	r2, r3
 800ffd2:	d30b      	bcc.n	800ffec <quorem+0x108>
 800ffd4:	f8c8 4010 	str.w	r4, [r8, #16]
 800ffd8:	4628      	mov	r0, r5
 800ffda:	b003      	add	sp, #12
 800ffdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffe0:	6812      	ldr	r2, [r2, #0]
 800ffe2:	3b04      	subs	r3, #4
 800ffe4:	2a00      	cmp	r2, #0
 800ffe6:	d1ca      	bne.n	800ff7e <quorem+0x9a>
 800ffe8:	3c01      	subs	r4, #1
 800ffea:	e7c5      	b.n	800ff78 <quorem+0x94>
 800ffec:	6812      	ldr	r2, [r2, #0]
 800ffee:	3b04      	subs	r3, #4
 800fff0:	2a00      	cmp	r2, #0
 800fff2:	d1ef      	bne.n	800ffd4 <quorem+0xf0>
 800fff4:	3c01      	subs	r4, #1
 800fff6:	e7ea      	b.n	800ffce <quorem+0xea>
 800fff8:	2000      	movs	r0, #0
 800fffa:	e7ee      	b.n	800ffda <quorem+0xf6>
 800fffc:	0000      	movs	r0, r0
	...

08010000 <_dtoa_r>:
 8010000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010004:	ec57 6b10 	vmov	r6, r7, d0
 8010008:	b097      	sub	sp, #92	; 0x5c
 801000a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 801000c:	9106      	str	r1, [sp, #24]
 801000e:	4604      	mov	r4, r0
 8010010:	920b      	str	r2, [sp, #44]	; 0x2c
 8010012:	9312      	str	r3, [sp, #72]	; 0x48
 8010014:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8010018:	e9cd 6700 	strd	r6, r7, [sp]
 801001c:	b93d      	cbnz	r5, 801002e <_dtoa_r+0x2e>
 801001e:	2010      	movs	r0, #16
 8010020:	f000 ff92 	bl	8010f48 <malloc>
 8010024:	6260      	str	r0, [r4, #36]	; 0x24
 8010026:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801002a:	6005      	str	r5, [r0, #0]
 801002c:	60c5      	str	r5, [r0, #12]
 801002e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010030:	6819      	ldr	r1, [r3, #0]
 8010032:	b151      	cbz	r1, 801004a <_dtoa_r+0x4a>
 8010034:	685a      	ldr	r2, [r3, #4]
 8010036:	604a      	str	r2, [r1, #4]
 8010038:	2301      	movs	r3, #1
 801003a:	4093      	lsls	r3, r2
 801003c:	608b      	str	r3, [r1, #8]
 801003e:	4620      	mov	r0, r4
 8010040:	f000 ffc9 	bl	8010fd6 <_Bfree>
 8010044:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010046:	2200      	movs	r2, #0
 8010048:	601a      	str	r2, [r3, #0]
 801004a:	1e3b      	subs	r3, r7, #0
 801004c:	bfbb      	ittet	lt
 801004e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8010052:	9301      	strlt	r3, [sp, #4]
 8010054:	2300      	movge	r3, #0
 8010056:	2201      	movlt	r2, #1
 8010058:	bfac      	ite	ge
 801005a:	f8c8 3000 	strge.w	r3, [r8]
 801005e:	f8c8 2000 	strlt.w	r2, [r8]
 8010062:	4baf      	ldr	r3, [pc, #700]	; (8010320 <_dtoa_r+0x320>)
 8010064:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8010068:	ea33 0308 	bics.w	r3, r3, r8
 801006c:	d114      	bne.n	8010098 <_dtoa_r+0x98>
 801006e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010070:	f242 730f 	movw	r3, #9999	; 0x270f
 8010074:	6013      	str	r3, [r2, #0]
 8010076:	9b00      	ldr	r3, [sp, #0]
 8010078:	b923      	cbnz	r3, 8010084 <_dtoa_r+0x84>
 801007a:	f3c8 0013 	ubfx	r0, r8, #0, #20
 801007e:	2800      	cmp	r0, #0
 8010080:	f000 8542 	beq.w	8010b08 <_dtoa_r+0xb08>
 8010084:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010086:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8010334 <_dtoa_r+0x334>
 801008a:	2b00      	cmp	r3, #0
 801008c:	f000 8544 	beq.w	8010b18 <_dtoa_r+0xb18>
 8010090:	f10b 0303 	add.w	r3, fp, #3
 8010094:	f000 bd3e 	b.w	8010b14 <_dtoa_r+0xb14>
 8010098:	e9dd 6700 	ldrd	r6, r7, [sp]
 801009c:	2200      	movs	r2, #0
 801009e:	2300      	movs	r3, #0
 80100a0:	4630      	mov	r0, r6
 80100a2:	4639      	mov	r1, r7
 80100a4:	f7f0 fd38 	bl	8000b18 <__aeabi_dcmpeq>
 80100a8:	4681      	mov	r9, r0
 80100aa:	b168      	cbz	r0, 80100c8 <_dtoa_r+0xc8>
 80100ac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80100ae:	2301      	movs	r3, #1
 80100b0:	6013      	str	r3, [r2, #0]
 80100b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80100b4:	2b00      	cmp	r3, #0
 80100b6:	f000 8524 	beq.w	8010b02 <_dtoa_r+0xb02>
 80100ba:	4b9a      	ldr	r3, [pc, #616]	; (8010324 <_dtoa_r+0x324>)
 80100bc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80100be:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 80100c2:	6013      	str	r3, [r2, #0]
 80100c4:	f000 bd28 	b.w	8010b18 <_dtoa_r+0xb18>
 80100c8:	aa14      	add	r2, sp, #80	; 0x50
 80100ca:	a915      	add	r1, sp, #84	; 0x54
 80100cc:	ec47 6b10 	vmov	d0, r6, r7
 80100d0:	4620      	mov	r0, r4
 80100d2:	f001 f9d8 	bl	8011486 <__d2b>
 80100d6:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80100da:	9004      	str	r0, [sp, #16]
 80100dc:	2d00      	cmp	r5, #0
 80100de:	d07c      	beq.n	80101da <_dtoa_r+0x1da>
 80100e0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80100e4:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80100e8:	46b2      	mov	sl, r6
 80100ea:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80100ee:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80100f2:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80100f6:	2200      	movs	r2, #0
 80100f8:	4b8b      	ldr	r3, [pc, #556]	; (8010328 <_dtoa_r+0x328>)
 80100fa:	4650      	mov	r0, sl
 80100fc:	4659      	mov	r1, fp
 80100fe:	f7f0 f8eb 	bl	80002d8 <__aeabi_dsub>
 8010102:	a381      	add	r3, pc, #516	; (adr r3, 8010308 <_dtoa_r+0x308>)
 8010104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010108:	f7f0 fa9e 	bl	8000648 <__aeabi_dmul>
 801010c:	a380      	add	r3, pc, #512	; (adr r3, 8010310 <_dtoa_r+0x310>)
 801010e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010112:	f7f0 f8e3 	bl	80002dc <__adddf3>
 8010116:	4606      	mov	r6, r0
 8010118:	4628      	mov	r0, r5
 801011a:	460f      	mov	r7, r1
 801011c:	f7f0 fa2a 	bl	8000574 <__aeabi_i2d>
 8010120:	a37d      	add	r3, pc, #500	; (adr r3, 8010318 <_dtoa_r+0x318>)
 8010122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010126:	f7f0 fa8f 	bl	8000648 <__aeabi_dmul>
 801012a:	4602      	mov	r2, r0
 801012c:	460b      	mov	r3, r1
 801012e:	4630      	mov	r0, r6
 8010130:	4639      	mov	r1, r7
 8010132:	f7f0 f8d3 	bl	80002dc <__adddf3>
 8010136:	4606      	mov	r6, r0
 8010138:	460f      	mov	r7, r1
 801013a:	f7f0 fd35 	bl	8000ba8 <__aeabi_d2iz>
 801013e:	2200      	movs	r2, #0
 8010140:	4682      	mov	sl, r0
 8010142:	2300      	movs	r3, #0
 8010144:	4630      	mov	r0, r6
 8010146:	4639      	mov	r1, r7
 8010148:	f7f0 fcf0 	bl	8000b2c <__aeabi_dcmplt>
 801014c:	b148      	cbz	r0, 8010162 <_dtoa_r+0x162>
 801014e:	4650      	mov	r0, sl
 8010150:	f7f0 fa10 	bl	8000574 <__aeabi_i2d>
 8010154:	4632      	mov	r2, r6
 8010156:	463b      	mov	r3, r7
 8010158:	f7f0 fcde 	bl	8000b18 <__aeabi_dcmpeq>
 801015c:	b908      	cbnz	r0, 8010162 <_dtoa_r+0x162>
 801015e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8010162:	f1ba 0f16 	cmp.w	sl, #22
 8010166:	d859      	bhi.n	801021c <_dtoa_r+0x21c>
 8010168:	4970      	ldr	r1, [pc, #448]	; (801032c <_dtoa_r+0x32c>)
 801016a:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 801016e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010172:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010176:	f7f0 fcf7 	bl	8000b68 <__aeabi_dcmpgt>
 801017a:	2800      	cmp	r0, #0
 801017c:	d050      	beq.n	8010220 <_dtoa_r+0x220>
 801017e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8010182:	2300      	movs	r3, #0
 8010184:	930f      	str	r3, [sp, #60]	; 0x3c
 8010186:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010188:	1b5d      	subs	r5, r3, r5
 801018a:	f1b5 0801 	subs.w	r8, r5, #1
 801018e:	bf49      	itett	mi
 8010190:	f1c5 0301 	rsbmi	r3, r5, #1
 8010194:	2300      	movpl	r3, #0
 8010196:	9305      	strmi	r3, [sp, #20]
 8010198:	f04f 0800 	movmi.w	r8, #0
 801019c:	bf58      	it	pl
 801019e:	9305      	strpl	r3, [sp, #20]
 80101a0:	f1ba 0f00 	cmp.w	sl, #0
 80101a4:	db3e      	blt.n	8010224 <_dtoa_r+0x224>
 80101a6:	2300      	movs	r3, #0
 80101a8:	44d0      	add	r8, sl
 80101aa:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80101ae:	9307      	str	r3, [sp, #28]
 80101b0:	9b06      	ldr	r3, [sp, #24]
 80101b2:	2b09      	cmp	r3, #9
 80101b4:	f200 8090 	bhi.w	80102d8 <_dtoa_r+0x2d8>
 80101b8:	2b05      	cmp	r3, #5
 80101ba:	bfc4      	itt	gt
 80101bc:	3b04      	subgt	r3, #4
 80101be:	9306      	strgt	r3, [sp, #24]
 80101c0:	9b06      	ldr	r3, [sp, #24]
 80101c2:	f1a3 0302 	sub.w	r3, r3, #2
 80101c6:	bfcc      	ite	gt
 80101c8:	2500      	movgt	r5, #0
 80101ca:	2501      	movle	r5, #1
 80101cc:	2b03      	cmp	r3, #3
 80101ce:	f200 808f 	bhi.w	80102f0 <_dtoa_r+0x2f0>
 80101d2:	e8df f003 	tbb	[pc, r3]
 80101d6:	7f7d      	.short	0x7f7d
 80101d8:	7131      	.short	0x7131
 80101da:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80101de:	441d      	add	r5, r3
 80101e0:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80101e4:	2820      	cmp	r0, #32
 80101e6:	dd13      	ble.n	8010210 <_dtoa_r+0x210>
 80101e8:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80101ec:	9b00      	ldr	r3, [sp, #0]
 80101ee:	fa08 f800 	lsl.w	r8, r8, r0
 80101f2:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80101f6:	fa23 f000 	lsr.w	r0, r3, r0
 80101fa:	ea48 0000 	orr.w	r0, r8, r0
 80101fe:	f7f0 f9a9 	bl	8000554 <__aeabi_ui2d>
 8010202:	2301      	movs	r3, #1
 8010204:	4682      	mov	sl, r0
 8010206:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 801020a:	3d01      	subs	r5, #1
 801020c:	9313      	str	r3, [sp, #76]	; 0x4c
 801020e:	e772      	b.n	80100f6 <_dtoa_r+0xf6>
 8010210:	9b00      	ldr	r3, [sp, #0]
 8010212:	f1c0 0020 	rsb	r0, r0, #32
 8010216:	fa03 f000 	lsl.w	r0, r3, r0
 801021a:	e7f0      	b.n	80101fe <_dtoa_r+0x1fe>
 801021c:	2301      	movs	r3, #1
 801021e:	e7b1      	b.n	8010184 <_dtoa_r+0x184>
 8010220:	900f      	str	r0, [sp, #60]	; 0x3c
 8010222:	e7b0      	b.n	8010186 <_dtoa_r+0x186>
 8010224:	9b05      	ldr	r3, [sp, #20]
 8010226:	eba3 030a 	sub.w	r3, r3, sl
 801022a:	9305      	str	r3, [sp, #20]
 801022c:	f1ca 0300 	rsb	r3, sl, #0
 8010230:	9307      	str	r3, [sp, #28]
 8010232:	2300      	movs	r3, #0
 8010234:	930e      	str	r3, [sp, #56]	; 0x38
 8010236:	e7bb      	b.n	80101b0 <_dtoa_r+0x1b0>
 8010238:	2301      	movs	r3, #1
 801023a:	930a      	str	r3, [sp, #40]	; 0x28
 801023c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801023e:	2b00      	cmp	r3, #0
 8010240:	dd59      	ble.n	80102f6 <_dtoa_r+0x2f6>
 8010242:	9302      	str	r3, [sp, #8]
 8010244:	4699      	mov	r9, r3
 8010246:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010248:	2200      	movs	r2, #0
 801024a:	6072      	str	r2, [r6, #4]
 801024c:	2204      	movs	r2, #4
 801024e:	f102 0014 	add.w	r0, r2, #20
 8010252:	4298      	cmp	r0, r3
 8010254:	6871      	ldr	r1, [r6, #4]
 8010256:	d953      	bls.n	8010300 <_dtoa_r+0x300>
 8010258:	4620      	mov	r0, r4
 801025a:	f000 fe88 	bl	8010f6e <_Balloc>
 801025e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010260:	6030      	str	r0, [r6, #0]
 8010262:	f1b9 0f0e 	cmp.w	r9, #14
 8010266:	f8d3 b000 	ldr.w	fp, [r3]
 801026a:	f200 80e6 	bhi.w	801043a <_dtoa_r+0x43a>
 801026e:	2d00      	cmp	r5, #0
 8010270:	f000 80e3 	beq.w	801043a <_dtoa_r+0x43a>
 8010274:	ed9d 7b00 	vldr	d7, [sp]
 8010278:	f1ba 0f00 	cmp.w	sl, #0
 801027c:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8010280:	dd74      	ble.n	801036c <_dtoa_r+0x36c>
 8010282:	4a2a      	ldr	r2, [pc, #168]	; (801032c <_dtoa_r+0x32c>)
 8010284:	f00a 030f 	and.w	r3, sl, #15
 8010288:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 801028c:	ed93 7b00 	vldr	d7, [r3]
 8010290:	ea4f 162a 	mov.w	r6, sl, asr #4
 8010294:	06f0      	lsls	r0, r6, #27
 8010296:	ed8d 7b08 	vstr	d7, [sp, #32]
 801029a:	d565      	bpl.n	8010368 <_dtoa_r+0x368>
 801029c:	4b24      	ldr	r3, [pc, #144]	; (8010330 <_dtoa_r+0x330>)
 801029e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80102a2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80102a6:	f7f0 faf9 	bl	800089c <__aeabi_ddiv>
 80102aa:	e9cd 0100 	strd	r0, r1, [sp]
 80102ae:	f006 060f 	and.w	r6, r6, #15
 80102b2:	2503      	movs	r5, #3
 80102b4:	4f1e      	ldr	r7, [pc, #120]	; (8010330 <_dtoa_r+0x330>)
 80102b6:	e04c      	b.n	8010352 <_dtoa_r+0x352>
 80102b8:	2301      	movs	r3, #1
 80102ba:	930a      	str	r3, [sp, #40]	; 0x28
 80102bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80102be:	4453      	add	r3, sl
 80102c0:	f103 0901 	add.w	r9, r3, #1
 80102c4:	9302      	str	r3, [sp, #8]
 80102c6:	464b      	mov	r3, r9
 80102c8:	2b01      	cmp	r3, #1
 80102ca:	bfb8      	it	lt
 80102cc:	2301      	movlt	r3, #1
 80102ce:	e7ba      	b.n	8010246 <_dtoa_r+0x246>
 80102d0:	2300      	movs	r3, #0
 80102d2:	e7b2      	b.n	801023a <_dtoa_r+0x23a>
 80102d4:	2300      	movs	r3, #0
 80102d6:	e7f0      	b.n	80102ba <_dtoa_r+0x2ba>
 80102d8:	2501      	movs	r5, #1
 80102da:	2300      	movs	r3, #0
 80102dc:	9306      	str	r3, [sp, #24]
 80102de:	950a      	str	r5, [sp, #40]	; 0x28
 80102e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80102e4:	9302      	str	r3, [sp, #8]
 80102e6:	4699      	mov	r9, r3
 80102e8:	2200      	movs	r2, #0
 80102ea:	2312      	movs	r3, #18
 80102ec:	920b      	str	r2, [sp, #44]	; 0x2c
 80102ee:	e7aa      	b.n	8010246 <_dtoa_r+0x246>
 80102f0:	2301      	movs	r3, #1
 80102f2:	930a      	str	r3, [sp, #40]	; 0x28
 80102f4:	e7f4      	b.n	80102e0 <_dtoa_r+0x2e0>
 80102f6:	2301      	movs	r3, #1
 80102f8:	9302      	str	r3, [sp, #8]
 80102fa:	4699      	mov	r9, r3
 80102fc:	461a      	mov	r2, r3
 80102fe:	e7f5      	b.n	80102ec <_dtoa_r+0x2ec>
 8010300:	3101      	adds	r1, #1
 8010302:	6071      	str	r1, [r6, #4]
 8010304:	0052      	lsls	r2, r2, #1
 8010306:	e7a2      	b.n	801024e <_dtoa_r+0x24e>
 8010308:	636f4361 	.word	0x636f4361
 801030c:	3fd287a7 	.word	0x3fd287a7
 8010310:	8b60c8b3 	.word	0x8b60c8b3
 8010314:	3fc68a28 	.word	0x3fc68a28
 8010318:	509f79fb 	.word	0x509f79fb
 801031c:	3fd34413 	.word	0x3fd34413
 8010320:	7ff00000 	.word	0x7ff00000
 8010324:	08014775 	.word	0x08014775
 8010328:	3ff80000 	.word	0x3ff80000
 801032c:	08014580 	.word	0x08014580
 8010330:	08014558 	.word	0x08014558
 8010334:	080144f3 	.word	0x080144f3
 8010338:	07f1      	lsls	r1, r6, #31
 801033a:	d508      	bpl.n	801034e <_dtoa_r+0x34e>
 801033c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8010340:	e9d7 2300 	ldrd	r2, r3, [r7]
 8010344:	f7f0 f980 	bl	8000648 <__aeabi_dmul>
 8010348:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801034c:	3501      	adds	r5, #1
 801034e:	1076      	asrs	r6, r6, #1
 8010350:	3708      	adds	r7, #8
 8010352:	2e00      	cmp	r6, #0
 8010354:	d1f0      	bne.n	8010338 <_dtoa_r+0x338>
 8010356:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801035a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801035e:	f7f0 fa9d 	bl	800089c <__aeabi_ddiv>
 8010362:	e9cd 0100 	strd	r0, r1, [sp]
 8010366:	e01a      	b.n	801039e <_dtoa_r+0x39e>
 8010368:	2502      	movs	r5, #2
 801036a:	e7a3      	b.n	80102b4 <_dtoa_r+0x2b4>
 801036c:	f000 80a0 	beq.w	80104b0 <_dtoa_r+0x4b0>
 8010370:	f1ca 0600 	rsb	r6, sl, #0
 8010374:	4b9f      	ldr	r3, [pc, #636]	; (80105f4 <_dtoa_r+0x5f4>)
 8010376:	4fa0      	ldr	r7, [pc, #640]	; (80105f8 <_dtoa_r+0x5f8>)
 8010378:	f006 020f 	and.w	r2, r6, #15
 801037c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010384:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010388:	f7f0 f95e 	bl	8000648 <__aeabi_dmul>
 801038c:	e9cd 0100 	strd	r0, r1, [sp]
 8010390:	1136      	asrs	r6, r6, #4
 8010392:	2300      	movs	r3, #0
 8010394:	2502      	movs	r5, #2
 8010396:	2e00      	cmp	r6, #0
 8010398:	d17f      	bne.n	801049a <_dtoa_r+0x49a>
 801039a:	2b00      	cmp	r3, #0
 801039c:	d1e1      	bne.n	8010362 <_dtoa_r+0x362>
 801039e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	f000 8087 	beq.w	80104b4 <_dtoa_r+0x4b4>
 80103a6:	e9dd 6700 	ldrd	r6, r7, [sp]
 80103aa:	2200      	movs	r2, #0
 80103ac:	4b93      	ldr	r3, [pc, #588]	; (80105fc <_dtoa_r+0x5fc>)
 80103ae:	4630      	mov	r0, r6
 80103b0:	4639      	mov	r1, r7
 80103b2:	f7f0 fbbb 	bl	8000b2c <__aeabi_dcmplt>
 80103b6:	2800      	cmp	r0, #0
 80103b8:	d07c      	beq.n	80104b4 <_dtoa_r+0x4b4>
 80103ba:	f1b9 0f00 	cmp.w	r9, #0
 80103be:	d079      	beq.n	80104b4 <_dtoa_r+0x4b4>
 80103c0:	9b02      	ldr	r3, [sp, #8]
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	dd35      	ble.n	8010432 <_dtoa_r+0x432>
 80103c6:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 80103ca:	9308      	str	r3, [sp, #32]
 80103cc:	4639      	mov	r1, r7
 80103ce:	2200      	movs	r2, #0
 80103d0:	4b8b      	ldr	r3, [pc, #556]	; (8010600 <_dtoa_r+0x600>)
 80103d2:	4630      	mov	r0, r6
 80103d4:	f7f0 f938 	bl	8000648 <__aeabi_dmul>
 80103d8:	e9cd 0100 	strd	r0, r1, [sp]
 80103dc:	9f02      	ldr	r7, [sp, #8]
 80103de:	3501      	adds	r5, #1
 80103e0:	4628      	mov	r0, r5
 80103e2:	f7f0 f8c7 	bl	8000574 <__aeabi_i2d>
 80103e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80103ea:	f7f0 f92d 	bl	8000648 <__aeabi_dmul>
 80103ee:	2200      	movs	r2, #0
 80103f0:	4b84      	ldr	r3, [pc, #528]	; (8010604 <_dtoa_r+0x604>)
 80103f2:	f7ef ff73 	bl	80002dc <__adddf3>
 80103f6:	4605      	mov	r5, r0
 80103f8:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80103fc:	2f00      	cmp	r7, #0
 80103fe:	d15d      	bne.n	80104bc <_dtoa_r+0x4bc>
 8010400:	2200      	movs	r2, #0
 8010402:	4b81      	ldr	r3, [pc, #516]	; (8010608 <_dtoa_r+0x608>)
 8010404:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010408:	f7ef ff66 	bl	80002d8 <__aeabi_dsub>
 801040c:	462a      	mov	r2, r5
 801040e:	4633      	mov	r3, r6
 8010410:	e9cd 0100 	strd	r0, r1, [sp]
 8010414:	f7f0 fba8 	bl	8000b68 <__aeabi_dcmpgt>
 8010418:	2800      	cmp	r0, #0
 801041a:	f040 8288 	bne.w	801092e <_dtoa_r+0x92e>
 801041e:	462a      	mov	r2, r5
 8010420:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8010424:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010428:	f7f0 fb80 	bl	8000b2c <__aeabi_dcmplt>
 801042c:	2800      	cmp	r0, #0
 801042e:	f040 827c 	bne.w	801092a <_dtoa_r+0x92a>
 8010432:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010436:	e9cd 2300 	strd	r2, r3, [sp]
 801043a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801043c:	2b00      	cmp	r3, #0
 801043e:	f2c0 8150 	blt.w	80106e2 <_dtoa_r+0x6e2>
 8010442:	f1ba 0f0e 	cmp.w	sl, #14
 8010446:	f300 814c 	bgt.w	80106e2 <_dtoa_r+0x6e2>
 801044a:	4b6a      	ldr	r3, [pc, #424]	; (80105f4 <_dtoa_r+0x5f4>)
 801044c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8010450:	ed93 7b00 	vldr	d7, [r3]
 8010454:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010456:	2b00      	cmp	r3, #0
 8010458:	ed8d 7b02 	vstr	d7, [sp, #8]
 801045c:	f280 80d8 	bge.w	8010610 <_dtoa_r+0x610>
 8010460:	f1b9 0f00 	cmp.w	r9, #0
 8010464:	f300 80d4 	bgt.w	8010610 <_dtoa_r+0x610>
 8010468:	f040 825e 	bne.w	8010928 <_dtoa_r+0x928>
 801046c:	2200      	movs	r2, #0
 801046e:	4b66      	ldr	r3, [pc, #408]	; (8010608 <_dtoa_r+0x608>)
 8010470:	ec51 0b17 	vmov	r0, r1, d7
 8010474:	f7f0 f8e8 	bl	8000648 <__aeabi_dmul>
 8010478:	e9dd 2300 	ldrd	r2, r3, [sp]
 801047c:	f7f0 fb6a 	bl	8000b54 <__aeabi_dcmpge>
 8010480:	464f      	mov	r7, r9
 8010482:	464e      	mov	r6, r9
 8010484:	2800      	cmp	r0, #0
 8010486:	f040 8234 	bne.w	80108f2 <_dtoa_r+0x8f2>
 801048a:	2331      	movs	r3, #49	; 0x31
 801048c:	f10b 0501 	add.w	r5, fp, #1
 8010490:	f88b 3000 	strb.w	r3, [fp]
 8010494:	f10a 0a01 	add.w	sl, sl, #1
 8010498:	e22f      	b.n	80108fa <_dtoa_r+0x8fa>
 801049a:	07f2      	lsls	r2, r6, #31
 801049c:	d505      	bpl.n	80104aa <_dtoa_r+0x4aa>
 801049e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80104a2:	f7f0 f8d1 	bl	8000648 <__aeabi_dmul>
 80104a6:	3501      	adds	r5, #1
 80104a8:	2301      	movs	r3, #1
 80104aa:	1076      	asrs	r6, r6, #1
 80104ac:	3708      	adds	r7, #8
 80104ae:	e772      	b.n	8010396 <_dtoa_r+0x396>
 80104b0:	2502      	movs	r5, #2
 80104b2:	e774      	b.n	801039e <_dtoa_r+0x39e>
 80104b4:	f8cd a020 	str.w	sl, [sp, #32]
 80104b8:	464f      	mov	r7, r9
 80104ba:	e791      	b.n	80103e0 <_dtoa_r+0x3e0>
 80104bc:	4b4d      	ldr	r3, [pc, #308]	; (80105f4 <_dtoa_r+0x5f4>)
 80104be:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80104c2:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80104c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d047      	beq.n	801055c <_dtoa_r+0x55c>
 80104cc:	4602      	mov	r2, r0
 80104ce:	460b      	mov	r3, r1
 80104d0:	2000      	movs	r0, #0
 80104d2:	494e      	ldr	r1, [pc, #312]	; (801060c <_dtoa_r+0x60c>)
 80104d4:	f7f0 f9e2 	bl	800089c <__aeabi_ddiv>
 80104d8:	462a      	mov	r2, r5
 80104da:	4633      	mov	r3, r6
 80104dc:	f7ef fefc 	bl	80002d8 <__aeabi_dsub>
 80104e0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80104e4:	465d      	mov	r5, fp
 80104e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80104ea:	f7f0 fb5d 	bl	8000ba8 <__aeabi_d2iz>
 80104ee:	4606      	mov	r6, r0
 80104f0:	f7f0 f840 	bl	8000574 <__aeabi_i2d>
 80104f4:	4602      	mov	r2, r0
 80104f6:	460b      	mov	r3, r1
 80104f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80104fc:	f7ef feec 	bl	80002d8 <__aeabi_dsub>
 8010500:	3630      	adds	r6, #48	; 0x30
 8010502:	f805 6b01 	strb.w	r6, [r5], #1
 8010506:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801050a:	e9cd 0100 	strd	r0, r1, [sp]
 801050e:	f7f0 fb0d 	bl	8000b2c <__aeabi_dcmplt>
 8010512:	2800      	cmp	r0, #0
 8010514:	d163      	bne.n	80105de <_dtoa_r+0x5de>
 8010516:	e9dd 2300 	ldrd	r2, r3, [sp]
 801051a:	2000      	movs	r0, #0
 801051c:	4937      	ldr	r1, [pc, #220]	; (80105fc <_dtoa_r+0x5fc>)
 801051e:	f7ef fedb 	bl	80002d8 <__aeabi_dsub>
 8010522:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8010526:	f7f0 fb01 	bl	8000b2c <__aeabi_dcmplt>
 801052a:	2800      	cmp	r0, #0
 801052c:	f040 80b7 	bne.w	801069e <_dtoa_r+0x69e>
 8010530:	eba5 030b 	sub.w	r3, r5, fp
 8010534:	429f      	cmp	r7, r3
 8010536:	f77f af7c 	ble.w	8010432 <_dtoa_r+0x432>
 801053a:	2200      	movs	r2, #0
 801053c:	4b30      	ldr	r3, [pc, #192]	; (8010600 <_dtoa_r+0x600>)
 801053e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010542:	f7f0 f881 	bl	8000648 <__aeabi_dmul>
 8010546:	2200      	movs	r2, #0
 8010548:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801054c:	4b2c      	ldr	r3, [pc, #176]	; (8010600 <_dtoa_r+0x600>)
 801054e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010552:	f7f0 f879 	bl	8000648 <__aeabi_dmul>
 8010556:	e9cd 0100 	strd	r0, r1, [sp]
 801055a:	e7c4      	b.n	80104e6 <_dtoa_r+0x4e6>
 801055c:	462a      	mov	r2, r5
 801055e:	4633      	mov	r3, r6
 8010560:	f7f0 f872 	bl	8000648 <__aeabi_dmul>
 8010564:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8010568:	eb0b 0507 	add.w	r5, fp, r7
 801056c:	465e      	mov	r6, fp
 801056e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010572:	f7f0 fb19 	bl	8000ba8 <__aeabi_d2iz>
 8010576:	4607      	mov	r7, r0
 8010578:	f7ef fffc 	bl	8000574 <__aeabi_i2d>
 801057c:	3730      	adds	r7, #48	; 0x30
 801057e:	4602      	mov	r2, r0
 8010580:	460b      	mov	r3, r1
 8010582:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010586:	f7ef fea7 	bl	80002d8 <__aeabi_dsub>
 801058a:	f806 7b01 	strb.w	r7, [r6], #1
 801058e:	42ae      	cmp	r6, r5
 8010590:	e9cd 0100 	strd	r0, r1, [sp]
 8010594:	f04f 0200 	mov.w	r2, #0
 8010598:	d126      	bne.n	80105e8 <_dtoa_r+0x5e8>
 801059a:	4b1c      	ldr	r3, [pc, #112]	; (801060c <_dtoa_r+0x60c>)
 801059c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80105a0:	f7ef fe9c 	bl	80002dc <__adddf3>
 80105a4:	4602      	mov	r2, r0
 80105a6:	460b      	mov	r3, r1
 80105a8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105ac:	f7f0 fadc 	bl	8000b68 <__aeabi_dcmpgt>
 80105b0:	2800      	cmp	r0, #0
 80105b2:	d174      	bne.n	801069e <_dtoa_r+0x69e>
 80105b4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80105b8:	2000      	movs	r0, #0
 80105ba:	4914      	ldr	r1, [pc, #80]	; (801060c <_dtoa_r+0x60c>)
 80105bc:	f7ef fe8c 	bl	80002d8 <__aeabi_dsub>
 80105c0:	4602      	mov	r2, r0
 80105c2:	460b      	mov	r3, r1
 80105c4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80105c8:	f7f0 fab0 	bl	8000b2c <__aeabi_dcmplt>
 80105cc:	2800      	cmp	r0, #0
 80105ce:	f43f af30 	beq.w	8010432 <_dtoa_r+0x432>
 80105d2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80105d6:	2b30      	cmp	r3, #48	; 0x30
 80105d8:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 80105dc:	d002      	beq.n	80105e4 <_dtoa_r+0x5e4>
 80105de:	f8dd a020 	ldr.w	sl, [sp, #32]
 80105e2:	e04a      	b.n	801067a <_dtoa_r+0x67a>
 80105e4:	4615      	mov	r5, r2
 80105e6:	e7f4      	b.n	80105d2 <_dtoa_r+0x5d2>
 80105e8:	4b05      	ldr	r3, [pc, #20]	; (8010600 <_dtoa_r+0x600>)
 80105ea:	f7f0 f82d 	bl	8000648 <__aeabi_dmul>
 80105ee:	e9cd 0100 	strd	r0, r1, [sp]
 80105f2:	e7bc      	b.n	801056e <_dtoa_r+0x56e>
 80105f4:	08014580 	.word	0x08014580
 80105f8:	08014558 	.word	0x08014558
 80105fc:	3ff00000 	.word	0x3ff00000
 8010600:	40240000 	.word	0x40240000
 8010604:	401c0000 	.word	0x401c0000
 8010608:	40140000 	.word	0x40140000
 801060c:	3fe00000 	.word	0x3fe00000
 8010610:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010614:	465d      	mov	r5, fp
 8010616:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801061a:	4630      	mov	r0, r6
 801061c:	4639      	mov	r1, r7
 801061e:	f7f0 f93d 	bl	800089c <__aeabi_ddiv>
 8010622:	f7f0 fac1 	bl	8000ba8 <__aeabi_d2iz>
 8010626:	4680      	mov	r8, r0
 8010628:	f7ef ffa4 	bl	8000574 <__aeabi_i2d>
 801062c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010630:	f7f0 f80a 	bl	8000648 <__aeabi_dmul>
 8010634:	4602      	mov	r2, r0
 8010636:	460b      	mov	r3, r1
 8010638:	4630      	mov	r0, r6
 801063a:	4639      	mov	r1, r7
 801063c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010640:	f7ef fe4a 	bl	80002d8 <__aeabi_dsub>
 8010644:	f805 6b01 	strb.w	r6, [r5], #1
 8010648:	eba5 060b 	sub.w	r6, r5, fp
 801064c:	45b1      	cmp	r9, r6
 801064e:	4602      	mov	r2, r0
 8010650:	460b      	mov	r3, r1
 8010652:	d139      	bne.n	80106c8 <_dtoa_r+0x6c8>
 8010654:	f7ef fe42 	bl	80002dc <__adddf3>
 8010658:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801065c:	4606      	mov	r6, r0
 801065e:	460f      	mov	r7, r1
 8010660:	f7f0 fa82 	bl	8000b68 <__aeabi_dcmpgt>
 8010664:	b9c8      	cbnz	r0, 801069a <_dtoa_r+0x69a>
 8010666:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801066a:	4630      	mov	r0, r6
 801066c:	4639      	mov	r1, r7
 801066e:	f7f0 fa53 	bl	8000b18 <__aeabi_dcmpeq>
 8010672:	b110      	cbz	r0, 801067a <_dtoa_r+0x67a>
 8010674:	f018 0f01 	tst.w	r8, #1
 8010678:	d10f      	bne.n	801069a <_dtoa_r+0x69a>
 801067a:	9904      	ldr	r1, [sp, #16]
 801067c:	4620      	mov	r0, r4
 801067e:	f000 fcaa 	bl	8010fd6 <_Bfree>
 8010682:	2300      	movs	r3, #0
 8010684:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8010686:	702b      	strb	r3, [r5, #0]
 8010688:	f10a 0301 	add.w	r3, sl, #1
 801068c:	6013      	str	r3, [r2, #0]
 801068e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010690:	2b00      	cmp	r3, #0
 8010692:	f000 8241 	beq.w	8010b18 <_dtoa_r+0xb18>
 8010696:	601d      	str	r5, [r3, #0]
 8010698:	e23e      	b.n	8010b18 <_dtoa_r+0xb18>
 801069a:	f8cd a020 	str.w	sl, [sp, #32]
 801069e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80106a2:	2a39      	cmp	r2, #57	; 0x39
 80106a4:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80106a8:	d108      	bne.n	80106bc <_dtoa_r+0x6bc>
 80106aa:	459b      	cmp	fp, r3
 80106ac:	d10a      	bne.n	80106c4 <_dtoa_r+0x6c4>
 80106ae:	9b08      	ldr	r3, [sp, #32]
 80106b0:	3301      	adds	r3, #1
 80106b2:	9308      	str	r3, [sp, #32]
 80106b4:	2330      	movs	r3, #48	; 0x30
 80106b6:	f88b 3000 	strb.w	r3, [fp]
 80106ba:	465b      	mov	r3, fp
 80106bc:	781a      	ldrb	r2, [r3, #0]
 80106be:	3201      	adds	r2, #1
 80106c0:	701a      	strb	r2, [r3, #0]
 80106c2:	e78c      	b.n	80105de <_dtoa_r+0x5de>
 80106c4:	461d      	mov	r5, r3
 80106c6:	e7ea      	b.n	801069e <_dtoa_r+0x69e>
 80106c8:	2200      	movs	r2, #0
 80106ca:	4b9b      	ldr	r3, [pc, #620]	; (8010938 <_dtoa_r+0x938>)
 80106cc:	f7ef ffbc 	bl	8000648 <__aeabi_dmul>
 80106d0:	2200      	movs	r2, #0
 80106d2:	2300      	movs	r3, #0
 80106d4:	4606      	mov	r6, r0
 80106d6:	460f      	mov	r7, r1
 80106d8:	f7f0 fa1e 	bl	8000b18 <__aeabi_dcmpeq>
 80106dc:	2800      	cmp	r0, #0
 80106de:	d09a      	beq.n	8010616 <_dtoa_r+0x616>
 80106e0:	e7cb      	b.n	801067a <_dtoa_r+0x67a>
 80106e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80106e4:	2a00      	cmp	r2, #0
 80106e6:	f000 808b 	beq.w	8010800 <_dtoa_r+0x800>
 80106ea:	9a06      	ldr	r2, [sp, #24]
 80106ec:	2a01      	cmp	r2, #1
 80106ee:	dc6e      	bgt.n	80107ce <_dtoa_r+0x7ce>
 80106f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80106f2:	2a00      	cmp	r2, #0
 80106f4:	d067      	beq.n	80107c6 <_dtoa_r+0x7c6>
 80106f6:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80106fa:	9f07      	ldr	r7, [sp, #28]
 80106fc:	9d05      	ldr	r5, [sp, #20]
 80106fe:	9a05      	ldr	r2, [sp, #20]
 8010700:	2101      	movs	r1, #1
 8010702:	441a      	add	r2, r3
 8010704:	4620      	mov	r0, r4
 8010706:	9205      	str	r2, [sp, #20]
 8010708:	4498      	add	r8, r3
 801070a:	f000 fd04 	bl	8011116 <__i2b>
 801070e:	4606      	mov	r6, r0
 8010710:	2d00      	cmp	r5, #0
 8010712:	dd0c      	ble.n	801072e <_dtoa_r+0x72e>
 8010714:	f1b8 0f00 	cmp.w	r8, #0
 8010718:	dd09      	ble.n	801072e <_dtoa_r+0x72e>
 801071a:	4545      	cmp	r5, r8
 801071c:	9a05      	ldr	r2, [sp, #20]
 801071e:	462b      	mov	r3, r5
 8010720:	bfa8      	it	ge
 8010722:	4643      	movge	r3, r8
 8010724:	1ad2      	subs	r2, r2, r3
 8010726:	9205      	str	r2, [sp, #20]
 8010728:	1aed      	subs	r5, r5, r3
 801072a:	eba8 0803 	sub.w	r8, r8, r3
 801072e:	9b07      	ldr	r3, [sp, #28]
 8010730:	b1eb      	cbz	r3, 801076e <_dtoa_r+0x76e>
 8010732:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010734:	2b00      	cmp	r3, #0
 8010736:	d067      	beq.n	8010808 <_dtoa_r+0x808>
 8010738:	b18f      	cbz	r7, 801075e <_dtoa_r+0x75e>
 801073a:	4631      	mov	r1, r6
 801073c:	463a      	mov	r2, r7
 801073e:	4620      	mov	r0, r4
 8010740:	f000 fd88 	bl	8011254 <__pow5mult>
 8010744:	9a04      	ldr	r2, [sp, #16]
 8010746:	4601      	mov	r1, r0
 8010748:	4606      	mov	r6, r0
 801074a:	4620      	mov	r0, r4
 801074c:	f000 fcec 	bl	8011128 <__multiply>
 8010750:	9904      	ldr	r1, [sp, #16]
 8010752:	9008      	str	r0, [sp, #32]
 8010754:	4620      	mov	r0, r4
 8010756:	f000 fc3e 	bl	8010fd6 <_Bfree>
 801075a:	9b08      	ldr	r3, [sp, #32]
 801075c:	9304      	str	r3, [sp, #16]
 801075e:	9b07      	ldr	r3, [sp, #28]
 8010760:	1bda      	subs	r2, r3, r7
 8010762:	d004      	beq.n	801076e <_dtoa_r+0x76e>
 8010764:	9904      	ldr	r1, [sp, #16]
 8010766:	4620      	mov	r0, r4
 8010768:	f000 fd74 	bl	8011254 <__pow5mult>
 801076c:	9004      	str	r0, [sp, #16]
 801076e:	2101      	movs	r1, #1
 8010770:	4620      	mov	r0, r4
 8010772:	f000 fcd0 	bl	8011116 <__i2b>
 8010776:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010778:	4607      	mov	r7, r0
 801077a:	2b00      	cmp	r3, #0
 801077c:	f000 81d0 	beq.w	8010b20 <_dtoa_r+0xb20>
 8010780:	461a      	mov	r2, r3
 8010782:	4601      	mov	r1, r0
 8010784:	4620      	mov	r0, r4
 8010786:	f000 fd65 	bl	8011254 <__pow5mult>
 801078a:	9b06      	ldr	r3, [sp, #24]
 801078c:	2b01      	cmp	r3, #1
 801078e:	4607      	mov	r7, r0
 8010790:	dc40      	bgt.n	8010814 <_dtoa_r+0x814>
 8010792:	9b00      	ldr	r3, [sp, #0]
 8010794:	2b00      	cmp	r3, #0
 8010796:	d139      	bne.n	801080c <_dtoa_r+0x80c>
 8010798:	9b01      	ldr	r3, [sp, #4]
 801079a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d136      	bne.n	8010810 <_dtoa_r+0x810>
 80107a2:	9b01      	ldr	r3, [sp, #4]
 80107a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80107a8:	0d1b      	lsrs	r3, r3, #20
 80107aa:	051b      	lsls	r3, r3, #20
 80107ac:	b12b      	cbz	r3, 80107ba <_dtoa_r+0x7ba>
 80107ae:	9b05      	ldr	r3, [sp, #20]
 80107b0:	3301      	adds	r3, #1
 80107b2:	9305      	str	r3, [sp, #20]
 80107b4:	f108 0801 	add.w	r8, r8, #1
 80107b8:	2301      	movs	r3, #1
 80107ba:	9307      	str	r3, [sp, #28]
 80107bc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80107be:	2b00      	cmp	r3, #0
 80107c0:	d12a      	bne.n	8010818 <_dtoa_r+0x818>
 80107c2:	2001      	movs	r0, #1
 80107c4:	e030      	b.n	8010828 <_dtoa_r+0x828>
 80107c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80107c8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80107cc:	e795      	b.n	80106fa <_dtoa_r+0x6fa>
 80107ce:	9b07      	ldr	r3, [sp, #28]
 80107d0:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 80107d4:	42bb      	cmp	r3, r7
 80107d6:	bfbf      	itttt	lt
 80107d8:	9b07      	ldrlt	r3, [sp, #28]
 80107da:	9707      	strlt	r7, [sp, #28]
 80107dc:	1afa      	sublt	r2, r7, r3
 80107de:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80107e0:	bfbb      	ittet	lt
 80107e2:	189b      	addlt	r3, r3, r2
 80107e4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80107e6:	1bdf      	subge	r7, r3, r7
 80107e8:	2700      	movlt	r7, #0
 80107ea:	f1b9 0f00 	cmp.w	r9, #0
 80107ee:	bfb5      	itete	lt
 80107f0:	9b05      	ldrlt	r3, [sp, #20]
 80107f2:	9d05      	ldrge	r5, [sp, #20]
 80107f4:	eba3 0509 	sublt.w	r5, r3, r9
 80107f8:	464b      	movge	r3, r9
 80107fa:	bfb8      	it	lt
 80107fc:	2300      	movlt	r3, #0
 80107fe:	e77e      	b.n	80106fe <_dtoa_r+0x6fe>
 8010800:	9f07      	ldr	r7, [sp, #28]
 8010802:	9d05      	ldr	r5, [sp, #20]
 8010804:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010806:	e783      	b.n	8010710 <_dtoa_r+0x710>
 8010808:	9a07      	ldr	r2, [sp, #28]
 801080a:	e7ab      	b.n	8010764 <_dtoa_r+0x764>
 801080c:	2300      	movs	r3, #0
 801080e:	e7d4      	b.n	80107ba <_dtoa_r+0x7ba>
 8010810:	9b00      	ldr	r3, [sp, #0]
 8010812:	e7d2      	b.n	80107ba <_dtoa_r+0x7ba>
 8010814:	2300      	movs	r3, #0
 8010816:	9307      	str	r3, [sp, #28]
 8010818:	693b      	ldr	r3, [r7, #16]
 801081a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801081e:	6918      	ldr	r0, [r3, #16]
 8010820:	f000 fc2b 	bl	801107a <__hi0bits>
 8010824:	f1c0 0020 	rsb	r0, r0, #32
 8010828:	4440      	add	r0, r8
 801082a:	f010 001f 	ands.w	r0, r0, #31
 801082e:	d047      	beq.n	80108c0 <_dtoa_r+0x8c0>
 8010830:	f1c0 0320 	rsb	r3, r0, #32
 8010834:	2b04      	cmp	r3, #4
 8010836:	dd3b      	ble.n	80108b0 <_dtoa_r+0x8b0>
 8010838:	9b05      	ldr	r3, [sp, #20]
 801083a:	f1c0 001c 	rsb	r0, r0, #28
 801083e:	4403      	add	r3, r0
 8010840:	9305      	str	r3, [sp, #20]
 8010842:	4405      	add	r5, r0
 8010844:	4480      	add	r8, r0
 8010846:	9b05      	ldr	r3, [sp, #20]
 8010848:	2b00      	cmp	r3, #0
 801084a:	dd05      	ble.n	8010858 <_dtoa_r+0x858>
 801084c:	461a      	mov	r2, r3
 801084e:	9904      	ldr	r1, [sp, #16]
 8010850:	4620      	mov	r0, r4
 8010852:	f000 fd4d 	bl	80112f0 <__lshift>
 8010856:	9004      	str	r0, [sp, #16]
 8010858:	f1b8 0f00 	cmp.w	r8, #0
 801085c:	dd05      	ble.n	801086a <_dtoa_r+0x86a>
 801085e:	4639      	mov	r1, r7
 8010860:	4642      	mov	r2, r8
 8010862:	4620      	mov	r0, r4
 8010864:	f000 fd44 	bl	80112f0 <__lshift>
 8010868:	4607      	mov	r7, r0
 801086a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801086c:	b353      	cbz	r3, 80108c4 <_dtoa_r+0x8c4>
 801086e:	4639      	mov	r1, r7
 8010870:	9804      	ldr	r0, [sp, #16]
 8010872:	f000 fd91 	bl	8011398 <__mcmp>
 8010876:	2800      	cmp	r0, #0
 8010878:	da24      	bge.n	80108c4 <_dtoa_r+0x8c4>
 801087a:	2300      	movs	r3, #0
 801087c:	220a      	movs	r2, #10
 801087e:	9904      	ldr	r1, [sp, #16]
 8010880:	4620      	mov	r0, r4
 8010882:	f000 fbbf 	bl	8011004 <__multadd>
 8010886:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010888:	9004      	str	r0, [sp, #16]
 801088a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801088e:	2b00      	cmp	r3, #0
 8010890:	f000 814d 	beq.w	8010b2e <_dtoa_r+0xb2e>
 8010894:	2300      	movs	r3, #0
 8010896:	4631      	mov	r1, r6
 8010898:	220a      	movs	r2, #10
 801089a:	4620      	mov	r0, r4
 801089c:	f000 fbb2 	bl	8011004 <__multadd>
 80108a0:	9b02      	ldr	r3, [sp, #8]
 80108a2:	2b00      	cmp	r3, #0
 80108a4:	4606      	mov	r6, r0
 80108a6:	dc4f      	bgt.n	8010948 <_dtoa_r+0x948>
 80108a8:	9b06      	ldr	r3, [sp, #24]
 80108aa:	2b02      	cmp	r3, #2
 80108ac:	dd4c      	ble.n	8010948 <_dtoa_r+0x948>
 80108ae:	e011      	b.n	80108d4 <_dtoa_r+0x8d4>
 80108b0:	d0c9      	beq.n	8010846 <_dtoa_r+0x846>
 80108b2:	9a05      	ldr	r2, [sp, #20]
 80108b4:	331c      	adds	r3, #28
 80108b6:	441a      	add	r2, r3
 80108b8:	9205      	str	r2, [sp, #20]
 80108ba:	441d      	add	r5, r3
 80108bc:	4498      	add	r8, r3
 80108be:	e7c2      	b.n	8010846 <_dtoa_r+0x846>
 80108c0:	4603      	mov	r3, r0
 80108c2:	e7f6      	b.n	80108b2 <_dtoa_r+0x8b2>
 80108c4:	f1b9 0f00 	cmp.w	r9, #0
 80108c8:	dc38      	bgt.n	801093c <_dtoa_r+0x93c>
 80108ca:	9b06      	ldr	r3, [sp, #24]
 80108cc:	2b02      	cmp	r3, #2
 80108ce:	dd35      	ble.n	801093c <_dtoa_r+0x93c>
 80108d0:	f8cd 9008 	str.w	r9, [sp, #8]
 80108d4:	9b02      	ldr	r3, [sp, #8]
 80108d6:	b963      	cbnz	r3, 80108f2 <_dtoa_r+0x8f2>
 80108d8:	4639      	mov	r1, r7
 80108da:	2205      	movs	r2, #5
 80108dc:	4620      	mov	r0, r4
 80108de:	f000 fb91 	bl	8011004 <__multadd>
 80108e2:	4601      	mov	r1, r0
 80108e4:	4607      	mov	r7, r0
 80108e6:	9804      	ldr	r0, [sp, #16]
 80108e8:	f000 fd56 	bl	8011398 <__mcmp>
 80108ec:	2800      	cmp	r0, #0
 80108ee:	f73f adcc 	bgt.w	801048a <_dtoa_r+0x48a>
 80108f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80108f4:	465d      	mov	r5, fp
 80108f6:	ea6f 0a03 	mvn.w	sl, r3
 80108fa:	f04f 0900 	mov.w	r9, #0
 80108fe:	4639      	mov	r1, r7
 8010900:	4620      	mov	r0, r4
 8010902:	f000 fb68 	bl	8010fd6 <_Bfree>
 8010906:	2e00      	cmp	r6, #0
 8010908:	f43f aeb7 	beq.w	801067a <_dtoa_r+0x67a>
 801090c:	f1b9 0f00 	cmp.w	r9, #0
 8010910:	d005      	beq.n	801091e <_dtoa_r+0x91e>
 8010912:	45b1      	cmp	r9, r6
 8010914:	d003      	beq.n	801091e <_dtoa_r+0x91e>
 8010916:	4649      	mov	r1, r9
 8010918:	4620      	mov	r0, r4
 801091a:	f000 fb5c 	bl	8010fd6 <_Bfree>
 801091e:	4631      	mov	r1, r6
 8010920:	4620      	mov	r0, r4
 8010922:	f000 fb58 	bl	8010fd6 <_Bfree>
 8010926:	e6a8      	b.n	801067a <_dtoa_r+0x67a>
 8010928:	2700      	movs	r7, #0
 801092a:	463e      	mov	r6, r7
 801092c:	e7e1      	b.n	80108f2 <_dtoa_r+0x8f2>
 801092e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010932:	463e      	mov	r6, r7
 8010934:	e5a9      	b.n	801048a <_dtoa_r+0x48a>
 8010936:	bf00      	nop
 8010938:	40240000 	.word	0x40240000
 801093c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801093e:	f8cd 9008 	str.w	r9, [sp, #8]
 8010942:	2b00      	cmp	r3, #0
 8010944:	f000 80fa 	beq.w	8010b3c <_dtoa_r+0xb3c>
 8010948:	2d00      	cmp	r5, #0
 801094a:	dd05      	ble.n	8010958 <_dtoa_r+0x958>
 801094c:	4631      	mov	r1, r6
 801094e:	462a      	mov	r2, r5
 8010950:	4620      	mov	r0, r4
 8010952:	f000 fccd 	bl	80112f0 <__lshift>
 8010956:	4606      	mov	r6, r0
 8010958:	9b07      	ldr	r3, [sp, #28]
 801095a:	2b00      	cmp	r3, #0
 801095c:	d04c      	beq.n	80109f8 <_dtoa_r+0x9f8>
 801095e:	6871      	ldr	r1, [r6, #4]
 8010960:	4620      	mov	r0, r4
 8010962:	f000 fb04 	bl	8010f6e <_Balloc>
 8010966:	6932      	ldr	r2, [r6, #16]
 8010968:	3202      	adds	r2, #2
 801096a:	4605      	mov	r5, r0
 801096c:	0092      	lsls	r2, r2, #2
 801096e:	f106 010c 	add.w	r1, r6, #12
 8010972:	300c      	adds	r0, #12
 8010974:	f000 faf0 	bl	8010f58 <memcpy>
 8010978:	2201      	movs	r2, #1
 801097a:	4629      	mov	r1, r5
 801097c:	4620      	mov	r0, r4
 801097e:	f000 fcb7 	bl	80112f0 <__lshift>
 8010982:	9b00      	ldr	r3, [sp, #0]
 8010984:	f8cd b014 	str.w	fp, [sp, #20]
 8010988:	f003 0301 	and.w	r3, r3, #1
 801098c:	46b1      	mov	r9, r6
 801098e:	9307      	str	r3, [sp, #28]
 8010990:	4606      	mov	r6, r0
 8010992:	4639      	mov	r1, r7
 8010994:	9804      	ldr	r0, [sp, #16]
 8010996:	f7ff faa5 	bl	800fee4 <quorem>
 801099a:	4649      	mov	r1, r9
 801099c:	4605      	mov	r5, r0
 801099e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80109a2:	9804      	ldr	r0, [sp, #16]
 80109a4:	f000 fcf8 	bl	8011398 <__mcmp>
 80109a8:	4632      	mov	r2, r6
 80109aa:	9000      	str	r0, [sp, #0]
 80109ac:	4639      	mov	r1, r7
 80109ae:	4620      	mov	r0, r4
 80109b0:	f000 fd0c 	bl	80113cc <__mdiff>
 80109b4:	68c3      	ldr	r3, [r0, #12]
 80109b6:	4602      	mov	r2, r0
 80109b8:	bb03      	cbnz	r3, 80109fc <_dtoa_r+0x9fc>
 80109ba:	4601      	mov	r1, r0
 80109bc:	9008      	str	r0, [sp, #32]
 80109be:	9804      	ldr	r0, [sp, #16]
 80109c0:	f000 fcea 	bl	8011398 <__mcmp>
 80109c4:	9a08      	ldr	r2, [sp, #32]
 80109c6:	4603      	mov	r3, r0
 80109c8:	4611      	mov	r1, r2
 80109ca:	4620      	mov	r0, r4
 80109cc:	9308      	str	r3, [sp, #32]
 80109ce:	f000 fb02 	bl	8010fd6 <_Bfree>
 80109d2:	9b08      	ldr	r3, [sp, #32]
 80109d4:	b9a3      	cbnz	r3, 8010a00 <_dtoa_r+0xa00>
 80109d6:	9a06      	ldr	r2, [sp, #24]
 80109d8:	b992      	cbnz	r2, 8010a00 <_dtoa_r+0xa00>
 80109da:	9a07      	ldr	r2, [sp, #28]
 80109dc:	b982      	cbnz	r2, 8010a00 <_dtoa_r+0xa00>
 80109de:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80109e2:	d029      	beq.n	8010a38 <_dtoa_r+0xa38>
 80109e4:	9b00      	ldr	r3, [sp, #0]
 80109e6:	2b00      	cmp	r3, #0
 80109e8:	dd01      	ble.n	80109ee <_dtoa_r+0x9ee>
 80109ea:	f105 0831 	add.w	r8, r5, #49	; 0x31
 80109ee:	9b05      	ldr	r3, [sp, #20]
 80109f0:	1c5d      	adds	r5, r3, #1
 80109f2:	f883 8000 	strb.w	r8, [r3]
 80109f6:	e782      	b.n	80108fe <_dtoa_r+0x8fe>
 80109f8:	4630      	mov	r0, r6
 80109fa:	e7c2      	b.n	8010982 <_dtoa_r+0x982>
 80109fc:	2301      	movs	r3, #1
 80109fe:	e7e3      	b.n	80109c8 <_dtoa_r+0x9c8>
 8010a00:	9a00      	ldr	r2, [sp, #0]
 8010a02:	2a00      	cmp	r2, #0
 8010a04:	db04      	blt.n	8010a10 <_dtoa_r+0xa10>
 8010a06:	d125      	bne.n	8010a54 <_dtoa_r+0xa54>
 8010a08:	9a06      	ldr	r2, [sp, #24]
 8010a0a:	bb1a      	cbnz	r2, 8010a54 <_dtoa_r+0xa54>
 8010a0c:	9a07      	ldr	r2, [sp, #28]
 8010a0e:	bb0a      	cbnz	r2, 8010a54 <_dtoa_r+0xa54>
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	ddec      	ble.n	80109ee <_dtoa_r+0x9ee>
 8010a14:	2201      	movs	r2, #1
 8010a16:	9904      	ldr	r1, [sp, #16]
 8010a18:	4620      	mov	r0, r4
 8010a1a:	f000 fc69 	bl	80112f0 <__lshift>
 8010a1e:	4639      	mov	r1, r7
 8010a20:	9004      	str	r0, [sp, #16]
 8010a22:	f000 fcb9 	bl	8011398 <__mcmp>
 8010a26:	2800      	cmp	r0, #0
 8010a28:	dc03      	bgt.n	8010a32 <_dtoa_r+0xa32>
 8010a2a:	d1e0      	bne.n	80109ee <_dtoa_r+0x9ee>
 8010a2c:	f018 0f01 	tst.w	r8, #1
 8010a30:	d0dd      	beq.n	80109ee <_dtoa_r+0x9ee>
 8010a32:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010a36:	d1d8      	bne.n	80109ea <_dtoa_r+0x9ea>
 8010a38:	9b05      	ldr	r3, [sp, #20]
 8010a3a:	9a05      	ldr	r2, [sp, #20]
 8010a3c:	1c5d      	adds	r5, r3, #1
 8010a3e:	2339      	movs	r3, #57	; 0x39
 8010a40:	7013      	strb	r3, [r2, #0]
 8010a42:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010a46:	2b39      	cmp	r3, #57	; 0x39
 8010a48:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8010a4c:	d04f      	beq.n	8010aee <_dtoa_r+0xaee>
 8010a4e:	3301      	adds	r3, #1
 8010a50:	7013      	strb	r3, [r2, #0]
 8010a52:	e754      	b.n	80108fe <_dtoa_r+0x8fe>
 8010a54:	9a05      	ldr	r2, [sp, #20]
 8010a56:	2b00      	cmp	r3, #0
 8010a58:	f102 0501 	add.w	r5, r2, #1
 8010a5c:	dd06      	ble.n	8010a6c <_dtoa_r+0xa6c>
 8010a5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010a62:	d0e9      	beq.n	8010a38 <_dtoa_r+0xa38>
 8010a64:	f108 0801 	add.w	r8, r8, #1
 8010a68:	9b05      	ldr	r3, [sp, #20]
 8010a6a:	e7c2      	b.n	80109f2 <_dtoa_r+0x9f2>
 8010a6c:	9a02      	ldr	r2, [sp, #8]
 8010a6e:	f805 8c01 	strb.w	r8, [r5, #-1]
 8010a72:	eba5 030b 	sub.w	r3, r5, fp
 8010a76:	4293      	cmp	r3, r2
 8010a78:	d021      	beq.n	8010abe <_dtoa_r+0xabe>
 8010a7a:	2300      	movs	r3, #0
 8010a7c:	220a      	movs	r2, #10
 8010a7e:	9904      	ldr	r1, [sp, #16]
 8010a80:	4620      	mov	r0, r4
 8010a82:	f000 fabf 	bl	8011004 <__multadd>
 8010a86:	45b1      	cmp	r9, r6
 8010a88:	9004      	str	r0, [sp, #16]
 8010a8a:	f04f 0300 	mov.w	r3, #0
 8010a8e:	f04f 020a 	mov.w	r2, #10
 8010a92:	4649      	mov	r1, r9
 8010a94:	4620      	mov	r0, r4
 8010a96:	d105      	bne.n	8010aa4 <_dtoa_r+0xaa4>
 8010a98:	f000 fab4 	bl	8011004 <__multadd>
 8010a9c:	4681      	mov	r9, r0
 8010a9e:	4606      	mov	r6, r0
 8010aa0:	9505      	str	r5, [sp, #20]
 8010aa2:	e776      	b.n	8010992 <_dtoa_r+0x992>
 8010aa4:	f000 faae 	bl	8011004 <__multadd>
 8010aa8:	4631      	mov	r1, r6
 8010aaa:	4681      	mov	r9, r0
 8010aac:	2300      	movs	r3, #0
 8010aae:	220a      	movs	r2, #10
 8010ab0:	4620      	mov	r0, r4
 8010ab2:	f000 faa7 	bl	8011004 <__multadd>
 8010ab6:	4606      	mov	r6, r0
 8010ab8:	e7f2      	b.n	8010aa0 <_dtoa_r+0xaa0>
 8010aba:	f04f 0900 	mov.w	r9, #0
 8010abe:	2201      	movs	r2, #1
 8010ac0:	9904      	ldr	r1, [sp, #16]
 8010ac2:	4620      	mov	r0, r4
 8010ac4:	f000 fc14 	bl	80112f0 <__lshift>
 8010ac8:	4639      	mov	r1, r7
 8010aca:	9004      	str	r0, [sp, #16]
 8010acc:	f000 fc64 	bl	8011398 <__mcmp>
 8010ad0:	2800      	cmp	r0, #0
 8010ad2:	dcb6      	bgt.n	8010a42 <_dtoa_r+0xa42>
 8010ad4:	d102      	bne.n	8010adc <_dtoa_r+0xadc>
 8010ad6:	f018 0f01 	tst.w	r8, #1
 8010ada:	d1b2      	bne.n	8010a42 <_dtoa_r+0xa42>
 8010adc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010ae0:	2b30      	cmp	r3, #48	; 0x30
 8010ae2:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8010ae6:	f47f af0a 	bne.w	80108fe <_dtoa_r+0x8fe>
 8010aea:	4615      	mov	r5, r2
 8010aec:	e7f6      	b.n	8010adc <_dtoa_r+0xadc>
 8010aee:	4593      	cmp	fp, r2
 8010af0:	d105      	bne.n	8010afe <_dtoa_r+0xafe>
 8010af2:	2331      	movs	r3, #49	; 0x31
 8010af4:	f10a 0a01 	add.w	sl, sl, #1
 8010af8:	f88b 3000 	strb.w	r3, [fp]
 8010afc:	e6ff      	b.n	80108fe <_dtoa_r+0x8fe>
 8010afe:	4615      	mov	r5, r2
 8010b00:	e79f      	b.n	8010a42 <_dtoa_r+0xa42>
 8010b02:	f8df b064 	ldr.w	fp, [pc, #100]	; 8010b68 <_dtoa_r+0xb68>
 8010b06:	e007      	b.n	8010b18 <_dtoa_r+0xb18>
 8010b08:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8010b0a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8010b6c <_dtoa_r+0xb6c>
 8010b0e:	b11b      	cbz	r3, 8010b18 <_dtoa_r+0xb18>
 8010b10:	f10b 0308 	add.w	r3, fp, #8
 8010b14:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010b16:	6013      	str	r3, [r2, #0]
 8010b18:	4658      	mov	r0, fp
 8010b1a:	b017      	add	sp, #92	; 0x5c
 8010b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b20:	9b06      	ldr	r3, [sp, #24]
 8010b22:	2b01      	cmp	r3, #1
 8010b24:	f77f ae35 	ble.w	8010792 <_dtoa_r+0x792>
 8010b28:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010b2a:	9307      	str	r3, [sp, #28]
 8010b2c:	e649      	b.n	80107c2 <_dtoa_r+0x7c2>
 8010b2e:	9b02      	ldr	r3, [sp, #8]
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	dc03      	bgt.n	8010b3c <_dtoa_r+0xb3c>
 8010b34:	9b06      	ldr	r3, [sp, #24]
 8010b36:	2b02      	cmp	r3, #2
 8010b38:	f73f aecc 	bgt.w	80108d4 <_dtoa_r+0x8d4>
 8010b3c:	465d      	mov	r5, fp
 8010b3e:	4639      	mov	r1, r7
 8010b40:	9804      	ldr	r0, [sp, #16]
 8010b42:	f7ff f9cf 	bl	800fee4 <quorem>
 8010b46:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8010b4a:	f805 8b01 	strb.w	r8, [r5], #1
 8010b4e:	9a02      	ldr	r2, [sp, #8]
 8010b50:	eba5 030b 	sub.w	r3, r5, fp
 8010b54:	429a      	cmp	r2, r3
 8010b56:	ddb0      	ble.n	8010aba <_dtoa_r+0xaba>
 8010b58:	2300      	movs	r3, #0
 8010b5a:	220a      	movs	r2, #10
 8010b5c:	9904      	ldr	r1, [sp, #16]
 8010b5e:	4620      	mov	r0, r4
 8010b60:	f000 fa50 	bl	8011004 <__multadd>
 8010b64:	9004      	str	r0, [sp, #16]
 8010b66:	e7ea      	b.n	8010b3e <_dtoa_r+0xb3e>
 8010b68:	08014774 	.word	0x08014774
 8010b6c:	080144ea 	.word	0x080144ea

08010b70 <__sflush_r>:
 8010b70:	898a      	ldrh	r2, [r1, #12]
 8010b72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010b76:	4605      	mov	r5, r0
 8010b78:	0710      	lsls	r0, r2, #28
 8010b7a:	460c      	mov	r4, r1
 8010b7c:	d458      	bmi.n	8010c30 <__sflush_r+0xc0>
 8010b7e:	684b      	ldr	r3, [r1, #4]
 8010b80:	2b00      	cmp	r3, #0
 8010b82:	dc05      	bgt.n	8010b90 <__sflush_r+0x20>
 8010b84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8010b86:	2b00      	cmp	r3, #0
 8010b88:	dc02      	bgt.n	8010b90 <__sflush_r+0x20>
 8010b8a:	2000      	movs	r0, #0
 8010b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010b90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010b92:	2e00      	cmp	r6, #0
 8010b94:	d0f9      	beq.n	8010b8a <__sflush_r+0x1a>
 8010b96:	2300      	movs	r3, #0
 8010b98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8010b9c:	682f      	ldr	r7, [r5, #0]
 8010b9e:	6a21      	ldr	r1, [r4, #32]
 8010ba0:	602b      	str	r3, [r5, #0]
 8010ba2:	d032      	beq.n	8010c0a <__sflush_r+0x9a>
 8010ba4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8010ba6:	89a3      	ldrh	r3, [r4, #12]
 8010ba8:	075a      	lsls	r2, r3, #29
 8010baa:	d505      	bpl.n	8010bb8 <__sflush_r+0x48>
 8010bac:	6863      	ldr	r3, [r4, #4]
 8010bae:	1ac0      	subs	r0, r0, r3
 8010bb0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8010bb2:	b10b      	cbz	r3, 8010bb8 <__sflush_r+0x48>
 8010bb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8010bb6:	1ac0      	subs	r0, r0, r3
 8010bb8:	2300      	movs	r3, #0
 8010bba:	4602      	mov	r2, r0
 8010bbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8010bbe:	6a21      	ldr	r1, [r4, #32]
 8010bc0:	4628      	mov	r0, r5
 8010bc2:	47b0      	blx	r6
 8010bc4:	1c43      	adds	r3, r0, #1
 8010bc6:	89a3      	ldrh	r3, [r4, #12]
 8010bc8:	d106      	bne.n	8010bd8 <__sflush_r+0x68>
 8010bca:	6829      	ldr	r1, [r5, #0]
 8010bcc:	291d      	cmp	r1, #29
 8010bce:	d848      	bhi.n	8010c62 <__sflush_r+0xf2>
 8010bd0:	4a29      	ldr	r2, [pc, #164]	; (8010c78 <__sflush_r+0x108>)
 8010bd2:	40ca      	lsrs	r2, r1
 8010bd4:	07d6      	lsls	r6, r2, #31
 8010bd6:	d544      	bpl.n	8010c62 <__sflush_r+0xf2>
 8010bd8:	2200      	movs	r2, #0
 8010bda:	6062      	str	r2, [r4, #4]
 8010bdc:	04d9      	lsls	r1, r3, #19
 8010bde:	6922      	ldr	r2, [r4, #16]
 8010be0:	6022      	str	r2, [r4, #0]
 8010be2:	d504      	bpl.n	8010bee <__sflush_r+0x7e>
 8010be4:	1c42      	adds	r2, r0, #1
 8010be6:	d101      	bne.n	8010bec <__sflush_r+0x7c>
 8010be8:	682b      	ldr	r3, [r5, #0]
 8010bea:	b903      	cbnz	r3, 8010bee <__sflush_r+0x7e>
 8010bec:	6560      	str	r0, [r4, #84]	; 0x54
 8010bee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010bf0:	602f      	str	r7, [r5, #0]
 8010bf2:	2900      	cmp	r1, #0
 8010bf4:	d0c9      	beq.n	8010b8a <__sflush_r+0x1a>
 8010bf6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010bfa:	4299      	cmp	r1, r3
 8010bfc:	d002      	beq.n	8010c04 <__sflush_r+0x94>
 8010bfe:	4628      	mov	r0, r5
 8010c00:	f000 fc9e 	bl	8011540 <_free_r>
 8010c04:	2000      	movs	r0, #0
 8010c06:	6360      	str	r0, [r4, #52]	; 0x34
 8010c08:	e7c0      	b.n	8010b8c <__sflush_r+0x1c>
 8010c0a:	2301      	movs	r3, #1
 8010c0c:	4628      	mov	r0, r5
 8010c0e:	47b0      	blx	r6
 8010c10:	1c41      	adds	r1, r0, #1
 8010c12:	d1c8      	bne.n	8010ba6 <__sflush_r+0x36>
 8010c14:	682b      	ldr	r3, [r5, #0]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d0c5      	beq.n	8010ba6 <__sflush_r+0x36>
 8010c1a:	2b1d      	cmp	r3, #29
 8010c1c:	d001      	beq.n	8010c22 <__sflush_r+0xb2>
 8010c1e:	2b16      	cmp	r3, #22
 8010c20:	d101      	bne.n	8010c26 <__sflush_r+0xb6>
 8010c22:	602f      	str	r7, [r5, #0]
 8010c24:	e7b1      	b.n	8010b8a <__sflush_r+0x1a>
 8010c26:	89a3      	ldrh	r3, [r4, #12]
 8010c28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010c2c:	81a3      	strh	r3, [r4, #12]
 8010c2e:	e7ad      	b.n	8010b8c <__sflush_r+0x1c>
 8010c30:	690f      	ldr	r7, [r1, #16]
 8010c32:	2f00      	cmp	r7, #0
 8010c34:	d0a9      	beq.n	8010b8a <__sflush_r+0x1a>
 8010c36:	0793      	lsls	r3, r2, #30
 8010c38:	680e      	ldr	r6, [r1, #0]
 8010c3a:	bf08      	it	eq
 8010c3c:	694b      	ldreq	r3, [r1, #20]
 8010c3e:	600f      	str	r7, [r1, #0]
 8010c40:	bf18      	it	ne
 8010c42:	2300      	movne	r3, #0
 8010c44:	eba6 0807 	sub.w	r8, r6, r7
 8010c48:	608b      	str	r3, [r1, #8]
 8010c4a:	f1b8 0f00 	cmp.w	r8, #0
 8010c4e:	dd9c      	ble.n	8010b8a <__sflush_r+0x1a>
 8010c50:	4643      	mov	r3, r8
 8010c52:	463a      	mov	r2, r7
 8010c54:	6a21      	ldr	r1, [r4, #32]
 8010c56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8010c58:	4628      	mov	r0, r5
 8010c5a:	47b0      	blx	r6
 8010c5c:	2800      	cmp	r0, #0
 8010c5e:	dc06      	bgt.n	8010c6e <__sflush_r+0xfe>
 8010c60:	89a3      	ldrh	r3, [r4, #12]
 8010c62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010c66:	81a3      	strh	r3, [r4, #12]
 8010c68:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010c6c:	e78e      	b.n	8010b8c <__sflush_r+0x1c>
 8010c6e:	4407      	add	r7, r0
 8010c70:	eba8 0800 	sub.w	r8, r8, r0
 8010c74:	e7e9      	b.n	8010c4a <__sflush_r+0xda>
 8010c76:	bf00      	nop
 8010c78:	20400001 	.word	0x20400001

08010c7c <_fflush_r>:
 8010c7c:	b538      	push	{r3, r4, r5, lr}
 8010c7e:	690b      	ldr	r3, [r1, #16]
 8010c80:	4605      	mov	r5, r0
 8010c82:	460c      	mov	r4, r1
 8010c84:	b1db      	cbz	r3, 8010cbe <_fflush_r+0x42>
 8010c86:	b118      	cbz	r0, 8010c90 <_fflush_r+0x14>
 8010c88:	6983      	ldr	r3, [r0, #24]
 8010c8a:	b90b      	cbnz	r3, 8010c90 <_fflush_r+0x14>
 8010c8c:	f000 f860 	bl	8010d50 <__sinit>
 8010c90:	4b0c      	ldr	r3, [pc, #48]	; (8010cc4 <_fflush_r+0x48>)
 8010c92:	429c      	cmp	r4, r3
 8010c94:	d109      	bne.n	8010caa <_fflush_r+0x2e>
 8010c96:	686c      	ldr	r4, [r5, #4]
 8010c98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010c9c:	b17b      	cbz	r3, 8010cbe <_fflush_r+0x42>
 8010c9e:	4621      	mov	r1, r4
 8010ca0:	4628      	mov	r0, r5
 8010ca2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010ca6:	f7ff bf63 	b.w	8010b70 <__sflush_r>
 8010caa:	4b07      	ldr	r3, [pc, #28]	; (8010cc8 <_fflush_r+0x4c>)
 8010cac:	429c      	cmp	r4, r3
 8010cae:	d101      	bne.n	8010cb4 <_fflush_r+0x38>
 8010cb0:	68ac      	ldr	r4, [r5, #8]
 8010cb2:	e7f1      	b.n	8010c98 <_fflush_r+0x1c>
 8010cb4:	4b05      	ldr	r3, [pc, #20]	; (8010ccc <_fflush_r+0x50>)
 8010cb6:	429c      	cmp	r4, r3
 8010cb8:	bf08      	it	eq
 8010cba:	68ec      	ldreq	r4, [r5, #12]
 8010cbc:	e7ec      	b.n	8010c98 <_fflush_r+0x1c>
 8010cbe:	2000      	movs	r0, #0
 8010cc0:	bd38      	pop	{r3, r4, r5, pc}
 8010cc2:	bf00      	nop
 8010cc4:	08014518 	.word	0x08014518
 8010cc8:	08014538 	.word	0x08014538
 8010ccc:	080144f8 	.word	0x080144f8

08010cd0 <std>:
 8010cd0:	2300      	movs	r3, #0
 8010cd2:	b510      	push	{r4, lr}
 8010cd4:	4604      	mov	r4, r0
 8010cd6:	e9c0 3300 	strd	r3, r3, [r0]
 8010cda:	6083      	str	r3, [r0, #8]
 8010cdc:	8181      	strh	r1, [r0, #12]
 8010cde:	6643      	str	r3, [r0, #100]	; 0x64
 8010ce0:	81c2      	strh	r2, [r0, #14]
 8010ce2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8010ce6:	6183      	str	r3, [r0, #24]
 8010ce8:	4619      	mov	r1, r3
 8010cea:	2208      	movs	r2, #8
 8010cec:	305c      	adds	r0, #92	; 0x5c
 8010cee:	f7fe fb15 	bl	800f31c <memset>
 8010cf2:	4b05      	ldr	r3, [pc, #20]	; (8010d08 <std+0x38>)
 8010cf4:	6263      	str	r3, [r4, #36]	; 0x24
 8010cf6:	4b05      	ldr	r3, [pc, #20]	; (8010d0c <std+0x3c>)
 8010cf8:	62a3      	str	r3, [r4, #40]	; 0x28
 8010cfa:	4b05      	ldr	r3, [pc, #20]	; (8010d10 <std+0x40>)
 8010cfc:	62e3      	str	r3, [r4, #44]	; 0x2c
 8010cfe:	4b05      	ldr	r3, [pc, #20]	; (8010d14 <std+0x44>)
 8010d00:	6224      	str	r4, [r4, #32]
 8010d02:	6323      	str	r3, [r4, #48]	; 0x30
 8010d04:	bd10      	pop	{r4, pc}
 8010d06:	bf00      	nop
 8010d08:	08011bd5 	.word	0x08011bd5
 8010d0c:	08011bf7 	.word	0x08011bf7
 8010d10:	08011c2f 	.word	0x08011c2f
 8010d14:	08011c53 	.word	0x08011c53

08010d18 <_cleanup_r>:
 8010d18:	4901      	ldr	r1, [pc, #4]	; (8010d20 <_cleanup_r+0x8>)
 8010d1a:	f000 b885 	b.w	8010e28 <_fwalk_reent>
 8010d1e:	bf00      	nop
 8010d20:	08010c7d 	.word	0x08010c7d

08010d24 <__sfmoreglue>:
 8010d24:	b570      	push	{r4, r5, r6, lr}
 8010d26:	1e4a      	subs	r2, r1, #1
 8010d28:	2568      	movs	r5, #104	; 0x68
 8010d2a:	4355      	muls	r5, r2
 8010d2c:	460e      	mov	r6, r1
 8010d2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8010d32:	f000 fc53 	bl	80115dc <_malloc_r>
 8010d36:	4604      	mov	r4, r0
 8010d38:	b140      	cbz	r0, 8010d4c <__sfmoreglue+0x28>
 8010d3a:	2100      	movs	r1, #0
 8010d3c:	e9c0 1600 	strd	r1, r6, [r0]
 8010d40:	300c      	adds	r0, #12
 8010d42:	60a0      	str	r0, [r4, #8]
 8010d44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8010d48:	f7fe fae8 	bl	800f31c <memset>
 8010d4c:	4620      	mov	r0, r4
 8010d4e:	bd70      	pop	{r4, r5, r6, pc}

08010d50 <__sinit>:
 8010d50:	6983      	ldr	r3, [r0, #24]
 8010d52:	b510      	push	{r4, lr}
 8010d54:	4604      	mov	r4, r0
 8010d56:	bb33      	cbnz	r3, 8010da6 <__sinit+0x56>
 8010d58:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8010d5c:	6503      	str	r3, [r0, #80]	; 0x50
 8010d5e:	4b12      	ldr	r3, [pc, #72]	; (8010da8 <__sinit+0x58>)
 8010d60:	4a12      	ldr	r2, [pc, #72]	; (8010dac <__sinit+0x5c>)
 8010d62:	681b      	ldr	r3, [r3, #0]
 8010d64:	6282      	str	r2, [r0, #40]	; 0x28
 8010d66:	4298      	cmp	r0, r3
 8010d68:	bf04      	itt	eq
 8010d6a:	2301      	moveq	r3, #1
 8010d6c:	6183      	streq	r3, [r0, #24]
 8010d6e:	f000 f81f 	bl	8010db0 <__sfp>
 8010d72:	6060      	str	r0, [r4, #4]
 8010d74:	4620      	mov	r0, r4
 8010d76:	f000 f81b 	bl	8010db0 <__sfp>
 8010d7a:	60a0      	str	r0, [r4, #8]
 8010d7c:	4620      	mov	r0, r4
 8010d7e:	f000 f817 	bl	8010db0 <__sfp>
 8010d82:	2200      	movs	r2, #0
 8010d84:	60e0      	str	r0, [r4, #12]
 8010d86:	2104      	movs	r1, #4
 8010d88:	6860      	ldr	r0, [r4, #4]
 8010d8a:	f7ff ffa1 	bl	8010cd0 <std>
 8010d8e:	2201      	movs	r2, #1
 8010d90:	2109      	movs	r1, #9
 8010d92:	68a0      	ldr	r0, [r4, #8]
 8010d94:	f7ff ff9c 	bl	8010cd0 <std>
 8010d98:	2202      	movs	r2, #2
 8010d9a:	2112      	movs	r1, #18
 8010d9c:	68e0      	ldr	r0, [r4, #12]
 8010d9e:	f7ff ff97 	bl	8010cd0 <std>
 8010da2:	2301      	movs	r3, #1
 8010da4:	61a3      	str	r3, [r4, #24]
 8010da6:	bd10      	pop	{r4, pc}
 8010da8:	080144b4 	.word	0x080144b4
 8010dac:	08010d19 	.word	0x08010d19

08010db0 <__sfp>:
 8010db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010db2:	4b1b      	ldr	r3, [pc, #108]	; (8010e20 <__sfp+0x70>)
 8010db4:	681e      	ldr	r6, [r3, #0]
 8010db6:	69b3      	ldr	r3, [r6, #24]
 8010db8:	4607      	mov	r7, r0
 8010dba:	b913      	cbnz	r3, 8010dc2 <__sfp+0x12>
 8010dbc:	4630      	mov	r0, r6
 8010dbe:	f7ff ffc7 	bl	8010d50 <__sinit>
 8010dc2:	3648      	adds	r6, #72	; 0x48
 8010dc4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8010dc8:	3b01      	subs	r3, #1
 8010dca:	d503      	bpl.n	8010dd4 <__sfp+0x24>
 8010dcc:	6833      	ldr	r3, [r6, #0]
 8010dce:	b133      	cbz	r3, 8010dde <__sfp+0x2e>
 8010dd0:	6836      	ldr	r6, [r6, #0]
 8010dd2:	e7f7      	b.n	8010dc4 <__sfp+0x14>
 8010dd4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8010dd8:	b16d      	cbz	r5, 8010df6 <__sfp+0x46>
 8010dda:	3468      	adds	r4, #104	; 0x68
 8010ddc:	e7f4      	b.n	8010dc8 <__sfp+0x18>
 8010dde:	2104      	movs	r1, #4
 8010de0:	4638      	mov	r0, r7
 8010de2:	f7ff ff9f 	bl	8010d24 <__sfmoreglue>
 8010de6:	6030      	str	r0, [r6, #0]
 8010de8:	2800      	cmp	r0, #0
 8010dea:	d1f1      	bne.n	8010dd0 <__sfp+0x20>
 8010dec:	230c      	movs	r3, #12
 8010dee:	603b      	str	r3, [r7, #0]
 8010df0:	4604      	mov	r4, r0
 8010df2:	4620      	mov	r0, r4
 8010df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010df6:	4b0b      	ldr	r3, [pc, #44]	; (8010e24 <__sfp+0x74>)
 8010df8:	6665      	str	r5, [r4, #100]	; 0x64
 8010dfa:	e9c4 5500 	strd	r5, r5, [r4]
 8010dfe:	60a5      	str	r5, [r4, #8]
 8010e00:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8010e04:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8010e08:	2208      	movs	r2, #8
 8010e0a:	4629      	mov	r1, r5
 8010e0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8010e10:	f7fe fa84 	bl	800f31c <memset>
 8010e14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8010e18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8010e1c:	e7e9      	b.n	8010df2 <__sfp+0x42>
 8010e1e:	bf00      	nop
 8010e20:	080144b4 	.word	0x080144b4
 8010e24:	ffff0001 	.word	0xffff0001

08010e28 <_fwalk_reent>:
 8010e28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010e2c:	4680      	mov	r8, r0
 8010e2e:	4689      	mov	r9, r1
 8010e30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8010e34:	2600      	movs	r6, #0
 8010e36:	b914      	cbnz	r4, 8010e3e <_fwalk_reent+0x16>
 8010e38:	4630      	mov	r0, r6
 8010e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010e3e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8010e42:	3f01      	subs	r7, #1
 8010e44:	d501      	bpl.n	8010e4a <_fwalk_reent+0x22>
 8010e46:	6824      	ldr	r4, [r4, #0]
 8010e48:	e7f5      	b.n	8010e36 <_fwalk_reent+0xe>
 8010e4a:	89ab      	ldrh	r3, [r5, #12]
 8010e4c:	2b01      	cmp	r3, #1
 8010e4e:	d907      	bls.n	8010e60 <_fwalk_reent+0x38>
 8010e50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8010e54:	3301      	adds	r3, #1
 8010e56:	d003      	beq.n	8010e60 <_fwalk_reent+0x38>
 8010e58:	4629      	mov	r1, r5
 8010e5a:	4640      	mov	r0, r8
 8010e5c:	47c8      	blx	r9
 8010e5e:	4306      	orrs	r6, r0
 8010e60:	3568      	adds	r5, #104	; 0x68
 8010e62:	e7ee      	b.n	8010e42 <_fwalk_reent+0x1a>

08010e64 <_localeconv_r>:
 8010e64:	4b04      	ldr	r3, [pc, #16]	; (8010e78 <_localeconv_r+0x14>)
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	6a18      	ldr	r0, [r3, #32]
 8010e6a:	4b04      	ldr	r3, [pc, #16]	; (8010e7c <_localeconv_r+0x18>)
 8010e6c:	2800      	cmp	r0, #0
 8010e6e:	bf08      	it	eq
 8010e70:	4618      	moveq	r0, r3
 8010e72:	30f0      	adds	r0, #240	; 0xf0
 8010e74:	4770      	bx	lr
 8010e76:	bf00      	nop
 8010e78:	20001c34 	.word	0x20001c34
 8010e7c:	20001c98 	.word	0x20001c98

08010e80 <__swhatbuf_r>:
 8010e80:	b570      	push	{r4, r5, r6, lr}
 8010e82:	460e      	mov	r6, r1
 8010e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010e88:	2900      	cmp	r1, #0
 8010e8a:	b096      	sub	sp, #88	; 0x58
 8010e8c:	4614      	mov	r4, r2
 8010e8e:	461d      	mov	r5, r3
 8010e90:	da07      	bge.n	8010ea2 <__swhatbuf_r+0x22>
 8010e92:	2300      	movs	r3, #0
 8010e94:	602b      	str	r3, [r5, #0]
 8010e96:	89b3      	ldrh	r3, [r6, #12]
 8010e98:	061a      	lsls	r2, r3, #24
 8010e9a:	d410      	bmi.n	8010ebe <__swhatbuf_r+0x3e>
 8010e9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010ea0:	e00e      	b.n	8010ec0 <__swhatbuf_r+0x40>
 8010ea2:	466a      	mov	r2, sp
 8010ea4:	f000 fefc 	bl	8011ca0 <_fstat_r>
 8010ea8:	2800      	cmp	r0, #0
 8010eaa:	dbf2      	blt.n	8010e92 <__swhatbuf_r+0x12>
 8010eac:	9a01      	ldr	r2, [sp, #4]
 8010eae:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8010eb2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8010eb6:	425a      	negs	r2, r3
 8010eb8:	415a      	adcs	r2, r3
 8010eba:	602a      	str	r2, [r5, #0]
 8010ebc:	e7ee      	b.n	8010e9c <__swhatbuf_r+0x1c>
 8010ebe:	2340      	movs	r3, #64	; 0x40
 8010ec0:	2000      	movs	r0, #0
 8010ec2:	6023      	str	r3, [r4, #0]
 8010ec4:	b016      	add	sp, #88	; 0x58
 8010ec6:	bd70      	pop	{r4, r5, r6, pc}

08010ec8 <__smakebuf_r>:
 8010ec8:	898b      	ldrh	r3, [r1, #12]
 8010eca:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8010ecc:	079d      	lsls	r5, r3, #30
 8010ece:	4606      	mov	r6, r0
 8010ed0:	460c      	mov	r4, r1
 8010ed2:	d507      	bpl.n	8010ee4 <__smakebuf_r+0x1c>
 8010ed4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8010ed8:	6023      	str	r3, [r4, #0]
 8010eda:	6123      	str	r3, [r4, #16]
 8010edc:	2301      	movs	r3, #1
 8010ede:	6163      	str	r3, [r4, #20]
 8010ee0:	b002      	add	sp, #8
 8010ee2:	bd70      	pop	{r4, r5, r6, pc}
 8010ee4:	ab01      	add	r3, sp, #4
 8010ee6:	466a      	mov	r2, sp
 8010ee8:	f7ff ffca 	bl	8010e80 <__swhatbuf_r>
 8010eec:	9900      	ldr	r1, [sp, #0]
 8010eee:	4605      	mov	r5, r0
 8010ef0:	4630      	mov	r0, r6
 8010ef2:	f000 fb73 	bl	80115dc <_malloc_r>
 8010ef6:	b948      	cbnz	r0, 8010f0c <__smakebuf_r+0x44>
 8010ef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010efc:	059a      	lsls	r2, r3, #22
 8010efe:	d4ef      	bmi.n	8010ee0 <__smakebuf_r+0x18>
 8010f00:	f023 0303 	bic.w	r3, r3, #3
 8010f04:	f043 0302 	orr.w	r3, r3, #2
 8010f08:	81a3      	strh	r3, [r4, #12]
 8010f0a:	e7e3      	b.n	8010ed4 <__smakebuf_r+0xc>
 8010f0c:	4b0d      	ldr	r3, [pc, #52]	; (8010f44 <__smakebuf_r+0x7c>)
 8010f0e:	62b3      	str	r3, [r6, #40]	; 0x28
 8010f10:	89a3      	ldrh	r3, [r4, #12]
 8010f12:	6020      	str	r0, [r4, #0]
 8010f14:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010f18:	81a3      	strh	r3, [r4, #12]
 8010f1a:	9b00      	ldr	r3, [sp, #0]
 8010f1c:	6163      	str	r3, [r4, #20]
 8010f1e:	9b01      	ldr	r3, [sp, #4]
 8010f20:	6120      	str	r0, [r4, #16]
 8010f22:	b15b      	cbz	r3, 8010f3c <__smakebuf_r+0x74>
 8010f24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010f28:	4630      	mov	r0, r6
 8010f2a:	f000 fecb 	bl	8011cc4 <_isatty_r>
 8010f2e:	b128      	cbz	r0, 8010f3c <__smakebuf_r+0x74>
 8010f30:	89a3      	ldrh	r3, [r4, #12]
 8010f32:	f023 0303 	bic.w	r3, r3, #3
 8010f36:	f043 0301 	orr.w	r3, r3, #1
 8010f3a:	81a3      	strh	r3, [r4, #12]
 8010f3c:	89a3      	ldrh	r3, [r4, #12]
 8010f3e:	431d      	orrs	r5, r3
 8010f40:	81a5      	strh	r5, [r4, #12]
 8010f42:	e7cd      	b.n	8010ee0 <__smakebuf_r+0x18>
 8010f44:	08010d19 	.word	0x08010d19

08010f48 <malloc>:
 8010f48:	4b02      	ldr	r3, [pc, #8]	; (8010f54 <malloc+0xc>)
 8010f4a:	4601      	mov	r1, r0
 8010f4c:	6818      	ldr	r0, [r3, #0]
 8010f4e:	f000 bb45 	b.w	80115dc <_malloc_r>
 8010f52:	bf00      	nop
 8010f54:	20001c34 	.word	0x20001c34

08010f58 <memcpy>:
 8010f58:	b510      	push	{r4, lr}
 8010f5a:	1e43      	subs	r3, r0, #1
 8010f5c:	440a      	add	r2, r1
 8010f5e:	4291      	cmp	r1, r2
 8010f60:	d100      	bne.n	8010f64 <memcpy+0xc>
 8010f62:	bd10      	pop	{r4, pc}
 8010f64:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010f68:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010f6c:	e7f7      	b.n	8010f5e <memcpy+0x6>

08010f6e <_Balloc>:
 8010f6e:	b570      	push	{r4, r5, r6, lr}
 8010f70:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010f72:	4604      	mov	r4, r0
 8010f74:	460e      	mov	r6, r1
 8010f76:	b93d      	cbnz	r5, 8010f88 <_Balloc+0x1a>
 8010f78:	2010      	movs	r0, #16
 8010f7a:	f7ff ffe5 	bl	8010f48 <malloc>
 8010f7e:	6260      	str	r0, [r4, #36]	; 0x24
 8010f80:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010f84:	6005      	str	r5, [r0, #0]
 8010f86:	60c5      	str	r5, [r0, #12]
 8010f88:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010f8a:	68eb      	ldr	r3, [r5, #12]
 8010f8c:	b183      	cbz	r3, 8010fb0 <_Balloc+0x42>
 8010f8e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010f90:	68db      	ldr	r3, [r3, #12]
 8010f92:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010f96:	b9b8      	cbnz	r0, 8010fc8 <_Balloc+0x5a>
 8010f98:	2101      	movs	r1, #1
 8010f9a:	fa01 f506 	lsl.w	r5, r1, r6
 8010f9e:	1d6a      	adds	r2, r5, #5
 8010fa0:	0092      	lsls	r2, r2, #2
 8010fa2:	4620      	mov	r0, r4
 8010fa4:	f000 fabe 	bl	8011524 <_calloc_r>
 8010fa8:	b160      	cbz	r0, 8010fc4 <_Balloc+0x56>
 8010faa:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8010fae:	e00e      	b.n	8010fce <_Balloc+0x60>
 8010fb0:	2221      	movs	r2, #33	; 0x21
 8010fb2:	2104      	movs	r1, #4
 8010fb4:	4620      	mov	r0, r4
 8010fb6:	f000 fab5 	bl	8011524 <_calloc_r>
 8010fba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010fbc:	60e8      	str	r0, [r5, #12]
 8010fbe:	68db      	ldr	r3, [r3, #12]
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d1e4      	bne.n	8010f8e <_Balloc+0x20>
 8010fc4:	2000      	movs	r0, #0
 8010fc6:	bd70      	pop	{r4, r5, r6, pc}
 8010fc8:	6802      	ldr	r2, [r0, #0]
 8010fca:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8010fce:	2300      	movs	r3, #0
 8010fd0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010fd4:	e7f7      	b.n	8010fc6 <_Balloc+0x58>

08010fd6 <_Bfree>:
 8010fd6:	b570      	push	{r4, r5, r6, lr}
 8010fd8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010fda:	4606      	mov	r6, r0
 8010fdc:	460d      	mov	r5, r1
 8010fde:	b93c      	cbnz	r4, 8010ff0 <_Bfree+0x1a>
 8010fe0:	2010      	movs	r0, #16
 8010fe2:	f7ff ffb1 	bl	8010f48 <malloc>
 8010fe6:	6270      	str	r0, [r6, #36]	; 0x24
 8010fe8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010fec:	6004      	str	r4, [r0, #0]
 8010fee:	60c4      	str	r4, [r0, #12]
 8010ff0:	b13d      	cbz	r5, 8011002 <_Bfree+0x2c>
 8010ff2:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010ff4:	686a      	ldr	r2, [r5, #4]
 8010ff6:	68db      	ldr	r3, [r3, #12]
 8010ff8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010ffc:	6029      	str	r1, [r5, #0]
 8010ffe:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8011002:	bd70      	pop	{r4, r5, r6, pc}

08011004 <__multadd>:
 8011004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011008:	690d      	ldr	r5, [r1, #16]
 801100a:	461f      	mov	r7, r3
 801100c:	4606      	mov	r6, r0
 801100e:	460c      	mov	r4, r1
 8011010:	f101 0c14 	add.w	ip, r1, #20
 8011014:	2300      	movs	r3, #0
 8011016:	f8dc 0000 	ldr.w	r0, [ip]
 801101a:	b281      	uxth	r1, r0
 801101c:	fb02 7101 	mla	r1, r2, r1, r7
 8011020:	0c0f      	lsrs	r7, r1, #16
 8011022:	0c00      	lsrs	r0, r0, #16
 8011024:	fb02 7000 	mla	r0, r2, r0, r7
 8011028:	b289      	uxth	r1, r1
 801102a:	3301      	adds	r3, #1
 801102c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8011030:	429d      	cmp	r5, r3
 8011032:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8011036:	f84c 1b04 	str.w	r1, [ip], #4
 801103a:	dcec      	bgt.n	8011016 <__multadd+0x12>
 801103c:	b1d7      	cbz	r7, 8011074 <__multadd+0x70>
 801103e:	68a3      	ldr	r3, [r4, #8]
 8011040:	42ab      	cmp	r3, r5
 8011042:	dc12      	bgt.n	801106a <__multadd+0x66>
 8011044:	6861      	ldr	r1, [r4, #4]
 8011046:	4630      	mov	r0, r6
 8011048:	3101      	adds	r1, #1
 801104a:	f7ff ff90 	bl	8010f6e <_Balloc>
 801104e:	6922      	ldr	r2, [r4, #16]
 8011050:	3202      	adds	r2, #2
 8011052:	f104 010c 	add.w	r1, r4, #12
 8011056:	4680      	mov	r8, r0
 8011058:	0092      	lsls	r2, r2, #2
 801105a:	300c      	adds	r0, #12
 801105c:	f7ff ff7c 	bl	8010f58 <memcpy>
 8011060:	4621      	mov	r1, r4
 8011062:	4630      	mov	r0, r6
 8011064:	f7ff ffb7 	bl	8010fd6 <_Bfree>
 8011068:	4644      	mov	r4, r8
 801106a:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801106e:	3501      	adds	r5, #1
 8011070:	615f      	str	r7, [r3, #20]
 8011072:	6125      	str	r5, [r4, #16]
 8011074:	4620      	mov	r0, r4
 8011076:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801107a <__hi0bits>:
 801107a:	0c02      	lsrs	r2, r0, #16
 801107c:	0412      	lsls	r2, r2, #16
 801107e:	4603      	mov	r3, r0
 8011080:	b9b2      	cbnz	r2, 80110b0 <__hi0bits+0x36>
 8011082:	0403      	lsls	r3, r0, #16
 8011084:	2010      	movs	r0, #16
 8011086:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801108a:	bf04      	itt	eq
 801108c:	021b      	lsleq	r3, r3, #8
 801108e:	3008      	addeq	r0, #8
 8011090:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011094:	bf04      	itt	eq
 8011096:	011b      	lsleq	r3, r3, #4
 8011098:	3004      	addeq	r0, #4
 801109a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 801109e:	bf04      	itt	eq
 80110a0:	009b      	lsleq	r3, r3, #2
 80110a2:	3002      	addeq	r0, #2
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	db06      	blt.n	80110b6 <__hi0bits+0x3c>
 80110a8:	005b      	lsls	r3, r3, #1
 80110aa:	d503      	bpl.n	80110b4 <__hi0bits+0x3a>
 80110ac:	3001      	adds	r0, #1
 80110ae:	4770      	bx	lr
 80110b0:	2000      	movs	r0, #0
 80110b2:	e7e8      	b.n	8011086 <__hi0bits+0xc>
 80110b4:	2020      	movs	r0, #32
 80110b6:	4770      	bx	lr

080110b8 <__lo0bits>:
 80110b8:	6803      	ldr	r3, [r0, #0]
 80110ba:	f013 0207 	ands.w	r2, r3, #7
 80110be:	4601      	mov	r1, r0
 80110c0:	d00b      	beq.n	80110da <__lo0bits+0x22>
 80110c2:	07da      	lsls	r2, r3, #31
 80110c4:	d423      	bmi.n	801110e <__lo0bits+0x56>
 80110c6:	0798      	lsls	r0, r3, #30
 80110c8:	bf49      	itett	mi
 80110ca:	085b      	lsrmi	r3, r3, #1
 80110cc:	089b      	lsrpl	r3, r3, #2
 80110ce:	2001      	movmi	r0, #1
 80110d0:	600b      	strmi	r3, [r1, #0]
 80110d2:	bf5c      	itt	pl
 80110d4:	600b      	strpl	r3, [r1, #0]
 80110d6:	2002      	movpl	r0, #2
 80110d8:	4770      	bx	lr
 80110da:	b298      	uxth	r0, r3
 80110dc:	b9a8      	cbnz	r0, 801110a <__lo0bits+0x52>
 80110de:	0c1b      	lsrs	r3, r3, #16
 80110e0:	2010      	movs	r0, #16
 80110e2:	f013 0fff 	tst.w	r3, #255	; 0xff
 80110e6:	bf04      	itt	eq
 80110e8:	0a1b      	lsreq	r3, r3, #8
 80110ea:	3008      	addeq	r0, #8
 80110ec:	071a      	lsls	r2, r3, #28
 80110ee:	bf04      	itt	eq
 80110f0:	091b      	lsreq	r3, r3, #4
 80110f2:	3004      	addeq	r0, #4
 80110f4:	079a      	lsls	r2, r3, #30
 80110f6:	bf04      	itt	eq
 80110f8:	089b      	lsreq	r3, r3, #2
 80110fa:	3002      	addeq	r0, #2
 80110fc:	07da      	lsls	r2, r3, #31
 80110fe:	d402      	bmi.n	8011106 <__lo0bits+0x4e>
 8011100:	085b      	lsrs	r3, r3, #1
 8011102:	d006      	beq.n	8011112 <__lo0bits+0x5a>
 8011104:	3001      	adds	r0, #1
 8011106:	600b      	str	r3, [r1, #0]
 8011108:	4770      	bx	lr
 801110a:	4610      	mov	r0, r2
 801110c:	e7e9      	b.n	80110e2 <__lo0bits+0x2a>
 801110e:	2000      	movs	r0, #0
 8011110:	4770      	bx	lr
 8011112:	2020      	movs	r0, #32
 8011114:	4770      	bx	lr

08011116 <__i2b>:
 8011116:	b510      	push	{r4, lr}
 8011118:	460c      	mov	r4, r1
 801111a:	2101      	movs	r1, #1
 801111c:	f7ff ff27 	bl	8010f6e <_Balloc>
 8011120:	2201      	movs	r2, #1
 8011122:	6144      	str	r4, [r0, #20]
 8011124:	6102      	str	r2, [r0, #16]
 8011126:	bd10      	pop	{r4, pc}

08011128 <__multiply>:
 8011128:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801112c:	4614      	mov	r4, r2
 801112e:	690a      	ldr	r2, [r1, #16]
 8011130:	6923      	ldr	r3, [r4, #16]
 8011132:	429a      	cmp	r2, r3
 8011134:	bfb8      	it	lt
 8011136:	460b      	movlt	r3, r1
 8011138:	4688      	mov	r8, r1
 801113a:	bfbc      	itt	lt
 801113c:	46a0      	movlt	r8, r4
 801113e:	461c      	movlt	r4, r3
 8011140:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8011144:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8011148:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801114c:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8011150:	eb07 0609 	add.w	r6, r7, r9
 8011154:	42b3      	cmp	r3, r6
 8011156:	bfb8      	it	lt
 8011158:	3101      	addlt	r1, #1
 801115a:	f7ff ff08 	bl	8010f6e <_Balloc>
 801115e:	f100 0514 	add.w	r5, r0, #20
 8011162:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8011166:	462b      	mov	r3, r5
 8011168:	2200      	movs	r2, #0
 801116a:	4573      	cmp	r3, lr
 801116c:	d316      	bcc.n	801119c <__multiply+0x74>
 801116e:	f104 0214 	add.w	r2, r4, #20
 8011172:	f108 0114 	add.w	r1, r8, #20
 8011176:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801117a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 801117e:	9300      	str	r3, [sp, #0]
 8011180:	9b00      	ldr	r3, [sp, #0]
 8011182:	9201      	str	r2, [sp, #4]
 8011184:	4293      	cmp	r3, r2
 8011186:	d80c      	bhi.n	80111a2 <__multiply+0x7a>
 8011188:	2e00      	cmp	r6, #0
 801118a:	dd03      	ble.n	8011194 <__multiply+0x6c>
 801118c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8011190:	2b00      	cmp	r3, #0
 8011192:	d05d      	beq.n	8011250 <__multiply+0x128>
 8011194:	6106      	str	r6, [r0, #16]
 8011196:	b003      	add	sp, #12
 8011198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801119c:	f843 2b04 	str.w	r2, [r3], #4
 80111a0:	e7e3      	b.n	801116a <__multiply+0x42>
 80111a2:	f8b2 b000 	ldrh.w	fp, [r2]
 80111a6:	f1bb 0f00 	cmp.w	fp, #0
 80111aa:	d023      	beq.n	80111f4 <__multiply+0xcc>
 80111ac:	4689      	mov	r9, r1
 80111ae:	46ac      	mov	ip, r5
 80111b0:	f04f 0800 	mov.w	r8, #0
 80111b4:	f859 4b04 	ldr.w	r4, [r9], #4
 80111b8:	f8dc a000 	ldr.w	sl, [ip]
 80111bc:	b2a3      	uxth	r3, r4
 80111be:	fa1f fa8a 	uxth.w	sl, sl
 80111c2:	fb0b a303 	mla	r3, fp, r3, sl
 80111c6:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80111ca:	f8dc 4000 	ldr.w	r4, [ip]
 80111ce:	4443      	add	r3, r8
 80111d0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80111d4:	fb0b 840a 	mla	r4, fp, sl, r8
 80111d8:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80111dc:	46e2      	mov	sl, ip
 80111de:	b29b      	uxth	r3, r3
 80111e0:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80111e4:	454f      	cmp	r7, r9
 80111e6:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80111ea:	f84a 3b04 	str.w	r3, [sl], #4
 80111ee:	d82b      	bhi.n	8011248 <__multiply+0x120>
 80111f0:	f8cc 8004 	str.w	r8, [ip, #4]
 80111f4:	9b01      	ldr	r3, [sp, #4]
 80111f6:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 80111fa:	3204      	adds	r2, #4
 80111fc:	f1ba 0f00 	cmp.w	sl, #0
 8011200:	d020      	beq.n	8011244 <__multiply+0x11c>
 8011202:	682b      	ldr	r3, [r5, #0]
 8011204:	4689      	mov	r9, r1
 8011206:	46a8      	mov	r8, r5
 8011208:	f04f 0b00 	mov.w	fp, #0
 801120c:	f8b9 c000 	ldrh.w	ip, [r9]
 8011210:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8011214:	fb0a 440c 	mla	r4, sl, ip, r4
 8011218:	445c      	add	r4, fp
 801121a:	46c4      	mov	ip, r8
 801121c:	b29b      	uxth	r3, r3
 801121e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8011222:	f84c 3b04 	str.w	r3, [ip], #4
 8011226:	f859 3b04 	ldr.w	r3, [r9], #4
 801122a:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 801122e:	0c1b      	lsrs	r3, r3, #16
 8011230:	fb0a b303 	mla	r3, sl, r3, fp
 8011234:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8011238:	454f      	cmp	r7, r9
 801123a:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 801123e:	d805      	bhi.n	801124c <__multiply+0x124>
 8011240:	f8c8 3004 	str.w	r3, [r8, #4]
 8011244:	3504      	adds	r5, #4
 8011246:	e79b      	b.n	8011180 <__multiply+0x58>
 8011248:	46d4      	mov	ip, sl
 801124a:	e7b3      	b.n	80111b4 <__multiply+0x8c>
 801124c:	46e0      	mov	r8, ip
 801124e:	e7dd      	b.n	801120c <__multiply+0xe4>
 8011250:	3e01      	subs	r6, #1
 8011252:	e799      	b.n	8011188 <__multiply+0x60>

08011254 <__pow5mult>:
 8011254:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011258:	4615      	mov	r5, r2
 801125a:	f012 0203 	ands.w	r2, r2, #3
 801125e:	4606      	mov	r6, r0
 8011260:	460f      	mov	r7, r1
 8011262:	d007      	beq.n	8011274 <__pow5mult+0x20>
 8011264:	3a01      	subs	r2, #1
 8011266:	4c21      	ldr	r4, [pc, #132]	; (80112ec <__pow5mult+0x98>)
 8011268:	2300      	movs	r3, #0
 801126a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801126e:	f7ff fec9 	bl	8011004 <__multadd>
 8011272:	4607      	mov	r7, r0
 8011274:	10ad      	asrs	r5, r5, #2
 8011276:	d035      	beq.n	80112e4 <__pow5mult+0x90>
 8011278:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801127a:	b93c      	cbnz	r4, 801128c <__pow5mult+0x38>
 801127c:	2010      	movs	r0, #16
 801127e:	f7ff fe63 	bl	8010f48 <malloc>
 8011282:	6270      	str	r0, [r6, #36]	; 0x24
 8011284:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011288:	6004      	str	r4, [r0, #0]
 801128a:	60c4      	str	r4, [r0, #12]
 801128c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011290:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011294:	b94c      	cbnz	r4, 80112aa <__pow5mult+0x56>
 8011296:	f240 2171 	movw	r1, #625	; 0x271
 801129a:	4630      	mov	r0, r6
 801129c:	f7ff ff3b 	bl	8011116 <__i2b>
 80112a0:	2300      	movs	r3, #0
 80112a2:	f8c8 0008 	str.w	r0, [r8, #8]
 80112a6:	4604      	mov	r4, r0
 80112a8:	6003      	str	r3, [r0, #0]
 80112aa:	f04f 0800 	mov.w	r8, #0
 80112ae:	07eb      	lsls	r3, r5, #31
 80112b0:	d50a      	bpl.n	80112c8 <__pow5mult+0x74>
 80112b2:	4639      	mov	r1, r7
 80112b4:	4622      	mov	r2, r4
 80112b6:	4630      	mov	r0, r6
 80112b8:	f7ff ff36 	bl	8011128 <__multiply>
 80112bc:	4639      	mov	r1, r7
 80112be:	4681      	mov	r9, r0
 80112c0:	4630      	mov	r0, r6
 80112c2:	f7ff fe88 	bl	8010fd6 <_Bfree>
 80112c6:	464f      	mov	r7, r9
 80112c8:	106d      	asrs	r5, r5, #1
 80112ca:	d00b      	beq.n	80112e4 <__pow5mult+0x90>
 80112cc:	6820      	ldr	r0, [r4, #0]
 80112ce:	b938      	cbnz	r0, 80112e0 <__pow5mult+0x8c>
 80112d0:	4622      	mov	r2, r4
 80112d2:	4621      	mov	r1, r4
 80112d4:	4630      	mov	r0, r6
 80112d6:	f7ff ff27 	bl	8011128 <__multiply>
 80112da:	6020      	str	r0, [r4, #0]
 80112dc:	f8c0 8000 	str.w	r8, [r0]
 80112e0:	4604      	mov	r4, r0
 80112e2:	e7e4      	b.n	80112ae <__pow5mult+0x5a>
 80112e4:	4638      	mov	r0, r7
 80112e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80112ea:	bf00      	nop
 80112ec:	08014648 	.word	0x08014648

080112f0 <__lshift>:
 80112f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80112f4:	460c      	mov	r4, r1
 80112f6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80112fa:	6923      	ldr	r3, [r4, #16]
 80112fc:	6849      	ldr	r1, [r1, #4]
 80112fe:	eb0a 0903 	add.w	r9, sl, r3
 8011302:	68a3      	ldr	r3, [r4, #8]
 8011304:	4607      	mov	r7, r0
 8011306:	4616      	mov	r6, r2
 8011308:	f109 0501 	add.w	r5, r9, #1
 801130c:	42ab      	cmp	r3, r5
 801130e:	db32      	blt.n	8011376 <__lshift+0x86>
 8011310:	4638      	mov	r0, r7
 8011312:	f7ff fe2c 	bl	8010f6e <_Balloc>
 8011316:	2300      	movs	r3, #0
 8011318:	4680      	mov	r8, r0
 801131a:	f100 0114 	add.w	r1, r0, #20
 801131e:	461a      	mov	r2, r3
 8011320:	4553      	cmp	r3, sl
 8011322:	db2b      	blt.n	801137c <__lshift+0x8c>
 8011324:	6920      	ldr	r0, [r4, #16]
 8011326:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801132a:	f104 0314 	add.w	r3, r4, #20
 801132e:	f016 021f 	ands.w	r2, r6, #31
 8011332:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011336:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801133a:	d025      	beq.n	8011388 <__lshift+0x98>
 801133c:	f1c2 0e20 	rsb	lr, r2, #32
 8011340:	2000      	movs	r0, #0
 8011342:	681e      	ldr	r6, [r3, #0]
 8011344:	468a      	mov	sl, r1
 8011346:	4096      	lsls	r6, r2
 8011348:	4330      	orrs	r0, r6
 801134a:	f84a 0b04 	str.w	r0, [sl], #4
 801134e:	f853 0b04 	ldr.w	r0, [r3], #4
 8011352:	459c      	cmp	ip, r3
 8011354:	fa20 f00e 	lsr.w	r0, r0, lr
 8011358:	d814      	bhi.n	8011384 <__lshift+0x94>
 801135a:	6048      	str	r0, [r1, #4]
 801135c:	b108      	cbz	r0, 8011362 <__lshift+0x72>
 801135e:	f109 0502 	add.w	r5, r9, #2
 8011362:	3d01      	subs	r5, #1
 8011364:	4638      	mov	r0, r7
 8011366:	f8c8 5010 	str.w	r5, [r8, #16]
 801136a:	4621      	mov	r1, r4
 801136c:	f7ff fe33 	bl	8010fd6 <_Bfree>
 8011370:	4640      	mov	r0, r8
 8011372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011376:	3101      	adds	r1, #1
 8011378:	005b      	lsls	r3, r3, #1
 801137a:	e7c7      	b.n	801130c <__lshift+0x1c>
 801137c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8011380:	3301      	adds	r3, #1
 8011382:	e7cd      	b.n	8011320 <__lshift+0x30>
 8011384:	4651      	mov	r1, sl
 8011386:	e7dc      	b.n	8011342 <__lshift+0x52>
 8011388:	3904      	subs	r1, #4
 801138a:	f853 2b04 	ldr.w	r2, [r3], #4
 801138e:	f841 2f04 	str.w	r2, [r1, #4]!
 8011392:	459c      	cmp	ip, r3
 8011394:	d8f9      	bhi.n	801138a <__lshift+0x9a>
 8011396:	e7e4      	b.n	8011362 <__lshift+0x72>

08011398 <__mcmp>:
 8011398:	6903      	ldr	r3, [r0, #16]
 801139a:	690a      	ldr	r2, [r1, #16]
 801139c:	1a9b      	subs	r3, r3, r2
 801139e:	b530      	push	{r4, r5, lr}
 80113a0:	d10c      	bne.n	80113bc <__mcmp+0x24>
 80113a2:	0092      	lsls	r2, r2, #2
 80113a4:	3014      	adds	r0, #20
 80113a6:	3114      	adds	r1, #20
 80113a8:	1884      	adds	r4, r0, r2
 80113aa:	4411      	add	r1, r2
 80113ac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80113b0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80113b4:	4295      	cmp	r5, r2
 80113b6:	d003      	beq.n	80113c0 <__mcmp+0x28>
 80113b8:	d305      	bcc.n	80113c6 <__mcmp+0x2e>
 80113ba:	2301      	movs	r3, #1
 80113bc:	4618      	mov	r0, r3
 80113be:	bd30      	pop	{r4, r5, pc}
 80113c0:	42a0      	cmp	r0, r4
 80113c2:	d3f3      	bcc.n	80113ac <__mcmp+0x14>
 80113c4:	e7fa      	b.n	80113bc <__mcmp+0x24>
 80113c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80113ca:	e7f7      	b.n	80113bc <__mcmp+0x24>

080113cc <__mdiff>:
 80113cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80113d0:	460d      	mov	r5, r1
 80113d2:	4607      	mov	r7, r0
 80113d4:	4611      	mov	r1, r2
 80113d6:	4628      	mov	r0, r5
 80113d8:	4614      	mov	r4, r2
 80113da:	f7ff ffdd 	bl	8011398 <__mcmp>
 80113de:	1e06      	subs	r6, r0, #0
 80113e0:	d108      	bne.n	80113f4 <__mdiff+0x28>
 80113e2:	4631      	mov	r1, r6
 80113e4:	4638      	mov	r0, r7
 80113e6:	f7ff fdc2 	bl	8010f6e <_Balloc>
 80113ea:	2301      	movs	r3, #1
 80113ec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80113f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80113f4:	bfa4      	itt	ge
 80113f6:	4623      	movge	r3, r4
 80113f8:	462c      	movge	r4, r5
 80113fa:	4638      	mov	r0, r7
 80113fc:	6861      	ldr	r1, [r4, #4]
 80113fe:	bfa6      	itte	ge
 8011400:	461d      	movge	r5, r3
 8011402:	2600      	movge	r6, #0
 8011404:	2601      	movlt	r6, #1
 8011406:	f7ff fdb2 	bl	8010f6e <_Balloc>
 801140a:	692b      	ldr	r3, [r5, #16]
 801140c:	60c6      	str	r6, [r0, #12]
 801140e:	6926      	ldr	r6, [r4, #16]
 8011410:	f105 0914 	add.w	r9, r5, #20
 8011414:	f104 0214 	add.w	r2, r4, #20
 8011418:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 801141c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8011420:	f100 0514 	add.w	r5, r0, #20
 8011424:	f04f 0e00 	mov.w	lr, #0
 8011428:	f852 ab04 	ldr.w	sl, [r2], #4
 801142c:	f859 4b04 	ldr.w	r4, [r9], #4
 8011430:	fa1e f18a 	uxtah	r1, lr, sl
 8011434:	b2a3      	uxth	r3, r4
 8011436:	1ac9      	subs	r1, r1, r3
 8011438:	0c23      	lsrs	r3, r4, #16
 801143a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801143e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8011442:	b289      	uxth	r1, r1
 8011444:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8011448:	45c8      	cmp	r8, r9
 801144a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 801144e:	4694      	mov	ip, r2
 8011450:	f845 3b04 	str.w	r3, [r5], #4
 8011454:	d8e8      	bhi.n	8011428 <__mdiff+0x5c>
 8011456:	45bc      	cmp	ip, r7
 8011458:	d304      	bcc.n	8011464 <__mdiff+0x98>
 801145a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 801145e:	b183      	cbz	r3, 8011482 <__mdiff+0xb6>
 8011460:	6106      	str	r6, [r0, #16]
 8011462:	e7c5      	b.n	80113f0 <__mdiff+0x24>
 8011464:	f85c 1b04 	ldr.w	r1, [ip], #4
 8011468:	fa1e f381 	uxtah	r3, lr, r1
 801146c:	141a      	asrs	r2, r3, #16
 801146e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8011472:	b29b      	uxth	r3, r3
 8011474:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011478:	ea4f 4e22 	mov.w	lr, r2, asr #16
 801147c:	f845 3b04 	str.w	r3, [r5], #4
 8011480:	e7e9      	b.n	8011456 <__mdiff+0x8a>
 8011482:	3e01      	subs	r6, #1
 8011484:	e7e9      	b.n	801145a <__mdiff+0x8e>

08011486 <__d2b>:
 8011486:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801148a:	460e      	mov	r6, r1
 801148c:	2101      	movs	r1, #1
 801148e:	ec59 8b10 	vmov	r8, r9, d0
 8011492:	4615      	mov	r5, r2
 8011494:	f7ff fd6b 	bl	8010f6e <_Balloc>
 8011498:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801149c:	4607      	mov	r7, r0
 801149e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80114a2:	bb34      	cbnz	r4, 80114f2 <__d2b+0x6c>
 80114a4:	9301      	str	r3, [sp, #4]
 80114a6:	f1b8 0300 	subs.w	r3, r8, #0
 80114aa:	d027      	beq.n	80114fc <__d2b+0x76>
 80114ac:	a802      	add	r0, sp, #8
 80114ae:	f840 3d08 	str.w	r3, [r0, #-8]!
 80114b2:	f7ff fe01 	bl	80110b8 <__lo0bits>
 80114b6:	9900      	ldr	r1, [sp, #0]
 80114b8:	b1f0      	cbz	r0, 80114f8 <__d2b+0x72>
 80114ba:	9a01      	ldr	r2, [sp, #4]
 80114bc:	f1c0 0320 	rsb	r3, r0, #32
 80114c0:	fa02 f303 	lsl.w	r3, r2, r3
 80114c4:	430b      	orrs	r3, r1
 80114c6:	40c2      	lsrs	r2, r0
 80114c8:	617b      	str	r3, [r7, #20]
 80114ca:	9201      	str	r2, [sp, #4]
 80114cc:	9b01      	ldr	r3, [sp, #4]
 80114ce:	61bb      	str	r3, [r7, #24]
 80114d0:	2b00      	cmp	r3, #0
 80114d2:	bf14      	ite	ne
 80114d4:	2102      	movne	r1, #2
 80114d6:	2101      	moveq	r1, #1
 80114d8:	6139      	str	r1, [r7, #16]
 80114da:	b1c4      	cbz	r4, 801150e <__d2b+0x88>
 80114dc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80114e0:	4404      	add	r4, r0
 80114e2:	6034      	str	r4, [r6, #0]
 80114e4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80114e8:	6028      	str	r0, [r5, #0]
 80114ea:	4638      	mov	r0, r7
 80114ec:	b003      	add	sp, #12
 80114ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80114f2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80114f6:	e7d5      	b.n	80114a4 <__d2b+0x1e>
 80114f8:	6179      	str	r1, [r7, #20]
 80114fa:	e7e7      	b.n	80114cc <__d2b+0x46>
 80114fc:	a801      	add	r0, sp, #4
 80114fe:	f7ff fddb 	bl	80110b8 <__lo0bits>
 8011502:	9b01      	ldr	r3, [sp, #4]
 8011504:	617b      	str	r3, [r7, #20]
 8011506:	2101      	movs	r1, #1
 8011508:	6139      	str	r1, [r7, #16]
 801150a:	3020      	adds	r0, #32
 801150c:	e7e5      	b.n	80114da <__d2b+0x54>
 801150e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8011512:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011516:	6030      	str	r0, [r6, #0]
 8011518:	6918      	ldr	r0, [r3, #16]
 801151a:	f7ff fdae 	bl	801107a <__hi0bits>
 801151e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8011522:	e7e1      	b.n	80114e8 <__d2b+0x62>

08011524 <_calloc_r>:
 8011524:	b538      	push	{r3, r4, r5, lr}
 8011526:	fb02 f401 	mul.w	r4, r2, r1
 801152a:	4621      	mov	r1, r4
 801152c:	f000 f856 	bl	80115dc <_malloc_r>
 8011530:	4605      	mov	r5, r0
 8011532:	b118      	cbz	r0, 801153c <_calloc_r+0x18>
 8011534:	4622      	mov	r2, r4
 8011536:	2100      	movs	r1, #0
 8011538:	f7fd fef0 	bl	800f31c <memset>
 801153c:	4628      	mov	r0, r5
 801153e:	bd38      	pop	{r3, r4, r5, pc}

08011540 <_free_r>:
 8011540:	b538      	push	{r3, r4, r5, lr}
 8011542:	4605      	mov	r5, r0
 8011544:	2900      	cmp	r1, #0
 8011546:	d045      	beq.n	80115d4 <_free_r+0x94>
 8011548:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801154c:	1f0c      	subs	r4, r1, #4
 801154e:	2b00      	cmp	r3, #0
 8011550:	bfb8      	it	lt
 8011552:	18e4      	addlt	r4, r4, r3
 8011554:	f000 fc03 	bl	8011d5e <__malloc_lock>
 8011558:	4a1f      	ldr	r2, [pc, #124]	; (80115d8 <_free_r+0x98>)
 801155a:	6813      	ldr	r3, [r2, #0]
 801155c:	4610      	mov	r0, r2
 801155e:	b933      	cbnz	r3, 801156e <_free_r+0x2e>
 8011560:	6063      	str	r3, [r4, #4]
 8011562:	6014      	str	r4, [r2, #0]
 8011564:	4628      	mov	r0, r5
 8011566:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801156a:	f000 bbf9 	b.w	8011d60 <__malloc_unlock>
 801156e:	42a3      	cmp	r3, r4
 8011570:	d90c      	bls.n	801158c <_free_r+0x4c>
 8011572:	6821      	ldr	r1, [r4, #0]
 8011574:	1862      	adds	r2, r4, r1
 8011576:	4293      	cmp	r3, r2
 8011578:	bf04      	itt	eq
 801157a:	681a      	ldreq	r2, [r3, #0]
 801157c:	685b      	ldreq	r3, [r3, #4]
 801157e:	6063      	str	r3, [r4, #4]
 8011580:	bf04      	itt	eq
 8011582:	1852      	addeq	r2, r2, r1
 8011584:	6022      	streq	r2, [r4, #0]
 8011586:	6004      	str	r4, [r0, #0]
 8011588:	e7ec      	b.n	8011564 <_free_r+0x24>
 801158a:	4613      	mov	r3, r2
 801158c:	685a      	ldr	r2, [r3, #4]
 801158e:	b10a      	cbz	r2, 8011594 <_free_r+0x54>
 8011590:	42a2      	cmp	r2, r4
 8011592:	d9fa      	bls.n	801158a <_free_r+0x4a>
 8011594:	6819      	ldr	r1, [r3, #0]
 8011596:	1858      	adds	r0, r3, r1
 8011598:	42a0      	cmp	r0, r4
 801159a:	d10b      	bne.n	80115b4 <_free_r+0x74>
 801159c:	6820      	ldr	r0, [r4, #0]
 801159e:	4401      	add	r1, r0
 80115a0:	1858      	adds	r0, r3, r1
 80115a2:	4282      	cmp	r2, r0
 80115a4:	6019      	str	r1, [r3, #0]
 80115a6:	d1dd      	bne.n	8011564 <_free_r+0x24>
 80115a8:	6810      	ldr	r0, [r2, #0]
 80115aa:	6852      	ldr	r2, [r2, #4]
 80115ac:	605a      	str	r2, [r3, #4]
 80115ae:	4401      	add	r1, r0
 80115b0:	6019      	str	r1, [r3, #0]
 80115b2:	e7d7      	b.n	8011564 <_free_r+0x24>
 80115b4:	d902      	bls.n	80115bc <_free_r+0x7c>
 80115b6:	230c      	movs	r3, #12
 80115b8:	602b      	str	r3, [r5, #0]
 80115ba:	e7d3      	b.n	8011564 <_free_r+0x24>
 80115bc:	6820      	ldr	r0, [r4, #0]
 80115be:	1821      	adds	r1, r4, r0
 80115c0:	428a      	cmp	r2, r1
 80115c2:	bf04      	itt	eq
 80115c4:	6811      	ldreq	r1, [r2, #0]
 80115c6:	6852      	ldreq	r2, [r2, #4]
 80115c8:	6062      	str	r2, [r4, #4]
 80115ca:	bf04      	itt	eq
 80115cc:	1809      	addeq	r1, r1, r0
 80115ce:	6021      	streq	r1, [r4, #0]
 80115d0:	605c      	str	r4, [r3, #4]
 80115d2:	e7c7      	b.n	8011564 <_free_r+0x24>
 80115d4:	bd38      	pop	{r3, r4, r5, pc}
 80115d6:	bf00      	nop
 80115d8:	20001ea0 	.word	0x20001ea0

080115dc <_malloc_r>:
 80115dc:	b570      	push	{r4, r5, r6, lr}
 80115de:	1ccd      	adds	r5, r1, #3
 80115e0:	f025 0503 	bic.w	r5, r5, #3
 80115e4:	3508      	adds	r5, #8
 80115e6:	2d0c      	cmp	r5, #12
 80115e8:	bf38      	it	cc
 80115ea:	250c      	movcc	r5, #12
 80115ec:	2d00      	cmp	r5, #0
 80115ee:	4606      	mov	r6, r0
 80115f0:	db01      	blt.n	80115f6 <_malloc_r+0x1a>
 80115f2:	42a9      	cmp	r1, r5
 80115f4:	d903      	bls.n	80115fe <_malloc_r+0x22>
 80115f6:	230c      	movs	r3, #12
 80115f8:	6033      	str	r3, [r6, #0]
 80115fa:	2000      	movs	r0, #0
 80115fc:	bd70      	pop	{r4, r5, r6, pc}
 80115fe:	f000 fbae 	bl	8011d5e <__malloc_lock>
 8011602:	4a21      	ldr	r2, [pc, #132]	; (8011688 <_malloc_r+0xac>)
 8011604:	6814      	ldr	r4, [r2, #0]
 8011606:	4621      	mov	r1, r4
 8011608:	b991      	cbnz	r1, 8011630 <_malloc_r+0x54>
 801160a:	4c20      	ldr	r4, [pc, #128]	; (801168c <_malloc_r+0xb0>)
 801160c:	6823      	ldr	r3, [r4, #0]
 801160e:	b91b      	cbnz	r3, 8011618 <_malloc_r+0x3c>
 8011610:	4630      	mov	r0, r6
 8011612:	f000 facf 	bl	8011bb4 <_sbrk_r>
 8011616:	6020      	str	r0, [r4, #0]
 8011618:	4629      	mov	r1, r5
 801161a:	4630      	mov	r0, r6
 801161c:	f000 faca 	bl	8011bb4 <_sbrk_r>
 8011620:	1c43      	adds	r3, r0, #1
 8011622:	d124      	bne.n	801166e <_malloc_r+0x92>
 8011624:	230c      	movs	r3, #12
 8011626:	6033      	str	r3, [r6, #0]
 8011628:	4630      	mov	r0, r6
 801162a:	f000 fb99 	bl	8011d60 <__malloc_unlock>
 801162e:	e7e4      	b.n	80115fa <_malloc_r+0x1e>
 8011630:	680b      	ldr	r3, [r1, #0]
 8011632:	1b5b      	subs	r3, r3, r5
 8011634:	d418      	bmi.n	8011668 <_malloc_r+0x8c>
 8011636:	2b0b      	cmp	r3, #11
 8011638:	d90f      	bls.n	801165a <_malloc_r+0x7e>
 801163a:	600b      	str	r3, [r1, #0]
 801163c:	50cd      	str	r5, [r1, r3]
 801163e:	18cc      	adds	r4, r1, r3
 8011640:	4630      	mov	r0, r6
 8011642:	f000 fb8d 	bl	8011d60 <__malloc_unlock>
 8011646:	f104 000b 	add.w	r0, r4, #11
 801164a:	1d23      	adds	r3, r4, #4
 801164c:	f020 0007 	bic.w	r0, r0, #7
 8011650:	1ac3      	subs	r3, r0, r3
 8011652:	d0d3      	beq.n	80115fc <_malloc_r+0x20>
 8011654:	425a      	negs	r2, r3
 8011656:	50e2      	str	r2, [r4, r3]
 8011658:	e7d0      	b.n	80115fc <_malloc_r+0x20>
 801165a:	428c      	cmp	r4, r1
 801165c:	684b      	ldr	r3, [r1, #4]
 801165e:	bf16      	itet	ne
 8011660:	6063      	strne	r3, [r4, #4]
 8011662:	6013      	streq	r3, [r2, #0]
 8011664:	460c      	movne	r4, r1
 8011666:	e7eb      	b.n	8011640 <_malloc_r+0x64>
 8011668:	460c      	mov	r4, r1
 801166a:	6849      	ldr	r1, [r1, #4]
 801166c:	e7cc      	b.n	8011608 <_malloc_r+0x2c>
 801166e:	1cc4      	adds	r4, r0, #3
 8011670:	f024 0403 	bic.w	r4, r4, #3
 8011674:	42a0      	cmp	r0, r4
 8011676:	d005      	beq.n	8011684 <_malloc_r+0xa8>
 8011678:	1a21      	subs	r1, r4, r0
 801167a:	4630      	mov	r0, r6
 801167c:	f000 fa9a 	bl	8011bb4 <_sbrk_r>
 8011680:	3001      	adds	r0, #1
 8011682:	d0cf      	beq.n	8011624 <_malloc_r+0x48>
 8011684:	6025      	str	r5, [r4, #0]
 8011686:	e7db      	b.n	8011640 <_malloc_r+0x64>
 8011688:	20001ea0 	.word	0x20001ea0
 801168c:	20001ea4 	.word	0x20001ea4

08011690 <__ssputs_r>:
 8011690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011694:	688e      	ldr	r6, [r1, #8]
 8011696:	429e      	cmp	r6, r3
 8011698:	4682      	mov	sl, r0
 801169a:	460c      	mov	r4, r1
 801169c:	4690      	mov	r8, r2
 801169e:	4699      	mov	r9, r3
 80116a0:	d837      	bhi.n	8011712 <__ssputs_r+0x82>
 80116a2:	898a      	ldrh	r2, [r1, #12]
 80116a4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80116a8:	d031      	beq.n	801170e <__ssputs_r+0x7e>
 80116aa:	6825      	ldr	r5, [r4, #0]
 80116ac:	6909      	ldr	r1, [r1, #16]
 80116ae:	1a6f      	subs	r7, r5, r1
 80116b0:	6965      	ldr	r5, [r4, #20]
 80116b2:	2302      	movs	r3, #2
 80116b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80116b8:	fb95 f5f3 	sdiv	r5, r5, r3
 80116bc:	f109 0301 	add.w	r3, r9, #1
 80116c0:	443b      	add	r3, r7
 80116c2:	429d      	cmp	r5, r3
 80116c4:	bf38      	it	cc
 80116c6:	461d      	movcc	r5, r3
 80116c8:	0553      	lsls	r3, r2, #21
 80116ca:	d530      	bpl.n	801172e <__ssputs_r+0x9e>
 80116cc:	4629      	mov	r1, r5
 80116ce:	f7ff ff85 	bl	80115dc <_malloc_r>
 80116d2:	4606      	mov	r6, r0
 80116d4:	b950      	cbnz	r0, 80116ec <__ssputs_r+0x5c>
 80116d6:	230c      	movs	r3, #12
 80116d8:	f8ca 3000 	str.w	r3, [sl]
 80116dc:	89a3      	ldrh	r3, [r4, #12]
 80116de:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116e2:	81a3      	strh	r3, [r4, #12]
 80116e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80116e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80116ec:	463a      	mov	r2, r7
 80116ee:	6921      	ldr	r1, [r4, #16]
 80116f0:	f7ff fc32 	bl	8010f58 <memcpy>
 80116f4:	89a3      	ldrh	r3, [r4, #12]
 80116f6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80116fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80116fe:	81a3      	strh	r3, [r4, #12]
 8011700:	6126      	str	r6, [r4, #16]
 8011702:	6165      	str	r5, [r4, #20]
 8011704:	443e      	add	r6, r7
 8011706:	1bed      	subs	r5, r5, r7
 8011708:	6026      	str	r6, [r4, #0]
 801170a:	60a5      	str	r5, [r4, #8]
 801170c:	464e      	mov	r6, r9
 801170e:	454e      	cmp	r6, r9
 8011710:	d900      	bls.n	8011714 <__ssputs_r+0x84>
 8011712:	464e      	mov	r6, r9
 8011714:	4632      	mov	r2, r6
 8011716:	4641      	mov	r1, r8
 8011718:	6820      	ldr	r0, [r4, #0]
 801171a:	f000 fb07 	bl	8011d2c <memmove>
 801171e:	68a3      	ldr	r3, [r4, #8]
 8011720:	1b9b      	subs	r3, r3, r6
 8011722:	60a3      	str	r3, [r4, #8]
 8011724:	6823      	ldr	r3, [r4, #0]
 8011726:	441e      	add	r6, r3
 8011728:	6026      	str	r6, [r4, #0]
 801172a:	2000      	movs	r0, #0
 801172c:	e7dc      	b.n	80116e8 <__ssputs_r+0x58>
 801172e:	462a      	mov	r2, r5
 8011730:	f000 fb17 	bl	8011d62 <_realloc_r>
 8011734:	4606      	mov	r6, r0
 8011736:	2800      	cmp	r0, #0
 8011738:	d1e2      	bne.n	8011700 <__ssputs_r+0x70>
 801173a:	6921      	ldr	r1, [r4, #16]
 801173c:	4650      	mov	r0, sl
 801173e:	f7ff feff 	bl	8011540 <_free_r>
 8011742:	e7c8      	b.n	80116d6 <__ssputs_r+0x46>

08011744 <_svfiprintf_r>:
 8011744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011748:	461d      	mov	r5, r3
 801174a:	898b      	ldrh	r3, [r1, #12]
 801174c:	061f      	lsls	r7, r3, #24
 801174e:	b09d      	sub	sp, #116	; 0x74
 8011750:	4680      	mov	r8, r0
 8011752:	460c      	mov	r4, r1
 8011754:	4616      	mov	r6, r2
 8011756:	d50f      	bpl.n	8011778 <_svfiprintf_r+0x34>
 8011758:	690b      	ldr	r3, [r1, #16]
 801175a:	b96b      	cbnz	r3, 8011778 <_svfiprintf_r+0x34>
 801175c:	2140      	movs	r1, #64	; 0x40
 801175e:	f7ff ff3d 	bl	80115dc <_malloc_r>
 8011762:	6020      	str	r0, [r4, #0]
 8011764:	6120      	str	r0, [r4, #16]
 8011766:	b928      	cbnz	r0, 8011774 <_svfiprintf_r+0x30>
 8011768:	230c      	movs	r3, #12
 801176a:	f8c8 3000 	str.w	r3, [r8]
 801176e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011772:	e0c8      	b.n	8011906 <_svfiprintf_r+0x1c2>
 8011774:	2340      	movs	r3, #64	; 0x40
 8011776:	6163      	str	r3, [r4, #20]
 8011778:	2300      	movs	r3, #0
 801177a:	9309      	str	r3, [sp, #36]	; 0x24
 801177c:	2320      	movs	r3, #32
 801177e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011782:	2330      	movs	r3, #48	; 0x30
 8011784:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011788:	9503      	str	r5, [sp, #12]
 801178a:	f04f 0b01 	mov.w	fp, #1
 801178e:	4637      	mov	r7, r6
 8011790:	463d      	mov	r5, r7
 8011792:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011796:	b10b      	cbz	r3, 801179c <_svfiprintf_r+0x58>
 8011798:	2b25      	cmp	r3, #37	; 0x25
 801179a:	d13e      	bne.n	801181a <_svfiprintf_r+0xd6>
 801179c:	ebb7 0a06 	subs.w	sl, r7, r6
 80117a0:	d00b      	beq.n	80117ba <_svfiprintf_r+0x76>
 80117a2:	4653      	mov	r3, sl
 80117a4:	4632      	mov	r2, r6
 80117a6:	4621      	mov	r1, r4
 80117a8:	4640      	mov	r0, r8
 80117aa:	f7ff ff71 	bl	8011690 <__ssputs_r>
 80117ae:	3001      	adds	r0, #1
 80117b0:	f000 80a4 	beq.w	80118fc <_svfiprintf_r+0x1b8>
 80117b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80117b6:	4453      	add	r3, sl
 80117b8:	9309      	str	r3, [sp, #36]	; 0x24
 80117ba:	783b      	ldrb	r3, [r7, #0]
 80117bc:	2b00      	cmp	r3, #0
 80117be:	f000 809d 	beq.w	80118fc <_svfiprintf_r+0x1b8>
 80117c2:	2300      	movs	r3, #0
 80117c4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80117c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80117cc:	9304      	str	r3, [sp, #16]
 80117ce:	9307      	str	r3, [sp, #28]
 80117d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80117d4:	931a      	str	r3, [sp, #104]	; 0x68
 80117d6:	462f      	mov	r7, r5
 80117d8:	2205      	movs	r2, #5
 80117da:	f817 1b01 	ldrb.w	r1, [r7], #1
 80117de:	4850      	ldr	r0, [pc, #320]	; (8011920 <_svfiprintf_r+0x1dc>)
 80117e0:	f7ee fd26 	bl	8000230 <memchr>
 80117e4:	9b04      	ldr	r3, [sp, #16]
 80117e6:	b9d0      	cbnz	r0, 801181e <_svfiprintf_r+0xda>
 80117e8:	06d9      	lsls	r1, r3, #27
 80117ea:	bf44      	itt	mi
 80117ec:	2220      	movmi	r2, #32
 80117ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80117f2:	071a      	lsls	r2, r3, #28
 80117f4:	bf44      	itt	mi
 80117f6:	222b      	movmi	r2, #43	; 0x2b
 80117f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80117fc:	782a      	ldrb	r2, [r5, #0]
 80117fe:	2a2a      	cmp	r2, #42	; 0x2a
 8011800:	d015      	beq.n	801182e <_svfiprintf_r+0xea>
 8011802:	9a07      	ldr	r2, [sp, #28]
 8011804:	462f      	mov	r7, r5
 8011806:	2000      	movs	r0, #0
 8011808:	250a      	movs	r5, #10
 801180a:	4639      	mov	r1, r7
 801180c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011810:	3b30      	subs	r3, #48	; 0x30
 8011812:	2b09      	cmp	r3, #9
 8011814:	d94d      	bls.n	80118b2 <_svfiprintf_r+0x16e>
 8011816:	b1b8      	cbz	r0, 8011848 <_svfiprintf_r+0x104>
 8011818:	e00f      	b.n	801183a <_svfiprintf_r+0xf6>
 801181a:	462f      	mov	r7, r5
 801181c:	e7b8      	b.n	8011790 <_svfiprintf_r+0x4c>
 801181e:	4a40      	ldr	r2, [pc, #256]	; (8011920 <_svfiprintf_r+0x1dc>)
 8011820:	1a80      	subs	r0, r0, r2
 8011822:	fa0b f000 	lsl.w	r0, fp, r0
 8011826:	4318      	orrs	r0, r3
 8011828:	9004      	str	r0, [sp, #16]
 801182a:	463d      	mov	r5, r7
 801182c:	e7d3      	b.n	80117d6 <_svfiprintf_r+0x92>
 801182e:	9a03      	ldr	r2, [sp, #12]
 8011830:	1d11      	adds	r1, r2, #4
 8011832:	6812      	ldr	r2, [r2, #0]
 8011834:	9103      	str	r1, [sp, #12]
 8011836:	2a00      	cmp	r2, #0
 8011838:	db01      	blt.n	801183e <_svfiprintf_r+0xfa>
 801183a:	9207      	str	r2, [sp, #28]
 801183c:	e004      	b.n	8011848 <_svfiprintf_r+0x104>
 801183e:	4252      	negs	r2, r2
 8011840:	f043 0302 	orr.w	r3, r3, #2
 8011844:	9207      	str	r2, [sp, #28]
 8011846:	9304      	str	r3, [sp, #16]
 8011848:	783b      	ldrb	r3, [r7, #0]
 801184a:	2b2e      	cmp	r3, #46	; 0x2e
 801184c:	d10c      	bne.n	8011868 <_svfiprintf_r+0x124>
 801184e:	787b      	ldrb	r3, [r7, #1]
 8011850:	2b2a      	cmp	r3, #42	; 0x2a
 8011852:	d133      	bne.n	80118bc <_svfiprintf_r+0x178>
 8011854:	9b03      	ldr	r3, [sp, #12]
 8011856:	1d1a      	adds	r2, r3, #4
 8011858:	681b      	ldr	r3, [r3, #0]
 801185a:	9203      	str	r2, [sp, #12]
 801185c:	2b00      	cmp	r3, #0
 801185e:	bfb8      	it	lt
 8011860:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011864:	3702      	adds	r7, #2
 8011866:	9305      	str	r3, [sp, #20]
 8011868:	4d2e      	ldr	r5, [pc, #184]	; (8011924 <_svfiprintf_r+0x1e0>)
 801186a:	7839      	ldrb	r1, [r7, #0]
 801186c:	2203      	movs	r2, #3
 801186e:	4628      	mov	r0, r5
 8011870:	f7ee fcde 	bl	8000230 <memchr>
 8011874:	b138      	cbz	r0, 8011886 <_svfiprintf_r+0x142>
 8011876:	2340      	movs	r3, #64	; 0x40
 8011878:	1b40      	subs	r0, r0, r5
 801187a:	fa03 f000 	lsl.w	r0, r3, r0
 801187e:	9b04      	ldr	r3, [sp, #16]
 8011880:	4303      	orrs	r3, r0
 8011882:	3701      	adds	r7, #1
 8011884:	9304      	str	r3, [sp, #16]
 8011886:	7839      	ldrb	r1, [r7, #0]
 8011888:	4827      	ldr	r0, [pc, #156]	; (8011928 <_svfiprintf_r+0x1e4>)
 801188a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801188e:	2206      	movs	r2, #6
 8011890:	1c7e      	adds	r6, r7, #1
 8011892:	f7ee fccd 	bl	8000230 <memchr>
 8011896:	2800      	cmp	r0, #0
 8011898:	d038      	beq.n	801190c <_svfiprintf_r+0x1c8>
 801189a:	4b24      	ldr	r3, [pc, #144]	; (801192c <_svfiprintf_r+0x1e8>)
 801189c:	bb13      	cbnz	r3, 80118e4 <_svfiprintf_r+0x1a0>
 801189e:	9b03      	ldr	r3, [sp, #12]
 80118a0:	3307      	adds	r3, #7
 80118a2:	f023 0307 	bic.w	r3, r3, #7
 80118a6:	3308      	adds	r3, #8
 80118a8:	9303      	str	r3, [sp, #12]
 80118aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80118ac:	444b      	add	r3, r9
 80118ae:	9309      	str	r3, [sp, #36]	; 0x24
 80118b0:	e76d      	b.n	801178e <_svfiprintf_r+0x4a>
 80118b2:	fb05 3202 	mla	r2, r5, r2, r3
 80118b6:	2001      	movs	r0, #1
 80118b8:	460f      	mov	r7, r1
 80118ba:	e7a6      	b.n	801180a <_svfiprintf_r+0xc6>
 80118bc:	2300      	movs	r3, #0
 80118be:	3701      	adds	r7, #1
 80118c0:	9305      	str	r3, [sp, #20]
 80118c2:	4619      	mov	r1, r3
 80118c4:	250a      	movs	r5, #10
 80118c6:	4638      	mov	r0, r7
 80118c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80118cc:	3a30      	subs	r2, #48	; 0x30
 80118ce:	2a09      	cmp	r2, #9
 80118d0:	d903      	bls.n	80118da <_svfiprintf_r+0x196>
 80118d2:	2b00      	cmp	r3, #0
 80118d4:	d0c8      	beq.n	8011868 <_svfiprintf_r+0x124>
 80118d6:	9105      	str	r1, [sp, #20]
 80118d8:	e7c6      	b.n	8011868 <_svfiprintf_r+0x124>
 80118da:	fb05 2101 	mla	r1, r5, r1, r2
 80118de:	2301      	movs	r3, #1
 80118e0:	4607      	mov	r7, r0
 80118e2:	e7f0      	b.n	80118c6 <_svfiprintf_r+0x182>
 80118e4:	ab03      	add	r3, sp, #12
 80118e6:	9300      	str	r3, [sp, #0]
 80118e8:	4622      	mov	r2, r4
 80118ea:	4b11      	ldr	r3, [pc, #68]	; (8011930 <_svfiprintf_r+0x1ec>)
 80118ec:	a904      	add	r1, sp, #16
 80118ee:	4640      	mov	r0, r8
 80118f0:	f7fd fdb0 	bl	800f454 <_printf_float>
 80118f4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80118f8:	4681      	mov	r9, r0
 80118fa:	d1d6      	bne.n	80118aa <_svfiprintf_r+0x166>
 80118fc:	89a3      	ldrh	r3, [r4, #12]
 80118fe:	065b      	lsls	r3, r3, #25
 8011900:	f53f af35 	bmi.w	801176e <_svfiprintf_r+0x2a>
 8011904:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011906:	b01d      	add	sp, #116	; 0x74
 8011908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801190c:	ab03      	add	r3, sp, #12
 801190e:	9300      	str	r3, [sp, #0]
 8011910:	4622      	mov	r2, r4
 8011912:	4b07      	ldr	r3, [pc, #28]	; (8011930 <_svfiprintf_r+0x1ec>)
 8011914:	a904      	add	r1, sp, #16
 8011916:	4640      	mov	r0, r8
 8011918:	f7fe f852 	bl	800f9c0 <_printf_i>
 801191c:	e7ea      	b.n	80118f4 <_svfiprintf_r+0x1b0>
 801191e:	bf00      	nop
 8011920:	08014654 	.word	0x08014654
 8011924:	0801465a 	.word	0x0801465a
 8011928:	0801465e 	.word	0x0801465e
 801192c:	0800f455 	.word	0x0800f455
 8011930:	08011691 	.word	0x08011691

08011934 <__sfputc_r>:
 8011934:	6893      	ldr	r3, [r2, #8]
 8011936:	3b01      	subs	r3, #1
 8011938:	2b00      	cmp	r3, #0
 801193a:	b410      	push	{r4}
 801193c:	6093      	str	r3, [r2, #8]
 801193e:	da08      	bge.n	8011952 <__sfputc_r+0x1e>
 8011940:	6994      	ldr	r4, [r2, #24]
 8011942:	42a3      	cmp	r3, r4
 8011944:	db01      	blt.n	801194a <__sfputc_r+0x16>
 8011946:	290a      	cmp	r1, #10
 8011948:	d103      	bne.n	8011952 <__sfputc_r+0x1e>
 801194a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801194e:	f7fe ba09 	b.w	800fd64 <__swbuf_r>
 8011952:	6813      	ldr	r3, [r2, #0]
 8011954:	1c58      	adds	r0, r3, #1
 8011956:	6010      	str	r0, [r2, #0]
 8011958:	7019      	strb	r1, [r3, #0]
 801195a:	4608      	mov	r0, r1
 801195c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011960:	4770      	bx	lr

08011962 <__sfputs_r>:
 8011962:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011964:	4606      	mov	r6, r0
 8011966:	460f      	mov	r7, r1
 8011968:	4614      	mov	r4, r2
 801196a:	18d5      	adds	r5, r2, r3
 801196c:	42ac      	cmp	r4, r5
 801196e:	d101      	bne.n	8011974 <__sfputs_r+0x12>
 8011970:	2000      	movs	r0, #0
 8011972:	e007      	b.n	8011984 <__sfputs_r+0x22>
 8011974:	463a      	mov	r2, r7
 8011976:	f814 1b01 	ldrb.w	r1, [r4], #1
 801197a:	4630      	mov	r0, r6
 801197c:	f7ff ffda 	bl	8011934 <__sfputc_r>
 8011980:	1c43      	adds	r3, r0, #1
 8011982:	d1f3      	bne.n	801196c <__sfputs_r+0xa>
 8011984:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011988 <_vfiprintf_r>:
 8011988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801198c:	460c      	mov	r4, r1
 801198e:	b09d      	sub	sp, #116	; 0x74
 8011990:	4617      	mov	r7, r2
 8011992:	461d      	mov	r5, r3
 8011994:	4606      	mov	r6, r0
 8011996:	b118      	cbz	r0, 80119a0 <_vfiprintf_r+0x18>
 8011998:	6983      	ldr	r3, [r0, #24]
 801199a:	b90b      	cbnz	r3, 80119a0 <_vfiprintf_r+0x18>
 801199c:	f7ff f9d8 	bl	8010d50 <__sinit>
 80119a0:	4b7c      	ldr	r3, [pc, #496]	; (8011b94 <_vfiprintf_r+0x20c>)
 80119a2:	429c      	cmp	r4, r3
 80119a4:	d158      	bne.n	8011a58 <_vfiprintf_r+0xd0>
 80119a6:	6874      	ldr	r4, [r6, #4]
 80119a8:	89a3      	ldrh	r3, [r4, #12]
 80119aa:	0718      	lsls	r0, r3, #28
 80119ac:	d55e      	bpl.n	8011a6c <_vfiprintf_r+0xe4>
 80119ae:	6923      	ldr	r3, [r4, #16]
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d05b      	beq.n	8011a6c <_vfiprintf_r+0xe4>
 80119b4:	2300      	movs	r3, #0
 80119b6:	9309      	str	r3, [sp, #36]	; 0x24
 80119b8:	2320      	movs	r3, #32
 80119ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80119be:	2330      	movs	r3, #48	; 0x30
 80119c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80119c4:	9503      	str	r5, [sp, #12]
 80119c6:	f04f 0b01 	mov.w	fp, #1
 80119ca:	46b8      	mov	r8, r7
 80119cc:	4645      	mov	r5, r8
 80119ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 80119d2:	b10b      	cbz	r3, 80119d8 <_vfiprintf_r+0x50>
 80119d4:	2b25      	cmp	r3, #37	; 0x25
 80119d6:	d154      	bne.n	8011a82 <_vfiprintf_r+0xfa>
 80119d8:	ebb8 0a07 	subs.w	sl, r8, r7
 80119dc:	d00b      	beq.n	80119f6 <_vfiprintf_r+0x6e>
 80119de:	4653      	mov	r3, sl
 80119e0:	463a      	mov	r2, r7
 80119e2:	4621      	mov	r1, r4
 80119e4:	4630      	mov	r0, r6
 80119e6:	f7ff ffbc 	bl	8011962 <__sfputs_r>
 80119ea:	3001      	adds	r0, #1
 80119ec:	f000 80c2 	beq.w	8011b74 <_vfiprintf_r+0x1ec>
 80119f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80119f2:	4453      	add	r3, sl
 80119f4:	9309      	str	r3, [sp, #36]	; 0x24
 80119f6:	f898 3000 	ldrb.w	r3, [r8]
 80119fa:	2b00      	cmp	r3, #0
 80119fc:	f000 80ba 	beq.w	8011b74 <_vfiprintf_r+0x1ec>
 8011a00:	2300      	movs	r3, #0
 8011a02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011a06:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a0a:	9304      	str	r3, [sp, #16]
 8011a0c:	9307      	str	r3, [sp, #28]
 8011a0e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011a12:	931a      	str	r3, [sp, #104]	; 0x68
 8011a14:	46a8      	mov	r8, r5
 8011a16:	2205      	movs	r2, #5
 8011a18:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011a1c:	485e      	ldr	r0, [pc, #376]	; (8011b98 <_vfiprintf_r+0x210>)
 8011a1e:	f7ee fc07 	bl	8000230 <memchr>
 8011a22:	9b04      	ldr	r3, [sp, #16]
 8011a24:	bb78      	cbnz	r0, 8011a86 <_vfiprintf_r+0xfe>
 8011a26:	06d9      	lsls	r1, r3, #27
 8011a28:	bf44      	itt	mi
 8011a2a:	2220      	movmi	r2, #32
 8011a2c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011a30:	071a      	lsls	r2, r3, #28
 8011a32:	bf44      	itt	mi
 8011a34:	222b      	movmi	r2, #43	; 0x2b
 8011a36:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011a3a:	782a      	ldrb	r2, [r5, #0]
 8011a3c:	2a2a      	cmp	r2, #42	; 0x2a
 8011a3e:	d02a      	beq.n	8011a96 <_vfiprintf_r+0x10e>
 8011a40:	9a07      	ldr	r2, [sp, #28]
 8011a42:	46a8      	mov	r8, r5
 8011a44:	2000      	movs	r0, #0
 8011a46:	250a      	movs	r5, #10
 8011a48:	4641      	mov	r1, r8
 8011a4a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011a4e:	3b30      	subs	r3, #48	; 0x30
 8011a50:	2b09      	cmp	r3, #9
 8011a52:	d969      	bls.n	8011b28 <_vfiprintf_r+0x1a0>
 8011a54:	b360      	cbz	r0, 8011ab0 <_vfiprintf_r+0x128>
 8011a56:	e024      	b.n	8011aa2 <_vfiprintf_r+0x11a>
 8011a58:	4b50      	ldr	r3, [pc, #320]	; (8011b9c <_vfiprintf_r+0x214>)
 8011a5a:	429c      	cmp	r4, r3
 8011a5c:	d101      	bne.n	8011a62 <_vfiprintf_r+0xda>
 8011a5e:	68b4      	ldr	r4, [r6, #8]
 8011a60:	e7a2      	b.n	80119a8 <_vfiprintf_r+0x20>
 8011a62:	4b4f      	ldr	r3, [pc, #316]	; (8011ba0 <_vfiprintf_r+0x218>)
 8011a64:	429c      	cmp	r4, r3
 8011a66:	bf08      	it	eq
 8011a68:	68f4      	ldreq	r4, [r6, #12]
 8011a6a:	e79d      	b.n	80119a8 <_vfiprintf_r+0x20>
 8011a6c:	4621      	mov	r1, r4
 8011a6e:	4630      	mov	r0, r6
 8011a70:	f7fe f9ca 	bl	800fe08 <__swsetup_r>
 8011a74:	2800      	cmp	r0, #0
 8011a76:	d09d      	beq.n	80119b4 <_vfiprintf_r+0x2c>
 8011a78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011a7c:	b01d      	add	sp, #116	; 0x74
 8011a7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a82:	46a8      	mov	r8, r5
 8011a84:	e7a2      	b.n	80119cc <_vfiprintf_r+0x44>
 8011a86:	4a44      	ldr	r2, [pc, #272]	; (8011b98 <_vfiprintf_r+0x210>)
 8011a88:	1a80      	subs	r0, r0, r2
 8011a8a:	fa0b f000 	lsl.w	r0, fp, r0
 8011a8e:	4318      	orrs	r0, r3
 8011a90:	9004      	str	r0, [sp, #16]
 8011a92:	4645      	mov	r5, r8
 8011a94:	e7be      	b.n	8011a14 <_vfiprintf_r+0x8c>
 8011a96:	9a03      	ldr	r2, [sp, #12]
 8011a98:	1d11      	adds	r1, r2, #4
 8011a9a:	6812      	ldr	r2, [r2, #0]
 8011a9c:	9103      	str	r1, [sp, #12]
 8011a9e:	2a00      	cmp	r2, #0
 8011aa0:	db01      	blt.n	8011aa6 <_vfiprintf_r+0x11e>
 8011aa2:	9207      	str	r2, [sp, #28]
 8011aa4:	e004      	b.n	8011ab0 <_vfiprintf_r+0x128>
 8011aa6:	4252      	negs	r2, r2
 8011aa8:	f043 0302 	orr.w	r3, r3, #2
 8011aac:	9207      	str	r2, [sp, #28]
 8011aae:	9304      	str	r3, [sp, #16]
 8011ab0:	f898 3000 	ldrb.w	r3, [r8]
 8011ab4:	2b2e      	cmp	r3, #46	; 0x2e
 8011ab6:	d10e      	bne.n	8011ad6 <_vfiprintf_r+0x14e>
 8011ab8:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011abc:	2b2a      	cmp	r3, #42	; 0x2a
 8011abe:	d138      	bne.n	8011b32 <_vfiprintf_r+0x1aa>
 8011ac0:	9b03      	ldr	r3, [sp, #12]
 8011ac2:	1d1a      	adds	r2, r3, #4
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	9203      	str	r2, [sp, #12]
 8011ac8:	2b00      	cmp	r3, #0
 8011aca:	bfb8      	it	lt
 8011acc:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011ad0:	f108 0802 	add.w	r8, r8, #2
 8011ad4:	9305      	str	r3, [sp, #20]
 8011ad6:	4d33      	ldr	r5, [pc, #204]	; (8011ba4 <_vfiprintf_r+0x21c>)
 8011ad8:	f898 1000 	ldrb.w	r1, [r8]
 8011adc:	2203      	movs	r2, #3
 8011ade:	4628      	mov	r0, r5
 8011ae0:	f7ee fba6 	bl	8000230 <memchr>
 8011ae4:	b140      	cbz	r0, 8011af8 <_vfiprintf_r+0x170>
 8011ae6:	2340      	movs	r3, #64	; 0x40
 8011ae8:	1b40      	subs	r0, r0, r5
 8011aea:	fa03 f000 	lsl.w	r0, r3, r0
 8011aee:	9b04      	ldr	r3, [sp, #16]
 8011af0:	4303      	orrs	r3, r0
 8011af2:	f108 0801 	add.w	r8, r8, #1
 8011af6:	9304      	str	r3, [sp, #16]
 8011af8:	f898 1000 	ldrb.w	r1, [r8]
 8011afc:	482a      	ldr	r0, [pc, #168]	; (8011ba8 <_vfiprintf_r+0x220>)
 8011afe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011b02:	2206      	movs	r2, #6
 8011b04:	f108 0701 	add.w	r7, r8, #1
 8011b08:	f7ee fb92 	bl	8000230 <memchr>
 8011b0c:	2800      	cmp	r0, #0
 8011b0e:	d037      	beq.n	8011b80 <_vfiprintf_r+0x1f8>
 8011b10:	4b26      	ldr	r3, [pc, #152]	; (8011bac <_vfiprintf_r+0x224>)
 8011b12:	bb1b      	cbnz	r3, 8011b5c <_vfiprintf_r+0x1d4>
 8011b14:	9b03      	ldr	r3, [sp, #12]
 8011b16:	3307      	adds	r3, #7
 8011b18:	f023 0307 	bic.w	r3, r3, #7
 8011b1c:	3308      	adds	r3, #8
 8011b1e:	9303      	str	r3, [sp, #12]
 8011b20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b22:	444b      	add	r3, r9
 8011b24:	9309      	str	r3, [sp, #36]	; 0x24
 8011b26:	e750      	b.n	80119ca <_vfiprintf_r+0x42>
 8011b28:	fb05 3202 	mla	r2, r5, r2, r3
 8011b2c:	2001      	movs	r0, #1
 8011b2e:	4688      	mov	r8, r1
 8011b30:	e78a      	b.n	8011a48 <_vfiprintf_r+0xc0>
 8011b32:	2300      	movs	r3, #0
 8011b34:	f108 0801 	add.w	r8, r8, #1
 8011b38:	9305      	str	r3, [sp, #20]
 8011b3a:	4619      	mov	r1, r3
 8011b3c:	250a      	movs	r5, #10
 8011b3e:	4640      	mov	r0, r8
 8011b40:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011b44:	3a30      	subs	r2, #48	; 0x30
 8011b46:	2a09      	cmp	r2, #9
 8011b48:	d903      	bls.n	8011b52 <_vfiprintf_r+0x1ca>
 8011b4a:	2b00      	cmp	r3, #0
 8011b4c:	d0c3      	beq.n	8011ad6 <_vfiprintf_r+0x14e>
 8011b4e:	9105      	str	r1, [sp, #20]
 8011b50:	e7c1      	b.n	8011ad6 <_vfiprintf_r+0x14e>
 8011b52:	fb05 2101 	mla	r1, r5, r1, r2
 8011b56:	2301      	movs	r3, #1
 8011b58:	4680      	mov	r8, r0
 8011b5a:	e7f0      	b.n	8011b3e <_vfiprintf_r+0x1b6>
 8011b5c:	ab03      	add	r3, sp, #12
 8011b5e:	9300      	str	r3, [sp, #0]
 8011b60:	4622      	mov	r2, r4
 8011b62:	4b13      	ldr	r3, [pc, #76]	; (8011bb0 <_vfiprintf_r+0x228>)
 8011b64:	a904      	add	r1, sp, #16
 8011b66:	4630      	mov	r0, r6
 8011b68:	f7fd fc74 	bl	800f454 <_printf_float>
 8011b6c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8011b70:	4681      	mov	r9, r0
 8011b72:	d1d5      	bne.n	8011b20 <_vfiprintf_r+0x198>
 8011b74:	89a3      	ldrh	r3, [r4, #12]
 8011b76:	065b      	lsls	r3, r3, #25
 8011b78:	f53f af7e 	bmi.w	8011a78 <_vfiprintf_r+0xf0>
 8011b7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011b7e:	e77d      	b.n	8011a7c <_vfiprintf_r+0xf4>
 8011b80:	ab03      	add	r3, sp, #12
 8011b82:	9300      	str	r3, [sp, #0]
 8011b84:	4622      	mov	r2, r4
 8011b86:	4b0a      	ldr	r3, [pc, #40]	; (8011bb0 <_vfiprintf_r+0x228>)
 8011b88:	a904      	add	r1, sp, #16
 8011b8a:	4630      	mov	r0, r6
 8011b8c:	f7fd ff18 	bl	800f9c0 <_printf_i>
 8011b90:	e7ec      	b.n	8011b6c <_vfiprintf_r+0x1e4>
 8011b92:	bf00      	nop
 8011b94:	08014518 	.word	0x08014518
 8011b98:	08014654 	.word	0x08014654
 8011b9c:	08014538 	.word	0x08014538
 8011ba0:	080144f8 	.word	0x080144f8
 8011ba4:	0801465a 	.word	0x0801465a
 8011ba8:	0801465e 	.word	0x0801465e
 8011bac:	0800f455 	.word	0x0800f455
 8011bb0:	08011963 	.word	0x08011963

08011bb4 <_sbrk_r>:
 8011bb4:	b538      	push	{r3, r4, r5, lr}
 8011bb6:	4c06      	ldr	r4, [pc, #24]	; (8011bd0 <_sbrk_r+0x1c>)
 8011bb8:	2300      	movs	r3, #0
 8011bba:	4605      	mov	r5, r0
 8011bbc:	4608      	mov	r0, r1
 8011bbe:	6023      	str	r3, [r4, #0]
 8011bc0:	f7f5 fe2a 	bl	8007818 <_sbrk>
 8011bc4:	1c43      	adds	r3, r0, #1
 8011bc6:	d102      	bne.n	8011bce <_sbrk_r+0x1a>
 8011bc8:	6823      	ldr	r3, [r4, #0]
 8011bca:	b103      	cbz	r3, 8011bce <_sbrk_r+0x1a>
 8011bcc:	602b      	str	r3, [r5, #0]
 8011bce:	bd38      	pop	{r3, r4, r5, pc}
 8011bd0:	20002928 	.word	0x20002928

08011bd4 <__sread>:
 8011bd4:	b510      	push	{r4, lr}
 8011bd6:	460c      	mov	r4, r1
 8011bd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011bdc:	f000 f8e8 	bl	8011db0 <_read_r>
 8011be0:	2800      	cmp	r0, #0
 8011be2:	bfab      	itete	ge
 8011be4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011be6:	89a3      	ldrhlt	r3, [r4, #12]
 8011be8:	181b      	addge	r3, r3, r0
 8011bea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8011bee:	bfac      	ite	ge
 8011bf0:	6563      	strge	r3, [r4, #84]	; 0x54
 8011bf2:	81a3      	strhlt	r3, [r4, #12]
 8011bf4:	bd10      	pop	{r4, pc}

08011bf6 <__swrite>:
 8011bf6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bfa:	461f      	mov	r7, r3
 8011bfc:	898b      	ldrh	r3, [r1, #12]
 8011bfe:	05db      	lsls	r3, r3, #23
 8011c00:	4605      	mov	r5, r0
 8011c02:	460c      	mov	r4, r1
 8011c04:	4616      	mov	r6, r2
 8011c06:	d505      	bpl.n	8011c14 <__swrite+0x1e>
 8011c08:	2302      	movs	r3, #2
 8011c0a:	2200      	movs	r2, #0
 8011c0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c10:	f000 f868 	bl	8011ce4 <_lseek_r>
 8011c14:	89a3      	ldrh	r3, [r4, #12]
 8011c16:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011c1a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011c1e:	81a3      	strh	r3, [r4, #12]
 8011c20:	4632      	mov	r2, r6
 8011c22:	463b      	mov	r3, r7
 8011c24:	4628      	mov	r0, r5
 8011c26:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011c2a:	f000 b817 	b.w	8011c5c <_write_r>

08011c2e <__sseek>:
 8011c2e:	b510      	push	{r4, lr}
 8011c30:	460c      	mov	r4, r1
 8011c32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c36:	f000 f855 	bl	8011ce4 <_lseek_r>
 8011c3a:	1c43      	adds	r3, r0, #1
 8011c3c:	89a3      	ldrh	r3, [r4, #12]
 8011c3e:	bf15      	itete	ne
 8011c40:	6560      	strne	r0, [r4, #84]	; 0x54
 8011c42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8011c46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8011c4a:	81a3      	strheq	r3, [r4, #12]
 8011c4c:	bf18      	it	ne
 8011c4e:	81a3      	strhne	r3, [r4, #12]
 8011c50:	bd10      	pop	{r4, pc}

08011c52 <__sclose>:
 8011c52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011c56:	f000 b813 	b.w	8011c80 <_close_r>
	...

08011c5c <_write_r>:
 8011c5c:	b538      	push	{r3, r4, r5, lr}
 8011c5e:	4c07      	ldr	r4, [pc, #28]	; (8011c7c <_write_r+0x20>)
 8011c60:	4605      	mov	r5, r0
 8011c62:	4608      	mov	r0, r1
 8011c64:	4611      	mov	r1, r2
 8011c66:	2200      	movs	r2, #0
 8011c68:	6022      	str	r2, [r4, #0]
 8011c6a:	461a      	mov	r2, r3
 8011c6c:	f7f5 faa5 	bl	80071ba <_write>
 8011c70:	1c43      	adds	r3, r0, #1
 8011c72:	d102      	bne.n	8011c7a <_write_r+0x1e>
 8011c74:	6823      	ldr	r3, [r4, #0]
 8011c76:	b103      	cbz	r3, 8011c7a <_write_r+0x1e>
 8011c78:	602b      	str	r3, [r5, #0]
 8011c7a:	bd38      	pop	{r3, r4, r5, pc}
 8011c7c:	20002928 	.word	0x20002928

08011c80 <_close_r>:
 8011c80:	b538      	push	{r3, r4, r5, lr}
 8011c82:	4c06      	ldr	r4, [pc, #24]	; (8011c9c <_close_r+0x1c>)
 8011c84:	2300      	movs	r3, #0
 8011c86:	4605      	mov	r5, r0
 8011c88:	4608      	mov	r0, r1
 8011c8a:	6023      	str	r3, [r4, #0]
 8011c8c:	f7f5 fd8f 	bl	80077ae <_close>
 8011c90:	1c43      	adds	r3, r0, #1
 8011c92:	d102      	bne.n	8011c9a <_close_r+0x1a>
 8011c94:	6823      	ldr	r3, [r4, #0]
 8011c96:	b103      	cbz	r3, 8011c9a <_close_r+0x1a>
 8011c98:	602b      	str	r3, [r5, #0]
 8011c9a:	bd38      	pop	{r3, r4, r5, pc}
 8011c9c:	20002928 	.word	0x20002928

08011ca0 <_fstat_r>:
 8011ca0:	b538      	push	{r3, r4, r5, lr}
 8011ca2:	4c07      	ldr	r4, [pc, #28]	; (8011cc0 <_fstat_r+0x20>)
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	4605      	mov	r5, r0
 8011ca8:	4608      	mov	r0, r1
 8011caa:	4611      	mov	r1, r2
 8011cac:	6023      	str	r3, [r4, #0]
 8011cae:	f7f5 fd8a 	bl	80077c6 <_fstat>
 8011cb2:	1c43      	adds	r3, r0, #1
 8011cb4:	d102      	bne.n	8011cbc <_fstat_r+0x1c>
 8011cb6:	6823      	ldr	r3, [r4, #0]
 8011cb8:	b103      	cbz	r3, 8011cbc <_fstat_r+0x1c>
 8011cba:	602b      	str	r3, [r5, #0]
 8011cbc:	bd38      	pop	{r3, r4, r5, pc}
 8011cbe:	bf00      	nop
 8011cc0:	20002928 	.word	0x20002928

08011cc4 <_isatty_r>:
 8011cc4:	b538      	push	{r3, r4, r5, lr}
 8011cc6:	4c06      	ldr	r4, [pc, #24]	; (8011ce0 <_isatty_r+0x1c>)
 8011cc8:	2300      	movs	r3, #0
 8011cca:	4605      	mov	r5, r0
 8011ccc:	4608      	mov	r0, r1
 8011cce:	6023      	str	r3, [r4, #0]
 8011cd0:	f7f5 fd89 	bl	80077e6 <_isatty>
 8011cd4:	1c43      	adds	r3, r0, #1
 8011cd6:	d102      	bne.n	8011cde <_isatty_r+0x1a>
 8011cd8:	6823      	ldr	r3, [r4, #0]
 8011cda:	b103      	cbz	r3, 8011cde <_isatty_r+0x1a>
 8011cdc:	602b      	str	r3, [r5, #0]
 8011cde:	bd38      	pop	{r3, r4, r5, pc}
 8011ce0:	20002928 	.word	0x20002928

08011ce4 <_lseek_r>:
 8011ce4:	b538      	push	{r3, r4, r5, lr}
 8011ce6:	4c07      	ldr	r4, [pc, #28]	; (8011d04 <_lseek_r+0x20>)
 8011ce8:	4605      	mov	r5, r0
 8011cea:	4608      	mov	r0, r1
 8011cec:	4611      	mov	r1, r2
 8011cee:	2200      	movs	r2, #0
 8011cf0:	6022      	str	r2, [r4, #0]
 8011cf2:	461a      	mov	r2, r3
 8011cf4:	f7f5 fd82 	bl	80077fc <_lseek>
 8011cf8:	1c43      	adds	r3, r0, #1
 8011cfa:	d102      	bne.n	8011d02 <_lseek_r+0x1e>
 8011cfc:	6823      	ldr	r3, [r4, #0]
 8011cfe:	b103      	cbz	r3, 8011d02 <_lseek_r+0x1e>
 8011d00:	602b      	str	r3, [r5, #0]
 8011d02:	bd38      	pop	{r3, r4, r5, pc}
 8011d04:	20002928 	.word	0x20002928

08011d08 <__ascii_mbtowc>:
 8011d08:	b082      	sub	sp, #8
 8011d0a:	b901      	cbnz	r1, 8011d0e <__ascii_mbtowc+0x6>
 8011d0c:	a901      	add	r1, sp, #4
 8011d0e:	b142      	cbz	r2, 8011d22 <__ascii_mbtowc+0x1a>
 8011d10:	b14b      	cbz	r3, 8011d26 <__ascii_mbtowc+0x1e>
 8011d12:	7813      	ldrb	r3, [r2, #0]
 8011d14:	600b      	str	r3, [r1, #0]
 8011d16:	7812      	ldrb	r2, [r2, #0]
 8011d18:	1c10      	adds	r0, r2, #0
 8011d1a:	bf18      	it	ne
 8011d1c:	2001      	movne	r0, #1
 8011d1e:	b002      	add	sp, #8
 8011d20:	4770      	bx	lr
 8011d22:	4610      	mov	r0, r2
 8011d24:	e7fb      	b.n	8011d1e <__ascii_mbtowc+0x16>
 8011d26:	f06f 0001 	mvn.w	r0, #1
 8011d2a:	e7f8      	b.n	8011d1e <__ascii_mbtowc+0x16>

08011d2c <memmove>:
 8011d2c:	4288      	cmp	r0, r1
 8011d2e:	b510      	push	{r4, lr}
 8011d30:	eb01 0302 	add.w	r3, r1, r2
 8011d34:	d807      	bhi.n	8011d46 <memmove+0x1a>
 8011d36:	1e42      	subs	r2, r0, #1
 8011d38:	4299      	cmp	r1, r3
 8011d3a:	d00a      	beq.n	8011d52 <memmove+0x26>
 8011d3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011d40:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011d44:	e7f8      	b.n	8011d38 <memmove+0xc>
 8011d46:	4283      	cmp	r3, r0
 8011d48:	d9f5      	bls.n	8011d36 <memmove+0xa>
 8011d4a:	1881      	adds	r1, r0, r2
 8011d4c:	1ad2      	subs	r2, r2, r3
 8011d4e:	42d3      	cmn	r3, r2
 8011d50:	d100      	bne.n	8011d54 <memmove+0x28>
 8011d52:	bd10      	pop	{r4, pc}
 8011d54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011d58:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8011d5c:	e7f7      	b.n	8011d4e <memmove+0x22>

08011d5e <__malloc_lock>:
 8011d5e:	4770      	bx	lr

08011d60 <__malloc_unlock>:
 8011d60:	4770      	bx	lr

08011d62 <_realloc_r>:
 8011d62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d64:	4607      	mov	r7, r0
 8011d66:	4614      	mov	r4, r2
 8011d68:	460e      	mov	r6, r1
 8011d6a:	b921      	cbnz	r1, 8011d76 <_realloc_r+0x14>
 8011d6c:	4611      	mov	r1, r2
 8011d6e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011d72:	f7ff bc33 	b.w	80115dc <_malloc_r>
 8011d76:	b922      	cbnz	r2, 8011d82 <_realloc_r+0x20>
 8011d78:	f7ff fbe2 	bl	8011540 <_free_r>
 8011d7c:	4625      	mov	r5, r4
 8011d7e:	4628      	mov	r0, r5
 8011d80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d82:	f000 f834 	bl	8011dee <_malloc_usable_size_r>
 8011d86:	42a0      	cmp	r0, r4
 8011d88:	d20f      	bcs.n	8011daa <_realloc_r+0x48>
 8011d8a:	4621      	mov	r1, r4
 8011d8c:	4638      	mov	r0, r7
 8011d8e:	f7ff fc25 	bl	80115dc <_malloc_r>
 8011d92:	4605      	mov	r5, r0
 8011d94:	2800      	cmp	r0, #0
 8011d96:	d0f2      	beq.n	8011d7e <_realloc_r+0x1c>
 8011d98:	4631      	mov	r1, r6
 8011d9a:	4622      	mov	r2, r4
 8011d9c:	f7ff f8dc 	bl	8010f58 <memcpy>
 8011da0:	4631      	mov	r1, r6
 8011da2:	4638      	mov	r0, r7
 8011da4:	f7ff fbcc 	bl	8011540 <_free_r>
 8011da8:	e7e9      	b.n	8011d7e <_realloc_r+0x1c>
 8011daa:	4635      	mov	r5, r6
 8011dac:	e7e7      	b.n	8011d7e <_realloc_r+0x1c>
	...

08011db0 <_read_r>:
 8011db0:	b538      	push	{r3, r4, r5, lr}
 8011db2:	4c07      	ldr	r4, [pc, #28]	; (8011dd0 <_read_r+0x20>)
 8011db4:	4605      	mov	r5, r0
 8011db6:	4608      	mov	r0, r1
 8011db8:	4611      	mov	r1, r2
 8011dba:	2200      	movs	r2, #0
 8011dbc:	6022      	str	r2, [r4, #0]
 8011dbe:	461a      	mov	r2, r3
 8011dc0:	f7f5 fcd8 	bl	8007774 <_read>
 8011dc4:	1c43      	adds	r3, r0, #1
 8011dc6:	d102      	bne.n	8011dce <_read_r+0x1e>
 8011dc8:	6823      	ldr	r3, [r4, #0]
 8011dca:	b103      	cbz	r3, 8011dce <_read_r+0x1e>
 8011dcc:	602b      	str	r3, [r5, #0]
 8011dce:	bd38      	pop	{r3, r4, r5, pc}
 8011dd0:	20002928 	.word	0x20002928

08011dd4 <__ascii_wctomb>:
 8011dd4:	b149      	cbz	r1, 8011dea <__ascii_wctomb+0x16>
 8011dd6:	2aff      	cmp	r2, #255	; 0xff
 8011dd8:	bf85      	ittet	hi
 8011dda:	238a      	movhi	r3, #138	; 0x8a
 8011ddc:	6003      	strhi	r3, [r0, #0]
 8011dde:	700a      	strbls	r2, [r1, #0]
 8011de0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8011de4:	bf98      	it	ls
 8011de6:	2001      	movls	r0, #1
 8011de8:	4770      	bx	lr
 8011dea:	4608      	mov	r0, r1
 8011dec:	4770      	bx	lr

08011dee <_malloc_usable_size_r>:
 8011dee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011df2:	1f18      	subs	r0, r3, #4
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	bfbc      	itt	lt
 8011df8:	580b      	ldrlt	r3, [r1, r0]
 8011dfa:	18c0      	addlt	r0, r0, r3
 8011dfc:	4770      	bx	lr
	...

08011e00 <log10>:
 8011e00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011e02:	ed2d 8b02 	vpush	{d8}
 8011e06:	b08b      	sub	sp, #44	; 0x2c
 8011e08:	ec55 4b10 	vmov	r4, r5, d0
 8011e0c:	f000 f9e8 	bl	80121e0 <__ieee754_log10>
 8011e10:	4b36      	ldr	r3, [pc, #216]	; (8011eec <log10+0xec>)
 8011e12:	eeb0 8a40 	vmov.f32	s16, s0
 8011e16:	eef0 8a60 	vmov.f32	s17, s1
 8011e1a:	f993 6000 	ldrsb.w	r6, [r3]
 8011e1e:	1c73      	adds	r3, r6, #1
 8011e20:	d05c      	beq.n	8011edc <log10+0xdc>
 8011e22:	4622      	mov	r2, r4
 8011e24:	462b      	mov	r3, r5
 8011e26:	4620      	mov	r0, r4
 8011e28:	4629      	mov	r1, r5
 8011e2a:	f7ee fea7 	bl	8000b7c <__aeabi_dcmpun>
 8011e2e:	4607      	mov	r7, r0
 8011e30:	2800      	cmp	r0, #0
 8011e32:	d153      	bne.n	8011edc <log10+0xdc>
 8011e34:	2200      	movs	r2, #0
 8011e36:	2300      	movs	r3, #0
 8011e38:	4620      	mov	r0, r4
 8011e3a:	4629      	mov	r1, r5
 8011e3c:	f7ee fe80 	bl	8000b40 <__aeabi_dcmple>
 8011e40:	2800      	cmp	r0, #0
 8011e42:	d04b      	beq.n	8011edc <log10+0xdc>
 8011e44:	4b2a      	ldr	r3, [pc, #168]	; (8011ef0 <log10+0xf0>)
 8011e46:	9301      	str	r3, [sp, #4]
 8011e48:	9708      	str	r7, [sp, #32]
 8011e4a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8011e4e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8011e52:	b9a6      	cbnz	r6, 8011e7e <log10+0x7e>
 8011e54:	4b27      	ldr	r3, [pc, #156]	; (8011ef4 <log10+0xf4>)
 8011e56:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8011e5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011e5e:	4620      	mov	r0, r4
 8011e60:	2200      	movs	r2, #0
 8011e62:	2300      	movs	r3, #0
 8011e64:	4629      	mov	r1, r5
 8011e66:	f7ee fe57 	bl	8000b18 <__aeabi_dcmpeq>
 8011e6a:	bb40      	cbnz	r0, 8011ebe <log10+0xbe>
 8011e6c:	2301      	movs	r3, #1
 8011e6e:	2e02      	cmp	r6, #2
 8011e70:	9300      	str	r3, [sp, #0]
 8011e72:	d119      	bne.n	8011ea8 <log10+0xa8>
 8011e74:	f7fd fa28 	bl	800f2c8 <__errno>
 8011e78:	2321      	movs	r3, #33	; 0x21
 8011e7a:	6003      	str	r3, [r0, #0]
 8011e7c:	e019      	b.n	8011eb2 <log10+0xb2>
 8011e7e:	4b1e      	ldr	r3, [pc, #120]	; (8011ef8 <log10+0xf8>)
 8011e80:	2200      	movs	r2, #0
 8011e82:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011e86:	4620      	mov	r0, r4
 8011e88:	2200      	movs	r2, #0
 8011e8a:	2300      	movs	r3, #0
 8011e8c:	4629      	mov	r1, r5
 8011e8e:	f7ee fe43 	bl	8000b18 <__aeabi_dcmpeq>
 8011e92:	2800      	cmp	r0, #0
 8011e94:	d0ea      	beq.n	8011e6c <log10+0x6c>
 8011e96:	2302      	movs	r3, #2
 8011e98:	429e      	cmp	r6, r3
 8011e9a:	9300      	str	r3, [sp, #0]
 8011e9c:	d111      	bne.n	8011ec2 <log10+0xc2>
 8011e9e:	f7fd fa13 	bl	800f2c8 <__errno>
 8011ea2:	2322      	movs	r3, #34	; 0x22
 8011ea4:	6003      	str	r3, [r0, #0]
 8011ea6:	e011      	b.n	8011ecc <log10+0xcc>
 8011ea8:	4668      	mov	r0, sp
 8011eaa:	f000 fff4 	bl	8012e96 <matherr>
 8011eae:	2800      	cmp	r0, #0
 8011eb0:	d0e0      	beq.n	8011e74 <log10+0x74>
 8011eb2:	4812      	ldr	r0, [pc, #72]	; (8011efc <log10+0xfc>)
 8011eb4:	f000 fff4 	bl	8012ea0 <nan>
 8011eb8:	ed8d 0b06 	vstr	d0, [sp, #24]
 8011ebc:	e006      	b.n	8011ecc <log10+0xcc>
 8011ebe:	2302      	movs	r3, #2
 8011ec0:	9300      	str	r3, [sp, #0]
 8011ec2:	4668      	mov	r0, sp
 8011ec4:	f000 ffe7 	bl	8012e96 <matherr>
 8011ec8:	2800      	cmp	r0, #0
 8011eca:	d0e8      	beq.n	8011e9e <log10+0x9e>
 8011ecc:	9b08      	ldr	r3, [sp, #32]
 8011ece:	b11b      	cbz	r3, 8011ed8 <log10+0xd8>
 8011ed0:	f7fd f9fa 	bl	800f2c8 <__errno>
 8011ed4:	9b08      	ldr	r3, [sp, #32]
 8011ed6:	6003      	str	r3, [r0, #0]
 8011ed8:	ed9d 8b06 	vldr	d8, [sp, #24]
 8011edc:	eeb0 0a48 	vmov.f32	s0, s16
 8011ee0:	eef0 0a68 	vmov.f32	s1, s17
 8011ee4:	b00b      	add	sp, #44	; 0x2c
 8011ee6:	ecbd 8b02 	vpop	{d8}
 8011eea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011eec:	20001e04 	.word	0x20001e04
 8011ef0:	08014770 	.word	0x08014770
 8011ef4:	c7efffff 	.word	0xc7efffff
 8011ef8:	fff00000 	.word	0xfff00000
 8011efc:	08014659 	.word	0x08014659

08011f00 <pow>:
 8011f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f04:	ed2d 8b04 	vpush	{d8-d9}
 8011f08:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80121dc <pow+0x2dc>
 8011f0c:	b08d      	sub	sp, #52	; 0x34
 8011f0e:	ec57 6b10 	vmov	r6, r7, d0
 8011f12:	ec55 4b11 	vmov	r4, r5, d1
 8011f16:	f000 f9ef 	bl	80122f8 <__ieee754_pow>
 8011f1a:	f999 3000 	ldrsb.w	r3, [r9]
 8011f1e:	9300      	str	r3, [sp, #0]
 8011f20:	3301      	adds	r3, #1
 8011f22:	eeb0 8a40 	vmov.f32	s16, s0
 8011f26:	eef0 8a60 	vmov.f32	s17, s1
 8011f2a:	46c8      	mov	r8, r9
 8011f2c:	d05f      	beq.n	8011fee <pow+0xee>
 8011f2e:	4622      	mov	r2, r4
 8011f30:	462b      	mov	r3, r5
 8011f32:	4620      	mov	r0, r4
 8011f34:	4629      	mov	r1, r5
 8011f36:	f7ee fe21 	bl	8000b7c <__aeabi_dcmpun>
 8011f3a:	4683      	mov	fp, r0
 8011f3c:	2800      	cmp	r0, #0
 8011f3e:	d156      	bne.n	8011fee <pow+0xee>
 8011f40:	4632      	mov	r2, r6
 8011f42:	463b      	mov	r3, r7
 8011f44:	4630      	mov	r0, r6
 8011f46:	4639      	mov	r1, r7
 8011f48:	f7ee fe18 	bl	8000b7c <__aeabi_dcmpun>
 8011f4c:	9001      	str	r0, [sp, #4]
 8011f4e:	b1e8      	cbz	r0, 8011f8c <pow+0x8c>
 8011f50:	2200      	movs	r2, #0
 8011f52:	2300      	movs	r3, #0
 8011f54:	4620      	mov	r0, r4
 8011f56:	4629      	mov	r1, r5
 8011f58:	f7ee fdde 	bl	8000b18 <__aeabi_dcmpeq>
 8011f5c:	2800      	cmp	r0, #0
 8011f5e:	d046      	beq.n	8011fee <pow+0xee>
 8011f60:	2301      	movs	r3, #1
 8011f62:	9302      	str	r3, [sp, #8]
 8011f64:	4b96      	ldr	r3, [pc, #600]	; (80121c0 <pow+0x2c0>)
 8011f66:	9303      	str	r3, [sp, #12]
 8011f68:	4b96      	ldr	r3, [pc, #600]	; (80121c4 <pow+0x2c4>)
 8011f6a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8011f6e:	2200      	movs	r2, #0
 8011f70:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011f74:	9b00      	ldr	r3, [sp, #0]
 8011f76:	2b02      	cmp	r3, #2
 8011f78:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011f7c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011f80:	d033      	beq.n	8011fea <pow+0xea>
 8011f82:	a802      	add	r0, sp, #8
 8011f84:	f000 ff87 	bl	8012e96 <matherr>
 8011f88:	bb48      	cbnz	r0, 8011fde <pow+0xde>
 8011f8a:	e05d      	b.n	8012048 <pow+0x148>
 8011f8c:	f04f 0a00 	mov.w	sl, #0
 8011f90:	f04f 0b00 	mov.w	fp, #0
 8011f94:	4652      	mov	r2, sl
 8011f96:	465b      	mov	r3, fp
 8011f98:	4630      	mov	r0, r6
 8011f9a:	4639      	mov	r1, r7
 8011f9c:	f7ee fdbc 	bl	8000b18 <__aeabi_dcmpeq>
 8011fa0:	ec4b ab19 	vmov	d9, sl, fp
 8011fa4:	2800      	cmp	r0, #0
 8011fa6:	d054      	beq.n	8012052 <pow+0x152>
 8011fa8:	4652      	mov	r2, sl
 8011faa:	465b      	mov	r3, fp
 8011fac:	4620      	mov	r0, r4
 8011fae:	4629      	mov	r1, r5
 8011fb0:	f7ee fdb2 	bl	8000b18 <__aeabi_dcmpeq>
 8011fb4:	4680      	mov	r8, r0
 8011fb6:	b318      	cbz	r0, 8012000 <pow+0x100>
 8011fb8:	2301      	movs	r3, #1
 8011fba:	9302      	str	r3, [sp, #8]
 8011fbc:	4b80      	ldr	r3, [pc, #512]	; (80121c0 <pow+0x2c0>)
 8011fbe:	9303      	str	r3, [sp, #12]
 8011fc0:	9b01      	ldr	r3, [sp, #4]
 8011fc2:	930a      	str	r3, [sp, #40]	; 0x28
 8011fc4:	9b00      	ldr	r3, [sp, #0]
 8011fc6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8011fca:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8011fce:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d0d5      	beq.n	8011f82 <pow+0x82>
 8011fd6:	4b7b      	ldr	r3, [pc, #492]	; (80121c4 <pow+0x2c4>)
 8011fd8:	2200      	movs	r2, #0
 8011fda:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8011fde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011fe0:	b11b      	cbz	r3, 8011fea <pow+0xea>
 8011fe2:	f7fd f971 	bl	800f2c8 <__errno>
 8011fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011fe8:	6003      	str	r3, [r0, #0]
 8011fea:	ed9d 8b08 	vldr	d8, [sp, #32]
 8011fee:	eeb0 0a48 	vmov.f32	s0, s16
 8011ff2:	eef0 0a68 	vmov.f32	s1, s17
 8011ff6:	b00d      	add	sp, #52	; 0x34
 8011ff8:	ecbd 8b04 	vpop	{d8-d9}
 8011ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012000:	ec45 4b10 	vmov	d0, r4, r5
 8012004:	f000 ff3f 	bl	8012e86 <finite>
 8012008:	2800      	cmp	r0, #0
 801200a:	d0f0      	beq.n	8011fee <pow+0xee>
 801200c:	4652      	mov	r2, sl
 801200e:	465b      	mov	r3, fp
 8012010:	4620      	mov	r0, r4
 8012012:	4629      	mov	r1, r5
 8012014:	f7ee fd8a 	bl	8000b2c <__aeabi_dcmplt>
 8012018:	2800      	cmp	r0, #0
 801201a:	d0e8      	beq.n	8011fee <pow+0xee>
 801201c:	2301      	movs	r3, #1
 801201e:	9302      	str	r3, [sp, #8]
 8012020:	4b67      	ldr	r3, [pc, #412]	; (80121c0 <pow+0x2c0>)
 8012022:	9303      	str	r3, [sp, #12]
 8012024:	f999 3000 	ldrsb.w	r3, [r9]
 8012028:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 801202c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8012030:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8012034:	b913      	cbnz	r3, 801203c <pow+0x13c>
 8012036:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801203a:	e7a2      	b.n	8011f82 <pow+0x82>
 801203c:	4962      	ldr	r1, [pc, #392]	; (80121c8 <pow+0x2c8>)
 801203e:	2000      	movs	r0, #0
 8012040:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012044:	2b02      	cmp	r3, #2
 8012046:	d19c      	bne.n	8011f82 <pow+0x82>
 8012048:	f7fd f93e 	bl	800f2c8 <__errno>
 801204c:	2321      	movs	r3, #33	; 0x21
 801204e:	6003      	str	r3, [r0, #0]
 8012050:	e7c5      	b.n	8011fde <pow+0xde>
 8012052:	eeb0 0a48 	vmov.f32	s0, s16
 8012056:	eef0 0a68 	vmov.f32	s1, s17
 801205a:	f000 ff14 	bl	8012e86 <finite>
 801205e:	9000      	str	r0, [sp, #0]
 8012060:	2800      	cmp	r0, #0
 8012062:	f040 8081 	bne.w	8012168 <pow+0x268>
 8012066:	ec47 6b10 	vmov	d0, r6, r7
 801206a:	f000 ff0c 	bl	8012e86 <finite>
 801206e:	2800      	cmp	r0, #0
 8012070:	d07a      	beq.n	8012168 <pow+0x268>
 8012072:	ec45 4b10 	vmov	d0, r4, r5
 8012076:	f000 ff06 	bl	8012e86 <finite>
 801207a:	2800      	cmp	r0, #0
 801207c:	d074      	beq.n	8012168 <pow+0x268>
 801207e:	ec53 2b18 	vmov	r2, r3, d8
 8012082:	ee18 0a10 	vmov	r0, s16
 8012086:	4619      	mov	r1, r3
 8012088:	f7ee fd78 	bl	8000b7c <__aeabi_dcmpun>
 801208c:	f999 9000 	ldrsb.w	r9, [r9]
 8012090:	4b4b      	ldr	r3, [pc, #300]	; (80121c0 <pow+0x2c0>)
 8012092:	b1b0      	cbz	r0, 80120c2 <pow+0x1c2>
 8012094:	2201      	movs	r2, #1
 8012096:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801209a:	9b00      	ldr	r3, [sp, #0]
 801209c:	930a      	str	r3, [sp, #40]	; 0x28
 801209e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80120a2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80120a6:	f1b9 0f00 	cmp.w	r9, #0
 80120aa:	d0c4      	beq.n	8012036 <pow+0x136>
 80120ac:	4652      	mov	r2, sl
 80120ae:	465b      	mov	r3, fp
 80120b0:	4650      	mov	r0, sl
 80120b2:	4659      	mov	r1, fp
 80120b4:	f7ee fbf2 	bl	800089c <__aeabi_ddiv>
 80120b8:	f1b9 0f02 	cmp.w	r9, #2
 80120bc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80120c0:	e7c1      	b.n	8012046 <pow+0x146>
 80120c2:	2203      	movs	r2, #3
 80120c4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80120c8:	900a      	str	r0, [sp, #40]	; 0x28
 80120ca:	4629      	mov	r1, r5
 80120cc:	4620      	mov	r0, r4
 80120ce:	2200      	movs	r2, #0
 80120d0:	4b3e      	ldr	r3, [pc, #248]	; (80121cc <pow+0x2cc>)
 80120d2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80120d6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80120da:	f7ee fab5 	bl	8000648 <__aeabi_dmul>
 80120de:	4604      	mov	r4, r0
 80120e0:	460d      	mov	r5, r1
 80120e2:	f1b9 0f00 	cmp.w	r9, #0
 80120e6:	d124      	bne.n	8012132 <pow+0x232>
 80120e8:	4b39      	ldr	r3, [pc, #228]	; (80121d0 <pow+0x2d0>)
 80120ea:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80120ee:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80120f2:	4630      	mov	r0, r6
 80120f4:	4652      	mov	r2, sl
 80120f6:	465b      	mov	r3, fp
 80120f8:	4639      	mov	r1, r7
 80120fa:	f7ee fd17 	bl	8000b2c <__aeabi_dcmplt>
 80120fe:	2800      	cmp	r0, #0
 8012100:	d056      	beq.n	80121b0 <pow+0x2b0>
 8012102:	ec45 4b10 	vmov	d0, r4, r5
 8012106:	f000 fed3 	bl	8012eb0 <rint>
 801210a:	4622      	mov	r2, r4
 801210c:	462b      	mov	r3, r5
 801210e:	ec51 0b10 	vmov	r0, r1, d0
 8012112:	f7ee fd01 	bl	8000b18 <__aeabi_dcmpeq>
 8012116:	b920      	cbnz	r0, 8012122 <pow+0x222>
 8012118:	4b2e      	ldr	r3, [pc, #184]	; (80121d4 <pow+0x2d4>)
 801211a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 801211e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8012122:	f998 3000 	ldrsb.w	r3, [r8]
 8012126:	2b02      	cmp	r3, #2
 8012128:	d142      	bne.n	80121b0 <pow+0x2b0>
 801212a:	f7fd f8cd 	bl	800f2c8 <__errno>
 801212e:	2322      	movs	r3, #34	; 0x22
 8012130:	e78d      	b.n	801204e <pow+0x14e>
 8012132:	4b29      	ldr	r3, [pc, #164]	; (80121d8 <pow+0x2d8>)
 8012134:	2200      	movs	r2, #0
 8012136:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801213a:	4630      	mov	r0, r6
 801213c:	4652      	mov	r2, sl
 801213e:	465b      	mov	r3, fp
 8012140:	4639      	mov	r1, r7
 8012142:	f7ee fcf3 	bl	8000b2c <__aeabi_dcmplt>
 8012146:	2800      	cmp	r0, #0
 8012148:	d0eb      	beq.n	8012122 <pow+0x222>
 801214a:	ec45 4b10 	vmov	d0, r4, r5
 801214e:	f000 feaf 	bl	8012eb0 <rint>
 8012152:	4622      	mov	r2, r4
 8012154:	462b      	mov	r3, r5
 8012156:	ec51 0b10 	vmov	r0, r1, d0
 801215a:	f7ee fcdd 	bl	8000b18 <__aeabi_dcmpeq>
 801215e:	2800      	cmp	r0, #0
 8012160:	d1df      	bne.n	8012122 <pow+0x222>
 8012162:	2200      	movs	r2, #0
 8012164:	4b18      	ldr	r3, [pc, #96]	; (80121c8 <pow+0x2c8>)
 8012166:	e7da      	b.n	801211e <pow+0x21e>
 8012168:	2200      	movs	r2, #0
 801216a:	2300      	movs	r3, #0
 801216c:	ec51 0b18 	vmov	r0, r1, d8
 8012170:	f7ee fcd2 	bl	8000b18 <__aeabi_dcmpeq>
 8012174:	2800      	cmp	r0, #0
 8012176:	f43f af3a 	beq.w	8011fee <pow+0xee>
 801217a:	ec47 6b10 	vmov	d0, r6, r7
 801217e:	f000 fe82 	bl	8012e86 <finite>
 8012182:	2800      	cmp	r0, #0
 8012184:	f43f af33 	beq.w	8011fee <pow+0xee>
 8012188:	ec45 4b10 	vmov	d0, r4, r5
 801218c:	f000 fe7b 	bl	8012e86 <finite>
 8012190:	2800      	cmp	r0, #0
 8012192:	f43f af2c 	beq.w	8011fee <pow+0xee>
 8012196:	2304      	movs	r3, #4
 8012198:	9302      	str	r3, [sp, #8]
 801219a:	4b09      	ldr	r3, [pc, #36]	; (80121c0 <pow+0x2c0>)
 801219c:	9303      	str	r3, [sp, #12]
 801219e:	2300      	movs	r3, #0
 80121a0:	930a      	str	r3, [sp, #40]	; 0x28
 80121a2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80121a6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80121aa:	ed8d 9b08 	vstr	d9, [sp, #32]
 80121ae:	e7b8      	b.n	8012122 <pow+0x222>
 80121b0:	a802      	add	r0, sp, #8
 80121b2:	f000 fe70 	bl	8012e96 <matherr>
 80121b6:	2800      	cmp	r0, #0
 80121b8:	f47f af11 	bne.w	8011fde <pow+0xde>
 80121bc:	e7b5      	b.n	801212a <pow+0x22a>
 80121be:	bf00      	nop
 80121c0:	08014776 	.word	0x08014776
 80121c4:	3ff00000 	.word	0x3ff00000
 80121c8:	fff00000 	.word	0xfff00000
 80121cc:	3fe00000 	.word	0x3fe00000
 80121d0:	47efffff 	.word	0x47efffff
 80121d4:	c7efffff 	.word	0xc7efffff
 80121d8:	7ff00000 	.word	0x7ff00000
 80121dc:	20001e04 	.word	0x20001e04

080121e0 <__ieee754_log10>:
 80121e0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80121e4:	ec55 4b10 	vmov	r4, r5, d0
 80121e8:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 80121ec:	462b      	mov	r3, r5
 80121ee:	da2f      	bge.n	8012250 <__ieee754_log10+0x70>
 80121f0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
 80121f4:	4322      	orrs	r2, r4
 80121f6:	d10a      	bne.n	801220e <__ieee754_log10+0x2e>
 80121f8:	493b      	ldr	r1, [pc, #236]	; (80122e8 <__ieee754_log10+0x108>)
 80121fa:	2200      	movs	r2, #0
 80121fc:	2300      	movs	r3, #0
 80121fe:	2000      	movs	r0, #0
 8012200:	f7ee fb4c 	bl	800089c <__aeabi_ddiv>
 8012204:	ec41 0b10 	vmov	d0, r0, r1
 8012208:	b003      	add	sp, #12
 801220a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801220e:	2d00      	cmp	r5, #0
 8012210:	da08      	bge.n	8012224 <__ieee754_log10+0x44>
 8012212:	ee10 2a10 	vmov	r2, s0
 8012216:	4620      	mov	r0, r4
 8012218:	4629      	mov	r1, r5
 801221a:	f7ee f85d 	bl	80002d8 <__aeabi_dsub>
 801221e:	2200      	movs	r2, #0
 8012220:	2300      	movs	r3, #0
 8012222:	e7ed      	b.n	8012200 <__ieee754_log10+0x20>
 8012224:	2200      	movs	r2, #0
 8012226:	4b31      	ldr	r3, [pc, #196]	; (80122ec <__ieee754_log10+0x10c>)
 8012228:	4629      	mov	r1, r5
 801222a:	ee10 0a10 	vmov	r0, s0
 801222e:	f7ee fa0b 	bl	8000648 <__aeabi_dmul>
 8012232:	f06f 0235 	mvn.w	r2, #53	; 0x35
 8012236:	4604      	mov	r4, r0
 8012238:	460d      	mov	r5, r1
 801223a:	460b      	mov	r3, r1
 801223c:	492c      	ldr	r1, [pc, #176]	; (80122f0 <__ieee754_log10+0x110>)
 801223e:	428b      	cmp	r3, r1
 8012240:	dd08      	ble.n	8012254 <__ieee754_log10+0x74>
 8012242:	4622      	mov	r2, r4
 8012244:	462b      	mov	r3, r5
 8012246:	4620      	mov	r0, r4
 8012248:	4629      	mov	r1, r5
 801224a:	f7ee f847 	bl	80002dc <__adddf3>
 801224e:	e7d9      	b.n	8012204 <__ieee754_log10+0x24>
 8012250:	2200      	movs	r2, #0
 8012252:	e7f3      	b.n	801223c <__ieee754_log10+0x5c>
 8012254:	1518      	asrs	r0, r3, #20
 8012256:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 801225a:	4410      	add	r0, r2
 801225c:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8012260:	4448      	add	r0, r9
 8012262:	f3c3 0813 	ubfx	r8, r3, #0, #20
 8012266:	f7ee f985 	bl	8000574 <__aeabi_i2d>
 801226a:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 801226e:	3303      	adds	r3, #3
 8012270:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 8012274:	ec45 4b10 	vmov	d0, r4, r5
 8012278:	4606      	mov	r6, r0
 801227a:	460f      	mov	r7, r1
 801227c:	f000 ff14 	bl	80130a8 <__ieee754_log>
 8012280:	a313      	add	r3, pc, #76	; (adr r3, 80122d0 <__ieee754_log10+0xf0>)
 8012282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012286:	4630      	mov	r0, r6
 8012288:	4639      	mov	r1, r7
 801228a:	ed8d 0b00 	vstr	d0, [sp]
 801228e:	f7ee f9db 	bl	8000648 <__aeabi_dmul>
 8012292:	ed9d 0b00 	vldr	d0, [sp]
 8012296:	4604      	mov	r4, r0
 8012298:	460d      	mov	r5, r1
 801229a:	a30f      	add	r3, pc, #60	; (adr r3, 80122d8 <__ieee754_log10+0xf8>)
 801229c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122a0:	ec51 0b10 	vmov	r0, r1, d0
 80122a4:	f7ee f9d0 	bl	8000648 <__aeabi_dmul>
 80122a8:	4602      	mov	r2, r0
 80122aa:	460b      	mov	r3, r1
 80122ac:	4620      	mov	r0, r4
 80122ae:	4629      	mov	r1, r5
 80122b0:	f7ee f814 	bl	80002dc <__adddf3>
 80122b4:	a30a      	add	r3, pc, #40	; (adr r3, 80122e0 <__ieee754_log10+0x100>)
 80122b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122ba:	4604      	mov	r4, r0
 80122bc:	460d      	mov	r5, r1
 80122be:	4630      	mov	r0, r6
 80122c0:	4639      	mov	r1, r7
 80122c2:	f7ee f9c1 	bl	8000648 <__aeabi_dmul>
 80122c6:	4602      	mov	r2, r0
 80122c8:	460b      	mov	r3, r1
 80122ca:	4620      	mov	r0, r4
 80122cc:	4629      	mov	r1, r5
 80122ce:	e7bc      	b.n	801224a <__ieee754_log10+0x6a>
 80122d0:	11f12b36 	.word	0x11f12b36
 80122d4:	3d59fef3 	.word	0x3d59fef3
 80122d8:	1526e50e 	.word	0x1526e50e
 80122dc:	3fdbcb7b 	.word	0x3fdbcb7b
 80122e0:	509f6000 	.word	0x509f6000
 80122e4:	3fd34413 	.word	0x3fd34413
 80122e8:	c3500000 	.word	0xc3500000
 80122ec:	43500000 	.word	0x43500000
 80122f0:	7fefffff 	.word	0x7fefffff
 80122f4:	00000000 	.word	0x00000000

080122f8 <__ieee754_pow>:
 80122f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80122fc:	b091      	sub	sp, #68	; 0x44
 80122fe:	ed8d 1b00 	vstr	d1, [sp]
 8012302:	e9dd 2900 	ldrd	r2, r9, [sp]
 8012306:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 801230a:	ea58 0302 	orrs.w	r3, r8, r2
 801230e:	ec57 6b10 	vmov	r6, r7, d0
 8012312:	f000 84be 	beq.w	8012c92 <__ieee754_pow+0x99a>
 8012316:	4b7a      	ldr	r3, [pc, #488]	; (8012500 <__ieee754_pow+0x208>)
 8012318:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801231c:	429c      	cmp	r4, r3
 801231e:	463d      	mov	r5, r7
 8012320:	ee10 aa10 	vmov	sl, s0
 8012324:	dc09      	bgt.n	801233a <__ieee754_pow+0x42>
 8012326:	d103      	bne.n	8012330 <__ieee754_pow+0x38>
 8012328:	b93e      	cbnz	r6, 801233a <__ieee754_pow+0x42>
 801232a:	45a0      	cmp	r8, r4
 801232c:	dc0d      	bgt.n	801234a <__ieee754_pow+0x52>
 801232e:	e001      	b.n	8012334 <__ieee754_pow+0x3c>
 8012330:	4598      	cmp	r8, r3
 8012332:	dc02      	bgt.n	801233a <__ieee754_pow+0x42>
 8012334:	4598      	cmp	r8, r3
 8012336:	d10e      	bne.n	8012356 <__ieee754_pow+0x5e>
 8012338:	b16a      	cbz	r2, 8012356 <__ieee754_pow+0x5e>
 801233a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801233e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012342:	ea54 030a 	orrs.w	r3, r4, sl
 8012346:	f000 84a4 	beq.w	8012c92 <__ieee754_pow+0x99a>
 801234a:	486e      	ldr	r0, [pc, #440]	; (8012504 <__ieee754_pow+0x20c>)
 801234c:	b011      	add	sp, #68	; 0x44
 801234e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012352:	f000 bda5 	b.w	8012ea0 <nan>
 8012356:	2d00      	cmp	r5, #0
 8012358:	da53      	bge.n	8012402 <__ieee754_pow+0x10a>
 801235a:	4b6b      	ldr	r3, [pc, #428]	; (8012508 <__ieee754_pow+0x210>)
 801235c:	4598      	cmp	r8, r3
 801235e:	dc4d      	bgt.n	80123fc <__ieee754_pow+0x104>
 8012360:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8012364:	4598      	cmp	r8, r3
 8012366:	dd4c      	ble.n	8012402 <__ieee754_pow+0x10a>
 8012368:	ea4f 5328 	mov.w	r3, r8, asr #20
 801236c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012370:	2b14      	cmp	r3, #20
 8012372:	dd26      	ble.n	80123c2 <__ieee754_pow+0xca>
 8012374:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8012378:	fa22 f103 	lsr.w	r1, r2, r3
 801237c:	fa01 f303 	lsl.w	r3, r1, r3
 8012380:	4293      	cmp	r3, r2
 8012382:	d13e      	bne.n	8012402 <__ieee754_pow+0x10a>
 8012384:	f001 0101 	and.w	r1, r1, #1
 8012388:	f1c1 0b02 	rsb	fp, r1, #2
 801238c:	2a00      	cmp	r2, #0
 801238e:	d15b      	bne.n	8012448 <__ieee754_pow+0x150>
 8012390:	4b5b      	ldr	r3, [pc, #364]	; (8012500 <__ieee754_pow+0x208>)
 8012392:	4598      	cmp	r8, r3
 8012394:	d124      	bne.n	80123e0 <__ieee754_pow+0xe8>
 8012396:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801239a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801239e:	ea53 030a 	orrs.w	r3, r3, sl
 80123a2:	f000 8476 	beq.w	8012c92 <__ieee754_pow+0x99a>
 80123a6:	4b59      	ldr	r3, [pc, #356]	; (801250c <__ieee754_pow+0x214>)
 80123a8:	429c      	cmp	r4, r3
 80123aa:	dd2d      	ble.n	8012408 <__ieee754_pow+0x110>
 80123ac:	f1b9 0f00 	cmp.w	r9, #0
 80123b0:	f280 8473 	bge.w	8012c9a <__ieee754_pow+0x9a2>
 80123b4:	2000      	movs	r0, #0
 80123b6:	2100      	movs	r1, #0
 80123b8:	ec41 0b10 	vmov	d0, r0, r1
 80123bc:	b011      	add	sp, #68	; 0x44
 80123be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80123c2:	2a00      	cmp	r2, #0
 80123c4:	d13e      	bne.n	8012444 <__ieee754_pow+0x14c>
 80123c6:	f1c3 0314 	rsb	r3, r3, #20
 80123ca:	fa48 f103 	asr.w	r1, r8, r3
 80123ce:	fa01 f303 	lsl.w	r3, r1, r3
 80123d2:	4543      	cmp	r3, r8
 80123d4:	f040 8469 	bne.w	8012caa <__ieee754_pow+0x9b2>
 80123d8:	f001 0101 	and.w	r1, r1, #1
 80123dc:	f1c1 0b02 	rsb	fp, r1, #2
 80123e0:	4b4b      	ldr	r3, [pc, #300]	; (8012510 <__ieee754_pow+0x218>)
 80123e2:	4598      	cmp	r8, r3
 80123e4:	d118      	bne.n	8012418 <__ieee754_pow+0x120>
 80123e6:	f1b9 0f00 	cmp.w	r9, #0
 80123ea:	f280 845a 	bge.w	8012ca2 <__ieee754_pow+0x9aa>
 80123ee:	4948      	ldr	r1, [pc, #288]	; (8012510 <__ieee754_pow+0x218>)
 80123f0:	4632      	mov	r2, r6
 80123f2:	463b      	mov	r3, r7
 80123f4:	2000      	movs	r0, #0
 80123f6:	f7ee fa51 	bl	800089c <__aeabi_ddiv>
 80123fa:	e7dd      	b.n	80123b8 <__ieee754_pow+0xc0>
 80123fc:	f04f 0b02 	mov.w	fp, #2
 8012400:	e7c4      	b.n	801238c <__ieee754_pow+0x94>
 8012402:	f04f 0b00 	mov.w	fp, #0
 8012406:	e7c1      	b.n	801238c <__ieee754_pow+0x94>
 8012408:	f1b9 0f00 	cmp.w	r9, #0
 801240c:	dad2      	bge.n	80123b4 <__ieee754_pow+0xbc>
 801240e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8012412:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8012416:	e7cf      	b.n	80123b8 <__ieee754_pow+0xc0>
 8012418:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 801241c:	d106      	bne.n	801242c <__ieee754_pow+0x134>
 801241e:	4632      	mov	r2, r6
 8012420:	463b      	mov	r3, r7
 8012422:	4610      	mov	r0, r2
 8012424:	4619      	mov	r1, r3
 8012426:	f7ee f90f 	bl	8000648 <__aeabi_dmul>
 801242a:	e7c5      	b.n	80123b8 <__ieee754_pow+0xc0>
 801242c:	4b39      	ldr	r3, [pc, #228]	; (8012514 <__ieee754_pow+0x21c>)
 801242e:	4599      	cmp	r9, r3
 8012430:	d10a      	bne.n	8012448 <__ieee754_pow+0x150>
 8012432:	2d00      	cmp	r5, #0
 8012434:	db08      	blt.n	8012448 <__ieee754_pow+0x150>
 8012436:	ec47 6b10 	vmov	d0, r6, r7
 801243a:	b011      	add	sp, #68	; 0x44
 801243c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012440:	f000 bc68 	b.w	8012d14 <__ieee754_sqrt>
 8012444:	f04f 0b00 	mov.w	fp, #0
 8012448:	ec47 6b10 	vmov	d0, r6, r7
 801244c:	f000 fd12 	bl	8012e74 <fabs>
 8012450:	ec51 0b10 	vmov	r0, r1, d0
 8012454:	f1ba 0f00 	cmp.w	sl, #0
 8012458:	d127      	bne.n	80124aa <__ieee754_pow+0x1b2>
 801245a:	b124      	cbz	r4, 8012466 <__ieee754_pow+0x16e>
 801245c:	4b2c      	ldr	r3, [pc, #176]	; (8012510 <__ieee754_pow+0x218>)
 801245e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8012462:	429a      	cmp	r2, r3
 8012464:	d121      	bne.n	80124aa <__ieee754_pow+0x1b2>
 8012466:	f1b9 0f00 	cmp.w	r9, #0
 801246a:	da05      	bge.n	8012478 <__ieee754_pow+0x180>
 801246c:	4602      	mov	r2, r0
 801246e:	460b      	mov	r3, r1
 8012470:	2000      	movs	r0, #0
 8012472:	4927      	ldr	r1, [pc, #156]	; (8012510 <__ieee754_pow+0x218>)
 8012474:	f7ee fa12 	bl	800089c <__aeabi_ddiv>
 8012478:	2d00      	cmp	r5, #0
 801247a:	da9d      	bge.n	80123b8 <__ieee754_pow+0xc0>
 801247c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8012480:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8012484:	ea54 030b 	orrs.w	r3, r4, fp
 8012488:	d108      	bne.n	801249c <__ieee754_pow+0x1a4>
 801248a:	4602      	mov	r2, r0
 801248c:	460b      	mov	r3, r1
 801248e:	4610      	mov	r0, r2
 8012490:	4619      	mov	r1, r3
 8012492:	f7ed ff21 	bl	80002d8 <__aeabi_dsub>
 8012496:	4602      	mov	r2, r0
 8012498:	460b      	mov	r3, r1
 801249a:	e7ac      	b.n	80123f6 <__ieee754_pow+0xfe>
 801249c:	f1bb 0f01 	cmp.w	fp, #1
 80124a0:	d18a      	bne.n	80123b8 <__ieee754_pow+0xc0>
 80124a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80124a6:	4619      	mov	r1, r3
 80124a8:	e786      	b.n	80123b8 <__ieee754_pow+0xc0>
 80124aa:	0fed      	lsrs	r5, r5, #31
 80124ac:	1e6b      	subs	r3, r5, #1
 80124ae:	930d      	str	r3, [sp, #52]	; 0x34
 80124b0:	ea5b 0303 	orrs.w	r3, fp, r3
 80124b4:	d102      	bne.n	80124bc <__ieee754_pow+0x1c4>
 80124b6:	4632      	mov	r2, r6
 80124b8:	463b      	mov	r3, r7
 80124ba:	e7e8      	b.n	801248e <__ieee754_pow+0x196>
 80124bc:	4b16      	ldr	r3, [pc, #88]	; (8012518 <__ieee754_pow+0x220>)
 80124be:	4598      	cmp	r8, r3
 80124c0:	f340 80fe 	ble.w	80126c0 <__ieee754_pow+0x3c8>
 80124c4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80124c8:	4598      	cmp	r8, r3
 80124ca:	dd0a      	ble.n	80124e2 <__ieee754_pow+0x1ea>
 80124cc:	4b0f      	ldr	r3, [pc, #60]	; (801250c <__ieee754_pow+0x214>)
 80124ce:	429c      	cmp	r4, r3
 80124d0:	dc0d      	bgt.n	80124ee <__ieee754_pow+0x1f6>
 80124d2:	f1b9 0f00 	cmp.w	r9, #0
 80124d6:	f6bf af6d 	bge.w	80123b4 <__ieee754_pow+0xbc>
 80124da:	a307      	add	r3, pc, #28	; (adr r3, 80124f8 <__ieee754_pow+0x200>)
 80124dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80124e0:	e79f      	b.n	8012422 <__ieee754_pow+0x12a>
 80124e2:	4b0e      	ldr	r3, [pc, #56]	; (801251c <__ieee754_pow+0x224>)
 80124e4:	429c      	cmp	r4, r3
 80124e6:	ddf4      	ble.n	80124d2 <__ieee754_pow+0x1da>
 80124e8:	4b09      	ldr	r3, [pc, #36]	; (8012510 <__ieee754_pow+0x218>)
 80124ea:	429c      	cmp	r4, r3
 80124ec:	dd18      	ble.n	8012520 <__ieee754_pow+0x228>
 80124ee:	f1b9 0f00 	cmp.w	r9, #0
 80124f2:	dcf2      	bgt.n	80124da <__ieee754_pow+0x1e2>
 80124f4:	e75e      	b.n	80123b4 <__ieee754_pow+0xbc>
 80124f6:	bf00      	nop
 80124f8:	8800759c 	.word	0x8800759c
 80124fc:	7e37e43c 	.word	0x7e37e43c
 8012500:	7ff00000 	.word	0x7ff00000
 8012504:	08014659 	.word	0x08014659
 8012508:	433fffff 	.word	0x433fffff
 801250c:	3fefffff 	.word	0x3fefffff
 8012510:	3ff00000 	.word	0x3ff00000
 8012514:	3fe00000 	.word	0x3fe00000
 8012518:	41e00000 	.word	0x41e00000
 801251c:	3feffffe 	.word	0x3feffffe
 8012520:	2200      	movs	r2, #0
 8012522:	4b63      	ldr	r3, [pc, #396]	; (80126b0 <__ieee754_pow+0x3b8>)
 8012524:	f7ed fed8 	bl	80002d8 <__aeabi_dsub>
 8012528:	a355      	add	r3, pc, #340	; (adr r3, 8012680 <__ieee754_pow+0x388>)
 801252a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801252e:	4604      	mov	r4, r0
 8012530:	460d      	mov	r5, r1
 8012532:	f7ee f889 	bl	8000648 <__aeabi_dmul>
 8012536:	a354      	add	r3, pc, #336	; (adr r3, 8012688 <__ieee754_pow+0x390>)
 8012538:	e9d3 2300 	ldrd	r2, r3, [r3]
 801253c:	4606      	mov	r6, r0
 801253e:	460f      	mov	r7, r1
 8012540:	4620      	mov	r0, r4
 8012542:	4629      	mov	r1, r5
 8012544:	f7ee f880 	bl	8000648 <__aeabi_dmul>
 8012548:	2200      	movs	r2, #0
 801254a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801254e:	4b59      	ldr	r3, [pc, #356]	; (80126b4 <__ieee754_pow+0x3bc>)
 8012550:	4620      	mov	r0, r4
 8012552:	4629      	mov	r1, r5
 8012554:	f7ee f878 	bl	8000648 <__aeabi_dmul>
 8012558:	4602      	mov	r2, r0
 801255a:	460b      	mov	r3, r1
 801255c:	a14c      	add	r1, pc, #304	; (adr r1, 8012690 <__ieee754_pow+0x398>)
 801255e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012562:	f7ed feb9 	bl	80002d8 <__aeabi_dsub>
 8012566:	4622      	mov	r2, r4
 8012568:	462b      	mov	r3, r5
 801256a:	f7ee f86d 	bl	8000648 <__aeabi_dmul>
 801256e:	4602      	mov	r2, r0
 8012570:	460b      	mov	r3, r1
 8012572:	2000      	movs	r0, #0
 8012574:	4950      	ldr	r1, [pc, #320]	; (80126b8 <__ieee754_pow+0x3c0>)
 8012576:	f7ed feaf 	bl	80002d8 <__aeabi_dsub>
 801257a:	4622      	mov	r2, r4
 801257c:	462b      	mov	r3, r5
 801257e:	4680      	mov	r8, r0
 8012580:	4689      	mov	r9, r1
 8012582:	4620      	mov	r0, r4
 8012584:	4629      	mov	r1, r5
 8012586:	f7ee f85f 	bl	8000648 <__aeabi_dmul>
 801258a:	4602      	mov	r2, r0
 801258c:	460b      	mov	r3, r1
 801258e:	4640      	mov	r0, r8
 8012590:	4649      	mov	r1, r9
 8012592:	f7ee f859 	bl	8000648 <__aeabi_dmul>
 8012596:	a340      	add	r3, pc, #256	; (adr r3, 8012698 <__ieee754_pow+0x3a0>)
 8012598:	e9d3 2300 	ldrd	r2, r3, [r3]
 801259c:	f7ee f854 	bl	8000648 <__aeabi_dmul>
 80125a0:	4602      	mov	r2, r0
 80125a2:	460b      	mov	r3, r1
 80125a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80125a8:	f7ed fe96 	bl	80002d8 <__aeabi_dsub>
 80125ac:	4602      	mov	r2, r0
 80125ae:	460b      	mov	r3, r1
 80125b0:	4604      	mov	r4, r0
 80125b2:	460d      	mov	r5, r1
 80125b4:	4630      	mov	r0, r6
 80125b6:	4639      	mov	r1, r7
 80125b8:	f7ed fe90 	bl	80002dc <__adddf3>
 80125bc:	2000      	movs	r0, #0
 80125be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80125c2:	4632      	mov	r2, r6
 80125c4:	463b      	mov	r3, r7
 80125c6:	f7ed fe87 	bl	80002d8 <__aeabi_dsub>
 80125ca:	4602      	mov	r2, r0
 80125cc:	460b      	mov	r3, r1
 80125ce:	4620      	mov	r0, r4
 80125d0:	4629      	mov	r1, r5
 80125d2:	f7ed fe81 	bl	80002d8 <__aeabi_dsub>
 80125d6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80125d8:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80125dc:	4313      	orrs	r3, r2
 80125de:	4606      	mov	r6, r0
 80125e0:	460f      	mov	r7, r1
 80125e2:	f040 81eb 	bne.w	80129bc <__ieee754_pow+0x6c4>
 80125e6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 80126a0 <__ieee754_pow+0x3a8>
 80125ea:	e9dd 4500 	ldrd	r4, r5, [sp]
 80125ee:	2400      	movs	r4, #0
 80125f0:	4622      	mov	r2, r4
 80125f2:	462b      	mov	r3, r5
 80125f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80125f8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80125fc:	f7ed fe6c 	bl	80002d8 <__aeabi_dsub>
 8012600:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012604:	f7ee f820 	bl	8000648 <__aeabi_dmul>
 8012608:	e9dd 2300 	ldrd	r2, r3, [sp]
 801260c:	4680      	mov	r8, r0
 801260e:	4689      	mov	r9, r1
 8012610:	4630      	mov	r0, r6
 8012612:	4639      	mov	r1, r7
 8012614:	f7ee f818 	bl	8000648 <__aeabi_dmul>
 8012618:	4602      	mov	r2, r0
 801261a:	460b      	mov	r3, r1
 801261c:	4640      	mov	r0, r8
 801261e:	4649      	mov	r1, r9
 8012620:	f7ed fe5c 	bl	80002dc <__adddf3>
 8012624:	4622      	mov	r2, r4
 8012626:	462b      	mov	r3, r5
 8012628:	4680      	mov	r8, r0
 801262a:	4689      	mov	r9, r1
 801262c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012630:	f7ee f80a 	bl	8000648 <__aeabi_dmul>
 8012634:	460b      	mov	r3, r1
 8012636:	4604      	mov	r4, r0
 8012638:	460d      	mov	r5, r1
 801263a:	4602      	mov	r2, r0
 801263c:	4649      	mov	r1, r9
 801263e:	4640      	mov	r0, r8
 8012640:	e9cd 4500 	strd	r4, r5, [sp]
 8012644:	f7ed fe4a 	bl	80002dc <__adddf3>
 8012648:	4b1c      	ldr	r3, [pc, #112]	; (80126bc <__ieee754_pow+0x3c4>)
 801264a:	4299      	cmp	r1, r3
 801264c:	4606      	mov	r6, r0
 801264e:	460f      	mov	r7, r1
 8012650:	468b      	mov	fp, r1
 8012652:	f340 82f7 	ble.w	8012c44 <__ieee754_pow+0x94c>
 8012656:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 801265a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 801265e:	4303      	orrs	r3, r0
 8012660:	f000 81ea 	beq.w	8012a38 <__ieee754_pow+0x740>
 8012664:	a310      	add	r3, pc, #64	; (adr r3, 80126a8 <__ieee754_pow+0x3b0>)
 8012666:	e9d3 2300 	ldrd	r2, r3, [r3]
 801266a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801266e:	f7ed ffeb 	bl	8000648 <__aeabi_dmul>
 8012672:	a30d      	add	r3, pc, #52	; (adr r3, 80126a8 <__ieee754_pow+0x3b0>)
 8012674:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012678:	e6d5      	b.n	8012426 <__ieee754_pow+0x12e>
 801267a:	bf00      	nop
 801267c:	f3af 8000 	nop.w
 8012680:	60000000 	.word	0x60000000
 8012684:	3ff71547 	.word	0x3ff71547
 8012688:	f85ddf44 	.word	0xf85ddf44
 801268c:	3e54ae0b 	.word	0x3e54ae0b
 8012690:	55555555 	.word	0x55555555
 8012694:	3fd55555 	.word	0x3fd55555
 8012698:	652b82fe 	.word	0x652b82fe
 801269c:	3ff71547 	.word	0x3ff71547
 80126a0:	00000000 	.word	0x00000000
 80126a4:	bff00000 	.word	0xbff00000
 80126a8:	8800759c 	.word	0x8800759c
 80126ac:	7e37e43c 	.word	0x7e37e43c
 80126b0:	3ff00000 	.word	0x3ff00000
 80126b4:	3fd00000 	.word	0x3fd00000
 80126b8:	3fe00000 	.word	0x3fe00000
 80126bc:	408fffff 	.word	0x408fffff
 80126c0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80126c4:	f04f 0200 	mov.w	r2, #0
 80126c8:	da05      	bge.n	80126d6 <__ieee754_pow+0x3de>
 80126ca:	4bd3      	ldr	r3, [pc, #844]	; (8012a18 <__ieee754_pow+0x720>)
 80126cc:	f7ed ffbc 	bl	8000648 <__aeabi_dmul>
 80126d0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80126d4:	460c      	mov	r4, r1
 80126d6:	1523      	asrs	r3, r4, #20
 80126d8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80126dc:	4413      	add	r3, r2
 80126de:	9309      	str	r3, [sp, #36]	; 0x24
 80126e0:	4bce      	ldr	r3, [pc, #824]	; (8012a1c <__ieee754_pow+0x724>)
 80126e2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80126e6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80126ea:	429c      	cmp	r4, r3
 80126ec:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80126f0:	dd08      	ble.n	8012704 <__ieee754_pow+0x40c>
 80126f2:	4bcb      	ldr	r3, [pc, #812]	; (8012a20 <__ieee754_pow+0x728>)
 80126f4:	429c      	cmp	r4, r3
 80126f6:	f340 815e 	ble.w	80129b6 <__ieee754_pow+0x6be>
 80126fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80126fc:	3301      	adds	r3, #1
 80126fe:	9309      	str	r3, [sp, #36]	; 0x24
 8012700:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8012704:	f04f 0a00 	mov.w	sl, #0
 8012708:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801270c:	930c      	str	r3, [sp, #48]	; 0x30
 801270e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012710:	4bc4      	ldr	r3, [pc, #784]	; (8012a24 <__ieee754_pow+0x72c>)
 8012712:	4413      	add	r3, r2
 8012714:	ed93 7b00 	vldr	d7, [r3]
 8012718:	4629      	mov	r1, r5
 801271a:	ec53 2b17 	vmov	r2, r3, d7
 801271e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8012722:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8012726:	f7ed fdd7 	bl	80002d8 <__aeabi_dsub>
 801272a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 801272e:	4606      	mov	r6, r0
 8012730:	460f      	mov	r7, r1
 8012732:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012736:	f7ed fdd1 	bl	80002dc <__adddf3>
 801273a:	4602      	mov	r2, r0
 801273c:	460b      	mov	r3, r1
 801273e:	2000      	movs	r0, #0
 8012740:	49b9      	ldr	r1, [pc, #740]	; (8012a28 <__ieee754_pow+0x730>)
 8012742:	f7ee f8ab 	bl	800089c <__aeabi_ddiv>
 8012746:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 801274a:	4602      	mov	r2, r0
 801274c:	460b      	mov	r3, r1
 801274e:	4630      	mov	r0, r6
 8012750:	4639      	mov	r1, r7
 8012752:	f7ed ff79 	bl	8000648 <__aeabi_dmul>
 8012756:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801275a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 801275e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8012762:	2300      	movs	r3, #0
 8012764:	9302      	str	r3, [sp, #8]
 8012766:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 801276a:	106d      	asrs	r5, r5, #1
 801276c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8012770:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8012774:	2200      	movs	r2, #0
 8012776:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 801277a:	4640      	mov	r0, r8
 801277c:	4649      	mov	r1, r9
 801277e:	4614      	mov	r4, r2
 8012780:	461d      	mov	r5, r3
 8012782:	f7ed ff61 	bl	8000648 <__aeabi_dmul>
 8012786:	4602      	mov	r2, r0
 8012788:	460b      	mov	r3, r1
 801278a:	4630      	mov	r0, r6
 801278c:	4639      	mov	r1, r7
 801278e:	f7ed fda3 	bl	80002d8 <__aeabi_dsub>
 8012792:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012796:	4606      	mov	r6, r0
 8012798:	460f      	mov	r7, r1
 801279a:	4620      	mov	r0, r4
 801279c:	4629      	mov	r1, r5
 801279e:	f7ed fd9b 	bl	80002d8 <__aeabi_dsub>
 80127a2:	4602      	mov	r2, r0
 80127a4:	460b      	mov	r3, r1
 80127a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80127aa:	f7ed fd95 	bl	80002d8 <__aeabi_dsub>
 80127ae:	4642      	mov	r2, r8
 80127b0:	464b      	mov	r3, r9
 80127b2:	f7ed ff49 	bl	8000648 <__aeabi_dmul>
 80127b6:	4602      	mov	r2, r0
 80127b8:	460b      	mov	r3, r1
 80127ba:	4630      	mov	r0, r6
 80127bc:	4639      	mov	r1, r7
 80127be:	f7ed fd8b 	bl	80002d8 <__aeabi_dsub>
 80127c2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80127c6:	f7ed ff3f 	bl	8000648 <__aeabi_dmul>
 80127ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80127ce:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80127d2:	4610      	mov	r0, r2
 80127d4:	4619      	mov	r1, r3
 80127d6:	f7ed ff37 	bl	8000648 <__aeabi_dmul>
 80127da:	a37b      	add	r3, pc, #492	; (adr r3, 80129c8 <__ieee754_pow+0x6d0>)
 80127dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127e0:	4604      	mov	r4, r0
 80127e2:	460d      	mov	r5, r1
 80127e4:	f7ed ff30 	bl	8000648 <__aeabi_dmul>
 80127e8:	a379      	add	r3, pc, #484	; (adr r3, 80129d0 <__ieee754_pow+0x6d8>)
 80127ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127ee:	f7ed fd75 	bl	80002dc <__adddf3>
 80127f2:	4622      	mov	r2, r4
 80127f4:	462b      	mov	r3, r5
 80127f6:	f7ed ff27 	bl	8000648 <__aeabi_dmul>
 80127fa:	a377      	add	r3, pc, #476	; (adr r3, 80129d8 <__ieee754_pow+0x6e0>)
 80127fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012800:	f7ed fd6c 	bl	80002dc <__adddf3>
 8012804:	4622      	mov	r2, r4
 8012806:	462b      	mov	r3, r5
 8012808:	f7ed ff1e 	bl	8000648 <__aeabi_dmul>
 801280c:	a374      	add	r3, pc, #464	; (adr r3, 80129e0 <__ieee754_pow+0x6e8>)
 801280e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012812:	f7ed fd63 	bl	80002dc <__adddf3>
 8012816:	4622      	mov	r2, r4
 8012818:	462b      	mov	r3, r5
 801281a:	f7ed ff15 	bl	8000648 <__aeabi_dmul>
 801281e:	a372      	add	r3, pc, #456	; (adr r3, 80129e8 <__ieee754_pow+0x6f0>)
 8012820:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012824:	f7ed fd5a 	bl	80002dc <__adddf3>
 8012828:	4622      	mov	r2, r4
 801282a:	462b      	mov	r3, r5
 801282c:	f7ed ff0c 	bl	8000648 <__aeabi_dmul>
 8012830:	a36f      	add	r3, pc, #444	; (adr r3, 80129f0 <__ieee754_pow+0x6f8>)
 8012832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012836:	f7ed fd51 	bl	80002dc <__adddf3>
 801283a:	4622      	mov	r2, r4
 801283c:	4606      	mov	r6, r0
 801283e:	460f      	mov	r7, r1
 8012840:	462b      	mov	r3, r5
 8012842:	4620      	mov	r0, r4
 8012844:	4629      	mov	r1, r5
 8012846:	f7ed feff 	bl	8000648 <__aeabi_dmul>
 801284a:	4602      	mov	r2, r0
 801284c:	460b      	mov	r3, r1
 801284e:	4630      	mov	r0, r6
 8012850:	4639      	mov	r1, r7
 8012852:	f7ed fef9 	bl	8000648 <__aeabi_dmul>
 8012856:	4642      	mov	r2, r8
 8012858:	4604      	mov	r4, r0
 801285a:	460d      	mov	r5, r1
 801285c:	464b      	mov	r3, r9
 801285e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012862:	f7ed fd3b 	bl	80002dc <__adddf3>
 8012866:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801286a:	f7ed feed 	bl	8000648 <__aeabi_dmul>
 801286e:	4622      	mov	r2, r4
 8012870:	462b      	mov	r3, r5
 8012872:	f7ed fd33 	bl	80002dc <__adddf3>
 8012876:	4642      	mov	r2, r8
 8012878:	4606      	mov	r6, r0
 801287a:	460f      	mov	r7, r1
 801287c:	464b      	mov	r3, r9
 801287e:	4640      	mov	r0, r8
 8012880:	4649      	mov	r1, r9
 8012882:	f7ed fee1 	bl	8000648 <__aeabi_dmul>
 8012886:	2200      	movs	r2, #0
 8012888:	4b68      	ldr	r3, [pc, #416]	; (8012a2c <__ieee754_pow+0x734>)
 801288a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801288e:	f7ed fd25 	bl	80002dc <__adddf3>
 8012892:	4632      	mov	r2, r6
 8012894:	463b      	mov	r3, r7
 8012896:	f7ed fd21 	bl	80002dc <__adddf3>
 801289a:	9802      	ldr	r0, [sp, #8]
 801289c:	460d      	mov	r5, r1
 801289e:	4604      	mov	r4, r0
 80128a0:	4602      	mov	r2, r0
 80128a2:	460b      	mov	r3, r1
 80128a4:	4640      	mov	r0, r8
 80128a6:	4649      	mov	r1, r9
 80128a8:	f7ed fece 	bl	8000648 <__aeabi_dmul>
 80128ac:	2200      	movs	r2, #0
 80128ae:	4680      	mov	r8, r0
 80128b0:	4689      	mov	r9, r1
 80128b2:	4b5e      	ldr	r3, [pc, #376]	; (8012a2c <__ieee754_pow+0x734>)
 80128b4:	4620      	mov	r0, r4
 80128b6:	4629      	mov	r1, r5
 80128b8:	f7ed fd0e 	bl	80002d8 <__aeabi_dsub>
 80128bc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80128c0:	f7ed fd0a 	bl	80002d8 <__aeabi_dsub>
 80128c4:	4602      	mov	r2, r0
 80128c6:	460b      	mov	r3, r1
 80128c8:	4630      	mov	r0, r6
 80128ca:	4639      	mov	r1, r7
 80128cc:	f7ed fd04 	bl	80002d8 <__aeabi_dsub>
 80128d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80128d4:	f7ed feb8 	bl	8000648 <__aeabi_dmul>
 80128d8:	4622      	mov	r2, r4
 80128da:	4606      	mov	r6, r0
 80128dc:	460f      	mov	r7, r1
 80128de:	462b      	mov	r3, r5
 80128e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80128e4:	f7ed feb0 	bl	8000648 <__aeabi_dmul>
 80128e8:	4602      	mov	r2, r0
 80128ea:	460b      	mov	r3, r1
 80128ec:	4630      	mov	r0, r6
 80128ee:	4639      	mov	r1, r7
 80128f0:	f7ed fcf4 	bl	80002dc <__adddf3>
 80128f4:	4606      	mov	r6, r0
 80128f6:	460f      	mov	r7, r1
 80128f8:	4602      	mov	r2, r0
 80128fa:	460b      	mov	r3, r1
 80128fc:	4640      	mov	r0, r8
 80128fe:	4649      	mov	r1, r9
 8012900:	f7ed fcec 	bl	80002dc <__adddf3>
 8012904:	9802      	ldr	r0, [sp, #8]
 8012906:	a33c      	add	r3, pc, #240	; (adr r3, 80129f8 <__ieee754_pow+0x700>)
 8012908:	e9d3 2300 	ldrd	r2, r3, [r3]
 801290c:	4604      	mov	r4, r0
 801290e:	460d      	mov	r5, r1
 8012910:	f7ed fe9a 	bl	8000648 <__aeabi_dmul>
 8012914:	4642      	mov	r2, r8
 8012916:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801291a:	464b      	mov	r3, r9
 801291c:	4620      	mov	r0, r4
 801291e:	4629      	mov	r1, r5
 8012920:	f7ed fcda 	bl	80002d8 <__aeabi_dsub>
 8012924:	4602      	mov	r2, r0
 8012926:	460b      	mov	r3, r1
 8012928:	4630      	mov	r0, r6
 801292a:	4639      	mov	r1, r7
 801292c:	f7ed fcd4 	bl	80002d8 <__aeabi_dsub>
 8012930:	a333      	add	r3, pc, #204	; (adr r3, 8012a00 <__ieee754_pow+0x708>)
 8012932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012936:	f7ed fe87 	bl	8000648 <__aeabi_dmul>
 801293a:	a333      	add	r3, pc, #204	; (adr r3, 8012a08 <__ieee754_pow+0x710>)
 801293c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012940:	4606      	mov	r6, r0
 8012942:	460f      	mov	r7, r1
 8012944:	4620      	mov	r0, r4
 8012946:	4629      	mov	r1, r5
 8012948:	f7ed fe7e 	bl	8000648 <__aeabi_dmul>
 801294c:	4602      	mov	r2, r0
 801294e:	460b      	mov	r3, r1
 8012950:	4630      	mov	r0, r6
 8012952:	4639      	mov	r1, r7
 8012954:	f7ed fcc2 	bl	80002dc <__adddf3>
 8012958:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801295a:	4b35      	ldr	r3, [pc, #212]	; (8012a30 <__ieee754_pow+0x738>)
 801295c:	4413      	add	r3, r2
 801295e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012962:	f7ed fcbb 	bl	80002dc <__adddf3>
 8012966:	4604      	mov	r4, r0
 8012968:	9809      	ldr	r0, [sp, #36]	; 0x24
 801296a:	460d      	mov	r5, r1
 801296c:	f7ed fe02 	bl	8000574 <__aeabi_i2d>
 8012970:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012972:	4b30      	ldr	r3, [pc, #192]	; (8012a34 <__ieee754_pow+0x73c>)
 8012974:	4413      	add	r3, r2
 8012976:	e9d3 8900 	ldrd	r8, r9, [r3]
 801297a:	4606      	mov	r6, r0
 801297c:	460f      	mov	r7, r1
 801297e:	4622      	mov	r2, r4
 8012980:	462b      	mov	r3, r5
 8012982:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012986:	f7ed fca9 	bl	80002dc <__adddf3>
 801298a:	4642      	mov	r2, r8
 801298c:	464b      	mov	r3, r9
 801298e:	f7ed fca5 	bl	80002dc <__adddf3>
 8012992:	4632      	mov	r2, r6
 8012994:	463b      	mov	r3, r7
 8012996:	f7ed fca1 	bl	80002dc <__adddf3>
 801299a:	9802      	ldr	r0, [sp, #8]
 801299c:	4632      	mov	r2, r6
 801299e:	463b      	mov	r3, r7
 80129a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80129a4:	f7ed fc98 	bl	80002d8 <__aeabi_dsub>
 80129a8:	4642      	mov	r2, r8
 80129aa:	464b      	mov	r3, r9
 80129ac:	f7ed fc94 	bl	80002d8 <__aeabi_dsub>
 80129b0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80129b4:	e607      	b.n	80125c6 <__ieee754_pow+0x2ce>
 80129b6:	f04f 0a01 	mov.w	sl, #1
 80129ba:	e6a5      	b.n	8012708 <__ieee754_pow+0x410>
 80129bc:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8012a10 <__ieee754_pow+0x718>
 80129c0:	e613      	b.n	80125ea <__ieee754_pow+0x2f2>
 80129c2:	bf00      	nop
 80129c4:	f3af 8000 	nop.w
 80129c8:	4a454eef 	.word	0x4a454eef
 80129cc:	3fca7e28 	.word	0x3fca7e28
 80129d0:	93c9db65 	.word	0x93c9db65
 80129d4:	3fcd864a 	.word	0x3fcd864a
 80129d8:	a91d4101 	.word	0xa91d4101
 80129dc:	3fd17460 	.word	0x3fd17460
 80129e0:	518f264d 	.word	0x518f264d
 80129e4:	3fd55555 	.word	0x3fd55555
 80129e8:	db6fabff 	.word	0xdb6fabff
 80129ec:	3fdb6db6 	.word	0x3fdb6db6
 80129f0:	33333303 	.word	0x33333303
 80129f4:	3fe33333 	.word	0x3fe33333
 80129f8:	e0000000 	.word	0xe0000000
 80129fc:	3feec709 	.word	0x3feec709
 8012a00:	dc3a03fd 	.word	0xdc3a03fd
 8012a04:	3feec709 	.word	0x3feec709
 8012a08:	145b01f5 	.word	0x145b01f5
 8012a0c:	be3e2fe0 	.word	0xbe3e2fe0
 8012a10:	00000000 	.word	0x00000000
 8012a14:	3ff00000 	.word	0x3ff00000
 8012a18:	43400000 	.word	0x43400000
 8012a1c:	0003988e 	.word	0x0003988e
 8012a20:	000bb679 	.word	0x000bb679
 8012a24:	08014780 	.word	0x08014780
 8012a28:	3ff00000 	.word	0x3ff00000
 8012a2c:	40080000 	.word	0x40080000
 8012a30:	080147a0 	.word	0x080147a0
 8012a34:	08014790 	.word	0x08014790
 8012a38:	a3b4      	add	r3, pc, #720	; (adr r3, 8012d0c <__ieee754_pow+0xa14>)
 8012a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a3e:	4640      	mov	r0, r8
 8012a40:	4649      	mov	r1, r9
 8012a42:	f7ed fc4b 	bl	80002dc <__adddf3>
 8012a46:	4622      	mov	r2, r4
 8012a48:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012a4c:	462b      	mov	r3, r5
 8012a4e:	4630      	mov	r0, r6
 8012a50:	4639      	mov	r1, r7
 8012a52:	f7ed fc41 	bl	80002d8 <__aeabi_dsub>
 8012a56:	4602      	mov	r2, r0
 8012a58:	460b      	mov	r3, r1
 8012a5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a5e:	f7ee f883 	bl	8000b68 <__aeabi_dcmpgt>
 8012a62:	2800      	cmp	r0, #0
 8012a64:	f47f adfe 	bne.w	8012664 <__ieee754_pow+0x36c>
 8012a68:	4aa3      	ldr	r2, [pc, #652]	; (8012cf8 <__ieee754_pow+0xa00>)
 8012a6a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012a6e:	4293      	cmp	r3, r2
 8012a70:	f340 810a 	ble.w	8012c88 <__ieee754_pow+0x990>
 8012a74:	151b      	asrs	r3, r3, #20
 8012a76:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8012a7a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8012a7e:	fa4a f303 	asr.w	r3, sl, r3
 8012a82:	445b      	add	r3, fp
 8012a84:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8012a88:	4e9c      	ldr	r6, [pc, #624]	; (8012cfc <__ieee754_pow+0xa04>)
 8012a8a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8012a8e:	4116      	asrs	r6, r2
 8012a90:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012a94:	2000      	movs	r0, #0
 8012a96:	ea23 0106 	bic.w	r1, r3, r6
 8012a9a:	f1c2 0214 	rsb	r2, r2, #20
 8012a9e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8012aa2:	fa4a fa02 	asr.w	sl, sl, r2
 8012aa6:	f1bb 0f00 	cmp.w	fp, #0
 8012aaa:	4602      	mov	r2, r0
 8012aac:	460b      	mov	r3, r1
 8012aae:	4620      	mov	r0, r4
 8012ab0:	4629      	mov	r1, r5
 8012ab2:	bfb8      	it	lt
 8012ab4:	f1ca 0a00 	rsblt	sl, sl, #0
 8012ab8:	f7ed fc0e 	bl	80002d8 <__aeabi_dsub>
 8012abc:	e9cd 0100 	strd	r0, r1, [sp]
 8012ac0:	4642      	mov	r2, r8
 8012ac2:	464b      	mov	r3, r9
 8012ac4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012ac8:	f7ed fc08 	bl	80002dc <__adddf3>
 8012acc:	2000      	movs	r0, #0
 8012ace:	a378      	add	r3, pc, #480	; (adr r3, 8012cb0 <__ieee754_pow+0x9b8>)
 8012ad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ad4:	4604      	mov	r4, r0
 8012ad6:	460d      	mov	r5, r1
 8012ad8:	f7ed fdb6 	bl	8000648 <__aeabi_dmul>
 8012adc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012ae0:	4606      	mov	r6, r0
 8012ae2:	460f      	mov	r7, r1
 8012ae4:	4620      	mov	r0, r4
 8012ae6:	4629      	mov	r1, r5
 8012ae8:	f7ed fbf6 	bl	80002d8 <__aeabi_dsub>
 8012aec:	4602      	mov	r2, r0
 8012aee:	460b      	mov	r3, r1
 8012af0:	4640      	mov	r0, r8
 8012af2:	4649      	mov	r1, r9
 8012af4:	f7ed fbf0 	bl	80002d8 <__aeabi_dsub>
 8012af8:	a36f      	add	r3, pc, #444	; (adr r3, 8012cb8 <__ieee754_pow+0x9c0>)
 8012afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012afe:	f7ed fda3 	bl	8000648 <__aeabi_dmul>
 8012b02:	a36f      	add	r3, pc, #444	; (adr r3, 8012cc0 <__ieee754_pow+0x9c8>)
 8012b04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b08:	4680      	mov	r8, r0
 8012b0a:	4689      	mov	r9, r1
 8012b0c:	4620      	mov	r0, r4
 8012b0e:	4629      	mov	r1, r5
 8012b10:	f7ed fd9a 	bl	8000648 <__aeabi_dmul>
 8012b14:	4602      	mov	r2, r0
 8012b16:	460b      	mov	r3, r1
 8012b18:	4640      	mov	r0, r8
 8012b1a:	4649      	mov	r1, r9
 8012b1c:	f7ed fbde 	bl	80002dc <__adddf3>
 8012b20:	4604      	mov	r4, r0
 8012b22:	460d      	mov	r5, r1
 8012b24:	4602      	mov	r2, r0
 8012b26:	460b      	mov	r3, r1
 8012b28:	4630      	mov	r0, r6
 8012b2a:	4639      	mov	r1, r7
 8012b2c:	f7ed fbd6 	bl	80002dc <__adddf3>
 8012b30:	4632      	mov	r2, r6
 8012b32:	463b      	mov	r3, r7
 8012b34:	4680      	mov	r8, r0
 8012b36:	4689      	mov	r9, r1
 8012b38:	f7ed fbce 	bl	80002d8 <__aeabi_dsub>
 8012b3c:	4602      	mov	r2, r0
 8012b3e:	460b      	mov	r3, r1
 8012b40:	4620      	mov	r0, r4
 8012b42:	4629      	mov	r1, r5
 8012b44:	f7ed fbc8 	bl	80002d8 <__aeabi_dsub>
 8012b48:	4642      	mov	r2, r8
 8012b4a:	4606      	mov	r6, r0
 8012b4c:	460f      	mov	r7, r1
 8012b4e:	464b      	mov	r3, r9
 8012b50:	4640      	mov	r0, r8
 8012b52:	4649      	mov	r1, r9
 8012b54:	f7ed fd78 	bl	8000648 <__aeabi_dmul>
 8012b58:	a35b      	add	r3, pc, #364	; (adr r3, 8012cc8 <__ieee754_pow+0x9d0>)
 8012b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b5e:	4604      	mov	r4, r0
 8012b60:	460d      	mov	r5, r1
 8012b62:	f7ed fd71 	bl	8000648 <__aeabi_dmul>
 8012b66:	a35a      	add	r3, pc, #360	; (adr r3, 8012cd0 <__ieee754_pow+0x9d8>)
 8012b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b6c:	f7ed fbb4 	bl	80002d8 <__aeabi_dsub>
 8012b70:	4622      	mov	r2, r4
 8012b72:	462b      	mov	r3, r5
 8012b74:	f7ed fd68 	bl	8000648 <__aeabi_dmul>
 8012b78:	a357      	add	r3, pc, #348	; (adr r3, 8012cd8 <__ieee754_pow+0x9e0>)
 8012b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b7e:	f7ed fbad 	bl	80002dc <__adddf3>
 8012b82:	4622      	mov	r2, r4
 8012b84:	462b      	mov	r3, r5
 8012b86:	f7ed fd5f 	bl	8000648 <__aeabi_dmul>
 8012b8a:	a355      	add	r3, pc, #340	; (adr r3, 8012ce0 <__ieee754_pow+0x9e8>)
 8012b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012b90:	f7ed fba2 	bl	80002d8 <__aeabi_dsub>
 8012b94:	4622      	mov	r2, r4
 8012b96:	462b      	mov	r3, r5
 8012b98:	f7ed fd56 	bl	8000648 <__aeabi_dmul>
 8012b9c:	a352      	add	r3, pc, #328	; (adr r3, 8012ce8 <__ieee754_pow+0x9f0>)
 8012b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ba2:	f7ed fb9b 	bl	80002dc <__adddf3>
 8012ba6:	4622      	mov	r2, r4
 8012ba8:	462b      	mov	r3, r5
 8012baa:	f7ed fd4d 	bl	8000648 <__aeabi_dmul>
 8012bae:	4602      	mov	r2, r0
 8012bb0:	460b      	mov	r3, r1
 8012bb2:	4640      	mov	r0, r8
 8012bb4:	4649      	mov	r1, r9
 8012bb6:	f7ed fb8f 	bl	80002d8 <__aeabi_dsub>
 8012bba:	4604      	mov	r4, r0
 8012bbc:	460d      	mov	r5, r1
 8012bbe:	4602      	mov	r2, r0
 8012bc0:	460b      	mov	r3, r1
 8012bc2:	4640      	mov	r0, r8
 8012bc4:	4649      	mov	r1, r9
 8012bc6:	f7ed fd3f 	bl	8000648 <__aeabi_dmul>
 8012bca:	2200      	movs	r2, #0
 8012bcc:	e9cd 0100 	strd	r0, r1, [sp]
 8012bd0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012bd4:	4620      	mov	r0, r4
 8012bd6:	4629      	mov	r1, r5
 8012bd8:	f7ed fb7e 	bl	80002d8 <__aeabi_dsub>
 8012bdc:	4602      	mov	r2, r0
 8012bde:	460b      	mov	r3, r1
 8012be0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012be4:	f7ed fe5a 	bl	800089c <__aeabi_ddiv>
 8012be8:	4632      	mov	r2, r6
 8012bea:	4604      	mov	r4, r0
 8012bec:	460d      	mov	r5, r1
 8012bee:	463b      	mov	r3, r7
 8012bf0:	4640      	mov	r0, r8
 8012bf2:	4649      	mov	r1, r9
 8012bf4:	f7ed fd28 	bl	8000648 <__aeabi_dmul>
 8012bf8:	4632      	mov	r2, r6
 8012bfa:	463b      	mov	r3, r7
 8012bfc:	f7ed fb6e 	bl	80002dc <__adddf3>
 8012c00:	4602      	mov	r2, r0
 8012c02:	460b      	mov	r3, r1
 8012c04:	4620      	mov	r0, r4
 8012c06:	4629      	mov	r1, r5
 8012c08:	f7ed fb66 	bl	80002d8 <__aeabi_dsub>
 8012c0c:	4642      	mov	r2, r8
 8012c0e:	464b      	mov	r3, r9
 8012c10:	f7ed fb62 	bl	80002d8 <__aeabi_dsub>
 8012c14:	4602      	mov	r2, r0
 8012c16:	460b      	mov	r3, r1
 8012c18:	2000      	movs	r0, #0
 8012c1a:	4939      	ldr	r1, [pc, #228]	; (8012d00 <__ieee754_pow+0xa08>)
 8012c1c:	f7ed fb5c 	bl	80002d8 <__aeabi_dsub>
 8012c20:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8012c24:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8012c28:	4602      	mov	r2, r0
 8012c2a:	460b      	mov	r3, r1
 8012c2c:	da2f      	bge.n	8012c8e <__ieee754_pow+0x996>
 8012c2e:	4650      	mov	r0, sl
 8012c30:	ec43 2b10 	vmov	d0, r2, r3
 8012c34:	f000 f9c0 	bl	8012fb8 <scalbn>
 8012c38:	ec51 0b10 	vmov	r0, r1, d0
 8012c3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012c40:	f7ff bbf1 	b.w	8012426 <__ieee754_pow+0x12e>
 8012c44:	4b2f      	ldr	r3, [pc, #188]	; (8012d04 <__ieee754_pow+0xa0c>)
 8012c46:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8012c4a:	429e      	cmp	r6, r3
 8012c4c:	f77f af0c 	ble.w	8012a68 <__ieee754_pow+0x770>
 8012c50:	4b2d      	ldr	r3, [pc, #180]	; (8012d08 <__ieee754_pow+0xa10>)
 8012c52:	440b      	add	r3, r1
 8012c54:	4303      	orrs	r3, r0
 8012c56:	d00b      	beq.n	8012c70 <__ieee754_pow+0x978>
 8012c58:	a325      	add	r3, pc, #148	; (adr r3, 8012cf0 <__ieee754_pow+0x9f8>)
 8012c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c62:	f7ed fcf1 	bl	8000648 <__aeabi_dmul>
 8012c66:	a322      	add	r3, pc, #136	; (adr r3, 8012cf0 <__ieee754_pow+0x9f8>)
 8012c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c6c:	f7ff bbdb 	b.w	8012426 <__ieee754_pow+0x12e>
 8012c70:	4622      	mov	r2, r4
 8012c72:	462b      	mov	r3, r5
 8012c74:	f7ed fb30 	bl	80002d8 <__aeabi_dsub>
 8012c78:	4642      	mov	r2, r8
 8012c7a:	464b      	mov	r3, r9
 8012c7c:	f7ed ff6a 	bl	8000b54 <__aeabi_dcmpge>
 8012c80:	2800      	cmp	r0, #0
 8012c82:	f43f aef1 	beq.w	8012a68 <__ieee754_pow+0x770>
 8012c86:	e7e7      	b.n	8012c58 <__ieee754_pow+0x960>
 8012c88:	f04f 0a00 	mov.w	sl, #0
 8012c8c:	e718      	b.n	8012ac0 <__ieee754_pow+0x7c8>
 8012c8e:	4621      	mov	r1, r4
 8012c90:	e7d4      	b.n	8012c3c <__ieee754_pow+0x944>
 8012c92:	2000      	movs	r0, #0
 8012c94:	491a      	ldr	r1, [pc, #104]	; (8012d00 <__ieee754_pow+0xa08>)
 8012c96:	f7ff bb8f 	b.w	80123b8 <__ieee754_pow+0xc0>
 8012c9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012c9e:	f7ff bb8b 	b.w	80123b8 <__ieee754_pow+0xc0>
 8012ca2:	4630      	mov	r0, r6
 8012ca4:	4639      	mov	r1, r7
 8012ca6:	f7ff bb87 	b.w	80123b8 <__ieee754_pow+0xc0>
 8012caa:	4693      	mov	fp, r2
 8012cac:	f7ff bb98 	b.w	80123e0 <__ieee754_pow+0xe8>
 8012cb0:	00000000 	.word	0x00000000
 8012cb4:	3fe62e43 	.word	0x3fe62e43
 8012cb8:	fefa39ef 	.word	0xfefa39ef
 8012cbc:	3fe62e42 	.word	0x3fe62e42
 8012cc0:	0ca86c39 	.word	0x0ca86c39
 8012cc4:	be205c61 	.word	0xbe205c61
 8012cc8:	72bea4d0 	.word	0x72bea4d0
 8012ccc:	3e663769 	.word	0x3e663769
 8012cd0:	c5d26bf1 	.word	0xc5d26bf1
 8012cd4:	3ebbbd41 	.word	0x3ebbbd41
 8012cd8:	af25de2c 	.word	0xaf25de2c
 8012cdc:	3f11566a 	.word	0x3f11566a
 8012ce0:	16bebd93 	.word	0x16bebd93
 8012ce4:	3f66c16c 	.word	0x3f66c16c
 8012ce8:	5555553e 	.word	0x5555553e
 8012cec:	3fc55555 	.word	0x3fc55555
 8012cf0:	c2f8f359 	.word	0xc2f8f359
 8012cf4:	01a56e1f 	.word	0x01a56e1f
 8012cf8:	3fe00000 	.word	0x3fe00000
 8012cfc:	000fffff 	.word	0x000fffff
 8012d00:	3ff00000 	.word	0x3ff00000
 8012d04:	4090cbff 	.word	0x4090cbff
 8012d08:	3f6f3400 	.word	0x3f6f3400
 8012d0c:	652b82fe 	.word	0x652b82fe
 8012d10:	3c971547 	.word	0x3c971547

08012d14 <__ieee754_sqrt>:
 8012d14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012d18:	4955      	ldr	r1, [pc, #340]	; (8012e70 <__ieee754_sqrt+0x15c>)
 8012d1a:	ec55 4b10 	vmov	r4, r5, d0
 8012d1e:	43a9      	bics	r1, r5
 8012d20:	462b      	mov	r3, r5
 8012d22:	462a      	mov	r2, r5
 8012d24:	d112      	bne.n	8012d4c <__ieee754_sqrt+0x38>
 8012d26:	ee10 2a10 	vmov	r2, s0
 8012d2a:	ee10 0a10 	vmov	r0, s0
 8012d2e:	4629      	mov	r1, r5
 8012d30:	f7ed fc8a 	bl	8000648 <__aeabi_dmul>
 8012d34:	4602      	mov	r2, r0
 8012d36:	460b      	mov	r3, r1
 8012d38:	4620      	mov	r0, r4
 8012d3a:	4629      	mov	r1, r5
 8012d3c:	f7ed face 	bl	80002dc <__adddf3>
 8012d40:	4604      	mov	r4, r0
 8012d42:	460d      	mov	r5, r1
 8012d44:	ec45 4b10 	vmov	d0, r4, r5
 8012d48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d4c:	2d00      	cmp	r5, #0
 8012d4e:	ee10 0a10 	vmov	r0, s0
 8012d52:	4621      	mov	r1, r4
 8012d54:	dc0f      	bgt.n	8012d76 <__ieee754_sqrt+0x62>
 8012d56:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8012d5a:	4330      	orrs	r0, r6
 8012d5c:	d0f2      	beq.n	8012d44 <__ieee754_sqrt+0x30>
 8012d5e:	b155      	cbz	r5, 8012d76 <__ieee754_sqrt+0x62>
 8012d60:	ee10 2a10 	vmov	r2, s0
 8012d64:	4620      	mov	r0, r4
 8012d66:	4629      	mov	r1, r5
 8012d68:	f7ed fab6 	bl	80002d8 <__aeabi_dsub>
 8012d6c:	4602      	mov	r2, r0
 8012d6e:	460b      	mov	r3, r1
 8012d70:	f7ed fd94 	bl	800089c <__aeabi_ddiv>
 8012d74:	e7e4      	b.n	8012d40 <__ieee754_sqrt+0x2c>
 8012d76:	151b      	asrs	r3, r3, #20
 8012d78:	d073      	beq.n	8012e62 <__ieee754_sqrt+0x14e>
 8012d7a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8012d7e:	07dd      	lsls	r5, r3, #31
 8012d80:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8012d84:	bf48      	it	mi
 8012d86:	0fc8      	lsrmi	r0, r1, #31
 8012d88:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8012d8c:	bf44      	itt	mi
 8012d8e:	0049      	lslmi	r1, r1, #1
 8012d90:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8012d94:	2500      	movs	r5, #0
 8012d96:	1058      	asrs	r0, r3, #1
 8012d98:	0fcb      	lsrs	r3, r1, #31
 8012d9a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8012d9e:	0049      	lsls	r1, r1, #1
 8012da0:	2316      	movs	r3, #22
 8012da2:	462c      	mov	r4, r5
 8012da4:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8012da8:	19a7      	adds	r7, r4, r6
 8012daa:	4297      	cmp	r7, r2
 8012dac:	bfde      	ittt	le
 8012dae:	19bc      	addle	r4, r7, r6
 8012db0:	1bd2      	suble	r2, r2, r7
 8012db2:	19ad      	addle	r5, r5, r6
 8012db4:	0fcf      	lsrs	r7, r1, #31
 8012db6:	3b01      	subs	r3, #1
 8012db8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8012dbc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012dc0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012dc4:	d1f0      	bne.n	8012da8 <__ieee754_sqrt+0x94>
 8012dc6:	f04f 0c20 	mov.w	ip, #32
 8012dca:	469e      	mov	lr, r3
 8012dcc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8012dd0:	42a2      	cmp	r2, r4
 8012dd2:	eb06 070e 	add.w	r7, r6, lr
 8012dd6:	dc02      	bgt.n	8012dde <__ieee754_sqrt+0xca>
 8012dd8:	d112      	bne.n	8012e00 <__ieee754_sqrt+0xec>
 8012dda:	428f      	cmp	r7, r1
 8012ddc:	d810      	bhi.n	8012e00 <__ieee754_sqrt+0xec>
 8012dde:	2f00      	cmp	r7, #0
 8012de0:	eb07 0e06 	add.w	lr, r7, r6
 8012de4:	da42      	bge.n	8012e6c <__ieee754_sqrt+0x158>
 8012de6:	f1be 0f00 	cmp.w	lr, #0
 8012dea:	db3f      	blt.n	8012e6c <__ieee754_sqrt+0x158>
 8012dec:	f104 0801 	add.w	r8, r4, #1
 8012df0:	1b12      	subs	r2, r2, r4
 8012df2:	428f      	cmp	r7, r1
 8012df4:	bf88      	it	hi
 8012df6:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8012dfa:	1bc9      	subs	r1, r1, r7
 8012dfc:	4433      	add	r3, r6
 8012dfe:	4644      	mov	r4, r8
 8012e00:	0052      	lsls	r2, r2, #1
 8012e02:	f1bc 0c01 	subs.w	ip, ip, #1
 8012e06:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8012e0a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8012e0e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8012e12:	d1dd      	bne.n	8012dd0 <__ieee754_sqrt+0xbc>
 8012e14:	430a      	orrs	r2, r1
 8012e16:	d006      	beq.n	8012e26 <__ieee754_sqrt+0x112>
 8012e18:	1c5c      	adds	r4, r3, #1
 8012e1a:	bf13      	iteet	ne
 8012e1c:	3301      	addne	r3, #1
 8012e1e:	3501      	addeq	r5, #1
 8012e20:	4663      	moveq	r3, ip
 8012e22:	f023 0301 	bicne.w	r3, r3, #1
 8012e26:	106a      	asrs	r2, r5, #1
 8012e28:	085b      	lsrs	r3, r3, #1
 8012e2a:	07e9      	lsls	r1, r5, #31
 8012e2c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8012e30:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8012e34:	bf48      	it	mi
 8012e36:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8012e3a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8012e3e:	461c      	mov	r4, r3
 8012e40:	e780      	b.n	8012d44 <__ieee754_sqrt+0x30>
 8012e42:	0aca      	lsrs	r2, r1, #11
 8012e44:	3815      	subs	r0, #21
 8012e46:	0549      	lsls	r1, r1, #21
 8012e48:	2a00      	cmp	r2, #0
 8012e4a:	d0fa      	beq.n	8012e42 <__ieee754_sqrt+0x12e>
 8012e4c:	02d6      	lsls	r6, r2, #11
 8012e4e:	d50a      	bpl.n	8012e66 <__ieee754_sqrt+0x152>
 8012e50:	f1c3 0420 	rsb	r4, r3, #32
 8012e54:	fa21 f404 	lsr.w	r4, r1, r4
 8012e58:	1e5d      	subs	r5, r3, #1
 8012e5a:	4099      	lsls	r1, r3
 8012e5c:	4322      	orrs	r2, r4
 8012e5e:	1b43      	subs	r3, r0, r5
 8012e60:	e78b      	b.n	8012d7a <__ieee754_sqrt+0x66>
 8012e62:	4618      	mov	r0, r3
 8012e64:	e7f0      	b.n	8012e48 <__ieee754_sqrt+0x134>
 8012e66:	0052      	lsls	r2, r2, #1
 8012e68:	3301      	adds	r3, #1
 8012e6a:	e7ef      	b.n	8012e4c <__ieee754_sqrt+0x138>
 8012e6c:	46a0      	mov	r8, r4
 8012e6e:	e7bf      	b.n	8012df0 <__ieee754_sqrt+0xdc>
 8012e70:	7ff00000 	.word	0x7ff00000

08012e74 <fabs>:
 8012e74:	ec51 0b10 	vmov	r0, r1, d0
 8012e78:	ee10 2a10 	vmov	r2, s0
 8012e7c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012e80:	ec43 2b10 	vmov	d0, r2, r3
 8012e84:	4770      	bx	lr

08012e86 <finite>:
 8012e86:	ee10 3a90 	vmov	r3, s1
 8012e8a:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8012e8e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8012e92:	0fc0      	lsrs	r0, r0, #31
 8012e94:	4770      	bx	lr

08012e96 <matherr>:
 8012e96:	2000      	movs	r0, #0
 8012e98:	4770      	bx	lr
 8012e9a:	0000      	movs	r0, r0
 8012e9c:	0000      	movs	r0, r0
	...

08012ea0 <nan>:
 8012ea0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8012ea8 <nan+0x8>
 8012ea4:	4770      	bx	lr
 8012ea6:	bf00      	nop
 8012ea8:	00000000 	.word	0x00000000
 8012eac:	7ff80000 	.word	0x7ff80000

08012eb0 <rint>:
 8012eb0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012eb2:	ec51 0b10 	vmov	r0, r1, d0
 8012eb6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8012eba:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8012ebe:	2e13      	cmp	r6, #19
 8012ec0:	460b      	mov	r3, r1
 8012ec2:	ee10 4a10 	vmov	r4, s0
 8012ec6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8012eca:	dc56      	bgt.n	8012f7a <rint+0xca>
 8012ecc:	2e00      	cmp	r6, #0
 8012ece:	da2b      	bge.n	8012f28 <rint+0x78>
 8012ed0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8012ed4:	4302      	orrs	r2, r0
 8012ed6:	d023      	beq.n	8012f20 <rint+0x70>
 8012ed8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8012edc:	4302      	orrs	r2, r0
 8012ede:	4254      	negs	r4, r2
 8012ee0:	4314      	orrs	r4, r2
 8012ee2:	0c4b      	lsrs	r3, r1, #17
 8012ee4:	0b24      	lsrs	r4, r4, #12
 8012ee6:	045b      	lsls	r3, r3, #17
 8012ee8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8012eec:	ea44 0103 	orr.w	r1, r4, r3
 8012ef0:	460b      	mov	r3, r1
 8012ef2:	492f      	ldr	r1, [pc, #188]	; (8012fb0 <rint+0x100>)
 8012ef4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8012ef8:	e9d1 6700 	ldrd	r6, r7, [r1]
 8012efc:	4602      	mov	r2, r0
 8012efe:	4639      	mov	r1, r7
 8012f00:	4630      	mov	r0, r6
 8012f02:	f7ed f9eb 	bl	80002dc <__adddf3>
 8012f06:	e9cd 0100 	strd	r0, r1, [sp]
 8012f0a:	463b      	mov	r3, r7
 8012f0c:	4632      	mov	r2, r6
 8012f0e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012f12:	f7ed f9e1 	bl	80002d8 <__aeabi_dsub>
 8012f16:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012f1a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8012f1e:	4639      	mov	r1, r7
 8012f20:	ec41 0b10 	vmov	d0, r0, r1
 8012f24:	b003      	add	sp, #12
 8012f26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012f28:	4a22      	ldr	r2, [pc, #136]	; (8012fb4 <rint+0x104>)
 8012f2a:	4132      	asrs	r2, r6
 8012f2c:	ea01 0702 	and.w	r7, r1, r2
 8012f30:	4307      	orrs	r7, r0
 8012f32:	d0f5      	beq.n	8012f20 <rint+0x70>
 8012f34:	0852      	lsrs	r2, r2, #1
 8012f36:	4011      	ands	r1, r2
 8012f38:	430c      	orrs	r4, r1
 8012f3a:	d00b      	beq.n	8012f54 <rint+0xa4>
 8012f3c:	ea23 0202 	bic.w	r2, r3, r2
 8012f40:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8012f44:	2e13      	cmp	r6, #19
 8012f46:	fa43 f306 	asr.w	r3, r3, r6
 8012f4a:	bf0c      	ite	eq
 8012f4c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8012f50:	2400      	movne	r4, #0
 8012f52:	4313      	orrs	r3, r2
 8012f54:	4916      	ldr	r1, [pc, #88]	; (8012fb0 <rint+0x100>)
 8012f56:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8012f5a:	4622      	mov	r2, r4
 8012f5c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012f60:	4620      	mov	r0, r4
 8012f62:	4629      	mov	r1, r5
 8012f64:	f7ed f9ba 	bl	80002dc <__adddf3>
 8012f68:	e9cd 0100 	strd	r0, r1, [sp]
 8012f6c:	4622      	mov	r2, r4
 8012f6e:	462b      	mov	r3, r5
 8012f70:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012f74:	f7ed f9b0 	bl	80002d8 <__aeabi_dsub>
 8012f78:	e7d2      	b.n	8012f20 <rint+0x70>
 8012f7a:	2e33      	cmp	r6, #51	; 0x33
 8012f7c:	dd07      	ble.n	8012f8e <rint+0xde>
 8012f7e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8012f82:	d1cd      	bne.n	8012f20 <rint+0x70>
 8012f84:	ee10 2a10 	vmov	r2, s0
 8012f88:	f7ed f9a8 	bl	80002dc <__adddf3>
 8012f8c:	e7c8      	b.n	8012f20 <rint+0x70>
 8012f8e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8012f92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012f96:	40f2      	lsrs	r2, r6
 8012f98:	4210      	tst	r0, r2
 8012f9a:	d0c1      	beq.n	8012f20 <rint+0x70>
 8012f9c:	0852      	lsrs	r2, r2, #1
 8012f9e:	4210      	tst	r0, r2
 8012fa0:	bf1f      	itttt	ne
 8012fa2:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8012fa6:	ea20 0202 	bicne.w	r2, r0, r2
 8012faa:	4134      	asrne	r4, r6
 8012fac:	4314      	orrne	r4, r2
 8012fae:	e7d1      	b.n	8012f54 <rint+0xa4>
 8012fb0:	080147b0 	.word	0x080147b0
 8012fb4:	000fffff 	.word	0x000fffff

08012fb8 <scalbn>:
 8012fb8:	b570      	push	{r4, r5, r6, lr}
 8012fba:	ec55 4b10 	vmov	r4, r5, d0
 8012fbe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8012fc2:	4606      	mov	r6, r0
 8012fc4:	462b      	mov	r3, r5
 8012fc6:	b9aa      	cbnz	r2, 8012ff4 <scalbn+0x3c>
 8012fc8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8012fcc:	4323      	orrs	r3, r4
 8012fce:	d03b      	beq.n	8013048 <scalbn+0x90>
 8012fd0:	4b31      	ldr	r3, [pc, #196]	; (8013098 <scalbn+0xe0>)
 8012fd2:	4629      	mov	r1, r5
 8012fd4:	2200      	movs	r2, #0
 8012fd6:	ee10 0a10 	vmov	r0, s0
 8012fda:	f7ed fb35 	bl	8000648 <__aeabi_dmul>
 8012fde:	4b2f      	ldr	r3, [pc, #188]	; (801309c <scalbn+0xe4>)
 8012fe0:	429e      	cmp	r6, r3
 8012fe2:	4604      	mov	r4, r0
 8012fe4:	460d      	mov	r5, r1
 8012fe6:	da12      	bge.n	801300e <scalbn+0x56>
 8012fe8:	a327      	add	r3, pc, #156	; (adr r3, 8013088 <scalbn+0xd0>)
 8012fea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012fee:	f7ed fb2b 	bl	8000648 <__aeabi_dmul>
 8012ff2:	e009      	b.n	8013008 <scalbn+0x50>
 8012ff4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012ff8:	428a      	cmp	r2, r1
 8012ffa:	d10c      	bne.n	8013016 <scalbn+0x5e>
 8012ffc:	ee10 2a10 	vmov	r2, s0
 8013000:	4620      	mov	r0, r4
 8013002:	4629      	mov	r1, r5
 8013004:	f7ed f96a 	bl	80002dc <__adddf3>
 8013008:	4604      	mov	r4, r0
 801300a:	460d      	mov	r5, r1
 801300c:	e01c      	b.n	8013048 <scalbn+0x90>
 801300e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8013012:	460b      	mov	r3, r1
 8013014:	3a36      	subs	r2, #54	; 0x36
 8013016:	4432      	add	r2, r6
 8013018:	f240 71fe 	movw	r1, #2046	; 0x7fe
 801301c:	428a      	cmp	r2, r1
 801301e:	dd0b      	ble.n	8013038 <scalbn+0x80>
 8013020:	ec45 4b11 	vmov	d1, r4, r5
 8013024:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8013090 <scalbn+0xd8>
 8013028:	f000 f9f0 	bl	801340c <copysign>
 801302c:	a318      	add	r3, pc, #96	; (adr r3, 8013090 <scalbn+0xd8>)
 801302e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013032:	ec51 0b10 	vmov	r0, r1, d0
 8013036:	e7da      	b.n	8012fee <scalbn+0x36>
 8013038:	2a00      	cmp	r2, #0
 801303a:	dd08      	ble.n	801304e <scalbn+0x96>
 801303c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013040:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013044:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8013048:	ec45 4b10 	vmov	d0, r4, r5
 801304c:	bd70      	pop	{r4, r5, r6, pc}
 801304e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8013052:	da0d      	bge.n	8013070 <scalbn+0xb8>
 8013054:	f24c 3350 	movw	r3, #50000	; 0xc350
 8013058:	429e      	cmp	r6, r3
 801305a:	ec45 4b11 	vmov	d1, r4, r5
 801305e:	dce1      	bgt.n	8013024 <scalbn+0x6c>
 8013060:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8013088 <scalbn+0xd0>
 8013064:	f000 f9d2 	bl	801340c <copysign>
 8013068:	a307      	add	r3, pc, #28	; (adr r3, 8013088 <scalbn+0xd0>)
 801306a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801306e:	e7e0      	b.n	8013032 <scalbn+0x7a>
 8013070:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013074:	3236      	adds	r2, #54	; 0x36
 8013076:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801307a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801307e:	4620      	mov	r0, r4
 8013080:	4629      	mov	r1, r5
 8013082:	2200      	movs	r2, #0
 8013084:	4b06      	ldr	r3, [pc, #24]	; (80130a0 <scalbn+0xe8>)
 8013086:	e7b2      	b.n	8012fee <scalbn+0x36>
 8013088:	c2f8f359 	.word	0xc2f8f359
 801308c:	01a56e1f 	.word	0x01a56e1f
 8013090:	8800759c 	.word	0x8800759c
 8013094:	7e37e43c 	.word	0x7e37e43c
 8013098:	43500000 	.word	0x43500000
 801309c:	ffff3cb0 	.word	0xffff3cb0
 80130a0:	3c900000 	.word	0x3c900000
 80130a4:	00000000 	.word	0x00000000

080130a8 <__ieee754_log>:
 80130a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80130ac:	ec51 0b10 	vmov	r0, r1, d0
 80130b0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80130b4:	b087      	sub	sp, #28
 80130b6:	460d      	mov	r5, r1
 80130b8:	da27      	bge.n	801310a <__ieee754_log+0x62>
 80130ba:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80130be:	4303      	orrs	r3, r0
 80130c0:	ee10 2a10 	vmov	r2, s0
 80130c4:	d10a      	bne.n	80130dc <__ieee754_log+0x34>
 80130c6:	49cc      	ldr	r1, [pc, #816]	; (80133f8 <__ieee754_log+0x350>)
 80130c8:	2200      	movs	r2, #0
 80130ca:	2300      	movs	r3, #0
 80130cc:	2000      	movs	r0, #0
 80130ce:	f7ed fbe5 	bl	800089c <__aeabi_ddiv>
 80130d2:	ec41 0b10 	vmov	d0, r0, r1
 80130d6:	b007      	add	sp, #28
 80130d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130dc:	2900      	cmp	r1, #0
 80130de:	da05      	bge.n	80130ec <__ieee754_log+0x44>
 80130e0:	460b      	mov	r3, r1
 80130e2:	f7ed f8f9 	bl	80002d8 <__aeabi_dsub>
 80130e6:	2200      	movs	r2, #0
 80130e8:	2300      	movs	r3, #0
 80130ea:	e7f0      	b.n	80130ce <__ieee754_log+0x26>
 80130ec:	4bc3      	ldr	r3, [pc, #780]	; (80133fc <__ieee754_log+0x354>)
 80130ee:	2200      	movs	r2, #0
 80130f0:	f7ed faaa 	bl	8000648 <__aeabi_dmul>
 80130f4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80130f8:	460d      	mov	r5, r1
 80130fa:	4ac1      	ldr	r2, [pc, #772]	; (8013400 <__ieee754_log+0x358>)
 80130fc:	4295      	cmp	r5, r2
 80130fe:	dd06      	ble.n	801310e <__ieee754_log+0x66>
 8013100:	4602      	mov	r2, r0
 8013102:	460b      	mov	r3, r1
 8013104:	f7ed f8ea 	bl	80002dc <__adddf3>
 8013108:	e7e3      	b.n	80130d2 <__ieee754_log+0x2a>
 801310a:	2300      	movs	r3, #0
 801310c:	e7f5      	b.n	80130fa <__ieee754_log+0x52>
 801310e:	152c      	asrs	r4, r5, #20
 8013110:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8013114:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8013118:	441c      	add	r4, r3
 801311a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 801311e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8013122:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8013126:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 801312a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 801312e:	ea42 0105 	orr.w	r1, r2, r5
 8013132:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8013136:	2200      	movs	r2, #0
 8013138:	4bb2      	ldr	r3, [pc, #712]	; (8013404 <__ieee754_log+0x35c>)
 801313a:	f7ed f8cd 	bl	80002d8 <__aeabi_dsub>
 801313e:	1cab      	adds	r3, r5, #2
 8013140:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013144:	2b02      	cmp	r3, #2
 8013146:	4682      	mov	sl, r0
 8013148:	468b      	mov	fp, r1
 801314a:	f04f 0200 	mov.w	r2, #0
 801314e:	dc53      	bgt.n	80131f8 <__ieee754_log+0x150>
 8013150:	2300      	movs	r3, #0
 8013152:	f7ed fce1 	bl	8000b18 <__aeabi_dcmpeq>
 8013156:	b1d0      	cbz	r0, 801318e <__ieee754_log+0xe6>
 8013158:	2c00      	cmp	r4, #0
 801315a:	f000 8120 	beq.w	801339e <__ieee754_log+0x2f6>
 801315e:	4620      	mov	r0, r4
 8013160:	f7ed fa08 	bl	8000574 <__aeabi_i2d>
 8013164:	a390      	add	r3, pc, #576	; (adr r3, 80133a8 <__ieee754_log+0x300>)
 8013166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801316a:	4606      	mov	r6, r0
 801316c:	460f      	mov	r7, r1
 801316e:	f7ed fa6b 	bl	8000648 <__aeabi_dmul>
 8013172:	a38f      	add	r3, pc, #572	; (adr r3, 80133b0 <__ieee754_log+0x308>)
 8013174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013178:	4604      	mov	r4, r0
 801317a:	460d      	mov	r5, r1
 801317c:	4630      	mov	r0, r6
 801317e:	4639      	mov	r1, r7
 8013180:	f7ed fa62 	bl	8000648 <__aeabi_dmul>
 8013184:	4602      	mov	r2, r0
 8013186:	460b      	mov	r3, r1
 8013188:	4620      	mov	r0, r4
 801318a:	4629      	mov	r1, r5
 801318c:	e7ba      	b.n	8013104 <__ieee754_log+0x5c>
 801318e:	a38a      	add	r3, pc, #552	; (adr r3, 80133b8 <__ieee754_log+0x310>)
 8013190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013194:	4650      	mov	r0, sl
 8013196:	4659      	mov	r1, fp
 8013198:	f7ed fa56 	bl	8000648 <__aeabi_dmul>
 801319c:	4602      	mov	r2, r0
 801319e:	460b      	mov	r3, r1
 80131a0:	2000      	movs	r0, #0
 80131a2:	4999      	ldr	r1, [pc, #612]	; (8013408 <__ieee754_log+0x360>)
 80131a4:	f7ed f898 	bl	80002d8 <__aeabi_dsub>
 80131a8:	4652      	mov	r2, sl
 80131aa:	4606      	mov	r6, r0
 80131ac:	460f      	mov	r7, r1
 80131ae:	465b      	mov	r3, fp
 80131b0:	4650      	mov	r0, sl
 80131b2:	4659      	mov	r1, fp
 80131b4:	f7ed fa48 	bl	8000648 <__aeabi_dmul>
 80131b8:	4602      	mov	r2, r0
 80131ba:	460b      	mov	r3, r1
 80131bc:	4630      	mov	r0, r6
 80131be:	4639      	mov	r1, r7
 80131c0:	f7ed fa42 	bl	8000648 <__aeabi_dmul>
 80131c4:	4606      	mov	r6, r0
 80131c6:	460f      	mov	r7, r1
 80131c8:	b914      	cbnz	r4, 80131d0 <__ieee754_log+0x128>
 80131ca:	4632      	mov	r2, r6
 80131cc:	463b      	mov	r3, r7
 80131ce:	e0a0      	b.n	8013312 <__ieee754_log+0x26a>
 80131d0:	4620      	mov	r0, r4
 80131d2:	f7ed f9cf 	bl	8000574 <__aeabi_i2d>
 80131d6:	a374      	add	r3, pc, #464	; (adr r3, 80133a8 <__ieee754_log+0x300>)
 80131d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131dc:	4680      	mov	r8, r0
 80131de:	4689      	mov	r9, r1
 80131e0:	f7ed fa32 	bl	8000648 <__aeabi_dmul>
 80131e4:	a372      	add	r3, pc, #456	; (adr r3, 80133b0 <__ieee754_log+0x308>)
 80131e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131ea:	4604      	mov	r4, r0
 80131ec:	460d      	mov	r5, r1
 80131ee:	4640      	mov	r0, r8
 80131f0:	4649      	mov	r1, r9
 80131f2:	f7ed fa29 	bl	8000648 <__aeabi_dmul>
 80131f6:	e0a5      	b.n	8013344 <__ieee754_log+0x29c>
 80131f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80131fc:	f7ed f86e 	bl	80002dc <__adddf3>
 8013200:	4602      	mov	r2, r0
 8013202:	460b      	mov	r3, r1
 8013204:	4650      	mov	r0, sl
 8013206:	4659      	mov	r1, fp
 8013208:	f7ed fb48 	bl	800089c <__aeabi_ddiv>
 801320c:	e9cd 0100 	strd	r0, r1, [sp]
 8013210:	4620      	mov	r0, r4
 8013212:	f7ed f9af 	bl	8000574 <__aeabi_i2d>
 8013216:	e9dd 2300 	ldrd	r2, r3, [sp]
 801321a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801321e:	4610      	mov	r0, r2
 8013220:	4619      	mov	r1, r3
 8013222:	f7ed fa11 	bl	8000648 <__aeabi_dmul>
 8013226:	4602      	mov	r2, r0
 8013228:	460b      	mov	r3, r1
 801322a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801322e:	f7ed fa0b 	bl	8000648 <__aeabi_dmul>
 8013232:	a363      	add	r3, pc, #396	; (adr r3, 80133c0 <__ieee754_log+0x318>)
 8013234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013238:	4680      	mov	r8, r0
 801323a:	4689      	mov	r9, r1
 801323c:	f7ed fa04 	bl	8000648 <__aeabi_dmul>
 8013240:	a361      	add	r3, pc, #388	; (adr r3, 80133c8 <__ieee754_log+0x320>)
 8013242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013246:	f7ed f849 	bl	80002dc <__adddf3>
 801324a:	4642      	mov	r2, r8
 801324c:	464b      	mov	r3, r9
 801324e:	f7ed f9fb 	bl	8000648 <__aeabi_dmul>
 8013252:	a35f      	add	r3, pc, #380	; (adr r3, 80133d0 <__ieee754_log+0x328>)
 8013254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013258:	f7ed f840 	bl	80002dc <__adddf3>
 801325c:	4642      	mov	r2, r8
 801325e:	464b      	mov	r3, r9
 8013260:	f7ed f9f2 	bl	8000648 <__aeabi_dmul>
 8013264:	a35c      	add	r3, pc, #368	; (adr r3, 80133d8 <__ieee754_log+0x330>)
 8013266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801326a:	f7ed f837 	bl	80002dc <__adddf3>
 801326e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8013272:	f7ed f9e9 	bl	8000648 <__aeabi_dmul>
 8013276:	a35a      	add	r3, pc, #360	; (adr r3, 80133e0 <__ieee754_log+0x338>)
 8013278:	e9d3 2300 	ldrd	r2, r3, [r3]
 801327c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8013280:	4640      	mov	r0, r8
 8013282:	4649      	mov	r1, r9
 8013284:	f7ed f9e0 	bl	8000648 <__aeabi_dmul>
 8013288:	a357      	add	r3, pc, #348	; (adr r3, 80133e8 <__ieee754_log+0x340>)
 801328a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801328e:	f7ed f825 	bl	80002dc <__adddf3>
 8013292:	4642      	mov	r2, r8
 8013294:	464b      	mov	r3, r9
 8013296:	f7ed f9d7 	bl	8000648 <__aeabi_dmul>
 801329a:	a355      	add	r3, pc, #340	; (adr r3, 80133f0 <__ieee754_log+0x348>)
 801329c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80132a0:	f7ed f81c 	bl	80002dc <__adddf3>
 80132a4:	4642      	mov	r2, r8
 80132a6:	464b      	mov	r3, r9
 80132a8:	f7ed f9ce 	bl	8000648 <__aeabi_dmul>
 80132ac:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 80132b0:	4602      	mov	r2, r0
 80132b2:	460b      	mov	r3, r1
 80132b4:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80132b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80132bc:	f7ed f80e 	bl	80002dc <__adddf3>
 80132c0:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 80132c4:	3551      	adds	r5, #81	; 0x51
 80132c6:	4335      	orrs	r5, r6
 80132c8:	2d00      	cmp	r5, #0
 80132ca:	4680      	mov	r8, r0
 80132cc:	4689      	mov	r9, r1
 80132ce:	dd48      	ble.n	8013362 <__ieee754_log+0x2ba>
 80132d0:	2200      	movs	r2, #0
 80132d2:	4b4d      	ldr	r3, [pc, #308]	; (8013408 <__ieee754_log+0x360>)
 80132d4:	4650      	mov	r0, sl
 80132d6:	4659      	mov	r1, fp
 80132d8:	f7ed f9b6 	bl	8000648 <__aeabi_dmul>
 80132dc:	4652      	mov	r2, sl
 80132de:	465b      	mov	r3, fp
 80132e0:	f7ed f9b2 	bl	8000648 <__aeabi_dmul>
 80132e4:	4602      	mov	r2, r0
 80132e6:	460b      	mov	r3, r1
 80132e8:	4606      	mov	r6, r0
 80132ea:	460f      	mov	r7, r1
 80132ec:	4640      	mov	r0, r8
 80132ee:	4649      	mov	r1, r9
 80132f0:	f7ec fff4 	bl	80002dc <__adddf3>
 80132f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80132f8:	f7ed f9a6 	bl	8000648 <__aeabi_dmul>
 80132fc:	4680      	mov	r8, r0
 80132fe:	4689      	mov	r9, r1
 8013300:	b964      	cbnz	r4, 801331c <__ieee754_log+0x274>
 8013302:	4602      	mov	r2, r0
 8013304:	460b      	mov	r3, r1
 8013306:	4630      	mov	r0, r6
 8013308:	4639      	mov	r1, r7
 801330a:	f7ec ffe5 	bl	80002d8 <__aeabi_dsub>
 801330e:	4602      	mov	r2, r0
 8013310:	460b      	mov	r3, r1
 8013312:	4650      	mov	r0, sl
 8013314:	4659      	mov	r1, fp
 8013316:	f7ec ffdf 	bl	80002d8 <__aeabi_dsub>
 801331a:	e6da      	b.n	80130d2 <__ieee754_log+0x2a>
 801331c:	a322      	add	r3, pc, #136	; (adr r3, 80133a8 <__ieee754_log+0x300>)
 801331e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013322:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013326:	f7ed f98f 	bl	8000648 <__aeabi_dmul>
 801332a:	a321      	add	r3, pc, #132	; (adr r3, 80133b0 <__ieee754_log+0x308>)
 801332c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013330:	4604      	mov	r4, r0
 8013332:	460d      	mov	r5, r1
 8013334:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013338:	f7ed f986 	bl	8000648 <__aeabi_dmul>
 801333c:	4642      	mov	r2, r8
 801333e:	464b      	mov	r3, r9
 8013340:	f7ec ffcc 	bl	80002dc <__adddf3>
 8013344:	4602      	mov	r2, r0
 8013346:	460b      	mov	r3, r1
 8013348:	4630      	mov	r0, r6
 801334a:	4639      	mov	r1, r7
 801334c:	f7ec ffc4 	bl	80002d8 <__aeabi_dsub>
 8013350:	4652      	mov	r2, sl
 8013352:	465b      	mov	r3, fp
 8013354:	f7ec ffc0 	bl	80002d8 <__aeabi_dsub>
 8013358:	4602      	mov	r2, r0
 801335a:	460b      	mov	r3, r1
 801335c:	4620      	mov	r0, r4
 801335e:	4629      	mov	r1, r5
 8013360:	e7d9      	b.n	8013316 <__ieee754_log+0x26e>
 8013362:	4602      	mov	r2, r0
 8013364:	460b      	mov	r3, r1
 8013366:	4650      	mov	r0, sl
 8013368:	4659      	mov	r1, fp
 801336a:	f7ec ffb5 	bl	80002d8 <__aeabi_dsub>
 801336e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013372:	f7ed f969 	bl	8000648 <__aeabi_dmul>
 8013376:	4606      	mov	r6, r0
 8013378:	460f      	mov	r7, r1
 801337a:	2c00      	cmp	r4, #0
 801337c:	f43f af25 	beq.w	80131ca <__ieee754_log+0x122>
 8013380:	a309      	add	r3, pc, #36	; (adr r3, 80133a8 <__ieee754_log+0x300>)
 8013382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013386:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801338a:	f7ed f95d 	bl	8000648 <__aeabi_dmul>
 801338e:	a308      	add	r3, pc, #32	; (adr r3, 80133b0 <__ieee754_log+0x308>)
 8013390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013394:	4604      	mov	r4, r0
 8013396:	460d      	mov	r5, r1
 8013398:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801339c:	e729      	b.n	80131f2 <__ieee754_log+0x14a>
 801339e:	2000      	movs	r0, #0
 80133a0:	2100      	movs	r1, #0
 80133a2:	e696      	b.n	80130d2 <__ieee754_log+0x2a>
 80133a4:	f3af 8000 	nop.w
 80133a8:	fee00000 	.word	0xfee00000
 80133ac:	3fe62e42 	.word	0x3fe62e42
 80133b0:	35793c76 	.word	0x35793c76
 80133b4:	3dea39ef 	.word	0x3dea39ef
 80133b8:	55555555 	.word	0x55555555
 80133bc:	3fd55555 	.word	0x3fd55555
 80133c0:	df3e5244 	.word	0xdf3e5244
 80133c4:	3fc2f112 	.word	0x3fc2f112
 80133c8:	96cb03de 	.word	0x96cb03de
 80133cc:	3fc74664 	.word	0x3fc74664
 80133d0:	94229359 	.word	0x94229359
 80133d4:	3fd24924 	.word	0x3fd24924
 80133d8:	55555593 	.word	0x55555593
 80133dc:	3fe55555 	.word	0x3fe55555
 80133e0:	d078c69f 	.word	0xd078c69f
 80133e4:	3fc39a09 	.word	0x3fc39a09
 80133e8:	1d8e78af 	.word	0x1d8e78af
 80133ec:	3fcc71c5 	.word	0x3fcc71c5
 80133f0:	9997fa04 	.word	0x9997fa04
 80133f4:	3fd99999 	.word	0x3fd99999
 80133f8:	c3500000 	.word	0xc3500000
 80133fc:	43500000 	.word	0x43500000
 8013400:	7fefffff 	.word	0x7fefffff
 8013404:	3ff00000 	.word	0x3ff00000
 8013408:	3fe00000 	.word	0x3fe00000

0801340c <copysign>:
 801340c:	ec51 0b10 	vmov	r0, r1, d0
 8013410:	ee11 0a90 	vmov	r0, s3
 8013414:	ee10 2a10 	vmov	r2, s0
 8013418:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801341c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8013420:	ea41 0300 	orr.w	r3, r1, r0
 8013424:	ec43 2b10 	vmov	d0, r2, r3
 8013428:	4770      	bx	lr
	...

0801342c <_init>:
 801342c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801342e:	bf00      	nop
 8013430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013432:	bc08      	pop	{r3}
 8013434:	469e      	mov	lr, r3
 8013436:	4770      	bx	lr

08013438 <_fini>:
 8013438:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801343a:	bf00      	nop
 801343c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801343e:	bc08      	pop	{r3}
 8013440:	469e      	mov	lr, r3
 8013442:	4770      	bx	lr
