
reading lef ...

units:       1000
#layers:     13
#macros:     437
#vias:       25
#viarulegen: 25

reading def ...
defIn read 10000 components
defIn read 20000 components
defIn read 30000 components
defIn read 40000 components
defIn read 50000 components
defIn read 60000 components
defIn read 70000 components
defIn read 80000 components
defIn read 90000 components
defIn read 100000 components
defIn read 10000 nets
defIn read 20000 nets

design:      ibex_core
die area:    ( 0 0 ) ( 1159485 1170205 )
trackPts:    12
defvias:     4
#components: 130822
#terminals:  266
#snets:      2
#nets:       25490

reading guide ...
guideIn read 100000 guides
guideIn read 200000 guides

#guides:     201667
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
  complete 10000 instances
  complete 20000 instances
  complete 30000 instances
  complete 40000 instances
  complete 50000 instances
  complete 60000 instances
  complete 70000 instances
  complete 80000 instances
  complete 90000 instances
  complete 100000 instances
#unique instances = 110

init region query ...
  complete 10000 insts
  complete 20000 insts
  complete 30000 insts
  complete 40000 insts
  complete 50000 insts
  complete 60000 insts
  complete 70000 insts
  complete 80000 insts
  complete 90000 insts
  complete 100000 insts
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 1392066
mcon shape region query size = 2124678
met1 shape region query size = 305985
via shape region query size = 12692
met2 shape region query size = 6504
via2 shape region query size = 12692
met3 shape region query size = 6452
via3 shape region query size = 12692
met4 shape region query size = 3301
via4 shape region query size = 113
met5 shape region query size = 130


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
Error: no ap for core_clock_gate_i.clk_gate/CLK
  complete 383 pins
Error: pin does not have access point
  complete 100 unique inst patterns
Error: pin does not have valid ap
Error: pin does not have valid ap
Error: pin does not have valid ap
Error: pin does not have valid ap
  complete 104 unique inst patterns
  complete 1000 groups
  complete 2000 groups
  complete 3000 groups
  complete 4000 groups
  complete 5000 groups
  complete 6000 groups
  complete 7000 groups
  complete 8000 groups
  complete 9000 groups
  complete 10000 groups
  complete 20000 groups
  complete 25302 groups
Expt1 runtime (pin-level access point gen): 0.863146
Expt2 runtime (design-level access pattern gen): 0.155575
#scanned instances     = 130822
#unique  instances     = 110
#stdCellGenAp          = 2967
#stdCellValidPlanarAp  = 62
#stdCellValidViaAp     = 1909
#stdCellPinNoAp        = 1
#stdCellPinCnt         = 84877
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 247.84 (MB), peak = 309.86 (MB)

post process guides ...
GCELLGRID X -1 DO 169 STEP 6900 ;
GCELLGRID Y -1 DO 168 STEP 6900 ;
  complete 10000 orig guides
  complete 20000 orig guides
  complete 30000 orig guides
  complete 40000 orig guides
  complete 50000 orig guides
  complete 60000 orig guides
  complete 70000 orig guides
  complete 80000 orig guides
  complete 90000 orig guides
  complete 100000 orig guides
  complete 200000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5
  complete 10000 nets
  complete 20000 nets

building cmap ... 

init guide query ...
  complete 10000 nets (guide)
  complete 20000 nets (guide)
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 73600
mcon guide region query size = 0
met1 guide region query size = 66430
via guide region query size = 0
met2 guide region query size = 36862
via2 guide region query size = 0
met3 guide region query size = 746
via3 guide region query size = 0
met4 guide region query size = 127
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 110589 vertical wires in 4 frboxes and 67176 horizontal wires in 4 frboxes.
Done with 18059 vertical wires in 4 frboxes and 24058 horizontal wires in 4 frboxes.

complete track assignment
cpu time = 00:00:22, elapsed time = 00:00:09, memory = 413.99 (MB), peak = 819.34 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 414.00 (MB), peak = 819.34 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:08, memory = 495.02 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:23, memory = 537.87 (MB)
    completing 30% with 23360 violations
    elapsed time = 00:00:32, memory = 480.75 (MB)
    completing 40% with 23360 violations
    elapsed time = 00:00:46, memory = 508.62 (MB)
    completing 50% with 23360 violations
    elapsed time = 00:01:02, memory = 501.11 (MB)
    completing 60% with 33897 violations
    elapsed time = 00:01:12, memory = 503.90 (MB)
    completing 70% with 33897 violations
    elapsed time = 00:01:27, memory = 551.16 (MB)
    completing 80% with 43761 violations
    elapsed time = 00:01:37, memory = 517.72 (MB)
    completing 90% with 43761 violations
    elapsed time = 00:01:51, memory = 534.91 (MB)
    completing 100% with 40117 violations
    elapsed time = 00:02:09, memory = 458.18 (MB)
  number of violations = 44723
cpu time = 00:08:35, elapsed time = 00:02:11, memory = 862.68 (MB), peak = 862.90 (MB)
total wire length = 1992161 um
total wire length on LAYER li1 = 611 um
total wire length on LAYER met1 = 888265 um
total wire length on LAYER met2 = 959982 um
total wire length on LAYER met3 = 111140 um
total wire length on LAYER met4 = 32162 um
total wire length on LAYER met5 = 0 um
total number of vias = 202637
up-via summary (total 202637):

-------------------------
 FR_MASTERSLICE         0
            li1     84253
           met1    112983
           met2      4612
           met3       789
           met4         0
-------------------------
                   202637


start 1st optimization iteration ...
    completing 10% with 44723 violations
    elapsed time = 00:00:07, memory = 965.61 (MB)
    completing 20% with 44723 violations
    elapsed time = 00:00:22, memory = 967.74 (MB)
    completing 30% with 39773 violations
    elapsed time = 00:00:29, memory = 924.86 (MB)
    completing 40% with 39773 violations
    elapsed time = 00:00:41, memory = 954.33 (MB)
    completing 50% with 39773 violations
    elapsed time = 00:00:57, memory = 974.14 (MB)
    completing 60% with 34798 violations
    elapsed time = 00:01:03, memory = 946.68 (MB)
    completing 70% with 34798 violations
    elapsed time = 00:01:17, memory = 966.68 (MB)
    completing 80% with 30214 violations
    elapsed time = 00:01:29, memory = 932.56 (MB)
    completing 90% with 30214 violations
    elapsed time = 00:01:41, memory = 972.02 (MB)
    completing 100% with 25445 violations
    elapsed time = 00:01:58, memory = 888.70 (MB)
  number of violations = 25477
cpu time = 00:07:52, elapsed time = 00:02:01, memory = 888.70 (MB), peak = 1013.60 (MB)
total wire length = 1987082 um
total wire length on LAYER li1 = 618 um
total wire length on LAYER met1 = 881514 um
total wire length on LAYER met2 = 955828 um
total wire length on LAYER met3 = 115614 um
total wire length on LAYER met4 = 33506 um
total wire length on LAYER met5 = 0 um
total number of vias = 204447
up-via summary (total 204447):

-------------------------
 FR_MASTERSLICE         0
            li1     84248
           met1    113700
           met2      5502
           met3       997
           met4         0
-------------------------
                   204447


start 2nd optimization iteration ...
    completing 10% with 25477 violations
    elapsed time = 00:00:06, memory = 947.10 (MB)
    completing 20% with 25477 violations
    elapsed time = 00:00:21, memory = 986.38 (MB)
    completing 30% with 27332 violations
    elapsed time = 00:00:28, memory = 924.98 (MB)
    completing 40% with 27332 violations
    elapsed time = 00:00:39, memory = 953.75 (MB)
    completing 50% with 27332 violations
    elapsed time = 00:00:56, memory = 977.99 (MB)
    completing 60% with 26924 violations
    elapsed time = 00:01:01, memory = 953.29 (MB)
    completing 70% with 26924 violations
    elapsed time = 00:01:14, memory = 966.12 (MB)
    completing 80% with 26456 violations
    elapsed time = 00:01:26, memory = 937.36 (MB)
    completing 90% with 26456 violations
    elapsed time = 00:01:38, memory = 965.88 (MB)
    completing 100% with 24222 violations
    elapsed time = 00:01:55, memory = 862.97 (MB)
  number of violations = 24247
cpu time = 00:07:39, elapsed time = 00:01:58, memory = 862.97 (MB), peak = 1013.60 (MB)
total wire length = 1985494 um
total wire length on LAYER li1 = 665 um
total wire length on LAYER met1 = 880738 um
total wire length on LAYER met2 = 954198 um
total wire length on LAYER met3 = 116146 um
total wire length on LAYER met4 = 33745 um
total wire length on LAYER met5 = 0 um
total number of vias = 204904
up-via summary (total 204904):

-------------------------
 FR_MASTERSLICE         0
            li1     84334
           met1    113820
           met2      5696
           met3      1054
           met4         0
-------------------------
                   204904


start 3rd optimization iteration ...
    completing 10% with 24247 violations
    elapsed time = 00:00:05, memory = 960.39 (MB)
    completing 20% with 24247 violations
    elapsed time = 00:00:16, memory = 995.23 (MB)
    completing 30% with 19768 violations
    elapsed time = 00:00:23, memory = 949.92 (MB)
    completing 40% with 19768 violations
    elapsed time = 00:00:33, memory = 968.37 (MB)
    completing 50% with 19768 violations
    elapsed time = 00:00:43, memory = 977.74 (MB)
    completing 60% with 14984 violations
    elapsed time = 00:00:50, memory = 962.73 (MB)
    completing 70% with 14984 violations
    elapsed time = 00:00:59, memory = 972.39 (MB)
    completing 80% with 9796 violations
    elapsed time = 00:01:07, memory = 944.62 (MB)
    completing 90% with 9796 violations
    elapsed time = 00:01:16, memory = 975.66 (MB)
    completing 100% with 4323 violations
    elapsed time = 00:01:27, memory = 867.60 (MB)
  number of violations = 4335
cpu time = 00:05:46, elapsed time = 00:01:29, memory = 867.60 (MB), peak = 1030.40 (MB)
total wire length = 1982961 um
total wire length on LAYER li1 = 653 um
total wire length on LAYER met1 = 831810 um
total wire length on LAYER met2 = 945183 um
total wire length on LAYER met3 = 161585 um
total wire length on LAYER met4 = 43728 um
total wire length on LAYER met5 = 0 um
total number of vias = 211373
up-via summary (total 211373):

-------------------------
 FR_MASTERSLICE         0
            li1     84350
           met1    115231
           met2      9995
           met3      1797
           met4         0
-------------------------
                   211373


start 4th optimization iteration ...
    completing 10% with 4335 violations
    elapsed time = 00:00:03, memory = 960.74 (MB)
    completing 20% with 4335 violations
    elapsed time = 00:00:09, memory = 970.10 (MB)
    completing 30% with 3655 violations
    elapsed time = 00:00:13, memory = 932.78 (MB)
    completing 40% with 3655 violations
    elapsed time = 00:00:18, memory = 947.43 (MB)
    completing 50% with 3655 violations
    elapsed time = 00:00:24, memory = 985.55 (MB)
    completing 60% with 2738 violations
    elapsed time = 00:00:27, memory = 940.20 (MB)
    completing 70% with 2738 violations
    elapsed time = 00:00:34, memory = 975.62 (MB)
    completing 80% with 1920 violations
    elapsed time = 00:00:38, memory = 940.16 (MB)
    completing 90% with 1920 violations
    elapsed time = 00:00:43, memory = 966.54 (MB)
    completing 100% with 958 violations
    elapsed time = 00:00:49, memory = 862.96 (MB)
  number of violations = 973
cpu time = 00:03:14, elapsed time = 00:00:50, memory = 862.96 (MB), peak = 1030.40 (MB)
total wire length = 1983717 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 825779 um
total wire length on LAYER met2 = 942090 um
total wire length on LAYER met3 = 168080 um
total wire length on LAYER met4 = 47103 um
total wire length on LAYER met5 = 0 um
total number of vias = 212805
up-via summary (total 212805):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    115756
           met2     10655
           met3      2026
           met4         0
-------------------------
                   212805


start 5th optimization iteration ...
    completing 10% with 973 violations
    elapsed time = 00:00:02, memory = 951.41 (MB)
    completing 20% with 973 violations
    elapsed time = 00:00:06, memory = 977.59 (MB)
    completing 30% with 887 violations
    elapsed time = 00:00:09, memory = 924.64 (MB)
    completing 40% with 887 violations
    elapsed time = 00:00:12, memory = 959.07 (MB)
    completing 50% with 887 violations
    elapsed time = 00:00:16, memory = 952.38 (MB)
    completing 60% with 711 violations
    elapsed time = 00:00:18, memory = 943.57 (MB)
    completing 70% with 711 violations
    elapsed time = 00:00:21, memory = 962.74 (MB)
    completing 80% with 445 violations
    elapsed time = 00:00:24, memory = 907.29 (MB)
    completing 90% with 445 violations
    elapsed time = 00:00:26, memory = 948.63 (MB)
    completing 100% with 256 violations
    elapsed time = 00:00:29, memory = 862.97 (MB)
  number of violations = 256
cpu time = 00:01:55, elapsed time = 00:00:30, memory = 862.97 (MB), peak = 1030.40 (MB)
total wire length = 1984155 um
total wire length on LAYER li1 = 661 um
total wire length on LAYER met1 = 824603 um
total wire length on LAYER met2 = 940802 um
total wire length on LAYER met3 = 169514 um
total wire length on LAYER met4 = 48573 um
total wire length on LAYER met5 = 0 um
total number of vias = 213429
up-via summary (total 213429):

-------------------------
 FR_MASTERSLICE         0
            li1     84364
           met1    115996
           met2     10912
           met3      2157
           met4         0
-------------------------
                   213429


start 6th optimization iteration ...
    completing 10% with 256 violations
    elapsed time = 00:00:00, memory = 919.77 (MB)
    completing 20% with 256 violations
    elapsed time = 00:00:03, memory = 955.27 (MB)
    completing 30% with 174 violations
    elapsed time = 00:00:05, memory = 889.76 (MB)
    completing 40% with 174 violations
    elapsed time = 00:00:07, memory = 940.27 (MB)
    completing 50% with 174 violations
    elapsed time = 00:00:09, memory = 956.61 (MB)
    completing 60% with 146 violations
    elapsed time = 00:00:10, memory = 874.07 (MB)
    completing 70% with 146 violations
    elapsed time = 00:00:11, memory = 957.62 (MB)
    completing 80% with 83 violations
    elapsed time = 00:00:12, memory = 879.83 (MB)
    completing 90% with 83 violations
    elapsed time = 00:00:14, memory = 946.86 (MB)
    completing 100% with 51 violations
    elapsed time = 00:00:15, memory = 887.30 (MB)
  number of violations = 51
cpu time = 00:00:57, elapsed time = 00:00:16, memory = 887.30 (MB), peak = 1030.40 (MB)
total wire length = 1984274 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824301 um
total wire length on LAYER met2 = 940410 um
total wire length on LAYER met3 = 169895 um
total wire length on LAYER met4 = 49003 um
total wire length on LAYER met5 = 0 um
total number of vias = 213548
up-via summary (total 213548):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116018
           met2     10960
           met3      2202
           met4         0
-------------------------
                   213548


start 7th optimization iteration ...
    completing 10% with 51 violations
    elapsed time = 00:00:00, memory = 916.84 (MB)
    completing 20% with 51 violations
    elapsed time = 00:00:02, memory = 955.54 (MB)
    completing 30% with 31 violations
    elapsed time = 00:00:03, memory = 894.77 (MB)
    completing 40% with 31 violations
    elapsed time = 00:00:04, memory = 900.36 (MB)
    completing 50% with 31 violations
    elapsed time = 00:00:05, memory = 931.78 (MB)
    completing 60% with 13 violations
    elapsed time = 00:00:05, memory = 886.67 (MB)
    completing 70% with 13 violations
    elapsed time = 00:00:06, memory = 927.63 (MB)
    completing 80% with 7 violations
    elapsed time = 00:00:07, memory = 887.60 (MB)
    completing 90% with 7 violations
    elapsed time = 00:00:08, memory = 888.86 (MB)
    completing 100% with 5 violations
    elapsed time = 00:00:09, memory = 879.75 (MB)
  number of violations = 5
cpu time = 00:00:39, elapsed time = 00:00:10, memory = 879.75 (MB), peak = 1030.40 (MB)
total wire length = 1984275 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824231 um
total wire length on LAYER met2 = 940410 um
total wire length on LAYER met3 = 169960 um
total wire length on LAYER met4 = 49010 um
total wire length on LAYER met5 = 0 um
total number of vias = 213556
up-via summary (total 213556):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116020
           met2     10964
           met3      2204
           met4         0
-------------------------
                   213556


start 8th optimization iteration ...
    completing 10% with 5 violations
    elapsed time = 00:00:00, memory = 889.44 (MB)
    completing 20% with 5 violations
    elapsed time = 00:00:02, memory = 952.77 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:02, memory = 880.09 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:03, memory = 886.62 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:04, memory = 880.75 (MB)
    completing 60% with 1 violations
    elapsed time = 00:00:05, memory = 888.01 (MB)
    completing 70% with 1 violations
    elapsed time = 00:00:06, memory = 879.04 (MB)
    completing 80% with 1 violations
    elapsed time = 00:00:07, memory = 888.52 (MB)
    completing 90% with 1 violations
    elapsed time = 00:00:08, memory = 892.12 (MB)
    completing 100% with 1 violations
    elapsed time = 00:00:09, memory = 880.17 (MB)
  number of violations = 1
cpu time = 00:00:37, elapsed time = 00:00:10, memory = 880.17 (MB), peak = 1030.40 (MB)
total wire length = 1984273 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824226 um
total wire length on LAYER met2 = 940413 um
total wire length on LAYER met3 = 169960 um
total wire length on LAYER met4 = 49010 um
total wire length on LAYER met5 = 0 um
total number of vias = 213560
up-via summary (total 213560):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116024
           met2     10964
           met3      2204
           met4         0
-------------------------
                   213560


start 9th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 882.93 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:01, memory = 890.81 (MB)
    completing 30% with 1 violations
    elapsed time = 00:00:02, memory = 874.47 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:03, memory = 882.94 (MB)
    completing 50% with 1 violations
    elapsed time = 00:00:04, memory = 903.21 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 881.63 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 879.12 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:06, memory = 887.11 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:07, memory = 889.31 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:08, memory = 886.40 (MB)
  number of violations = 0
cpu time = 00:00:35, elapsed time = 00:00:09, memory = 886.40 (MB), peak = 1030.40 (MB)
total wire length = 1984272 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824213 um
total wire length on LAYER met2 = 940410 um
total wire length on LAYER met3 = 169973 um
total wire length on LAYER met4 = 49010 um
total wire length on LAYER met5 = 0 um
total number of vias = 213556
up-via summary (total 213556):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116022
           met2     10962
           met3      2204
           met4         0
-------------------------
                   213556


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 880.70 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 889.40 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 884.76 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 888.44 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 881.43 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 881.33 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 878.32 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:06, memory = 888.75 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:07, memory = 892.57 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:08, memory = 884.36 (MB)
  number of violations = 0
cpu time = 00:00:35, elapsed time = 00:00:08, memory = 884.36 (MB), peak = 1030.40 (MB)
total wire length = 1984272 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824213 um
total wire length on LAYER met2 = 940410 um
total wire length on LAYER met3 = 169973 um
total wire length on LAYER met4 = 49010 um
total wire length on LAYER met5 = 0 um
total number of vias = 213556
up-via summary (total 213556):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116022
           met2     10962
           met3      2204
           met4         0
-------------------------
                   213556


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 880.94 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 878.86 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 874.48 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 873.68 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 874.27 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 879.51 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 876.58 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 874.30 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:08, memory = 875.78 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 876.66 (MB)
  number of violations = 0
cpu time = 00:00:36, elapsed time = 00:00:09, memory = 876.66 (MB), peak = 1030.40 (MB)
total wire length = 1984272 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824213 um
total wire length on LAYER met2 = 940410 um
total wire length on LAYER met3 = 169973 um
total wire length on LAYER met4 = 49010 um
total wire length on LAYER met5 = 0 um
total number of vias = 213556
up-via summary (total 213556):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116022
           met2     10962
           met3      2204
           met4         0
-------------------------
                   213556


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 874.21 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 873.54 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 873.23 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 871.91 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 872.45 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 874.07 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 873.45 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 873.04 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:08, memory = 875.23 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 873.71 (MB)
  number of violations = 0
cpu time = 00:00:39, elapsed time = 00:00:09, memory = 873.71 (MB), peak = 1030.40 (MB)
total wire length = 1984272 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824213 um
total wire length on LAYER met2 = 940410 um
total wire length on LAYER met3 = 169973 um
total wire length on LAYER met4 = 49010 um
total wire length on LAYER met5 = 0 um
total number of vias = 213556
up-via summary (total 213556):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116022
           met2     10962
           met3      2204
           met4         0
-------------------------
                   213556


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 874.21 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 873.06 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 872.67 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 874.87 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 871.20 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 874.94 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 874.73 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 872.91 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:08, memory = 875.01 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 870.73 (MB)
  number of violations = 0
cpu time = 00:00:39, elapsed time = 00:00:09, memory = 870.73 (MB), peak = 1030.40 (MB)
total wire length = 1984272 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824213 um
total wire length on LAYER met2 = 940410 um
total wire length on LAYER met3 = 169973 um
total wire length on LAYER met4 = 49010 um
total wire length on LAYER met5 = 0 um
total number of vias = 213556
up-via summary (total 213556):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116022
           met2     10962
           met3      2204
           met4         0
-------------------------
                   213556


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 872.21 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 872.46 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 873.14 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 873.38 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 872.21 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 872.30 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 873.34 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 873.29 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:08, memory = 874.16 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 873.00 (MB)
  number of violations = 0
cpu time = 00:00:39, elapsed time = 00:00:09, memory = 873.00 (MB), peak = 1030.40 (MB)
total wire length = 1984272 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824213 um
total wire length on LAYER met2 = 940410 um
total wire length on LAYER met3 = 169973 um
total wire length on LAYER met4 = 49010 um
total wire length on LAYER met5 = 0 um
total number of vias = 213556
up-via summary (total 213556):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116022
           met2     10962
           met3      2204
           met4         0
-------------------------
                   213556


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 874.47 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:01, memory = 874.62 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:02, memory = 871.17 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:03, memory = 874.48 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:04, memory = 871.93 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:05, memory = 872.91 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:06, memory = 873.74 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:07, memory = 872.63 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:08, memory = 874.83 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:09, memory = 872.21 (MB)
  number of violations = 0
cpu time = 00:00:39, elapsed time = 00:00:09, memory = 872.21 (MB), peak = 1030.40 (MB)
total wire length = 1984272 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824213 um
total wire length on LAYER met2 = 940410 um
total wire length on LAYER met3 = 169973 um
total wire length on LAYER met4 = 49010 um
total wire length on LAYER met5 = 0 um
total number of vias = 213556
up-via summary (total 213556):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116022
           met2     10962
           met3      2204
           met4         0
-------------------------
                   213556


complete detail routing
total wire length = 1984272 um
total wire length on LAYER li1 = 663 um
total wire length on LAYER met1 = 824213 um
total wire length on LAYER met2 = 940410 um
total wire length on LAYER met3 = 169973 um
total wire length on LAYER met4 = 49010 um
total wire length on LAYER met5 = 0 um
total number of vias = 213556
up-via summary (total 213556):

-------------------------
 FR_MASTERSLICE         0
            li1     84368
           met1    116022
           met2     10962
           met3      2204
           met4         0
-------------------------
                   213556

cpu time = 00:41:44, elapsed time = 00:10:46, memory = 872.21 (MB), peak = 1030.40 (MB)

post processing ...

Runtime taken (hrt): 663.699
