# Task 1 - Arithmetic Logic Unit (ALU)

This is the solution for CodTech Internship Task 1.  
The ALU supports:
- Addition
- Subtraction
- AND
- OR
- NOT

## Files Included:
- `src/alu.v`: Main ALU design in Verilog
- `testbench/alu_tb.v`: Testbench to verify functionality
- `reports/simulation_report.pdf`: Simulation results

## Tools Used:
- Verilog HDL
- ModelSim / Vivado / Icarus Verilog for simulation

## Author
PRAJWAL
