<profile>

<section name = "Vivado HLS Report for 'pooling2d_cl_array_array_ap_fixed_4u_config4_s'" level="0">
<item name = "Date">Tue Jul 20 16:21:46 2021
</item>
<item name = "Version">2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.375 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">789, 789, 3.945 us, 3.945 us, 789, 789, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">787, 787, 5, 1, 1, 784, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 432, -</column>
<column name="FIFO">0, -, 2160, 2048, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">0, -, 2, 2, -</column>
<column name="Multiplexer">-, -, -, 165, -</column>
<column name="Register">0, -, 297, 64, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="pool_table_height23_U">pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb, 0, 1, 1, 0, 28, 1, 1, 28</column>
<column name="pool_table_width25_U">pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb, 0, 1, 1, 0, 28, 1, 1, 28</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="data_window_0_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_10_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_11_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_12_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_13_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_14_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_15_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_1_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_2_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_3_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_4_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_5_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_6_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_7_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_8_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
<column name="data_window_9_V_V_fifo_U">0, 135, 0, -, 28, 16, 448</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln142_2_fu_805_p2">+, 0, 0, 6, 5, 1</column>
<column name="add_ln142_fu_785_p2">+, 0, 0, 10, 10, 1</column>
<column name="i_iw_fu_829_p2">+, 0, 0, 6, 5, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op122_write_state4">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op179">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op95">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln142_fu_779_p2">icmp, 0, 0, 13, 10, 9</column>
<column name="icmp_ln143_fu_791_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="icmp_ln1496_24_fu_905_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_25_fu_1003_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_26_fu_919_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_27_fu_933_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_28_fu_1014_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_29_fu_947_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_30_fu_961_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_31_fu_1025_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_32_fu_975_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_33_fu_989_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_34_fu_1036_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln1496_fu_891_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln879_fu_853_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter2">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter3">or, 0, 0, 2, 1, 1</column>
<column name="res_V_data_0_V_din">select, 0, 0, 16, 1, 16</column>
<column name="res_V_data_1_V_din">select, 0, 0, 16, 1, 16</column>
<column name="res_V_data_2_V_din">select, 0, 0, 16, 1, 16</column>
<column name="res_V_data_3_V_din">select, 0, 0, 16, 1, 16</column>
<column name="select_ln81_2_fu_811_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln81_fu_797_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln94_24_fu_911_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_26_fu_925_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_27_fu_939_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_29_fu_953_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_30_fu_967_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_32_fu_981_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_33_fu_995_p3">select, 0, 0, 16, 1, 16</column>
<column name="select_ln94_fu_897_p3">select, 0, 0, 16, 1, 16</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="ap_phi_mux_h_idx_assign_phi_fu_761_p4">9, 2, 5, 10</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="h_idx_assign_reg_757">9, 2, 5, 10</column>
<column name="indvar_flatten_reg_746">9, 2, 10, 20</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="wp_idx_reg_768">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="h_idx_assign_reg_757">5, 0, 5, 0</column>
<column name="icmp_ln142_reg_1143">1, 0, 1, 0</column>
<column name="icmp_ln879_reg_1180">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_746">10, 0, 10, 0</column>
<column name="or_ln1_reg_1176">2, 0, 4, 2</column>
<column name="or_ln_reg_1172">2, 0, 2, 0</column>
<column name="select_ln81_2_reg_1152">5, 0, 5, 0</column>
<column name="select_ln94_24_reg_1190">16, 0, 16, 0</column>
<column name="select_ln94_26_reg_1196">16, 0, 16, 0</column>
<column name="select_ln94_27_reg_1202">16, 0, 16, 0</column>
<column name="select_ln94_29_reg_1208">16, 0, 16, 0</column>
<column name="select_ln94_30_reg_1214">16, 0, 16, 0</column>
<column name="select_ln94_32_reg_1220">16, 0, 16, 0</column>
<column name="select_ln94_33_reg_1226">16, 0, 16, 0</column>
<column name="select_ln94_reg_1184">16, 0, 16, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="wp_idx_reg_768">5, 0, 5, 0</column>
<column name="icmp_ln142_reg_1143">64, 32, 1, 0</column>
<column name="icmp_ln879_reg_1180">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config4&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config4&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config4&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config4&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config4&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config4&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config4&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config4&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config4&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, pooling2d_cl&lt;array,array&lt;ap_fixed,4u&gt;,config4&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 16, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 16, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 16, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 16, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="res_V_data_0_V_din">out, 16, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_full_n">in, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_0_V_write">out, 1, ap_fifo, res_V_data_0_V, pointer</column>
<column name="res_V_data_1_V_din">out, 16, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_full_n">in, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_1_V_write">out, 1, ap_fifo, res_V_data_1_V, pointer</column>
<column name="res_V_data_2_V_din">out, 16, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_full_n">in, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_2_V_write">out, 1, ap_fifo, res_V_data_2_V, pointer</column>
<column name="res_V_data_3_V_din">out, 16, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_full_n">in, 1, ap_fifo, res_V_data_3_V, pointer</column>
<column name="res_V_data_3_V_write">out, 1, ap_fifo, res_V_data_3_V, pointer</column>
</table>
</item>
</section>
</profile>
