<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SURF: AxiDualPortRamIpIntegrator Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SURF
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('classAxiDualPortRamIpIntegrator.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">AxiDualPortRamIpIntegrator Entity Reference</div></div>
</div><!--header-->
<div class="contents">
<div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Inheritance diagram for AxiDualPortRamIpIntegrator:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classAxiDualPortRamIpIntegrator__inherit__graph.svg" width="100%" height="551"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<div id="dynsection-1" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-1-trigger" src="closed.png" alt="+"/> Collaboration diagram for AxiDualPortRamIpIntegrator:</div>
<div id="dynsection-1-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-1-content" class="dyncontent" style="display:none;">
<div class="center"><div class="zoom"><iframe scrolling="no" frameborder="0" src="classAxiDualPortRamIpIntegrator__coll__graph.svg" width="100%" height="551"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe></div></div>
<center><span class="legend">[<a target="top" href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classAxiDualPortRamIpIntegrator_1_1mapping.html">AxiDualPortRamIpIntegrator.mapping</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:a0a6af6eef40212dbaf130d57ce711256" id="r_a0a6af6eef40212dbaf130d57ce711256"><td class="memItemLeft" align="right" valign="top"><a id="a0a6af6eef40212dbaf130d57ce711256" name="a0a6af6eef40212dbaf130d57ce711256"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a0a6af6eef40212dbaf130d57ce711256">ieee</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memitem:acabf3ea45bb9ea54f778c194fc238b6d" id="r_acabf3ea45bb9ea54f778c194fc238b6d"><td class="memItemLeft" align="right" valign="top"><a id="acabf3ea45bb9ea54f778c194fc238b6d" name="acabf3ea45bb9ea54f778c194fc238b6d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#acabf3ea45bb9ea54f778c194fc238b6d">surf</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb" id="r_acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a0f5ecc6613f63d07f7963a97b1b26095" id="r_a0f5ecc6613f63d07f7963a97b1b26095"><td class="memItemLeft" align="right" valign="top"><a id="a0f5ecc6613f63d07f7963a97b1b26095" name="a0f5ecc6613f63d07f7963a97b1b26095"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a0f5ecc6613f63d07f7963a97b1b26095">std_logic_arith</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a598da929e807d58939b47499e8bc9fa8" id="r_a598da929e807d58939b47499e8bc9fa8"><td class="memItemLeft" align="right" valign="top"><a id="a598da929e807d58939b47499e8bc9fa8" name="a598da929e807d58939b47499e8bc9fa8"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a598da929e807d58939b47499e8bc9fa8">std_logic_unsigned</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:af2fe75efbe0a68c3fb806bb88b1a81ba" id="r_af2fe75efbe0a68c3fb806bb88b1a81ba"><td class="memItemLeft" align="right" valign="top"><a id="af2fe75efbe0a68c3fb806bb88b1a81ba" name="af2fe75efbe0a68c3fb806bb88b1a81ba"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#af2fe75efbe0a68c3fb806bb88b1a81ba">StdRtlPkg</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classStdRtlPkg.html"> &lt;StdRtlPkg&gt;</a></td></tr>
<tr class="memitem:af98a1f0df20cf0e5f0fdb9f5999ad782" id="r_af98a1f0df20cf0e5f0fdb9f5999ad782"><td class="memItemLeft" align="right" valign="top"><a id="af98a1f0df20cf0e5f0fdb9f5999ad782" name="af98a1f0df20cf0e5f0fdb9f5999ad782"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#af98a1f0df20cf0e5f0fdb9f5999ad782">AxiLitePkg</a>&#160;</td><td class="memItemRight" valign="bottom">   <b>Package</b><em><a class="el" href="classAxiLitePkg.html"> &lt;AxiLitePkg&gt;</a></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:ae7170605c384a27e795b95d1261af63b" id="r_ae7170605c384a27e795b95d1261af63b"><td class="memItemLeft" align="right" valign="top"><a id="ae7170605c384a27e795b95d1261af63b" name="ae7170605c384a27e795b95d1261af63b"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ae7170605c384a27e795b95d1261af63b">EN_ERROR_RESP</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a0a760dff55b1883b01f69a97027ce7d5" id="r_a0a760dff55b1883b01f69a97027ce7d5"><td class="memItemLeft" align="right" valign="top"><a id="a0a760dff55b1883b01f69a97027ce7d5" name="a0a760dff55b1883b01f69a97027ce7d5"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a0a760dff55b1883b01f69a97027ce7d5">SYNTH_MODE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">string</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; inferred &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a0eee7a77fe9aebc32e8ffe4b97e77bc0" id="r_a0eee7a77fe9aebc32e8ffe4b97e77bc0"><td class="memItemLeft" align="right" valign="top"><a id="a0eee7a77fe9aebc32e8ffe4b97e77bc0" name="a0eee7a77fe9aebc32e8ffe4b97e77bc0"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a0eee7a77fe9aebc32e8ffe4b97e77bc0">MEMORY_TYPE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">string</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; block &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:aa6e5fa3d70a0ab2d3850a01f39f0fe47" id="r_aa6e5fa3d70a0ab2d3850a01f39f0fe47"><td class="memItemLeft" align="right" valign="top"><a id="aa6e5fa3d70a0ab2d3850a01f39f0fe47" name="aa6e5fa3d70a0ab2d3850a01f39f0fe47"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#aa6e5fa3d70a0ab2d3850a01f39f0fe47">MEMORY_INIT_FILE</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">string</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; none &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a126463802a387fd7fd7707c9ec523d7d" id="r_a126463802a387fd7fd7707c9ec523d7d"><td class="memItemLeft" align="right" valign="top"><a id="a126463802a387fd7fd7707c9ec523d7d" name="a126463802a387fd7fd7707c9ec523d7d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a126463802a387fd7fd7707c9ec523d7d">MEMORY_INIT_PARAM</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">string</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keyword">&quot; 0 &quot;</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a53a582a81f200614fd15e3983fb6c184" id="r_a53a582a81f200614fd15e3983fb6c184"><td class="memItemLeft" align="right" valign="top"><a id="a53a582a81f200614fd15e3983fb6c184" name="a53a582a81f200614fd15e3983fb6c184"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a53a582a81f200614fd15e3983fb6c184">READ_LATENCY</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">natural</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">range</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="keywordflow">to</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:afaac7f0f1a120b2ca9b84619ead006fa" id="r_afaac7f0f1a120b2ca9b84619ead006fa"><td class="memItemLeft" align="right" valign="top"><a id="afaac7f0f1a120b2ca9b84619ead006fa" name="afaac7f0f1a120b2ca9b84619ead006fa"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#afaac7f0f1a120b2ca9b84619ead006fa">AXI_WR_EN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a304f55677f06b1f2dc2e1fe65d8f7847" id="r_a304f55677f06b1f2dc2e1fe65d8f7847"><td class="memItemLeft" align="right" valign="top"><a id="a304f55677f06b1f2dc2e1fe65d8f7847" name="a304f55677f06b1f2dc2e1fe65d8f7847"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a304f55677f06b1f2dc2e1fe65d8f7847">SYS_WR_EN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:a8c4602976d39c84a17c708465b785766" id="r_a8c4602976d39c84a17c708465b785766"><td class="memItemLeft" align="right" valign="top"><a id="a8c4602976d39c84a17c708465b785766" name="a8c4602976d39c84a17c708465b785766"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a8c4602976d39c84a17c708465b785766">SYS_BYTE_WR_EN</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:ae4ad8eb8ec0e83fe03aa248ae802ec8e" id="r_ae4ad8eb8ec0e83fe03aa248ae802ec8e"><td class="memItemLeft" align="right" valign="top"><a id="ae4ad8eb8ec0e83fe03aa248ae802ec8e" name="ae4ad8eb8ec0e83fe03aa248ae802ec8e"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ae4ad8eb8ec0e83fe03aa248ae802ec8e">COMMON_CLK</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">false</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:abab718d2141d5be7ff2400d114be2235" id="r_abab718d2141d5be7ff2400d114be2235"><td class="memItemLeft" align="right" valign="top"><a id="abab718d2141d5be7ff2400d114be2235" name="abab718d2141d5be7ff2400d114be2235"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#abab718d2141d5be7ff2400d114be2235">ADDR_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">positive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">5</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memitem:afed449a8868258853616b60de629a6e7" id="r_afed449a8868258853616b60de629a6e7"><td class="memItemLeft" align="right" valign="top"><a id="afed449a8868258853616b60de629a6e7" name="afed449a8868258853616b60de629a6e7"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#afed449a8868258853616b60de629a6e7">DATA_WIDTH</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">positive</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">32</span> <span class="vhdlchar"> </span></b></b></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a625531bcd10117f233017027322b9457" id="r_a625531bcd10117f233017027322b9457"><td class="memItemLeft" align="right" valign="top"><a id="a625531bcd10117f233017027322b9457" name="a625531bcd10117f233017027322b9457"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a625531bcd10117f233017027322b9457">S_AXI_ACLK</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a9ed5fe5fb838fc82d41707f6d99237bc" id="r_a9ed5fe5fb838fc82d41707f6d99237bc"><td class="memItemLeft" align="right" valign="top"><a id="a9ed5fe5fb838fc82d41707f6d99237bc" name="a9ed5fe5fb838fc82d41707f6d99237bc"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a9ed5fe5fb838fc82d41707f6d99237bc">S_AXI_ARESETN</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a109f558f60c462a3807b8091620ca806" id="r_a109f558f60c462a3807b8091620ca806"><td class="memItemLeft" align="right" valign="top"><a id="a109f558f60c462a3807b8091620ca806" name="a109f558f60c462a3807b8091620ca806"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a109f558f60c462a3807b8091620ca806">S_AXI_AWADDR</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a63ee2bebb6d4a23939a266d5e02034a9" id="r_a63ee2bebb6d4a23939a266d5e02034a9"><td class="memItemLeft" align="right" valign="top"><a id="a63ee2bebb6d4a23939a266d5e02034a9" name="a63ee2bebb6d4a23939a266d5e02034a9"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a63ee2bebb6d4a23939a266d5e02034a9">S_AXI_AWPROT</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2d59ed91b9c9a9365d41500b14a26721" id="r_a2d59ed91b9c9a9365d41500b14a26721"><td class="memItemLeft" align="right" valign="top"><a id="a2d59ed91b9c9a9365d41500b14a26721" name="a2d59ed91b9c9a9365d41500b14a26721"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a2d59ed91b9c9a9365d41500b14a26721">S_AXI_AWVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a39b06bec04a77cea56b2cb732b362051" id="r_a39b06bec04a77cea56b2cb732b362051"><td class="memItemLeft" align="right" valign="top"><a id="a39b06bec04a77cea56b2cb732b362051" name="a39b06bec04a77cea56b2cb732b362051"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a39b06bec04a77cea56b2cb732b362051">S_AXI_AWREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2c8b949ad58bdfb294d0ab9a8fb7ed00" id="r_a2c8b949ad58bdfb294d0ab9a8fb7ed00"><td class="memItemLeft" align="right" valign="top"><a id="a2c8b949ad58bdfb294d0ab9a8fb7ed00" name="a2c8b949ad58bdfb294d0ab9a8fb7ed00"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a2c8b949ad58bdfb294d0ab9a8fb7ed00">S_AXI_WDATA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a04c102a2c7ec4b1f8d2b5376a812e069" id="r_a04c102a2c7ec4b1f8d2b5376a812e069"><td class="memItemLeft" align="right" valign="top"><a id="a04c102a2c7ec4b1f8d2b5376a812e069" name="a04c102a2c7ec4b1f8d2b5376a812e069"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a04c102a2c7ec4b1f8d2b5376a812e069">S_AXI_WSTRB</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">3</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:aed7bbddc4015732b07149566bb699acd" id="r_aed7bbddc4015732b07149566bb699acd"><td class="memItemLeft" align="right" valign="top"><a id="aed7bbddc4015732b07149566bb699acd" name="aed7bbddc4015732b07149566bb699acd"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#aed7bbddc4015732b07149566bb699acd">S_AXI_WVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a69f703197764b59de2b6a69c8df4697e" id="r_a69f703197764b59de2b6a69c8df4697e"><td class="memItemLeft" align="right" valign="top"><a id="a69f703197764b59de2b6a69c8df4697e" name="a69f703197764b59de2b6a69c8df4697e"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a69f703197764b59de2b6a69c8df4697e">S_AXI_WREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:adaa733245fd891455ffd2a0aacaad2a5" id="r_adaa733245fd891455ffd2a0aacaad2a5"><td class="memItemLeft" align="right" valign="top"><a id="adaa733245fd891455ffd2a0aacaad2a5" name="adaa733245fd891455ffd2a0aacaad2a5"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#adaa733245fd891455ffd2a0aacaad2a5">S_AXI_BRESP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af9d23d663fb22d7e331a061c180d2709" id="r_af9d23d663fb22d7e331a061c180d2709"><td class="memItemLeft" align="right" valign="top"><a id="af9d23d663fb22d7e331a061c180d2709" name="af9d23d663fb22d7e331a061c180d2709"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#af9d23d663fb22d7e331a061c180d2709">S_AXI_BVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a8c4f8a2f64d1da2fa08300e5ca0df5ec" id="r_a8c4f8a2f64d1da2fa08300e5ca0df5ec"><td class="memItemLeft" align="right" valign="top"><a id="a8c4f8a2f64d1da2fa08300e5ca0df5ec" name="a8c4f8a2f64d1da2fa08300e5ca0df5ec"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a8c4f8a2f64d1da2fa08300e5ca0df5ec">S_AXI_BREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a1275b48dac336627aacbd04aa3e1ae8a" id="r_a1275b48dac336627aacbd04aa3e1ae8a"><td class="memItemLeft" align="right" valign="top"><a id="a1275b48dac336627aacbd04aa3e1ae8a" name="a1275b48dac336627aacbd04aa3e1ae8a"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a1275b48dac336627aacbd04aa3e1ae8a">S_AXI_ARADDR</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH</span><span class="vhdlchar">+</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a813b9beffd965fc79f600b453ad02dc1" id="r_a813b9beffd965fc79f600b453ad02dc1"><td class="memItemLeft" align="right" valign="top"><a id="a813b9beffd965fc79f600b453ad02dc1" name="a813b9beffd965fc79f600b453ad02dc1"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a813b9beffd965fc79f600b453ad02dc1">S_AXI_ARPROT</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">2</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a31c2269d04ed53893bb574dc73d0c7ec" id="r_a31c2269d04ed53893bb574dc73d0c7ec"><td class="memItemLeft" align="right" valign="top"><a id="a31c2269d04ed53893bb574dc73d0c7ec" name="a31c2269d04ed53893bb574dc73d0c7ec"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a31c2269d04ed53893bb574dc73d0c7ec">S_AXI_ARVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a614dff6f248a64780d19e9221b61ef39" id="r_a614dff6f248a64780d19e9221b61ef39"><td class="memItemLeft" align="right" valign="top"><a id="a614dff6f248a64780d19e9221b61ef39" name="a614dff6f248a64780d19e9221b61ef39"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a614dff6f248a64780d19e9221b61ef39">S_AXI_ARREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a2e982c87e44ebc879f49d614831fb039" id="r_a2e982c87e44ebc879f49d614831fb039"><td class="memItemLeft" align="right" valign="top"><a id="a2e982c87e44ebc879f49d614831fb039" name="a2e982c87e44ebc879f49d614831fb039"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a2e982c87e44ebc879f49d614831fb039">S_AXI_RDATA</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">31</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a75ae5933ec286d64b560e8eb146b8c3f" id="r_a75ae5933ec286d64b560e8eb146b8c3f"><td class="memItemLeft" align="right" valign="top"><a id="a75ae5933ec286d64b560e8eb146b8c3f" name="a75ae5933ec286d64b560e8eb146b8c3f"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a75ae5933ec286d64b560e8eb146b8c3f">S_AXI_RRESP</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ad0c8b5db29673b646d634878edb17270" id="r_ad0c8b5db29673b646d634878edb17270"><td class="memItemLeft" align="right" valign="top"><a id="ad0c8b5db29673b646d634878edb17270" name="ad0c8b5db29673b646d634878edb17270"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ad0c8b5db29673b646d634878edb17270">S_AXI_RVALID</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:af9efd0fd030b1f5cf305f87b741e0ff7" id="r_af9efd0fd030b1f5cf305f87b741e0ff7"><td class="memItemLeft" align="right" valign="top"><a id="af9efd0fd030b1f5cf305f87b741e0ff7" name="af9efd0fd030b1f5cf305f87b741e0ff7"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#af9efd0fd030b1f5cf305f87b741e0ff7">S_AXI_RREADY</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ab44fc4aa130bca9f885e3313571c2178" id="r_ab44fc4aa130bca9f885e3313571c2178"><td class="memItemLeft" align="right" valign="top"><a id="ab44fc4aa130bca9f885e3313571c2178" name="ab44fc4aa130bca9f885e3313571c2178"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ab44fc4aa130bca9f885e3313571c2178">CLK</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae449deaa14f26f123df21904c8d1c405" id="r_ae449deaa14f26f123df21904c8d1c405"><td class="memItemLeft" align="right" valign="top"><a id="ae449deaa14f26f123df21904c8d1c405" name="ae449deaa14f26f123df21904c8d1c405"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ae449deaa14f26f123df21904c8d1c405">EN</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a55049a8296caefaf059673b45cd1fe1d" id="r_a55049a8296caefaf059673b45cd1fe1d"><td class="memItemLeft" align="right" valign="top"><a id="a55049a8296caefaf059673b45cd1fe1d" name="a55049a8296caefaf059673b45cd1fe1d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a55049a8296caefaf059673b45cd1fe1d">WE</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar">/</span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a45ae11f6c3f35a233f5af4f6a3f8fe32" id="r_a45ae11f6c3f35a233f5af4f6a3f8fe32"><td class="memItemLeft" align="right" valign="top"><a id="a45ae11f6c3f35a233f5af4f6a3f8fe32" name="a45ae11f6c3f35a233f5af4f6a3f8fe32"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a45ae11f6c3f35a233f5af4f6a3f8fe32">RST</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a27c2b77cd8da2829ed3a6a625cc18e2d" id="r_a27c2b77cd8da2829ed3a6a625cc18e2d"><td class="memItemLeft" align="right" valign="top"><a id="a27c2b77cd8da2829ed3a6a625cc18e2d" name="a27c2b77cd8da2829ed3a6a625cc18e2d"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a27c2b77cd8da2829ed3a6a625cc18e2d">ADDR</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">ADDR_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:ae511f107fb724b5ec46f54057d45d809" id="r_ae511f107fb724b5ec46f54057d45d809"><td class="memItemLeft" align="right" valign="top"><a id="ae511f107fb724b5ec46f54057d45d809" name="ae511f107fb724b5ec46f54057d45d809"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#ae511f107fb724b5ec46f54057d45d809">DIN</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="keywordflow">others</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar">&gt;</span><span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">&#39;</span><span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memitem:a4b1cbc9cc53638d2ec337cf60d36d8d4" id="r_a4b1cbc9cc53638d2ec337cf60d36d8d4"><td class="memItemLeft" align="right" valign="top"><a id="a4b1cbc9cc53638d2ec337cf60d36d8d4" name="a4b1cbc9cc53638d2ec337cf60d36d8d4"></a>
<a class="el" href="classAxiDualPortRamIpIntegrator.html#a4b1cbc9cc53638d2ec337cf60d36d8d4">DOUT</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">DATA_WIDTH</span><span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
</table>
<hr/>The documentation for this design unit was generated from the following files:<ul>
<li>axi/axi-lite/ip_integrator/<b>AxiDualPortRamIpIntegrator.vhd</b></li>
<li>build/SRC_VHDL/surf/<b>AxiDualPortRamIpIntegrator.vhd</b></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="classAxiDualPortRamIpIntegrator.html">AxiDualPortRamIpIntegrator</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
