#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Jan 12 13:13:38 2023
# Process ID: 7568
# Current directory: C:/Users/Marco/Desktop/GitHub/Architettura/Esercizio2/Esercizio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18524 C:\Users\Marco\Desktop\GitHub\Architettura\Esercizio2\Esercizio\Esercizio.xpr
# Log file: C:/Users/Marco/Desktop/GitHub/Architettura/Esercizio2/Esercizio/vivado.log
# Journal file: C:/Users/Marco/Desktop/GitHub/Architettura/Esercizio2/Esercizio\vivado.jou
# Running On: LAPTOP-RRM7JM00, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8461 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Marco/Desktop/GitHub/Architettura/Esercizio2/Esercizio/Esercizio.xpr
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top encoder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top encoder_on_board_display [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top encoder [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
close_project
create_project Esercitazione_4 C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4 -part xc7a12ticsg325-1L
set_property target_language VHDL [current_project]
file mkdir C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new
close [ open C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd w ]
add_files C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sources_1/new/shift_register.vhd
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
refresh_design
file mkdir C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_register_tb.vhd w ]
add_files -fileset sim_1 C:/Users/Marco/Desktop/GitHub/Architettura/Esercitazione_4/Esercitazione_4/Esercitazione_4.srcs/sim_1/new/shift_register_tb.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source shift_register_tb.tcl
close_sim
launch_simulation
source shift_register_tb.tcl
close_sim
launch_simulation
source shift_register_tb.tcl
close_sim
launch_simulation
source shift_register_tb.tcl
relaunch_sim
