#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Apr  6 15:13:50 2018
# Process ID: 10792
# Current directory: E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.runs/synth_1
# Command line: vivado.exe -log reaction_timer_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source reaction_timer_top.tcl
# Log file: E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.runs/synth_1/reaction_timer_top.vds
# Journal file: E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source reaction_timer_top.tcl -notrace
Command: synth_design -top reaction_timer_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 389.734 ; gain = 99.363
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reaction_timer_top' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/reaction_timer_top.v:3]
	Parameter PREPARATION bound to: 3'b000 
	Parameter TRIGGER bound to: 3'b001 
	Parameter COUNT bound to: 3'b010 
	Parameter WAIT_FOR_RESPONSE bound to: 3'b011 
	Parameter SHOW_TIME bound to: 3'b100 
	Parameter ON bound to: 1 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debouncer' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/debouncer.v:3]
	Parameter THRESHOLD bound to: 50 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clock_divider' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:3]
	Parameter THRESHOLD bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (1#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:3]
INFO: [Synth 8-638] synthesizing module 'edge_detector' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/edge_detector.v:3]
INFO: [Synth 8-256] done synthesizing module 'edge_detector' (2#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/edge_detector.v:3]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (3#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/debouncer.v:3]
INFO: [Synth 8-638] synthesizing module 'counter' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-256] done synthesizing module 'counter' (4#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/counter.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized0' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:3]
	Parameter THRESHOLD bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized0' (4#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:3]
INFO: [Synth 8-638] synthesizing module 'counter_rev' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/counter_rev.v:5]
INFO: [Synth 8-256] done synthesizing module 'counter_rev' (5#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/counter_rev.v:5]
INFO: [Synth 8-638] synthesizing module 'display' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/display.v:3]
	Parameter TEN_TO_POWER_8 bound to: 33'b000000101111101011110000100000000 
	Parameter TEN_TO_POWER_7 bound to: 33'b000000000100110001001011010000000 
	Parameter TEN_TO_POWER_6 bound to: 33'b000000000000011110100001001000000 
	Parameter TEN_TO_POWER_5 bound to: 33'b000000000000000011000011010100000 
INFO: [Synth 8-638] synthesizing module 'multiple_seven_segment_display' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/multiple_seven_segment_display.v:3]
INFO: [Synth 8-638] synthesizing module 'clock_divider__parameterized1' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:3]
	Parameter THRESHOLD bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider__parameterized1' (5#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:3]
INFO: [Synth 8-638] synthesizing module 'seven_segment_decoder' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/seven_segment_decoder.v:2]
	Parameter ON bound to: 1 - type: integer 
	Parameter OFF bound to: 0 - type: integer 
WARNING: [Synth 8-151] case item 3'b100 is unreachable [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/seven_segment_decoder.v:57]
INFO: [Synth 8-226] default block is never used [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/seven_segment_decoder.v:36]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_decoder' (6#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/seven_segment_decoder.v:2]
INFO: [Synth 8-256] done synthesizing module 'multiple_seven_segment_display' (7#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/multiple_seven_segment_display.v:3]
INFO: [Synth 8-256] done synthesizing module 'display' (8#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/display.v:3]
INFO: [Synth 8-638] synthesizing module 'lfsr' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/lfsr.v:2]
WARNING: [Synth 8-6014] Unused sequential element bit_reg was removed.  [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/lfsr.v:14]
INFO: [Synth 8-256] done synthesizing module 'lfsr' (9#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/lfsr.v:2]
WARNING: [Synth 8-151] case item 3'b100 is unreachable [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/reaction_timer_top.v:127]
INFO: [Synth 8-226] default block is never used [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/reaction_timer_top.v:99]
INFO: [Synth 8-256] done synthesizing module 'reaction_timer_top' (10#1) [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/reaction_timer_top.v:3]
WARNING: [Synth 8-3331] design seven_segment_decoder has unconnected port digit1[3]
WARNING: [Synth 8-3331] design seven_segment_decoder has unconnected port digit1[2]
WARNING: [Synth 8-3331] design seven_segment_decoder has unconnected port digit1[1]
WARNING: [Synth 8-3331] design seven_segment_decoder has unconnected port digit1[0]
WARNING: [Synth 8-3331] design display has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 441.680 ; gain = 151.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 441.680 ; gain = 151.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/constrs_1/new/reaction_timer_constraints.xdc]
Finished Parsing XDC File [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/constrs_1/new/reaction_timer_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/constrs_1/new/reaction_timer_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/reaction_timer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/reaction_timer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 776.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 776.723 ; gain = 486.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 776.723 ; gain = 486.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 776.723 ; gain = 486.352
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:15]
INFO: [Synth 8-5544] ROM "rising_edge" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rising_edge" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "falling_edge" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "falling_edge" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/counter.v:13]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:15]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:15]
WARNING: [Synth 8-327] inferring latch for variable 'rising_edge_reg' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/edge_detector.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'falling_edge_reg' [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/edge_detector.v:25]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 776.723 ; gain = 486.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               33 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reaction_timer_top 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 9     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module edge_detector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module clock_divider__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module counter_rev 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module clock_divider__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module seven_segment_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
Module multiple_seven_segment_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module lfsr 
Detailed RTL Component Info : 
+---Registers : 
	               33 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CLOCK_1kHZ_GENERATOR/counter_reg was removed.  [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:15]
WARNING: [Synth 8-6014] Unused sequential element DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK/counter_reg was removed.  [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:15]
WARNING: [Synth 8-6014] Unused sequential element REACTION_COUNTER/count_reg was removed.  [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/counter.v:13]
WARNING: [Synth 8-6014] Unused sequential element CLOCK_1kHZ_GENERATOR/counter_reg was removed.  [E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.srcs/sources_1/new/clock_divider.v:15]
WARNING: [Synth 8-3331] design multiple_seven_segment_display has unconnected port digit1[3]
WARNING: [Synth 8-3331] design multiple_seven_segment_display has unconnected port digit1[2]
WARNING: [Synth 8-3331] design multiple_seven_segment_display has unconnected port digit1[1]
WARNING: [Synth 8-3331] design multiple_seven_segment_display has unconnected port digit1[0]
WARNING: [Synth 8-3331] design display has unconnected port reset
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RAND_NUM_GEN/random_number_reg[32] )
INFO: [Synth 8-3886] merging instance 'RAND_NUM_GEN/random_number_reg[32]' (FDR) to 'RAND_NUM_GEN/random_number_reg[30]'
INFO: [Synth 8-3886] merging instance 'RAND_NUM_GEN/random_number_reg[31]' (FDR) to 'RAND_NUM_GEN/random_number_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RAND_NUM_GEN/random_number_reg[30] )
INFO: [Synth 8-3886] merging instance 'random_prep_time_reg[30]' (FDE) to 'random_prep_time_reg[31]'
INFO: [Synth 8-3886] merging instance 'random_prep_time_reg[31]' (FDE) to 'random_prep_time_reg[32]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_prep_time_reg[32] )
INFO: [Synth 8-3886] merging instance 'RAND_NUM_GEN/random_number_reg[30]' (FDR) to 'RAND_NUM_GEN/random_number_reg[28]'
INFO: [Synth 8-3886] merging instance 'RAND_NUM_GEN/random_number_reg[29]' (FDR) to 'RAND_NUM_GEN/random_number_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RAND_NUM_GEN/random_number_reg[28] )
INFO: [Synth 8-3886] merging instance 'random_prep_time_reg[28]' (FDE) to 'random_prep_time_reg[29]'
INFO: [Synth 8-3886] merging instance 'random_prep_time_reg[32]' (FDE) to 'random_prep_time_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_prep_time_reg[29] )
INFO: [Synth 8-3886] merging instance 'RAND_NUM_GEN/random_number_reg[28]' (FDR) to 'RAND_NUM_GEN/random_number_reg[26]'
INFO: [Synth 8-3886] merging instance 'RAND_NUM_GEN/random_number_reg[27]' (FDR) to 'RAND_NUM_GEN/random_number_reg[26]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RAND_NUM_GEN/random_number_reg[26] )
INFO: [Synth 8-3886] merging instance 'random_prep_time_reg[26]' (FDE) to 'random_prep_time_reg[27]'
INFO: [Synth 8-3886] merging instance 'random_prep_time_reg[29]' (FDE) to 'random_prep_time_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_prep_time_reg[27] )
INFO: [Synth 8-3886] merging instance 'RAND_NUM_GEN/random_number_reg[26]' (FDR) to 'RAND_NUM_GEN/random_number_reg[24]'
INFO: [Synth 8-3886] merging instance 'RAND_NUM_GEN/random_number_reg[25]' (FDR) to 'RAND_NUM_GEN/random_number_reg[24]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\RAND_NUM_GEN/random_number_reg[24] )
INFO: [Synth 8-3886] merging instance 'random_prep_time_reg[24]' (FDE) to 'random_prep_time_reg[25]'
INFO: [Synth 8-3886] merging instance 'random_prep_time_reg[27]' (FDE) to 'random_prep_time_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\random_prep_time_reg[25] )
WARNING: [Synth 8-3332] Sequential element (DEBOUNCE_RESPONSE_BTN/DEBOUNCE_CLOCK_EDGE/falling_edge_reg) is unused and will be removed from module reaction_timer_top.
WARNING: [Synth 8-3332] Sequential element (RAND_NUM_GEN/random_number_reg[24]) is unused and will be removed from module reaction_timer_top.
WARNING: [Synth 8-3332] Sequential element (random_prep_time_reg[25]) is unused and will be removed from module reaction_timer_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 776.723 ; gain = 486.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 780.176 ; gain = 489.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 801.672 ; gain = 511.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 810.016 ; gain = 519.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 810.016 ; gain = 519.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 810.016 ; gain = 519.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 810.016 ; gain = 519.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 810.016 ; gain = 519.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 810.016 ; gain = 519.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 810.016 ; gain = 519.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |   149|
|3     |LUT1   |    52|
|4     |LUT2   |    74|
|5     |LUT3   |   199|
|6     |LUT4   |   113|
|7     |LUT5   |   119|
|8     |LUT6   |   189|
|9     |MUXF7  |     1|
|10    |FDRE   |   230|
|11    |FDSE   |    10|
|12    |LDP    |     1|
|13    |IBUF   |     4|
|14    |OBUF   |    13|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------+-------------------------------+------+
|      |Instance                   |Module                         |Cells |
+------+---------------------------+-------------------------------+------+
|1     |top                        |                               |  1155|
|2     |  CLOCK_1kHZ_GENERATOR     |clock_divider__parameterized0  |    56|
|3     |  DEBOUNCE_RESPONSE_BTN    |debouncer                      |    74|
|4     |    DEBOUNCE_CLOCK         |clock_divider                  |    58|
|5     |    DEBOUNCE_CLOCK_EDGE    |edge_detector                  |     2|
|6     |  DISPLAY_RESPONSE_TIME    |display                        |    75|
|7     |    MULTI_SSD              |multiple_seven_segment_display |    75|
|8     |      CLOCK_1kHZ_GENERATOR |clock_divider__parameterized1  |    56|
|9     |  PREPERATION_COUNTER      |counter_rev                    |     9|
|10    |  RAND_NUM_GEN             |lfsr                           |    24|
|11    |  REACTION_COUNTER         |counter                        |    52|
+------+---------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 810.016 ; gain = 519.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:40 . Memory (MB): peak = 810.016 ; gain = 184.602
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 810.016 ; gain = 519.645
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 155 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 810.016 ; gain = 532.414
INFO: [Common 17-1381] The checkpoint 'E:/MEngg Materials/Sem 1/Digital Systems and Microprocessors ENGN 6213/Assignment_Reaction_Timer/ReactionTimer/ReactionTimer.runs/synth_1/reaction_timer_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reaction_timer_top_utilization_synth.rpt -pb reaction_timer_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 810.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Apr  6 15:14:49 2018...
