---

    # 
  # 
  # ======== Result =========
  # 
  # best option name OPQ16,IVF4096,PQ16
  # nprobe: 4
  # QPS 31876.138433515483
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 1.0
  #         URAM: 128.0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 33065.658951346246
  # Cycles per query: 4234
  # STAGE2_ON_CHIP: True
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 2922.84
  #         LUT: 2909.88
  #         DSP48E: 0
  #         
  # QPS: 34063.2603406326
  # Cycles per query: 4110
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 92.0
  #         URAM: 96
  #         FF: 33604
  #         LUT: 27028
  #         DSP48E: 216
  #         
  # QPS: 31876.138433515483
  # Cycles per query: 4392
  # PE_NUM_TABLE_CONSTRUCTION: 4
  # Stage 5:
  # 
  #         HBM_bank: 13.0
  #         BRAM_18K: 819.0
  #         URAM: 0.0
  #         FF: 229359.0
  #         LUT: 213382.0
  #         DSP48E: 1170.0
  #         
  # QPS: 32925.68203198495
  # Cycles per query: 4252
  # HBM_CHANNEL_NUM: 13
  # STAGE5_COMP_PE_NUM: 39
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 158.0
  #         URAM: 0
  #         FF: 30499.53
  #         LUT: 25555.71
  #         DSP48E: 0
  #         
  # QPS: 49522.46197382385
  # Cycles per query: 2827
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 40098744
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 13.0
  #         BRAM_18K: 1907.0
  #         URAM: 224.0
  #         FF: 972942.37
  #         LUT: 696931.5900000001
  #         DSP48E: 2334.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 13.0
  #         BRAM_18K: 1113.0
  #         URAM: 224.0
  #         FF: 483243.37
  #         LUT: 414337.59
  #         DSP48E: 2334.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '13.333333333333334%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.11209959499263625%', 'LUT': '0.22320508100147277%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '2.2817460317460316%', 'DSP48E': '2.393617021276596%', 'FF': '1.2888132056946489%', 'LUT': '2.073208149239077%', 'URAM': '10.0%'}
  # Stage 5: {'BRAM_18K': '20.3125%', 'DSP48E': '12.965425531914892%', 'FF': '8.796598858615612%', 'LUT': '16.367666912125674%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '3.9186507936507935%', 'DSP48E': '0.0%', 'FF': '1.1697475607511045%', 'LUT': '1.9602747606774669%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '3.324348607367475%', 'DSP48E': '0.8568980291345331%', 'FF': '0.5502403478396403%', 'LUT': '0.5193832401255218%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 0.5193832401255218%
  # Stage 2: {'BRAM_18K': '0.08984725965858043%', 'DSP48E': '39.76006855184233%', 'FF': '38.117232730994324%', 'LUT': '34.587737984381285%', 'URAM': '57.14285714285714%'}
  # LUT only:
  # Stage 2: 34.587737984381285%
  # Stage 3: {'BRAM_18K': '0.5390835579514826%', 'DSP48E': '0.0%', 'FF': '0.6048380963819535%', 'LUT': '0.7022968879072738%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 0.7022968879072738%
  # Stage 4: {'BRAM_18K': '8.265947888589398%', 'DSP48E': '9.254498714652955%', 'FF': '6.953846050696981%', 'LUT': '6.523183184996563%', 'URAM': '42.857142857142854%'}
  # LUT only:
  # Stage 4: 6.523183184996563%
  # Stage 5: {'BRAM_18K': '73.58490566037736%', 'DSP48E': '50.128534704370175%', 'FF': '47.46242043631142%', 'LUT': '51.49955136824539%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 51.49955136824539%
  # Stage 6: {'BRAM_18K': '14.195867026055705%', 'DSP48E': '0.0%', 'FF': '6.311422337775683%', 'LUT': '6.167847334343958%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 6.167847334343958%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '47.29662698412698%', 'DSP48E': '25.86436170212766%', 'FF': '37.31522958087874%', 'LUT': '53.45879280191459%', 'URAM': '23.333333333333332%'}


  # Constants
  NLIST: 4096
  NPROBE: 4
  D: 128
  M: 16
  K: 256
  TOPK: 1

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: True
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: True
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 4

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 13 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 39

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_NAME: SIFT100M
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U55C # Supported devices: U280, U250, U50
  FREQ: 140
