{\rtf1\ansi\ansicpg1252\uc1 \deff1\deflang1033\deflangfe1033{\fonttbl{\f0\froman\fcharset0\fprq2{\*\panose 02020603050405020304}Times New Roman;}{\f1\fswiss\fcharset0\fprq2{\*\panose 020b0604020202020204}Arial;}
{\f2\fmodern\fcharset0\fprq1{\*\panose 02070309020205020404}Courier New;}{\f3\froman\fcharset2\fprq2{\*\panose 05050102010706020507}Symbol;}{\f4\froman\fcharset0\fprq2{\*\panose 00000000000000000000}Times;}
{\f5\fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}Helvetica;}{\f6\froman\fcharset0\fprq2{\*\panose 00000000000000000000}Courier;}{\f7\fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}Geneva;}
{\f8\froman\fcharset0\fprq2{\*\panose 00000000000000000000}Tms Rmn;}{\f9\fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}Helv;}{\f10\froman\fcharset0\fprq2{\*\panose 00000000000000000000}MS Serif;}
{\f11\fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}MS Sans Serif;}{\f12\froman\fcharset0\fprq2{\*\panose 00000000000000000000}New York;}{\f13\fswiss\fcharset0\fprq2{\*\panose 00000000000000000000}System;}
{\f14\fnil\fcharset2\fprq2{\*\panose 05000000000000000000}Wingdings;}{\f15\fswiss\fcharset0\fprq2{\*\panose 020b0604030504040204}Tahoma;}{\f16\fswiss\fcharset0\fprq2{\*\panose 020b0506020202030204}Arial Narrow;}
{\f17\froman\fcharset238\fprq2 Times New Roman CE;}{\f18\froman\fcharset204\fprq2 Times New Roman Cyr;}{\f20\froman\fcharset161\fprq2 Times New Roman Greek;}{\f21\froman\fcharset162\fprq2 Times New Roman Tur;}
{\f22\froman\fcharset186\fprq2 Times New Roman Baltic;}{\f23\fswiss\fcharset238\fprq2 Arial CE;}{\f24\fswiss\fcharset204\fprq2 Arial Cyr;}{\f26\fswiss\fcharset161\fprq2 Arial Greek;}{\f27\fswiss\fcharset162\fprq2 Arial Tur;}
{\f28\fswiss\fcharset186\fprq2 Arial Baltic;}{\f29\fmodern\fcharset238\fprq1 Courier New CE;}{\f30\fmodern\fcharset204\fprq1 Courier New Cyr;}{\f32\fmodern\fcharset161\fprq1 Courier New Greek;}{\f33\fmodern\fcharset162\fprq1 Courier New Tur;}
{\f34\fmodern\fcharset186\fprq1 Courier New Baltic;}{\f107\fswiss\fcharset238\fprq2 Tahoma CE;}{\f108\fswiss\fcharset204\fprq2 Tahoma Cyr;}{\f110\fswiss\fcharset161\fprq2 Tahoma Greek;}{\f111\fswiss\fcharset162\fprq2 Tahoma Tur;}
{\f112\fswiss\fcharset186\fprq2 Tahoma Baltic;}{\f113\fswiss\fcharset238\fprq2 Arial Narrow CE;}{\f114\fswiss\fcharset204\fprq2 Arial Narrow Cyr;}{\f116\fswiss\fcharset161\fprq2 Arial Narrow Greek;}{\f117\fswiss\fcharset162\fprq2 Arial Narrow Tur;}
{\f118\fswiss\fcharset186\fprq2 Arial Narrow Baltic;}}{\colortbl;\red0\green0\blue0;\red0\green0\blue255;\red0\green255\blue255;\red0\green255\blue0;\red255\green0\blue255;\red255\green0\blue0;\red255\green255\blue0;\red255\green255\blue255;
\red0\green0\blue128;\red0\green128\blue128;\red0\green128\blue0;\red128\green0\blue128;\red128\green0\blue0;\red128\green128\blue0;\red128\green128\blue128;\red192\green192\blue192;}{\stylesheet{\li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 
\snext0 Normal;}{\s1\sb60\sl-240\slmult0\keepn\widctlpar\adjustright \b\f1 \sbasedon0 \snext0 heading 1;}{\s2\sb240\sa120\sl-240\slmult0\widctlpar\adjustright \b\f1\fs20 \sbasedon1 \snext0 heading 2;}{\s3\li120\sb60\sa60\sl-240\slmult0
\widctlpar\adjustright \b\f1\fs20 \sbasedon1 \snext0 heading 3;}{\s4\fi-245\li360\sb120\sa120\sl-240\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon2 \snext4 heading 4;}{\s5\sb240\sa120\sl-240\slmult0\widctlpar\adjustright \b\f1\fs20 \sbasedon2 \snext0 
heading 5;}{\s6\sb40\sl-238\slmult0\keepn\widctlpar\pvpara\posy0\absh255\dxfrtext130\dfrmtxtx130\dfrmtxty0\adjustright \b\f1\fs21 \sbasedon1 \snext15 heading 6;}{\s9\li115\sa20\sl-240\slmult0\keepn\widctlpar\tx1440\tx2880\adjustright \f1\fs16 
\sbasedon1 \snext0 heading 9;}{\*\cs10 \additive Default Paragraph Font;}{\s15\sb40\sa160\sl-220\slmult0\widctlpar\adjustright \f1\fs21 \sbasedon0 \snext0 H6p;}{\s16\fi-300\li420\ri140\sb100\sl-210\slmult0\widctlpar\tx140\tx420\adjustright \f16\fs19 
\snext16 *Cbx;}{\s17\fi-300\li420\ri140\sb100\sa100\sl-210\slmult0\widctlpar\tx140\tx420\adjustright \f16\fs19 \sbasedon16 \snext0 *Cbxe;}{\s18\qc\fi-245\li360\sl-360\slmult0\keepn\widctlpar\box\brdrs\brdrw15\brsp20\brdrcf8 
\pvpara\phpg\absh-390\absw1460\dxfrtext220\dfrmtxtx220\dfrmtxty0\adjustright \shading6000\cfpat2 \f16\cf8\up4 \sbasedon4 \snext4 *hb1;}{\s19\ri120\sa60\sl-360\slmult0\keepn\widctlpar\box\brdrs\brdrw15\brsp80\brdrcf8 
\pvpara\phmrg\posxr\posy0\absh-390\adjustright \shading6000\cfpat2 \b\f16\cf8\up10 \sbasedon0 \snext0 *hb2;}{\*\cs20 \additive \cf11 \sbasedon10 annotation reference;}{\s21\li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\cf11 \sbasedon0 \snext21 
annotation text;}{\s22\li115\sb120\sa120\widctlpar\tx120\tx480\tx840\adjustright \f1\fs20 \sbasedon0 \snext0 Art;}{\s23\sa120\keepn\widctlpar\tx120\tx480\tx840\tqr\tx1560\pvpara\phpg\posy0\absw1560\dxfrtext240\dfrmtxtx240\dfrmtxty0\adjustright \f1\fs20 
\sbasedon22 \snext0 ArtSd;}{\s24\li120\sa240\sl-220\slmult0\widctlpar\tx120\tx480\tx840\adjustright \b\f1\fs20 \sbasedon0 \snext0 Cap;}{\s25\li120\sl-220\slmult0\widctlpar
\tx120\tx480\tx840\tqr\tx1560\pvpara\phpg\posy0\absw1560\dxfrtext240\dfrmtxtx240\dfrmtxty0\adjustright \b\f1\fs20 \sbasedon24 \snext0 CapSd;}{\s26\sb120\keepn\widctlpar\adjustright \b\f1\fs28 \sbasedon1 \snext0 Ch;}{\s27\li-1800\sa280\sl-240\slmult0
\keepn\widctlpar\adjustright \caps\f1\expnd24\expndtw120 \snext26 Cn;}{\s28\li440\sa80\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext29 Def1;}{\s29\li120\sb20\sa20\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext28 Term1;}{
\s30\li560\sa80\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon28 \snext0 Def2;}{\s31\sb240\sa120\sl-240\slmult0\widctlpar\adjustright \b\f1\fs20 \sbasedon2 \snext32 Erm;}{\s32\li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 
\sbasedon0 \snext32 Erp;}{\s33\sb240\sa120\sl-240\slmult0\widctlpar\tx600\adjustright \b\f1\fs20 \sbasedon31 \snext32 Ermn;}{\s34\li120\sl-240\slmult0\keep\widctlpar\tx480\tx840\tx1200\tx1560\tx1920\tx2280\tx2640\tx3000\adjustright \f2\fs20 \snext34 Ex;}{
\s35\li280\sl-240\slmult0\keep\widctlpar\tx480\tx670\tx840\tx1060\tx1200\tx1450\tx1840\tx1920\tx2230\tx2280\tx2620\tx3010\tx3400\tx3790\tx4180\tx4570\tx4960\tx5350\tx5740\tx6130\tx6520\tx6910\adjustright \f2\fs20 \sbasedon34 \snext35 Exl;}{
\s36\li560\sl-240\slmult0\keep\widctlpar\tx480\tx840\tx950\tx1200\tx1340\tx1730\tx1920\tx2120\tx2280\tx2510\tx2900\tx3290\tx3680\tx4070\tx4460\tx4850\tx5240\tx5630\tx6020\tx6410\tx6800\adjustright \f2\fs20 \sbasedon35 \snext36 Exl2;}{
\s37\li-1800\sl-240\slmult0\keep\widctlpar\tx-1410\tx-1020\tx-630\tx-240\tx150\tx480\tx540\tx840\tx930\tx1200\tx1320\tx1710\tx1920\tx2100\tx2280\tx2490\tx2640\tx2880\tx3000\tx3270\tx3660\tx4050\tx4440\tx4830\tx5220\tx5610\tx6000\tx6390\tx6780\adjustright 
\f2\fs20 \sbasedon34 \snext37 Exw;}{\s38\fi-1800\li1800\sl-140\slmult0\widctlpar\tqc\tx4320\tqr\tx8640\adjustright \f1\fs10 \sbasedon0 \snext38 footer;}{\s39\li120\sa60\sl-220\slmult0\widctlpar\tqc\tx4320\tqr\tx8640\adjustright \b\f1\fs20 
\sbasedon0 \snext39 header;}{\s40\li-1770\ri30\sb50\sl-80\slmult0\widctlpar\brdrt\brdrs\brdrw15\brdrcf2 \adjustright \f1\fs12 \snext0 header rule;}{\s41\sb60\sl-240\slmult0\keepn\widctlpar\adjustright \b\f1 \sbasedon1 \snext0 Hn1;}{
\s42\sb240\sa120\sl-240\slmult0\widctlpar\adjustright \b\f1\fs20 \sbasedon2 \snext0 Hn2;}{\s43\li120\sb60\sa60\sl-240\slmult0\widctlpar\adjustright \b\f1\fs20 \sbasedon3 \snext0 Hn3;}{\s44\li-1800\sa420\sl-600\slmult0\keepn\pagebb\widctlpar\adjustright 
\b\f16\fs48 \snext0 Ih;}{\s45\sa80\sl-220\slmult0\keepn\widctlpar\adjustright \v\f16\cf5 \sbasedon0 \snext0 index;}{\s46\fi-320\li440\sa60\sl-220\slmult0\widctlpar\tqr\tx360\tx440\adjustright \f1\fs20 \sbasedon47 \snext46 Lb1;}{
\s47\fi-440\li440\sa60\sl-220\slmult0\widctlpar\tqr\tx360\tx440\adjustright \f1\fs20 \sbasedon0 \snext47 Ln1;}{\s48\fi-320\li760\sa60\sl-220\slmult0\widctlpar\tqr\tx680\tx760\adjustright \f1\fs20 \sbasedon49 \snext48 Lb2;}{
\s49\fi-446\li763\sa60\sl-220\slmult0\widctlpar\tqr\tx680\tx760\adjustright \f1\fs20 \sbasedon47 \snext49 Ln2;}{\s50\li446\sa60\sl-220\slmult0\widctlpar\tx440\adjustright \f1\fs20 \sbasedon46 \snext50 Lbp;}{\s51\li120\sl-80\slmult0\widctlpar\adjustright 
\f1\fs12 \sbasedon0 \snext0 Le;}{\s52\li120\sl-40\slmult0\widctlpar\adjustright \f1\fs12 \sbasedon51 \snext0 Leh;}{\s53\sa80\sl-220\slmult0\widctlpar\adjustright \f1\fs21 \sbasedon0 \snext53 Lmc;}{\s54\li446\sa60\sl-220\slmult0\widctlpar\adjustright 
\f1\fs20 \sbasedon55 \snext54 Lp1;}{\s55\li440\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext55 Normal Indent;}{\s56\li760\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon54 \snext56 Lp2;}{\s57\sl-220\slmult0
\keepn\widctlpar\pvpara\phpg\posy0\absw1560\dxfrtext240\dfrmtxtx240\dfrmtxty0\adjustright \f1\fs19 \snext0 Mp;}{\s58\li120\sl-120\slmult0\widctlpar\brdrt\brdrs\brdrw15\brsp20 \adjustright \f1\fs12 \snext0 Ne;}{\s59\li440\sl-120\slmult0\widctlpar\brdrt
\brdrs\brdrw15\brsp20 \adjustright \f1\fs12 \sbasedon58 \snext55 Nei;}{\s60\li120\sa60\sl-220\slmult0\widctlpar\tx720\tx1200\adjustright \f1\fs20 \sbasedon0 \snext58 Nh;}{\s61\li440\sa60\sl-220\slmult0\widctlpar\tx1040\tx1520\adjustright \b\f16\fs20 
\sbasedon0 \snext61 Nhi;}{\s62\li120\sb40\sa80\sl-220\slmult0\keepn\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext58 Np1;}{\s63\fi-280\li280\sb40\sa80\sl-220\slmult0\keepn\widctlpar\adjustright \f1\fs20 \sbasedon62 \snext59 Np1i;}{
\s64\li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext58 Np2;}{\s65\li440\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext59 Np2i;}{\s66\li120\sa40\nowidctlpar\adjustright \f1 \snext66 Style;}{
\s67\li440\sa40\sl-120\slmult0\widctlpar\brdrb\brdrs\brdrw15 \adjustright \f1\fs12 \sbasedon66 \snext61 Nsi;}{\s68\li-280\sl-80\slmult0\keepn\pagebb\widctlpar\pvpara\phpg\posy0\dxfrtext180\dfrmtxtx180\dfrmtxty0\adjustright \f1\fs12 \snext0 Pb;}{
\s69\li120\sb40\sa60\sl-220\slmult0\widctlpar\adjustright \b\f1\fs20 \sbasedon0 \snext47 Proch;}{\s70\li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext47 Procp;}{\s71\sb60\sl-240\slmult1\keepn\widctlpar\adjustright \b\f1 
\sbasedon1 \snext9 Rh1;}{\s72\sb240\sa120\sl-240\slmult0\widctlpar\adjustright \b\f1\fs20 \sbasedon2 \snext0 Rmh;}{\s73\li-1770\ri30\sb280\sa250\sl-120\slmult0\keepn\widctlpar\brdrb\brdrs\brdrw15\brdrcf2 \adjustright \f1\fs8\cf8 \snext71 Rule;}{
\s74\li-240\sl-300\slmult0\widctlpar\adjustright \f1\fs16 \snext0 Sbre;}{\s75\li280\ri280\sl-220\slmult0\keepn\widctlpar\tx670\tx1060\tx1450\tx1840\tx2230\tx2620\tx3010\tx3400\tx3790\tx4180\tx4570\tx4960\tx5350\tx5740\tx6130\tx6520\adjustright \f2\fs16 
\snext75 SbrEx;}{\s76\li280\ri280\sb220\sa40\sl-280\slmult0\keepn\widctlpar\adjustright \b\f16 \snext0 Sbrh;}{\s77\li280\ri280\sb40\sa40\sl-240\slmult0\keepn\widctlpar\adjustright \b\f16\fs21 \snext0 Sbrh2;}{\s78\fi-280\li560\ri280\sa80\sl-220\slmult0
\keepn\widctlpar\tx560\adjustright \f1\fs20 \sbasedon0 \snext78 SbrLb;}{\s79\qr\li280\ri280\sl-160\slmult0\keepn\widctlpar\adjustright \f1\fs12 \sbasedon0 \snext0 SbrLe;}{\s80\fi-280\li560\ri280\sa80\sl-220\slmult0\keepn\widctlpar\tx560\adjustright 
\f1\fs20 \sbasedon78 \snext78 SbrLp;}{\s81\li280\ri280\sa160\sl-240\slmult0\keepn\widctlpar\adjustright \f1\fs21 \snext81 Sbrp;}{\s82\li-240\sl-100\slmult0\keepn\widctlpar\adjustright \f1\fs16 \snext76 Sbrs;}{\s83\li120\sa60\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext83 Syn;}{\s84\li-1800\sa60\sl-220\slmult0\widctlpar\tx-1520\tx-1240\tx-960\tx-680\tx-400\tx-120\tx160\tx440\tx720\tx1000\adjustright \f1\fs20 \sbasedon0 \snext0 Synw;}{\s85\li120\sb20\sa60\widctlpar
\tx240\tx280\tx560\adjustright \f1\fs19 \sbasedon0 \snext85 Tart;}{\s86\qr\li30\ri30\sb80\sa80\sl-180\slmult0\widctlpar\brdrt\brdrs\brdrw15\brsp20 \adjustright \f1\fs16 \sbasedon0 \snext0 Te;}{\s87\li120\sl-40\slmult0\widctlpar\adjustright \f1\fs12 
\sbasedon88 \snext0 Teh;}{\s88\li120\sl-80\slmult0\widctlpar\adjustright \f1\fs12 \sbasedon0 \snext0 Tes;}{\s89\qr\li310\ri30\sb80\sa80\sl180\slmult0\widctlpar\brdrt\brdrs\brdrw15\brsp20 \adjustright \f1\fs16 \sbasedon0 \snext47 Tei;}{
\s90\li280\sb20\sa20\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon29 \snext30 Term2;}{\s91\qr\li-1770\ri30\sb80\sa80\sl180\slmult0\widctlpar\brdrt\brdrs\brdrw15\brsp20 \adjustright \f1\fs16 \sbasedon86 \snext0 Tew;}{\s92\li120\sl-240\slmult0
\keep\widctlpar\tx480\tx840\tx1200\tx1560\tx1920\tx2280\tx2640\tx3000\adjustright \f6\fs20 \snext92 Tex;}{\s93\li120\sb20\sa60\sl-240\slmult0\keep\widctlpar\tx480\tx840\tx1200\tx1560\tx1920\tx2280\tx2640\tx3000\adjustright \f2\fs20 \sbasedon34 \snext93 
Texf;}{\s94\fi-140\li140\sb20\sa40\sl-200\slmult0\widctlpar\tx280\adjustright \f1\fs17 \sbasedon0 \snext94 Tf;}{\s95\li200\sb40\sl-220\slmult0\widctlpar\adjustright \b\f1\fs20 \sbasedon0 \snext96 Th;}{\s96\li120\sl-40\slmult0\widctlpar\brdrt
\brdrs\brdrw15\brsp20 \adjustright \f1\fs8 \snext0 Tr;}{\s97\li120\sb40\sl-220\slmult0\widctlpar\adjustright \b\f1\fs20 \sbasedon95 \snext97 Thf;}{\s98\li120\sa40\sl-220\slmult0\widctlpar\tqr\tldot\tx6960\adjustright \f1\fs20 
\sbasedon0 \snext99 \sautoupd toc 1;}{\s99\li280\sa40\sl-220\slmult0\widctlpar\tqr\tldot\tx6960\adjustright \f1\fs20 \sbasedon98 \snext99 \sautoupd toc 2;}{\s100\li560\sa40\sl-220\slmult0\widctlpar\tqr\tldot\tx6960\adjustright \f1\fs20 
\sbasedon98 \snext100 \sautoupd toc 3;}{\s101\li240\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext101 Tp;}{\s102\li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon101 \snext102 Tpf;}{\s103\li440\sa60\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 \sbasedon55 \snext103 Tpi;}{\s104\li320\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext103 Tpif;}{\s105\qr\li240\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon101 \snext105 Tpr;}{
\s106\li120\sb20\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs19 \sbasedon83 \snext106 Tsyn;}{\s107\sb20\sa60\sl-220\slmult0\keepn\widctlpar\adjustright \b\f1\fs19 \snext96 Tt;}{\s108\li-1800\sb20\sa60\sl-220\slmult0\keepn\widctlpar\adjustright 
\b\f1\fs19 \sbasedon107 \snext96 Ttw;}{\s109\li120\sl-120\slmult0\widctlpar\brdrt\brdrdb\brdrw15\brsp20\brdrcf2 \adjustright \f1\fs12 \sbasedon58 \snext0 We;}{\s110\li440\sl-120\slmult0\widctlpar\brdrt\brdrdb\brdrw15\brsp20\brdrcf2 \adjustright \f1\fs12 
\sbasedon109 \snext55 Wei;}{\s111\li120\sa60\sl-220\slmult0\widctlpar\tx1200\adjustright \f1\fs18\cf1 \sbasedon0 \snext109 Wh;}{\s112\li440\sa60\sl-220\slmult0\widctlpar\tx1560\adjustright \f1\fs18\cf1 \sbasedon111 \snext110 Whi;}{
\s113\li120\sa40\sl-120\slmult0\widctlpar\brdrb\brdrdb\brdrw15\brdrcf2 \adjustright \f1\fs12 \sbasedon66 \snext111 Ws;}{\s114\li440\sa40\sl-120\slmult0\widctlpar\brdrb\brdrdb\brdrw15\brdrcf2 \adjustright \f1\fs12 \sbasedon113 \snext55 Wsi;}{\*\cs115 
\additive \ul \sbasedon10 Popup Text;}{\*\cs116 \additive \v\cf13 \sbasedon10 Hidden Text;}{\*\cs117 \additive \super \sbasedon10 footnote reference;}{\*\cs118 \additive \uldb \sbasedon115 Jump Text;}{\*\cs119 \additive \f2 \sbasedon10 Example Code Text;}
{\*\cs120 \additive \scaps\f1\fs20 \sbasedon10 Keystroke Text;}{\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext0 footnote text;}{\s122\li115\sb160\sa60\sl-240\slmult0\widctlpar\adjustright \f1\fs20 \sbasedon0 \snext0 See Also;}
{\s123\fi-2790\li2880\sa60\sl-220\slmult0\widctlpar\tx1440\tx2160\tx2880\adjustright \f1\fs20 \sbasedon0 \snext123 note;}{\s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 \sbasedon0 \snext124 tests;}{
\s125\fi-1320\li1440\sa60\sl-220\slmult0\widctlpar\tx1440\adjustright \f1\fs20 \sbasedon0 \snext125 param;}{\s126\fi-1325\li1440\sa60\sl-220\slmult0\keep\widctlpar\adjustright \f2\fs20 \sbasedon0 \snext126 error;}{\s127\li120\sa60\sl-220\slmult0
\widctlpar\adjustright \cbpat9 \f15\fs20 \sbasedon0 \snext127 Document Map;}}{\info{\title Create Help files for Winhelp 3.10.505}{\author Mark E. Tolonen}{\operator Intel Corporation}{\creatim\yr2000\mo5\dy3\hr10\min11}{\revtim\yr2000\mo5\dy3\hr10\min11}
{\version2}{\edmins0}{\nofpages27}{\nofwords2591}{\nofchars14770}{\*\company Intel Corporation}{\nofcharsws0}{\vern113}}\widowctrl\ftnbj\aenddoc\hyphhotz0\noextrasprl\prcolbl\cvmme\sprsspbf\brkfrm\hyphcaps0\fracwidth\viewkind1\viewscale100 \fet0
{\*\template C:\\Program Files\\Microsoft Office\\Templates\\WHAT6.DOT}\sectd \linex0\endnhere\sectdefaultcl {\*\pnseclvl1\pnucrm\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl2\pnucltr\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl3
\pndec\pnstart1\pnindent720\pnhang{\pntxta .}}{\*\pnseclvl4\pnlcltr\pnstart1\pnindent720\pnhang{\pntxta )}}{\*\pnseclvl5\pndec\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl6\pnlcltr\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}
{\*\pnseclvl7\pnlcrm\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl8\pnlcltr\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}{\*\pnseclvl9\pnlcrm\pnstart1\pnindent720\pnhang{\pntxtb (}{\pntxta )}}\pard\plain \s1\sb60\sl-240\slmult0
\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ CPU WinMTA Test Module}}#{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ overview}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ overview}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\cs117\super A}{ CPU_main}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{CPU WinMTA Test Module
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\par Version:\tab 3.0
\par Released:\tab 05/02/2000
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Purpose
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This module displays CPU feature information, tests the MMX, SIMD, Willamette and FPU instructions, stresses the CPU\rquote s L1 cache and FPU unit, and reports the CPU speed.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Runtime Environment
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {The WinMTA Test Executive and Windows NT 3.51 or greater are required to run this module.
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Version Notes}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ history}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ history;notes}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Version Notes
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\par 02/07/97 V1.00 SSS Release V1.00.
\par 02/25/97 V1.10 SSS Testlib recompile.
\par 03/17/97 V1.11
\par 05/08/97 V2.00 MET Linked to testlib V2.00 DLL.
\par 06/26/97 V2.01 JWW Added FPU Stress subtest.
\par 07/21/97 V2.02 JWW CPU.HLP file.
\par 01/06/98 V2.04 JWW Modified Autoconfigure
\par 02/12/98 V2.05 JWW Modified cpusteppingsallowed[] parameters.
\par 03/13/98 V2.06 JWW Modified Autoconfigure to remove inappropriate subtests.
\par 06/11/98 V2.07 ERG Added a parameter \ldblquote cpu number\rdblquote 
 which can be used to force the test to run on a specific cpu in multiprocessor systems.  Autoconfig was modified to support the new parameter.  Autoconfig will create a separate group for each CPU present in the system
\par 11/18/98 V2.08 TRW Fixed autosense cloning routine.  Added SIMD new instructions test.
\par 04/14/00 V2.09 SLK  Added CPU speed test.  Fixed error in SIMD test.  Changed files to allow compilation with Microsoft compiler.  Added text descriptions for cache and CPU.  Changed \ldblquote MMX2\rdblquote  parameter to \ldblquote SIMD\rdblquote .

\par 05/02/00 V3.0 SLK  Added Willamette Features test and Willamette parameter.  Added check for Willamette support to DisplayCPUFeatures and CheckCPUFeatures tests.
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ INSTALLATION}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ installation}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ installation}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{INSTALLATION
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\par }\pard\plain \s24\li120\sa60\sl-220\slmult0\widctlpar\adjustright \b\f1\fs20 {Required Files:
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {   Cpu.exe\tab 
\par    Cpu.snp\tab 
\par    Cpu.cnt\tab 
\par    Cpu.hlp\tab 
\par  
\par }\pard\plain \s32\li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {These files are copied into the WinMTA directory.  The group of tests is made available b
y choosing the CPU.SNP inside of WinMTA.  This module is autoconfigurable.  It will create a separate module group for each processor in the system.
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\b0\super \page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ List of Sub-Tests}}#{\footnote 
\pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ tests}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ tests;subtests}}+{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{List of Sub-Tests
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {Test 0\tab }{\uldb AUTOCONFIGURE}{\v\cf13 test0}{
\par Test 1\tab }{\uldb DISPLAY CPU FEATURES}{\v\cf13 test1}{
\par Test 2\tab }{\uldb FEATURE CHECK}{\v\cf13 test2}{
\par Test 3\tab }{\uldb FLOATING POINT UNIT}{\v\cf13 test3}{
\par Test 4\tab }{\uldb MULTIMEDIA EXTENSIONS}{\v\cf13 test4}{
\par Test 5\tab }{\uldb FPU STRESS}{\v\cf13 test5}{
\par Test 6\tab }{\uldb SIMD NEW INSTRUCTIONS}{\v\cf13 test6}{
\par Test 7\tab }{\uldb CPU SPEED}{\v\cf13 test7}{
\par Test 8\tab }{\uldb WILLAMETTE FEATURES}{\v\cf13 test8}{
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ CPU Parameters}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ parameters}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ parameters}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{CPU Parameters
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\par }{\uldb CPU NUMBER}{\v\cf13 cpunumber}{
\par }{\uldb FAMILY}{\v\cf13 family}{
\par }{\uldb FPU}{\v\cf13 fpu}{
\par }{\uldb MMX}{\v\cf13 mmx}{
\par }{\uldb SIMD}{\v\cf13 simd}{
\par }{\uldb WILLAMETTE}{\v\cf13 willamette}{
\par }{\uldb MODEL}{\v\cf13 model}{
\par }{\uldb OFFSTEPPINGSNOTALLOWED[]}{\v\cf13 offsteppingsnotallowed}{
\par }{\uldb ITERATIONS}{\v\cf13 iterations}{
\par }{\uldb CPU SPEED}{\v\cf13 cpuspeed}{
\par }{\uldb CPU TYPE}{\v\cf13 cputype}{
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ CPU NUMBER}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ cpunumber}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ CPU NUMBER}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU NUMBER}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{CPU NUMBER
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This parameter indicates which processor is being tested.  The processor is selected by using the Win32 command \ldblquote SetThreadAffinityMask\rdblquote 
.  We expect that 0 corresponds to the primary processor, 1 to the secondary, etc. Where primary and secondary are the labels on the processor module.  However, this is determined by the hardware abstraction layer (HAL) and is not guaranteed to map as exp
ected.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {CPU NUMBER = 0
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {All subtests.}{\uldb 
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ FAMILY}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ family}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ FAMILY}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ FAMILY}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{FAMILY
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This required parameter indicates the processor family (0110B for the Pentium Pro Processor Family). Thi
s parameter provides a means to determine that the correct processor has been installed in the system.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {FAMILY=6
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {\uldb DISPLAY CPU FEATURES}{\v\cf13 test1}{\uldb 
\par FEATURE CHECK}{\v\cf13 test2}{\uldb  
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ FPU}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ fpu}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ FPU}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ FPU}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{FPU
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
This required parameter indicates the presence of a Floating Point Unit.  This parameter can have a value of either 1 or 0.  A value of 1 indicates the presence of a Floating Point Unit.  A value of 1 is required for the subtest to run.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {FPU=1\tab ;Floating Point Unit is present.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {\uldb DISPLAY CPU FEATURES}{\v\cf13 test1}{\uldb 
\par FEATURE CHECK}{\v\cf13 test2}{\uldb 
\par FLOATING POINT UNIT}{\v\cf13 test3}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ MMX}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ mmx}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ MMX}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ MMX}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{MMX
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
This required parameter indicates the presence of Multimedia Extensions.  This parameter can have a value of 1 or 0.  A value of 1 indicates MMX extensions are present.  MMX must be set to 1 for the subtest to run.
\par 
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {MMX=1\tab ;MMX is present.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {\uldb DISPLAY CPU FEATURES}{\v\cf13 test1}{\uldb 
\par FEATURE CHECK}{\v\cf13 test2}{\uldb 
\par MULTIMEDIA EXTENSIONS}{\v\cf13 test4}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {{\*\bkmkstart HAT_Topic}\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ SIMD}}#{\footnote 
\pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ simd}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ simd;mmx2}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ simd}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{SIMD
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
This required parameter indicates the presence of SIMD Multimedia Extensions.  This parameter can have a value of 1 or 0.  A value of 1 indicates SIMD extensions are present.  SIMD must be set to 1 for the SIMD subtest to run.
\par 
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {SIMD=1\tab ;SIMD new instructions are present.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {\uldb DISPLAY CPU FEATURES}{\v\cf13 test1}{\uldb {\*\bkmkstart fWHATtopic}{\*\bkmkend fWHATtopic}
\par FEATURE CHECK}{\v\cf13 test2}{\uldb 
\par SIMD NEW INSTRUCTIONS}{\v\cf13 test6}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {{\*\bkmkend HAT_Topic}\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Willamette}}#
{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ willamette}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ willamette}}A{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ willamette}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{WILLAMETTE
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Thi
s required parameter indicates the presence of Willamette Multimedia Extensions.  This parameter can have a value of 1 or 0.  A value of 1 indicates Willamette extensions are present.  Willamette must be set to 1 for the Willamette Features subtest to run
.
\par 
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Willamette=1\tab ; Willamette new instructions are present.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {\uldb DISPLAY CPU FEATURES}{\v\cf13 test1}{\uldb 
\par FEATURE CHECK}{\v\cf13 test2}{\uldb 
\par WILLAMETTE FEATURES}{\v\cf13 test8}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ MODEL}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ model}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ MODEL}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ MODEL}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{MODEL
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This  parameter is used to determine the model of the processor. The Pentium Pro Processor has a model number of (0001B).
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {model=1\tab ; Pentium Pro Processor
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {\uldb DISPLAY CPU FEATURES}{\v\cf13 test1}{\uldb 
\par FEATURE CHECK}{\v\cf13 test2}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par 
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {{\*\bkmkstart WHAT_Topic}\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{
 OFFSTEPPINGSNOTALLOWED[]}}#{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ offsteppingsnotallowed}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{
 OFFSTEPPINGSNOTALLOWED[]}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ OFFSTEPPINGSNOTALLOWEDbb}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{
 tag}}}{{\*\bkmkstart WHAT_LastFoot}{\*\bkmkend WHAT_LastFoot}OFFSTEPPINGSNOTALLOWED[]
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {{\*\bkmkend WHAT_Topic}Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This optional parameter describes the processor steppings not allowed. This parameter is used to identify certain processor steppings.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {OFFSTEPPINGSNOTALLOWED[0]=0xA
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {\uldb FEATURE CHECK}{\v\cf13 test2}{\uldb 
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par 
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ INTERATIONS}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ iterations}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ ITERATIONS}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ ITERATIONS}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{ITERATIONS
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This optional parameter specifies the number of passes through the stress algorithm.  A default value of 400 is used.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {ITERATIONS=200                ; 200 iterations through the stress algorithm
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {\uldb FPU STRESS}{\v\cf13 test5}{\uldb 
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par 
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ CPU SPEED}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ cpuspeed}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ CPU SPEED}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU SPEED}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{CPU SPEED
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This parameter is output from }{\uldb AutoConfigure}{\v\cf13 test0}{.  It specifies the speed of the CPU.  The parameter is verified by a call to }{\uldb CPU SPEED}{\v\cf13 test7}{.

\par 
\par NOTE: This test may produce unexpected results on mobile systems due to the mobile system\rquote s power management policies.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {CPU SPEED=500
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {\uldb AUTO CONFIGURE}{\v\cf13 test0}{\uldb 
\par CPU SPEED}{\v\cf13 test7}{\uldb 
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par 
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ CPU TYPE}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ cputype}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ TYPE;CPU TYPE}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU TYPE}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{CPU TYPE
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Description
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This parameter is filled in during }{\uldb AutoConfigure}{\v\cf13 test0}{, and used internally in calls to }{\uldb Display CPU Features}{\v\cf13 test1}{ and }{\uldb CPU Features Check
}{\v\cf13 test2}{.  It indicates whether the processor is an original OEM processor, an overdrive processor, or may be used in multiple processor systems.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Example
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {CPU TYPE=0
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Used by
\par }\pard\plain \s124\li120\sa60\sl-220\slmult0\widctlpar\tx1170\adjustright \f1\fs20 {\uldb DISPLAY CPU FEATURES}{\v\cf13 test1}{\uldb 
\par CPU FEATURES CHECK}{\v\cf13 test2}{\uldb 
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {See Also
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU Parameters}{\v\cf13 parameters}{
\par 
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Test 0 - AutoConfigure}}#{\footnote 
\pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ test0}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ auto-configuration}}A{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU_0}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Test 0 - AutoConfigure
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Overview
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This subtest creates a separate module group in the configuration tree for each processor in the system.  If there is more t
han one processor, each group wil be labeled with the cpu number.  Each group will have the parameters: }{\uldb CPU NUMBER, }{\v\cf13 cpunumber}{\cf13 , }{\uldb FAMILY}{\v\cf13 family}{\cf13 , }{\uldb FPU}{\v\cf13 fpu }{\cf13 , }{\uldb MMX}{\v\cf13 mmx}{
\cf13 ,}{\uldb  SIMD}{\v\cf13 simd}{\uldb\cf1 , CPU SPEED}{\v\cf13 cpuspeed}{\uldb\cf1 , CPU TYPE}{\v\cf13 cputype}{\cf13  and  }{\uldb MODEL}{\v\cf13 model}{, set appropriately.  To invoke autoconfig select it from the WinMTA \ldblquote Test\rdblquote 
 memu.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Parameters
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {None.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Dependencies or Limitations
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {None.
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Test 1 - DISPLAY CPU}}#{\footnote 
\pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ test1}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ DISPLAY;CPU}}A{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU_1}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Test 1 - DISPLAY CPU FEATURES
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Overview
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This test issues a CPU ID command with a value of 0x01 i
n EAX.  This value causes the version and feature information to be returned in EAX and EDX, respectively.  The version information includes the CPU Type, Family, Model, and Stepping ID.  The feature information includes information about FPU, MMX
, SIMD and Willamette presence. This information is then displayed on the screen.  No error codes result from running this test.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Parameters
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb FAMILY}{\v\cf13 family}{
\par }{\uldb FPU}{\v\cf13 fpu}{
\par }{\uldb MMX}{\v\cf13 mmx}{
\par }{\uldb SIMD}{\v\cf13 simd}{\uldb 
\par WILLAMETTE}{\v\cf13 willamette}{\uldb 
\par }{\uldb MODEL}{\v\cf13 model}{
\par }{\uldb CPU TYPE}{\v\cf13 cputype}{
\par }{\uldb OFFSTEPPINGSNOTALLOWED[]}{\v\cf13 offsteppingsnotallowed}{\uldb 
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Algorithm
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a 0x01 in EAX and issue the CPU ID instruction.
\par Save Version and Feature information.
\par Display EAX Register (Version information)
\par Display EDX Register (Feature Information)
\par Parse and display CPU Stepping ID (bits3:0 EAX)
\par Parse and display CPU Model (bits3:0 EAX)
\par Parse and display CPU Family (bits7:4 EAX)
\par Parse and display CPU Type (bits11:8 EAX)
\par Parse and display  FPU feature information (bit:0 EDX)
\par Parse and display  MMX feature information (bit:23 EDX)
\par Return PASS
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {DEBUG HINTS
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a different CPU in the system to compare version information.
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Test 2 - FEATURE CHECK}}#{\footnote 
\pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ test2}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ feature;check}}A{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU_2}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Test 2 - FEATURE CHECK
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Overview
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This test issues a CPU ID command with a value of 0x01 in EAX.  This value ca
uses the version and feature information to be returned in EAX and EDX, respectively.  The version information includes the CPU Type, Family, Model, and Stepping ID.  The feature information includes information about FPU, SIMD, Willamette 
and MMX presence. This information is then compared with configuration parameters from the package file.  The test fails when a mismatch occurs between the processor configuration and the configuration parameters.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Parameters
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb FAMILY}{\v\cf13 family}{
\par }{\uldb FPU}{\v\cf13 fpu}{
\par }{\uldb MMX}{\v\cf13 mmx}{
\par }{\uldb SIMD}{\v\cf13 simd}{
\par }{\uldb WILLAMETTE}{\v\cf13 willamette}{
\par }{\uldb MODEL}{\v\cf13 model}{
\par }{\uldb CPU TYPE}{\v\cf13 cputype}{
\par }{\uldb OFFSTEPPINGSNOTALLOWED[]}{\v\cf13 offsteppingsnotallowed}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Algorithm
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a 0x01 in EAX and issue the CPU ID instruction.
\par Save EAX (version) and EDX(feature) information.
\par Parse and compare CPU Stepping ID (bits3:0 EAX) with configuration parameter.
\par Parse and compare CPU Model (bits3:0 EAX) with configuration parameter.
\par Parse and compare CPU Family (bits7:4 EAX) with configuration parameter.
\par Parse and compare CPU Type (bits11:8 EAX) with configuration parameter.
\par Parse and compare FPU feature information (bit:0 EDX) with configuration parameter.
\par Parse and compare MMX feature information (bit:23 EDX) with configuration parameter.
\par Parse and compare SIMD feature information (bit:25 EDX) with configuration parameter.
\par IF all configuration parameters match
\par }\pard \fi600\li120\sa60\sl-220\slmult0\widctlpar\adjustright {Return PASS
\par }\pard \li120\sa60\sl-220\slmult0\widctlpar\adjustright {ELSE
\par }\pard \fi600\li120\sa60\sl-220\slmult0\widctlpar\adjustright {Display Mismatch
\par Return FAIL
\par }\pard \li120\sa60\sl-220\slmult0\widctlpar\adjustright {
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {DEBUG HINTS
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a different CPU in the system to compare version information.
\par Ensure configuration parameters are set correctly.
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Test 3 - FLOATING POINT UNIT}}#{\footnote 
\pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ test3}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ floating;point}}A{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU_3}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Test 3 - FLOATING POINT UNIT
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Overview
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
This test issues a CPU ID command with a value of 0x01 in EAX.  This value causes the version and feature information to be returned in EAX and EDX, respectively.   The feature information includes FPU and MMX presenc
e detection. This information is used to verify the presence of a Floating Point Unit.  Next, the FPU is tested with a known good algorithm to verify correctness in processing.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Parameters
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb FPU}{\v\cf13 fpu}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Algorithm
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a 0x01 in EAX and issue the CPU ID instruction.
\par Save EAX (version) and EDX(feature) information.
\par Parse  FPU feature information (bit:0 EDX) .
\par IF no FPU exists,
\par    Return FAIL
\par WHILE value y is < 100
\par }\pard \li720\sa60\sl-220\slmult0\widctlpar\adjustright {WHILE value  x < 100000
\par }\pard \fi600\li720\sa60\sl-220\slmult0\widctlpar\adjustright {Perform mathematical computation
\par Check results for errors
\par Exit on FAIL
\par }\pard \li720\sa60\sl-220\slmult0\widctlpar\adjustright {WEND
\par            SLEEP 100MS
\par }\pard \li120\sa60\sl-220\slmult0\widctlpar\adjustright {WEND
\par Return PASS
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {DEBUG HINTS
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a different CPU in the system to compare information.
\par Ensure configuration parameters are set correctly.
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Test 4 - MULTIMEDIA EXTENSIONS}}#{\footnote 
\pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ test4}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ multimedia;extensions}}A{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU_4}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Test 4 - MULTIMEDIA EXTENSIONS
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Overview
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
This test issues a CPU ID command to verify the presence of an MMX unit.  Once the MMX unit is verified, a series of reads and writes are performed on the MMX register set.  The register values are check for correctness to verify MMX functionality.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Parameters
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb MMX}{\v\cf13 mmx}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Algorithm
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a 0x01 in EAX and issue the CPU ID instruction.
\par Verify MMX presence (bit:23 EDX) .
\par IF no MMX exists,
\par    Return FAIL
\par WHILE value y is < 100
\par }\pard \li720\sa60\sl-220\slmult0\widctlpar\adjustright {WHILE value  x < 100000
\par }\pard \fi600\li720\sa60\sl-220\slmult0\widctlpar\adjustright {Move EAX into MM0
\par Move MMO into EBX
\par Move EBX into MM1
\par Move MM1 to Memory
\par Move Memory to MM2
\par Move MM2 to MM3
\par Move MM3 to Memory
\par Move Memory to MM4
\par Move MM4 to MM5
\par Move MM5 to MM6
\par Move MM6 to MM7
\par Move MM7 to Memory
\par Compare Memory with Starting Value
\par Exit if FAIL
\par }\pard \li720\sa60\sl-220\slmult0\widctlpar\adjustright {WEND
\par            SLEEP 100MS
\par }\pard \li120\sa60\sl-220\slmult0\widctlpar\adjustright {WEND
\par Return PASS
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {DEBUG HINTS
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a different CPU in the system to compare results.
\par Ensure configuration parameters are set correctly.
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Test 5 - FPU STRESS}}#{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ test5}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ stress;FPU}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0
\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU_5}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Test 5 - FPU STRESS
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Overview
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This
 test runs a mathematically intensive algorithm which stresses the FPU and internal L1 processor cache.  The results of the computation are compared with  known correct values to verify the functionality of the CPU.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Parameters
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb ITERATIONS}{\v\cf13 iterations}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Algorithm
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Allocate memory for system use
\par IF memory allocation fails
\par \tab Return FAIL.
\par Load data into memory
\par WHILE Iterations < 400
\par }\pard \li720\sa60\sl-220\slmult0\widctlpar\adjustright {Perform FFT\rquote s on memory data
\par Perform L1 cache writes
\par }\pard \li120\sa60\sl-220\slmult0\widctlpar\adjustright {\tab Check for computational errors1
\par \tab \tab Break on ERROR
\par ENDIF
\par IF Error
\par }\pard \fi600\li120\sa60\sl-220\slmult0\widctlpar\adjustright {RETURN FAIL
\par }\pard \li120\sa60\sl-220\slmult0\widctlpar\adjustright {ELSE
\par \tab Return PASS
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {DEBUG HINTS
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a different CPU in the system to compare results.
\par Ensure configuration parameters are set correctly.
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Test 6 \endash  SIMD MULTIMEDIA EXTENSIONS}}#
{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ test6}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ katmai;multimedia;extensions;simd}}A{\footnote 
\pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU_6}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Test 6 \endash  SIMD MULTIMEDIA EXTENSIONS
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Overview
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
This test issues a CPU ID command to verify the presence of a SIMD unit.  Once the SIMD unit is verified, a series of reads and writes are performed on the XMM register set.  Then a series of 128 bit mathematic operatio
ns are performed using the XMM registers and the new SIMD instructions.  The register values are checked for correctness to verify SIMD instructions function properly.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Parameters
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb SIMD}{\v\cf13 simd}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Algorithm
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a 0x01 in EAX and issue the CPU ID instruction.
\par Verify SIMD presence (bit:25 EDX) .
\par IF no SIMD exists,
\par    Return FAIL
\par WHILE value y is < 10
\par }\pard \li720\sa60\sl-220\slmult0\widctlpar\adjustright {WHILE value  x < 10
\par }\pard \fi600\li720\sa60\sl-220\slmult0\widctlpar\adjustright {Shift 128 bit value through all 8 SIMD registers
\par Check the value against expected results
\par Exit if FAIL
\par Perform a series of scalar and packed operations on four floating point values
\par Check the resulting value against expected results
\par Exit if FAIL
\par }\pard \li720\sa60\sl-220\slmult0\widctlpar\adjustright {WEND
\par            SLEEP 100MS
\par }\pard \li120\sa60\sl-220\slmult0\widctlpar\adjustright {WEND
\par Return PASS
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {DEBUG HINTS
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Place a different CPU in the system to compare results.
\par Ensure configuration parameters are set correctly.
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Test 7 \endash  CPU SPEED}}#{\footnote 
\pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ test7}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ CPU SPEED}}A{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU_7}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Test 7 \endash  CPU SPEED
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Overview
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {CPU Speed is calculated first in }{\uldb AutoConfigure}{\v\cf13 test0}{, then rechecked with a call to CPU Speed. 
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Parameters
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb CPU SPEED}{\v\cf13 cpuspeed}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Algorithm
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
Set process and thread priority to highest possible settings, because this is a time-critical application.  Create a mutex around the code to prevent multiple processors accessing the time-sensitive code at the same time.  Query the Performance Frequency,
 then query the performance counter.  Read the time-stamp counter, wait X milliseconds, then query the performance and time-stamp counters again.  The CPU speed is:  
\par 2}{\super nd}{ time stamp counter \endash  1}{\super st}{ time stamp counter
\par divided by
\par (2}{\super nd}{ performance counter \endash  1}{\super st}{ performance counter) / Performance Frequency
\par 
\par Release mutex, reset process and thread priorities to normal, and exit function.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {DEBUG HINTS
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {This test may produce unexpected results on mobile units due to the mobile unit\rquote s power management policies.
\par }\pard\plain \s1\sb60\sl-240\slmult0\keepn\widctlpar\outlinelevel0\adjustright \b\f1 {\page }{\cs117\b0\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Test 8 \endash  WILLAMETTE FEATURES}}#
{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super #}{ test8}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ WILLAMETTE FEATURES}}A{\footnote \pard\plain 
\s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super A}{ CPU_8}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Test 8 \endash  WILLAMETTE FEATURES
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Overview
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {In }{\uldb AutoConfigure}{\v\cf13 test0}{, the Willamette parameter is retrieved.  If it\rquote s set to 0, this test is disabled.  The test calls Willamette instructions a
nd compares the returned value with the expected value.
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Parameters
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\uldb WILLAMETTE}{\v\cf13 willamette}{
\par }\pard\plain \s2\sb240\sa120\sl-240\slmult0\widctlpar\outlinelevel1\adjustright \b\f1\fs20 {Algorithm
\par }\pard\plain \li120\sa60\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {Test to make sure processor supports Willamette instructions.  If it does not, print an error message and exit (this test should have been disabled during aut
o-configuration if the processor does not support Willamette instructions).    Call Willamette instructions and compare the expected value with the actual value that was returned.  Return an error message if the expected and actual values do not match for
 any instruction.\page }{\cs117\b\super ${\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super $}{ Standard Error Code Messages}}#{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {
\cs117\super #}{ codes}}K{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super K}{ errors;codes;error codes;messages}}A{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super 
A}{ module_085}}+{\footnote \pard\plain \s121\li120\sl-220\slmult0\widctlpar\adjustright \f1\fs20 {\cs117\super +}{ tag}}}{Standard Error Code Messages
\par 
\par The first three hexadecimal digits of any WinMTA error code represent a unique number assigned to the module. 
 The middle two digits represent the test number.  The last three digits are unique with each module and represent the message index in this list.
\par 
\par }\pard \li120\sa60\sl-220\slmult0\widctlpar\brdrb\brdrs\brdrw15\brsp20 \adjustright {\b Error Code\tab Message
\par }\pard\plain \s126\fi-1325\li1440\sa60\sl-220\slmult0\keep\widctlpar\adjustright \f2\fs20 {085xx000\tab Test case number not valid
\par 085xx001\tab CPUID instruction not supported, unable to continue
\par 085xx002\tab Unexpected exception from CPUID instruction
\par 085xx003\tab Unable to save value
\par 085xx004\tab Unable to retrieve error message
\par 085xx005\tab Unable to read Operating System version
\par 085xx006\tab Unrecognized exception to Streaming SIMD instruction
\par 085xx007\tab The following parameter was not found: PARAMETER
\par 085xx008\tab The CPU is not of the correct family (value retrieved=X).
\par 085xx009\tab The CPU is not of the correct model (value retrieved=X).
\par 085xx00A\tab Stepping is not allowed: STEPPING
\par 085xx00B\tab MMX unit not present when it should be.
\par 085xx00C\tab MMX unit present when it should not be.
\par 085xx00D\tab SIMD unit not present when it should be.
\par 085xx00E\tab SIMD unit present when it should not be.
\par 085xx00F\tab FPU unit not present when it should be.
\par 085xx010\tab FPU unit present when it should not be.
\par 085xx011\tab MMX mov operations failed
\par 085xx012\tab Pentium FDIV bug detected
\par }\pard \s126\li1440\sa60\sl-220\slmult0\keep\widctlpar\adjustright {Expected 4915835/3145727*3145727-4915835 = 0
\par Received X
\par }\pard \s126\fi-1325\li1440\sa60\sl-220\slmult0\keep\widctlpar\adjustright {085xx013\tab Error Freeing Memory
\par 085xx014\tab Error Allocating Memory
\par 085xx015\tab Operating System does not support Streaming SIMD Extensions.
\par }\pard \s126\li1440\sa60\sl-220\slmult0\keep\widctlpar\adjustright {Windows NT 4.0 requires SP5 or greater.
\par If you already have SP5 installed, please reinstall then retry the test.
\par }\pard \s126\fi-1325\li1440\sa60\sl-220\slmult0\keep\widctlpar\adjustright {085xx016\tab Unable to copy group X.
\par 085xx017\tab Streaming SIMD Register move operations failed
\par 085xx018\tab SIMD FP SP operations failed
\par 085xx019\tab SIMD CMP MAX AND SUB FP SP operations failed.
\par 085xx01A\tab SIMD MUL, DIV, CVT FP SP operations failed
\par 085xx01B\tab Unable to change class priority.
\par 085xx01C\tab Unable to change thread priority
\par 085xx01D\tab Unable to create mutex, error code is X.
\par 085xx01E\tab Unable to access mutex, error code is X.
\par 085xx01F\tab Unable to release mutex, error code is X.
\par 085xx020\tab Unable to retrieve original value.  Did auto-configure run?
\par 085xx021\tab Original value (X) did not match new value (X).
\par 085xx022\tab Bus Speed test must run on Windows NT or 2000 operating systems.
\par 085xx023\tab Last error text=X.
\par 085xx024\tab Squaring: error msg details.
\par 085xx025\tab Rounding: error msg details.
\par 085xx026\tab FFT Failure: error msg details.
\par 085xx027\tab Unexpected result: X.
\par 085xx028\tab Not enough space allocated for return value
\par 085xx029\tab Pointer cannot be NULL.
\par 085xx02A\tab Cannot access cache description key.
\par 085xx02B\tab Unable to retrieve CPU description.
\par 085xx02C\tab Unable to retrieve cache description
\par 085xx02D\tab Unable to retrieve saved value.
\par 085xx02E\tab Insufficient space to store all information
\par 085xx02F\tab The CPU (X) is not of the correct type (X).
\par 085xx030\tab Unable to locate Processor Information structure.
\par 085xx031\tab Unable to retrieve bus speed.
\par 085xx032\tab Unable to read SMBIOS table from memory.
\par 085xx033\tab Unable to retrieve last error code and text.
\par 085xx034\tab Unable to map BIOS.
\par 085xx035\tab Unable to find processor structure in BIOS.
\par 085xx036\tab Cannot have both \lquote Steppings Allowed\rquote  and \lquote Steppings Not Allowed\rquote  lists.
\par 085xx037\tab Error returned from Willamette instruction: FAILED INSTRUCTION, explanation of which return value did not match its expected value.
\par 085xx038\tab Willamette support not present when it should be.
\par 085xx039\tab Willamette support present when it should not be.
\par }}