Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct 23 15:45:39 2024
| Host         : LAPTOP-1Q942CSO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ethernet_top_timing_summary_routed.rpt -pb ethernet_top_timing_summary_routed.pb -rpx ethernet_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ethernet_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree                1           
TIMING-6   Critical Warning  No common primary clock between related clocks                    1           
TIMING-7   Critical Warning  No common node between related clocks                             1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
HPDR-1     Warning           Port pin direction inconsistency                                  3           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-18  Warning           Missing input or output delay                                     1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.471        0.000                      0                 2120        0.012        0.000                      0                 2120        3.000        0.000                       0                   831  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
eth_rst_gen_i/gen_50M/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0                {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0                {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0                {0.000 5.000}      10.000          100.000         
sys_clk_pin                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rst_gen_i/gen_50M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                     12.849        0.000                      0                 2065        0.012        0.000                      0                 2065        9.020        0.000                       0                   822  
  clk_out2_clk_wiz_0                                                                                                                                                                 17.845        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                                  7.845        0.000                       0                     3  
sys_clk_pin                               8.679        0.000                      0                    2        0.268        0.000                      0                    2        4.500        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin         clk_out1_clk_wiz_0        0.471        0.000                      0                   26        2.815        0.000                      0                   26  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0       16.071        0.000                      0                   32        0.880        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rst_gen_i/gen_50M/inst/clk_in1
  To Clock:  eth_rst_gen_i/gen_50M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rst_gen_i/gen_50M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_rst_gen_i/gen_50M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.849ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_buffer_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.818ns  (logic 1.306ns (19.156%)  route 5.512ns (80.844%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.932ns = ( 17.068 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X32Y139        FDRE                                         r  packet_gen_i/state_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 f  packet_gen_i/state_counter_reg[6]/Q
                         net (fo=8, routed)           1.200    -0.743    packet_gen_i/state_counter_reg[6]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.152    -0.591 f  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.949     0.358    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I0_O)        0.326     0.684 r  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.746     1.430    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.554 f  packet_gen_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=2, routed)           0.720     2.274    packet_gen_i/next_state__0[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.398 f  packet_gen_i/fcs_buffer[31]_i_3/O
                         net (fo=4, routed)           0.517     2.915    packet_gen_i/fcs_buffer[31]_i_3_n_0
    SLICE_X28Y137        LUT3 (Prop_lut3_I2_O)        0.124     3.039 r  packet_gen_i/data_buffer[31]_i_1/O
                         net (fo=32, routed)          1.380     4.419    packet_gen_i/data_buffer[31]_i_1_n_0
    SLICE_X9Y132         FDRE                                         r  packet_gen_i/data_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.500    17.068    packet_gen_i/clk_out1
    SLICE_X9Y132         FDRE                                         r  packet_gen_i/data_buffer_reg[8]/C
                         clock pessimism              0.489    17.557    
                         clock uncertainty           -0.084    17.473    
    SLICE_X9Y132         FDRE (Setup_fdre_C_CE)      -0.205    17.268    packet_gen_i/data_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         17.268    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                 12.849    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/fcs_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.332ns (20.317%)  route 5.224ns (79.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X32Y139        FDRE                                         r  packet_gen_i/state_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  packet_gen_i/state_counter_reg[6]/Q
                         net (fo=8, routed)           1.200    -0.743    packet_gen_i/state_counter_reg[6]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.152    -0.591 r  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.949     0.358    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I0_O)        0.326     0.684 f  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.746     1.430    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.554 r  packet_gen_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=2, routed)           0.720     2.274    packet_gen_i/next_state__0[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.398 r  packet_gen_i/fcs_buffer[31]_i_3/O
                         net (fo=4, routed)           0.890     3.288    packet_gen_i/fcs_buffer[31]_i_3_n_0
    SLICE_X33Y137        LUT4 (Prop_lut4_I1_O)        0.150     3.438 r  packet_gen_i/fcs_buffer[31]_i_1/O
                         net (fo=32, routed)          0.719     4.157    packet_gen_i/fcs_buffer[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/clk_out1
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[10]/C
                         clock pessimism              0.489    17.555    
                         clock uncertainty           -0.084    17.471    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.407    17.064    packet_gen_i/fcs_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         17.064    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/fcs_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.332ns (20.317%)  route 5.224ns (79.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X32Y139        FDRE                                         r  packet_gen_i/state_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  packet_gen_i/state_counter_reg[6]/Q
                         net (fo=8, routed)           1.200    -0.743    packet_gen_i/state_counter_reg[6]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.152    -0.591 r  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.949     0.358    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I0_O)        0.326     0.684 f  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.746     1.430    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.554 r  packet_gen_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=2, routed)           0.720     2.274    packet_gen_i/next_state__0[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.398 r  packet_gen_i/fcs_buffer[31]_i_3/O
                         net (fo=4, routed)           0.890     3.288    packet_gen_i/fcs_buffer[31]_i_3_n_0
    SLICE_X33Y137        LUT4 (Prop_lut4_I1_O)        0.150     3.438 r  packet_gen_i/fcs_buffer[31]_i_1/O
                         net (fo=32, routed)          0.719     4.157    packet_gen_i/fcs_buffer[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/clk_out1
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[11]/C
                         clock pessimism              0.489    17.555    
                         clock uncertainty           -0.084    17.471    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.407    17.064    packet_gen_i/fcs_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         17.064    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/fcs_buffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.332ns (20.317%)  route 5.224ns (79.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X32Y139        FDRE                                         r  packet_gen_i/state_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  packet_gen_i/state_counter_reg[6]/Q
                         net (fo=8, routed)           1.200    -0.743    packet_gen_i/state_counter_reg[6]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.152    -0.591 r  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.949     0.358    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I0_O)        0.326     0.684 f  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.746     1.430    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.554 r  packet_gen_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=2, routed)           0.720     2.274    packet_gen_i/next_state__0[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.398 r  packet_gen_i/fcs_buffer[31]_i_3/O
                         net (fo=4, routed)           0.890     3.288    packet_gen_i/fcs_buffer[31]_i_3_n_0
    SLICE_X33Y137        LUT4 (Prop_lut4_I1_O)        0.150     3.438 r  packet_gen_i/fcs_buffer[31]_i_1/O
                         net (fo=32, routed)          0.719     4.157    packet_gen_i/fcs_buffer[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/clk_out1
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[12]/C
                         clock pessimism              0.489    17.555    
                         clock uncertainty           -0.084    17.471    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.407    17.064    packet_gen_i/fcs_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         17.064    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/fcs_buffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.332ns (20.317%)  route 5.224ns (79.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X32Y139        FDRE                                         r  packet_gen_i/state_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  packet_gen_i/state_counter_reg[6]/Q
                         net (fo=8, routed)           1.200    -0.743    packet_gen_i/state_counter_reg[6]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.152    -0.591 r  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.949     0.358    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I0_O)        0.326     0.684 f  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.746     1.430    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.554 r  packet_gen_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=2, routed)           0.720     2.274    packet_gen_i/next_state__0[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.398 r  packet_gen_i/fcs_buffer[31]_i_3/O
                         net (fo=4, routed)           0.890     3.288    packet_gen_i/fcs_buffer[31]_i_3_n_0
    SLICE_X33Y137        LUT4 (Prop_lut4_I1_O)        0.150     3.438 r  packet_gen_i/fcs_buffer[31]_i_1/O
                         net (fo=32, routed)          0.719     4.157    packet_gen_i/fcs_buffer[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/clk_out1
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[13]/C
                         clock pessimism              0.489    17.555    
                         clock uncertainty           -0.084    17.471    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.407    17.064    packet_gen_i/fcs_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         17.064    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/fcs_buffer_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.332ns (20.317%)  route 5.224ns (79.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X32Y139        FDRE                                         r  packet_gen_i/state_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  packet_gen_i/state_counter_reg[6]/Q
                         net (fo=8, routed)           1.200    -0.743    packet_gen_i/state_counter_reg[6]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.152    -0.591 r  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.949     0.358    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I0_O)        0.326     0.684 f  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.746     1.430    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.554 r  packet_gen_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=2, routed)           0.720     2.274    packet_gen_i/next_state__0[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.398 r  packet_gen_i/fcs_buffer[31]_i_3/O
                         net (fo=4, routed)           0.890     3.288    packet_gen_i/fcs_buffer[31]_i_3_n_0
    SLICE_X33Y137        LUT4 (Prop_lut4_I1_O)        0.150     3.438 r  packet_gen_i/fcs_buffer[31]_i_1/O
                         net (fo=32, routed)          0.719     4.157    packet_gen_i/fcs_buffer[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/clk_out1
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[14]/C
                         clock pessimism              0.489    17.555    
                         clock uncertainty           -0.084    17.471    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.407    17.064    packet_gen_i/fcs_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         17.064    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/fcs_buffer_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.332ns (20.317%)  route 5.224ns (79.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X32Y139        FDRE                                         r  packet_gen_i/state_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  packet_gen_i/state_counter_reg[6]/Q
                         net (fo=8, routed)           1.200    -0.743    packet_gen_i/state_counter_reg[6]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.152    -0.591 r  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.949     0.358    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I0_O)        0.326     0.684 f  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.746     1.430    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.554 r  packet_gen_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=2, routed)           0.720     2.274    packet_gen_i/next_state__0[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.398 r  packet_gen_i/fcs_buffer[31]_i_3/O
                         net (fo=4, routed)           0.890     3.288    packet_gen_i/fcs_buffer[31]_i_3_n_0
    SLICE_X33Y137        LUT4 (Prop_lut4_I1_O)        0.150     3.438 r  packet_gen_i/fcs_buffer[31]_i_1/O
                         net (fo=32, routed)          0.719     4.157    packet_gen_i/fcs_buffer[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/clk_out1
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[15]/C
                         clock pessimism              0.489    17.555    
                         clock uncertainty           -0.084    17.471    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.407    17.064    packet_gen_i/fcs_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         17.064    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/fcs_buffer_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.332ns (20.317%)  route 5.224ns (79.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X32Y139        FDRE                                         r  packet_gen_i/state_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  packet_gen_i/state_counter_reg[6]/Q
                         net (fo=8, routed)           1.200    -0.743    packet_gen_i/state_counter_reg[6]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.152    -0.591 r  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.949     0.358    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I0_O)        0.326     0.684 f  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.746     1.430    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.554 r  packet_gen_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=2, routed)           0.720     2.274    packet_gen_i/next_state__0[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.398 r  packet_gen_i/fcs_buffer[31]_i_3/O
                         net (fo=4, routed)           0.890     3.288    packet_gen_i/fcs_buffer[31]_i_3_n_0
    SLICE_X33Y137        LUT4 (Prop_lut4_I1_O)        0.150     3.438 r  packet_gen_i/fcs_buffer[31]_i_1/O
                         net (fo=32, routed)          0.719     4.157    packet_gen_i/fcs_buffer[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/clk_out1
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[19]/C
                         clock pessimism              0.489    17.555    
                         clock uncertainty           -0.084    17.471    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.407    17.064    packet_gen_i/fcs_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         17.064    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             12.907ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/fcs_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 1.332ns (20.317%)  route 5.224ns (79.683%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X32Y139        FDRE                                         r  packet_gen_i/state_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  packet_gen_i/state_counter_reg[6]/Q
                         net (fo=8, routed)           1.200    -0.743    packet_gen_i/state_counter_reg[6]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.152    -0.591 r  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.949     0.358    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I0_O)        0.326     0.684 f  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.746     1.430    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.554 r  packet_gen_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=2, routed)           0.720     2.274    packet_gen_i/next_state__0[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.398 r  packet_gen_i/fcs_buffer[31]_i_3/O
                         net (fo=4, routed)           0.890     3.288    packet_gen_i/fcs_buffer[31]_i_3_n_0
    SLICE_X33Y137        LUT4 (Prop_lut4_I1_O)        0.150     3.438 r  packet_gen_i/fcs_buffer[31]_i_1/O
                         net (fo=32, routed)          0.719     4.157    packet_gen_i/fcs_buffer[31]_i_1_n_0
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/clk_out1
    SLICE_X37Y135        FDRE                                         r  packet_gen_i/fcs_buffer_reg[5]/C
                         clock pessimism              0.489    17.555    
                         clock uncertainty           -0.084    17.471    
    SLICE_X37Y135        FDRE (Setup_fdre_C_CE)      -0.407    17.064    packet_gen_i/fcs_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         17.064    
                         arrival time                          -4.157    
  -------------------------------------------------------------------
                         slack                                 12.907    

Slack (MET) :             12.947ns  (required time - arrival time)
  Source:                 packet_gen_i/state_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/fcs_buffer_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.332ns (20.389%)  route 5.201ns (79.611%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.399ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.623    -2.399    packet_gen_i/clk_out1
    SLICE_X32Y139        FDRE                                         r  packet_gen_i/state_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y139        FDRE (Prop_fdre_C_Q)         0.456    -1.943 r  packet_gen_i/state_counter_reg[6]/Q
                         net (fo=8, routed)           1.200    -0.743    packet_gen_i/state_counter_reg[6]
    SLICE_X31Y141        LUT2 (Prop_lut2_I1_O)        0.152    -0.591 r  packet_gen_i/FSM_onehot_current_state[1]_i_5/O
                         net (fo=2, routed)           0.949     0.358    packet_gen_i/FSM_onehot_current_state[1]_i_5_n_0
    SLICE_X33Y142        LUT6 (Prop_lut6_I0_O)        0.326     0.684 f  packet_gen_i/FSM_onehot_current_state[1]_i_2/O
                         net (fo=5, routed)           0.746     1.430    packet_gen_i/FSM_onehot_current_state[1]_i_2_n_0
    SLICE_X33Y139        LUT6 (Prop_lut6_I0_O)        0.124     1.554 r  packet_gen_i/FSM_onehot_current_state[1]_i_1/O
                         net (fo=2, routed)           0.720     2.274    packet_gen_i/next_state__0[1]
    SLICE_X33Y140        LUT6 (Prop_lut6_I5_O)        0.124     2.398 r  packet_gen_i/fcs_buffer[31]_i_3/O
                         net (fo=4, routed)           0.890     3.288    packet_gen_i/fcs_buffer[31]_i_3_n_0
    SLICE_X33Y137        LUT4 (Prop_lut4_I1_O)        0.150     3.438 r  packet_gen_i/fcs_buffer[31]_i_1/O
                         net (fo=32, routed)          0.696     4.134    packet_gen_i/fcs_buffer[31]_i_1_n_0
    SLICE_X33Y134        FDRE                                         r  packet_gen_i/fcs_buffer_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/clk_out1
    SLICE_X33Y134        FDRE                                         r  packet_gen_i/fcs_buffer_reg[27]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X33Y134        FDRE (Setup_fdre_C_CE)      -0.407    17.081    packet_gen_i/fcs_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                         17.081    
                         arrival time                          -4.134    
  -------------------------------------------------------------------
                         slack                                 12.947    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.837%)  route 0.222ns (61.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X9Y136         FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[27]/Q
                         net (fo=1, routed)           0.222    -0.486    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[3]
    RAMB36_X0Y26         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.875    -1.235    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y26         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.793    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.497    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.839%)  route 0.219ns (63.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.230ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X9Y136         FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y136         FDRE (Prop_fdre_C_Q)         0.128    -0.721 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[2]/Q
                         net (fo=1, routed)           0.219    -0.501    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[8]
    RAMB36_X0Y27         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.880    -1.230    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y27         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.788    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.242    -0.546    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.501    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.672%)  route 0.249ns (60.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X8Y135         FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[26]/Q
                         net (fo=1, routed)           0.249    -0.435    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB36_X0Y26         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.875    -1.235    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y26         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.793    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296    -0.497    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.672%)  route 0.249ns (60.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.235ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/aclk
    SLICE_X8Y135         FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDRE (Prop_fdre_C_Q)         0.164    -0.685 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/DOUT_reg[28]/Q
                         net (fo=1, routed)           0.249    -0.435    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X0Y26         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.875    -1.235    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y26         RAMB36E1                                     r  packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.442    -0.793    
    RAMB36_X0Y26         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296    -0.497    packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.435    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.567    -0.847    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X13Y138        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[12]/Q
                         net (fo=1, routed)           0.101    -0.605    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[12]
    SLICE_X14Y138        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.838    -1.273    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X14Y138        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2/CLK
                         clock pessimism              0.442    -0.831    
    SLICE_X14Y138        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.714    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][12]_srl2
  -------------------------------------------------------------------
                         required time                          0.714    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X13Y136        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[4]/Q
                         net (fo=1, routed)           0.101    -0.607    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[4]
    SLICE_X14Y136        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.835    -1.276    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X14Y136        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2/CLK
                         clock pessimism              0.442    -0.834    
    SLICE_X14Y136        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.717    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][4]_srl2
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.148ns (56.487%)  route 0.114ns (43.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X12Y136        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y136        FDRE (Prop_fdre_C_Q)         0.148    -0.701 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[23]/Q
                         net (fo=1, routed)           0.114    -0.587    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[23]
    SLICE_X12Y135        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.835    -1.276    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X12Y135        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][23]_srl2/CLK
                         clock pessimism              0.442    -0.834    
    SLICE_X12Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.129    -0.705    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][23]_srl2
  -------------------------------------------------------------------
                         required time                          0.705    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][19]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.352%)  route 0.059ns (31.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X13Y135        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.721 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[19]/Q
                         net (fo=1, routed)           0.059    -0.662    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[19]
    SLICE_X12Y135        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][19]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.835    -1.276    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X12Y135        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][19]_srl2/CLK
                         clock pessimism              0.440    -0.836    
    SLICE_X12Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.055    -0.781    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][19]_srl2
  -------------------------------------------------------------------
                         required time                          0.781    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][28]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.275ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X13Y136        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[28]/Q
                         net (fo=1, routed)           0.112    -0.596    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[28]
    SLICE_X12Y137        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][28]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.836    -1.275    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X12Y137        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][28]_srl2/CLK
                         clock pessimism              0.442    -0.833    
    SLICE_X12Y137        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.716    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][28]_srl2
  -------------------------------------------------------------------
                         required time                          0.716    
                         arrival time                          -0.596    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][20]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.565    -0.849    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/aclk
    SLICE_X13Y135        FDRE                                         r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y135        FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.mem_src_reg[20]/Q
                         net (fo=1, routed)           0.113    -0.595    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/mem_src[20]
    SLICE_X12Y135        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][20]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.835    -1.276    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/aclk
    SLICE_X12Y135        SRL16E                                       r  pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][20]_srl2/CLK
                         clock pessimism              0.440    -0.836    
    SLICE_X12Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.719    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][20]_srl2
  -------------------------------------------------------------------
                         required time                          0.719    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y26     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y27     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y27     packet_gen_i/data_fifo_i/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   eth_rst_gen_i/gen_50M/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y54      pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X0Y52      pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/int/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_sum_struct.gen_sum/gen_structural.gen_virtex.gen_dsp48e.gen_dsp48e1_v6.dsp48e1_v6/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y129    packet_timer_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y127    packet_timer_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y136    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y136    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y138    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y138    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_nd_out_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[5]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y137    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_comb_mem_src.gen_en_dly/gen_rtl.gen_dly.gen_pipe.delay_bus_reg[0]_srl1/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y136    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y136    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y138    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X14Y138    pdm_microphone_i/cic_compiler/U0/i_synth/decimator.decimation_filter/comb/gen_stages[0].gen_folded.int_comb_stage/gen_split_accum[0].gen_mem/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[1][10]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   eth_rst_gen_i/gen_50M/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   eth_rst_gen_i/gen_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.806ns  (logic 0.419ns (51.957%)  route 0.387ns (48.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.374ns = ( 13.374 - 10.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435     3.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419     4.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.387     4.723    rst_gen_i/rst_q[1]
    SLICE_X41Y133        FDRE                                         r  rst_gen_i/rst_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.963    13.374    rst_gen_i/CLK
    SLICE_X41Y133        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
                         clock pessimism              0.320    13.694    
                         clock uncertainty           -0.035    13.658    
    SLICE_X41Y133        FDRE (Setup_fdre_C_D)       -0.256    13.402    rst_gen_i/rst_q_reg[2]
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -4.723    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.910ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.456ns (45.261%)  route 0.551ns (54.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.499ns = ( 13.499 - 10.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435     3.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.456     4.372 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.551     4.924    rst_gen_i/rst_q[0]
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.088    13.499    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
                         clock pessimism              0.418    13.916    
                         clock uncertainty           -0.035    13.881    
    SLICE_X39Y132        FDRE (Setup_fdre_C_D)       -0.047    13.834    rst_gen_i/rst_q_reg[1]
  -------------------------------------------------------------------
                         required time                         13.834    
                         arrival time                          -4.924    
  -------------------------------------------------------------------
                         slack                                  8.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.050%)  route 0.202ns (58.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.644ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.047     1.296    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.141     1.437 r  rst_gen_i/rst_q_reg[0]/Q
                         net (fo=4, routed)           0.202     1.640    rst_gen_i/rst_q[0]
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.207     1.644    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
                         clock pessimism             -0.348     1.296    
    SLICE_X39Y132        FDRE (Hold_fdre_C_D)         0.075     1.371    rst_gen_i/rst_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i/rst_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.303%)  route 0.148ns (53.697%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.591ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.047     1.296    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.128     1.424 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.148     1.573    rst_gen_i/rst_q[1]
    SLICE_X41Y133        FDRE                                         r  rst_gen_i/rst_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.154     1.591    rst_gen_i/CLK
    SLICE_X41Y133        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
                         clock pessimism             -0.306     1.285    
    SLICE_X41Y133        FDRE (Hold_fdre_C_D)         0.012     1.297    rst_gen_i/rst_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y132  rst_gen_i/rst_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y132  rst_gen_i/rst_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y133  rst_gen_i/rst_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y132  rst_gen_i/rst_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y132  rst_gen_i/rst_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y132  rst_gen_i/rst_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y132  rst_gen_i/rst_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y133  rst_gen_i/rst_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y133  rst_gen_i/rst_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y132  rst_gen_i/rst_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y132  rst_gen_i/rst_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y132  rst_gen_i/rst_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y132  rst_gen_i/rst_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y133  rst_gen_i/rst_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y133  rst_gen_i/rst_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.471ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.815ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.971ns  (logic 0.718ns (36.424%)  route 1.253ns (63.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.935ns = ( 17.065 - 20.000 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 13.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435    13.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419    14.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.456    14.792    rst_gen_i/rst_q[1]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.299    15.091 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.797    15.888    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.497    17.065    eth_rst_gen_i/clk_out1
    SLICE_X38Y135        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[20]/C
                         clock pessimism              0.000    17.065    
                         clock uncertainty           -0.182    16.883    
    SLICE_X38Y135        FDRE (Setup_fdre_C_R)       -0.524    16.359    eth_rst_gen_i/wait_counter_50M_reg[20]
  -------------------------------------------------------------------
                         required time                         16.359    
                         arrival time                         -15.888    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.879ns  (logic 0.718ns (38.204%)  route 1.161ns (61.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 17.063 - 20.000 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 13.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435    13.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419    14.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.456    14.792    rst_gen_i/rst_q[1]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.299    15.091 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.705    15.796    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y133        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.495    17.063    eth_rst_gen_i/clk_out1
    SLICE_X38Y133        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[12]/C
                         clock pessimism              0.000    17.063    
                         clock uncertainty           -0.182    16.881    
    SLICE_X38Y133        FDRE (Setup_fdre_C_R)       -0.524    16.357    eth_rst_gen_i/wait_counter_50M_reg[12]
  -------------------------------------------------------------------
                         required time                         16.357    
                         arrival time                         -15.796    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.879ns  (logic 0.718ns (38.204%)  route 1.161ns (61.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 17.063 - 20.000 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 13.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435    13.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419    14.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.456    14.792    rst_gen_i/rst_q[1]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.299    15.091 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.705    15.796    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y133        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.495    17.063    eth_rst_gen_i/clk_out1
    SLICE_X38Y133        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[13]/C
                         clock pessimism              0.000    17.063    
                         clock uncertainty           -0.182    16.881    
    SLICE_X38Y133        FDRE (Setup_fdre_C_R)       -0.524    16.357    eth_rst_gen_i/wait_counter_50M_reg[13]
  -------------------------------------------------------------------
                         required time                         16.357    
                         arrival time                         -15.796    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.879ns  (logic 0.718ns (38.204%)  route 1.161ns (61.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 17.063 - 20.000 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 13.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435    13.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419    14.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.456    14.792    rst_gen_i/rst_q[1]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.299    15.091 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.705    15.796    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y133        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.495    17.063    eth_rst_gen_i/clk_out1
    SLICE_X38Y133        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[14]/C
                         clock pessimism              0.000    17.063    
                         clock uncertainty           -0.182    16.881    
    SLICE_X38Y133        FDRE (Setup_fdre_C_R)       -0.524    16.357    eth_rst_gen_i/wait_counter_50M_reg[14]
  -------------------------------------------------------------------
                         required time                         16.357    
                         arrival time                         -15.796    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.879ns  (logic 0.718ns (38.204%)  route 1.161ns (61.796%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 17.063 - 20.000 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 13.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435    13.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419    14.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.456    14.792    rst_gen_i/rst_q[1]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.299    15.091 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.705    15.796    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y133        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.495    17.063    eth_rst_gen_i/clk_out1
    SLICE_X38Y133        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[15]/C
                         clock pessimism              0.000    17.063    
                         clock uncertainty           -0.182    16.881    
    SLICE_X38Y133        FDRE (Setup_fdre_C_R)       -0.524    16.357    eth_rst_gen_i/wait_counter_50M_reg[15]
  -------------------------------------------------------------------
                         required time                         16.357    
                         arrival time                         -15.796    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.861ns  (logic 0.718ns (38.574%)  route 1.143ns (61.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 13.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435    13.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419    14.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.456    14.792    rst_gen_i/rst_q[1]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.299    15.091 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.687    15.778    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y132        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.494    17.062    eth_rst_gen_i/clk_out1
    SLICE_X38Y132        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[10]/C
                         clock pessimism              0.000    17.062    
                         clock uncertainty           -0.182    16.880    
    SLICE_X38Y132        FDRE (Setup_fdre_C_R)       -0.524    16.356    eth_rst_gen_i/wait_counter_50M_reg[10]
  -------------------------------------------------------------------
                         required time                         16.356    
                         arrival time                         -15.778    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.861ns  (logic 0.718ns (38.574%)  route 1.143ns (61.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 13.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435    13.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419    14.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.456    14.792    rst_gen_i/rst_q[1]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.299    15.091 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.687    15.778    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y132        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.494    17.062    eth_rst_gen_i/clk_out1
    SLICE_X38Y132        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[11]/C
                         clock pessimism              0.000    17.062    
                         clock uncertainty           -0.182    16.880    
    SLICE_X38Y132        FDRE (Setup_fdre_C_R)       -0.524    16.356    eth_rst_gen_i/wait_counter_50M_reg[11]
  -------------------------------------------------------------------
                         required time                         16.356    
                         arrival time                         -15.778    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.861ns  (logic 0.718ns (38.574%)  route 1.143ns (61.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 13.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435    13.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419    14.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.456    14.792    rst_gen_i/rst_q[1]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.299    15.091 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.687    15.778    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y132        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.494    17.062    eth_rst_gen_i/clk_out1
    SLICE_X38Y132        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[8]/C
                         clock pessimism              0.000    17.062    
                         clock uncertainty           -0.182    16.880    
    SLICE_X38Y132        FDRE (Setup_fdre_C_R)       -0.524    16.356    eth_rst_gen_i/wait_counter_50M_reg[8]
  -------------------------------------------------------------------
                         required time                         16.356    
                         arrival time                         -15.778    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.861ns  (logic 0.718ns (38.574%)  route 1.143ns (61.426%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 13.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435    13.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419    14.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.456    14.792    rst_gen_i/rst_q[1]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.299    15.091 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.687    15.778    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y132        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.494    17.062    eth_rst_gen_i/clk_out1
    SLICE_X38Y132        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[9]/C
                         clock pessimism              0.000    17.062    
                         clock uncertainty           -0.182    16.880    
    SLICE_X38Y132        FDRE (Setup_fdre_C_R)       -0.524    16.356    eth_rst_gen_i/wait_counter_50M_reg[9]
  -------------------------------------------------------------------
                         required time                         16.356    
                         arrival time                         -15.778    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        1.850ns  (logic 0.718ns (38.818%)  route 1.132ns (61.182%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -6.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.941ns = ( 17.059 - 20.000 ) 
    Source Clock Delay      (SCD):    3.916ns = ( 13.916 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           2.435    13.916    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.419    14.335 r  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.456    14.792    rst_gen_i/rst_q[1]
    SLICE_X40Y133        LUT4 (Prop_lut4_I2_O)        0.299    15.091 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.675    15.766    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y130        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.491    17.059    eth_rst_gen_i/clk_out1
    SLICE_X38Y130        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[0]/C
                         clock pessimism              0.000    17.059    
                         clock uncertainty           -0.182    16.877    
    SLICE_X38Y130        FDRE (Setup_fdre_C_R)       -0.524    16.353    eth_rst_gen_i/wait_counter_50M_reg[0]
  -------------------------------------------------------------------
                         required time                         16.353    
                         arrival time                         -15.766    
  -------------------------------------------------------------------
                         slack                                  0.587    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.815ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.227ns (46.618%)  route 0.260ns (53.382%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.580ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.047     1.296    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.128     1.424 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.099     1.524    rst_gen_i/rst_q[1]
    SLICE_X39Y132        LUT5 (Prop_lut5_I1_O)        0.099     1.623 r  rst_gen_i/eth_rst_i_1/O
                         net (fo=5, routed)           0.161     1.783    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.827    -1.284    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.182    -1.102    
    SLICE_X36Y132        FDRE (Hold_fdre_C_D)         0.070    -1.032    eth_rst_gen_i/eth_rst_reg
  -------------------------------------------------------------------
                         required time                          1.032    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  2.815    

Slack (MET) :             2.836ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.227ns (44.810%)  route 0.280ns (55.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.582ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.047     1.296    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.128     1.424 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.099     1.524    rst_gen_i/rst_q[1]
    SLICE_X39Y132        LUT5 (Prop_lut5_I1_O)        0.099     1.623 r  rst_gen_i/eth_rst_i_1/O
                         net (fo=5, routed)           0.180     1.803    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X39Y131        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.825    -1.286    eth_rst_gen_i/clk_out1
    SLICE_X39Y131        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_4/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.182    -1.104    
    SLICE_X39Y131        FDRE (Hold_fdre_C_D)         0.070    -1.034    eth_rst_gen_i/eth_rst_reg_lopt_replica_4
  -------------------------------------------------------------------
                         required time                          1.034    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.887ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.227ns (40.107%)  route 0.339ns (59.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.047     1.296    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.128     1.424 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.099     1.524    rst_gen_i/rst_q[1]
    SLICE_X39Y132        LUT5 (Prop_lut5_I1_O)        0.099     1.623 r  rst_gen_i/eth_rst_i_1/O
                         net (fo=5, routed)           0.240     1.862    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X28Y133        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.829    -1.282    eth_rst_gen_i/clk_out1
    SLICE_X28Y133        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X28Y133        FDRE (Hold_fdre_C_D)         0.075    -1.025    eth_rst_gen_i/eth_rst_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          1.025    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  2.887    

Slack (MET) :             2.890ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.227ns (40.526%)  route 0.333ns (59.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.047     1.296    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.128     1.424 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.099     1.524    rst_gen_i/rst_q[1]
    SLICE_X39Y132        LUT5 (Prop_lut5_I1_O)        0.099     1.623 r  rst_gen_i/eth_rst_i_1/O
                         net (fo=5, routed)           0.234     1.856    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X28Y133        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.829    -1.282    eth_rst_gen_i/clk_out1
    SLICE_X28Y133        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_2/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X28Y133        FDRE (Hold_fdre_C_D)         0.066    -1.034    eth_rst_gen_i/eth_rst_reg_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          1.034    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.949ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.227ns (36.436%)  route 0.396ns (63.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -2.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    1.296ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.047     1.296    rst_gen_i/CLK
    SLICE_X39Y132        FDRE                                         r  rst_gen_i/rst_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y132        FDRE (Prop_fdre_C_Q)         0.128     1.424 f  rst_gen_i/rst_q_reg[1]/Q
                         net (fo=4, routed)           0.099     1.524    rst_gen_i/rst_q[1]
    SLICE_X39Y132        LUT5 (Prop_lut5_I1_O)        0.099     1.623 r  rst_gen_i/eth_rst_i_1/O
                         net (fo=5, routed)           0.297     1.919    eth_rst_gen_i/eth_rst_reg_0
    SLICE_X28Y133        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.829    -1.282    eth_rst_gen_i/clk_out1
    SLICE_X28Y133        FDRE                                         r  eth_rst_gen_i/eth_rst_reg_lopt_replica_3/C
                         clock pessimism              0.000    -1.282    
                         clock uncertainty            0.182    -1.100    
    SLICE_X28Y133        FDRE (Hold_fdre_C_D)         0.070    -1.030    eth_rst_gen_i/eth_rst_reg_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          1.030    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  2.949    

Slack (MET) :             2.953ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.652%)  route 0.421ns (69.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.002     1.251    rst_gen_i/CLK
    SLICE_X41Y133        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     1.392 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.171     1.563    rst_gen_i/rst_q[2]
    SLICE_X40Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.608 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.250     1.858    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y131        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.825    -1.286    eth_rst_gen_i/clk_out1
    SLICE_X38Y131        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[4]/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.182    -1.104    
    SLICE_X38Y131        FDRE (Hold_fdre_C_R)         0.009    -1.095    eth_rst_gen_i/wait_counter_50M_reg[4]
  -------------------------------------------------------------------
                         required time                          1.095    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.652%)  route 0.421ns (69.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.002     1.251    rst_gen_i/CLK
    SLICE_X41Y133        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     1.392 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.171     1.563    rst_gen_i/rst_q[2]
    SLICE_X40Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.608 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.250     1.858    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y131        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.825    -1.286    eth_rst_gen_i/clk_out1
    SLICE_X38Y131        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[5]/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.182    -1.104    
    SLICE_X38Y131        FDRE (Hold_fdre_C_R)         0.009    -1.095    eth_rst_gen_i/wait_counter_50M_reg[5]
  -------------------------------------------------------------------
                         required time                          1.095    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.652%)  route 0.421ns (69.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.002     1.251    rst_gen_i/CLK
    SLICE_X41Y133        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     1.392 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.171     1.563    rst_gen_i/rst_q[2]
    SLICE_X40Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.608 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.250     1.858    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y131        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.825    -1.286    eth_rst_gen_i/clk_out1
    SLICE_X38Y131        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[6]/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.182    -1.104    
    SLICE_X38Y131        FDRE (Hold_fdre_C_R)         0.009    -1.095    eth_rst_gen_i/wait_counter_50M_reg[6]
  -------------------------------------------------------------------
                         required time                          1.095    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.953ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.186ns (30.652%)  route 0.421ns (69.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.002     1.251    rst_gen_i/CLK
    SLICE_X41Y133        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     1.392 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.171     1.563    rst_gen_i/rst_q[2]
    SLICE_X40Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.608 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.250     1.858    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y131        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.825    -1.286    eth_rst_gen_i/clk_out1
    SLICE_X38Y131        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[7]/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.182    -1.104    
    SLICE_X38Y131        FDRE (Hold_fdre_C_R)         0.009    -1.095    eth_rst_gen_i/wait_counter_50M_reg[7]
  -------------------------------------------------------------------
                         required time                          1.095    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  2.953    

Slack (MET) :             2.956ns  (arrival time - required time)
  Source:                 rst_gen_i/rst_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            eth_rst_gen_i/wait_counter_50M_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.186ns (30.366%)  route 0.427ns (69.634%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -2.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.002     1.251    rst_gen_i/CLK
    SLICE_X41Y133        FDRE                                         r  rst_gen_i/rst_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y133        FDRE (Prop_fdre_C_Q)         0.141     1.392 r  rst_gen_i/rst_q_reg[2]/Q
                         net (fo=3, routed)           0.171     1.563    rst_gen_i/rst_q[2]
    SLICE_X40Y133        LUT4 (Prop_lut4_I1_O)        0.045     1.608 r  rst_gen_i/wait_counter_50M[0]_i_1/O
                         net (fo=21, routed)          0.256     1.864    eth_rst_gen_i/wait_counter_50M_reg[0]_0
    SLICE_X38Y134        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.828    -1.283    eth_rst_gen_i/clk_out1
    SLICE_X38Y134        FDRE                                         r  eth_rst_gen_i/wait_counter_50M_reg[16]/C
                         clock pessimism              0.000    -1.283    
                         clock uncertainty            0.182    -1.101    
    SLICE_X38Y134        FDRE (Hold_fdre_C_R)         0.009    -1.092    eth_rst_gen_i/wait_counter_50M_reg[16]
  -------------------------------------------------------------------
                         required time                          1.092    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  2.956    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.880ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.670ns (20.578%)  route 2.586ns (79.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.622    -2.400    packet_gen_i/clk_out1
    SLICE_X34Y139        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y139        FDSE (Prop_fdse_C_Q)         0.518    -1.882 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.146    -0.736    eth_rst_gen_i/Q[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I1_O)        0.152    -0.584 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.440     0.856    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[19]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[19]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X36Y136        FDPE (Recov_fdpe_C_PRE)     -0.561    16.927    packet_gen_i/crc_gen_i/lfsr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.670ns (20.578%)  route 2.586ns (79.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.622    -2.400    packet_gen_i/clk_out1
    SLICE_X34Y139        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y139        FDSE (Prop_fdse_C_Q)         0.518    -1.882 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.146    -0.736    eth_rst_gen_i/Q[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I1_O)        0.152    -0.584 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.440     0.856    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[2]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X36Y136        FDPE (Recov_fdpe_C_PRE)     -0.561    16.927    packet_gen_i/crc_gen_i/lfsr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.670ns (20.578%)  route 2.586ns (79.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.622    -2.400    packet_gen_i/clk_out1
    SLICE_X34Y139        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y139        FDSE (Prop_fdse_C_Q)         0.518    -1.882 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.146    -0.736    eth_rst_gen_i/Q[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I1_O)        0.152    -0.584 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.440     0.856    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[3]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X36Y136        FDPE (Recov_fdpe_C_PRE)     -0.561    16.927    packet_gen_i/crc_gen_i/lfsr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[4]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.670ns (20.578%)  route 2.586ns (79.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.622    -2.400    packet_gen_i/clk_out1
    SLICE_X34Y139        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y139        FDSE (Prop_fdse_C_Q)         0.518    -1.882 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.146    -0.736    eth_rst_gen_i/Q[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I1_O)        0.152    -0.584 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.440     0.856    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[4]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X36Y136        FDPE (Recov_fdpe_C_PRE)     -0.561    16.927    packet_gen_i/crc_gen_i/lfsr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.071ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[6]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.256ns  (logic 0.670ns (20.578%)  route 2.586ns (79.422%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.622    -2.400    packet_gen_i/clk_out1
    SLICE_X34Y139        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y139        FDSE (Prop_fdse_C_Q)         0.518    -1.882 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.146    -0.736    eth_rst_gen_i/Q[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I1_O)        0.152    -0.584 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.440     0.856    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X36Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X36Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[6]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X36Y136        FDPE (Recov_fdpe_C_PRE)     -0.561    16.927    packet_gen_i/crc_gen_i/lfsr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                 16.071    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[11]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.670ns (20.606%)  route 2.582ns (79.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.622    -2.400    packet_gen_i/clk_out1
    SLICE_X34Y139        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y139        FDSE (Prop_fdse_C_Q)         0.518    -1.882 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.146    -0.736    eth_rst_gen_i/Q[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I1_O)        0.152    -0.584 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.436     0.852    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X37Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[11]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X37Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[11]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X37Y136        FDPE (Recov_fdpe_C_PRE)     -0.561    16.927    packet_gen_i/crc_gen_i/lfsr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.670ns (20.606%)  route 2.582ns (79.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.622    -2.400    packet_gen_i/clk_out1
    SLICE_X34Y139        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y139        FDSE (Prop_fdse_C_Q)         0.518    -1.882 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.146    -0.736    eth_rst_gen_i/Q[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I1_O)        0.152    -0.584 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.436     0.852    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X37Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[13]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X37Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[13]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X37Y136        FDPE (Recov_fdpe_C_PRE)     -0.561    16.927    packet_gen_i/crc_gen_i/lfsr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[5]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.670ns (20.606%)  route 2.582ns (79.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.622    -2.400    packet_gen_i/clk_out1
    SLICE_X34Y139        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y139        FDSE (Prop_fdse_C_Q)         0.518    -1.882 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.146    -0.736    eth_rst_gen_i/Q[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I1_O)        0.152    -0.584 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.436     0.852    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X37Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X37Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[5]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X37Y136        FDPE (Recov_fdpe_C_PRE)     -0.561    16.927    packet_gen_i/crc_gen_i/lfsr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[7]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.670ns (20.606%)  route 2.582ns (79.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.622    -2.400    packet_gen_i/clk_out1
    SLICE_X34Y139        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y139        FDSE (Prop_fdse_C_Q)         0.518    -1.882 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.146    -0.736    eth_rst_gen_i/Q[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I1_O)        0.152    -0.584 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.436     0.852    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X37Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X37Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[7]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X37Y136        FDPE (Recov_fdpe_C_PRE)     -0.561    16.927    packet_gen_i/crc_gen_i/lfsr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 16.076    

Slack (MET) :             16.076ns  (required time - arrival time)
  Source:                 packet_gen_i/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[9]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.252ns  (logic 0.670ns (20.606%)  route 2.582ns (79.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.934ns = ( 17.066 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.400ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.233     1.233    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.622    -2.400    packet_gen_i/clk_out1
    SLICE_X34Y139        FDSE                                         r  packet_gen_i/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y139        FDSE (Prop_fdse_C_Q)         0.518    -1.882 f  packet_gen_i/FSM_onehot_current_state_reg[0]/Q
                         net (fo=34, routed)          1.146    -0.736    eth_rst_gen_i/Q[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I1_O)        0.152    -0.584 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          1.436     0.852    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X37Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                   IBUF                         0.000    20.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           1.162    21.162    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    13.838 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    15.477    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    15.568 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         1.498    17.066    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X37Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[9]/C
                         clock pessimism              0.506    17.572    
                         clock uncertainty           -0.084    17.488    
    SLICE_X37Y136        FDPE (Recov_fdpe_C_PRE)     -0.561    16.927    packet_gen_i/crc_gen_i/lfsr_q_reg[9]
  -------------------------------------------------------------------
                         required time                         16.927    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                 16.076    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.187ns (24.477%)  route 0.577ns (75.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.558    -0.856    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.381    -0.333    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.046    -0.287 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.196    -0.092    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.830    -1.281    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[0]/C
                         clock pessimism              0.442    -0.839    
    SLICE_X34Y136        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.972    packet_gen_i/crc_gen_i/lfsr_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.972    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.187ns (24.477%)  route 0.577ns (75.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.558    -0.856    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.381    -0.333    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.046    -0.287 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.196    -0.092    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.830    -1.281    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[31]/C
                         clock pessimism              0.442    -0.839    
    SLICE_X34Y136        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.972    packet_gen_i/crc_gen_i/lfsr_q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.972    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.187ns (24.477%)  route 0.577ns (75.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.558    -0.856    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.381    -0.333    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.046    -0.287 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.196    -0.092    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X35Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.830    -1.281    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X35Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[1]/C
                         clock pessimism              0.442    -0.839    
    SLICE_X35Y136        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.996    packet_gen_i/crc_gen_i/lfsr_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.996    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.187ns (24.477%)  route 0.577ns (75.523%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.281ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.558    -0.856    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.381    -0.333    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.046    -0.287 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.196    -0.092    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X35Y136        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.830    -1.281    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X35Y136        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[21]/C
                         clock pessimism              0.442    -0.839    
    SLICE_X35Y136        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.996    packet_gen_i/crc_gen_i/lfsr_q_reg[21]
  -------------------------------------------------------------------
                         required time                          0.996    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.187ns (22.182%)  route 0.656ns (77.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.558    -0.856    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.381    -0.333    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.046    -0.287 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.275    -0.013    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y134        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.829    -1.282    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y134        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[25]/C
                         clock pessimism              0.442    -0.840    
    SLICE_X34Y134        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.973    packet_gen_i/crc_gen_i/lfsr_q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[26]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.187ns (22.182%)  route 0.656ns (77.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.558    -0.856    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.381    -0.333    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.046    -0.287 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.275    -0.013    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y134        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.829    -1.282    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y134        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[26]/C
                         clock pessimism              0.442    -0.840    
    SLICE_X34Y134        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.973    packet_gen_i/crc_gen_i/lfsr_q_reg[26]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.187ns (22.182%)  route 0.656ns (77.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.558    -0.856    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.381    -0.333    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.046    -0.287 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.275    -0.013    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y134        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[27]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.829    -1.282    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y134        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[27]/C
                         clock pessimism              0.442    -0.840    
    SLICE_X34Y134        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.973    packet_gen_i/crc_gen_i/lfsr_q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[28]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.187ns (22.182%)  route 0.656ns (77.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.558    -0.856    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.381    -0.333    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.046    -0.287 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.275    -0.013    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X34Y134        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[28]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.829    -1.282    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X34Y134        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[28]/C
                         clock pessimism              0.442    -0.840    
    SLICE_X34Y134        FDPE (Remov_fdpe_C_PRE)     -0.133    -0.973    packet_gen_i/crc_gen_i/lfsr_q_reg[28]
  -------------------------------------------------------------------
                         required time                          0.973    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.187ns (22.182%)  route 0.656ns (77.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.558    -0.856    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.381    -0.333    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.046    -0.287 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.275    -0.013    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X35Y134        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.829    -1.282    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X35Y134        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[10]/C
                         clock pessimism              0.442    -0.840    
    SLICE_X35Y134        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.997    packet_gen_i/crc_gen_i/lfsr_q_reg[10]
  -------------------------------------------------------------------
                         required time                          0.997    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.984    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 eth_rst_gen_i/eth_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.843ns  (logic 0.187ns (22.182%)  route 0.656ns (77.818%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.282ns
    Source Clock Delay      (SCD):    -0.856ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.440     0.440    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.558    -0.856    eth_rst_gen_i/clk_out1
    SLICE_X36Y132        FDRE                                         r  eth_rst_gen_i/eth_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y132        FDRE (Prop_fdre_C_Q)         0.141    -0.715 r  eth_rst_gen_i/eth_rst_reg/Q
                         net (fo=15, routed)          0.381    -0.333    eth_rst_gen_i/ETH_RXD_TRI[0]
    SLICE_X33Y136        LUT2 (Prop_lut2_I0_O)        0.046    -0.287 f  eth_rst_gen_i/lfsr_q[31]_i_3/O
                         net (fo=32, routed)          0.275    -0.013    packet_gen_i/crc_gen_i/AS[0]
    SLICE_X35Y134        FDPE                                         f  packet_gen_i/crc_gen_i/lfsr_q_reg[20]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_IBUF_inst/O
                         net (fo=4, routed)           0.480     0.480    eth_rst_gen_i/gen_50M/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  eth_rst_gen_i/gen_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    eth_rst_gen_i/gen_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  eth_rst_gen_i/gen_50M/inst/clkout1_buf/O
                         net (fo=820, routed)         0.829    -1.282    packet_gen_i/crc_gen_i/clk_out1
    SLICE_X35Y134        FDPE                                         r  packet_gen_i/crc_gen_i/lfsr_q_reg[20]/C
                         clock pessimism              0.442    -0.840    
    SLICE_X35Y134        FDPE (Remov_fdpe_C_PRE)     -0.157    -0.997    packet_gen_i/crc_gen_i/lfsr_q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.997    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.984    





