{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-327,-343",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port port-id_CLK_125_N -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CLK_125_P -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace port port-id_CPU_RESET -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_GPIO_PB2 -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port port-id_UART2_TXD -pg 1 -lvl 7 -x 1860 -y 660 -defaultsOSRD
preplace port port-id_GPIO_PB1 -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace portBus GPIO_SW -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace inst clock_gen -pg 1 -lvl 1 -x 130 -y 80 -defaultsOSRD -pinDir CLK_IN1_D left -pinY CLK_IN1_D 0L -pinDir CLK_IN1_D.clk_in1_n left -pinY CLK_IN1_D.clk_in1_n 20L -pinDir CLK_IN1_D.clk_in1_p left -pinY CLK_IN1_D.clk_in1_p 40L -pinDir CLK125 right -pinY CLK125 40R
preplace inst master_reset -pg 1 -lvl 2 -x 440 -y 300 -swap {1 0 2 3 4 7 8 9 5 6} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 20L -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 60R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 120R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 0R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R
preplace inst button_up -pg 1 -lvl 2 -x 440 -y 520 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst axi4_lite_master_0 -pg 1 -lvl 4 -x 1170 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 160R -pinBusDir AMCI_MOSI left -pinBusY AMCI_MOSI 0L -pinBusDir AMCI_MISO left -pinBusY AMCI_MISO 20L -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 160L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 120L
preplace inst uart -pg 1 -lvl 6 -x 1720 -y 620 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 0R -pinDir UART.rx right -pinY UART.rx 20R -pinDir UART.tx right -pinY UART.tx 40R -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir interrupt right -pinY interrupt 60R
preplace inst periph_interconnect -pg 1 -lvl 5 -x 1450 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 40 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 20 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 360L -pinDir S02_AXI left -pinY S02_AXI 160L -pinDir M00_AXI right -pinY M00_AXI 280R -pinDir M01_AXI right -pinY M01_AXI 440R -pinDir aclk left -pinY aclk 420L -pinDir aresetn left -pinY aresetn 440L
preplace inst fifo_to_uart -pg 1 -lvl 4 -x 1170 -y 660 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 25 24} -defaultsOSRD -pinDir XMIT_FIFO left -pinY XMIT_FIFO 0L -pinDir M_AXI right -pinY M_AXI 40R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 40L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 20L
preplace inst controller_0 -pg 1 -lvl 3 -x 800 -y 400 -defaultsOSRD -pinDir ap_ctrl right -pinY ap_ctrl 0R -pinDir ap_ctrl.ap_start right -pinY ap_ctrl.ap_start 20R -pinDir ap_ctrl.ap_done right -pinY ap_ctrl.ap_done 40R -pinDir ap_ctrl.ap_idle right -pinY ap_ctrl.ap_idle 60R -pinDir ap_ctrl.ap_ready right -pinY ap_ctrl.ap_ready 80R -pinDir axi_cmd_fifo right -pinY axi_cmd_fifo 100R -pinDir axi_rsp_fifo right -pinY axi_rsp_fifo 120R -pinDir uart_xmit_fifo right -pinY uart_xmit_fifo 260R -pinDir ap_local_block right -pinY ap_local_block 280R -pinDir ap_local_deadlock right -pinY ap_local_deadlock 300R -pinDir ap_clk left -pinY ap_clk 0L -pinDir ap_rst left -pinY ap_rst 20L
preplace inst button_down -pg 1 -lvl 2 -x 440 -y 160 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 20R
preplace inst fifo_to_axi4lite -pg 1 -lvl 4 -x 1170 -y 500 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 29 28} -defaultsOSRD -pinDir CMD_FIFO left -pinY CMD_FIFO 0L -pinDir RSP_FIFO left -pinY RSP_FIFO 20L -pinDir M_AXI right -pinY M_AXI 0R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 60L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 40L
preplace inst axi_gpio_0 -pg 1 -lvl 6 -x 1720 -y 780 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO left -pinY GPIO 80L -pinDir GPIO.gpio_io_i left -pinY GPIO.gpio_io_i 100L -pinDir s_axi_aclk left -pinY s_axi_aclk 120L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 140L
preplace inst vcontroller_0 -pg 1 -lvl 3 -x 800 -y 180 -swap {0 1 3 4 5 2 7 6} -defaultsOSRD -pinBusDir AMCI_MOSI right -pinBusY AMCI_MOSI 0R -pinBusDir AMCI_MISO right -pinBusY AMCI_MISO 20R -pinDir CLK left -pinY CLK 20L -pinDir RESETN left -pinY RESETN 40L -pinDir BUTTON1 left -pinY BUTTON1 60L -pinDir BUTTON2 left -pinY BUTTON2 0L -pinDir START right -pinY START 60R -pinDir DONE right -pinY DONE 40R
preplace netloc clk_in1_n_0_1 1 0 1 NJ 100
preplace netloc clk_in1_p_0_1 1 0 1 NJ 120
preplace netloc clk_wiz_0_CLK125 1 1 5 240 240 610 340 1010 760 1310 840 1590
preplace netloc ext_reset_in_0_1 1 0 2 NJ 20 260J
preplace netloc PIN_0_1 1 0 2 NJ 540 NJ
preplace netloc master_reset_peripheral_aresetn 1 2 4 630 320 990 860 NJ 860 1610
preplace netloc button_up_Q 1 2 1 650 240n
preplace netloc axi4_lite_master_0_AMCI_MISO 1 3 1 N 200
preplace netloc vcontroller_0_AMCI_MOSI 1 3 1 N 180
preplace netloc master_reset_interconnect_aresetn 1 2 3 NJ 300 1030 780 NJ
preplace netloc uart_tx 1 6 1 N 660
preplace netloc master_reset_peripheral_reset 1 2 1 N 420
preplace netloc vcontroller_0_START 1 3 1 950 240n
preplace netloc controller_0_ap_done 1 3 1 970 220n
preplace netloc button_down_Q 1 2 1 N 180
preplace netloc PIN_0_2 1 0 2 NJ 180 NJ
preplace netloc gpio_io_i_0_1 1 0 6 NJ 880 NJ 880 NJ 880 NJ 880 NJ 880 NJ
preplace netloc axi4_lite_master_0_M_AXI 1 4 1 N 340
preplace netloc smartconnect_0_M00_AXI 1 5 1 N 620
preplace netloc fifo_to_uart_0_M_AXI 1 4 1 N 700
preplace netloc controller_0_uart_xmit_fifo 1 3 1 N 660
preplace netloc controller_0_axi_cmd_fifo 1 3 1 N 500
preplace netloc fifo_to_axi4lite_0_M_AXI 1 4 1 N 500
preplace netloc controller_0_axi_rsp_fifo 1 3 1 N 520
preplace netloc periph_interconnect_M01_AXI 1 5 1 N 780
levelinfo -pg 1 0 130 440 800 1170 1450 1720 1860
pagesize -pg 1 -db -bbox -sgen -150 0 2000 980
",
   "No Loops_ScaleFactor":"0.678371",
   "No Loops_TopLeft":"-143,-96",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port port-id_GPIO_LED -pg 1 -lvl 4 -x 810 -y 150 -defaultsOSRD
preplace port port-id_CLK_125_N -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_CLK_125_P -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_CPU_RESET -pg 1 -lvl 0 -x 0 -y 160 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 2 -x 480 -y 80 -defaultsOSRD
preplace inst blinky_0 -pg 1 -lvl 3 -x 690 -y 150 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -x 190 -y -30 -defaultsOSRD
preplace netloc blinky_0_LED 1 3 1 N 150
preplace netloc clk_in1_n_0_1 1 0 2 NJ 80 N
preplace netloc clk_in1_p_0_1 1 0 2 NJ 100 N
preplace netloc clk_wiz_0_CLK125 1 2 1 590 80n
preplace netloc RESET_0_1 1 0 3 NJ 160 N 160 NJ
levelinfo -pg 1 0 190 480 690 810
pagesize -pg 1 -db -bbox -sgen -140 -130 930 400
"
}
{
   "da_axi4_cnt":"2",
   "da_board_cnt":"4",
   "da_clkrst_cnt":"9"
}
