/share/jinz/Xilinx_synthesis/MyResearch/PipeGen4/autoesl/dct/xilinx_fpga/run_2012.09.04_09.14.06/synthesis/dct.ngc 1346765530
/share/jinz/AutoESL/coregen/vhdl/xilinx_fadd.ngc 1345665656
/share/jinz/AutoESL/coregen/vhdl/xilinx_fsub.ngc 1346425895
/share/jinz/AutoESL/coregen/vhdl/xilinx_fmul.ngc 1345665657
OK
