Altera SOPC Builder Version 10.11 Build 197
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2013.05.01 11:53:33 (*) mk_custom_sdk starting
# 2013.05.01 11:53:33 (*) Reading project E:/ECE3073_labs/Lab_6/RTSLab1CPU.ptf.

# 2013.05.01 11:53:33 (*) Finding all CPUs
# 2013.05.01 11:53:33 (*) Finding all available components

# 2013.05.01 11:53:34 (*) Reading E:/ECE3073_labs/Lab_6/.sopc_builder/install.ptf

# 2013.05.01 11:53:34 (*) Found 64 components

# 2013.05.01 11:53:34 (*) Finding all peripherals

# 2013.05.01 11:53:34 (*) Finding software components

# 2013.05.01 11:53:35 (*) (Legacy SDK Generation Skipped)
# 2013.05.01 11:53:35 (*) (All TCL Script Generation Skipped)
# 2013.05.01 11:53:35 (*) (No Libraries Built)
# 2013.05.01 11:53:35 (*) (Contents Generation Skipped)
# 2013.05.01 11:53:35 (*) mk_custom_sdk finishing
# 2013.05.01 11:53:35 (*) Starting generation for system: RTSLab1CPU.

.
.
.
...
.......
.

# 2013.05.01 11:53:37 (*) Running Generator Program for cpu_0

# 2013.05.01 11:53:41 (*) Starting Nios II generation
# 2013.05.01 11:53:41 (*)   Checking for plaintext license.
# 2013.05.01 11:53:42 (*)   Plaintext license not found.
# 2013.05.01 11:53:42 (*)   Checking for encrypted license (non-evaluation).
# 2013.05.01 11:53:44 (*)   Encrypted license found.  SOF will not be time-limited.
# 2013.05.01 11:53:44 (*)   Getting CPU configuration settings
# 2013.05.01 11:53:44 (*)   Elaborating CPU configuration settings
# 2013.05.01 11:53:44 (*)   Creating all objects for CPU

# 2013.05.01 11:53:44 (*)     Testbench
# 2013.05.01 11:53:44 (*)     Instruction decoding
# 2013.05.01 11:53:44 (*)       Instruction fields
# 2013.05.01 11:53:45 (*)       Instruction decodes
# 2013.05.01 11:53:45 (*)       Signals for RTL simulation waveforms
# 2013.05.01 11:53:45 (*)       Instruction controls
# 2013.05.01 11:53:45 (*)     Pipeline frontend
# 2013.05.01 11:53:46 (*)     Pipeline backend
# 2013.05.01 11:53:50 (*)   Generating HDL from CPU objects
# 2013.05.01 11:53:54 (*)   Creating encrypted HDL

# 2013.05.01 11:53:56 (*) Done Nios II generation

# 2013.05.01 11:53:56 (*) Running Generator Program for jtag_uart_0

# 2013.05.01 11:54:00 (*) Running Generator Program for lcd_0

# 2013.05.01 11:54:01 (*) Running Generator Program for HEX0

# 2013.05.01 11:54:03 (*) Running Generator Program for HEX1

# 2013.05.01 11:54:05 (*) Running Generator Program for HEX2

# 2013.05.01 11:54:07 (*) Running Generator Program for HEX3

# 2013.05.01 11:54:09 (*) Running Generator Program for HEX4

# 2013.05.01 11:54:11 (*) Running Generator Program for HEX5

# 2013.05.01 11:54:13 (*) Running Generator Program for HEX6

# 2013.05.01 11:54:16 (*) Running Generator Program for HEX7

# 2013.05.01 11:54:18 (*) Running Generator Program for LEDG

# 2013.05.01 11:54:20 (*) Running Generator Program for KEY

# 2013.05.01 11:54:22 (*) Running Generator Program for timer_0


# 2013.05.01 11:54:23 (*) Making arbitration and system (top) modules.

# 2013.05.01 11:54:30 (*) Generating Quartus symbol for top level: RTSLab1CPU

# 2013.05.01 11:54:30 (*) Symbol E:/ECE3073_labs/Lab_6/RTSLab1CPU.bsf already exists, no need to regenerate
# 2013.05.01 11:54:30 (*) Creating command-line system-generation script: E:/ECE3073_labs/Lab_6/RTSLab1CPU_generation_script

# 2013.05.01 11:54:30 (*) Running setup for HDL simulator: modelsim


# 2013.05.01 11:54:31 (*) Completed generation for system: RTSLab1CPU.
# 2013.05.01 11:54:31 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : E:/ECE3073_labs/Lab_6/RTSLab1CPU.ptf 
  System HDL Model : E:/ECE3073_labs/Lab_6/RTSLab1CPU.v 
  System Generation Script : E:/ECE3073_labs/Lab_6/RTSLab1CPU_generation_script 

# 2013.05.01 11:54:31 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
