{
  "module_name": "ifu.json",
  "hash_id": "3d183b1e742063d8c9460cec9e5462d0ef1dc2422ed52dae8ce6cd8ca721d4e0",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/arm64/arm/cortex-a65-e1/ifu.json",
  "human_readable_source": "[\n    {\n        \"PublicDescription\": \"I-Cache miss on an access from the prefetch block\",\n        \"EventCode\": \"0xD0\",\n        \"EventName\": \"IFU_IC_MISS_WAIT\",\n        \"BriefDescription\": \"I-Cache miss on an access from the prefetch block\"\n    },\n    {\n        \"PublicDescription\": \"Counts the cycles spent on a request for Level 2 TLB lookup after a Level 1l ITLB miss\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"IFU_IUTLB_MISS_WAIT\",\n        \"BriefDescription\": \"Counts the cycles spent on a request for Level 2 TLB lookup after a Level 1l ITLB miss\"\n    },\n    {\n        \"PublicDescription\": \"Micro-predictor conditional/direction mispredict, with respect to. if3/if4 predictor\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"IFU_MICRO_COND_MISPRED\",\n        \"BriefDescription\": \"Micro-predictor conditional/direction mispredict, with respect to. if3/if4 predictor\"\n    },\n    {\n        \"PublicDescription\": \"Micro-predictor address mispredict, with respect to if3/if4 predictor\",\n        \"EventCode\": \"0xD3\",\n        \"EventName\": \"IFU_MICRO_CADDR_MISPRED\",\n        \"BriefDescription\": \"Micro-predictor address mispredict, with respect to if3/if4 predictor\"\n    },\n    {\n        \"PublicDescription\": \"Micro-predictor hit with immediate redirect\",\n        \"EventCode\": \"0xD4\",\n        \"EventName\": \"IFU_MICRO_HIT\",\n        \"BriefDescription\": \"Micro-predictor hit with immediate redirect\"\n    },\n    {\n        \"PublicDescription\": \"Micro-predictor negative cache hit\",\n        \"EventCode\": \"0xD6\",\n        \"EventName\": \"IFU_MICRO_NEG_HIT\",\n        \"BriefDescription\": \"Micro-predictor negative cache hit\"\n    },\n    {\n        \"PublicDescription\": \"Micro-predictor correction\",\n        \"EventCode\": \"0xD7\",\n        \"EventName\": \"IFU_MICRO_CORRECTION\",\n        \"BriefDescription\": \"Micro-predictor correction\"\n    },\n    {\n        \"PublicDescription\": \"A 2nd instruction could have been pushed but was not because it was nonsequential\",\n        \"EventCode\": \"0xD8\",\n        \"EventName\": \"IFU_MICRO_NO_INSTR1\",\n        \"BriefDescription\": \"A 2nd instruction could have been pushed but was not because it was nonsequential\"\n    },\n    {\n        \"PublicDescription\": \"Micro-predictor miss\",\n        \"EventCode\": \"0xD9\",\n        \"EventName\": \"IFU_MICRO_NO_PRED\",\n        \"BriefDescription\": \"Micro-predictor miss\"\n    },\n    {\n        \"PublicDescription\": \"Thread flushed due to TLB miss\",\n        \"EventCode\": \"0xDA\",\n        \"EventName\": \"IFU_FLUSHED_TLB_MISS\",\n        \"BriefDescription\": \"Thread flushed due to TLB miss\"\n    },\n    {\n        \"PublicDescription\": \"Thread flushed due to reasons other than TLB miss\",\n        \"EventCode\": \"0xDB\",\n        \"EventName\": \"IFU_FLUSHED_EXCL_TLB_MISS\",\n        \"BriefDescription\": \"Thread flushed due to reasons other than TLB miss\"\n    },\n    {\n        \"PublicDescription\": \"This thread and the other thread both ready for scheduling in if0\",\n        \"EventCode\": \"0xDC\",\n        \"EventName\": \"IFU_ALL_THRDS_RDY\",\n        \"BriefDescription\": \"This thread and the other thread both ready for scheduling in if0\"\n    },\n    {\n        \"PublicDescription\": \"This thread was arbitrated when the other thread was also ready for scheduling\",\n        \"EventCode\": \"0xDD\",\n        \"EventName\": \"IFU_WIN_ARB_OTHER_RDY\",\n        \"BriefDescription\": \"This thread was arbitrated when the other thread was also ready for scheduling\"\n    },\n    {\n        \"PublicDescription\": \"This thread was arbitrated when the other thread was also active, but not necessarily ready. For example, waiting for I-Cache or TLB\",\n        \"EventCode\": \"0xDE\",\n        \"EventName\": \"IFU_WIN_ARB_OTHER_ACT\",\n        \"BriefDescription\": \"This thread was arbitrated when the other thread was also active, but not necessarily ready. For example, waiting for I-Cache or TLB\"\n    },\n    {\n        \"PublicDescription\": \"This thread was not arbitrated because it was not ready for scheduling. For example, due to a cache miss or TLB miss\",\n        \"EventCode\": \"0xDF\",\n        \"EventName\": \"IFU_NOT_RDY_FOR_ARB\",\n        \"BriefDescription\": \"This thread was not arbitrated because it was not ready for scheduling. For example, due to a cache miss or TLB miss\"\n    },\n    {\n        \"PublicDescription\": \"The thread moved from an active state to an inactive state (long-term sleep state, causing deallocation of some resources)\",\n        \"EventCode\": \"0xE0\",\n        \"EventName\": \"IFU_GOTO_IDLE\",\n        \"BriefDescription\": \"The thread moved from an active state to an inactive state (long-term sleep state, causing deallocation of some resources)\"\n    },\n    {\n        \"PublicDescription\": \"I-Cache lookup under miss from other thread\",\n        \"EventCode\": \"0xE1\",\n        \"EventName\": \"IFU_IC_LOOKUP_UNDER_MISS\",\n        \"BriefDescription\": \"I-Cache lookup under miss from other thread\"\n    },\n    {\n        \"PublicDescription\": \"I-Cache miss under miss from other thread\",\n        \"EventCode\": \"0xE2\",\n        \"EventName\": \"IFU_IC_MISS_UNDER_MISS\",\n        \"BriefDescription\": \"I-Cache miss under miss from other thread\"\n    },\n    {\n        \"PublicDescription\": \"This thread pushed an instruction into the IQ\",\n        \"EventCode\": \"0xE3\",\n        \"EventName\": \"IFU_INSTR_PUSHED\",\n        \"BriefDescription\": \"This thread pushed an instruction into the IQ\"\n    },\n    {\n        \"PublicDescription\": \"I-Cache Speculative line fill\",\n        \"EventCode\": \"0xE4\",\n        \"EventName\": \"IFU_IC_LF_SP\",\n        \"BriefDescription\": \"I-Cache Speculative line fill\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}