$date
	Thu Jan 23 16:16:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module combinational_circuit_tb $end
$var wire 1 ! G $end
$var wire 1 " F $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$var reg 1 & D $end
$var reg 1 ' E $end
$scope module dut $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 & D $end
$var wire 1 ' E $end
$var wire 1 " F $end
$var wire 1 ! G $end
$var wire 1 ( g1 $end
$var wire 1 ) g2 $end
$var wire 1 * g3 $end
$var wire 1 + g4 $end
$var wire 1 , g5 $end
$var wire 1 - g6 $end
$var wire 1 . g7 $end
$var wire 1 / g8 $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 0 i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 0
1/
1.
0-
1,
0+
0*
0)
1(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
0.
1-
1'
b1 0
#20
0"
1.
0-
1&
0'
b10 0
#30
1"
0.
1-
1'
b11 0
#40
0/
1%
0&
0'
b100 0
#50
1'
b101 0
#60
1&
0'
b110 0
#70
1'
b111 0
#80
0"
1.
1/
0-
1$
0%
0&
0'
b1000 0
#90
1"
0.
1-
1'
b1001 0
#100
0"
1.
0-
1&
0'
b1010 0
#110
1"
0.
1-
1'
b1011 0
#120
1!
1+
0(
1/
1%
0&
0'
b1100 0
#130
0!
1'
b1101 0
#140
0"
0,
1&
0'
b1110 0
#150
1'
b1111 0
#160
0+
1.
1)
1(
1,
0-
1#
0$
0%
0&
0'
b10000 0
#170
1"
0.
1-
1'
b10001 0
#180
0"
1.
0-
1&
0'
b10010 0
#190
1"
0.
1-
1'
b10011 0
#200
0/
1%
0&
0'
b10100 0
#210
1'
b10101 0
#220
1&
0'
b10110 0
#230
1'
b10111 0
#240
0"
1.
1/
0-
1$
0%
0&
0'
b11000 0
#250
1"
0.
1-
1'
b11001 0
#260
0"
1.
0-
1&
0'
b11010 0
#270
1"
0.
1-
1'
b11011 0
#280
1!
0)
1+
0(
1/
1%
0&
0'
b11100 0
#290
0!
1'
b11101 0
#300
0"
0,
1&
0'
b11110 0
#310
1'
b11111 0
#320
b100000 0
