
<!-- begin_generated_IBM_copyright_prolog                             -->
<!--                                                                  -->
<!-- This is an automatically generated copyright prolog.             -->
<!-- After initializing,  DO NOT MODIFY OR MOVE                       -->
<!-- ================================================================ -->
<!--                                                                  -->
<!-- Licensed Materials - Property of IBM                             -->
<!--                                                                  -->
<!-- Blue Gene/Q                                                      -->
<!--                                                                  -->
<!-- (C) Copyright IBM Corp.  2012, 2012                              -->
<!--                                                                  -->
<!-- US Government Users Restricted Rights -                          -->
<!-- Use, duplication or disclosure restricted                        -->
<!-- by GSA ADP Schedule Contract with IBM Corp.                      -->
<!--                                                                  -->
<!-- This software is available to you under the                      -->
<!-- Eclipse Public License (EPL).                                    -->
<!--                                                                  -->
<!-- ================================================================ -->
<!--                                                                  -->
<!-- end_generated_IBM_copyright_prolog                               -->
<table class="evt">
<thead>
<tr><th align="left">Mnemonic</th><th align="left">Description</th><th align="center">Group</th><th align="center">Majorcode</th><th align="center">Minorcode</th><th align="center">Format</th><th align="center">Minorbits</th><th align="center">Matchval</th><th align="center">Maskval</th><th align="center">Impl</th><th align="center">uCoded</th><th align="center">FPScale</th><th align="center">FPGRP1_scale</th><th align="center">FPGRP2_scale</th></tr>
</thead>
<tbody>
<tr><td align="left" title="Instruction Mnemonic">fabs</td><td align="left" title="Instruction Description">Floating Absolute Value</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">264</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFD08</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fabs.</td><td align="left" title="Instruction Description">Floating Absolute Value & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">264</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFD08</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fadd</td><td align="left" title="Instruction Description">Floating Add</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FADD</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">21</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC15</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fadd.</td><td align="left" title="Instruction Description">Floating Add & record CR1       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FADD</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">21</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC15</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fadds</td><td align="left" title="Instruction Description">Floating Add Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FADD</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">21</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC15</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fadds.</td><td align="left" title="Instruction Description">Floating Add Single & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FADD</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">21</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC15</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfid</td><td align="left" title="Instruction Description">Floating Convert From Integer Doubleword</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">846</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFF4E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfid.</td><td align="left" title="Instruction Description">Floating Convert From Integer Doubleword & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">846</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFF4E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfids</td><td align="left" title="Instruction Description">Floating Convert From Integer Doubleword Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">846</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEF4E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfids.</td><td align="left" title="Instruction Description">Floating Convert From Integer Doubleword Single & record CR1</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">846</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEF4E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfidu</td><td align="left" title="Instruction Description">Floating Convert From Integer Doubleword Unsigned</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">974</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFFCE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfidu.</td><td align="left" title="Instruction Description">Floating Convert From Integer Doubleword Unsigned & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">974</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFFCE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfidus</td><td align="left" title="Instruction Description">Floating Convert From Integer Doubleword Unsigned Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">974</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEFCE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfidus.</td><td align="left" title="Instruction Description">Floating Convert From Integer Doubleword Unsigned Single & record CR1</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">974</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEFCE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfiwu</td><td align="left" title="Instruction Description">Floating Convert From Integer Word Unsigned</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">206</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFCCE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">n</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfiwu.</td><td align="left" title="Instruction Description">Floating Convert From Integer Word Unsigned & record CR1</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">206</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFCCE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">n</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfiwus</td><td align="left" title="Instruction Description">Floating Convert From Integer Word Unsigned Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">206</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xECCE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">n</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcfiwus.</td><td align="left" title="Instruction Description">Floating Convert From Integer Word Unsigned Single & record CR1</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">206</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xECCE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">n</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcmpo</td><td align="left" title="Instruction Description">Floating Compare Ordered</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCMP</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">32</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC20</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcmpu</td><td align="left" title="Instruction Description">Floating Compare Unordered</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCMP</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">0</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC00</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcpsgn</td><td align="left" title="Instruction Description">Floating Copy Sign</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">8</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC08</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fcpsgn.</td><td align="left" title="Instruction Description">Floating Copy Sign & record CR1</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">8</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC08</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctid</td><td align="left" title="Instruction Description">Floating Convert to Integer Doubleword</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">814</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFF2E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctid.</td><td align="left" title="Instruction Description">Floating Convert To Integer Doubleword & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">814</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFF2E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctidu</td><td align="left" title="Instruction Description">Floating Convert to Integer Doubleword Unsigned</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">942</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFFAE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctidu.</td><td align="left" title="Instruction Description">Floating Convert To Integer Doubleword Unsigned & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">942</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFFAE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctiduz</td><td align="left" title="Instruction Description">Floating Convert To Integer Doubleword Unsigned with round toward Zero</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">943</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFFAF</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctiduz.</td><td align="left" title="Instruction Description">Floating Convert To Integer Doubleword Unsigned with round toward Zero & record CR1</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">943</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFFAF</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctidz</td><td align="left" title="Instruction Description">Floating Convert To Integer Doubleword with round toward Zero</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">815</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFF2F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctidz.</td><td align="left" title="Instruction Description">Floating Convert To Integer Doubleword with round toward Zero & record CR1</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">815</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFF2F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctiw</td><td align="left" title="Instruction Description">Floating Convert To Integer Word</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">14</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC0E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctiw.</td><td align="left" title="Instruction Description">Floating Convert To Integer Word & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">14</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC0E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctiwu</td><td align="left" title="Instruction Description">Floating Convert To Integer Word Unsigned</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">142</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC8E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctiwu.</td><td align="left" title="Instruction Description">Floating Convert To Integer Word Unsigned & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">142</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC8E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctiwuz</td><td align="left" title="Instruction Description">Floating Convert To Integer Word Unsigned with round toward Zero</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">143</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC8F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctiwuz.</td><td align="left" title="Instruction Description">Floating Convert To Integer Word Unsigned with round to Zero & record CR1</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">143</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC8F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctiwz</td><td align="left" title="Instruction Description">Floating Convert To Integer Word with round toward Zero</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">15</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC0F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fctiwz.</td><td align="left" title="Instruction Description">Floating Convert To Integer Word with round to Zero & record CR1</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FCVT</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">15</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC0F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fdiv</td><td align="left" title="Instruction Description">Floating Divide</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FDIV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">18</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC12</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">Y</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8 (manually config to 1)</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fdiv.</td><td align="left" title="Instruction Description">Floating Divide & record CR1       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FDIV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">18</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC12</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">Y</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8 (manually config to 1)</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fdivs</td><td align="left" title="Instruction Description">Floating Divide Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FDIV</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">18</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC12</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">Y</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8 (manually config to 1)</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fdivs.</td><td align="left" title="Instruction Description">Floating Divide Single & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FDIV</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">18</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC12</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">Y</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8 (manually config to 1)</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmadd</td><td align="left" title="Instruction Description">Floating Multiply-Add     </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">29</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC1D</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmadd.</td><td align="left" title="Instruction Description">Floating Multiply-Add & record CR1       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">29</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC1D</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmadds</td><td align="left" title="Instruction Description">Floating Multiply-Add Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">29</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC1D</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmadds.</td><td align="left" title="Instruction Description">Floating Multiply-Add Single & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">29</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC1D</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmr</td><td align="left" title="Instruction Description">Floating Move Register</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">72</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC48</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmr.</td><td align="left" title="Instruction Description">Floating Move Register & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">72</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC48</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmsub</td><td align="left" title="Instruction Description">Floating Multiply-Subtract</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">28</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC1C</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmsub.</td><td align="left" title="Instruction Description">Floating Multiply-Subtract & record CR1       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">28</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC1C</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmsubs</td><td align="left" title="Instruction Description">Floating Multiply-Subtract Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">28</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC1C</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmsubs.</td><td align="left" title="Instruction Description">Floating Multiply-Subtract Single & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">28</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC1C</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmul</td><td align="left" title="Instruction Description">Floating Multiply</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMUL</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">25</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC19</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmul.</td><td align="left" title="Instruction Description">Floating Multiply & record CR1       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMUL</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">25</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC19</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmuls</td><td align="left" title="Instruction Description">Floating Multiply Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMUL</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">25</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC19</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fmuls.</td><td align="left" title="Instruction Description">Floating Multiply Single & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMUL</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">25</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC19</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fnabs</td><td align="left" title="Instruction Description">Floating Negative Absolute</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">136</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC88</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fnabs.</td><td align="left" title="Instruction Description">Floating Negative Absolute Value & record CR1     </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">136</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC88</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fneg</td><td align="left" title="Instruction Description">Floating Negate</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">40</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC28</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fneg.</td><td align="left" title="Instruction Description">Floating Negate & record CR1       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">40</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC28</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fnmadd</td><td align="left" title="Instruction Description">Floating Negative Multiply-Add</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">31</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC1F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fnmadd.</td><td align="left" title="Instruction Description">Floating Negative Multiply-Add & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">31</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC1F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fnmadds</td><td align="left" title="Instruction Description">Floating Negative Multiply-Add Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">31</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC1F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fnmadds.</td><td align="left" title="Instruction Description">Floating Negative Multiply-Add Single & record CR1     </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">31</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC1F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fnmsub</td><td align="left" title="Instruction Description">Floating Negative Multiply-Subtract</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">30</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC1E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fnmsub.</td><td align="left" title="Instruction Description">Floating Negative Multiply-Subtract & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">30</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC1E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fnmsubs</td><td align="left" title="Instruction Description">Floating Negative Multiply-Subtract Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">30</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC1E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fnmsubs.</td><td align="left" title="Instruction Description">Floating Negative Multiply-Subtract Single & record CR1     </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMA</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">30</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC1E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">2</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fre</td><td align="left" title="Instruction Description">Floating Reciprocal Estimate         </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRES</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">24</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC18</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fre.</td><td align="left" title="Instruction Description">Floating Reciprocal Estimate & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRES</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">24</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC18</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fres</td><td align="left" title="Instruction Description">Floating Reciprocal Estimate Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRES</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">24</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC18</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fres.</td><td align="left" title="Instruction Description">Floating Reciprocal Estimate Single & record CR1     </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRES</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">24</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC18</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frim</td><td align="left" title="Instruction Description">Floating Round To Integer Minus       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRND</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">488</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFDE8</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frim.</td><td align="left" title="Instruction Description">Floating Round To Integer Minus & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRND</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">488</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFDE8</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frin</td><td align="left" title="Instruction Description">Floating Round To Integer Nearest       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRND</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">392</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFD88</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frin.</td><td align="left" title="Instruction Description">Floating Round To Integer Nearest & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRND</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">392</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFD88</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frip</td><td align="left" title="Instruction Description">Floating Round To Integer Plus       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRND</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">456</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFDC8</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frip.</td><td align="left" title="Instruction Description">Floating Round To Integer Plus & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRND</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">456</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFDC8</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">friz</td><td align="left" title="Instruction Description">Floating Round To Integer toward Zero      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRND</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">424</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFDA8</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">friz.</td><td align="left" title="Instruction Description">Floating Round To Integer toward Zero & record CR1   </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRND</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">424</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFDA8</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frsp</td><td align="left" title="Instruction Description">Floating Round to Single Precision</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRND</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">12</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC0C</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frsp.</td><td align="left" title="Instruction Description">Floating Round to Single-Precision & record CR1     </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FRND</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">12</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC0C</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frsqrte</td><td align="left" title="Instruction Description">Floating Reciprocal Square Root Estimate</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FSQE</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">26</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC1A</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frsqrte.</td><td align="left" title="Instruction Description">Floating Reciprocal Square Root Estimate & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FSQE</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">26</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC1A</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frsqrtes</td><td align="left" title="Instruction Description">Floating Reciprocal Square Root Estimate Single      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FSQE</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">26</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC1A</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">frsqrtes.</td><td align="left" title="Instruction Description">Floating Reciprocal Square Root Estimate Single & record CR1   </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FSQE</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">26</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC1A</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fsel</td><td align="left" title="Instruction Description">Floating Select</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">23</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC17</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fsel.</td><td align="left" title="Instruction Description">Floating Select & record CR1       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">23</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC17</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fsqrt</td><td align="left" title="Instruction Description">Floating Square Root</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FSQ</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">22</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC16</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">Y</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8 (manually config to 1)</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fsqrt.</td><td align="left" title="Instruction Description">Floating Square Root & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FSQ</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">22</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC16</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">Y</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8 (manually config to 1)</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fsqrts</td><td align="left" title="Instruction Description">Floating Square Root Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FSQ</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">22</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC16</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">Y</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8 (manually config to 1)</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fsqrts.</td><td align="left" title="Instruction Description">Floating Square Root Single & record CR1     </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FSQ</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">22</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC16</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">Y</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1 to 8 (manually config to 1)</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fsub</td><td align="left" title="Instruction Description">Floating Subtract</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FADD</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">20</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC14</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fsub.</td><td align="left" title="Instruction Description">Floating Subtract & record CR1       </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FADD</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">20</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC14</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fsubs</td><td align="left" title="Instruction Description">Floating Subtract Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FADD</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">20</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC14</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">fsubs.</td><td align="left" title="Instruction Description">Floating Subtract Single & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FADD</td><td align="center" title="Instruction major op code value">59</td><td align="center" title="Instruction Minor Op code value">20</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xEC14</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">1</td></tr>
<tr><td align="left" title="Instruction Mnemonic">ftdiv</td><td align="left" title="Instruction Description">Floating Test for Software Divide</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">128</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC80</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">ftsqrt</td><td align="left" title="Instruction Description">Floating Test for Software Square Root</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FOTH</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">160</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFCA0</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mcrfs</td><td align="left" title="Instruction Description">Move to Condition Register from FPSCR</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">64</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC40</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mffs</td><td align="left" title="Instruction Description">Move From FPSCR</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">583</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFE47</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mffs.</td><td align="left" title="Instruction Description">Move From FPSCR & record CR1      </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">583</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFE47</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mtfsb0</td><td align="left" title="Instruction Description">Move To FPSCR Bit 0</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">70</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC46</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mtfsb0.</td><td align="left" title="Instruction Description">Move To FPSCR Bit 0 & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">70</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC46</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mtfsb1</td><td align="left" title="Instruction Description">Move To FPSCR Bit 1</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">38</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC26</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mtfsb1.</td><td align="left" title="Instruction Description">Move To FPSCR Bit 1 & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">38</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC26</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mtfsf</td><td align="left" title="Instruction Description">Move To FPSCR Fields</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">711</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">XFL</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFEC7</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mtfsf.</td><td align="left" title="Instruction Description">Move To FPSCR Fields & record CR1     </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">711</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">XFL</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFEC7</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mtfsfi</td><td align="left" title="Instruction Description">Move to FPSCR Field Immediate</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">134</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC86</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">mtfsfi.</td><td align="left" title="Instruction Description">Move To FPSCR Field Immediate & record CR1    </td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_FMOV</td><td align="center" title="Instruction major op code value">63</td><td align="center" title="Instruction Minor Op code value">134</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0xFC86</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvaligni</td><td align="left" title="Instruction Description">Quad Vector Align Immediate</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMOV</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">5</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">Z23</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">23:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1005</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFCFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvesplati</td><td align="left" title="Instruction Description">Quad Vector Element Splat Immediate</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMOV</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">37</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">Z23</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">23:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1025</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFCFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfabs</td><td align="left" title="Instruction Description">Quad Vector Floating Absolute Value</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QOTH</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">264</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1108</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfadd</td><td align="left" title="Instruction Description">Quad Vector Floating Add</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QADD</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">21</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1015</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfadds</td><td align="left" title="Instruction Description">Quad Vector Floating Add Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QADD</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">21</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x0015</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfcfid</td><td align="left" title="Instruction Description">Quad Vector Floating Convert from Integer Doubleword</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">846</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x134E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfcfids</td><td align="left" title="Instruction Description">Quad Vector Floating Convert from Integer Doubleword Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">846</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x034E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfcfidu</td><td align="left" title="Instruction Description">Quad Vector Floating Convert from Integer Doubleword Unsigned</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">974</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x13CE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfcfidus</td><td align="left" title="Instruction Description">Quad Vector Floating Convert from Integer Doubleword Unsigned Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">974</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x03CE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfcmpeq</td><td align="left" title="Instruction Description">Quad Vector Floating Compare Equal</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCMP</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">0</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1000</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfcmpgt</td><td align="left" title="Instruction Description">Quad Vector Floating Compare Greater</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCMP</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">32</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1020</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfcmplt</td><td align="left" title="Instruction Description">Quad Vector Floating Compare Less</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCMP</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">96</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1060</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfcpsgn</td><td align="left" title="Instruction Description">Quad Vector Floating Point Copy Sign</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QOTH</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">8</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1008</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfctid</td><td align="left" title="Instruction Description">Quad Vector Floating Convert to Integer Doubleword</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">814</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x132E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfctidu</td><td align="left" title="Instruction Description">Quad Vector Floating Convert to Integer Doubleword Unsigned</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">942</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x13AE</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfctiduz</td><td align="left" title="Instruction Description">Quad Vector Floating Convert to Integer Doubleword Insigned with round toward Zero</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">943</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x13AF</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfctidz</td><td align="left" title="Instruction Description">Quad Vector Floating Convert to Integer Doubleword with round toward Zero</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">815</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x132F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfctiw</td><td align="left" title="Instruction Description">Quad Vector Floating Convert to Integer Word</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">14</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x100E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfctiwu</td><td align="left" title="Instruction Description">Quad Vector Floating Convert to Integer Word Unsigned</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">142</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x108E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfctiwuz</td><td align="left" title="Instruction Description">Quad Vector Floating Convert to Integer Word Insigned with round toward Zero</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">143</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x108F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfctiwz</td><td align="left" title="Instruction Description">Quad Vector Floating Convert to Integer Word with round toward Zero</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCVT</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">15</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x100F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvflogical</td><td align="left" title="Instruction Description">Quad Vector Floating Point Boolean Logical</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QOTH</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">4</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">XL</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">25:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1004</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC3F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfmadd</td><td align="left" title="Instruction Description">Quad Vector Floating Multiply-Add</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">29</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x101D</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfmadds</td><td align="left" title="Instruction Description">Quad Vector Floating Multiply-Add Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">29</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x001D</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfmr</td><td align="left" title="Instruction Description">Quad Vector Floating Move Register</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMOV</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">72</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1048</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfmsub</td><td align="left" title="Instruction Description">Quad Vector Floating Multiply-Subtract</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">28</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x101C</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfmsubs</td><td align="left" title="Instruction Description">Quad Vector Floating Multiply-Subtract Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">28</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x001C</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfmul</td><td align="left" title="Instruction Description">Quad Vector Floating Multiply</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMUL</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">25</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1019</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfmuls</td><td align="left" title="Instruction Description">Quad Vector Floating Multiply Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMUL</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">25</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x0019</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfnabs</td><td align="left" title="Instruction Description">Quad Vector Floating Negative Absolute Value</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QOTH</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">136</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1088</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfneg</td><td align="left" title="Instruction Description">Quad Vector Floating Negate</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QOTH</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">40</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1028</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfnmadd</td><td align="left" title="Instruction Description">Quad Vector Floating Negative Multiply-Add</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">31</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x101F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfnmadds</td><td align="left" title="Instruction Description">Quad Vector Floating Negative Multiply-Add Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">31</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x001F</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfnmsub</td><td align="left" title="Instruction Description">Quad Vector Floating Negative Multiply-Subtract</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">30</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x101E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfnmsubs</td><td align="left" title="Instruction Description">Quad Vector Floating Negative Multiply-Subtract Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">30</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x001E</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfperm</td><td align="left" title="Instruction Description">Quad Vector Float Permute</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMOV</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">6</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1006</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfre</td><td align="left" title="Instruction Description">Quad Floating-Point Reciprocal Estimate</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QRES</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">24</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1018</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfres</td><td align="left" title="Instruction Description">Quad Floating-Point Reciprocal Estimate Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QRES</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">24</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x0018</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfrim</td><td align="left" title="Instruction Description">Quad Vector Floating Round to Integer Minus</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QRND</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">488</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x11E8</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfrin</td><td align="left" title="Instruction Description">Quad Vector Floating Round to Integer Nearest</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QRND</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">392</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1188</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfrip</td><td align="left" title="Instruction Description">Quad Vector Floating Round to Integer Plus</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QRND</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">456</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x11C8</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfriz</td><td align="left" title="Instruction Description">Quad Vector Floating Round to Integer Toward Zero</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QRND</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">424</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x11A8</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfrsp</td><td align="left" title="Instruction Description">Quad Vector Floating Round to Single Precision</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QRND</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">12</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x100C</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfrsqrte</td><td align="left" title="Instruction Description">Quad Floating-Point Reciprocal Square Root Estimate</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QRES</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">26</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x101A</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfrsqrtes</td><td align="left" title="Instruction Description">Quad Floating-Point Reciprocal Square Root Estimate Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QRES</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">26</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x001A</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfsel</td><td align="left" title="Instruction Description">Quad Vector Floating Select</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QOTH</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">23</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1017</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfsub</td><td align="left" title="Instruction Description">Quad Vector Floating Subtract</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QADD</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">20</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1014</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfsubs</td><td align="left" title="Instruction Description">Quad Vector Floating Subtract Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QADD</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">20</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x0014</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvftstnan</td><td align="left" title="Instruction Description">Quad Vector Floating Test for NAN</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QCMP</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">64</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">X</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">21:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1040</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFFFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfxmadd</td><td align="left" title="Instruction Description">Quad Vector Floating Cross-Multiply-Add</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">9</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1009</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfxmadds</td><td align="left" title="Instruction Description">Quad Vector Floating Cross-Multiply-Add Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">9</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x0009</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfxmul</td><td align="left" title="Instruction Description">Quad Vector Floating Double-Cross Multiply</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMUL</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">17</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1011</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfxmuls</td><td align="left" title="Instruction Description">Quad Vector Floating Double-Cross Multiply Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMUL</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">17</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x0011</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">4</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfxxcpnmadd</td><td align="left" title="Instruction Description">Quad Vector Floating Double-Cross Complex Multiply-Add</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">3</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1003</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfxxcpnmadds</td><td align="left" title="Instruction Description">Quad Vector Floating Double-Cross Complex Multiply-Add Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">3</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x0003</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfxxmadd</td><td align="left" title="Instruction Description">Quad Vector Floating Double-Cross Multiply-Add</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">1</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1001</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfxxmadds</td><td align="left" title="Instruction Description">Quad Vector Floating Double-Cross Multiply-Add Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">1</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x0001</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfxxnpmadd</td><td align="left" title="Instruction Description">Quad Vector Floating Double-Cross-Complex Multiply-Add</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">11</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x100B</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvfxxnpmadds</td><td align="left" title="Instruction Description">Quad Vector Floating Double-Cross-Complex Multiply-Add Single</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMA</td><td align="center" title="Instruction major op code value">0</td><td align="center" title="Instruction Minor Op code value">11</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">A</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">26:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x000B</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFC1F</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">8</td></tr>
<tr><td align="left" title="Instruction Mnemonic">qvgpci</td><td align="left" title="Instruction Description">Quad Vector Generate Permute Control Immediate</td><td align="center" title="Opcode Group selection value to pass into Bgpm_SetXuGrpMasp()">UPC_P_AXU_OGRP_QMOV</td><td align="center" title="Instruction major op code value">4</td><td align="center" title="Instruction Minor Op code value">133</td><td align="center" title="Instruction format, can use BGPM_INST_<format>_FORM_CODE and MASK macros, from  bgpm/include/types.h, to build values to pass to BgpmSetQfpuMatch()">Z23</td><td align="center" title="Instruction bits where minor value resides – for informational purposes only.">23:30</td><td align="center" title="Value needed to match this instruction with Bgpm_SetXuMatch() (instead of building with format macros)">0x1085</td><td align="center" title="Mask value to pass to Bgpm_SetXuMatch()  (instead of building with format macros)">0xFCFF</td><td align="center" title="Is this instruction implemented?">Y</td><td align="center" title="Is this instruction microcoded?">n</td><td align="center" title="Floating Point Operation Scale value if this instruction is counted in a group (div and sqrt instruction scale is configurable via Bgpm_SetFp??Scale())">1</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP1 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td><td align="center" title="Floating Point Operation Scale value for each instruction in the PEVT_INST_QFPU_FPGRP2 event (note that div and sqrt instruction scale is configurable via Bgpm_SetFp???Scale() operations)">0</td></tr>
</tbody>
</table>
