

================================================================
== Vivado HLS Report for 'matrix_mult'
================================================================
* Date:           Mon Sep 25 12:35:31 2017

* Version:        2017.2 (Build 1909853 on Wed Aug 09 16:50:22 MDT 2017)
* Project:        matrix_mult_prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      5.42|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|   88|   89|   89|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row_Col  |   86|   86|        15|          3|          1|    25|    yes   |
        +-----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      3|       -|      -|
|Expression       |        -|      -|     316|    167|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     204|    154|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    186|
|Register         |        -|      -|     492|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|    1012|    635|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-------------------------+----------------------+---------+-------+-----+----+
    |matrix_mult_mul_8bkb_U0  |matrix_mult_mul_8bkb  |        0|      0|  102|  77|
    |matrix_mult_mul_8bkb_U1  |matrix_mult_mul_8bkb  |        0|      0|  102|  77|
    +-------------------------+----------------------+---------+-------+-----+----+
    |Total                    |                      |        0|      0|  204| 154|
    +-------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrix_mult_mac_mcud_U2  |matrix_mult_mac_mcud  | i0 + i1 * i2 |
    |matrix_mult_mac_mcud_U3  |matrix_mult_mac_mcud  | i0 + i1 * i2 |
    |matrix_mult_mac_mdEe_U4  |matrix_mult_mac_mdEe  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_226_p2                  |     +    |      0|  14|   9|           3|           1|
    |indvar_flatten_next_fu_220_p2  |     +    |      0|  20|  10|           5|           1|
    |j_1_fu_310_p2                  |     +    |      0|  14|   9|           3|           1|
    |tmp_10_fu_347_p2               |     +    |      0|  23|  11|           6|           2|
    |tmp_11_fu_297_p2               |     +    |      0|  23|  11|           6|           3|
    |tmp_12_fu_280_p2               |     +    |      0|  17|   9|           4|           3|
    |tmp_13_fu_387_p2               |     +    |      0|  20|  10|           5|           4|
    |tmp_14_fu_323_p2               |     +    |      0|  20|  10|           5|           4|
    |tmp_15_fu_286_p2               |     +    |      0|  20|  10|           5|           5|
    |tmp_16_fu_392_p2               |     +    |      0|  23|  11|           6|           6|
    |tmp_3_4_fu_424_p2              |     +    |      0|  53|  21|          16|          16|
    |tmp_7_fu_268_p2                |     +    |      0|  23|  11|           6|           6|
    |tmp_8_fu_292_p2                |     +    |      0|  23|  11|           6|           1|
    |tmp_9_fu_342_p2                |     +    |      0|  23|  11|           6|           2|
    |exitcond_flatten_fu_214_p2     |   icmp   |      0|   0|   2|           5|           4|
    |exitcond_fu_232_p2             |   icmp   |      0|   0|   1|           3|           3|
    |i_cast6_mid2_v_fu_246_p3       |  select  |      0|   0|   3|           1|           3|
    |j_mid2_fu_238_p3               |  select  |      0|   0|   3|           1|           1|
    |ap_enable_pp0                  |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0| 316| 167|          94|          70|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_address0                    |  21|          4|    5|         20|
    |a_address1                    |  15|          3|    5|         15|
    |ap_NS_fsm                     |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4       |   9|          2|    1|          2|
    |b_address0                    |  21|          4|    5|         20|
    |b_address1                    |  15|          3|    5|         15|
    |i_phi_fu_187_p4               |   9|          2|    3|          6|
    |i_reg_183                     |   9|          2|    3|          6|
    |indvar_flatten_phi_fu_176_p4  |   9|          2|    5|         10|
    |indvar_flatten_reg_172        |   9|          2|    5|         10|
    |j_phi_fu_198_p4               |   9|          2|    3|          6|
    |j_reg_194                     |   9|          2|    3|          6|
    |reg_209                       |   9|          2|    8|         16|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 186|         38|   53|        140|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |a_load_1_reg_544                 |   8|   0|    8|          0|
    |ap_CS_fsm                        |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4          |   1|   0|    1|          0|
    |ap_reg_pp0_iter3_tmp_16_reg_619  |   6|   0|    6|          0|
    |b_load_1_reg_539                 |   8|   0|    8|          0|
    |b_load_3_reg_604                 |   8|   0|    8|          0|
    |exitcond_flatten_reg_453         |   1|   0|    1|          0|
    |i_cast6_mid2_v_reg_471           |   3|   0|    3|          0|
    |i_reg_183                        |   3|   0|    3|          0|
    |indvar_flatten_next_reg_457      |   5|   0|    5|          0|
    |indvar_flatten_reg_172           |   5|   0|    5|          0|
    |j_1_reg_524                      |   3|   0|    3|          0|
    |j_cast5_cast3_reg_488            |   3|   0|    5|          2|
    |j_mid2_reg_462                   |   3|   0|    3|          0|
    |j_reg_194                        |   3|   0|    3|          0|
    |reg_205                          |   8|   0|    8|          0|
    |reg_209                          |   8|   0|    8|          0|
    |tmp1_reg_674                     |  16|   0|   16|          0|
    |tmp3_reg_679                     |  16|   0|   16|          0|
    |tmp4_reg_669                     |  16|   0|   16|          0|
    |tmp_10_reg_569                   |   6|   0|    6|          0|
    |tmp_11_reg_509                   |   6|   0|    6|          0|
    |tmp_12_reg_494                   |   4|   0|    4|          0|
    |tmp_13_reg_614                   |   5|   0|    5|          0|
    |tmp_14_reg_549                   |   5|   0|    5|          0|
    |tmp_15_reg_499                   |   5|   0|    5|          0|
    |tmp_16_reg_619                   |   6|   0|    6|          0|
    |tmp_2_1_reg_654                  |  16|   0|   16|          0|
    |tmp_2_4_reg_649                  |  16|   0|   16|          0|
    |tmp_3_4_reg_684                  |  16|   0|   16|          0|
    |tmp_7_reg_478                    |   6|   0|    6|          0|
    |tmp_8_reg_504                    |   6|   0|    6|          0|
    |tmp_9_reg_564                    |   6|   0|    6|          0|
    |exitcond_flatten_reg_453         |  64|  32|    1|          0|
    |j_cast5_cast3_reg_488            |  64|  32|    5|          2|
    |j_mid2_reg_462                   |  64|  32|    3|          0|
    |tmp_7_reg_478                    |  64|  32|    6|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 492| 128|  253|          4|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_start       |  in |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_done        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_idle        | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|ap_ready       | out |    1| ap_ctrl_hs |  matrix_mult | return value |
|a_address0     | out |    5|  ap_memory |       a      |     array    |
|a_ce0          | out |    1|  ap_memory |       a      |     array    |
|a_q0           |  in |    8|  ap_memory |       a      |     array    |
|a_address1     | out |    5|  ap_memory |       a      |     array    |
|a_ce1          | out |    1|  ap_memory |       a      |     array    |
|a_q1           |  in |    8|  ap_memory |       a      |     array    |
|b_address0     | out |    5|  ap_memory |       b      |     array    |
|b_ce0          | out |    1|  ap_memory |       b      |     array    |
|b_q0           |  in |    8|  ap_memory |       b      |     array    |
|b_address1     | out |    5|  ap_memory |       b      |     array    |
|b_ce1          | out |    1|  ap_memory |       b      |     array    |
|b_q1           |  in |    8|  ap_memory |       b      |     array    |
|prod_address0  | out |    5|  ap_memory |     prod     |     array    |
|prod_ce0       | out |    1|  ap_memory |     prod     |     array    |
|prod_we0       | out |    1|  ap_memory |     prod     |     array    |
|prod_d0        | out |   16|  ap_memory |     prod     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

