





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.2.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="progref-style.css">
    <title>Programmers Reference 0.02b » Low Level » Device Adapters</title>
    <meta name="description" content="Programmers Reference 0.02b">
    
    
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="progref-about.html">About</a></li>


          

<li><span>Previous</span></li>


          

<li><a href="progref-69857.html">Up</a></li>


          

<li><span>Next</span></li>


        </ul>
      </nav>
    </header>

    <section>

      
        <nav class="menu box">
          <ul>
              <li>Low Level</li>
              <ul>
                <li><a href="index.html">BIOS Interrupts</a></li>
                <li><a href="progref-27119.html">Low Memory Usage</a></li>
                <li><a href="progref-66179.html">I/O Addresses</a></li>
                <li><a href="progref-69857.html">Device Adapters</a></li>
                <li><a href="progref-71828.html">System ID-Byte</a></li>
                <li><a href="progref-72459.html">POST</a></li>
                <li><a href="progref-73742.html">Flags Register</a></li>
                
              </ul>
              <li>DOS</li>
              <ul>
                <li><a href="progref-75576.html">Functions</a></li>
                <li><a href="progref-202334.html">Interrupts</a></li>
                <li><a href="progref-217806.html">Error Codes</a></li>
                <li><a href="progref-221299.html">File Attributes</a></li>
                <li><a href="progref-223104.html">Standard Handles</a></li>
                <li><a href="progref-225061.html">PSP Description</a></li>
                <li><a href="progref-227007.html">FCB Fields</a></li>
                
              </ul>
              <li>Xtensions</li>
              <ul>
                <li><a href="progref-229144.html">Mouse Driver</a></li>
                <li><a href="progref-251183.html">EMS Driver</a></li>
                <li><a href="progref-268819.html">Fossil Driver</a></li>
                <li><a href="progref-292076.html">NetBios</a></li>
                <li><a href="progref-292575.html">Windows</a></li>
                
              </ul>
              <li>Misc.</li>
              <ul>
                <li><a href="progref-293074.html">ASCII Chart</a></li>
                <li><a href="progref-298047.html">Line Drawing Chars</a></li>
                <li><a href="progref-298869.html">Special Characters</a></li>
                <li><a href="progref-300756.html">Color Chart</a></li>
                <li><a href="progref-302236.html">Keyboard Codes</a></li>
                <li><a href="progref-314224.html">Credits</a></li>
                <li><a href="progref-314503.html">Future additions</a></li>
                
              </ul>
          </ul>
        </nav>
      

      <article class="box">
        
  
  
    <pre class="entry"><span class="line">Technical Information on the Enhanced Graphics Adapter</span><br /><span class="line"></span><br /><span class="line">      Here is a bit more technical information on the extended graphics</span><br /><span class="line">      adaptor card. It still isn&#39;t complete, but it is a start:</span><br /><span class="line"></span><br /><span class="line">      The adapter memory (base) is configured a 4 16K bit planes. The</span><br /><span class="line">      graphics memory expansion adds one bank of 16K to each of the 4 bit</span><br /><span class="line">      planes. Additional memory may be added to increase each bit plane by</span><br /><span class="line">      another 16K.</span><br /><span class="line"></span><br /><span class="line">      Modes of Operation</span><br /><span class="line"></span><br /><span class="line">      IBM Color Display</span><br /><span class="line"></span><br /><span class="line">                              Alpha   Buffer   Box   Max</span><br /><span class="line"></span><br /><span class="line">       Mode [  Type   Colors  Format  Start    Size  Pages   Resolution</span><br /><span class="line"></span><br /><span class="line">       ------  ----   ------  ------  ------   ----  -----   ----------</span><br /><span class="line"></span><br /><span class="line">         0     A/N      16    40x25   B8000    8x8    8       320x200</span><br /><span class="line"></span><br /><span class="line">         1     A/N      16    40x25   B8000    8x8    8       320x200</span><br /><span class="line"></span><br /><span class="line">         2     A/N      16    80x25   B8000    8x8    8       640x200</span><br /><span class="line"></span><br /><span class="line">         3     A/N      16    80x25   B8000    8x8    8       640x200</span><br /><span class="line"></span><br /><span class="line">         4     APA       4    40x25   B8000    8x8    1       320x200</span><br /><span class="line"></span><br /><span class="line">         5     APA       4    40x25   B8000    8x8    1       320x200</span><br /><span class="line"></span><br /><span class="line">         6     APA       2    80x25   B8000    8x8    1       640x200</span><br /><span class="line"></span><br /><span class="line">         D     APA      16    40x25   A8000    8x8    2/4/8   320x200</span><br /><span class="line"></span><br /><span class="line">         E     APA      16    80x25   A8000    8x8    1/2/4   640x200</span><br /><span class="line"></span><br /><span class="line">      Modes 0-6 emulate CGA adapter support.</span><br /><span class="line"></span><br /><span class="line">      Modes 0,2,5 are identical to 1,3,4 at the adapters direct drive</span><br /><span class="line">      interface.</span><br /><span class="line"></span><br /><span class="line">      The maximum page fields for modes D and E indicate the number of</span><br /><span class="line">      pages for 64k,128k,256k bytes of graphics memory.</span><br /><span class="line"></span><br /><span class="line">      IBM Monochrome Display</span><br /><span class="line"></span><br /><span class="line">                              Alpha   Buffer   Box   Max</span><br /><span class="line"></span><br /><span class="line">       Mode [  Type   Colors  Format  Start    Size  Pages   Resolution</span><br /><span class="line"></span><br /><span class="line">       ------  ----   ------  ------  ------   ----  -----   ----------</span><br /><span class="line"></span><br /><span class="line">         7     A/N       4    80x25   B0000    9x14   8       720x350</span><br /><span class="line"></span><br /><span class="line">         F     APA       4    80x25   A0000    8x14   1/2     640x350</span><br /><span class="line"></span><br /><span class="line">      Mode 7 provides Mono adapter emulation support.</span><br /><span class="line"></span><br /><span class="line">      IBM Enhanced Color Display</span><br /><span class="line"></span><br /><span class="line">                              Alpha   Buffer   Box   Max</span><br /><span class="line"></span><br /><span class="line">       Mode [  Type   Colors  Format  Start    Size  Pages   Resolution</span><br /><span class="line"></span><br /><span class="line">       ------  ----   ------  ------  ------   ----  -----   ----------</span><br /><span class="line"></span><br /><span class="line">         0*    A/N    16/64   40x25   B8000    8x14   8       320x350</span><br /><span class="line"></span><br /><span class="line">         1*    A/N    16/64   40x25   B8000    8x14   8       320x350</span><br /><span class="line"></span><br /><span class="line">         2*    A/N    16/64   80x25   B8000    8x14   8       640x350</span><br /><span class="line"></span><br /><span class="line">         3*    A/N    16/64   80x25   B8000    8x14   8       640x350</span><br /><span class="line"></span><br /><span class="line">         10    APA     4/64   80x25   A8000    8x14   1/2     640x350</span><br /><span class="line"></span><br /><span class="line">         16/64</span><br /><span class="line"></span><br /><span class="line">      * Note that modes 0,1,2,3 are also listed under Color Display. BIOS</span><br /><span class="line">      provides support when enhanced display is attached.</span><br /><span class="line"></span><br /><span class="line">         The values in &#34;Colors&#34; indicates 16 colors out of a palette of 64</span><br /><span class="line">         or 4 colors out of 16.</span><br /><span class="line"></span><br /><span class="line">      Basic Operations</span><br /><span class="line"></span><br /><span class="line">         Alphanumeric Modes</span><br /><span class="line"></span><br /><span class="line">            The data format for alpha modes on the EGA is the same as the</span><br /><span class="line">            data format on the CGA and Mono adapter cards.</span><br /><span class="line"></span><br /><span class="line">            As an added function, bit three of the attribute byte may be</span><br /><span class="line">            re-defined by the Character map select register to act as a</span><br /><span class="line">            switch between character sets. This gives the programmer access</span><br /><span class="line">            to 512 characters at one time. This function is valid only when</span><br /><span class="line">            you have 128K or more of graphics memory.</span><br /><span class="line"></span><br /><span class="line">            When alpha mode is selected, BIOS transfers character patters</span><br /><span class="line">            from ROM into bit plane 2. The processor stores character data</span><br /><span class="line">            into plane 0, and the attribute into plane 1. The programmer</span><br /><span class="line">            views planes 0 and 1 as a single buffer in alpha modes.</span><br /><span class="line"></span><br /><span class="line">            The CRTC generates sequential addresses, and fetches one</span><br /><span class="line">            character code byte and one attribute byte at one time. The</span><br /><span class="line">            character code and row scan count address bit plane 2, which</span><br /><span class="line">            contain the character generators. The appropriate dot patterns</span><br /><span class="line">            are then sent to the palette in the attribute chip, where the</span><br /><span class="line">            color is assigned according to the attribute data.</span><br /><span class="line"></span><br /><span class="line">            Graphics Modes</span><br /><span class="line"></span><br /><span class="line">            320x200 Two and Four Color Graphics (Modes 4 and 5)</span><br /><span class="line">            ---------------------------------------------------</span><br /><span class="line"></span><br /><span class="line">            Addressing, mapping, and data format are the same as the</span><br /><span class="line">            320x200 pel mode of the CGA. The display buffer is at B8000.</span><br /><span class="line">            The bit image is stored in bit planes 0 and 1.</span><br /><span class="line"></span><br /><span class="line">            640x200 Two Color Graphics (Mode 6)</span><br /><span class="line">            -----------------------------------</span><br /><span class="line"></span><br /><span class="line">            Addressing, mapping and data formats are the same as the</span><br /><span class="line">            640x200 pel mode on the CGA. Buffer starts at B8000 and bit</span><br /><span class="line">            image is in plane 0.</span><br /><span class="line"></span><br /><span class="line">            640x350 Monochrome Graphics (Mode F)</span><br /><span class="line">            ---------------------------</span><br /><span class="line"></span><br /><span class="line">            This supports the Mono display with the following attributes:</span><br /><span class="line">            black, video, blinking, intensified. Maps 0,1 and 2,3 are</span><br /><span class="line">            chained together to form 2 32k bit planes. The first map is the</span><br /><span class="line">            video bit plane, the second is the intensity plane. Both planes</span><br /><span class="line">            reside at A0000.</span><br /><span class="line"></span><br /><span class="line">            Two bits, one from each plane, define one pel on the screen.</span><br /><span class="line">            The bit definition for the pels are given in the following</span><br /><span class="line">            table. Video plane is C0, intensity is C2.</span><br /><span class="line"></span><br /><span class="line">        C2  C0  Pixel Color  Valid Attributes</span><br /><span class="line">        --  --  -----------  ----------------</span><br /><span class="line"></span><br /><span class="line">        0   0   Black         0</span><br /><span class="line"></span><br /><span class="line">        0   1   Video         3</span><br /><span class="line"></span><br /><span class="line">        1   0   Blinking      C</span><br /><span class="line"></span><br /><span class="line">        1   1   Intensified   F</span><br /><span class="line"></span><br /><span class="line">      The byte organization of the memory is sequential. The first 8 pels</span><br /><span class="line">      on the screen are defined by the contents in A000:0H, the second 8 in</span><br /><span class="line">      A000:1, and so on. The first pel within a byte is bit 7 in the byte,</span><br /><span class="line">      the last is bit 0.</span><br /><span class="line"></span><br /><span class="line">      Mono graphics works in odd/even mode, which means that odd CPU</span><br /><span class="line">      address go to odd planes, and even addresses to even planes. Since</span><br /><span class="line">      both planes reside at A0000, the user must select the plane or planes</span><br /><span class="line">      to update. This is accomplished by the map mask register of the</span><br /><span class="line">      sequencer.</span><br /><span class="line"></span><br /><span class="line">      16/64 Color Graphics Modes (Mode 10)</span><br /><span class="line">      ------------------------------------</span><br /><span class="line"></span><br /><span class="line">      These modes support graphics in 16 colors on either medium or hi</span><br /><span class="line">      resolution monitor. This uses all four bit planes. The planes are</span><br /><span class="line">      denoted as C0,C1,C2, and C3.</span><br /><span class="line"></span><br /><span class="line">         C0 = Blue Pels</span><br /><span class="line"></span><br /><span class="line">         C1 = Green Pels</span><br /><span class="line"></span><br /><span class="line">         C2 = Red Pels</span><br /><span class="line"></span><br /><span class="line">         C3 = Intensified Pels</span><br /><span class="line"></span><br /><span class="line">      Four bits (one from each plane) define one pel on the screen. Color</span><br /><span class="line">      combinations are as follows:</span><br /><span class="line"></span><br /><span class="line">         I  R  G  B  Color</span><br /><span class="line">         -  -  -  -  ------------------</span><br /><span class="line"></span><br /><span class="line">         0  0  0  0  Black</span><br /><span class="line"></span><br /><span class="line">         0  0  0  1  Blue</span><br /><span class="line"></span><br /><span class="line">         0  0  1  0  Green</span><br /><span class="line"></span><br /><span class="line">         0  0  1  1  Cyan</span><br /><span class="line"></span><br /><span class="line">         0  1  0  0  Red</span><br /><span class="line"></span><br /><span class="line">         0  1  0  1  Magenta</span><br /><span class="line"></span><br /><span class="line">         0  1  1  0  Brown</span><br /><span class="line"></span><br /><span class="line">         0  1  1  1  White</span><br /><span class="line"></span><br /><span class="line">         1  0  0  0  Dark Gray</span><br /><span class="line"></span><br /><span class="line">         1  0  0  1  Light Blue</span><br /><span class="line"></span><br /><span class="line">         1  0  1  0  Light Green</span><br /><span class="line"></span><br /><span class="line">         1  0  1  1  Light Cyan</span><br /><span class="line"></span><br /><span class="line">         1  1  0  0  Light Red</span><br /><span class="line"></span><br /><span class="line">         1  1  0  1  Light Magenta</span><br /><span class="line"></span><br /><span class="line">         1  1  1  0  Yellow</span><br /><span class="line"></span><br /><span class="line">         1  1  1  1  Intensified White</span><br /><span class="line"></span><br /><span class="line">      The display buffer resides at A0000, The map mask register of the</span><br /><span class="line">      sequencer is used to select any or all of the bit planes to be</span><br /><span class="line">      updated when a memory write to the display buffer is performed.</span><br /><span class="line"></span><br /><span class="line">         Color Mapping</span><br /><span class="line"></span><br /><span class="line">            Character               Mode 10H      Mode 10H</span><br /><span class="line"></span><br /><span class="line">            Attribute   Monchrome   64KB          &gt; 64KB</span><br /><span class="line">            ---------   ---------   ---------    ----------</span><br /><span class="line"></span><br /><span class="line">               00H        Black      Black        Black</span><br /><span class="line"></span><br /><span class="line">               01H        Video      Blue         Blue</span><br /><span class="line"></span><br /><span class="line">               02H        Black      Black        Green</span><br /><span class="line"></span><br /><span class="line">               03H        Video      Blue         Cyan</span><br /><span class="line"></span><br /><span class="line">               04H        Blink      Red          Red</span><br /><span class="line"></span><br /><span class="line">               05H        Inten      White        Magenta</span><br /><span class="line"></span><br /><span class="line">               06H        Blink      Red          Brown</span><br /><span class="line"></span><br /><span class="line">               07H        Inten      White        White</span><br /><span class="line"></span><br /><span class="line">               08H        Black      Black        Dark Grey</span><br /><span class="line"></span><br /><span class="line">               09H        Video      Blue         Light Blue</span><br /><span class="line"></span><br /><span class="line">               0AH        Black      Black        Light Green</span><br /><span class="line"></span><br /><span class="line">               0BH        Video      Blue         Light Cyan</span><br /><span class="line"></span><br /><span class="line">               0CH        Blink      Red          Light Red</span><br /><span class="line"></span><br /><span class="line">               0DH        Inten      White        Light Magenta</span><br /><span class="line"></span><br /><span class="line">               0EH        Blink      Red          Yellow</span><br /><span class="line"></span><br /><span class="line">               0FH        Inten      White        Intens White</span><br /><span class="line"></span><br /><span class="line">      External Registers</span><br /><span class="line">      ------------------</span><br /><span class="line"></span><br /><span class="line">      This section describes registers of the EGA card not contained in the</span><br /><span class="line">      LSI device.</span><br /><span class="line"></span><br /><span class="line">      Name                    Port  Index</span><br /><span class="line">      ----------------------- ----  -----</span><br /><span class="line"></span><br /><span class="line">      Misc Output Register    3C2    -</span><br /><span class="line"></span><br /><span class="line">      Feature Control Reg     3?A    -</span><br /><span class="line"></span><br /><span class="line">      Input Status Reg 0      3C2    -</span><br /><span class="line"></span><br /><span class="line">      Input Status Reg 1      3?2    -</span><br /><span class="line"></span><br /><span class="line">      ? = B in Monchrome modes, D in color modes</span><br /><span class="line"></span><br /><span class="line">         Misc Output Register</span><br /><span class="line">         --------------------</span><br /><span class="line"></span><br /><span class="line">         Write only. Hardware reset causes all bits to zero.</span><br /><span class="line"></span><br /><span class="line">         Bit 0 - 3BX/3DX CRTC I/O Address - This bit maps the CRTC I/O</span><br /><span class="line">         addresses for the mono or CGA emulation. 0 sets the CRTC addresses</span><br /><span class="line">         to 3BX and Input status reg 1 to 3BA for mono emulation. 1 sets</span><br /><span class="line">         the CRTC address to 3DX and status reg 1 to 3DA for CGA emulation.</span><br /><span class="line"></span><br /><span class="line">         Bit 1 - Enable RAM - 0 disables ram from the processor, 1 enables</span><br /><span class="line">         ram to respond at addr&#39;s designated by the Contol Data Select</span><br /><span class="line">         value in the Graphics Controllers.</span><br /><span class="line"></span><br /><span class="line">         Bit 2,3 - Clock Select, according to the following table:</span><br /><span class="line"></span><br /><span class="line">                Bit 2   Bit 3</span><br /><span class="line">                -----   -----</span><br /><span class="line">                  0      0     14Mhz from Processor I/O channel</span><br /><span class="line"></span><br /><span class="line">                  0      1     16Mhz On-board clock</span><br /><span class="line"></span><br /><span class="line">                  1      0     External clock from feature connector</span><br /><span class="line"></span><br /><span class="line">                  1      1     Not used</span><br /><span class="line"></span><br /><span class="line">      Bit 4 - Disable Video Drivers - 0 activates internal video drivers,</span><br /><span class="line">      1 disables them. When disabled, the source of the direct drive color</span><br /><span class="line">      output becomes the feature connector.</span><br /><span class="line"></span><br /><span class="line">      Bit 5 - Page Bit for Odd/Even - Selects between 2 64K pages of memory</span><br /><span class="line">      when in Odd/Even modes (0,1,2,3,7). 0 selects low pase, 1 selects</span><br /><span class="line">      high page of memory.</span><br /><span class="line"></span><br /><span class="line">      Bit 6 - Horiz Retrace Polarity - 0 selects positive, 1 negative.</span><br /><span class="line"></span><br /><span class="line">      Bit 7 - Vert Retrace Polarity - 0 selects positive, 1 neagative.</span><br /><span class="line"></span><br /><span class="line">      Feature Control Register</span><br /><span class="line">      ------------------------</span><br /><span class="line"></span><br /><span class="line">      Write only. Ouput address is 3BA or 3DA.</span><br /><span class="line"></span><br /><span class="line">      Bits 0,1 - Feature Control Bits - Output of these bits go to FEAT0</span><br /><span class="line">      (Pin19) and FEAT1 (Pin 17) of the feature connector.</span><br /><span class="line"></span><br /><span class="line">      Bits 2,3 - Reserved.</span><br /><span class="line"></span><br /><span class="line">      Bits 4-7 - Not Used.</span><br /><span class="line"></span><br /><span class="line">      Input Status Register Zero</span><br /><span class="line">      --------------------------</span><br /><span class="line"></span><br /><span class="line">      Read Only. Input address is 3C2.</span><br /><span class="line"></span><br /><span class="line">      Bits 0-3 - Not Used.</span><br /><span class="line"></span><br /><span class="line">      Bit 4 - Switch Sense - When set to 1, this allows proc to read the 4</span><br /><span class="line">      config switchs on the board. The setting of the CLKSEL field</span><br /><span class="line">      determines switch to be read. The switch setting can also be</span><br /><span class="line">      determined by reading 40:88H in RAM. 0 indicates switch is closed</span><br /><span class="line"></span><br /><span class="line">      Bit 5,6 - Feature Code - Input from FEAT0 and FEAT1 on the feature</span><br /><span class="line">      connector.</span><br /><span class="line"></span><br /><span class="line">      Bit 7 - CRT Interrupt - 1 indicates video being displayed, 0</span><br /><span class="line">      indicates vertical retrace is occurring.</span><br /><span class="line"></span><br /><span class="line">      Input Status Register One</span><br /><span class="line">      -------------------------</span><br /><span class="line"></span><br /><span class="line">      Bit 0 - Display Enable - 0 indicates the CRT raster is in a</span><br /><span class="line">      Horizontal or vertical retrace interval. This bit is real time status</span><br /><span class="line">      of display enable signal.</span><br /><span class="line"></span><br /><span class="line">      Bit 1 - Light Pen Strobe - 0 indicates light pen trigger has not been</span><br /><span class="line">      set, 1 indicates set.</span><br /><span class="line"></span><br /><span class="line">      Bit 2 - Light Pen Switch - 0 indicates switch closed, 1 is switch open.</span><br /><span class="line"></span><br /><span class="line">      Bit 3 - Vertical Retrace - 0 indicates video information being</span><br /><span class="line">      displayed, 1 indicates CRT is in vertical retrace. This bit can be</span><br /><span class="line">      programmed to interrupt the proc at int level 2 at the start of</span><br /><span class="line">      retrace. This is done by bits 4,5 of the Vertical End Register of the</span><br /><span class="line">      CRTC.</span><br /><span class="line"></span><br /><span class="line">      Bit 4,5 - Diagnostic Usage.</span><br /><span class="line"></span><br /><span class="line">      Bit 6,7 - Not Used.</span><br /><span class="line"></span><br /><span class="line">      Sequencer Registers</span><br /><span class="line">      -------------------</span><br /><span class="line"></span><br /><span class="line">        Name             Port Index</span><br /><span class="line">        ---------------- ---- -----</span><br /><span class="line"></span><br /><span class="line">        Address          3C4   -</span><br /><span class="line"></span><br /><span class="line">        Reset            3C5   00</span><br /><span class="line"></span><br /><span class="line">        Clocking Mode    3C5   01</span><br /><span class="line"></span><br /><span class="line">        Map Mask         3C5   02</span><br /><span class="line"></span><br /><span class="line">        Char Map Select  3C5   03</span><br /><span class="line"></span><br /><span class="line">        Memory Mode      3C5   04</span><br /><span class="line"></span><br /><span class="line">      Sequencer Address Register</span><br /><span class="line">      --------------------------</span><br /><span class="line"></span><br /><span class="line">      A pointer register located at output address 3C4H. Loaded with a</span><br /><span class="line">      value to indicate where the sequencer data is to be written</span><br /><span class="line"></span><br /><span class="line">      Bits 0-4 - Sequencer Address.</span><br /><span class="line"></span><br /><span class="line">      Bits 5-7 - Not Used.</span><br /><span class="line"></span><br /><span class="line">      Reset Register</span><br /><span class="line">      --------------</span><br /><span class="line"></span><br /><span class="line">      Write only. Written to when address register is 00H.</span><br /><span class="line"></span><br /><span class="line">      Bit 0 - Asynchronous Reset - 0 commands the sequencer to asynchronous</span><br /><span class="line">      clear and halt. 1 causes sequencer to run unless bit 1 is zero.</span><br /><span class="line">      Reseting sequencer can cause loss of data in display buffer.</span><br /><span class="line"></span><br /><span class="line">      Bit 1 - Synchronous Reset - 0 commands sequencer to synchronous clear</span><br /><span class="line">      and halt. bits 0 and 1 both must be 1 to allow sequencer to operate.</span><br /><span class="line">      Reset the sequencer with this bit before changing clock mode to allow</span><br /><span class="line">      memory contents to be preserved.</span><br /><span class="line"></span><br /><span class="line">      Clocking Mode Register</span><br /><span class="line">      ----------------------</span><br /><span class="line"></span><br /><span class="line">      Write only. Written when address register is 01H.</span><br /><span class="line"></span><br /><span class="line">      Bit 0 - 8/9 Dot Clocks - 0 directs sequencer to generate character</span><br /><span class="line">      clocks 9 dots wide, 1 causes 8 dots wide. Mono alpha (Mode 7) is the</span><br /><span class="line">      only mode that uses 9 dot clocks.</span><br /><span class="line"></span><br /><span class="line">      Bit 1 - Bandwidth - 0 makes CRT memory cycles occur 4 out of 5</span><br /><span class="line">      available memory cycles; 1 makes CRT memory cycles occur on 2 out of</span><br /><span class="line">      5 available memory cycles. All hi-res modes must use 4 out of 5 in</span><br /><span class="line">      order to refresh the display image.</span><br /><span class="line"></span><br /><span class="line">      Bit 2 - Shift Load - When 0, video serializes are reloaded every</span><br /><span class="line">      character clock, 1 causes load every other clock. The later mode is</span><br /><span class="line">      useful when 16 bits are fetched per cycle and chained together in the</span><br /><span class="line">      shift registers.</span><br /><span class="line"></span><br /><span class="line">      Bit 3 - Dot Clock - 0 selects normal dot clocks derived from the</span><br /><span class="line">      sequencer master input. 1 causes the clock to be divided by 2 to</span><br /><span class="line">      generate the dot clock. Dot clock divided by to is used for modes</span><br /><span class="line">      0,1,4,5.</span><br /><span class="line"></span><br /><span class="line">      Bit 4-7 - Not Used.</span><br /><span class="line"></span><br /><span class="line">      Map Mask Register</span><br /><span class="line">      -----------------</span><br /><span class="line"></span><br /><span class="line">      Write only. Written when address register is 02H.</span><br /><span class="line"></span><br /><span class="line">      Bit 0-3 - Map Mask - A 1 in bits 3 through 0 enables the proc to</span><br /><span class="line">      write to the corresponding maps 3 through 0. If this register is 0FH,</span><br /><span class="line">      the CPU can perform a 32 bit write on a single memory cycle. Data</span><br /><span class="line">      scrolling is enhanced when this register is 0FH. When odd/even modes</span><br /><span class="line">      are selected, maps 0,1 and 2,3 should have the same mask value.</span><br /><span class="line"></span><br /><span class="line">      Character Map Select Register</span><br /><span class="line">      -----------------------------</span><br /><span class="line"></span><br /><span class="line">      Write only. Written when the address register is 03H.</span><br /><span class="line"></span><br /><span class="line">      Bit 0,1 - Character map select B - Selects the map used to generate</span><br /><span class="line">      alpha characters when attribute bit 3 is 0, according to the</span><br /><span class="line">      following table:</span><br /><span class="line"></span><br /><span class="line">         Bit1  Bit0  Map Selected   Table Location</span><br /><span class="line">         ----  ----  ------------   ------------------------</span><br /><span class="line"></span><br /><span class="line">           0    0         0         1st 8K of Plane 2 Bank 0</span><br /><span class="line"></span><br /><span class="line">           0    1         1         2nd 8K of Plane 2 Bank 1</span><br /><span class="line"></span><br /><span class="line">           1    0         2         3rd 8K of Plane 2 Bank 2</span><br /><span class="line"></span><br /><span class="line">           1    1         3         4th 8K of Plane 2 Bank 3</span><br /><span class="line"></span><br /><span class="line">      Bit 2,3 - Character map select A - Selects the map used to generate</span><br /><span class="line">      alpha characters when attribute bit 3 is 1, according to the</span><br /><span class="line">      following table:</span><br /><span class="line"></span><br /><span class="line">         Bit3  Bit2  Map Selected   Table Location</span><br /><span class="line">         ----  ----  ------------   ------------------------</span><br /><span class="line"></span><br /><span class="line">           0    0         0         1st 8K of Plane 2 Bank 0</span><br /><span class="line"></span><br /><span class="line">           0    1         1         2nd 8K of Plane 2 Bank 1</span><br /><span class="line"></span><br /><span class="line">           1    0         2         3rd 8K of Plane 2 Bank 2</span><br /><span class="line"></span><br /><span class="line">           1    1         3         4th 8K of Plane 2 Bank 3</span><br /><span class="line"></span><br /><span class="line">      Bits 4-7 - Not used.</span><br /><span class="line"></span><br /><span class="line">      In alpha modes, bit 3 of the attribute byte normally has the function</span><br /><span class="line">      of turning the forground intensity on or off. This bit may be</span><br /><span class="line">      redefined as a switch between character sets.This function is</span><br /><span class="line">      selected only when the values in character map select A and B are</span><br /><span class="line">      different. When they are the same, the function is disabled. Memory</span><br /><span class="line">      mode register bit 1 must be a 1 in order to enable this function;</span><br /><span class="line">      otherwise bank 0 is always selected.</span><br /><span class="line"></span><br /><span class="line">      128K of memory is required for 2 character sets, 256K for 4 sets.</span><br /><span class="line"></span><br /><span class="line">      Memory Mode Register</span><br /><span class="line">      --------------------</span><br /><span class="line"></span><br /><span class="line">      Write only. Written when address register is 04H.</span><br /><span class="line"></span><br /><span class="line">      Bit 0 - Alpha - 0 indicates non-alpha mode active. 1 indicates alpha</span><br /><span class="line">      mode is active and enables character generator map select function.</span><br /><span class="line"></span><br /><span class="line">      Bit 1 - Extended Memory - 1 indicates memory expansion card</span><br /><span class="line">      installed, 0 indicates card not installed</span><br /><span class="line"></span><br /><span class="line">      Bit 2 - Odd/Even - 0 directs even processor addresses to maps 0 and</span><br /><span class="line">      2, odd to maps 1,3. 1 causes processor addresses to sequentially</span><br /><span class="line">      address the bit map. The maps are accessed according to the value in</span><br /><span class="line">      the Map Mask Register.</span><br /></pre>
  
  
  


      </article>

    </section>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-02 09:10:31</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.2.0 (ngdb v1.1.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

