Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 19 18:36:36 2023
| Host         : IMSHAAZ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file snn_rgb_timing_summary_routed.rpt -pb snn_rgb_timing_summary_routed.pb -rpx snn_rgb_timing_summary_routed.rpx -warn_on_violation
| Design       : snn_rgb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1079)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1413)
5. checking no_input_delay (27)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1079)
---------------------------
 There are 1079 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1413)
---------------------------------------------------
 There are 1413 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1441          inf        0.000                      0                 1441           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1441 Endpoints
Min Delay          1441 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vs_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vs_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.754ns  (logic 3.262ns (33.442%)  route 6.492ns (66.558%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDRE                         0.000     0.000 r  vs_out_reg/C
    SLICE_X2Y26          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  vs_out_reg/Q
                         net (fo=1, routed)           6.492     6.970    vs_out_OBUF
    A14                  OBUF (Prop_obuf_I_O)         2.784     9.754 r  vs_out_OBUF_inst/O
                         net (fo=0)                   0.000     9.754    vs_out
    A14                                                               r  vs_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden3/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden3/voltage_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.259ns  (logic 4.658ns (50.306%)  route 4.601ns (49.694%))
  Logic Levels:           21  (CARRY4=17 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE                         0.000     0.000 r  hidden3/sum_reg[7]/C
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hidden3/sum_reg[7]/Q
                         net (fo=6, routed)           1.781     2.259    hidden3/sum[7]
    SLICE_X29Y12         LUT2 (Prop_lut2_I1_O)        0.295     2.554 r  hidden3/voltage2_carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.554    hidden3/voltage2_carry_i_4__1_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.086 r  hidden3/voltage2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.086    hidden3/voltage2_carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.200 r  hidden3/voltage2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    hidden3/voltage2_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.314 r  hidden3/voltage2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.314    hidden3/voltage2_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  hidden3/voltage2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.428    hidden3/voltage2_carry__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 r  hidden3/voltage2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.542    hidden3/voltage2_carry__3_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.656 r  hidden3/voltage2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.656    hidden3/voltage2_carry__4_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.770 r  hidden3/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.770    hidden3/voltage2_carry__5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.083 f  hidden3/voltage2_carry__6/O[3]
                         net (fo=3, routed)           0.993     5.076    hidden3/voltage2__93[31]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.306     5.382 r  hidden3/voltage1_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000     5.382    hidden3/voltage1_carry__2_i_5__3_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.758 r  hidden3/voltage1_carry__2/CO[3]
                         net (fo=64, routed)          1.827     7.585    hidden3/load
    SLICE_X31Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  hidden3/voltage[0]_i_9__2/O
                         net (fo=1, routed)           0.000     7.709    hidden3/voltage[0]_i_9__2_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.241 r  hidden3/voltage_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.241    hidden3/voltage_reg[0]_i_1__2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.355 r  hidden3/voltage_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.355    hidden3/voltage_reg[4]_i_1__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.469 r  hidden3/voltage_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.469    hidden3/voltage_reg[8]_i_1__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  hidden3/voltage_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.583    hidden3/voltage_reg[12]_i_1__2_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.697 r  hidden3/voltage_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.697    hidden3/voltage_reg[16]_i_1__2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.811 r  hidden3/voltage_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.811    hidden3/voltage_reg[20]_i_1__2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  hidden3/voltage_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.925    hidden3/voltage_reg[24]_i_1__2_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.259 r  hidden3/voltage_reg[28]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     9.259    hidden3/voltage_reg[28]_i_1__2_n_6
    SLICE_X31Y19         FDRE                                         r  hidden3/voltage_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden3/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden3/voltage_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.238ns  (logic 4.637ns (50.193%)  route 4.601ns (49.807%))
  Logic Levels:           21  (CARRY4=17 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE                         0.000     0.000 r  hidden3/sum_reg[7]/C
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hidden3/sum_reg[7]/Q
                         net (fo=6, routed)           1.781     2.259    hidden3/sum[7]
    SLICE_X29Y12         LUT2 (Prop_lut2_I1_O)        0.295     2.554 r  hidden3/voltage2_carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.554    hidden3/voltage2_carry_i_4__1_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.086 r  hidden3/voltage2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.086    hidden3/voltage2_carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.200 r  hidden3/voltage2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    hidden3/voltage2_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.314 r  hidden3/voltage2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.314    hidden3/voltage2_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  hidden3/voltage2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.428    hidden3/voltage2_carry__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 r  hidden3/voltage2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.542    hidden3/voltage2_carry__3_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.656 r  hidden3/voltage2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.656    hidden3/voltage2_carry__4_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.770 r  hidden3/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.770    hidden3/voltage2_carry__5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.083 f  hidden3/voltage2_carry__6/O[3]
                         net (fo=3, routed)           0.993     5.076    hidden3/voltage2__93[31]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.306     5.382 r  hidden3/voltage1_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000     5.382    hidden3/voltage1_carry__2_i_5__3_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.758 r  hidden3/voltage1_carry__2/CO[3]
                         net (fo=64, routed)          1.827     7.585    hidden3/load
    SLICE_X31Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  hidden3/voltage[0]_i_9__2/O
                         net (fo=1, routed)           0.000     7.709    hidden3/voltage[0]_i_9__2_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.241 r  hidden3/voltage_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.241    hidden3/voltage_reg[0]_i_1__2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.355 r  hidden3/voltage_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.355    hidden3/voltage_reg[4]_i_1__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.469 r  hidden3/voltage_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.469    hidden3/voltage_reg[8]_i_1__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  hidden3/voltage_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.583    hidden3/voltage_reg[12]_i_1__2_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.697 r  hidden3/voltage_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.697    hidden3/voltage_reg[16]_i_1__2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.811 r  hidden3/voltage_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.811    hidden3/voltage_reg[20]_i_1__2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  hidden3/voltage_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.925    hidden3/voltage_reg[24]_i_1__2_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.238 r  hidden3/voltage_reg[28]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     9.238    hidden3/voltage_reg[28]_i_1__2_n_4
    SLICE_X31Y19         FDRE                                         r  hidden3/voltage_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden3/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden3/voltage_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.164ns  (logic 4.563ns (49.790%)  route 4.601ns (50.209%))
  Logic Levels:           21  (CARRY4=17 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE                         0.000     0.000 r  hidden3/sum_reg[7]/C
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hidden3/sum_reg[7]/Q
                         net (fo=6, routed)           1.781     2.259    hidden3/sum[7]
    SLICE_X29Y12         LUT2 (Prop_lut2_I1_O)        0.295     2.554 r  hidden3/voltage2_carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.554    hidden3/voltage2_carry_i_4__1_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.086 r  hidden3/voltage2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.086    hidden3/voltage2_carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.200 r  hidden3/voltage2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    hidden3/voltage2_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.314 r  hidden3/voltage2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.314    hidden3/voltage2_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  hidden3/voltage2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.428    hidden3/voltage2_carry__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 r  hidden3/voltage2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.542    hidden3/voltage2_carry__3_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.656 r  hidden3/voltage2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.656    hidden3/voltage2_carry__4_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.770 r  hidden3/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.770    hidden3/voltage2_carry__5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.083 f  hidden3/voltage2_carry__6/O[3]
                         net (fo=3, routed)           0.993     5.076    hidden3/voltage2__93[31]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.306     5.382 r  hidden3/voltage1_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000     5.382    hidden3/voltage1_carry__2_i_5__3_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.758 r  hidden3/voltage1_carry__2/CO[3]
                         net (fo=64, routed)          1.827     7.585    hidden3/load
    SLICE_X31Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  hidden3/voltage[0]_i_9__2/O
                         net (fo=1, routed)           0.000     7.709    hidden3/voltage[0]_i_9__2_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.241 r  hidden3/voltage_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.241    hidden3/voltage_reg[0]_i_1__2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.355 r  hidden3/voltage_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.355    hidden3/voltage_reg[4]_i_1__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.469 r  hidden3/voltage_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.469    hidden3/voltage_reg[8]_i_1__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  hidden3/voltage_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.583    hidden3/voltage_reg[12]_i_1__2_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.697 r  hidden3/voltage_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.697    hidden3/voltage_reg[16]_i_1__2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.811 r  hidden3/voltage_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.811    hidden3/voltage_reg[20]_i_1__2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  hidden3/voltage_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.925    hidden3/voltage_reg[24]_i_1__2_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.164 r  hidden3/voltage_reg[28]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     9.164    hidden3/voltage_reg[28]_i_1__2_n_5
    SLICE_X31Y19         FDRE                                         r  hidden3/voltage_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden3/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden3/voltage_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 4.547ns (49.703%)  route 4.601ns (50.297%))
  Logic Levels:           21  (CARRY4=17 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE                         0.000     0.000 r  hidden3/sum_reg[7]/C
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hidden3/sum_reg[7]/Q
                         net (fo=6, routed)           1.781     2.259    hidden3/sum[7]
    SLICE_X29Y12         LUT2 (Prop_lut2_I1_O)        0.295     2.554 r  hidden3/voltage2_carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.554    hidden3/voltage2_carry_i_4__1_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.086 r  hidden3/voltage2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.086    hidden3/voltage2_carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.200 r  hidden3/voltage2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    hidden3/voltage2_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.314 r  hidden3/voltage2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.314    hidden3/voltage2_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  hidden3/voltage2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.428    hidden3/voltage2_carry__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 r  hidden3/voltage2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.542    hidden3/voltage2_carry__3_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.656 r  hidden3/voltage2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.656    hidden3/voltage2_carry__4_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.770 r  hidden3/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.770    hidden3/voltage2_carry__5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.083 f  hidden3/voltage2_carry__6/O[3]
                         net (fo=3, routed)           0.993     5.076    hidden3/voltage2__93[31]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.306     5.382 r  hidden3/voltage1_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000     5.382    hidden3/voltage1_carry__2_i_5__3_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.758 r  hidden3/voltage1_carry__2/CO[3]
                         net (fo=64, routed)          1.827     7.585    hidden3/load
    SLICE_X31Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  hidden3/voltage[0]_i_9__2/O
                         net (fo=1, routed)           0.000     7.709    hidden3/voltage[0]_i_9__2_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.241 r  hidden3/voltage_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.241    hidden3/voltage_reg[0]_i_1__2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.355 r  hidden3/voltage_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.355    hidden3/voltage_reg[4]_i_1__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.469 r  hidden3/voltage_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.469    hidden3/voltage_reg[8]_i_1__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  hidden3/voltage_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.583    hidden3/voltage_reg[12]_i_1__2_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.697 r  hidden3/voltage_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.697    hidden3/voltage_reg[16]_i_1__2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.811 r  hidden3/voltage_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.811    hidden3/voltage_reg[20]_i_1__2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  hidden3/voltage_reg[24]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.925    hidden3/voltage_reg[24]_i_1__2_n_0
    SLICE_X31Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.148 r  hidden3/voltage_reg[28]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     9.148    hidden3/voltage_reg[28]_i_1__2_n_7
    SLICE_X31Y19         FDRE                                         r  hidden3/voltage_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden3/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden3/voltage_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.145ns  (logic 4.544ns (49.686%)  route 4.601ns (50.314%))
  Logic Levels:           20  (CARRY4=16 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE                         0.000     0.000 r  hidden3/sum_reg[7]/C
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hidden3/sum_reg[7]/Q
                         net (fo=6, routed)           1.781     2.259    hidden3/sum[7]
    SLICE_X29Y12         LUT2 (Prop_lut2_I1_O)        0.295     2.554 r  hidden3/voltage2_carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.554    hidden3/voltage2_carry_i_4__1_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.086 r  hidden3/voltage2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.086    hidden3/voltage2_carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.200 r  hidden3/voltage2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    hidden3/voltage2_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.314 r  hidden3/voltage2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.314    hidden3/voltage2_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  hidden3/voltage2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.428    hidden3/voltage2_carry__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 r  hidden3/voltage2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.542    hidden3/voltage2_carry__3_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.656 r  hidden3/voltage2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.656    hidden3/voltage2_carry__4_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.770 r  hidden3/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.770    hidden3/voltage2_carry__5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.083 f  hidden3/voltage2_carry__6/O[3]
                         net (fo=3, routed)           0.993     5.076    hidden3/voltage2__93[31]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.306     5.382 r  hidden3/voltage1_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000     5.382    hidden3/voltage1_carry__2_i_5__3_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.758 r  hidden3/voltage1_carry__2/CO[3]
                         net (fo=64, routed)          1.827     7.585    hidden3/load
    SLICE_X31Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  hidden3/voltage[0]_i_9__2/O
                         net (fo=1, routed)           0.000     7.709    hidden3/voltage[0]_i_9__2_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.241 r  hidden3/voltage_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.241    hidden3/voltage_reg[0]_i_1__2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.355 r  hidden3/voltage_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.355    hidden3/voltage_reg[4]_i_1__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.469 r  hidden3/voltage_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.469    hidden3/voltage_reg[8]_i_1__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  hidden3/voltage_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.583    hidden3/voltage_reg[12]_i_1__2_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.697 r  hidden3/voltage_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.697    hidden3/voltage_reg[16]_i_1__2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.811 r  hidden3/voltage_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.811    hidden3/voltage_reg[20]_i_1__2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.145 r  hidden3/voltage_reg[24]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     9.145    hidden3/voltage_reg[24]_i_1__2_n_6
    SLICE_X31Y18         FDRE                                         r  hidden3/voltage_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden3/sum_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden3/voltage_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.124ns  (logic 4.523ns (49.570%)  route 4.601ns (50.430%))
  Logic Levels:           20  (CARRY4=16 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE                         0.000     0.000 r  hidden3/sum_reg[7]/C
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.478     0.478 r  hidden3/sum_reg[7]/Q
                         net (fo=6, routed)           1.781     2.259    hidden3/sum[7]
    SLICE_X29Y12         LUT2 (Prop_lut2_I1_O)        0.295     2.554 r  hidden3/voltage2_carry_i_4__1/O
                         net (fo=1, routed)           0.000     2.554    hidden3/voltage2_carry_i_4__1_n_0
    SLICE_X29Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.086 r  hidden3/voltage2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.086    hidden3/voltage2_carry_n_0
    SLICE_X29Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.200 r  hidden3/voltage2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.200    hidden3/voltage2_carry__0_n_0
    SLICE_X29Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.314 r  hidden3/voltage2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.314    hidden3/voltage2_carry__1_n_0
    SLICE_X29Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.428 r  hidden3/voltage2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.428    hidden3/voltage2_carry__2_n_0
    SLICE_X29Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.542 r  hidden3/voltage2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.542    hidden3/voltage2_carry__3_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.656 r  hidden3/voltage2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.656    hidden3/voltage2_carry__4_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.770 r  hidden3/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.770    hidden3/voltage2_carry__5_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.083 f  hidden3/voltage2_carry__6/O[3]
                         net (fo=3, routed)           0.993     5.076    hidden3/voltage2__93[31]
    SLICE_X30Y17         LUT2 (Prop_lut2_I1_O)        0.306     5.382 r  hidden3/voltage1_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000     5.382    hidden3/voltage1_carry__2_i_5__3_n_0
    SLICE_X30Y17         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.758 r  hidden3/voltage1_carry__2/CO[3]
                         net (fo=64, routed)          1.827     7.585    hidden3/load
    SLICE_X31Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.709 r  hidden3/voltage[0]_i_9__2/O
                         net (fo=1, routed)           0.000     7.709    hidden3/voltage[0]_i_9__2_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.241 r  hidden3/voltage_reg[0]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.241    hidden3/voltage_reg[0]_i_1__2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.355 r  hidden3/voltage_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.355    hidden3/voltage_reg[4]_i_1__2_n_0
    SLICE_X31Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.469 r  hidden3/voltage_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.469    hidden3/voltage_reg[8]_i_1__2_n_0
    SLICE_X31Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.583 r  hidden3/voltage_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.583    hidden3/voltage_reg[12]_i_1__2_n_0
    SLICE_X31Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.697 r  hidden3/voltage_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.697    hidden3/voltage_reg[16]_i_1__2_n_0
    SLICE_X31Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.811 r  hidden3/voltage_reg[20]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.811    hidden3/voltage_reg[20]_i_1__2_n_0
    SLICE_X31Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.124 r  hidden3/voltage_reg[24]_i_1__2/O[3]
                         net (fo=1, routed)           0.000     9.124    hidden3/voltage_reg[24]_i_1__2_n_4
    SLICE_X31Y18         FDRE                                         r  hidden3/voltage_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden5/sum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden5/voltage_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.112ns  (logic 4.643ns (50.952%)  route 4.469ns (49.048%))
  Logic Levels:           21  (CARRY4=17 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE                         0.000     0.000 r  hidden5/sum_reg[1]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hidden5/sum_reg[1]/Q
                         net (fo=3, routed)           1.117     1.536    hidden5/sum[1]
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.299     1.835 r  hidden5/voltage2_carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.835    hidden5/voltage2_carry_i_3__3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.368 r  hidden5/voltage2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.368    hidden5/voltage2_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.485 r  hidden5/voltage2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.485    hidden5/voltage2_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.602 r  hidden5/voltage2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.602    hidden5/voltage2_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.719 r  hidden5/voltage2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.719    hidden5/voltage2_carry__2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.836 r  hidden5/voltage2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.836    hidden5/voltage2_carry__3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.953 r  hidden5/voltage2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.953    hidden5/voltage2_carry__4_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.070 r  hidden5/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.070    hidden5/voltage2_carry__5_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.385 f  hidden5/voltage2_carry__6/O[3]
                         net (fo=3, routed)           0.987     4.372    hidden5/voltage2__93[31]
    SLICE_X14Y8          LUT2 (Prop_lut2_I1_O)        0.307     4.679 r  hidden5/voltage1_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     4.679    hidden5/voltage1_carry__2_i_5__2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.055 r  hidden5/voltage1_carry__2/CO[3]
                         net (fo=64, routed)          2.365     7.420    hidden5/load
    SLICE_X11Y3          LUT4 (Prop_lut4_I2_O)        0.124     7.544 r  hidden5/voltage[0]_i_8__4/O
                         net (fo=1, routed)           0.000     7.544    hidden5/voltage[0]_i_8__4_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.094 r  hidden5/voltage_reg[0]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.094    hidden5/voltage_reg[0]_i_1__4_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.208 r  hidden5/voltage_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.208    hidden5/voltage_reg[4]_i_1__4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.322 r  hidden5/voltage_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.322    hidden5/voltage_reg[8]_i_1__4_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.436 r  hidden5/voltage_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.436    hidden5/voltage_reg[12]_i_1__4_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  hidden5/voltage_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.550    hidden5/voltage_reg[16]_i_1__4_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.664 r  hidden5/voltage_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.664    hidden5/voltage_reg[20]_i_1__4_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.778 r  hidden5/voltage_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.778    hidden5/voltage_reg[24]_i_1__4_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.112 r  hidden5/voltage_reg[28]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     9.112    hidden5/voltage_reg[28]_i_1__4_n_6
    SLICE_X11Y10         FDRE                                         r  hidden5/voltage_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden5/sum_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden5/voltage_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.091ns  (logic 4.622ns (50.839%)  route 4.469ns (49.161%))
  Logic Levels:           21  (CARRY4=17 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y4           FDRE                         0.000     0.000 r  hidden5/sum_reg[1]/C
    SLICE_X9Y4           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  hidden5/sum_reg[1]/Q
                         net (fo=3, routed)           1.117     1.536    hidden5/sum[1]
    SLICE_X12Y3          LUT2 (Prop_lut2_I1_O)        0.299     1.835 r  hidden5/voltage2_carry_i_3__3/O
                         net (fo=1, routed)           0.000     1.835    hidden5/voltage2_carry_i_3__3_n_0
    SLICE_X12Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.368 r  hidden5/voltage2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.368    hidden5/voltage2_carry_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.485 r  hidden5/voltage2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.485    hidden5/voltage2_carry__0_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.602 r  hidden5/voltage2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.602    hidden5/voltage2_carry__1_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.719 r  hidden5/voltage2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.719    hidden5/voltage2_carry__2_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.836 r  hidden5/voltage2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.836    hidden5/voltage2_carry__3_n_0
    SLICE_X12Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.953 r  hidden5/voltage2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     2.953    hidden5/voltage2_carry__4_n_0
    SLICE_X12Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.070 r  hidden5/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.070    hidden5/voltage2_carry__5_n_0
    SLICE_X12Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.385 f  hidden5/voltage2_carry__6/O[3]
                         net (fo=3, routed)           0.987     4.372    hidden5/voltage2__93[31]
    SLICE_X14Y8          LUT2 (Prop_lut2_I1_O)        0.307     4.679 r  hidden5/voltage1_carry__2_i_5__2/O
                         net (fo=1, routed)           0.000     4.679    hidden5/voltage1_carry__2_i_5__2_n_0
    SLICE_X14Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     5.055 r  hidden5/voltage1_carry__2/CO[3]
                         net (fo=64, routed)          2.365     7.420    hidden5/load
    SLICE_X11Y3          LUT4 (Prop_lut4_I2_O)        0.124     7.544 r  hidden5/voltage[0]_i_8__4/O
                         net (fo=1, routed)           0.000     7.544    hidden5/voltage[0]_i_8__4_n_0
    SLICE_X11Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.094 r  hidden5/voltage_reg[0]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.094    hidden5/voltage_reg[0]_i_1__4_n_0
    SLICE_X11Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.208 r  hidden5/voltage_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.208    hidden5/voltage_reg[4]_i_1__4_n_0
    SLICE_X11Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.322 r  hidden5/voltage_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.322    hidden5/voltage_reg[8]_i_1__4_n_0
    SLICE_X11Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.436 r  hidden5/voltage_reg[12]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.436    hidden5/voltage_reg[12]_i_1__4_n_0
    SLICE_X11Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.550 r  hidden5/voltage_reg[16]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.550    hidden5/voltage_reg[16]_i_1__4_n_0
    SLICE_X11Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.664 r  hidden5/voltage_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.664    hidden5/voltage_reg[20]_i_1__4_n_0
    SLICE_X11Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.778 r  hidden5/voltage_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     8.778    hidden5/voltage_reg[24]_i_1__4_n_0
    SLICE_X11Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.091 r  hidden5/voltage_reg[28]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     9.091    hidden5/voltage_reg[28]_i_1__4_n_4
    SLICE_X11Y10         FDRE                                         r  hidden5/voltage_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden6/sum_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden6/voltage_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.085ns  (logic 4.210ns (46.341%)  route 4.875ns (53.659%))
  Logic Levels:           21  (CARRY4=17 FDRE=1 LUT2=2 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE                         0.000     0.000 r  hidden6/sum_reg[6]/C
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  hidden6/sum_reg[6]/Q
                         net (fo=9, routed)           1.767     2.223    hidden6/sum_reg[6]_0[0]
    SLICE_X13Y11         LUT2 (Prop_lut2_I1_O)        0.124     2.347 r  hidden6/voltage2_carry_i_1__4/O
                         net (fo=1, routed)           0.000     2.347    hidden6/voltage2_carry_i_1__4_n_0
    SLICE_X13Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.748 r  hidden6/voltage2_carry/CO[3]
                         net (fo=1, routed)           0.000     2.748    hidden6/voltage2_carry_n_0
    SLICE_X13Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.862 r  hidden6/voltage2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.862    hidden6/voltage2_carry__0_n_0
    SLICE_X13Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.976 r  hidden6/voltage2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.976    hidden6/voltage2_carry__1_n_0
    SLICE_X13Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.090 r  hidden6/voltage2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.090    hidden6/voltage2_carry__2_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.204 r  hidden6/voltage2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     3.204    hidden6/voltage2_carry__3_n_0
    SLICE_X13Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.318 r  hidden6/voltage2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     3.318    hidden6/voltage2_carry__4_n_0
    SLICE_X13Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.432 r  hidden6/voltage2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     3.432    hidden6/voltage2_carry__5_n_0
    SLICE_X13Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.745 f  hidden6/voltage2_carry__6/O[3]
                         net (fo=3, routed)           1.272     5.017    hidden6/voltage2__91[31]
    SLICE_X11Y15         LUT2 (Prop_lut2_I1_O)        0.306     5.323 r  hidden6/voltage1_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000     5.323    hidden6/voltage1_carry__2_i_5__1_n_0
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.724 r  hidden6/voltage1_carry__2/CO[3]
                         net (fo=62, routed)          1.836     7.560    hidden6/load
    SLICE_X12Y11         LUT4 (Prop_lut4_I2_O)        0.124     7.684 r  hidden6/voltage[0]_i_5/O
                         net (fo=1, routed)           0.000     7.684    hidden6/voltage[0]_i_5_n_0
    SLICE_X12Y11         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.060 r  hidden6/voltage_reg[0]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.060    hidden6/voltage_reg[0]_i_1__5_n_0
    SLICE_X12Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.177 r  hidden6/voltage_reg[4]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.177    hidden6/voltage_reg[4]_i_1__5_n_0
    SLICE_X12Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.294 r  hidden6/voltage_reg[8]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.294    hidden6/voltage_reg[8]_i_1__5_n_0
    SLICE_X12Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.411 r  hidden6/voltage_reg[12]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.411    hidden6/voltage_reg[12]_i_1__5_n_0
    SLICE_X12Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.528 r  hidden6/voltage_reg[16]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.528    hidden6/voltage_reg[16]_i_1__5_n_0
    SLICE_X12Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.645 r  hidden6/voltage_reg[20]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.645    hidden6/voltage_reg[20]_i_1__5_n_0
    SLICE_X12Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.762 r  hidden6/voltage_reg[24]_i_1__5/CO[3]
                         net (fo=1, routed)           0.000     8.762    hidden6/voltage_reg[24]_i_1__5_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.085 r  hidden6/voltage_reg[28]_i_1__5/O[1]
                         net (fo=1, routed)           0.000     9.085    hidden6/voltage_reg[28]_i_1__5_n_6
    SLICE_X12Y18         FDRE                                         r  hidden6/voltage_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hidden5/tmp_sum_b_0_1_2_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden5/sum_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  hidden5/tmp_sum_b_0_1_2_reg[12]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hidden5/tmp_sum_b_0_1_2_reg[12]/Q
                         net (fo=1, routed)           0.056     0.197    hidden5/tmp_sum_b_0_1_2[12]
    SLICE_X9Y7           FDRE                                         r  hidden5/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden5/tmp_sum_b_0_1_2_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden5/sum_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  hidden5/tmp_sum_b_0_1_2_reg[13]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hidden5/tmp_sum_b_0_1_2_reg[13]/Q
                         net (fo=1, routed)           0.056     0.197    hidden5/tmp_sum_b_0_1_2[13]
    SLICE_X9Y7           FDRE                                         r  hidden5/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden5/tmp_sum_b_0_1_2_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden5/sum_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  hidden5/tmp_sum_b_0_1_2_reg[14]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hidden5/tmp_sum_b_0_1_2_reg[14]/Q
                         net (fo=1, routed)           0.056     0.197    hidden5/tmp_sum_b_0_1_2[14]
    SLICE_X9Y7           FDRE                                         r  hidden5/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden5/tmp_sum_b_0_1_2_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden5/sum_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE                         0.000     0.000 r  hidden5/tmp_sum_b_0_1_2_reg[15]/C
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hidden5/tmp_sum_b_0_1_2_reg[15]/Q
                         net (fo=1, routed)           0.056     0.197    hidden5/tmp_sum_b_0_1_2[15]
    SLICE_X9Y7           FDRE                                         r  hidden5/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden5/tmp_sum_b_0_1_2_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden5/sum_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  hidden5/tmp_sum_b_0_1_2_reg[28]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hidden5/tmp_sum_b_0_1_2_reg[28]/Q
                         net (fo=1, routed)           0.056     0.197    hidden5/tmp_sum_b_0_1_2[28]
    SLICE_X9Y11          FDRE                                         r  hidden5/sum_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden2/tmp_sum_b_0_1_2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden2/sum_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  hidden2/tmp_sum_b_0_1_2_reg[3]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  hidden2/tmp_sum_b_0_1_2_reg[3]/Q
                         net (fo=1, routed)           0.056     0.220    hidden2/tmp_sum_b_0_1_2[3]
    SLICE_X8Y9           FDRE                                         r  hidden2/sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden2/tmp_sum_b_0_1_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden2/sum_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  hidden2/tmp_sum_b_0_1_2_reg[4]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  hidden2/tmp_sum_b_0_1_2_reg[4]/Q
                         net (fo=1, routed)           0.056     0.220    hidden2/tmp_sum_b_0_1_2[4]
    SLICE_X8Y9           FDRE                                         r  hidden2/sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden2/tmp_sum_b_0_1_2_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden2/sum_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  hidden2/tmp_sum_b_0_1_2_reg[5]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  hidden2/tmp_sum_b_0_1_2_reg[5]/Q
                         net (fo=1, routed)           0.056     0.220    hidden2/tmp_sum_b_0_1_2[5]
    SLICE_X8Y9           FDRE                                         r  hidden2/sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden2/tmp_sum_b_0_1_2_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden2/sum_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE                         0.000     0.000 r  hidden2/tmp_sum_b_0_1_2_reg[6]/C
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  hidden2/tmp_sum_b_0_1_2_reg[6]/Q
                         net (fo=1, routed)           0.056     0.220    hidden2/tmp_sum_b_0_1_2[6]
    SLICE_X8Y9           FDRE                                         r  hidden2/sum_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hidden3/tmp_sum_b_0_1_2_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hidden3/sum_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.226ns  (logic 0.141ns (62.408%)  route 0.085ns (37.592%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y13         FDRE                         0.000     0.000 r  hidden3/tmp_sum_b_0_1_2_reg[14]/C
    SLICE_X28Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hidden3/tmp_sum_b_0_1_2_reg[14]/Q
                         net (fo=1, routed)           0.085     0.226    hidden3/tmp_sum_b_0_1_2[14]
    SLICE_X29Y13         FDRE                                         r  hidden3/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------





