$date
	Fri Mar 23 11:39:10 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0047 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0047 $end
$var wire 1 " t1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1"
1!
#17
0"
#24
1"
0!
#29
0"
#36
1"
1!
#41
0"
#48
1"
0!
#53
0"
#60
1"
1!
#65
0"
#72
1"
0!
#77
0"
#84
1"
1!
#89
0"
#96
1"
0!
#101
0"
#108
1"
1!
#113
0"
#120
1"
0!
#125
0"
#132
1"
1!
#137
0"
#144
1"
0!
#149
0"
#156
1"
1!
#161
0"
#168
1"
0!
#173
0"
#180
1"
1!
#185
0"
#192
1"
0!
#197
0"
#204
1"
1!
#209
0"
#216
1"
0!
#221
0"
#228
1"
1!
#233
0"
#240
1"
0!
#245
0"
#252
1"
1!
#257
0"
#264
1"
0!
#269
0"
#276
1"
1!
#281
0"
#288
1"
0!
#293
0"
#300
1"
1!
