{"Source Block": ["verilog-ethernet/rtl/eth_axis_rx_64.v@97:107@HdlIdDef", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_axis_rx_64.v@95:105", "reg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/udp_ip_rx.v@158:168", "reg store_udp_checksum_1;\nreg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [7:0] last_word_data_reg = 0;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@88:98", "// datapath control signals\nreg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@93:103", "reg store_hdr_word_1;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@116:126", "reg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [63:0] output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_axis_tx_64.v@96:106", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@115:125", "\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@115:125", "reg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@104:114", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@89:99", "reg store_eth_hdr;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@93:103", "reg store_hdr_word_1;\n\nreg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_tx.v@90:100", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [47:0] eth_dest_mac_reg = 0;\nreg [47:0] eth_src_mac_reg = 0;\nreg [15:0] eth_type_reg = 0;\n\nreg input_eth_hdr_ready_reg = 0, input_eth_hdr_ready_next;\nreg input_eth_payload_tready_reg = 0, input_eth_payload_tready_next;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@117:127", "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\nreg [7:0]  output_eth_payload_tdata_int;\nreg        output_eth_payload_tvalid_int;\nreg        output_eth_payload_tready_int = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@107:117", "reg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@100:110", "reg store_eth_src_mac_4;\nreg store_eth_src_mac_5;\nreg store_eth_type_0;\nreg store_eth_type_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@104:114", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@97:107", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@102:112", "reg store_eth_type_0;\nreg store_eth_type_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@95:105", "reg flush_save;\nreg transfer_in_save;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@105:115", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@99:109", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n"], ["verilog-ethernet/rtl/eth_axis_rx_64.v@98:108", "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@113:123", "reg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/udp_ip_rx_64.v@154:164", "reg store_last_word;\n\nreg [15:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg [63:0] last_word_data_reg = 0;\nreg [7:0] last_word_keep_reg = 0;\n\nreg output_udp_hdr_valid_reg = 0, output_udp_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@112:122", "reg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@102:112", "reg store_eth_type_0;\nreg store_eth_type_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@113:123", "reg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@114:124", "reg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@112:122", "reg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/arp_eth_tx.v@114:124", "\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@100:110", "reg store_eth_src_mac_4;\nreg store_eth_src_mac_5;\nreg store_eth_type_0;\nreg store_eth_type_1;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\n"], ["verilog-ethernet/rtl/eth_axis_rx.v@106:116", "\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\nreg error_header_early_termination_reg = 0, error_header_early_termination_next;\n\n"], ["verilog-ethernet/rtl/arp_eth_tx_64.v@113:123", "reg [47:0] arp_tha_reg = 0;\nreg [31:0] arp_tpa_reg = 0;\n\nreg input_frame_ready_reg = 0, input_frame_ready_next;\n\nreg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\nreg [47:0] output_eth_dest_mac_reg = 0;\nreg [47:0] output_eth_src_mac_reg = 0;\nreg [15:0] output_eth_type_reg = 0;\n\nreg busy_reg = 0;\n"]], "Diff Content": {"Delete": [[102, "reg output_eth_hdr_valid_reg = 0, output_eth_hdr_valid_next;\n"]], "Add": []}}