// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xaesencrypt_topfunction.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XAesencrypt_topfunction_CfgInitialize(XAesencrypt_topfunction *InstancePtr, XAesencrypt_topfunction_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Control_BaseAddress = ConfigPtr->Control_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XAesencrypt_topfunction_Start(XAesencrypt_topfunction *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAesencrypt_topfunction_ReadReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_AP_CTRL) & 0x80;
    XAesencrypt_topfunction_WriteReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_AP_CTRL, Data | 0x01);
}

u32 XAesencrypt_topfunction_IsDone(XAesencrypt_topfunction *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAesencrypt_topfunction_ReadReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XAesencrypt_topfunction_IsIdle(XAesencrypt_topfunction *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAesencrypt_topfunction_ReadReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XAesencrypt_topfunction_IsReady(XAesencrypt_topfunction *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XAesencrypt_topfunction_ReadReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XAesencrypt_topfunction_EnableAutoRestart(XAesencrypt_topfunction *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAesencrypt_topfunction_WriteReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_AP_CTRL, 0x80);
}

void XAesencrypt_topfunction_DisableAutoRestart(XAesencrypt_topfunction *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAesencrypt_topfunction_WriteReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_AP_CTRL, 0);
}

void XAesencrypt_topfunction_InterruptGlobalEnable(XAesencrypt_topfunction *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAesencrypt_topfunction_WriteReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_GIE, 1);
}

void XAesencrypt_topfunction_InterruptGlobalDisable(XAesencrypt_topfunction *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAesencrypt_topfunction_WriteReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_GIE, 0);
}

void XAesencrypt_topfunction_InterruptEnable(XAesencrypt_topfunction *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAesencrypt_topfunction_ReadReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_IER);
    XAesencrypt_topfunction_WriteReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_IER, Register | Mask);
}

void XAesencrypt_topfunction_InterruptDisable(XAesencrypt_topfunction *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XAesencrypt_topfunction_ReadReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_IER);
    XAesencrypt_topfunction_WriteReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_IER, Register & (~Mask));
}

void XAesencrypt_topfunction_InterruptClear(XAesencrypt_topfunction *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XAesencrypt_topfunction_WriteReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_ISR, Mask);
}

u32 XAesencrypt_topfunction_InterruptGetEnabled(XAesencrypt_topfunction *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAesencrypt_topfunction_ReadReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_IER);
}

u32 XAesencrypt_topfunction_InterruptGetStatus(XAesencrypt_topfunction *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XAesencrypt_topfunction_ReadReg(InstancePtr->Control_BaseAddress, XAESENCRYPT_TOPFUNCTION_CONTROL_ADDR_ISR);
}

