## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


C:\Users\chunt\Desktop\ELEN226\final\impl\final\bigger_II\impl\verilog>A:/Xilinx/Vivado/2018.2/bin/vivado  -notrace -mode batch -source run_vivado.tcl   || exit $? 

****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Tue Dec  3 11:21:14 2019] Launched synth_1...
Run output will be captured here: C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/synth_1/runme.log
[Tue Dec  3 11:21:14 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log CNN.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CNN.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CNN.tcl -notrace
Command: synth_design -top CNN -part xc7k325tffg676-2 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 38644 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 417.277 ; gain = 104.965
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CNN' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN.v:12]
INFO: [Synth 8-6157] synthesizing module 'CNN_mean_removed_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mean_removed_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mean_removed_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mean_removed_V_memcore.v:66]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1568 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mean_removed_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mean_removed_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1568 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mean_removed_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mean_removed_V_memcore_ram' (1#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mean_removed_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mean_removed_V_memcore' (2#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mean_removed_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mean_removed_V' (3#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mean_removed_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_0_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_0_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 60 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_0_V_memcore.v:66]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 60 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 60 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_0_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_0_V_memcore_ram' (4#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_0_V_memcore' (5#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_0_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_0_V' (6#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_conv_0_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_conv_0_V.v:11]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 112 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_conv_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_conv_0_V_memcore.v:66]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 224 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_conv_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_conv_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 224 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_conv_0_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_conv_0_V_memcore_ram' (7#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_conv_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_conv_0_V_memcore' (8#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_conv_0_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_conv_0_V' (9#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_conv_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_batchnorm_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_batchnorm_V.v:11]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_batchnorm_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_batchnorm_V_memcore.v:66]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 1568 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_batchnorm_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_batchnorm_V_memcore.v:9]
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1568 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_batchnorm_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_batchnorm_V_memcore_ram' (10#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_batchnorm_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_batchnorm_V_memcore' (11#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_batchnorm_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_batchnorm_V' (12#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_batchnorm_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_ReLU_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_ReLU_V.v:11]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_ReLU_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_ReLU_V_memcore.v:58]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_ReLU_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_ReLU_V_memcore.v:9]
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_ReLU_V_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'CNN_ReLU_V_memcore_ram' (13#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_ReLU_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_ReLU_V_memcore' (14#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_ReLU_V_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'CNN_ReLU_V' (15#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_ReLU_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_maxpool_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_maxpool_V.v:11]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 196 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_maxpool_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_maxpool_V_memcore.v:66]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 392 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_maxpool_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_maxpool_V_memcore.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 392 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_maxpool_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_maxpool_V_memcore_ram' (16#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_maxpool_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_maxpool_V_memcore' (17#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_maxpool_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_maxpool_V' (18#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_maxpool_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_L2_0_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_L2_0_V.v:11]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_L2_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_L2_0_V_memcore.v:62]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_L2_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_L2_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_L2_0_V_memcore.v:26]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_L2_0_V_memcore_ram' (19#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_L2_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_L2_0_V_memcore' (20#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_L2_0_V_memcore.v:62]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_L2_0_V' (21#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_padded_L2_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_L2_hbi' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_hbi.v:11]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 980 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_L2_hbi_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_hbi_memcore.v:58]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 980 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_L2_hbi_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_hbi_memcore.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 980 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_hbi_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_L2_hbi_memcore_ram' (22#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_hbi_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_L2_hbi_memcore' (23#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_hbi_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_L2_hbi' (24#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_hbi.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_L2_ibs' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_ibs.v:11]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_L2_ibs_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_ibs_memcore.v:58]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_L2_ibs_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_ibs_memcore.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 784 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_ibs_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_L2_ibs_memcore_ram' (25#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_ibs_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_L2_ibs_memcore' (26#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_ibs_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_L2_ibs' (27#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_resampled_L2_ibs.v:11]
INFO: [Synth 8-6157] synthesizing module 'zero_mean_1chan64' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/zero_mean_1chan64.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/zero_mean_1chan64.v:207]
INFO: [Synth 8-6155] done synthesizing module 'zero_mean_1chan64' (28#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/zero_mean_1chan64.v:10]
INFO: [Synth 8-6157] synthesizing module 'efficient_pad_n_1cha' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:10]
	Parameter ap_ST_fsm_state1 bound to: 8'b00000001 
	Parameter ap_ST_fsm_state2 bound to: 8'b00000010 
	Parameter ap_ST_fsm_state3 bound to: 8'b00000100 
	Parameter ap_ST_fsm_state4 bound to: 8'b00001000 
	Parameter ap_ST_fsm_state5 bound to: 8'b00010000 
	Parameter ap_ST_fsm_state6 bound to: 8'b00100000 
	Parameter ap_ST_fsm_state7 bound to: 8'b01000000 
	Parameter ap_ST_fsm_state8 bound to: 8'b10000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:381]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:1559]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:1561]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:1563]
INFO: [Synth 8-6155] done synthesizing module 'efficient_pad_n_1cha' (29#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:10]
INFO: [Synth 8-6157] synthesizing module 'resample' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b000010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 6'b000100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 6'b010000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:369]
INFO: [Synth 8-6157] synthesizing module 'CNN_mux_1532_18_2_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mux_1532_18_2_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 18 - type: integer 
	Parameter din11_WIDTH bound to: 18 - type: integer 
	Parameter din12_WIDTH bound to: 18 - type: integer 
	Parameter din13_WIDTH bound to: 18 - type: integer 
	Parameter din14_WIDTH bound to: 18 - type: integer 
	Parameter din15_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sel16_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mux_1532_18_2_1.v:194]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mux_1532_18_2_1' (30#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mux_1532_18_2_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:2312]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:2318]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:2320]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:2324]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:2392]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'resample' (31#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_3x3_1chan_rev' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:238]
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_mul_18s_1bkb' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mul_mul_18s_1bkb.v:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_mul_18s_1bkb_DSP48_0' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mul_mul_18s_1bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_mul_18s_1bkb_DSP48_0' (32#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mul_mul_18s_1bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_mul_18s_1bkb' (33#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mul_mul_18s_1bkb.v:26]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_18cud' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 35 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_18cud_DSP48_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_18cud_DSP48_1' (34#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_18cud' (35#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:44]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1887]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_3x3_1chan_rev' (36#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_norm' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/batch_norm.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/batch_norm.v:114]
INFO: [Synth 8-6157] synthesizing module 'CNN_mux_732_25_2_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mux_732_25_2_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter din3_WIDTH bound to: 25 - type: integer 
	Parameter din4_WIDTH bound to: 25 - type: integer 
	Parameter din5_WIDTH bound to: 25 - type: integer 
	Parameter din6_WIDTH bound to: 25 - type: integer 
	Parameter din7_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element sel16_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mux_732_25_2_1.v:164]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mux_732_25_2_1' (37#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mux_732_25_2_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_25dEe' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_25dEe.v:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_25dEe_DSP48_2' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_25dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_25dEe_DSP48_2' (38#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_25dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_25dEe' (39#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_25dEe.v:44]
INFO: [Synth 8-6155] done synthesizing module 'batch_norm' (40#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/batch_norm.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/relu.v:10]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/relu.v:56]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/relu.v:242]
INFO: [Synth 8-6155] done synthesizing module 'relu' (41#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/relu.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_1chan' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:67]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:388]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:390]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:394]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:396]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:410]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_1chan' (42#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:10]
INFO: [Synth 8-6157] synthesizing module 'pad_for_conv2' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 7'b0000001 
	Parameter ap_ST_fsm_state2 bound to: 7'b0000010 
	Parameter ap_ST_fsm_state3 bound to: 7'b0000100 
	Parameter ap_ST_fsm_state4 bound to: 7'b0001000 
	Parameter ap_ST_fsm_state5 bound to: 7'b0010000 
	Parameter ap_ST_fsm_state6 bound to: 7'b0100000 
	Parameter ap_ST_fsm_state7 bound to: 7'b1000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:138]
INFO: [Synth 8-6155] done synthesizing module 'pad_for_conv2' (43#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:10]
INFO: [Synth 8-6157] synthesizing module 'resample_for_conv2' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:83]
INFO: [Synth 8-6157] synthesizing module 'CNN_urem_4ns_4ns_eOg' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_urem_4ns_4ns_eOg.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 8 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_urem_4ns_4ns_eOg_div' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_urem_4ns_4ns_eOg.v:70]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_urem_4ns_4ns_eOg_div_u' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_urem_4ns_4ns_eOg.v:10]
	Parameter in0_WIDTH bound to: 4 - type: integer 
	Parameter in1_WIDTH bound to: 4 - type: integer 
	Parameter out_WIDTH bound to: 4 - type: integer 
	Parameter cal_WIDTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[3].divisor_tmp_reg[4] was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_urem_4ns_4ns_eOg.v:54]
INFO: [Synth 8-6155] done synthesizing module 'CNN_urem_4ns_4ns_eOg_div_u' (44#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_urem_4ns_4ns_eOg.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_urem_4ns_4ns_eOg_div' (45#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_urem_4ns_4ns_eOg.v:70]
INFO: [Synth 8-6155] done synthesizing module 'CNN_urem_4ns_4ns_eOg' (46#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_urem_4ns_4ns_eOg.v:131]
INFO: [Synth 8-6157] synthesizing module 'CNN_mux_432_25_1_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mux_432_25_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter din3_WIDTH bound to: 25 - type: integer 
	Parameter din4_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CNN_mux_432_25_1_1' (47#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mux_432_25_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_9nfYi' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_9nfYi.v:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 9 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_9nfYi_DSP48_3' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_9nfYi.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_9nfYi_DSP48_3' (48#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_9nfYi.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_9nfYi' (49#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_9nfYi.v:44]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1116]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1120]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1124]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1130]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1132]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1134]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1136]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1140]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1142]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1144]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1146]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1150]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1154]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1158]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:1164]
INFO: [Synth 8-6155] done synthesizing module 'resample_for_conv2' (50#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_3x3_4chan_rev' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 4'b0010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 4'b0100 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:230]
INFO: [Synth 8-6157] synthesizing module 'CNN_mux_42_48_1_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mux_42_48_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 48 - type: integer 
	Parameter din1_WIDTH bound to: 48 - type: integer 
	Parameter din2_WIDTH bound to: 48 - type: integer 
	Parameter din3_WIDTH bound to: 48 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CNN_mux_42_48_1_1' (51#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mux_42_48_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_mul_18s_2g8j' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mul_mul_18s_2g8j.v:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_mul_18s_2g8j_DSP48_4' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mul_mul_18s_2g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_mul_18s_2g8j_DSP48_4' (52#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mul_mul_18s_2g8j.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_mul_18s_2g8j' (53#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mul_mul_18s_2g8j.v:26]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:1526]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:1532]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:1580]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:1588]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:1672]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:1676]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_3x3_4chan_rev' (54#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w18_d4_A' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w18_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w18_d4_A_shiftReg' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w18_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w18_d4_A_shiftReg' (55#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w18_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w18_d4_A' (56#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w18_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w48_d4_A' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w48_d4_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'fifo_w48_d4_A_shiftReg' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w48_d4_A.v:11]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w48_d4_A_shiftReg' (57#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w48_d4_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w48_d4_A' (58#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w48_d4_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w18_d5_A' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w18_d5_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6157] synthesizing module 'fifo_w18_d5_A_shiftReg' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w18_d5_A.v:11]
	Parameter DATA_WIDTH bound to: 18 - type: integer 
	Parameter ADDR_WIDTH bound to: 3 - type: integer 
	Parameter DEPTH bound to: 4'b0101 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w18_d5_A_shiftReg' (59#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w18_d5_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w18_d5_A' (60#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w18_d5_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'fifo_w48_d10_A' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w48_d10_A.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6157] synthesizing module 'fifo_w48_d10_A_shiftReg' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w48_d10_A.v:11]
	Parameter DATA_WIDTH bound to: 48 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter DEPTH bound to: 5'b01010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w48_d10_A_shiftReg' (61#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w48_d10_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fifo_w48_d10_A' (62#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w48_d10_A.v:45]
WARNING: [Synth 8-6014] Unused sequential element conv2d_3x3_4chan_rev_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN.v:4005]
WARNING: [Synth 8-6014] Unused sequential element zero_mean_1chan64_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN.v:4013]
INFO: [Synth 8-6155] done synthesizing module 'CNN' (63#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN.v:12]
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_address1[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_address1[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_address1[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_address1[6] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_address1[5] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_address1[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_address1[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_address1[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_address1[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_address1[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_ce1 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[13] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[12] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[11] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[10] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_V_we1 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_address1[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_address1[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_address1[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_address1[6] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_address1[5] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_address1[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_address1[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_address1[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_address1[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_address1[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_ce1 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[13] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[12] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[11] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[10] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port means_V_we1 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port conv_kernel_L2_0_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port conv_kernel_L2_0_V_d0[16] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design CNN_mul_mul_18s_2g8j_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design CNN_mac_muladd_9nfYi_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[31]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[30]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[29]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[28]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[27]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[26]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[25]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[24]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[23]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[22]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[21]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[20]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[19]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[18]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[17]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[16]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[15]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[14]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[13]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[12]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[11]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[10]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[9]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[8]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[7]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[6]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[5]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[4]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[3]
WARNING: [Synth 8-3331] design CNN_mux_432_25_1_1 has unconnected port din4[2]
WARNING: [Synth 8-3331] design CNN_urem_4ns_4ns_eOg_div_u has unconnected port reset
WARNING: [Synth 8-3331] design CNN_mac_muladd_25dEe_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[31]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[30]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[29]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[28]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[27]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[26]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[25]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[24]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[23]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[22]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[21]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[20]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[19]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[18]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[17]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[16]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[15]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[14]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[13]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[12]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[11]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[10]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[9]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[8]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[7]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[6]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[5]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[4]
WARNING: [Synth 8-3331] design CNN_mux_732_25_2_1 has unconnected port din7[3]
WARNING: [Synth 8-3331] design CNN_mac_muladd_18cud_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design CNN_mul_mul_18s_1bkb_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[31]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[30]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[29]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[28]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[27]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[26]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[25]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[24]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[23]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[22]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[21]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[20]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[19]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[18]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[17]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[16]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[15]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[14]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[13]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[12]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[11]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[10]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[9]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[8]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[7]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[6]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[5]
WARNING: [Synth 8-3331] design CNN_mux_1532_18_2_1 has unconnected port din15[4]
WARNING: [Synth 8-3331] design CNN_resampled_L2_ibs_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_resampled_L2_hbi_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_padded_L2_0_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_maxpool_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_ReLU_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_batchnorm_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_conv_0_V_memcore has unconnected port reset
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 522.379 ; gain = 210.066
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 522.379 ; gain = 210.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 522.379 ; gain = 210.066
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN.xdc]
Finished Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.397 . Memory (MB): peak = 958.445 ; gain = 6.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 958.445 ; gain = 646.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 958.445 ; gain = 646.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 958.445 ; gain = 646.133
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_i_fu_417_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_i_fu_459_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'out_image_10_V_addr_2_reg_1001_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:532]
INFO: [Synth 8-4471] merging register 'out_image_11_V_addr_2_reg_1006_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:533]
INFO: [Synth 8-4471] merging register 'out_image_12_V_addr_2_reg_1011_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:534]
INFO: [Synth 8-4471] merging register 'out_image_13_V_addr_2_reg_1016_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:535]
INFO: [Synth 8-4471] merging register 'out_image_14_V_addr_3_reg_1021_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:536]
INFO: [Synth 8-4471] merging register 'out_image_1_V_addr_4_reg_956_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:537]
INFO: [Synth 8-4471] merging register 'out_image_2_V_addr_4_reg_961_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:538]
INFO: [Synth 8-4471] merging register 'out_image_3_V_addr_5_reg_966_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:539]
INFO: [Synth 8-4471] merging register 'out_image_4_V_addr_2_reg_971_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:540]
INFO: [Synth 8-4471] merging register 'out_image_5_V_addr_2_reg_976_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:541]
INFO: [Synth 8-4471] merging register 'out_image_6_V_addr_2_reg_981_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:542]
INFO: [Synth 8-4471] merging register 'out_image_7_V_addr_2_reg_986_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:543]
INFO: [Synth 8-4471] merging register 'out_image_8_V_addr_2_reg_991_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:544]
INFO: [Synth 8-4471] merging register 'out_image_9_V_addr_2_reg_996_reg[5:0]' into 'out_image_0_V_addr_6_reg_951_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:545]
WARNING: [Synth 8-6014] Unused sequential element out_image_10_V_addr_2_reg_1001_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:532]
WARNING: [Synth 8-6014] Unused sequential element out_image_11_V_addr_2_reg_1006_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:533]
WARNING: [Synth 8-6014] Unused sequential element out_image_12_V_addr_2_reg_1011_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:534]
WARNING: [Synth 8-6014] Unused sequential element out_image_13_V_addr_2_reg_1016_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:535]
WARNING: [Synth 8-6014] Unused sequential element out_image_14_V_addr_3_reg_1021_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:536]
WARNING: [Synth 8-6014] Unused sequential element out_image_1_V_addr_4_reg_956_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:537]
WARNING: [Synth 8-6014] Unused sequential element out_image_2_V_addr_4_reg_961_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:538]
WARNING: [Synth 8-6014] Unused sequential element out_image_3_V_addr_5_reg_966_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:539]
WARNING: [Synth 8-6014] Unused sequential element out_image_4_V_addr_2_reg_971_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:540]
WARNING: [Synth 8-6014] Unused sequential element out_image_5_V_addr_2_reg_976_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:541]
WARNING: [Synth 8-6014] Unused sequential element out_image_6_V_addr_2_reg_981_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:542]
WARNING: [Synth 8-6014] Unused sequential element out_image_7_V_addr_2_reg_986_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:543]
WARNING: [Synth 8-6014] Unused sequential element out_image_8_V_addr_2_reg_991_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:544]
WARNING: [Synth 8-6014] Unused sequential element out_image_9_V_addr_2_reg_996_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:545]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_reg_919_reg' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/efficient_pad_n_1cha.v:511]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_35_fu_772_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_680_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_836_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'square_image_11_V_a_1_reg_2307_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1003]
INFO: [Synth 8-4471] merging register 'square_image_12_V_a_1_reg_2313_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1004]
INFO: [Synth 8-4471] merging register 'square_image_13_V_a_1_reg_2319_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1005]
INFO: [Synth 8-4471] merging register 'square_image_14_V_a_1_reg_2325_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1006]
INFO: [Synth 8-4471] merging register 'square_image_1_V_ad_1_reg_2247_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1007]
INFO: [Synth 8-4471] merging register 'square_image_2_V_ad_1_reg_2253_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1008]
INFO: [Synth 8-4471] merging register 'square_image_3_V_ad_1_reg_2259_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1009]
INFO: [Synth 8-4471] merging register 'square_image_4_V_ad_1_reg_2265_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1010]
INFO: [Synth 8-4471] merging register 'square_image_5_V_ad_1_reg_2271_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1011]
INFO: [Synth 8-4471] merging register 'square_image_6_V_ad_1_reg_2277_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1012]
INFO: [Synth 8-4471] merging register 'square_image_7_V_ad_1_reg_2283_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1013]
INFO: [Synth 8-4471] merging register 'square_image_8_V_ad_1_reg_2289_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1014]
INFO: [Synth 8-4471] merging register 'square_image_9_V_ad_1_reg_2295_reg[5:0]' into 'square_image_10_V_a_1_reg_2301_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1015]
INFO: [Synth 8-4471] merging register 'square_image_11_V_a_5_reg_1935_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1056]
INFO: [Synth 8-4471] merging register 'square_image_11_V_a_reg_2023_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1057]
INFO: [Synth 8-4471] merging register 'square_image_12_V_a_5_reg_1941_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1058]
INFO: [Synth 8-4471] merging register 'square_image_12_V_a_reg_2029_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1059]
INFO: [Synth 8-4471] merging register 'square_image_13_V_a_5_reg_1947_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1060]
INFO: [Synth 8-4471] merging register 'square_image_13_V_a_reg_2035_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1061]
INFO: [Synth 8-4471] merging register 'square_image_14_V_a_5_reg_1953_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1062]
INFO: [Synth 8-4471] merging register 'square_image_14_V_a_reg_2041_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1063]
INFO: [Synth 8-4471] merging register 'square_image_1_V_ad_5_reg_1875_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1064]
INFO: [Synth 8-4471] merging register 'square_image_1_V_ad_reg_1963_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1065]
INFO: [Synth 8-4471] merging register 'square_image_2_V_ad_5_reg_1881_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1066]
INFO: [Synth 8-4471] merging register 'square_image_2_V_ad_reg_1969_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1067]
INFO: [Synth 8-4471] merging register 'square_image_3_V_ad_5_reg_1887_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1068]
INFO: [Synth 8-4471] merging register 'square_image_3_V_ad_reg_1975_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1069]
INFO: [Synth 8-4471] merging register 'square_image_4_V_ad_5_reg_1893_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1070]
INFO: [Synth 8-4471] merging register 'square_image_4_V_ad_reg_1981_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1071]
INFO: [Synth 8-4471] merging register 'square_image_5_V_ad_5_reg_1899_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1072]
INFO: [Synth 8-4471] merging register 'square_image_5_V_ad_reg_1987_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1073]
INFO: [Synth 8-4471] merging register 'square_image_6_V_ad_5_reg_1905_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1074]
INFO: [Synth 8-4471] merging register 'square_image_6_V_ad_reg_1993_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1075]
INFO: [Synth 8-4471] merging register 'square_image_7_V_ad_5_reg_1911_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1076]
INFO: [Synth 8-4471] merging register 'square_image_7_V_ad_reg_1999_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1077]
INFO: [Synth 8-4471] merging register 'square_image_8_V_ad_5_reg_1917_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1078]
INFO: [Synth 8-4471] merging register 'square_image_8_V_ad_reg_2005_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1079]
INFO: [Synth 8-4471] merging register 'square_image_9_V_ad_5_reg_1923_reg[5:0]' into 'square_image_10_V_a_5_reg_1929_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1080]
INFO: [Synth 8-4471] merging register 'square_image_9_V_ad_reg_2011_reg[5:0]' into 'square_image_10_V_a_reg_2017_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1081]
WARNING: [Synth 8-6014] Unused sequential element square_image_11_V_a_1_reg_2307_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1003]
WARNING: [Synth 8-6014] Unused sequential element square_image_12_V_a_1_reg_2313_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1004]
WARNING: [Synth 8-6014] Unused sequential element square_image_13_V_a_1_reg_2319_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1005]
WARNING: [Synth 8-6014] Unused sequential element square_image_14_V_a_1_reg_2325_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1006]
WARNING: [Synth 8-6014] Unused sequential element square_image_1_V_ad_1_reg_2247_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1007]
WARNING: [Synth 8-6014] Unused sequential element square_image_2_V_ad_1_reg_2253_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1008]
WARNING: [Synth 8-6014] Unused sequential element square_image_3_V_ad_1_reg_2259_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1009]
WARNING: [Synth 8-6014] Unused sequential element square_image_4_V_ad_1_reg_2265_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1010]
WARNING: [Synth 8-6014] Unused sequential element square_image_5_V_ad_1_reg_2271_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1011]
WARNING: [Synth 8-6014] Unused sequential element square_image_6_V_ad_1_reg_2277_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1012]
WARNING: [Synth 8-6014] Unused sequential element square_image_7_V_ad_1_reg_2283_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1013]
WARNING: [Synth 8-6014] Unused sequential element square_image_8_V_ad_1_reg_2289_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1014]
WARNING: [Synth 8-6014] Unused sequential element square_image_9_V_ad_1_reg_2295_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1015]
WARNING: [Synth 8-6014] Unused sequential element square_image_11_V_a_5_reg_1935_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1056]
WARNING: [Synth 8-6014] Unused sequential element square_image_11_V_a_reg_2023_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1057]
WARNING: [Synth 8-6014] Unused sequential element square_image_12_V_a_5_reg_1941_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1058]
WARNING: [Synth 8-6014] Unused sequential element square_image_12_V_a_reg_2029_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1059]
WARNING: [Synth 8-6014] Unused sequential element square_image_13_V_a_5_reg_1947_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1060]
WARNING: [Synth 8-6014] Unused sequential element square_image_13_V_a_reg_2035_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1061]
WARNING: [Synth 8-6014] Unused sequential element square_image_14_V_a_5_reg_1953_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1062]
WARNING: [Synth 8-6014] Unused sequential element square_image_14_V_a_reg_2041_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1063]
WARNING: [Synth 8-6014] Unused sequential element square_image_1_V_ad_5_reg_1875_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1064]
WARNING: [Synth 8-6014] Unused sequential element square_image_1_V_ad_reg_1963_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1065]
WARNING: [Synth 8-6014] Unused sequential element square_image_2_V_ad_5_reg_1881_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1066]
WARNING: [Synth 8-6014] Unused sequential element square_image_2_V_ad_reg_1969_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1067]
WARNING: [Synth 8-6014] Unused sequential element square_image_3_V_ad_5_reg_1887_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1068]
WARNING: [Synth 8-6014] Unused sequential element square_image_3_V_ad_reg_1975_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1069]
WARNING: [Synth 8-6014] Unused sequential element square_image_4_V_ad_5_reg_1893_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1070]
WARNING: [Synth 8-6014] Unused sequential element square_image_4_V_ad_reg_1981_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1071]
WARNING: [Synth 8-6014] Unused sequential element square_image_5_V_ad_5_reg_1899_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1072]
WARNING: [Synth 8-6014] Unused sequential element square_image_5_V_ad_reg_1987_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1073]
WARNING: [Synth 8-6014] Unused sequential element square_image_6_V_ad_5_reg_1905_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1074]
WARNING: [Synth 8-6014] Unused sequential element square_image_6_V_ad_reg_1993_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1075]
WARNING: [Synth 8-6014] Unused sequential element square_image_7_V_ad_5_reg_1911_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1076]
WARNING: [Synth 8-6014] Unused sequential element square_image_7_V_ad_reg_1999_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1077]
WARNING: [Synth 8-6014] Unused sequential element square_image_8_V_ad_5_reg_1917_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1078]
WARNING: [Synth 8-6014] Unused sequential element square_image_8_V_ad_reg_2005_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1079]
WARNING: [Synth 8-6014] Unused sequential element square_image_9_V_ad_5_reg_1923_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1080]
WARNING: [Synth 8-6014] Unused sequential element square_image_9_V_ad_reg_2011_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample.v:1081]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1821_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1816_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1821_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1816_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_cast_fu_1526_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_24_cast_fu_1601_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:31]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_67_fu_761_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_25dEe.v:31]
INFO: [Synth 8-4471] merging register 'tmp_81_reg_434_reg[1:0]' into 'tmp_78_reg_424_reg[1:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/batch_norm.v:544]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_56_cast_i_reg_411_reg' and it is trimmed from '21' to '18' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/batch_norm.v:257]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_434_reg' and it is trimmed from '6' to '5' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/batch_norm.v:265]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_83_reg_482_reg' and it is trimmed from '11' to '10' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/batch_norm.v:289]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_78_reg_424_reg' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/batch_norm.v:264]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_i_fu_234_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_53_i_fu_324_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_82_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_13_fu_124_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_50_reg_527_reg' and it is trimmed from '10' to '9' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:204]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_48_reg_517_reg' and it is trimmed from '11' to '10' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:203]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_43_reg_497_reg' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:242]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4471] merging register 'out_image_3_V_addr_2_reg_475_reg[5:4]' into 'out_image_0_V_addr_2_reg_470_reg[5:4]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:248]
INFO: [Synth 8-4471] merging register 'out_image_1_V_addr_2_reg_521_reg[5:0]' into 'out_image_0_V_addr_3_reg_516_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:268]
INFO: [Synth 8-4471] merging register 'out_image_2_V_addr_2_reg_526_reg[5:0]' into 'out_image_0_V_addr_3_reg_516_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:269]
INFO: [Synth 8-4471] merging register 'out_image_3_V_addr_3_reg_531_reg[5:0]' into 'out_image_0_V_addr_3_reg_516_reg[5:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:270]
INFO: [Synth 8-4471] merging register 'out_image_3_V_addr_2_reg_475_reg[3:0]' into 'out_image_0_V_addr_2_reg_470_reg[3:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:683]
WARNING: [Synth 8-6014] Unused sequential element out_image_1_V_addr_2_reg_521_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:268]
WARNING: [Synth 8-6014] Unused sequential element out_image_2_V_addr_2_reg_526_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:269]
WARNING: [Synth 8-6014] Unused sequential element out_image_3_V_addr_3_reg_531_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:270]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_36_reg_488_reg' and it is trimmed from '8' to '7' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/pad_for_conv2.v:283]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_16_fu_356_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_18_fu_418_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '4' to '3' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_urem_4ns_4ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '4' to '3' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_urem_4ns_4ns_eOg.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '4' to '3' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_urem_4ns_4ns_eOg.v:53]
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_9nfYi.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_14_reg_874_reg' and it is trimmed from '11' to '10' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/resample_for_conv2.v:676]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_545_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_539_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_flatten_fu_533_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_bias_1_V_load_phi_reg_659_reg[47:0]' into 'ap_phi_reg_pp0_iter1_bias_0_V_load_phi_reg_671_reg[47:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:756]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_bias_2_V_load_phi_reg_647_reg[47:0]' into 'ap_phi_reg_pp0_iter1_bias_0_V_load_phi_reg_671_reg[47:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:757]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_bias_3_V_load_phi_reg_635_reg[47:0]' into 'ap_phi_reg_pp0_iter1_bias_0_V_load_phi_reg_671_reg[47:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:758]
INFO: [Synth 8-4471] merging register 'tmp_reg_1529_reg[6:0]' into 'tmp1_reg_1504_reg[6:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:1582]
INFO: [Synth 8-4471] merging register 'tmp4_reg_1554_reg[6:0]' into 'tmp1_reg_1504_reg[6:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:1594]
INFO: [Synth 8-4471] merging register 'tmp5_reg_1559_reg[6:0]' into 'tmp1_reg_1504_reg[6:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:1594]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_bias_1_V_load_phi_reg_659_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:756]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_bias_2_V_load_phi_reg_647_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:757]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_bias_3_V_load_phi_reg_635_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:758]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_65_reg_1590_reg' and it is trimmed from '8' to '7' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:776]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_50_i_reg_1195_reg' and it is trimmed from '3' to '2' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_4chan_rev.v:831]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_817_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w18_d5_A.v:92]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_full_n" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/fifo_w48_d10_A.v:92]
INFO: [Synth 8-5546] ROM "internal_empty_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "internal_full_n" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 958.445 ; gain = 646.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     50 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 3     
	   2 Input     48 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 6     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 14    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   4 Input      7 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 21    
	   3 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 11    
	   2 Input      2 Bit       Adders := 45    
	   2 Input      1 Bit       Adders := 82    
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 83    
+---Registers : 
	               55 Bit    Registers := 1     
	               48 Bit    Registers := 33    
	               41 Bit    Registers := 13    
	               37 Bit    Registers := 3     
	               35 Bit    Registers := 9     
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 59    
	               18 Bit    Registers := 206   
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	               10 Bit    Registers := 16    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 35    
	                4 Bit    Registers := 38    
	                3 Bit    Registers := 20    
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 369   
+---RAMs : 
	              73K Bit         RAMs := 1     
	              36K Bit         RAMs := 2     
	              27K Bit         RAMs := 10    
	              23K Bit         RAMs := 2     
	              19K Bit         RAMs := 2     
	               9K Bit         RAMs := 1     
	               5K Bit         RAMs := 7     
	               1K Bit         RAMs := 38    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 19    
	   2 Input     25 Bit        Muxes := 48    
	   2 Input     18 Bit        Muxes := 174   
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 28    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      7 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 98    
	   2 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 27    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 12    
	   2 Input      2 Bit        Muxes := 64    
	   6 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 526   
	  15 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CNN 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 80    
+---Registers : 
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module CNN_mean_removed_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module CNN_mean_removed_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_padded_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_padded_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_conv_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               5K Bit         RAMs := 1     
Module CNN_conv_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              73K Bit         RAMs := 1     
Module CNN_batchnorm_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_ReLU_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	              36K Bit         RAMs := 1     
Module CNN_ReLU_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_maxpool_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               9K Bit         RAMs := 1     
Module CNN_maxpool_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_padded_L2_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_padded_L2_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_resampled_L2_hbi_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              23K Bit         RAMs := 1     
Module CNN_resampled_L2_hbi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_resampled_L2_ibs_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              19K Bit         RAMs := 1     
Module CNN_resampled_L2_ibs 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module zero_mean_1chan64 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module efficient_pad_n_1cha 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module CNN_mux_1532_18_2_1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 14    
Module resample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 5     
+---Registers : 
	               28 Bit    Registers := 1     
	               18 Bit    Registers := 12    
	               10 Bit    Registers := 8     
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  15 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 3     
Module CNN_mac_muladd_18cud_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module conv2d_3x3_1chan_rev 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 12    
	               35 Bit    Registers := 1     
	               25 Bit    Registers := 8     
	               18 Bit    Registers := 99    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 9     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module CNN_mux_732_25_2_1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 6     
Module CNN_mac_muladd_25dEe_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module batch_norm 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 2     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module relu 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module max_pool_1chan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   4 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               25 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module pad_for_conv2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      5 Bit         XORs := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_urem_4ns_4ns_eOg_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 4     
+---Registers : 
	                4 Bit    Registers := 11    
	                3 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
Module CNN_urem_4ns_4ns_eOg_div 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module CNN_mux_432_25_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 3     
Module CNN_mac_muladd_9nfYi_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module resample_for_conv2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 7     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               25 Bit    Registers := 8     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 6     
	                4 Bit    Registers := 10    
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 14    
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_mux_42_48_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
Module conv2d_3x3_4chan_rev 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 1     
	   3 Input     48 Bit       Adders := 3     
	   2 Input     48 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 1     
	   4 Input      7 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               55 Bit    Registers := 1     
	               48 Bit    Registers := 14    
	               41 Bit    Registers := 13    
	               32 Bit    Registers := 4     
	               31 Bit    Registers := 1     
	               25 Bit    Registers := 5     
	               18 Bit    Registers := 9     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 5     
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module fifo_w18_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w48_d4_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w18_d5_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module fifo_w48_d10_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_3_cast_reg_535_reg' and it is trimmed from '11' to '10' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/zero_mean_1chan64.v:316]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_2_reg_522_reg' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/zero_mean_1chan64.v:310]
INFO: [Synth 8-5546] ROM "tmp_fu_680_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1821_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_67_fu_761_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_18s_1bkb_U80/CNN_mul_mul_18s_1bkb_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN_mul_mul_18s_1bkb.v:17]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_3_V_loa_reg_1275_pp0_iter8_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1036]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_3_V_loa_reg_1275_pp0_iter9_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:663]
WARNING: [Synth 8-6014] Unused sequential element kernel_8_V_load_phi_reg_597_pp0_iter8_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1072]
WARNING: [Synth 8-6014] Unused sequential element kernel_8_V_load_phi_reg_597_pp0_iter9_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:664]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_1405_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1090]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_2_V_loa_reg_1270_pp0_iter7_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1028]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_2_V_loa_reg_1270_pp0_iter8_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:646]
WARNING: [Synth 8-6014] Unused sequential element kernel_7_V_load_phi_reg_610_pp0_iter7_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1064]
WARNING: [Synth 8-6014] Unused sequential element kernel_7_V_load_phi_reg_610_pp0_iter8_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:647]
WARNING: [Synth 8-6014] Unused sequential element tmp_70_reg_1390_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1089]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_1_V_loa_reg_1265_pp0_iter6_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1021]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_1_V_loa_reg_1265_pp0_iter7_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:629]
WARNING: [Synth 8-6014] Unused sequential element kernel_6_V_load_phi_reg_623_pp0_iter6_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1057]
WARNING: [Synth 8-6014] Unused sequential element kernel_6_V_load_phi_reg_623_pp0_iter7_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:630]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_1375_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1088]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_0_V_loa_reg_1260_pp0_iter5_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1015]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_0_V_loa_reg_1260_pp0_iter6_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:612]
WARNING: [Synth 8-6014] Unused sequential element kernel_5_V_load_phi_reg_636_pp0_iter5_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1051]
WARNING: [Synth 8-6014] Unused sequential element kernel_5_V_load_phi_reg_636_pp0_iter6_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:613]
WARNING: [Synth 8-6014] Unused sequential element tmp_68_reg_1360_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1087]
WARNING: [Synth 8-6014] Unused sequential element in_image_0_4_V_loa_reg_1255_pp0_iter4_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1010]
WARNING: [Synth 8-6014] Unused sequential element in_image_0_4_V_loa_reg_1255_pp0_iter5_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:595]
WARNING: [Synth 8-6014] Unused sequential element kernel_4_V_load_phi_reg_649_pp0_iter4_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:1046]
WARNING: [Synth 8-6014] Unused sequential element kernel_4_V_load_phi_reg_649_pp0_iter5_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/conv2d_3x3_1chan_rev.v:596]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP p_Val2_14_i_reg_1290_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_0_V_load_phi_reg_701_reg is absorbed into DSP p_Val2_14_i_reg_1290_reg.
DSP Report: register in_image_0_0_V_loa_reg_1235_reg is absorbed into DSP p_Val2_14_i_reg_1290_reg.
DSP Report: register p_Val2_14_i_reg_1290_reg is absorbed into DSP p_Val2_14_i_reg_1290_reg.
DSP Report: register CNN_mul_mul_18s_1bkb_U80/CNN_mul_mul_18s_1bkb_DSP48_0_U/p_reg_reg is absorbed into DSP p_Val2_14_i_reg_1290_reg.
DSP Report: operator CNN_mul_mul_18s_1bkb_U80/CNN_mul_mul_18s_1bkb_DSP48_0_U/p_reg0 is absorbed into DSP p_Val2_14_i_reg_1290_reg.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C+(A''*B'')'.
DSP Report: register kernel_1_V_load_phi_reg_688_reg is absorbed into DSP CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_1_V_load_phi_reg_688_pp0_iter2_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_0_1_V_loa_reg_1240_reg is absorbed into DSP CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_0_1_V_loa_reg_1240_pp0_iter2_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U81/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register kernel_2_V_load_phi_reg_675_pp0_iter2_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_2_V_load_phi_reg_675_pp0_iter3_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_0_2_V_loa_reg_1245_pp0_iter2_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_0_2_V_loa_reg_1245_pp0_iter3_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U82/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register kernel_3_V_load_phi_reg_662_pp0_iter3_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_3_V_load_phi_reg_662_pp0_iter4_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_0_3_V_loa_reg_1250_pp0_iter3_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_0_3_V_loa_reg_1250_pp0_iter4_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U83/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register kernel_4_V_load_phi_reg_649_pp0_iter4_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_4_V_load_phi_reg_649_pp0_iter5_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_0_4_V_loa_reg_1255_pp0_iter4_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_0_4_V_loa_reg_1255_pp0_iter5_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U84/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register kernel_5_V_load_phi_reg_636_pp0_iter5_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_5_V_load_phi_reg_636_pp0_iter6_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_0_V_loa_reg_1260_pp0_iter5_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_0_V_loa_reg_1260_pp0_iter6_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U85/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register kernel_6_V_load_phi_reg_623_pp0_iter6_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_6_V_load_phi_reg_623_pp0_iter7_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_1_V_loa_reg_1265_pp0_iter6_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_1_V_loa_reg_1265_pp0_iter7_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U86/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register kernel_7_V_load_phi_reg_610_pp0_iter7_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_7_V_load_phi_reg_610_pp0_iter8_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_2_V_loa_reg_1270_pp0_iter7_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_2_V_loa_reg_1270_pp0_iter8_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U87/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register kernel_8_V_load_phi_reg_597_pp0_iter8_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_8_V_load_phi_reg_597_pp0_iter9_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_3_V_loa_reg_1275_pp0_iter8_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_3_V_loa_reg_1275_pp0_iter9_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U88/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP p_Val2_i_74_reg_527_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register OP2_V_i_reg_406_reg is absorbed into DSP p_Val2_i_74_reg_527_reg.
DSP Report: register CNN_mux_732_25_2_1_U117/mux_16_0_reg_reg is absorbed into DSP p_Val2_i_74_reg_527_reg.
DSP Report: register p_Val2_i_74_reg_527_reg is absorbed into DSP p_Val2_i_74_reg_527_reg.
DSP Report: register CNN_mac_muladd_25dEe_U118/CNN_mac_muladd_25dEe_DSP48_2_U/m_reg_reg is absorbed into DSP p_Val2_i_74_reg_527_reg.
DSP Report: operator CNN_mac_muladd_25dEe_U118/CNN_mac_muladd_25dEe_DSP48_2_U/p is absorbed into DSP p_Val2_i_74_reg_527_reg.
DSP Report: operator CNN_mac_muladd_25dEe_U118/CNN_mac_muladd_25dEe_DSP48_2_U/m is absorbed into DSP p_Val2_i_74_reg_527_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_31_cast_reg_184_reg' and it is trimmed from '11' to '10' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/relu.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_27_reg_171_reg' and it is trimmed from '9' to '8' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/relu.v:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_46_reg_503_reg' and it is trimmed from '8' to '7' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/max_pool_1chan.v:243]
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_545_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_539_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP tmp_14_reg_874_reg, operation Mode is: (C'+((A:0xc4)*B'')')'.
DSP Report: register B is absorbed into DSP tmp_14_reg_874_reg.
DSP Report: register B is absorbed into DSP tmp_14_reg_874_reg.
DSP Report: register C is absorbed into DSP tmp_14_reg_874_reg.
DSP Report: register tmp_14_reg_874_reg is absorbed into DSP tmp_14_reg_874_reg.
DSP Report: register CNN_mac_muladd_9nfYi_U142/CNN_mac_muladd_9nfYi_DSP48_3_U/m_reg_reg is absorbed into DSP tmp_14_reg_874_reg.
DSP Report: operator CNN_mac_muladd_9nfYi_U142/CNN_mac_muladd_9nfYi_DSP48_3_U/p is absorbed into DSP tmp_14_reg_874_reg.
DSP Report: operator CNN_mac_muladd_9nfYi_U142/CNN_mac_muladd_9nfYi_DSP48_3_U/m is absorbed into DSP tmp_14_reg_874_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_817_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_Val2_9_7_i_reg_1489_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_7_V_load_reg_1385_reg is absorbed into DSP p_Val2_9_7_i_reg_1489_reg.
DSP Report: register in_image_1_V_load_2_reg_1320_reg is absorbed into DSP p_Val2_9_7_i_reg_1489_reg.
DSP Report: register p_Val2_9_7_i_reg_1489_reg is absorbed into DSP p_Val2_9_7_i_reg_1489_reg.
DSP Report: register CNN_mul_mul_18s_2g8j_U158/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg_reg is absorbed into DSP p_Val2_9_7_i_reg_1489_reg.
DSP Report: operator CNN_mul_mul_18s_2g8j_U158/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg0 is absorbed into DSP p_Val2_9_7_i_reg_1489_reg.
DSP Report: Generating DSP p_Val2_9_8_i_reg_1524_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_8_V_load_reg_1390_reg is absorbed into DSP p_Val2_9_8_i_reg_1524_reg.
DSP Report: register in_image_1_V_load_3_reg_1395_reg is absorbed into DSP p_Val2_9_8_i_reg_1524_reg.
DSP Report: register p_Val2_9_8_i_reg_1524_reg is absorbed into DSP p_Val2_9_8_i_reg_1524_reg.
DSP Report: register CNN_mul_mul_18s_2g8j_U161/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg_reg is absorbed into DSP p_Val2_9_8_i_reg_1524_reg.
DSP Report: operator CNN_mul_mul_18s_2g8j_U161/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg0 is absorbed into DSP p_Val2_9_8_i_reg_1524_reg.
DSP Report: Generating DSP p_Val2_9_6_i_reg_1444_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_6_V_load_reg_1310_reg is absorbed into DSP p_Val2_9_6_i_reg_1444_reg.
DSP Report: register reg_691_reg is absorbed into DSP p_Val2_9_6_i_reg_1444_reg.
DSP Report: register p_Val2_9_6_i_reg_1444_reg is absorbed into DSP p_Val2_9_6_i_reg_1444_reg.
DSP Report: register CNN_mul_mul_18s_2g8j_U155/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg_reg is absorbed into DSP p_Val2_9_6_i_reg_1444_reg.
DSP Report: operator CNN_mul_mul_18s_2g8j_U155/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg0 is absorbed into DSP p_Val2_9_6_i_reg_1444_reg.
DSP Report: Generating DSP p_Val2_9_4_i_reg_1514_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_4_V_load_reg_1365_reg is absorbed into DSP p_Val2_9_4_i_reg_1514_reg.
DSP Report: register reg_683_reg is absorbed into DSP p_Val2_9_4_i_reg_1514_reg.
DSP Report: register p_Val2_9_4_i_reg_1514_reg is absorbed into DSP p_Val2_9_4_i_reg_1514_reg.
DSP Report: register CNN_mul_mul_18s_2g8j_U159/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg_reg is absorbed into DSP p_Val2_9_4_i_reg_1514_reg.
DSP Report: operator CNN_mul_mul_18s_2g8j_U159/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg0 is absorbed into DSP p_Val2_9_4_i_reg_1514_reg.
DSP Report: Generating DSP p_Val2_9_5_i_reg_1519_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_5_V_load_reg_1370_reg is absorbed into DSP p_Val2_9_5_i_reg_1519_reg.
DSP Report: register reg_691_reg is absorbed into DSP p_Val2_9_5_i_reg_1519_reg.
DSP Report: register p_Val2_9_5_i_reg_1519_reg is absorbed into DSP p_Val2_9_5_i_reg_1519_reg.
DSP Report: register CNN_mul_mul_18s_2g8j_U160/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg_reg is absorbed into DSP p_Val2_9_5_i_reg_1519_reg.
DSP Report: operator CNN_mul_mul_18s_2g8j_U160/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg0 is absorbed into DSP p_Val2_9_5_i_reg_1519_reg.
DSP Report: Generating DSP p_Val2_9_2_i_reg_1459_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_2_V_load_reg_1355_reg is absorbed into DSP p_Val2_9_2_i_reg_1459_reg.
DSP Report: register reg_683_reg is absorbed into DSP p_Val2_9_2_i_reg_1459_reg.
DSP Report: register p_Val2_9_2_i_reg_1459_reg is absorbed into DSP p_Val2_9_2_i_reg_1459_reg.
DSP Report: register CNN_mul_mul_18s_2g8j_U156/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg_reg is absorbed into DSP p_Val2_9_2_i_reg_1459_reg.
DSP Report: operator CNN_mul_mul_18s_2g8j_U156/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg0 is absorbed into DSP p_Val2_9_2_i_reg_1459_reg.
DSP Report: Generating DSP p_Val2_9_3_i_reg_1464_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_3_V_load_reg_1360_reg is absorbed into DSP p_Val2_9_3_i_reg_1464_reg.
DSP Report: register reg_687_reg is absorbed into DSP p_Val2_9_3_i_reg_1464_reg.
DSP Report: register p_Val2_9_3_i_reg_1464_reg is absorbed into DSP p_Val2_9_3_i_reg_1464_reg.
DSP Report: register CNN_mul_mul_18s_2g8j_U157/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg_reg is absorbed into DSP p_Val2_9_3_i_reg_1464_reg.
DSP Report: operator CNN_mul_mul_18s_2g8j_U157/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg0 is absorbed into DSP p_Val2_9_3_i_reg_1464_reg.
DSP Report: Generating DSP p_Val2_9_i_reg_1414_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_0_V_load_reg_1280_reg is absorbed into DSP p_Val2_9_i_reg_1414_reg.
DSP Report: register reg_683_reg is absorbed into DSP p_Val2_9_i_reg_1414_reg.
DSP Report: register p_Val2_9_i_reg_1414_reg is absorbed into DSP p_Val2_9_i_reg_1414_reg.
DSP Report: register CNN_mul_mul_18s_2g8j_U153/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg_reg is absorbed into DSP p_Val2_9_i_reg_1414_reg.
DSP Report: operator CNN_mul_mul_18s_2g8j_U153/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg0 is absorbed into DSP p_Val2_9_i_reg_1414_reg.
DSP Report: Generating DSP p_Val2_9_1_i_reg_1419_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_1_V_load_reg_1285_reg is absorbed into DSP p_Val2_9_1_i_reg_1419_reg.
DSP Report: register reg_687_reg is absorbed into DSP p_Val2_9_1_i_reg_1419_reg.
DSP Report: register p_Val2_9_1_i_reg_1419_reg is absorbed into DSP p_Val2_9_1_i_reg_1419_reg.
DSP Report: register CNN_mul_mul_18s_2g8j_U154/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg_reg is absorbed into DSP p_Val2_9_1_i_reg_1419_reg.
DSP Report: operator CNN_mul_mul_18s_2g8j_U154/CNN_mul_mul_18s_2g8j_DSP48_4_U/p_reg0 is absorbed into DSP p_Val2_9_1_i_reg_1419_reg.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_V_U/CNN_batchnorm_V_memcore_U/CNN_batchnorm_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM batchnorm_V_U/CNN_batchnorm_V_memcore_U/CNN_batchnorm_V_memcore_ram_U/ram_reg to conserve power
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[4]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[5]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[6]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[7]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[8]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[9]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[10]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[11]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[12]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[13]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[14]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[15]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[16]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[17]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[18]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[19]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[20]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[21]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[22]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[23]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[24]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[25]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[26]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[27]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[28]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[29]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3886] merging instance 'resample_U0/arrayNo1_cast_reg_2507_reg[30]' (FD) to 'resample_U0/arrayNo1_cast_reg_2507_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample_U0/\arrayNo1_cast_reg_2507_reg[31] )
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_81_reg_434_reg[2]' (FDE) to 'batch_norm_U0/tmp_78_reg_424_reg[2]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[0]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[1]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[3] )
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[0]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[1]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[2]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[3]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[4]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[5]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[6]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[7]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[8]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[9]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[10]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[11]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[12]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[13]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[14]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_56_cast_i_reg_411_reg[15]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[0]'
INFO: [Synth 8-3886] merging instance 'batch_norm_U0/tmp_78_reg_424_reg[0]' (FD) to 'batch_norm_U0/tmp_78_reg_424_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (batch_norm_U0/\tmp_78_reg_424_reg[1] )
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/divisor_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/remd_tmp_reg[0][2] )
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[0].divisor_tmp_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[0].divisor_tmp_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'max_pool_1chan_U0/tmp_46_reg_503_reg[0]' (FD) to 'max_pool_1chan_U0/tmp_46_reg_503_reg[1]'
INFO: [Synth 8-3886] merging instance 'max_pool_1chan_U0/tmp_46_reg_503_reg[1]' (FD) to 'max_pool_1chan_U0/tmp_43_reg_497_reg[1]'
INFO: [Synth 8-3886] merging instance 'max_pool_1chan_U0/tmp_46_reg_503_reg[2]' (FD) to 'max_pool_1chan_U0/tmp_50_reg_527_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (max_pool_1chan_U0/i_5_fu_309_p2_inferred/\i_reg_120_reg[0] )
INFO: [Synth 8-3886] merging instance 'relu_U0/tmp_27_reg_171_reg[0]' (FD) to 'relu_U0/tmp_27_reg_171_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_U0/\tmp_27_reg_171_reg[1] )
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[1].divisor_tmp_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[1].divisor_tmp_reg[2][1]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[1].divisor_tmp_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'relu_U0/in_features_V_load_reg_194_reg[0]' (FDE) to 'relu_U0/in_features_V_load_reg_194_reg[1]'
INFO: [Synth 8-3886] merging instance 'relu_U0/in_features_V_load_reg_194_reg[1]' (FDE) to 'relu_U0/in_features_V_load_reg_194_reg[2]'
INFO: [Synth 8-3886] merging instance 'relu_U0/in_features_V_load_reg_194_reg[2]' (FDE) to 'relu_U0/in_features_V_load_reg_194_reg[3]'
INFO: [Synth 8-3886] merging instance 'relu_U0/in_features_V_load_reg_194_reg[3]' (FDE) to 'relu_U0/in_features_V_load_reg_194_reg[4]'
INFO: [Synth 8-3886] merging instance 'relu_U0/in_features_V_load_reg_194_reg[4]' (FDE) to 'relu_U0/in_features_V_load_reg_194_reg[5]'
INFO: [Synth 8-3886] merging instance 'relu_U0/in_features_V_load_reg_194_reg[5]' (FDE) to 'relu_U0/in_features_V_load_reg_194_reg[6]'
INFO: [Synth 8-3886] merging instance 'relu_U0/in_features_V_load_reg_194_reg[6]' (FDE) to 'relu_U0/in_features_V_load_reg_194_reg[7]'
INFO: [Synth 8-3886] merging instance 'relu_U0/in_features_V_load_reg_194_reg[7]' (FDE) to 'relu_U0/in_features_V_load_reg_194_reg[8]'
INFO: [Synth 8-3886] merging instance 'relu_U0/in_features_V_load_reg_194_reg[8]' (FDE) to 'relu_U0/in_features_V_load_reg_194_reg[9]'
INFO: [Synth 8-3886] merging instance 'relu_U0/in_features_V_load_reg_194_reg[9]' (FDE) to 'relu_U0/in_features_V_load_reg_194_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (relu_U0/\in_features_V_load_reg_194_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (max_pool_1chan_U0/\tmp_50_reg_527_reg[0] )
INFO: [Synth 8-3886] merging instance 'max_pool_1chan_U0/tmp_43_reg_497_reg[0]' (FD) to 'max_pool_1chan_U0/tmp_43_reg_497_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (max_pool_1chan_U0/\tmp_43_reg_497_reg[1] )
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[2].divisor_tmp_reg[3][0]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[2].divisor_tmp_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[2].divisor_tmp_reg[3][1]' (FDE) to 'resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[2].divisor_tmp_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_70_cast_reg_1220_reg[0]' (FDE) to 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_70_cast_reg_1220_reg[1]' (FDE) to 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_70_cast_reg_1220_reg[2]' (FDE) to 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3x3_4chan_rev_U0/\tmp_51_i_cast1_reg_1255_reg[9] )
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[0]' (FDE) to 'conv2d_3x3_4chan_rev_U0/i_i_mid2_reg_1182_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[1]' (FDE) to 'conv2d_3x3_4chan_rev_U0/i_i_mid2_reg_1182_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[2]' (FDE) to 'conv2d_3x3_4chan_rev_U0/i_i_mid2_reg_1182_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[3]' (FDE) to 'conv2d_3x3_4chan_rev_U0/i_i_mid2_reg_1182_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[4]' (FDE) to 'conv2d_3x3_4chan_rev_U0/i_i_mid2_reg_1182_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[5]' (FDE) to 'conv2d_3x3_4chan_rev_U0/i_i_mid2_reg_1182_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[6]' (FDE) to 'conv2d_3x3_4chan_rev_U0/i_i_mid2_reg_1182_reg[6]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[7]' (FDE) to 'conv2d_3x3_4chan_rev_U0/i_i_mid2_reg_1182_reg[7]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_51_i_reg_1205_reg[8]' (FDE) to 'conv2d_3x3_4chan_rev_U0/i_i_mid2_reg_1182_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3x3_4chan_rev_U0/\tmp_51_i_reg_1205_reg[9] )
INFO: [Synth 8-3886] merging instance 'efficient_pad_n_1cha_U0/tmp_56_reg_919_reg[0]' (FD) to 'efficient_pad_n_1cha_U0/tmp_56_reg_919_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (efficient_pad_n_1cha_U0/\tmp_56_reg_919_reg[1] )
INFO: [Synth 8-3886] merging instance 'efficient_pad_n_1cha_U0/tmp_66_cast_reg_928_reg[0]' (FDR) to 'efficient_pad_n_1cha_U0/out_image_0_V_addr_4_reg_901_reg[0]'
INFO: [Synth 8-3886] merging instance 'efficient_pad_n_1cha_U0/tmp_66_cast_reg_928_reg[1]' (FDRE) to 'efficient_pad_n_1cha_U0/tmp_66_cast_reg_928_reg[2]'
INFO: [Synth 8-3886] merging instance 'efficient_pad_n_1cha_U0/tmp_66_cast_reg_928_reg[2]' (FDRE) to 'efficient_pad_n_1cha_U0/tmp_66_cast_reg_928_reg[3]'
INFO: [Synth 8-3886] merging instance 'efficient_pad_n_1cha_U0/tmp_66_cast_reg_928_reg[3]' (FDRE) to 'efficient_pad_n_1cha_U0/tmp_66_cast_reg_928_reg[4]'
INFO: [Synth 8-3886] merging instance 'efficient_pad_n_1cha_U0/tmp_66_cast_reg_928_reg[5]' (FDR) to 'efficient_pad_n_1cha_U0/out_image_0_V_addr_4_reg_901_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (pad_for_conv2_U0/\tmp_36_reg_488_reg[0] )
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_16_reg_1250_reg[0]' (FDE) to 'conv2d_3x3_4chan_rev_U0/tmp_50_i_reg_1195_reg[0]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/tmp_16_reg_1250_reg[1]' (FDE) to 'conv2d_3x3_4chan_rev_U0/tmp_50_i_reg_1195_reg[1]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/x_i_mid2_reg_1564_reg[3]' (FDE) to 'conv2d_3x3_4chan_rev_U0/arrayNo_cast_i_reg_1586_reg[2]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/x_i_mid2_reg_1564_reg[4]' (FDE) to 'conv2d_3x3_4chan_rev_U0/arrayNo_cast_i_reg_1586_reg[3]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/x_i_mid2_reg_1564_reg[5]' (FDE) to 'conv2d_3x3_4chan_rev_U0/arrayNo_cast_i_reg_1586_reg[4]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/x_i_mid2_reg_1564_reg[6]' (FDE) to 'conv2d_3x3_4chan_rev_U0/arrayNo_cast_i_reg_1586_reg[5]'
INFO: [Synth 8-3886] merging instance 'conv2d_3x3_4chan_rev_U0/x_i_mid2_reg_1564_reg[7]' (FDE) to 'conv2d_3x3_4chan_rev_U0/arrayNo_cast_i_reg_1586_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (efficient_pad_n_1cha_U0/\out_image_0_V_addr_4_reg_901_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (efficient_pad_n_1cha_U0/\out_image_0_V_addr_4_reg_901_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (efficient_pad_n_1cha_U0/\out_image_14_V_addr_2_reg_906_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (efficient_pad_n_1cha_U0/\out_image_14_V_addr_2_reg_906_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (pad_for_conv2_U0/\out_image_0_V_addr_2_reg_470_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3x3_4chan_rev_U0/\tmp1_reg_1504_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3x3_4chan_rev_U0/\tmp1_reg_1504_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3x3_4chan_rev_U0/\tmp1_reg_1504_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3x3_4chan_rev_U0/\tmp1_reg_1504_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3x3_4chan_rev_U0/\tmp1_reg_1504_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3x3_4chan_rev_U0/\tmp1_reg_1504_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3x3_4chan_rev_U0/\tmp1_reg_1504_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (conv2d_3x3_4chan_rev_U0/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (zero_mean_1chan64_U0/\tmp_2_reg_522_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (max_pool_1chan_U0/\tmp_43_reg_497_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[0].remd_tmp_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[1].remd_tmp_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/divisor0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (resample_for_conv2_U0/\CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[1].remd_tmp_reg[2][2] )
WARNING: [Synth 8-3332] Sequential element (out_image_14_V_addr_2_reg_906_reg[4]) is unused and will be removed from module efficient_pad_n_1cha.
WARNING: [Synth 8-3332] Sequential element (out_image_14_V_addr_2_reg_906_reg[0]) is unused and will be removed from module efficient_pad_n_1cha.
WARNING: [Synth 8-3332] Sequential element (out_image_0_V_addr_4_reg_901_reg[0]) is unused and will be removed from module efficient_pad_n_1cha.
WARNING: [Synth 8-3332] Sequential element (out_image_0_V_addr_4_reg_901_reg[5]) is unused and will be removed from module efficient_pad_n_1cha.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[29]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[28]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[27]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[26]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[25]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[24]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[23]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[22]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[21]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[20]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[19]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[18]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[17]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[16]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[15]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[14]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[13]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[12]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[11]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[10]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[9]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[8]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[7]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[6]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[5]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[4]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[3]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[2]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[1]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_rewind_reg_444_reg[0]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[29]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[28]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[27]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[26]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[25]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[24]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[23]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[22]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[21]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[20]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[19]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[18]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[17]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[16]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[15]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[14]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[13]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[12]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[11]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[10]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[9]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[8]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[7]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[6]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[5]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[4]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[3]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[2]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[1]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_reg[0]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[29]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[28]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[27]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[26]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[25]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[24]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[23]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[22]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[21]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[20]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[19]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[18]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[17]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[16]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[15]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[14]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[13]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[12]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[11]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[10]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[9]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[8]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[7]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[6]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[5]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[4]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[3]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[2]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[1]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter2_reg_reg[0]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter3_reg_reg[29]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter3_reg_reg[28]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter3_reg_reg[27]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter3_reg_reg[26]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter3_reg_reg[25]) is unused and will be removed from module conv2d_3x3_1chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_Val2_phi_reg_584_pp0_iter3_reg_reg[24]) is unused and will be removed from module conv2d_3x3_1chan_rev.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 958.445 ; gain = 646.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN                               | conv_0_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_1_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_2_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_3_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_4_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_5_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_6_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | batchnorm_V_U/CNN_batchnorm_V_memcore_U/CNN_batchnorm_V_memcore_ram_U/ram_reg | 2 K x 48(READ_FIRST)   | W |   | 2 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|CNN_ReLU_V_memcore_ram:           | ram_reg                                                                       | 1 K x 48(WRITE_FIRST)  | W | R | 1 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_V_memcore_ram:           | ram_reg                                                                       | 1 K x 48(WRITE_FIRST)  | W | R | 1 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|CNN                               | maxpool_V_U/CNN_maxpool_V_memcore_U/CNN_maxpool_V_memcore_ram_U/ram_reg       | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_hbi_memcore_ram: | ram_reg                                                                       | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_hbi_memcore_ram: | ram_reg                                                                       | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_ibs_memcore_ram: | ram_reg                                                                       | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_ibs_memcore_ram: | ram_reg                                                                       | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping           | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2d_3x3_1chan_rev | (A2*B2)'              | 18     | 18     | -      | -      | 36     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_1chan_rev | C+(A''*B'')'          | 18     | 18     | 35     | -      | 35     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')'         | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')'         | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')'         | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')'         | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')'         | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')'         | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')'         | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|batch_norm           | (C+(A2*B2)')'         | 25     | 18     | 34     | -      | 37     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|resample_for_conv2   | (C'+((A:0xc4)*B'')')' | 5      | 9      | 9      | -      | 10     | 2    | 0    | 1    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'              | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'              | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'              | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'              | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'              | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'              | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'              | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'              | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'              | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+---------------------+-----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_8_0/mean_removed_V_U/CNN_mean_removed_V_memcore_U/CNN_mean_removed_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_0_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_0_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_0_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_0_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_1_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_1_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_1_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_1_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_2_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_2_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_2_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_2_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_3_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_3_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_3_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_3_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_4_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_4_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_4_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_4_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_5_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_5_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_5_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_5_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_6_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_6_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_6_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_6_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_7_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_7_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_7_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_7_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_8_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_8_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_8_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_8_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_9_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_9_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_9_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_9_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_10_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_10_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_10_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_10_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_11_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_11_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_11_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_11_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_12_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_12_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_12_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_12_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_13_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_13_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_13_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_13_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_14_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_14_V_U/i_8_0/gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_14_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_14_V_U/i_8_1/gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_1/resampled_0_0_V_U/CNN_mean_removed_V_memcore_U/CNN_mean_removed_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_2/resampled_0_1_V_U/CNN_mean_removed_V_memcore_U/CNN_mean_removed_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_3/resampled_0_2_V_U/CNN_mean_removed_V_memcore_U/CNN_mean_removed_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_4/resampled_0_3_V_U/CNN_mean_removed_V_memcore_U/CNN_mean_removed_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_5/resampled_0_4_V_U/CNN_mean_removed_V_memcore_U/CNN_mean_removed_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_6/resampled_1_0_V_U/CNN_mean_removed_V_memcore_U/CNN_mean_removed_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_7/resampled_1_1_V_U/CNN_mean_removed_V_memcore_U/CNN_mean_removed_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_8/resampled_1_2_V_U/CNN_mean_removed_V_memcore_U/CNN_mean_removed_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_9/resampled_1_3_V_U/CNN_mean_removed_V_memcore_U/CNN_mean_removed_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_10/conv_0_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_11/conv_1_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_12/conv_2_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_13/conv_3_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_14/conv_4_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_15/conv_5_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_16/conv_6_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_17/batchnorm_V_U/CNN_batchnorm_V_memcore_U/CNN_batchnorm_V_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_17/batchnorm_V_U/CNN_batchnorm_V_memcore_U/CNN_batchnorm_V_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_17/batchnorm_V_U/CNN_batchnorm_V_memcore_U/CNN_batchnorm_V_memcore_ram_U/ram_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ReLU_V_U/i_8_0/gen_buffer[0].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ReLU_V_U/i_8_0/gen_buffer[0].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ReLU_V_U/i_8_0/gen_buffer[0].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ReLU_V_U/i_8_0/gen_buffer[0].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ReLU_V_U/i_8_1/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ReLU_V_U/i_8_1/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ReLU_V_U/i_8_1/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance ReLU_V_U/i_8_1/gen_buffer[1].CNN_ReLU_V_memcore_U/CNN_ReLU_V_memcore_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_8_18/maxpool_V_U/CNN_maxpool_V_memcore_U/CNN_maxpool_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_L2_0_V_U/i_8_0/gen_buffer[0].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_L2_0_V_U/i_8_1/gen_buffer[1].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_L2_1_V_U/i_8_0/gen_buffer[0].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_L2_1_V_U/i_8_1/gen_buffer[1].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_L2_2_V_U/i_8_0/gen_buffer[0].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_L2_2_V_U/i_8_1/gen_buffer[1].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_L2_3_V_U/i_8_0/gen_buffer[0].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance padded_L2_3_V_U/i_8_1/gen_buffer[1].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance resampled_L2_0_V_U/i_8_0/gen_buffer[0].CNN_resampled_L2_hbi_memcore_U/CNN_resampled_L2_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance resampled_L2_0_V_U/i_8_0/gen_buffer[0].CNN_resampled_L2_hbi_memcore_U/CNN_resampled_L2_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance resampled_L2_0_V_U/i_8_1/gen_buffer[1].CNN_resampled_L2_hbi_memcore_U/CNN_resampled_L2_hbi_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 975.074 ; gain = 662.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:13 . Memory (MB): peak = 1033.305 ; gain = 720.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object                                                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_0_V_memcore_ram:       | ram_reg                                                                       | 64 x 18(WRITE_FIRST)   | W | R | 64 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_mean_removed_V_memcore_ram:   | ram_reg                                                                       | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN                               | conv_0_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_1_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_2_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_3_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_4_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_5_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_6_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg          | 256 x 25(READ_FIRST)   | W |   | 256 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN                               | batchnorm_V_U/CNN_batchnorm_V_memcore_U/CNN_batchnorm_V_memcore_ram_U/ram_reg | 2 K x 48(READ_FIRST)   | W |   | 2 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 2      | 
|CNN_ReLU_V_memcore_ram:           | ram_reg                                                                       | 1 K x 48(WRITE_FIRST)  | W | R | 1 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_V_memcore_ram:           | ram_reg                                                                       | 1 K x 48(WRITE_FIRST)  | W | R | 1 K x 48(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|CNN                               | maxpool_V_U/CNN_maxpool_V_memcore_U/CNN_maxpool_V_memcore_ram_U/ram_reg       | 512 x 25(READ_FIRST)   | W |   | 512 x 25(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_padded_L2_0_V_memcore_ram:    | ram_reg                                                                       | 64 x 25(WRITE_FIRST)   | W | R | 64 x 25(READ_FIRST)    | W |   | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_hbi_memcore_ram: | ram_reg                                                                       | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_hbi_memcore_ram: | ram_reg                                                                       | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_ibs_memcore_ram: | ram_reg                                                                       | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_ibs_memcore_ram: | ram_reg                                                                       | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+----------------------------------+-------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:21 . Memory (MB): peak = 1182.215 ; gain = 869.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1182.215 ; gain = 869.902
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 1182.215 ; gain = 869.902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1182.215 ; gain = 869.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:24 . Memory (MB): peak = 1182.215 ; gain = 869.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1182.215 ; gain = 869.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1182.215 ; gain = 869.902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CNN         | conv2d_3x3_1chan_rev_U0/tmp_i_67_reg_1231_pp0_iter11_reg_reg[0]                                                                        | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/p_Val2_phi_reg_584_pp0_iter11_reg_reg[47]                                                                      | 10     | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/in_image_1_0_V_loa_reg_1260_pp0_iter4_reg_reg[17]                                                              | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/kernel_5_V_load_phi_reg_636_pp0_iter4_reg_reg[17]                                                              | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/in_image_1_1_V_loa_reg_1265_pp0_iter5_reg_reg[17]                                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/kernel_6_V_load_phi_reg_623_pp0_iter5_reg_reg[17]                                                              | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/in_image_1_2_V_loa_reg_1270_pp0_iter6_reg_reg[17]                                                              | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/kernel_7_V_load_phi_reg_610_pp0_iter6_reg_reg[17]                                                              | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/in_image_1_3_V_loa_reg_1275_pp0_iter7_reg_reg[17]                                                              | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/kernel_8_V_load_phi_reg_597_pp0_iter7_reg_reg[17]                                                              | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[1].dividend_tmp_reg[2][3] | 4      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|CNN         | resample_for_conv2_U0/CNN_urem_4ns_4ns_eOg_U140/CNN_urem_4ns_4ns_eOg_div_U/CNN_urem_4ns_4ns_eOg_div_u_0/loop[2].dividend_tmp_reg[3][3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | resample_for_conv2_U0/exitcond_flatten2_reg_804_pp0_iter8_reg_reg[0]                                                                   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | resample_for_conv2_U0/exitcond_flatten3_reg_166_pp0_iter7_reg_reg[0]                                                                   | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | resample_for_conv2_U0/exitcond_flatten_mid_reg_723_pp0_iter7_reg_reg[0]                                                                | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | resample_for_conv2_U0/tmp_15_reg_843_pp0_iter9_reg_reg[0]                                                                              | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | resample_for_conv2_U0/tmp_12_reg_852_pp0_iter9_reg_reg[24]                                                                             | 8      | 25    | NO           | YES                | YES               | 25     | 0       | 
+------------+----------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 18     | 18         | 18     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[3] | 48     | 48         | 48     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[4] | 18     | 18         | 18     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[9] | 48     | 48         | 48     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   184|
|2     |DSP48E1    |    11|
|3     |DSP48E1_2  |     6|
|4     |DSP48E1_3  |     1|
|5     |DSP48E1_4  |     1|
|6     |DSP48E1_5  |     1|
|7     |LUT1       |    44|
|8     |LUT2       |   622|
|9     |LUT3       |  2220|
|10    |LUT4       |   515|
|11    |LUT5       |   846|
|12    |LUT6       |  1896|
|13    |MUXF7      |   176|
|14    |MUXF8      |    54|
|15    |RAMB18E1   |    32|
|16    |RAMB18E1_1 |     7|
|17    |RAMB18E1_3 |     1|
|18    |RAMB18E1_4 |     1|
|19    |RAMB36E1   |     1|
|20    |RAMB36E1_2 |     6|
|21    |RAMB36E1_3 |     8|
|22    |RAMB36E1_4 |     9|
|23    |RAMB36E1_5 |     2|
|24    |SRL16E     |   600|
|25    |FDRE       |  3161|
|26    |FDSE       |   109|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+------------------------------------+------+
|      |Instance                                           |Module                              |Cells |
+------+---------------------------------------------------+------------------------------------+------+
|1     |top                                                |                                    | 10514|
|2     |  ReLU_V_U                                         |CNN_ReLU_V                          |   197|
|3     |    \gen_buffer[0].CNN_ReLU_V_memcore_U            |CNN_ReLU_V_memcore                  |    63|
|4     |      CNN_ReLU_V_memcore_ram_U                     |CNN_ReLU_V_memcore_ram_179          |    63|
|5     |    \gen_buffer[1].CNN_ReLU_V_memcore_U            |CNN_ReLU_V_memcore_178              |   119|
|6     |      CNN_ReLU_V_memcore_ram_U                     |CNN_ReLU_V_memcore_ram              |   119|
|7     |  a_V_c_U                                          |fifo_w18_d5_A                       |    38|
|8     |    U_fifo_w18_d5_A_ram                            |fifo_w18_d5_A_shiftReg_177          |    22|
|9     |  b_V_c_U                                          |fifo_w18_d5_A_0                     |    39|
|10    |    U_fifo_w18_d5_A_ram                            |fifo_w18_d5_A_shiftReg              |    22|
|11    |  batch_norm_U0                                    |batch_norm                          |   175|
|12    |    CNN_mux_732_25_2_1_U117                        |CNN_mux_732_25_2_1                  |    75|
|13    |  batchnorm_V_U                                    |CNN_batchnorm_V                     |   130|
|14    |    CNN_batchnorm_V_memcore_U                      |CNN_batchnorm_V_memcore             |   118|
|15    |      CNN_batchnorm_V_memcore_ram_U                |CNN_batchnorm_V_memcore_ram         |   118|
|16    |  conv2d_3x3_1chan_rev_U0                          |conv2d_3x3_1chan_rev                |  1263|
|17    |    CNN_mac_muladd_18cud_U81                       |CNN_mac_muladd_18cud                |    22|
|18    |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_176    |    22|
|19    |    CNN_mac_muladd_18cud_U82                       |CNN_mac_muladd_18cud_163            |     1|
|20    |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_175    |     1|
|21    |    CNN_mac_muladd_18cud_U83                       |CNN_mac_muladd_18cud_164            |     1|
|22    |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_174    |     1|
|23    |    CNN_mac_muladd_18cud_U84                       |CNN_mac_muladd_18cud_165            |     1|
|24    |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_173    |     1|
|25    |    CNN_mac_muladd_18cud_U85                       |CNN_mac_muladd_18cud_166            |     1|
|26    |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_172    |     1|
|27    |    CNN_mac_muladd_18cud_U86                       |CNN_mac_muladd_18cud_167            |     1|
|28    |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_171    |     1|
|29    |    CNN_mac_muladd_18cud_U87                       |CNN_mac_muladd_18cud_168            |     1|
|30    |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_170    |     1|
|31    |    CNN_mac_muladd_18cud_U88                       |CNN_mac_muladd_18cud_169            |    12|
|32    |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1        |    12|
|33    |  conv2d_3x3_4chan_rev_U0                          |conv2d_3x3_4chan_rev                |  1938|
|34    |    CNN_mux_42_48_1_1_U152                         |CNN_mux_42_48_1_1                   |    54|
|35    |  conv_0_V_U                                       |CNN_conv_0_V                        |    17|
|36    |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_161            |     1|
|37    |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_162        |     1|
|38    |  conv_1_V_U                                       |CNN_conv_0_V_1                      |    16|
|39    |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_159            |     1|
|40    |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_160        |     1|
|41    |  conv_2_V_U                                       |CNN_conv_0_V_2                      |    15|
|42    |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_157            |     1|
|43    |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_158        |     1|
|44    |  conv_3_V_U                                       |CNN_conv_0_V_3                      |    14|
|45    |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_155            |     1|
|46    |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_156        |     1|
|47    |  conv_4_V_U                                       |CNN_conv_0_V_4                      |    15|
|48    |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_153            |     1|
|49    |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_154        |     1|
|50    |  conv_5_V_U                                       |CNN_conv_0_V_5                      |    14|
|51    |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_151            |     1|
|52    |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_152        |     1|
|53    |  conv_6_V_U                                       |CNN_conv_0_V_6                      |    15|
|54    |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore                |     1|
|55    |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram            |     1|
|56    |  conv_bias_L1_V_c_U                               |fifo_w48_d4_A                       |    34|
|57    |    U_fifo_w48_d4_A_ram                            |fifo_w48_d4_A_shiftReg              |    21|
|58    |  conv_bias_L2_0_V_c_U                             |fifo_w48_d10_A                      |    70|
|59    |    U_fifo_w48_d10_A_ram                           |fifo_w48_d10_A_shiftReg_150         |    52|
|60    |  conv_bias_L2_1_V_c_U                             |fifo_w48_d10_A_7                    |    70|
|61    |    U_fifo_w48_d10_A_ram                           |fifo_w48_d10_A_shiftReg_149         |    52|
|62    |  conv_bias_L2_2_V_c_U                             |fifo_w48_d10_A_8                    |    70|
|63    |    U_fifo_w48_d10_A_ram                           |fifo_w48_d10_A_shiftReg_148         |    52|
|64    |  conv_bias_L2_3_V_c_U                             |fifo_w48_d10_A_9                    |    71|
|65    |    U_fifo_w48_d10_A_ram                           |fifo_w48_d10_A_shiftReg             |    52|
|66    |  conv_kernel_L1_0_V_s_U                           |fifo_w18_d4_A                       |    34|
|67    |    U_fifo_w18_d4_A_ram                            |fifo_w18_d4_A_shiftReg_147          |    21|
|68    |  conv_kernel_L1_1_V_s_U                           |fifo_w18_d4_A_10                    |    35|
|69    |    U_fifo_w18_d4_A_ram                            |fifo_w18_d4_A_shiftReg_146          |    21|
|70    |  conv_kernel_L1_2_V_s_U                           |fifo_w18_d4_A_11                    |    34|
|71    |    U_fifo_w18_d4_A_ram                            |fifo_w18_d4_A_shiftReg_145          |    21|
|72    |  conv_kernel_L1_3_V_s_U                           |fifo_w18_d4_A_12                    |    34|
|73    |    U_fifo_w18_d4_A_ram                            |fifo_w18_d4_A_shiftReg_144          |    21|
|74    |  conv_kernel_L1_4_V_s_U                           |fifo_w18_d4_A_13                    |    34|
|75    |    U_fifo_w18_d4_A_ram                            |fifo_w18_d4_A_shiftReg_143          |    21|
|76    |  conv_kernel_L1_5_V_s_U                           |fifo_w18_d4_A_14                    |    34|
|77    |    U_fifo_w18_d4_A_ram                            |fifo_w18_d4_A_shiftReg_142          |    21|
|78    |  conv_kernel_L1_6_V_s_U                           |fifo_w18_d4_A_15                    |    39|
|79    |    U_fifo_w18_d4_A_ram                            |fifo_w18_d4_A_shiftReg_141          |    21|
|80    |  conv_kernel_L1_7_V_s_U                           |fifo_w18_d4_A_16                    |    34|
|81    |    U_fifo_w18_d4_A_ram                            |fifo_w18_d4_A_shiftReg_140          |    21|
|82    |  conv_kernel_L1_8_V_s_U                           |fifo_w18_d4_A_17                    |    34|
|83    |    U_fifo_w18_d4_A_ram                            |fifo_w18_d4_A_shiftReg              |    21|
|84    |  efficient_pad_n_1cha_U0                          |efficient_pad_n_1cha                |   450|
|85    |  max_pool_1chan_U0                                |max_pool_1chan                      |   481|
|86    |  maxpool_V_U                                      |CNN_maxpool_V                       |   212|
|87    |    CNN_maxpool_V_memcore_U                        |CNN_maxpool_V_memcore               |   201|
|88    |      CNN_maxpool_V_memcore_ram_U                  |CNN_maxpool_V_memcore_ram           |   201|
|89    |  mean_removed_V_U                                 |CNN_mean_removed_V                  |   553|
|90    |    CNN_mean_removed_V_memcore_U                   |CNN_mean_removed_V_memcore_138      |   541|
|91    |      CNN_mean_removed_V_memcore_ram_U             |CNN_mean_removed_V_memcore_ram_139  |   541|
|92    |  pad_for_conv2_U0                                 |pad_for_conv2                       |   199|
|93    |  padded_0_V_U                                     |CNN_padded_0_V                      |    75|
|94    |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_134          |     3|
|95    |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_137      |     3|
|96    |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_135          |    58|
|97    |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_136      |    58|
|98    |  padded_10_V_U                                    |CNN_padded_0_V_18                   |    60|
|99    |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_130          |     3|
|100   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_133      |     3|
|101   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_131          |    41|
|102   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_132      |    41|
|103   |  padded_11_V_U                                    |CNN_padded_0_V_19                   |    58|
|104   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_126          |     3|
|105   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_129      |     3|
|106   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_127          |    41|
|107   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_128      |    41|
|108   |  padded_12_V_U                                    |CNN_padded_0_V_20                   |    59|
|109   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_122          |     3|
|110   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_125      |     3|
|111   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_123          |    41|
|112   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_124      |    41|
|113   |  padded_13_V_U                                    |CNN_padded_0_V_21                   |    94|
|114   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_118          |    21|
|115   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_121      |    21|
|116   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_119          |    59|
|117   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_120      |    59|
|118   |  padded_14_V_U                                    |CNN_padded_0_V_22                   |    57|
|119   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_114          |     3|
|120   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_117      |     3|
|121   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_115          |    39|
|122   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_116      |    39|
|123   |  padded_1_V_U                                     |CNN_padded_0_V_23                   |    58|
|124   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_110          |     3|
|125   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_113      |     3|
|126   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_111          |    41|
|127   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_112      |    41|
|128   |  padded_2_V_U                                     |CNN_padded_0_V_24                   |    60|
|129   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_106          |     3|
|130   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_109      |     3|
|131   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_107          |    41|
|132   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_108      |    41|
|133   |  padded_3_V_U                                     |CNN_padded_0_V_25                   |    58|
|134   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_102          |     3|
|135   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_105      |     3|
|136   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_103          |    41|
|137   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_104      |    41|
|138   |  padded_4_V_U                                     |CNN_padded_0_V_26                   |    58|
|139   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_98           |     3|
|140   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_101      |     3|
|141   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_99           |    41|
|142   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_100      |    41|
|143   |  padded_5_V_U                                     |CNN_padded_0_V_27                   |    59|
|144   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_94           |     3|
|145   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_97       |     3|
|146   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_95           |    41|
|147   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_96       |    41|
|148   |  padded_6_V_U                                     |CNN_padded_0_V_28                   |    61|
|149   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_90           |     3|
|150   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_93       |     3|
|151   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_91           |    41|
|152   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_92       |    41|
|153   |  padded_7_V_U                                     |CNN_padded_0_V_29                   |    58|
|154   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_86           |     3|
|155   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_89       |     3|
|156   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_87           |    41|
|157   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_88       |    41|
|158   |  padded_8_V_U                                     |CNN_padded_0_V_30                   |    58|
|159   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_82           |     3|
|160   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_85       |     3|
|161   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_83           |    41|
|162   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_84       |    41|
|163   |  padded_9_V_U                                     |CNN_padded_0_V_31                   |    58|
|164   |    \gen_buffer[0].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore              |     3|
|165   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram_81       |     3|
|166   |    \gen_buffer[1].CNN_padded_0_V_memcore_U        |CNN_padded_0_V_memcore_80           |    41|
|167   |      CNN_padded_0_V_memcore_ram_U                 |CNN_padded_0_V_memcore_ram          |    41|
|168   |  padded_L2_0_V_U                                  |CNN_padded_L2_0_V                   |    44|
|169   |    \gen_buffer[0].CNN_padded_L2_0_V_memcore_U     |CNN_padded_L2_0_V_memcore_76        |     2|
|170   |      CNN_padded_L2_0_V_memcore_ram_U              |CNN_padded_L2_0_V_memcore_ram_79    |     2|
|171   |    \gen_buffer[1].CNN_padded_L2_0_V_memcore_U     |CNN_padded_L2_0_V_memcore_77        |    28|
|172   |      CNN_padded_L2_0_V_memcore_ram_U              |CNN_padded_L2_0_V_memcore_ram_78    |    28|
|173   |  padded_L2_1_V_U                                  |CNN_padded_L2_0_V_32                |    23|
|174   |    \gen_buffer[0].CNN_padded_L2_0_V_memcore_U     |CNN_padded_L2_0_V_memcore_72        |     3|
|175   |      CNN_padded_L2_0_V_memcore_ram_U              |CNN_padded_L2_0_V_memcore_ram_75    |     3|
|176   |    \gen_buffer[1].CNN_padded_L2_0_V_memcore_U     |CNN_padded_L2_0_V_memcore_73        |     5|
|177   |      CNN_padded_L2_0_V_memcore_ram_U              |CNN_padded_L2_0_V_memcore_ram_74    |     5|
|178   |  padded_L2_2_V_U                                  |CNN_padded_L2_0_V_33                |    48|
|179   |    \gen_buffer[0].CNN_padded_L2_0_V_memcore_U     |CNN_padded_L2_0_V_memcore_68        |     3|
|180   |      CNN_padded_L2_0_V_memcore_ram_U              |CNN_padded_L2_0_V_memcore_ram_71    |     3|
|181   |    \gen_buffer[1].CNN_padded_L2_0_V_memcore_U     |CNN_padded_L2_0_V_memcore_69        |    30|
|182   |      CNN_padded_L2_0_V_memcore_ram_U              |CNN_padded_L2_0_V_memcore_ram_70    |    30|
|183   |  padded_L2_3_V_U                                  |CNN_padded_L2_0_V_34                |    20|
|184   |    \gen_buffer[0].CNN_padded_L2_0_V_memcore_U     |CNN_padded_L2_0_V_memcore           |     2|
|185   |      CNN_padded_L2_0_V_memcore_ram_U              |CNN_padded_L2_0_V_memcore_ram_67    |     2|
|186   |    \gen_buffer[1].CNN_padded_L2_0_V_memcore_U     |CNN_padded_L2_0_V_memcore_66        |     3|
|187   |      CNN_padded_L2_0_V_memcore_ram_U              |CNN_padded_L2_0_V_memcore_ram       |     3|
|188   |  relu_U0                                          |relu                                |    84|
|189   |  resample_U0                                      |resample                            |  1868|
|190   |    CNN_mux_1532_18_2_1_U52                        |CNN_mux_1532_18_2_1                 |   149|
|191   |    CNN_mux_1532_18_2_1_U53                        |CNN_mux_1532_18_2_1_64              |   144|
|192   |    CNN_mux_1532_18_2_1_U54                        |CNN_mux_1532_18_2_1_65              |   145|
|193   |  resample_for_conv2_U0                            |resample_for_conv2                  |   643|
|194   |    CNN_mux_432_25_1_1_U141                        |CNN_mux_432_25_1_1                  |    75|
|195   |    CNN_urem_4ns_4ns_eOg_U140                      |CNN_urem_4ns_4ns_eOg                |    36|
|196   |      CNN_urem_4ns_4ns_eOg_div_U                   |CNN_urem_4ns_4ns_eOg_div            |    36|
|197   |        CNN_urem_4ns_4ns_eOg_div_u_0               |CNN_urem_4ns_4ns_eOg_div_u          |    36|
|198   |  resampled_0_0_V_U                                |CNN_mean_removed_V_35               |    14|
|199   |    CNN_mean_removed_V_memcore_U                   |CNN_mean_removed_V_memcore_62       |     1|
|200   |      CNN_mean_removed_V_memcore_ram_U             |CNN_mean_removed_V_memcore_ram_63   |     1|
|201   |  resampled_0_1_V_U                                |CNN_mean_removed_V_36               |    14|
|202   |    CNN_mean_removed_V_memcore_U                   |CNN_mean_removed_V_memcore_60       |     1|
|203   |      CNN_mean_removed_V_memcore_ram_U             |CNN_mean_removed_V_memcore_ram_61   |     1|
|204   |  resampled_0_2_V_U                                |CNN_mean_removed_V_37               |    13|
|205   |    CNN_mean_removed_V_memcore_U                   |CNN_mean_removed_V_memcore_58       |     1|
|206   |      CNN_mean_removed_V_memcore_ram_U             |CNN_mean_removed_V_memcore_ram_59   |     1|
|207   |  resampled_0_3_V_U                                |CNN_mean_removed_V_38               |    14|
|208   |    CNN_mean_removed_V_memcore_U                   |CNN_mean_removed_V_memcore_56       |     1|
|209   |      CNN_mean_removed_V_memcore_ram_U             |CNN_mean_removed_V_memcore_ram_57   |     1|
|210   |  resampled_0_4_V_U                                |CNN_mean_removed_V_39               |    13|
|211   |    CNN_mean_removed_V_memcore_U                   |CNN_mean_removed_V_memcore_54       |     1|
|212   |      CNN_mean_removed_V_memcore_ram_U             |CNN_mean_removed_V_memcore_ram_55   |     1|
|213   |  resampled_1_0_V_U                                |CNN_mean_removed_V_40               |    16|
|214   |    CNN_mean_removed_V_memcore_U                   |CNN_mean_removed_V_memcore_52       |     1|
|215   |      CNN_mean_removed_V_memcore_ram_U             |CNN_mean_removed_V_memcore_ram_53   |     1|
|216   |  resampled_1_1_V_U                                |CNN_mean_removed_V_41               |    13|
|217   |    CNN_mean_removed_V_memcore_U                   |CNN_mean_removed_V_memcore_50       |     1|
|218   |      CNN_mean_removed_V_memcore_ram_U             |CNN_mean_removed_V_memcore_ram_51   |     1|
|219   |  resampled_1_2_V_U                                |CNN_mean_removed_V_42               |    13|
|220   |    CNN_mean_removed_V_memcore_U                   |CNN_mean_removed_V_memcore_48       |     1|
|221   |      CNN_mean_removed_V_memcore_ram_U             |CNN_mean_removed_V_memcore_ram_49   |     1|
|222   |  resampled_1_3_V_U                                |CNN_mean_removed_V_43               |    16|
|223   |    CNN_mean_removed_V_memcore_U                   |CNN_mean_removed_V_memcore          |     1|
|224   |      CNN_mean_removed_V_memcore_ram_U             |CNN_mean_removed_V_memcore_ram      |     1|
|225   |  resampled_L2_0_V_U                               |CNN_resampled_L2_hbi                |    72|
|226   |    \gen_buffer[0].CNN_resampled_L2_hbi_memcore_U  |CNN_resampled_L2_hbi_memcore        |     3|
|227   |      CNN_resampled_L2_hbi_memcore_ram_U           |CNN_resampled_L2_hbi_memcore_ram_47 |     3|
|228   |    \gen_buffer[1].CNN_resampled_L2_hbi_memcore_U  |CNN_resampled_L2_hbi_memcore_46     |    53|
|229   |      CNN_resampled_L2_hbi_memcore_ram_U           |CNN_resampled_L2_hbi_memcore_ram    |    53|
|230   |  resampled_L2_1_V_U                               |CNN_resampled_L2_ibs                |    74|
|231   |    \gen_buffer[0].CNN_resampled_L2_ibs_memcore_U  |CNN_resampled_L2_ibs_memcore        |     5|
|232   |      CNN_resampled_L2_ibs_memcore_ram_U           |CNN_resampled_L2_ibs_memcore_ram_45 |     5|
|233   |    \gen_buffer[1].CNN_resampled_L2_ibs_memcore_U  |CNN_resampled_L2_ibs_memcore_44     |    53|
|234   |      CNN_resampled_L2_ibs_memcore_ram_U           |CNN_resampled_L2_ibs_memcore_ram    |    53|
|235   |  zero_mean_1chan64_U0                             |zero_mean_1chan64                   |   134|
+------+---------------------------------------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 1182.215 ; gain = 869.902
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2363 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:11 . Memory (MB): peak = 1182.215 ; gain = 433.836
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:25 . Memory (MB): peak = 1182.215 ; gain = 869.902
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
531 Infos, 459 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 1182.215 ; gain = 882.535
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/synth_1/CNN.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CNN_utilization_synth.rpt -pb CNN_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1182.215 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 11:22:56 2019...
[Tue Dec  3 11:23:00 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:46 . Memory (MB): peak = 312.945 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
INFO: [Netlist 29-17] Analyzing 501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN.xdc]
Finished Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/CNN.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 723.906 ; gain = 410.961
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.250 . Memory (MB): peak = 723.906 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1325.961 ; gain = 602.055
INFO: [Timing 38-480] Writing timing data to binary archive.
[Tue Dec  3 11:23:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/impl_1/runme.log
[Tue Dec  3 11:23:35 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log CNN.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CNN.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CNN.tcl -notrace
Command: open_checkpoint C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/impl_1/CNN.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 238.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 1329.656 ; gain = 1100.539
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.656 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: e1ff7e00

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1329.656 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 15aac65f2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 1329.656 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16486194c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.656 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1703ad9ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.656 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1703ad9ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.656 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1310d9957

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.656 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1310d9957

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.656 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1329.656 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1310d9957

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.656 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.667 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 10 BRAM(s) out of a total of 67 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 1 Total Ports: 134
Ending PowerOpt Patch Enables Task | Checksum: 11d603f4b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1647.383 ; gain = 0.000
Ending Power Optimization Task | Checksum: 11d603f4b

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1647.383 ; gain = 317.727

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 11d603f4b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.383 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 1647.383 ; gain = 317.727
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/impl_1/CNN_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CNN_drc_opted.rpt -pb CNN_drc_opted.pb -rpx CNN_drc_opted.rpx
Command: report_drc -file CNN_drc_opted.rpt -pb CNN_drc_opted.pb -rpx CNN_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/impl_1/CNN_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1647.383 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1647.383 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: dcea67f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1647.383 ; gain = 0.000
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 0e2dcc9b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a7854d3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a7854d3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.383 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: a7854d3a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 4bba02b6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1647.383 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout             |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ade9a914

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1647.383 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a331da12

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a331da12

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e1d15ad6

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 116e535d5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17aa00e49

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 10c005aad

Time (s): cpu = 00:00:34 ; elapsed = 00:00:25 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 5a000db3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 5a000db3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1647.383 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 5a000db3

Time (s): cpu = 00:00:35 ; elapsed = 00:00:26 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e5de0c8a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: e5de0c8a

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 1647.383 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.501. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 28425ee1d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1647.383 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 28425ee1d

Time (s): cpu = 00:00:58 ; elapsed = 00:00:50 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 28425ee1d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 28425ee1d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 1647.383 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e760620b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:50 . Memory (MB): peak = 1647.383 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e760620b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 1647.383 ; gain = 0.000
Ending Placer Task | Checksum: 101c06e1b

Time (s): cpu = 00:00:59 ; elapsed = 00:00:51 . Memory (MB): peak = 1647.383 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:53 . Memory (MB): peak = 1647.383 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1647.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/impl_1/CNN_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file CNN_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1647.383 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CNN_utilization_placed.rpt -pb CNN_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.266 . Memory (MB): peak = 1647.383 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CNN_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1647.383 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1647.383 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/impl_1/CNN_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: e7c56679 ConstDB: 0 ShapeSum: 19fb07a2 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_4_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_4_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 148a994d1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1736.813 ; gain = 89.430
Post Restoration Checksum: NetGraph: 6b2f651f NumContArr: dd7a2fb2 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 148a994d1

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 1736.813 ; gain = 89.430

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 148a994d1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1740.469 ; gain = 93.086

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 148a994d1

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 1740.469 ; gain = 93.086
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1863dede5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 1750.352 ; gain = 102.969
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.530  | TNS=0.000  | WHS=-0.123 | THS=-1.594 |

Phase 2 Router Initialization | Checksum: 10f894249

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 1769.133 ; gain = 121.750

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 233ca95f0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1771.426 ; gain = 124.043

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1701
 Number of Nodes with overlaps = 474
 Number of Nodes with overlaps = 177
 Number of Nodes with overlaps = 60
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1453384b7

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1775.449 ; gain = 128.066
Phase 4 Rip-up And Reroute | Checksum: 1453384b7

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1775.449 ; gain = 128.066

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1453384b7

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1775.449 ; gain = 128.066

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1453384b7

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1775.449 ; gain = 128.066
Phase 5 Delay and Skew Optimization | Checksum: 1453384b7

Time (s): cpu = 00:01:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1775.449 ; gain = 128.066

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1959b755c

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1775.449 ; gain = 128.066
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.379  | TNS=0.000  | WHS=0.071  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1959b755c

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1775.449 ; gain = 128.066
Phase 6 Post Hold Fix | Checksum: 1959b755c

Time (s): cpu = 00:01:36 ; elapsed = 00:01:04 . Memory (MB): peak = 1775.449 ; gain = 128.066

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.839398 %
  Global Horizontal Routing Utilization  = 1.23409 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e89bf747

Time (s): cpu = 00:01:37 ; elapsed = 00:01:04 . Memory (MB): peak = 1775.449 ; gain = 128.066

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e89bf747

Time (s): cpu = 00:01:37 ; elapsed = 00:01:04 . Memory (MB): peak = 1775.449 ; gain = 128.066

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2913c1a98

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 1775.449 ; gain = 128.066

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.379  | TNS=0.000  | WHS=0.071  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2913c1a98

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 1775.449 ; gain = 128.066
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:38 ; elapsed = 00:01:05 . Memory (MB): peak = 1775.449 ; gain = 128.066

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:42 ; elapsed = 00:01:08 . Memory (MB): peak = 1775.449 ; gain = 128.066
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1775.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/impl_1/CNN_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file CNN_drc_routed.rpt -pb CNN_drc_routed.pb -rpx CNN_drc_routed.rpx
Command: report_drc -file CNN_drc_routed.rpt -pb CNN_drc_routed.pb -rpx CNN_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/impl_1/CNN_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file CNN_methodology_drc_routed.rpt -pb CNN_methodology_drc_routed.pb -rpx CNN_methodology_drc_routed.rpx
Command: report_methodology -file CNN_methodology_drc_routed.rpt -pb CNN_methodology_drc_routed.pb -rpx CNN_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/chunt/Desktop/ELEN226/final/impl/final/bigger_II/impl/verilog/project.runs/impl_1/CNN_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file CNN_power_routed.rpt -pb CNN_power_summary_routed.pb -rpx CNN_power_routed.rpx
Command: report_power -file CNN_power_routed.rpt -pb CNN_power_summary_routed.pb -rpx CNN_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1807.348 ; gain = 27.449
INFO: [runtcl-4] Executing : report_route_status -file CNN_route_status.rpt -pb CNN_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CNN_timing_summary_routed.rpt -pb CNN_timing_summary_routed.pb -rpx CNN_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CNN_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file CNN_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CNN_bus_skew_routed.rpt -pb CNN_bus_skew_routed.pb -rpx CNN_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 11:27:06 2019...
[Tue Dec  3 11:27:11 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:03:36 . Memory (MB): peak = 1360.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 501 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1549.094 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1549.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1572.020 ; gain = 9.508


Implementation tool: Xilinx Vivado v.2018.2
Project:             final
Solution:            bigger_II
Device target:       xc7k325tffg676-2
Report date:         Tue Dec 03 11:27:20 -0800 2019

#=== Post-Implementation Resource usage ===
SLICE:         2123
LUT:           5646
FF:            3270
DSP:             20
BRAM:            93
SRL:            328
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    4.333
CP achieved post-implementation:    4.620
Timing met
INFO: [Common 17-206] Exiting Vivado at Tue Dec  3 11:27:20 2019...
