// Seed: 1941561956
module module_0;
  reg id_1, id_2, id_3, id_4, id_5;
  wire id_6;
  always begin : LABEL_0
    id_1 <= -1'h0;
    begin : LABEL_0
      id_5 = id_3 | -1;
    end
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_11 = id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
