
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053055                       # Number of seconds simulated
sim_ticks                                 53054948430                       # Number of ticks simulated
final_tick                                53054948430                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 301731                       # Simulator instruction rate (inst/s)
host_op_rate                                   301731                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34322536                       # Simulator tick rate (ticks/s)
host_mem_usage                                 693420                       # Number of bytes of host memory used
host_seconds                                  1545.78                       # Real time elapsed on the host
sim_insts                                   466407892                       # Number of instructions simulated
sim_ops                                     466407892                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        138624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data       5761344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data       1043520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data       1041984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data       1092160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data       1095104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data       1077120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data       1063296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data       1136768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data       1132672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data       1119936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data       1102528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data       1163136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data       1153856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data       1148608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data       1130944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst            64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data       1193152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22613248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       138624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        12672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        157120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16967552                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16967552                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           2166                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data          90021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data          16305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data          16281                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data          17065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data          17111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data          16830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data          16614                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data          17762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data          17698                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data          17499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data          17227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data          18174                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data          18029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data          17947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data          17671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data          18643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              353332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        265118                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             265118                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst          2612838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        108592020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst           238847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         19668665                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst            22920                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         19639714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst            25332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         20585450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         20640940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst             9650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         20301971                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst            14476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         20041410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst             2413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         21426239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst             2413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         21349036                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst             4825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         21108983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst             1206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         20780870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst            12063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         21923233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst             4825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         21748320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst             4825                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         21649404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst             3619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         21316466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst             1206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         22488986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426223164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst      2612838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst       238847                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst        22920                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst        25332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst         9650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst        14476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst         2413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst         2413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst         4825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst         1206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst        12063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst         4825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst         4825                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst         3619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst         1206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2961458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       319810922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            319810922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       319810922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst         2612838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       108592020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst          238847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        19668665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst           22920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        19639714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst           25332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        20585450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        20640940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst            9650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        20301971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst           14476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        20041410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst            2413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        21426239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst            2413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        21349036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst            4825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        21108983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst            1206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        20780870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst           12063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        21923233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst            4825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        21748320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst            4825                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        21649404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst            3619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        21316466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst            1206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        22488986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            746034087                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups              16413110                       # Number of BP lookups
system.cpu00.branchPred.condPredicted         9953769                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect           22882                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups           11482537                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits               8320604                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           72.463115                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS               3224414                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               90                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups        265154                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits           264286                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            868                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          262                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1161                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                   21250619                       # DTB read hits
system.cpu00.dtb.read_misses                     5604                       # DTB read misses
system.cpu00.dtb.read_acv                           1                       # DTB read access violations
system.cpu00.dtb.read_accesses               21256223                       # DTB read accesses
system.cpu00.dtb.write_hits                   7525710                       # DTB write hits
system.cpu00.dtb.write_misses                    2213                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses               7527923                       # DTB write accesses
system.cpu00.dtb.data_hits                   28776329                       # DTB hits
system.cpu00.dtb.data_misses                     7817                       # DTB misses
system.cpu00.dtb.data_acv                           1                       # DTB access violations
system.cpu00.dtb.data_accesses               28784146                       # DTB accesses
system.cpu00.itb.fetch_hits                  15827185                       # ITB hits
system.cpu00.itb.fetch_misses                     176                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses              15827361                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               5349                       # Number of system calls
system.cpu00.numCycles                       44771113                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles           101946                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                    122360905                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                  16413110                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches         11809304                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                    44402643                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 52980                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                129                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6656                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles           37                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                15827185                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2530                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples         44537901                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            2.747343                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           3.096383                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0               21375406     47.99%     47.99% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                 882235      1.98%     49.97% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                2362934      5.31%     55.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                2723086      6.11%     61.39% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                3575940      8.03%     69.42% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                1905143      4.28%     73.70% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                4059430      9.11%     82.82% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                 832327      1.87%     84.68% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                6821400     15.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total           44537901                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.366600                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      2.733032                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                1149251                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles            24199358                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                17295782                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles             1868747                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                24763                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved            2964900                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1760                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts            122024174                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                8009                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                24763                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                2210490                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles               5969650                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles     13967435                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                18049086                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles             4316477                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts            121862151                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents               73444                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents              1085277                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents              1916777                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               216842                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands          94715102                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups           167482334                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups      148670832                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups        18549100                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps            93904202                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                 810900                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts           265675                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         2060                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                11905457                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads           21202006                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores           7540519                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads         1506259                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores         436244                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                116767680                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              3247                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued               116732852                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued           19382                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        755551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined       306794                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          469                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples     44537901                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       2.620978                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      2.670731                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0          18964136     42.58%     42.58% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1           1790308      4.02%     46.60% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2           1926345      4.33%     50.92% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3           3349909      7.52%     58.45% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4           5740784     12.89%     71.34% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5           4565480     10.25%     81.59% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6           4254356      9.55%     91.14% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7           1849209      4.15%     95.29% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8           2097374      4.71%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total      44537901                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu               1070037     33.42%     33.42% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult               524327     16.37%     49.79% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     49.79% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd               31821      0.99%     50.79% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     50.79% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     50.79% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult             652382     20.37%     71.16% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                6993      0.22%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     71.38% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead               906599     28.31%     99.69% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                9904      0.31%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu            77296552     66.22%     66.22% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult            2395133      2.05%     68.27% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     68.27% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd           4750282      4.07%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                30      0.00%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     72.34% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult          3460724      2.96%     75.30% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv              8394      0.01%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead           21292076     18.24%     93.55% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite           7529661      6.45%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total            116732852                       # Type of FU issued
system.cpu00.iq.rate                         2.607325                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                   3202063                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.027431                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads        240858923                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes        97932143                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses     97139602                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads          40366127                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes         19595252                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses     19363991                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses             99095766                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses              20839149                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads        1084499                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads       144616                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses           62                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          928                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        32599                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          226                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked       126845                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                24763                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                301379                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles              348076                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts         121591776                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            5166                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts            21202006                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts            7540519                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1958                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                21637                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents              309255                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          928                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect        17920                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         4102                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts              22022                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts           116654643                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts            21256242                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts           78209                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                     4820849                       # number of nop insts executed
system.cpu00.iew.exec_refs                   28784171                       # number of memory reference insts executed
system.cpu00.iew.exec_branches               16317569                       # Number of branches executed
system.cpu00.iew.exec_stores                  7527929                       # Number of stores executed
system.cpu00.iew.exec_rate                   2.605578                       # Inst execution rate
system.cpu00.iew.wb_sent                    116518955                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                   116503593                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                78231289                       # num instructions producing a value
system.cpu00.iew.wb_consumers               107021205                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     2.602205                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.730989                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        725242                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2778                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts           21155                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples     44432502                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     2.718543                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     3.261963                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0     20263704     45.61%     45.61% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1      3941355      8.87%     54.48% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2      3352777      7.55%     62.02% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3      1967813      4.43%     66.45% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4      2205952      4.96%     71.42% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5      1590856      3.58%     75.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6       620880      1.40%     76.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7       175385      0.39%     76.79% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8     10313780     23.21%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total     44432502                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts          120791651                       # Number of instructions committed
system.cpu00.commit.committedOps            120791651                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                     28565310                       # Number of memory references committed
system.cpu00.commit.loads                    21057390                       # Number of loads committed
system.cpu00.commit.membars                      1102                       # Number of memory barriers committed
system.cpu00.commit.branches                 16205443                       # Number of branches committed
system.cpu00.commit.fp_insts                 19355700                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts               108332311                       # Number of committed integer instructions.
system.cpu00.commit.function_calls            3202143                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass      4776276      3.95%      3.95% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu       76846444     63.62%     67.57% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult       2389242      1.98%     69.55% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     69.55% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd      4744804      3.93%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp           27      0.00%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     73.48% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult      3460317      2.86%     76.34% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv         8128      0.01%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead      21058492     17.43%     93.78% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite      7507921      6.22%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total       120791651                       # Class of committed instruction
system.cpu00.commit.bw_lim_events            10313780                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                  155599306                       # The number of ROB reads
system.cpu00.rob.rob_writes                 243139229                       # The number of ROB writes
system.cpu00.timesIdled                          1686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        233212                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                     926518                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                 116015375                       # Number of Instructions Simulated
system.cpu00.committedOps                   116015375                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             0.385907                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       0.385907                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             2.591300                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       2.591300                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads              148312555                       # number of integer regfile reads
system.cpu00.int_regfile_writes              79446555                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                18305699                       # number of floating regfile reads
system.cpu00.fp_regfile_writes               14838331                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                265187                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2454                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements          511510                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.951256                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs          26331454                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs          511574                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           51.471447                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        84679857                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.951256                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.999238                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.999238                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses        55624303                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses       55624303                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data     18993996                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total      18993996                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data      7335005                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total      7335005                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          930                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          930                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1214                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1214                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data     26329001                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total       26329001                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data     26329001                       # number of overall hits
system.cpu00.dcache.overall_hits::total      26329001                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data      1053076                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      1053076                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data       171689                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total       171689                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          360                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          360                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           12                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           12                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data      1224765                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      1224765                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data      1224765                       # number of overall misses
system.cpu00.dcache.overall_misses::total      1224765                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data  77715852759                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total  77715852759                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data  13381136507                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total  13381136507                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      4431537                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      4431537                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        77787                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        77787                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data  91096989266                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total  91096989266                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data  91096989266                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total  91096989266                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data     20047072                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total     20047072                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data      7506694                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total      7506694                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1226                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1226                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data     27553766                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total     27553766                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data     27553766                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total     27553766                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.052530                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.052530                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.022871                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.022871                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.279070                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.279070                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.009788                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.009788                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.044450                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.044450                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.044450                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.044450                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 73798.902225                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 73798.902225                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 77938.228465                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 77938.228465                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 12309.825000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 12309.825000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data  6482.250000                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total  6482.250000                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 74379.157852                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 74379.157852                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 74379.157852                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 74379.157852                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       395360                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets          313                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs           11812                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    33.471046                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets   104.333333                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks       271468                       # number of writebacks
system.cpu00.dcache.writebacks::total          271468                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data       635337                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total       635337                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        77724                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        77724                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          170                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data       713061                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total       713061                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data       713061                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total       713061                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data       417739                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total       417739                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data        93965                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total        93965                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          190                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          190                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           11                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           11                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data       511704                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total       511704                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data       511704                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total       511704                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data  16599942009                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total  16599942009                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   8607441098                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   8607441098                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1872693                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1872693                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        65016                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        65016                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data  25207383107                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total  25207383107                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data  25207383107                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total  25207383107                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.020838                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.020838                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.012517                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.012517                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.147287                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.147287                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.008972                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.008972                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.018571                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.018571                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.018571                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.018571                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 39737.592154                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 39737.592154                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 91602.629681                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 91602.629681                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  9856.278947                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9856.278947                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  5910.545455                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  5910.545455                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 49261.649522                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 49261.649522                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 49261.649522                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 49261.649522                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7482                       # number of replacements
system.cpu00.icache.tags.tagsinuse         511.008141                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs          15818172                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7994                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         1978.755567                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       659784690                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   511.008141                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.998063                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.998063                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses        31662362                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses       31662362                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst     15818172                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total      15818172                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst     15818172                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total       15818172                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst     15818172                       # number of overall hits
system.cpu00.icache.overall_hits::total      15818172                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         9012                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         9012                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         9012                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         9012                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         9012                       # number of overall misses
system.cpu00.icache.overall_misses::total         9012                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    715526621                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    715526621                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    715526621                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    715526621                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    715526621                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    715526621                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst     15827184                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total     15827184                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst     15827184                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total     15827184                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst     15827184                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total     15827184                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.000569                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000569                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.000569                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000569                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.000569                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000569                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 79397.095095                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 79397.095095                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 79397.095095                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 79397.095095                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 79397.095095                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 79397.095095                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          496                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              24                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    20.666667                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7482                       # number of writebacks
system.cpu00.icache.writebacks::total            7482                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1017                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1017                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1017                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1017                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1017                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1017                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7995                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7995                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7995                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7995                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7995                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7995                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    522692648                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    522692648                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    522692648                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    522692648                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    522692648                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    522692648                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.000505                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.000505                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.000505                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.000505                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.000505                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 65377.441901                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 65377.441901                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 65377.441901                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 65377.441901                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 65377.441901                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 65377.441901                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups               1801065                       # Number of BP lookups
system.cpu01.branchPred.condPredicted         1711547                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect           12332                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups            1123766                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                887915                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           79.012446                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                 43908                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups            62                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses             62                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                    5311167                       # DTB read hits
system.cpu01.dtb.read_misses                     2619                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                5313786                       # DTB read accesses
system.cpu01.dtb.write_hits                   2449551                       # DTB write hits
system.cpu01.dtb.write_misses                      14                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses               2449565                       # DTB write accesses
system.cpu01.dtb.data_hits                    7760718                       # DTB hits
system.cpu01.dtb.data_misses                     2633                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                7763351                       # DTB accesses
system.cpu01.itb.fetch_hits                   1970173                       # ITB hits
system.cpu01.itb.fetch_misses                      56                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses               1970229                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                        5992770                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            18691                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                     21480926                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                   1801065                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches           931823                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                     5852587                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                 25465                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        82017                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         2025                       # Number of stall cycles due to pending traps
system.cpu01.fetch.CacheLines                 1970173                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 300                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples          5968090                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.599297                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.475257                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                2328383     39.01%     39.01% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                 187309      3.14%     42.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                 376828      6.31%     48.47% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                 266084      4.46%     52.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                 508240      8.52%     61.44% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                  43906      0.74%     62.18% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                  74590      1.25%     63.43% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                 420321      7.04%     70.47% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                1762429     29.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total            5968090                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.300540                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      3.584474                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                 163581                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles             2483958                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                 2936647                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles              289511                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                12376                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved              44847                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 359                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts             21309264                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1930                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                12376                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                 302493                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                583291                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        37363                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                 3082963                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles             1867587                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts             21226341                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                4550                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents               333390                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents              1633075                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  753                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands          15576889                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups            31003432                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups       18387252                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups        12616174                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps            15244444                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                 332445                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts             1140                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts         1124                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                 1618618                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads            5254629                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores           2452650                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads           50111                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores          34624                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                 20839847                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded              1138                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                20866661                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued           12024                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined        253250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined       144257                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           53                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples      5968090                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       3.496372                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      3.053108                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0           2008542     33.65%     33.65% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1            200522      3.36%     37.01% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2            323791      5.43%     42.44% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3            423367      7.09%     49.53% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4            479299      8.03%     57.56% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5            649885     10.89%     68.45% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6            534924      8.96%     77.42% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7            409789      6.87%     84.28% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8            937971     15.72%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total       5968090                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                 18777      1.83%      1.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%      1.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%      1.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd               25066      2.44%      4.27% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%      4.27% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%      4.27% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult             501643     48.88%     53.16% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                6924      0.67%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     53.83% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead               471862     45.98%     99.81% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                1941      0.19%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu             7442116     35.67%     35.67% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult              25763      0.12%     35.79% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     35.79% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd           3192694     15.30%     51.09% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     51.09% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     51.09% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult          2411458     11.56%     62.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv              8372      0.04%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.69% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead            5336473     25.57%     88.26% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite           2449781     11.74%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total             20866661                       # Type of FU issued
system.cpu01.iq.rate                         3.481973                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                   1026213                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.049180                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads         21408937                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes         7893245                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses      7670092                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads          27330712                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes         13201324                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses     13035784                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses              7731462                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses              14161408                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads          28328                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads        62058                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         3850                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked       102517                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                12376                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                258520                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles              241035                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts          21063196                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             831                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts             5254629                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts            2452650                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts             1111                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                 5638                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents              232508                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect        11527                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          544                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts              12071                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts            20819598                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts             5313786                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts           47063                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                      222211                       # number of nop insts executed
system.cpu01.iew.exec_refs                    7763351                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                1766879                       # Number of branches executed
system.cpu01.iew.exec_stores                  2449565                       # Number of stores executed
system.cpu01.iew.exec_rate                   3.474119                       # Inst execution rate
system.cpu01.iew.wb_sent                     20712584                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                    20705876                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                13637838                       # num instructions producing a value
system.cpu01.iew.wb_consumers                17124554                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     3.455143                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.796391                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts        263782                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls          1085                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts           11976                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples      5845664                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     3.557879                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     3.536902                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0      2544078     43.52%     43.52% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1       124636      2.13%     45.65% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2       167052      2.86%     48.51% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3       253931      4.34%     52.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4       141254      2.42%     55.27% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5       416955      7.13%     62.40% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6       259681      4.44%     66.85% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7       134861      2.31%     69.15% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8      1803216     30.85%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total      5845664                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts           20798165                       # Number of instructions committed
system.cpu01.commit.committedOps             20798165                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                      7641371                       # Number of memory references committed
system.cpu01.commit.loads                     5192571                       # Number of loads committed
system.cpu01.commit.membars                        18                       # Number of memory barriers committed
system.cpu01.commit.branches                  1732087                       # Number of branches committed
system.cpu01.commit.fp_insts                 13028912                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                15578876                       # Number of committed integer instructions.
system.cpu01.commit.function_calls              42160                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass       210434      1.01%      1.01% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu        7314072     35.17%     36.18% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult         24843      0.12%     36.30% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     36.30% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd      3188098     15.33%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     51.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult      2411200     11.59%     63.22% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv         8128      0.04%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.26% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead       5192589     24.97%     88.23% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite      2448801     11.77%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total        20798165                       # Class of committed instruction
system.cpu01.commit.bw_lim_events             1803216                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                   25102510                       # The number of ROB reads
system.cpu01.rob.rob_writes                  42164190                       # The number of ROB writes
system.cpu01.timesIdled                           294                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         24680                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                   39704861                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                  20587735                       # Number of Instructions Simulated
system.cpu01.committedOps                    20587735                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.291084                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.291084                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             3.435429                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       3.435429                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads               18265956                       # number of integer regfile reads
system.cpu01.int_regfile_writes               5313042                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                12436497                       # number of floating regfile reads
system.cpu01.fp_regfile_writes               10018902                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   142                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements          104919                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          55.200945                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs           7170928                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs          104982                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           68.306262                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle     43521977430                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    55.200945                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.862515                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.862515                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses        15375865                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses       15375865                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data      4725794                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total       4725794                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data      2444566                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total      2444566                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           20                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           18                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data      7170360                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total        7170360                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data      7170360                       # number of overall hits
system.cpu01.dcache.overall_hits::total       7170360                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data       460781                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total       460781                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data         4212                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total         4212                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data       464993                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total       464993                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data       464993                       # number of overall misses
system.cpu01.dcache.overall_misses::total       464993                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data  42766521696                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total  42766521696                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data    190411409                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total    190411409                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data        42957                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total        42957                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        23220                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data  42956933105                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total  42956933105                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data  42956933105                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total  42956933105                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data      5186575                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total      5186575                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data      2448778                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total      2448778                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data      7635353                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total      7635353                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data      7635353                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total      7635353                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.088841                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.088841                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.001720                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.001720                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.259259                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.259259                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.181818                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.181818                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.060900                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.060900                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.060900                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.060900                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 92813.118805                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 92813.118805                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 45206.887227                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 45206.887227                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data  6136.714286                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total  6136.714286                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         5805                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 92381.891996                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 92381.891996                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 92381.891996                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 92381.891996                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs       222144                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          333                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs            6965                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    31.894329                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          111                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks        51459                       # number of writebacks
system.cpu01.dcache.writebacks::total           51459                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data       356529                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total       356529                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data         3250                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total         3250                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data       359779                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total       359779                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data       359779                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total       359779                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data       104252                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total       104252                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          962                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          962                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data       105214                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total       105214                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data       105214                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total       105214                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data   6839426619                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total   6839426619                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     55992795                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     55992795                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data        30186                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total        30186                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data   6895419414                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total   6895419414                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data   6895419414                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total   6895419414                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.020100                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.020100                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.000393                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.000393                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.181818                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.181818                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.013780                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.013780                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.013780                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.013780                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 65604.752129                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 65604.752129                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 58204.568607                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 58204.568607                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data         5031                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5031                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         4644                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 65537.090254                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 65537.090254                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 65537.090254                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 65537.090254                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             137                       # number of replacements
system.cpu01.icache.tags.tagsinuse         336.020276                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs           1969523                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             518                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         3802.167954                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   336.020276                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.656290                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.656290                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          304                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses         3940864                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses        3940864                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst      1969523                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total       1969523                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst      1969523                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total        1969523                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst      1969523                       # number of overall hits
system.cpu01.icache.overall_hits::total       1969523                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst          650                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total          650                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst          650                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total          650                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst          650                       # number of overall misses
system.cpu01.icache.overall_misses::total          650                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     73387971                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     73387971                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     73387971                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     73387971                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     73387971                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     73387971                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst      1970173                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total      1970173                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst      1970173                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total      1970173                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst      1970173                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total      1970173                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.000330                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000330                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.000330                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000330                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.000330                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000330                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 112904.570769                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 112904.570769                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 112904.570769                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 112904.570769                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 112904.570769                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 112904.570769                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs     3.333333                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          137                       # number of writebacks
system.cpu01.icache.writebacks::total             137                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          132                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          132                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          132                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          518                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          518                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          518                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          518                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          518                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          518                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     51759702                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     51759702                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     51759702                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     51759702                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     51759702                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     51759702                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.000263                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.000263                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.000263                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.000263                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.000263                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 99922.204633                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 99922.204633                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 99922.204633                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 99922.204633                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 99922.204633                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 99922.204633                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups               1877565                       # Number of BP lookups
system.cpu02.branchPred.condPredicted         1792438                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect           12773                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups            1166449                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                923476                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           79.169857                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                 41603                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups            56                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses             56                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                    5557962                       # DTB read hits
system.cpu02.dtb.read_misses                     2831                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                5560793                       # DTB read accesses
system.cpu02.dtb.write_hits                   2569133                       # DTB write hits
system.cpu02.dtb.write_misses                      12                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses               2569145                       # DTB write accesses
system.cpu02.dtb.data_hits                    8127095                       # DTB hits
system.cpu02.dtb.data_misses                     2843                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                8129938                       # DTB accesses
system.cpu02.itb.fetch_hits                   2051088                       # ITB hits
system.cpu02.itb.fetch_misses                      74                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses               2051162                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                        6160218                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            15531                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                     22461234                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                   1877565                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches           965079                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                     6037770                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                 26225                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                 40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        86762                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1728                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                 2051088                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 223                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples          6154951                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            3.649295                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.476432                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                2354460     38.25%     38.25% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                 194223      3.16%     41.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                 397338      6.46%     47.86% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                 270669      4.40%     52.26% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                 529755      8.61%     60.87% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                  43230      0.70%     61.57% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                  77737      1.26%     62.83% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                 441576      7.17%     70.01% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                1845963     29.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total            6154951                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.304789                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      3.646175                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                 166944                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles             2519388                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                 3066860                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles              302114                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                12883                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved              43000                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 236                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts             22285874                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1036                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                12883                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                 311885                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                580677                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles        13476                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                 3219505                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles             1929763                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts             22199264                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                4368                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents               352293                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents              1686131                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  815                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands          16285790                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups            32432993                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups       19189922                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups        13243065                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps            15936787                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                 349003                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          319                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                 1695069                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads            5500142                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores           2571779                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads           52177                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores          38280                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                 21799481                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               336                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                21824930                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued           12433                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined        266105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined       152368                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples      6154951                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       3.545915                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      3.051750                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0           2027549     32.94%     32.94% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1            202579      3.29%     36.23% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2            334532      5.44%     41.67% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3            437011      7.10%     48.77% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4            499501      8.12%     56.88% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5            678654     11.03%     67.91% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6            560803      9.11%     77.02% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7            428414      6.96%     83.98% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8            985908     16.02%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total       6154951                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                 19692      1.82%      1.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%      1.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%      1.82% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd               26271      2.43%      4.26% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult             529197     49.01%     53.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                8371      0.78%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     54.05% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead               494060     45.76%     99.81% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                2085      0.19%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu             7753868     35.53%     35.53% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult              25814      0.12%     35.65% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     35.65% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd           3350367     15.35%     51.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     51.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     51.00% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult          2531478     11.60%     62.60% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv              9476      0.04%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.64% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead            5584626     25.59%     88.23% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite           2569297     11.77%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total             21824930                       # Type of FU issued
system.cpu02.iq.rate                         3.542883                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                   1079676                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.049470                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads         22206728                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes         8210066                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses      7972644                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads          28690192                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes         13856123                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses     13684650                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses              8037380                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses              14867222                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads          28436                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads        65467                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation          268                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         3647                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked       106394                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                12883                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                246423                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles              252198                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts          22028320                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             700                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts             5500142                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts            2571779                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              318                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                 5699                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents              243524                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents          268                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect        12054                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          573                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts              12627                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts            21775639                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts             5560793                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts           49291                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                      228503                       # number of nop insts executed
system.cpu02.iew.exec_refs                    8129938                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                1842217                       # Number of branches executed
system.cpu02.iew.exec_stores                  2569145                       # Number of stores executed
system.cpu02.iew.exec_rate                   3.534881                       # Inst execution rate
system.cpu02.iew.wb_sent                     21664566                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                    21657294                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                14270051                       # num instructions producing a value
system.cpu02.iew.wb_consumers                17920605                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     3.515670                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.796293                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts        276894                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           312                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts           12544                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples      6025795                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     3.609481                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     3.539835                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0      2583067     42.87%     42.87% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1       125239      2.08%     44.95% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2       170057      2.82%     47.77% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3       264480      4.39%     52.16% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4       144640      2.40%     54.56% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5       437714      7.26%     61.82% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6       270771      4.49%     66.31% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7       139172      2.31%     68.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8      1890655     31.38%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total      6025795                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts           21749993                       # Number of instructions committed
system.cpu02.commit.committedOps             21749993                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                      8002807                       # Number of memory references committed
system.cpu02.commit.loads                     5434675                       # Number of loads committed
system.cpu02.commit.membars                        14                       # Number of memory barriers committed
system.cpu02.commit.branches                  1805735                       # Number of branches committed
system.cpu02.commit.fp_insts                 13678213                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                16276394                       # Number of committed integer instructions.
system.cpu02.commit.function_calls              40067                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass       216285      0.99%      0.99% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu        7619717     35.03%     36.03% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult         24864      0.11%     36.14% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     36.14% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd      3345761     15.38%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     51.52% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult      2531328     11.64%     63.16% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv         9216      0.04%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead       5434689     24.99%     88.19% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite      2568133     11.81%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total        21749993                       # Class of committed instruction
system.cpu02.commit.bw_lim_events             1890655                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                   26160207                       # The number of ROB reads
system.cpu02.rob.rob_writes                  44096036                       # The number of ROB writes
system.cpu02.timesIdled                           187                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          5267                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                   39537412                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                  21533712                       # Number of Instructions Simulated
system.cpu02.committedOps                    21533712                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.286073                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.286073                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             3.495609                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       3.495609                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads               19056729                       # number of integer regfile reads
system.cpu02.int_regfile_writes               5508529                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                13055762                       # number of floating regfile reads
system.cpu02.fp_regfile_writes               10517132                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   172                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   40                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements          110160                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          55.136413                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs           7512135                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs          110221                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           68.155206                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle     43526839698                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    55.136413                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.861506                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.861506                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses        16106345                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses       16106345                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data      4947740                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total       4947740                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data      2564316                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total      2564316                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           19                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           16                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data      7512056                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total        7512056                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data      7512056                       # number of overall hits
system.cpu02.dcache.overall_hits::total       7512056                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data       482107                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total       482107                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data         3797                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         3797                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data            4                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            3                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data       485904                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total       485904                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data       485904                       # number of overall misses
system.cpu02.dcache.overall_misses::total       485904                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data  43681335129                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total  43681335129                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data    196718976                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total    196718976                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data        25542                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total        25542                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        19737                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        19737                       # number of StoreCondReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data  43878054105                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total  43878054105                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data  43878054105                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total  43878054105                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data      5429847                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total      5429847                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data      2568113                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total      2568113                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           23                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           19                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data      7997960                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total      7997960                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data      7997960                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total      7997960                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.088788                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.088788                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.001479                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.001479                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.173913                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.157895                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.157895                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.060753                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.060753                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.060753                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.060753                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 90605.063044                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 90605.063044                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 51809.053463                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 51809.053463                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data         6579                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total         6579                       # average StoreCondReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 90301.899357                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 90301.899357                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 90301.899357                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 90301.899357                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs       226211                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          228                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs            7296                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    31.004797                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks        57283                       # number of writebacks
system.cpu02.dcache.writebacks::total           57283                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data       372577                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total       372577                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data         2930                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total         2930                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data       375507                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total       375507                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data       375507                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total       375507                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data       109530                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total       109530                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          867                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          867                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data       110397                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total       110397                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data       110397                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total       110397                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data   7016710158                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total   7016710158                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     53559746                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     53559746                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total        19737                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data   7070269904                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total   7070269904                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data   7070269904                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total   7070269904                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.020172                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.020172                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.130435                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.130435                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.157895                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.013803                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.013803                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.013803                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.013803                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 64061.993591                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 64061.993591                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 61775.946943                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 61775.946943                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data         6579                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6579                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         5418                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         5418                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 64044.040182                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 64044.040182                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 64044.040182                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 64044.040182                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements              66                       # number of replacements
system.cpu02.icache.tags.tagsinuse         335.250535                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           2050594                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             438                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         4681.721461                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   335.250535                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.654786                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.654786                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4          311                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         4102614                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        4102614                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst      2050594                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       2050594                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst      2050594                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        2050594                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst      2050594                       # number of overall hits
system.cpu02.icache.overall_hits::total       2050594                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst          494                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total          494                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst          494                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total          494                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst          494                       # number of overall misses
system.cpu02.icache.overall_misses::total          494                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     20805120                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     20805120                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     20805120                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     20805120                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     20805120                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     20805120                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst      2051088                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      2051088                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst      2051088                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      2051088                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst      2051088                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      2051088                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.000241                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000241                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.000241                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000241                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.000241                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000241                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 42115.627530                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 42115.627530                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 42115.627530                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 42115.627530                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 42115.627530                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 42115.627530                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               9                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs     4.666667                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks           66                       # number of writebacks
system.cpu02.icache.writebacks::total              66                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           56                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           56                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           56                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           56                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           56                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           56                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          438                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          438                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          438                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          438                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          438                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          438                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     15869709                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     15869709                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     15869709                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     15869709                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     15869709                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     15869709                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.000214                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.000214                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.000214                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.000214                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.000214                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 36232.212329                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 36232.212329                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 36232.212329                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 36232.212329                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 36232.212329                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 36232.212329                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups               1952741                       # Number of BP lookups
system.cpu03.branchPred.condPredicted         1867593                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect           13281                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups            1211956                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                960273                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           79.233322                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                 41611                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                    5796323                       # DTB read hits
system.cpu03.dtb.read_misses                     2762                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                5799085                       # DTB read accesses
system.cpu03.dtb.write_hits                   2683956                       # DTB write hits
system.cpu03.dtb.write_misses                      12                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses               2683968                       # DTB write accesses
system.cpu03.dtb.data_hits                    8480279                       # DTB hits
system.cpu03.dtb.data_misses                     2774                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                8483053                       # DTB accesses
system.cpu03.itb.fetch_hits                   2132649                       # ITB hits
system.cpu03.itb.fetch_misses                      71                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses               2132720                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                        6380831                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles            16419                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                     23417538                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                   1952741                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches          1001884                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                     6260368                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                 27281                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        83293                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         1670                       # Number of stall cycles due to pending traps
system.cpu03.fetch.CacheLines                 2132649                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 217                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples          6375426                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.673094                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.477719                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                2417746     37.92%     37.92% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                 202644      3.18%     41.10% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                 412053      6.46%     47.56% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                 278443      4.37%     51.93% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                 552216      8.66%     60.59% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                  43917      0.69%     61.28% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                  79010      1.24%     62.52% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                 462226      7.25%     69.77% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                1927171     30.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total            6375426                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.306032                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      3.669982                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                 172120                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles             2594642                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                 3200691                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles              311272                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                13408                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved              42993                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 240                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts             23235991                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1055                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                13408                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                 321475                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                577327                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        12420                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                 3358014                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles             2009489                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts             23146204                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                4716                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents               358168                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents              1760166                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  775                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands          16976668                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups            33819052                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups       19979575                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups        13839471                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps            16613955                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                 362713                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              346                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          329                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                 1744696                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads            5739613                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores           2686803                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads           52261                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores          38379                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                 22731383                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               350                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                22754936                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued           12950                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined        276082                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined       157572                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples      6375426                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       3.569163                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      3.053368                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0           2084583     32.70%     32.70% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1            206733      3.24%     35.94% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2            342105      5.37%     41.31% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3            452062      7.09%     48.40% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4            517949      8.12%     56.52% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5            707663     11.10%     67.62% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6            584584      9.17%     76.79% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7            447784      7.02%     83.81% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8           1031963     16.19%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total       6375426                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                 20385      1.81%      1.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%      1.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%      1.81% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd               27568      2.45%      4.26% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%      4.26% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult             550510     48.90%     53.16% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                8310      0.74%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     53.90% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead               516736     45.90%     99.80% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                2240      0.20%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu             8064304     35.44%     35.44% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult              25858      0.11%     35.55% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     35.55% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd           3501038     15.39%     50.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     50.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     50.94% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult          2646167     11.63%     62.57% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv              9505      0.04%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.61% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead            5823919     25.59%     88.20% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite           2684141     11.80%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total             22754936                       # Type of FU issued
system.cpu03.iq.rate                         3.566140                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                   1125749                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.049473                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads         23050299                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes         8527928                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses      8282492                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads          29973698                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes         14480161                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses     14301247                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses              8349343                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses              15531338                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads          28437                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads        68151                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation          275                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         3891                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked       106977                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                13408                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                232463                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles              262949                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts          22967939                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             668                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts             5739613                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts            2686803                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              327                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                 5696                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents              254324                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents          275                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect        12537                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          596                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts              13133                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts            22703406                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts             5799085                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts           51530                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                      236206                       # number of nop insts executed
system.cpu03.iew.exec_refs                    8483053                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                1916356                       # Number of branches executed
system.cpu03.iew.exec_stores                  2683968                       # Number of stores executed
system.cpu03.iew.exec_rate                   3.558064                       # Inst execution rate
system.cpu03.iew.wb_sent                     22591062                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                    22583739                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                14885865                       # num instructions producing a value
system.cpu03.iew.wb_consumers                18690433                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     3.539310                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.796443                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts        287331                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           317                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts           13049                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples      6248083                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     3.629774                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     3.540309                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0      2661061     42.59%     42.59% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1       129237      2.07%     44.66% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2       175764      2.81%     47.47% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3       275897      4.42%     51.89% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4       149176      2.39%     54.27% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5       457592      7.32%     61.60% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6       282028      4.51%     66.11% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7       144783      2.32%     68.43% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8      1972545     31.57%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total      6248083                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts           22679129                       # Number of instructions committed
system.cpu03.commit.committedOps             22679129                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                      8354374                       # Number of memory references committed
system.cpu03.commit.loads                     5671462                       # Number of loads committed
system.cpu03.commit.membars                        16                       # Number of memory barriers committed
system.cpu03.commit.branches                  1878411                       # Number of branches committed
system.cpu03.commit.fp_insts                 14294661                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                16961789                       # Number of committed integer instructions.
system.cpu03.commit.function_calls              40093                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass       223482      0.99%      0.99% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu        7924843     34.94%     35.93% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult         24892      0.11%     36.04% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     36.04% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd      3496289     15.42%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     51.45% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult      2646016     11.67%     63.12% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv         9216      0.04%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.16% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead       5671478     25.01%     88.17% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite      2682913     11.83%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total        22679129                       # Class of committed instruction
system.cpu03.commit.bw_lim_events             1972545                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                   27240087                       # The number of ROB reads
system.cpu03.rob.rob_writes                  45976828                       # The number of ROB writes
system.cpu03.timesIdled                           191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          5405                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                   39316799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                  22455651                       # Number of Instructions Simulated
system.cpu03.committedOps                    22455651                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.284153                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.284153                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             3.519236                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       3.519236                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads               19838716                       # number of integer regfile reads
system.cpu03.int_regfile_writes               5715299                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                13643455                       # number of floating regfile reads
system.cpu03.fp_regfile_writes               10990511                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   178                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements          115621                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          51.907484                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs           7841987                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs          115682                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           67.789172                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle     43527458511                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    51.907484                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.811054                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.811054                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses        16816857                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses       16816857                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data      5163063                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total       5163063                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data      2678820                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total      2678820                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           24                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           24                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           18                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data      7841883                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total        7841883                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data      7841883                       # number of overall hits
system.cpu03.dcache.overall_hits::total       7841883                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data       504526                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total       504526                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data         4069                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total         4069                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            3                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            5                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data       508595                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total       508595                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data       508595                       # number of overall misses
system.cpu03.dcache.overall_misses::total       508595                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data  45137782926                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total  45137782926                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data    196297918                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total    196297918                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data        20898                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        32508                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        32508                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data  45334080844                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total  45334080844                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data  45334080844                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total  45334080844                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data      5667589                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total      5667589                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data      2682889                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total      2682889                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data      8350478                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total      8350478                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data      8350478                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total      8350478                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.089020                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.089020                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.001517                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.001517                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.217391                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.217391                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.060906                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.060906                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.060906                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.060906                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 89465.722135                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 89465.722135                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 48242.299828                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 48242.299828                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  6501.600000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  6501.600000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 89135.915304                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 89135.915304                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 89135.915304                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 89135.915304                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs       229764                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs            7429                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    30.927985                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks        53554                       # number of writebacks
system.cpu03.dcache.writebacks::total           53554                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data       389551                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total       389551                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data         3175                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total         3175                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data       392726                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total       392726                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data       392726                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total       392726                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data       114975                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total       114975                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          894                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          894                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data       115869                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total       115869                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data       115869                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total       115869                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data   7218015948                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total   7218015948                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     54079038                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     54079038                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        26703                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        26703                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data   7272094986                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total   7272094986                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data   7272094986                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total   7272094986                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.020286                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.020286                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.000333                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.013876                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.013876                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.013876                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.013876                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 62779.003679                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 62779.003679                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 60491.093960                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 60491.093960                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5340.600000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5340.600000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 62761.351060                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 62761.351060                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 62761.351060                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 62761.351060                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements              65                       # number of replacements
system.cpu03.icache.tags.tagsinuse         337.027992                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs           2132155                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             439                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         4856.845103                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   337.027992                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.658258                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.658258                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          374                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          313                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.730469                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses         4265737                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses        4265737                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst      2132155                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total       2132155                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst      2132155                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total        2132155                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst      2132155                       # number of overall hits
system.cpu03.icache.overall_hits::total       2132155                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          494                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          494                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          494                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          494                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          494                       # number of overall misses
system.cpu03.icache.overall_misses::total          494                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     18596898                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     18596898                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     18596898                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     18596898                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     18596898                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     18596898                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst      2132649                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total      2132649                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst      2132649                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total      2132649                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst      2132649                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total      2132649                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.000232                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000232                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.000232                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000232                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.000232                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000232                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 37645.542510                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 37645.542510                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 37645.542510                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 37645.542510                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 37645.542510                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 37645.542510                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks           65                       # number of writebacks
system.cpu03.icache.writebacks::total              65                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           55                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           55                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           55                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          439                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          439                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          439                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          439                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          439                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          439                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     14219928                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     14219928                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     14219928                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     14219928                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     14219928                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     14219928                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.000206                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.000206                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.000206                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.000206                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.000206                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 32391.635535                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 32391.635535                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 32391.635535                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 32391.635535                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 32391.635535                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 32391.635535                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups               2028393                       # Number of BP lookups
system.cpu04.branchPred.condPredicted         1942823                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect           13711                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups            1266344                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                997536                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           78.772908                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                 41760                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups            60                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses             60                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                    6035741                       # DTB read hits
system.cpu04.dtb.read_misses                     2758                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                6038499                       # DTB read accesses
system.cpu04.dtb.write_hits                   2798762                       # DTB write hits
system.cpu04.dtb.write_misses                      14                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses               2798776                       # DTB write accesses
system.cpu04.dtb.data_hits                    8834503                       # DTB hits
system.cpu04.dtb.data_misses                     2772                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                8837275                       # DTB accesses
system.cpu04.itb.fetch_hits                   2214964                       # ITB hits
system.cpu04.itb.fetch_misses                      78                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses               2215042                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                        6563051                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            16245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                     24374662                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                   2028393                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches          1039296                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                     6437659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                 28245                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        88043                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         1748                       # Number of stall cycles due to pending traps
system.cpu04.fetch.CacheLines                 2214964                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 200                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples          6557853                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.716866                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.477075                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                2442146     37.24%     37.24% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                 211208      3.22%     40.46% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                 427105      6.51%     46.97% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                 286731      4.37%     51.35% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                 574529      8.76%     60.11% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                  44598      0.68%     60.79% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                  80669      1.23%     62.02% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                 483005      7.37%     69.38% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                2007862     30.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total            6557853                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.309063                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      3.713922                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                 176935                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles             2621681                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                 3337424                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles              319861                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                13909                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved              43305                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 223                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts             24188820                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 948                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                13909                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                 330509                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                573211                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        12095                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                 3499007                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles             2041079                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts             24095193                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                4918                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents               358323                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents              1785254                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                 1010                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands          17669599                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups            35208371                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups       20773700                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups        14434667                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps            17290869                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                 378730                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              331                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          318                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                 1790814                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads            5978997                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores           2801590                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads           52204                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores          38301                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                 23665324                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               334                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                23686682                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued           13711                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined        288412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined       165033                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples      6557853                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       3.611957                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      3.052267                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0           2105351     32.10%     32.10% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1            210112      3.20%     35.31% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2            349902      5.34%     40.64% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3            464603      7.08%     47.73% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4            536405      8.18%     55.91% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5            737056     11.24%     67.15% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6            608639      9.28%     76.43% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7            466057      7.11%     83.54% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8           1079728     16.46%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total       6557853                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                 20712      1.76%      1.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%      1.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%      1.76% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd               28651      2.44%      4.20% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%      4.20% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%      4.20% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult             573392     48.80%     53.01% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                8257      0.70%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     53.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead               541384     46.08%     99.79% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                2479      0.21%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu             8375658     35.36%     35.36% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult              25891      0.11%     35.47% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     35.47% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd           3651668     15.42%     50.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     50.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     50.89% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult          2760864     11.66%     62.54% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv              9507      0.04%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.58% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead            6064164     25.60%     88.18% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite           2798926     11.82%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total             23686682                       # Type of FU issued
system.cpu04.iq.rate                         3.609096                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                   1174875                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.049601                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads         23855040                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes         8852295                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses      8593571                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads          31264763                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes         15102101                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses     14917753                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses              8660402                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses              16201151                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads          28540                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads        70839                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation          326                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         3935                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked       108733                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                13909                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                231016                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles              260944                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts          23909575                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             567                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts             5978997                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts            2801590                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              316                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                 5679                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents              252358                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents          326                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect        13016                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          568                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts              13584                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts            23633529                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts             6038499                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts           53153                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                      243917                       # number of nop insts executed
system.cpu04.iew.exec_refs                    8837275                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                1990830                       # Number of branches executed
system.cpu04.iew.exec_stores                  2798776                       # Number of stores executed
system.cpu04.iew.exec_rate                   3.600997                       # Inst execution rate
system.cpu04.iew.wb_sent                     23518728                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                    23511324                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                15506905                       # num instructions producing a value
system.cpu04.iew.wb_consumers                19470643                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     3.582377                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.796425                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts        300228                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts           13498                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples      6423735                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     3.675104                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     3.539178                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0      2692837     41.92%     41.92% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1       132189      2.06%     43.98% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2       180809      2.81%     46.79% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3       287720      4.48%     51.27% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4       153785      2.39%     53.67% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5       478269      7.45%     61.11% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6       294996      4.59%     65.70% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7       150572      2.34%     68.05% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8      2052558     31.95%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total      6423735                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts           23607896                       # Number of instructions committed
system.cpu04.commit.committedOps             23607896                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                      8705813                       # Number of memory references committed
system.cpu04.commit.loads                     5908158                       # Number of loads committed
system.cpu04.commit.membars                        14                       # Number of memory barriers committed
system.cpu04.commit.branches                  1951030                       # Number of branches committed
system.cpu04.commit.fp_insts                 14911109                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                17646840                       # Number of committed integer instructions.
system.cpu04.commit.function_calls              40121                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass       230654      0.98%      0.98% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu        8229758     34.86%     35.84% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult         24920      0.11%     35.94% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     35.94% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd      3646817     15.45%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     51.39% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult      2760704     11.69%     63.08% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv         9216      0.04%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.12% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead       5908172     25.03%     88.15% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite      2797655     11.85%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total        23607896                       # Class of committed instruction
system.cpu04.commit.bw_lim_events             2052558                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                   28277403                       # The number of ROB reads
system.cpu04.rob.rob_writes                  47862191                       # The number of ROB writes
system.cpu04.timesIdled                           195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                   39134579                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                  23377246                       # Number of Instructions Simulated
system.cpu04.committedOps                    23377246                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.280745                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.280745                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             3.561948                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       3.561948                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads               20623673                       # number of integer regfile reads
system.cpu04.int_regfile_writes               5923331                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                14231308                       # number of floating regfile reads
system.cpu04.fp_regfile_writes               11463681                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   157                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements          121043                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          54.316592                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs           8171996                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs          121104                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           67.479158                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle     43530807996                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    54.316592                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.848697                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.848697                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses        17526974                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses       17526974                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data      5378611                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total       5378611                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data      2793301                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total      2793301                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data           17                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data           13                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data      8171912                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total        8171912                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data      8171912                       # number of overall hits
system.cpu04.dcache.overall_hits::total       8171912                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data       526593                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total       526593                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         4338                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         4338                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            3                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data       530931                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total       530931                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data       530931                       # number of overall misses
system.cpu04.dcache.overall_misses::total       530931                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data  45558366786                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total  45558366786                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data    212334435                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total    212334435                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data        12771                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        19737                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        19737                       # number of StoreCondReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data  45770701221                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total  45770701221                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data  45770701221                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total  45770701221                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data      5905204                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total      5905204                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data      2797639                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total      2797639                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data      8702843                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total      8702843                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data      8702843                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total      8702843                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.089174                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.089174                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.001551                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.001551                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.061007                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.061007                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.061007                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.061007                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 86515.329269                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 86515.329269                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 48947.541494                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 48947.541494                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         6579                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         6579                       # average StoreCondReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 86208.379660                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 86208.379660                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 86208.379660                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 86208.379660                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs       222418                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs            7450                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    29.854765                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks        58571                       # number of writebacks
system.cpu04.dcache.writebacks::total           58571                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data       406260                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total       406260                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data         3386                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total         3386                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data       409646                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total       409646                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data       409646                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total       409646                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data       120333                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total       120333                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          952                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          952                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data       121285                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total       121285                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data       121285                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total       121285                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data   7294640787                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total   7294640787                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     56253591                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     56253591                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        16254                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data   7350894378                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total   7350894378                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data   7350894378                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total   7350894378                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.020377                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.020377                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.000340                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.013936                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.013936                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.013936                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.013936                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 60620.451472                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 60620.451472                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 59089.906513                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 59089.906513                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         5418                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         5418                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 60608.437795                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 60608.437795                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 60608.437795                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 60608.437795                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements              50                       # number of replacements
system.cpu04.icache.tags.tagsinuse         308.213388                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs           2214524                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         5606.389873                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   308.213388                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.601979                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.601979                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses         4430323                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses        4430323                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst      2214524                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total       2214524                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst      2214524                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total        2214524                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst      2214524                       # number of overall hits
system.cpu04.icache.overall_hits::total       2214524                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst          440                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total          440                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst          440                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total          440                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst          440                       # number of overall misses
system.cpu04.icache.overall_misses::total          440                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     16062435                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     16062435                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     16062435                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     16062435                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     16062435                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     16062435                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst      2214964                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total      2214964                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst      2214964                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total      2214964                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst      2214964                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total      2214964                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.000199                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000199                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.000199                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000199                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.000199                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000199                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 36505.534091                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 36505.534091                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 36505.534091                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 36505.534091                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 36505.534091                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 36505.534091                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu04.icache.writebacks::total              50                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           45                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           45                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           45                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst          395                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst          395                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst          395                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     12288024                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     12288024                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     12288024                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     12288024                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     12288024                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     12288024                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 31108.921519                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 31108.921519                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 31108.921519                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 31108.921519                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 31108.921519                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 31108.921519                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups               1868424                       # Number of BP lookups
system.cpu05.branchPred.condPredicted         1783499                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect           12572                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups             998307                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                921846                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           92.340933                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                 41561                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups            68                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses             68                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                    5555338                       # DTB read hits
system.cpu05.dtb.read_misses                     2931                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                5558269                       # DTB read accesses
system.cpu05.dtb.write_hits                   2566741                       # DTB write hits
system.cpu05.dtb.write_misses                      10                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses               2566751                       # DTB write accesses
system.cpu05.dtb.data_hits                    8122079                       # DTB hits
system.cpu05.dtb.data_misses                     2941                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                8125020                       # DTB accesses
system.cpu05.itb.fetch_hits                   2047142                       # ITB hits
system.cpu05.itb.fetch_misses                      73                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses               2047215                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                        6170718                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            15155                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                     22400127                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                   1868424                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches           963407                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                     6050310                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                 25823                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.TlbCycles                        1                       # Number of cycles fetch has spent waiting for tlb
system.cpu05.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        84753                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1688                       # Number of stall cycles due to pending traps
system.cpu05.fetch.CacheLines                 2047142                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 199                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples          6164854                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.633521                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.477053                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                2376208     38.54%     38.54% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                 194108      3.15%     41.69% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                 391509      6.35%     48.04% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                 270194      4.38%     52.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                 530689      8.61%     61.03% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                  43783      0.71%     61.75% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                  76695      1.24%     62.99% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                 442766      7.18%     70.17% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                1838902     29.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total            6164854                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.302789                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      3.630068                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                 164579                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles             2539801                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                 3064568                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles              298455                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                12698                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved              42805                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 223                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts             22229102                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                 941                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                12698                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                 307474                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                586667                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        12118                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                 3215792                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles             1945352                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts             22143957                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                4431                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents               344065                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents              1704955                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  974                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands          16246705                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups            32362458                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups       19128548                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups        13233906                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps            15904564                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                 342141                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              335                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          321                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                 1670671                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads            5495491                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores           2569240                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads           45848                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores          29950                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                 21752626                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               339                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                21782835                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued           12403                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined        259607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined       147104                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples      6164854                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       3.533390                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      3.057017                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0           2051805     33.28%     33.28% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1            200649      3.25%     36.54% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2            331057      5.37%     41.91% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3            433943      7.04%     48.95% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4            495588      8.04%     56.98% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5            677649     10.99%     67.98% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6            558711      9.06%     77.04% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7            428236      6.95%     83.99% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8            987216     16.01%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total       6164854                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                 19565      1.82%      1.82% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%      1.82% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%      1.82% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd               26456      2.46%      4.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%      4.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%      4.28% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult             524159     48.74%     53.02% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                6519      0.61%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     53.63% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead               496710     46.19%     99.82% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                1988      0.18%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu             7721063     35.45%     35.45% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult              23637      0.11%     35.55% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     35.55% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd           3350255     15.38%     50.93% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     50.93% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     50.93% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult          2531479     11.62%     62.56% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv              7374      0.03%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.59% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead            5582126     25.63%     88.22% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite           2566897     11.78%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total             21782835                       # Type of FU issued
system.cpu05.iq.rate                         3.530032                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                   1075397                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.049369                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads         22144390                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes         8165980                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses      7937119                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads          28673934                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes         13846847                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses     13676913                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses              8001255                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses              14856973                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads          28458                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads        64013                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation          256                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         3186                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked       107981                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                12698                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                264738                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles              237302                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts          21975092                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             650                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts             5495491                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts            2569240                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              319                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                 5866                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents              228559                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents          256                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect        11974                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          461                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts              12435                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts            21733775                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts             5558269                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts           49060                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                      222127                       # number of nop insts executed
system.cpu05.iew.exec_refs                    8125020                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                1834171                       # Number of branches executed
system.cpu05.iew.exec_stores                  2566751                       # Number of stores executed
system.cpu05.iew.exec_rate                   3.522082                       # Inst execution rate
system.cpu05.iew.wb_sent                     21621116                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                    21614032                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                14242921                       # num instructions producing a value
system.cpu05.iew.wb_consumers                17868444                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     3.502677                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.797099                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts        270290                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts           12359                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples      6038627                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     3.594105                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     3.540177                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0      2604800     43.14%     43.14% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1       123841      2.05%     45.19% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2       169095      2.80%     47.99% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3       263153      4.36%     52.34% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4       143232      2.37%     54.72% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5       438185      7.26%     61.97% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6       271498      4.50%     66.47% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7       139453      2.31%     68.78% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8      1885370     31.22%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total      6038627                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts           21703462                       # Number of instructions committed
system.cpu05.commit.committedOps             21703462                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                      7997532                       # Number of memory references committed
system.cpu05.commit.loads                     5431478                       # Number of loads committed
system.cpu05.commit.membars                        15                       # Number of memory barriers committed
system.cpu05.commit.branches                  1798139                       # Number of branches committed
system.cpu05.commit.fp_insts                 13670789                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                16239051                       # Number of committed integer instructions.
system.cpu05.commit.function_calls              40061                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass       210108      0.97%      0.97% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu        7588806     34.97%     35.93% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult         22936      0.11%     36.04% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     36.04% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd      3345569     15.41%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     51.45% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult      2531328     11.66%     63.12% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv         7168      0.03%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.15% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead       5431493     25.03%     88.18% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite      2566054     11.82%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total        21703462                       # Class of committed instruction
system.cpu05.commit.bw_lim_events             1885370                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                   26125176                       # The number of ROB reads
system.cpu05.rob.rob_writes                  43988835                       # The number of ROB writes
system.cpu05.timesIdled                           199                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          5864                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                   39526913                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                  21493358                       # Number of Instructions Simulated
system.cpu05.committedOps                    21493358                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.287099                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.287099                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             3.483121                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       3.483121                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads               19004053                       # number of integer regfile reads
system.cpu05.int_regfile_writes               5480172                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                13047668                       # number of floating regfile reads
system.cpu05.fp_regfile_writes               10510658                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   183                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements          109850                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          53.482623                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           7504506                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs          109911                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           68.278025                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle     43527319191                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    53.482623                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.835666                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.835666                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses        16093029                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses       16093029                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data      4942468                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total       4942468                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data      2561946                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total      2561946                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data           19                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data           14                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data      7504414                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total        7504414                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data      7504414                       # number of overall hits
system.cpu05.dcache.overall_hits::total       7504414                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data       482946                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total       482946                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data         4090                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total         4090                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            3                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            4                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data       487036                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total       487036                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data       487036                       # number of overall misses
system.cpu05.dcache.overall_misses::total       487036                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data  44573879421                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total  44573879421                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data    212081443                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total    212081443                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data        22059                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total        22059                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        23220                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data  44785960864                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total  44785960864                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data  44785960864                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total  44785960864                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data      5425414                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total      5425414                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data      2566036                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total      2566036                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data      7991450                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total      7991450                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data      7991450                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total      7991450                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.089016                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.089016                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.001594                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.001594                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.136364                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.136364                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.060945                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.060945                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.060945                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.060945                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 92295.783423                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 92295.783423                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 51853.653545                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 51853.653545                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data         7353                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total         7353                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 91956.161072                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 91956.161072                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 91956.161072                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 91956.161072                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs       228644                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          238                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs            7399                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    30.902014                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks        52146                       # number of writebacks
system.cpu05.dcache.writebacks::total           52146                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data       373708                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total       373708                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data         3210                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total         3210                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data       376918                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total       376918                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data       376918                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total       376918                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data       109238                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total       109238                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          880                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          880                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data       110118                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total       110118                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data       110118                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total       110118                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data   7080307416                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total   7080307416                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     55919263                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     55919263                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total        18576                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data   7136226679                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total   7136226679                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data   7136226679                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total   7136226679                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.020135                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.020135                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.000343                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.013779                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.013779                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.013779                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.013779                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 64815.425182                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 64815.425182                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 63544.617045                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 63544.617045                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data         6192                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6192                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 64805.269611                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 64805.269611                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 64805.269611                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 64805.269611                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements              51                       # number of replacements
system.cpu05.icache.tags.tagsinuse         309.255661                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs           2046699                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         5155.413098                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   309.255661                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.604015                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.604015                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses         4094681                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses        4094681                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst      2046699                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total       2046699                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst      2046699                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total        2046699                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst      2046699                       # number of overall hits
system.cpu05.icache.overall_hits::total       2046699                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst          443                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total          443                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst          443                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total          443                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst          443                       # number of overall misses
system.cpu05.icache.overall_misses::total          443                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     17125911                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     17125911                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     17125911                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     17125911                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     17125911                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     17125911                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst      2047142                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total      2047142                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst      2047142                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total      2047142                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst      2047142                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total      2047142                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.000216                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000216                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.000216                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000216                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.000216                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000216                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 38658.941309                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 38658.941309                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 38658.941309                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 38658.941309                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 38658.941309                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 38658.941309                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu05.icache.writebacks::total              51                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           46                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           46                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           46                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          397                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          397                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          397                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     12795381                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     12795381                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     12795381                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     12795381                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     12795381                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     12795381                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 32230.178841                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 32230.178841                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 32230.178841                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 32230.178841                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 32230.178841                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 32230.178841                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups               1966622                       # Number of BP lookups
system.cpu06.branchPred.condPredicted         1881336                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect           13402                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups            1054293                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                968082                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           91.822861                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                 41710                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                    5855545                       # DTB read hits
system.cpu06.dtb.read_misses                     2941                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                5858486                       # DTB read accesses
system.cpu06.dtb.write_hits                   2710176                       # DTB write hits
system.cpu06.dtb.write_misses                      14                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses               2710190                       # DTB write accesses
system.cpu06.dtb.data_hits                    8565721                       # DTB hits
system.cpu06.dtb.data_misses                     2955                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                8568676                       # DTB accesses
system.cpu06.itb.fetch_hits                   2150334                       # ITB hits
system.cpu06.itb.fetch_misses                      76                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses               2150410                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                        6375688                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles            15962                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                     23623834                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                   1966622                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches          1009792                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                     6254041                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                 27553                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        84205                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         1730                       # Number of stall cycles due to pending traps
system.cpu06.fetch.CacheLines                 2150334                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 202                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples          6369750                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.708754                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.476375                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                2378868     37.35%     37.35% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                 205586      3.23%     40.57% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                 411016      6.45%     47.03% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                 282725      4.44%     51.47% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                 556754      8.74%     60.21% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                  45179      0.71%     60.91% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                  77365      1.21%     62.13% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                 467116      7.33%     69.46% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                1945141     30.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total            6369750                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.308456                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      3.705300                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                 172628                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles             2554800                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                 3232683                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles              311870                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                13564                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved              43033                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 220                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts             23440443                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 948                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                13564                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                 321966                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                566380                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        12839                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                 3390762                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles             1980034                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts             23349390                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                4373                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents               354569                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents              1729215                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  960                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands          17124801                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups            34118935                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups       20141073                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups        13977858                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps            16756869                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                 367932                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              346                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          333                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                 1741914                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads            5794722                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores           2713086                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads           50194                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores          34730                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                 22931741                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               343                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                22958830                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued           13174                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined        280066                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined       159742                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved           45                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples      6369750                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       3.604353                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      3.051187                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0           2047042     32.14%     32.14% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1            206682      3.24%     35.38% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2            342764      5.38%     40.76% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3            454079      7.13%     47.89% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4            520470      8.17%     56.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5            712033     11.18%     67.24% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6            589341      9.25%     76.49% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7            452420      7.10%     83.60% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8           1044919     16.40%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total       6369750                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                 20547      1.81%      1.81% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%      1.81% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%      1.81% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd               27566      2.43%      4.23% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%      4.23% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%      4.23% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult             554788     48.81%     53.04% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                6947      0.61%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     53.65% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead               524699     46.16%     99.81% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                2187      0.19%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu             8121178     35.37%     35.37% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult              24957      0.11%     35.48% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     35.48% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd           3536808     15.41%     50.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     50.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     50.89% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult          2673592     11.65%     62.53% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv              8359      0.04%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.57% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead            5883584     25.63%     88.19% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite           2710348     11.81%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total             22958830                       # Type of FU issued
system.cpu06.iq.rate                         3.600996                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                   1136734                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.049512                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads         23156614                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes         8586576                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses      8338066                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads          30280704                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes         14625867                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses     14444393                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses              8405400                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses              15690160                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads          28723                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads        68812                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses           17                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         3963                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked       111804                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                13564                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                252217                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles              234244                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts          23168657                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             644                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts             5794722                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts            2713086                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              325                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                 5703                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents              225666                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents          296                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect        12649                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          626                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts              13275                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts            22906915                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts             5858486                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts           51915                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                      236573                       # number of nop insts executed
system.cpu06.iew.exec_refs                    8568676                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                1929749                       # Number of branches executed
system.cpu06.iew.exec_stores                  2710190                       # Number of stores executed
system.cpu06.iew.exec_rate                   3.592854                       # Inst execution rate
system.cpu06.iew.wb_sent                     22790125                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                    22782459                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                15022992                       # num instructions producing a value
system.cpu06.iew.wb_consumers                18856045                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     3.573333                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.796720                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts        291695                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts           13190                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples      6240882                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     3.665428                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     3.538744                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0      2623981     42.05%     42.05% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1       128612      2.06%     44.11% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2       176590      2.83%     46.94% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3       278250      4.46%     51.39% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4       150040      2.40%     53.80% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5       462683      7.41%     61.21% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6       287093      4.60%     65.81% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7       146235      2.34%     68.16% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8      1987398     31.84%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total      6240882                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts           22875504                       # Number of instructions committed
system.cpu06.commit.committedOps             22875504                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                      8435033                       # Number of memory references committed
system.cpu06.commit.loads                     5725910                       # Number of loads committed
system.cpu06.commit.membars                        14                       # Number of memory barriers committed
system.cpu06.commit.branches                  1891242                       # Number of branches committed
system.cpu06.commit.fp_insts                 14437285                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                17103524                       # Number of committed integer instructions.
system.cpu06.commit.function_calls              40077                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass       223490      0.98%      0.98% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu        7979658     34.88%     35.86% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult         23932      0.10%     35.96% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     35.96% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd      3531905     15.44%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     51.40% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult      2673344     11.69%     63.09% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv         8128      0.04%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.13% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead       5725924     25.03%     88.16% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite      2709123     11.84%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total        22875504                       # Class of committed instruction
system.cpu06.commit.bw_lim_events             1987398                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                   27418863                       # The number of ROB reads
system.cpu06.rob.rob_writes                  46378939                       # The number of ROB writes
system.cpu06.timesIdled                           177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          5938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                   39321942                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                  22652018                       # Number of Instructions Simulated
system.cpu06.committedOps                    22652018                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.281462                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.281462                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             3.552874                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       3.552874                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads               20001760                       # number of integer regfile reads
system.cpu06.int_regfile_writes               5750414                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                13779406                       # number of floating regfile reads
system.cpu06.fp_regfile_writes               11100191                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   128                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements          116021                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          54.262033                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs           7918652                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs          116082                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           68.216020                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle     43529630742                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    54.262033                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.847844                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.847844                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses        16978208                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses       16978208                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data      5213567                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total       5213567                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data      2704669                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total      2704669                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           17                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           13                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data      7918236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total        7918236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data      7918236                       # number of overall hits
system.cpu06.dcache.overall_hits::total       7918236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data       508311                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total       508311                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data         4438                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         4438                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            2                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data       512749                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total       512749                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data       512749                       # number of overall misses
system.cpu06.dcache.overall_misses::total       512749                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data  44828080371                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total  44828080371                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data    213034063                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total    213034063                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        12771                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        17415                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data  45041114434                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total  45041114434                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data  45041114434                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total  45041114434                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data      5721878                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total      5721878                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data      2709107                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total      2709107                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data      8430985                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total      8430985                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data      8430985                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total      8430985                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.088836                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.088836                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.001638                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.001638                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.060817                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.060817                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.060817                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.060817                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 88190.262204                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 88190.262204                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 48002.267463                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 48002.267463                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 87842.422772                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 87842.422772                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 87842.422772                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 87842.422772                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs       226599                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          228                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs            7562                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    29.965485                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks        60467                       # number of writebacks
system.cpu06.dcache.writebacks::total           60467                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data       392971                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total       392971                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data         3482                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total         3482                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data       396453                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total       396453                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data       396453                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total       396453                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data       115340                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total       115340                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          956                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          956                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data       116296                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total       116296                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data       116296                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total       116296                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data   7152184926                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total   7152184926                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     56678021                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     56678021                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data   7208862947                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total   7208862947                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data   7208862947                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total   7208862947                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.020158                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.020158                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.000353                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.000353                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.013794                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.013794                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.013794                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.013794                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 62009.579729                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 62009.579729                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 59286.632845                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 59286.632845                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 61987.196008                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 61987.196008                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 61987.196008                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 61987.196008                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              50                       # number of replacements
system.cpu06.icache.tags.tagsinuse         308.700653                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs           2149887                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         5388.187970                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   308.700653                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.602931                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.602931                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses         4301067                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses        4301067                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst      2149887                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total       2149887                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst      2149887                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total        2149887                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst      2149887                       # number of overall hits
system.cpu06.icache.overall_hits::total       2149887                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          447                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          447                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          447                       # number of overall misses
system.cpu06.icache.overall_misses::total          447                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     17142165                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     17142165                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     17142165                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     17142165                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     17142165                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     17142165                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst      2150334                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total      2150334                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst      2150334                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total      2150334                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst      2150334                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total      2150334                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.000208                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000208                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.000208                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000208                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.000208                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000208                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 38349.362416                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 38349.362416                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 38349.362416                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 38349.362416                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 38349.362416                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 38349.362416                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu06.icache.writebacks::total              50                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           48                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           48                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           48                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          399                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          399                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          399                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     13457151                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     13457151                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     13457151                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     13457151                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     13457151                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     13457151                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.000186                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.000186                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.000186                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.000186                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.000186                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 33727.195489                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 33727.195489                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 33727.195489                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 33727.195489                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 33727.195489                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 33727.195489                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups               2049755                       # Number of BP lookups
system.cpu07.branchPred.condPredicted         1964328                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect           13906                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups            1152541                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits               1007939                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           87.453635                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                 41729                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            72                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             72                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                    6106051                       # DTB read hits
system.cpu07.dtb.read_misses                     3006                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                6109057                       # DTB read accesses
system.cpu07.dtb.write_hits                   2831537                       # DTB write hits
system.cpu07.dtb.write_misses                      12                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses               2831549                       # DTB write accesses
system.cpu07.dtb.data_hits                    8937588                       # DTB hits
system.cpu07.dtb.data_misses                     3018                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                8940606                       # DTB accesses
system.cpu07.itb.fetch_hits                   2237949                       # ITB hits
system.cpu07.itb.fetch_misses                      76                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses               2238025                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                        6654872                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles            16689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                     24647548                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                   2049755                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches          1049668                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                     6534018                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                 28581                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        82745                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         1741                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                 2237949                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 220                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples          6649521                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            3.706665                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.478466                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                2489182     37.43%     37.43% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                 213243      3.21%     40.64% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                 431360      6.49%     47.13% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                 289186      4.35%     51.48% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                 581121      8.74%     60.22% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                  44706      0.67%     60.89% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                  80463      1.21%     62.10% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                 488845      7.35%     69.45% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                2031415     30.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total            6649521                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.308008                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      3.703685                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                 178594                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles             2676478                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                 3375465                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles              322175                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                14064                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved              43142                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 237                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts             24458951                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 986                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                14064                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                 333351                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                578227                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles        12051                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                 3538293                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles             2090790                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts             24364395                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                4536                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents               367878                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents              1833335                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                  683                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands          17865823                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups            35602238                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups       20996365                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups        14605867                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps            17484441                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                 381382                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts              350                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts          334                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                 1803628                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads            6047433                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores           2834486                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads           52283                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores          38297                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                 23930411                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               354                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                23954503                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued           13786                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined        289975                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined       164827                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           38                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples      6649521                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       3.602440                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      3.055174                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0           2149738     32.33%     32.33% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1            211047      3.17%     35.50% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2            352389      5.30%     40.80% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3            469931      7.07%     47.87% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4            541352      8.14%     56.01% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5            745305     11.21%     67.22% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6            614936      9.25%     76.47% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7            471248      7.09%     83.55% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8           1093575     16.45%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total       6649521                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                 20973      1.77%      1.77% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%      1.77% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%      1.77% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd               28846      2.43%      4.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult             578724     48.72%     52.92% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                8466      0.71%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     53.63% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead               548432     46.17%     99.80% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                2373      0.20%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu             8463755     35.33%     35.33% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult              25851      0.11%     35.44% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     35.44% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd           3694801     15.42%     50.86% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     50.86% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     50.86% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult          2793718     11.66%     62.53% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv              9492      0.04%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.57% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead            6135172     25.61%     88.18% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite           2831710     11.82%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total             23954503                       # Type of FU issued
system.cpu07.iq.rate                         3.599544                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                   1187814                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.049586                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads         24126026                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes         8938765                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses      8681376                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads          31634101                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes         15282273                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses     15094296                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses              8750510                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses              16391803                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads          28727                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads        71579                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation          299                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         4013                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked       111425                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                14064                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                238621                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles              259168                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts          24176939                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             570                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts             6047433                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts            2834486                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts              331                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                 5701                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents              250541                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents          299                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect        13171                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          585                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts              13756                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts            23900465                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts             6109057                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts           54038                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                      246174                       # number of nop insts executed
system.cpu07.iew.exec_refs                    8940606                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                2011808                       # Number of branches executed
system.cpu07.iew.exec_stores                  2831549                       # Number of stores executed
system.cpu07.iew.exec_rate                   3.591424                       # Inst execution rate
system.cpu07.iew.wb_sent                     23783364                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                    23775672                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                15681705                       # num instructions producing a value
system.cpu07.iew.wb_consumers                19688286                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     3.572672                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.796499                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts        302061                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls           316                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts           13680                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples      6520512                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     3.661293                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     3.540364                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0      2749198     42.16%     42.16% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1       133032      2.04%     44.20% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2       182405      2.80%     47.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3       290763      4.46%     51.46% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4       154763      2.37%     53.83% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5       483282      7.41%     61.24% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6       298269      4.57%     65.82% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7       152104      2.33%     68.15% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8      2076696     31.85%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total      6520512                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts           23873503                       # Number of instructions committed
system.cpu07.commit.committedOps             23873503                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                      8806327                       # Number of memory references committed
system.cpu07.commit.loads                     5975854                       # Number of loads committed
system.cpu07.commit.membars                        17                       # Number of memory barriers committed
system.cpu07.commit.branches                  1971807                       # Number of branches committed
system.cpu07.commit.fp_insts                 15087237                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                17842802                       # Number of committed integer instructions.
system.cpu07.commit.function_calls              40124                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass       232717      0.97%      0.97% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu        8317001     34.84%     35.81% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult         24928      0.10%     35.92% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     35.92% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd      3689825     15.46%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     51.37% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult      2793472     11.70%     63.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv         9216      0.04%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead       5975871     25.03%     88.14% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite      2830473     11.86%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total        23873503                       # Class of committed instruction
system.cpu07.commit.bw_lim_events             2076696                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                   28617417                       # The number of ROB reads
system.cpu07.rob.rob_writes                  48397256                       # The number of ROB writes
system.cpu07.timesIdled                           193                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5351                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                   39042758                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                  23640790                       # Number of Instructions Simulated
system.cpu07.committedOps                    23640790                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.281500                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.281500                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             3.552403                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       3.552403                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads               20848440                       # number of integer regfile reads
system.cpu07.int_regfile_writes               5981781                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                14399427                       # number of floating regfile reads
system.cpu07.fp_regfile_writes               11599234                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                   171                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements          122031                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          51.846575                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs           8268106                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs          122092                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           67.720293                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle       685243098                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    51.846575                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.810103                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.810103                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses        17728593                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses       17728593                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data      5441831                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total       5441831                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data      2826170                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total      2826170                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           25                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           25                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           18                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data      8268001                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total        8268001                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data      8268001                       # number of overall hits
system.cpu07.dcache.overall_hits::total       8268001                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data       530864                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total       530864                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data         4280                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total         4280                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data       535144                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total       535144                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data       535144                       # number of overall misses
system.cpu07.dcache.overall_misses::total       535144                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data  46925649783                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total  46925649783                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data    213218664                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total    213218664                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data        13932                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        29025                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        29025                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data  47138868447                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total  47138868447                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data  47138868447                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total  47138868447                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data      5972695                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total      5972695                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data      2830450                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total      2830450                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           23                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data      8803145                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total      8803145                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data      8803145                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total      8803145                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.088882                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.088882                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.001512                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.001512                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.217391                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.217391                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.060790                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.060790                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.060790                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.060790                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 88394.861552                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 88394.861552                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 49817.444860                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 49817.444860                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data         6966                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 88086.325264                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 88086.325264                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 88086.325264                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 88086.325264                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs       229282                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs            7691                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    29.811728                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks        56864                       # number of writebacks
system.cpu07.dcache.writebacks::total           56864                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data       409545                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total       409545                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data         3326                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total         3326                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data       412871                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total       412871                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data       412871                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total       412871                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data       121319                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total       121319                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          954                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          954                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data       122273                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total       122273                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data       122273                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total       122273                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data   7462520226                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total   7462520226                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     58168772                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     58168772                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        23220                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data   7520688998                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total   7520688998                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data   7520688998                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total   7520688998                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.020312                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.020312                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.217391                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.013890                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.013890                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.013890                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.013890                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 61511.554052                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 61511.554052                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 60973.555556                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 60973.555556                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 61507.356473                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 61507.356473                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 61507.356473                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 61507.356473                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              65                       # number of replacements
system.cpu07.icache.tags.tagsinuse         326.639640                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs           2237472                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             429                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         5215.552448                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst   326.639640                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.637968                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.637968                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          364                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          303                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses         4476327                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses        4476327                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst      2237472                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total       2237472                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst      2237472                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total        2237472                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst      2237472                       # number of overall hits
system.cpu07.icache.overall_hits::total       2237472                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          477                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          477                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          477                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          477                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          477                       # number of overall misses
system.cpu07.icache.overall_misses::total          477                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     16586046                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     16586046                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     16586046                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     16586046                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     16586046                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     16586046                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst      2237949                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total      2237949                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst      2237949                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total      2237949                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst      2237949                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total      2237949                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.000213                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000213                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.000213                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000213                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.000213                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000213                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 34771.584906                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 34771.584906                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 34771.584906                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 34771.584906                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 34771.584906                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 34771.584906                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           65                       # number of writebacks
system.cpu07.icache.writebacks::total              65                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           48                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           48                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           48                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          429                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          429                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          429                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          429                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          429                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          429                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     12765195                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     12765195                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     12765195                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     12765195                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     12765195                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     12765195                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.000192                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.000192                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.000192                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.000192                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.000192                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 29755.699301                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 29755.699301                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 29755.699301                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 29755.699301                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 29755.699301                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 29755.699301                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups               2124969                       # Number of BP lookups
system.cpu08.branchPred.condPredicted         2039320                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect           14351                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups            1189266                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits               1044936                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           87.863943                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                 41793                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                    6347110                       # DTB read hits
system.cpu08.dtb.read_misses                     2905                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                6350015                       # DTB read accesses
system.cpu08.dtb.write_hits                   2946318                       # DTB write hits
system.cpu08.dtb.write_misses                      14                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses               2946332                       # DTB write accesses
system.cpu08.dtb.data_hits                    9293428                       # DTB hits
system.cpu08.dtb.data_misses                     2919                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                9296347                       # DTB accesses
system.cpu08.itb.fetch_hits                   2319800                       # ITB hits
system.cpu08.itb.fetch_misses                      70                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses               2319870                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                        6815154                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles            16938                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                     25603453                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                   2124969                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches          1086729                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                     6692759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                 29491                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles        83841                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         1501                       # Number of stall cycles due to pending traps
system.cpu08.fetch.CacheLines                 2319800                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 200                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples          6809820                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.759784                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.476511                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                2491847     36.59%     36.59% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                 221471      3.25%     39.84% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                 446790      6.56%     46.41% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                 296914      4.36%     50.77% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                 603246      8.86%     59.62% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                  45961      0.67%     60.30% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                  82020      1.20%     61.50% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                 509817      7.49%     68.99% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                2111754     31.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total            6809820                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.311801                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      3.756841                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                 183334                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles             2685446                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                 3511585                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles              331081                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                14533                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved              43317                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts             25409438                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 956                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                14533                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                 342580                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                574875                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        11466                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                 3678676                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles             2103849                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts             25311573                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                5221                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents               370131                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents              1838953                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                 1048                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands          18557193                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups            36988898                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups       21788081                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups        15200813                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps            18161433                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                 395760                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              333                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          320                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                 1853001                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads            6286554                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores           2949232                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads           52212                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores          38442                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                 24862691                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               335                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                24887032                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued           14322                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined        300535                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined       171833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples      6809820                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       3.654580                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      3.051201                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0           2148185     31.55%     31.55% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1            215718      3.17%     34.71% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2            357698      5.25%     39.97% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3            482356      7.08%     47.05% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4            560782      8.23%     55.28% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5            774310     11.37%     66.65% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6            641249      9.42%     76.07% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7            489498      7.19%     83.26% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8           1140024     16.74%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total       6809820                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                 21697      1.75%      1.75% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    1      0.00%      1.75% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%      1.75% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd               30070      2.43%      4.19% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%      4.19% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult             601622     48.66%     52.84% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                8411      0.68%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     53.53% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead               572089     46.27%     99.79% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                2541      0.21%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu             8774059     35.26%     35.26% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult              25902      0.10%     35.36% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     35.36% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd           3845402     15.45%     50.81% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     50.81% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     50.81% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult          2908397     11.69%     62.50% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv              9488      0.04%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.54% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead            6377290     25.62%     88.16% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite           2946490     11.84%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total             24887032                       # Type of FU issued
system.cpu08.iq.rate                         3.651720                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                   1236431                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.049682                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads         24907284                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes         9259987                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses      8991240                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads          32927353                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes         15903879                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses     15710812                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses              9061095                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses              17062364                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads          28832                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads        73978                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         4012                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked       115198                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                14533                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                238080                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles              257250                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts          25116858                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             612                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts             6286554                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts            2949232                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              317                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                 5904                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents              248338                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect        13648                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          565                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts              14213                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts            24831112                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts             6350015                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts           55920                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                      253832                       # number of nop insts executed
system.cpu08.iew.exec_refs                    9296347                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                2086110                       # Number of branches executed
system.cpu08.iew.exec_stores                  2946332                       # Number of stores executed
system.cpu08.iew.exec_rate                   3.643514                       # Inst execution rate
system.cpu08.iew.wb_sent                     24709699                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                    24702052                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                16301122                       # num instructions producing a value
system.cpu08.iew.wb_consumers                20462539                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     3.624577                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.796632                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts        312909                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts           14139                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples      6677947                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     3.714074                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     3.538243                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0      2761550     41.35%     41.35% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1       136727      2.05%     43.40% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2       188160      2.82%     46.22% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3       302903      4.54%     50.75% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4       159340      2.39%     53.14% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5       503903      7.55%     60.69% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6       310836      4.65%     65.34% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7       157479      2.36%     67.70% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8      2157049     32.30%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total      6677947                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts           24802392                       # Number of instructions committed
system.cpu08.commit.committedOps             24802392                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                      9157796                       # Number of memory references committed
system.cpu08.commit.loads                     6212576                       # Number of loads committed
system.cpu08.commit.membars                        14                       # Number of memory barriers committed
system.cpu08.commit.branches                  2044455                       # Number of branches committed
system.cpu08.commit.fp_insts                 15703685                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                18527955                       # Number of committed integer instructions.
system.cpu08.commit.function_calls              40159                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass       239905      0.97%      0.97% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu        8621992     34.76%     35.73% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult         24956      0.10%     35.83% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     35.83% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd      3840353     15.48%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     51.31% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult      2908160     11.73%     63.04% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv         9216      0.04%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.08% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead       6212590     25.05%     88.13% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite      2945220     11.87%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total        24802392                       # Class of committed instruction
system.cpu08.commit.bw_lim_events             2157049                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                   29634249                       # The number of ROB reads
system.cpu08.rob.rob_writes                  50278503                       # The number of ROB writes
system.cpu08.timesIdled                           195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5334                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                   38882476                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                  24562491                       # Number of Instructions Simulated
system.cpu08.committedOps                    24562491                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.277462                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.277462                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             3.604099                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       3.604099                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads               21633270                       # number of integer regfile reads
system.cpu08.int_regfile_writes               6188679                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                14987281                       # number of floating regfile reads
system.cpu08.fp_regfile_writes               12072446                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   155                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements          127456                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          55.860886                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           8597227                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs          127517                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           67.420242                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle     43528373379                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    55.860886                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.872826                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.872826                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses        18438330                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses       18438330                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data      5656380                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total       5656380                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data      2940760                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total      2940760                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           17                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           13                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data      8597140                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total        8597140                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data      8597140                       # number of overall hits
system.cpu08.dcache.overall_hits::total       8597140                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data       553731                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total       553731                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data         4444                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         4444                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            2                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data       558175                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total       558175                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data       558175                       # number of overall misses
system.cpu08.dcache.overall_misses::total       558175                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data  47027558880                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total  47027558880                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data    225991251                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total    225991251                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data        12771                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        18576                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        18576                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data  47253550131                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total  47253550131                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data  47253550131                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total  47253550131                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data      6210111                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total      6210111                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data      2945204                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total      2945204                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data      9155315                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total      9155315                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data      9155315                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total      9155315                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.089166                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.089166                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.001509                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.001509                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.060967                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.060967                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.060967                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.060967                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 84928.528256                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 84928.528256                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 50853.116787                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 50853.116787                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         6192                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         6192                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 84657.231390                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 84657.231390                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 84657.231390                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 84657.231390                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs       226421                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          245                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs            7671                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    29.516491                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          245                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks        63933                       # number of writebacks
system.cpu08.dcache.writebacks::total           63933                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data       427026                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total       427026                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data         3449                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total         3449                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data       430475                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total       430475                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data       430475                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total       430475                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data       126705                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total       126705                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          995                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          995                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data       127700                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total       127700                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data       127700                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total       127700                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data   7501215195                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total   7501215195                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     60182385                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     60182385                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        15093                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data   7561397580                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total   7561397580                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data   7561397580                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total   7561397580                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.020403                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.020403                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.000338                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.013948                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.013948                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.013948                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.013948                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 59202.203504                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 59202.203504                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 60484.809045                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 60484.809045                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         5031                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         5031                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 59212.197181                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 59212.197181                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 59212.197181                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 59212.197181                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              51                       # number of replacements
system.cpu08.icache.tags.tagsinuse         308.729568                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs           2319358                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             397                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         5842.211587                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst   308.729568                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.602987                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.602987                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          346                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          285                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.675781                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses         4639997                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses        4639997                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst      2319358                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total       2319358                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst      2319358                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total        2319358                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst      2319358                       # number of overall hits
system.cpu08.icache.overall_hits::total       2319358                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          442                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          442                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          442                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          442                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          442                       # number of overall misses
system.cpu08.icache.overall_misses::total          442                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     16359651                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     16359651                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     16359651                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     16359651                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     16359651                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     16359651                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst      2319800                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total      2319800                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst      2319800                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total      2319800                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst      2319800                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total      2319800                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.000191                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.000191                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 37012.785068                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 37012.785068                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 37012.785068                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 37012.785068                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 37012.785068                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 37012.785068                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu08.icache.writebacks::total              51                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           45                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           45                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           45                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           45                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           45                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           45                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          397                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          397                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          397                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          397                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          397                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          397                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     12395997                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     12395997                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     12395997                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     12395997                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     12395997                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     12395997                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 31224.173804                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 31224.173804                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 31224.173804                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 31224.173804                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 31224.173804                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 31224.173804                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups               1943763                       # Number of BP lookups
system.cpu09.branchPred.condPredicted         1858659                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect           13069                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups            1098622                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                958824                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           87.275150                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                 41632                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups            70                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses             70                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           15                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                    5795586                       # DTB read hits
system.cpu09.dtb.read_misses                     3027                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                5798613                       # DTB read accesses
system.cpu09.dtb.write_hits                   2681534                       # DTB write hits
system.cpu09.dtb.write_misses                      10                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses               2681544                       # DTB write accesses
system.cpu09.dtb.data_hits                    8477120                       # DTB hits
system.cpu09.dtb.data_misses                     3037                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                8480157                       # DTB accesses
system.cpu09.itb.fetch_hits                   2129051                       # ITB hits
system.cpu09.itb.fetch_misses                      70                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses               2129121                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                        6404383                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles            15630                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                     23357522                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                   1943763                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches          1000456                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                     6281265                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                 26823                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        87311                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         1674                       # Number of stall cycles due to pending traps
system.cpu09.fetch.CacheLines                 2129051                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 206                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples          6399327                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            3.649997                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.478555                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                2452780     38.33%     38.33% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                 202410      3.16%     41.49% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                 406825      6.36%     47.85% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                 278304      4.35%     52.20% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                 553079      8.64%     60.84% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                  44681      0.70%     61.54% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                  77816      1.22%     62.75% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                 463523      7.24%     70.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                1919909     30.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total            6399327                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.303505                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      3.647115                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                 170044                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles             2622671                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                 3198028                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles              308074                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                13199                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved              42894                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts             23180472                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 938                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                13199                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                 317658                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                612206                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles        11643                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                 3354017                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles             2003293                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts             23091518                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                3824                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents               348925                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents              1755378                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  951                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands          16938261                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups            33749662                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups       19919460                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups        13830198                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps            16581660                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                 356601                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              334                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts          321                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                 1723694                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads            5735013                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores           2684189                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads           45957                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores          30025                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                 22685126                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               340                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                22714759                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued           13009                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined        270264                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined       153168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples      6399327                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       3.549554                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      3.059951                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0           2121689     33.15%     33.15% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1            205975      3.22%     36.37% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2            339538      5.31%     41.68% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3            448678      7.01%     48.69% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4            513581      8.03%     56.72% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5            705274     11.02%     67.74% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6            583586      9.12%     76.86% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7            446584      6.98%     83.84% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8           1034422     16.16%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total       6399327                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                 20361      1.81%      1.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    1      0.00%      1.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%      1.81% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd               27597      2.46%      4.27% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%      4.27% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%      4.27% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult             546775     48.67%     52.93% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                6473      0.58%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     53.51% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead               520126     46.29%     99.80% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                2198      0.20%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu             8031532     35.36%     35.36% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult              23668      0.10%     35.46% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     35.46% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd           3500962     15.41%     50.88% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     50.88% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     50.88% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult          2646183     11.65%     62.52% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv              7394      0.03%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.56% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead            5823335     25.64%     88.19% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite           2681681     11.81%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total             22714759                       # Type of FU issued
system.cpu09.iq.rate                         3.546752                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                   1123531                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.049463                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads         23003775                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes         8484741                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses      8247230                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads          29961610                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes         14471239                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses     14293705                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses              8314204                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses              15524082                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads          28765                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads        66767                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation          250                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         3363                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked       110414                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                13199                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                279064                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles              244808                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts          22915309                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             689                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts             5735013                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts            2684189                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts              319                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                 6060                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents              235761                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents          250                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect        12461                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          461                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts              12922                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts            22663914                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts             5798613                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts           50845                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                      229843                       # number of nop insts executed
system.cpu09.iew.exec_refs                    8480157                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                1908403                       # Number of branches executed
system.cpu09.iew.exec_stores                  2681544                       # Number of stores executed
system.cpu09.iew.exec_rate                   3.538813                       # Inst execution rate
system.cpu09.iew.wb_sent                     22548345                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                    22540935                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                14860395                       # num instructions producing a value
system.cpu09.iew.wb_consumers                18640109                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     3.519611                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.797227                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts        281433                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls           311                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts           12857                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples      6268821                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     3.610328                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     3.541417                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0      2692279     42.95%     42.95% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1       127157      2.03%     44.98% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2       174127      2.78%     47.75% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3       274249      4.37%     52.13% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4       147502      2.35%     54.48% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5       457460      7.30%     61.78% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6       283337      4.52%     66.30% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7       144666      2.31%     68.61% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8      1968044     31.39%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total      6268821                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts           22632502                       # Number of instructions committed
system.cpu09.commit.committedOps             22632502                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                      8349072                       # Number of memory references committed
system.cpu09.commit.loads                     5668246                       # Number of loads committed
system.cpu09.commit.membars                        15                       # Number of memory barriers committed
system.cpu09.commit.branches                  1870799                       # Number of branches committed
system.cpu09.commit.fp_insts                 14287237                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                16924351                       # Number of committed integer instructions.
system.cpu09.commit.function_calls              40089                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass       217304      0.96%      0.96% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu        7893866     34.88%     35.84% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult         22964      0.10%     35.94% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     35.94% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd      3496097     15.45%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     51.39% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult      2646016     11.69%     63.08% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv         7168      0.03%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.11% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead       5668261     25.04%     88.15% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite      2680826     11.85%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total        22632502                       # Class of committed instruction
system.cpu09.commit.bw_lim_events             1968044                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                   27212775                       # The number of ROB reads
system.cpu09.rob.rob_writes                  45870926                       # The number of ROB writes
system.cpu09.timesIdled                           195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          5056                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                   39293248                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                  22415202                       # Number of Instructions Simulated
system.cpu09.committedOps                    22415202                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.285716                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.285716                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             3.499978                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       3.499978                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads               19788455                       # number of integer regfile reads
system.cpu09.int_regfile_writes               5687297                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                13635436                       # number of floating regfile reads
system.cpu09.fp_regfile_writes               10984176                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   185                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements          115034                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          55.024022                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs           7834768                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs          115093                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           68.073367                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle     43527453867                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    55.024022                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.859750                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.859750                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses        16802986                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses       16802986                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data      5158071                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total       5158071                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data      2676608                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total      2676608                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           19                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           14                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data      7834679                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total        7834679                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data      7834679                       # number of overall hits
system.cpu09.dcache.overall_hits::total       7834679                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data       504958                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total       504958                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data         4200                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total         4200                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            2                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data       509158                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total       509158                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data       509158                       # number of overall misses
system.cpu09.dcache.overall_misses::total       509158                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data  46114607691                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total  46114607691                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data    213470699                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total    213470699                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data        12771                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        25542                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        25542                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data  46328078390                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total  46328078390                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data  46328078390                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total  46328078390                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data      5663029                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total      5663029                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data      2680808                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total      2680808                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data      8343837                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total      8343837                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data      8343837                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total      8343837                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.089167                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.089167                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.001567                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.001567                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.061022                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.061022                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.061022                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.061022                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 91323.650068                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 91323.650068                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 50826.356905                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 50826.356905                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data  6385.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 90989.591423                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 90989.591423                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 90989.591423                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 90989.591423                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs       229271                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          327                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs            7573                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             3                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    30.274792                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          109                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks        57052                       # number of writebacks
system.cpu09.dcache.writebacks::total           57052                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data       390568                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total       390568                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data         3285                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total         3285                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data       393853                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total       393853                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data       393853                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total       393853                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data       114390                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total       114390                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          915                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          915                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data       115305                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total       115305                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data       115305                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total       115305                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data   7309145160                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total   7309145160                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     56856076                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     56856076                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data   7366001236                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total   7366001236                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data   7366001236                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total   7366001236                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.020199                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.020199                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.000341                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.013819                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.013819                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.013819                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.013819                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 63896.714398                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 63896.714398                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 62137.787978                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 62137.787978                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 63882.756481                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 63882.756481                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 63882.756481                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 63882.756481                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements              51                       # number of replacements
system.cpu09.icache.tags.tagsinuse         310.772912                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs           2128602                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         5334.842105                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst   310.772912                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.606978                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.606978                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses         4258501                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses        4258501                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst      2128602                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total       2128602                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst      2128602                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total        2128602                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst      2128602                       # number of overall hits
system.cpu09.icache.overall_hits::total       2128602                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          449                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          449                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          449                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          449                       # number of overall misses
system.cpu09.icache.overall_misses::total          449                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     16461819                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     16461819                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     16461819                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     16461819                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     16461819                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     16461819                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst      2129051                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total      2129051                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst      2129051                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total      2129051                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst      2129051                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total      2129051                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.000211                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000211                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.000211                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000211                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 36663.293987                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 36663.293987                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 36663.293987                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 36663.293987                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 36663.293987                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 36663.293987                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu09.icache.writebacks::total              51                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           50                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           50                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           50                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          399                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          399                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          399                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     12011706                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     12011706                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     12011706                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     12011706                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     12011706                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     12011706                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.000187                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.000187                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.000187                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.000187                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 30104.526316                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 30104.526316                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 30104.526316                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 30104.526316                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 30104.526316                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 30104.526316                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups               2041617                       # Number of BP lookups
system.cpu10.branchPred.condPredicted         1956104                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect           13812                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups            1155927                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits               1006562                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           87.078336                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                 41786                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                    6107352                       # DTB read hits
system.cpu10.dtb.read_misses                     3180                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                6110532                       # DTB read accesses
system.cpu10.dtb.write_hits                   2829380                       # DTB write hits
system.cpu10.dtb.write_misses                      14                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses               2829394                       # DTB write accesses
system.cpu10.dtb.data_hits                    8936732                       # DTB hits
system.cpu10.dtb.data_misses                     3194                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                8939926                       # DTB accesses
system.cpu10.itb.fetch_hits                   2235007                       # ITB hits
system.cpu10.itb.fetch_misses                      69                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses               2235076                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                        6619489                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles            16245                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                     24594120                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                   2041617                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches          1048348                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                     6496385                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                 28335                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles        86398                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         1557                       # Number of stall cycles due to pending traps
system.cpu10.fetch.CacheLines                 2235007                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 199                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples          6614788                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            3.718051                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.477460                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                2464814     37.26%     37.26% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                 212946      3.22%     40.48% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                 425846      6.44%     46.92% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                 289108      4.37%     51.29% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                 582089      8.80%     60.09% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                  45742      0.69%     60.78% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                  79489      1.20%     61.98% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                 489874      7.41%     69.39% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                2024880     30.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total            6614788                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.308425                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      3.715411                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                 176797                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles             2644559                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                 3373767                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles              319311                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                13956                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved              43151                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 222                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts             24408340                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 932                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                13956                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                 329711                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                593528                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles        11292                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                 3535632                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles             2044271                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts             24314347                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                3696                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents               361131                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents              1788508                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  825                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands          17830844                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups            35539399                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups       20942952                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups        14596443                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps            17452165                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                 378679                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              333                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          319                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                 1782583                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads            6043539                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores           2832034                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads           46033                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores          30155                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                 23887366                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               336                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                23917841                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued           13641                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined        287334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined       162949                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples      6614788                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       3.615814                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      3.055926                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0           2126735     32.15%     32.15% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1            209976      3.17%     35.33% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2            351476      5.31%     40.64% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3            465636      7.04%     47.68% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4            538378      8.14%     55.82% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5            742245     11.22%     67.04% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6            614606      9.29%     76.33% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7            470256      7.11%     83.44% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8           1095480     16.56%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total       6614788                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                 21020      1.77%      1.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%      1.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%      1.77% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd               29058      2.45%      4.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%      4.22% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult             575540     48.51%     52.73% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                6564      0.55%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     53.29% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead               551788     46.51%     99.80% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                2399      0.20%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu             8432128     35.25%     35.25% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult              23787      0.10%     35.35% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     35.35% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd           3694737     15.45%     50.80% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     50.80% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     50.80% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult          2793637     11.68%     62.48% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv              7394      0.03%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.51% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead            6136600     25.66%     88.17% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite           2829554     11.83%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total             23917841                       # Type of FU issued
system.cpu10.iq.rate                         3.613246                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                   1186369                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.049602                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads         24024011                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes         8902988                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses      8647575                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads          31626469                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes         15272319                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses     15086521                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses              8716879                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses              16387327                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads          29069                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads        70889                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation          272                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         3649                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked       116432                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                13956                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                256465                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles              255776                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts          24127589                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             530                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts             6043539                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts            2832034                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              318                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                 5936                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents              246865                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents          272                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect        13124                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          549                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts              13673                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts            23863953                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts             6110532                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts           53888                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                      239887                       # number of nop insts executed
system.cpu10.iew.exec_refs                    8939926                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                2004052                       # Number of branches executed
system.cpu10.iew.exec_stores                  2829394                       # Number of stores executed
system.cpu10.iew.exec_rate                   3.605105                       # Inst execution rate
system.cpu10.iew.wb_sent                     23742148                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                    23734096                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                15656694                       # num instructions producing a value
system.cpu10.iew.wb_consumers                19638912                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     3.585488                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.797228                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts        299263                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           308                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts           13601                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples      6482451                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     3.675604                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     3.539725                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0      2719612     41.95%     41.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1       131719      2.03%     43.99% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2       181640      2.80%     46.79% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3       289601      4.47%     51.25% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4       153564      2.37%     53.62% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5       483558      7.46%     61.08% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6       299405      4.62%     65.70% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7       152174      2.35%     68.05% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8      2071178     31.95%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total      6482451                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts           23826920                       # Number of instructions committed
system.cpu10.commit.committedOps             23826920                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                      8801035                       # Number of memory references committed
system.cpu10.commit.loads                     5972650                       # Number of loads committed
system.cpu10.commit.membars                        14                       # Number of memory barriers committed
system.cpu10.commit.branches                  1964208                       # Number of branches committed
system.cpu10.commit.fp_insts                 15079813                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                17805390                       # Number of committed integer instructions.
system.cpu10.commit.function_calls              40125                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass       226556      0.95%      0.95% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu        8286042     34.78%     35.73% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult         23000      0.10%     35.82% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     35.82% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd      3689633     15.49%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     51.31% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult      2793472     11.72%     63.03% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv         7168      0.03%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.06% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead       5972664     25.07%     88.13% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite      2828385     11.87%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total        23826920                       # Class of committed instruction
system.cpu10.commit.bw_lim_events             2071178                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                   28535506                       # The number of ROB reads
system.cpu10.rob.rob_writes                  48298159                       # The number of ROB writes
system.cpu10.timesIdled                           202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          4701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                   39078141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                  23600368                       # Number of Instructions Simulated
system.cpu10.committedOps                    23600368                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.280482                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.280482                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             3.565285                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       3.565285                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads               20801956                       # number of integer regfile reads
system.cpu10.int_regfile_writes               5955198                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                14391236                       # number of floating regfile reads
system.cpu10.fp_regfile_writes               11592769                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   191                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements          121637                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          54.203633                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs           8260840                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs          121698                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           67.879834                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle     43529474007                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    54.203633                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.846932                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.846932                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses        17716445                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses       17716445                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data      5436798                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total       5436798                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data      2823954                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total      2823954                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           17                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           13                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data      8260752                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total        8260752                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data      8260752                       # number of overall hits
system.cpu10.dcache.overall_hits::total       8260752                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data       532098                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total       532098                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data         4415                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total         4415                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data       536513                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total       536513                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data       536513                       # number of overall misses
system.cpu10.dcache.overall_misses::total       536513                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data  46647117756                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total  46647117756                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data    219300894                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total    219300894                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data        12771                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        22059                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        22059                       # number of StoreCondReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data  46866418650                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total  46866418650                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data  46866418650                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total  46866418650                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data      5968896                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total      5968896                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data      2828369                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total      2828369                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data      8797265                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total      8797265                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data      8797265                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total      8797265                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.089145                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.089145                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.001561                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.001561                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.060986                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.060986                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.060986                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.060986                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 87666.403099                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 87666.403099                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 49671.776670                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 49671.776670                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         7353                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         7353                       # average StoreCondReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 87353.742873                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 87353.742873                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 87353.742873                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 87353.742873                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs       230785                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           89                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs            7746                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    29.794087                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets           89                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks        60544                       # number of writebacks
system.cpu10.dcache.writebacks::total           60544                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data       411140                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total       411140                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data         3457                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total         3457                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data       414597                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total       414597                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data       414597                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total       414597                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data       120958                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total       120958                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          958                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          958                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data       121916                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total       121916                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data       121916                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total       121916                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data   7411339863                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total   7411339863                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     57368545                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     57368545                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data   7468708408                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total   7468708408                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data   7468708408                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total   7468708408                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.020265                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.020265                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.013858                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.013858                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.013858                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.013858                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 61272.010640                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 61272.010640                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 59883.658664                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 59883.658664                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         6192                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         6192                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 61261.101152                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 61261.101152                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 61261.101152                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 61261.101152                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              50                       # number of replacements
system.cpu10.icache.tags.tagsinuse         306.630447                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs           2234563                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             394                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         5671.479695                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst   306.630447                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.598888                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.598888                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          344                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses         4470408                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses        4470408                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst      2234563                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total       2234563                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst      2234563                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total        2234563                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst      2234563                       # number of overall hits
system.cpu10.icache.overall_hits::total       2234563                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          444                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          444                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          444                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          444                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          444                       # number of overall misses
system.cpu10.icache.overall_misses::total          444                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     15580620                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     15580620                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     15580620                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     15580620                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     15580620                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     15580620                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst      2235007                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total      2235007                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst      2235007                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total      2235007                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst      2235007                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total      2235007                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.000199                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000199                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.000199                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000199                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.000199                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000199                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 35091.486486                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 35091.486486                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 35091.486486                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 35091.486486                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 35091.486486                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 35091.486486                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu10.icache.writebacks::total              50                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           50                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           50                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           50                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          394                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          394                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          394                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          394                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          394                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          394                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     11636703                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     11636703                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     11636703                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     11636703                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     11636703                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     11636703                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 29534.779188                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 29534.779188                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 29534.779188                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 29534.779188                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 29534.779188                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 29534.779188                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups               2138820                       # Number of BP lookups
system.cpu11.branchPred.condPredicted         2053252                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect           14542                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups            1211970                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits               1052512                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           86.843074                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                 41793                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups            76                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses             76                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                    6398152                       # DTB read hits
system.cpu11.dtb.read_misses                     3207                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                6401359                       # DTB read accesses
system.cpu11.dtb.write_hits                   2972588                       # DTB write hits
system.cpu11.dtb.write_misses                      10                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses               2972598                       # DTB write accesses
system.cpu11.dtb.data_hits                    9370740                       # DTB hits
system.cpu11.dtb.data_misses                     3217                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                9373957                       # DTB accesses
system.cpu11.itb.fetch_hits                   2337187                       # ITB hits
system.cpu11.itb.fetch_misses                      79                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses               2337266                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                        6887568                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            17529                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                     25809612                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                   2138820                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches          1094305                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                     6759363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                 29911                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles        89139                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         1525                       # Number of stall cycles due to pending traps
system.cpu11.fetch.CacheLines                 2337187                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 198                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples          6882547                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            3.750009                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.478834                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                2533674     36.81%     36.81% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                 223632      3.25%     40.06% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                 444582      6.46%     46.52% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                 300442      4.37%     50.89% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                 608025      8.83%     59.72% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                  46493      0.68%     60.40% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                  79716      1.16%     61.56% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                 515235      7.49%     69.04% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                2130748     30.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total            6882547                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.310533                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      3.747275                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                 182310                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles             2718461                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                 3550445                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles              327451                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                14741                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved              43185                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 227                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts             25614193                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                 927                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                14741                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                 339254                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                586373                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        11950                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                 3716348                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles             2124742                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts             25514955                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                4406                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents               364204                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents              1863871                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  764                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands          18705161                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups            37288910                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups       21948438                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups        15340468                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps            18304553                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                 400608                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              347                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          334                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                 1822440                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads            6341832                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores           2975849                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads           50385                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores          34893                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                 25062405                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               347                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                25082873                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued           14423                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined        303618                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined       172143                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples      6882547                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       3.644417                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      3.057756                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0           2194918     31.89%     31.89% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1            213348      3.10%     34.99% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2            355829      5.17%     40.16% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3            484241      7.04%     47.20% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4            562049      8.17%     55.36% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5            778730     11.31%     66.68% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6            645120      9.37%     76.05% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7            493918      7.18%     83.23% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8           1154394     16.77%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total       6882547                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                 21714      1.75%      1.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%      1.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%      1.75% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd               30059      2.42%      4.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%      4.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%      4.16% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult             602149     48.43%     52.59% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                6925      0.56%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     53.15% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead               580034     46.65%     99.79% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                2554      0.21%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu             8831049     35.21%     35.21% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult              25030      0.10%     35.31% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     35.31% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd           3881133     15.47%     50.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     50.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     50.78% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult          2935823     11.70%     62.49% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv              8394      0.03%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.52% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead            6428654     25.63%     88.15% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite           2972786     11.85%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total             25082873                       # Type of FU issued
system.cpu11.iq.rate                         3.641760                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                   1243435                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.049573                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads         25095946                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes         9315985                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses      9046835                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads          33210205                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes         16050707                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses     15853890                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses              9119421                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses              17206883                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads          29045                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads        74725                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation          326                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         4385                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked       111203                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                14741                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                244226                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles              261668                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts          25316952                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             597                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts             6341832                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts            2975849                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              326                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                 5881                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents              252815                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents          326                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect        13756                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          662                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts              14418                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts            25026333                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts             6401359                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts           56540                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                      254200                       # number of nop insts executed
system.cpu11.iew.exec_refs                    9373957                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                2099403                       # Number of branches executed
system.cpu11.iew.exec_stores                  2972598                       # Number of stores executed
system.cpu11.iew.exec_rate                   3.633551                       # Inst execution rate
system.cpu11.iew.wb_sent                     24908779                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                    24900725                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                16441704                       # num instructions producing a value
system.cpu11.iew.wb_consumers                20629822                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     3.615315                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.796987                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts        316467                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           300                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts           14328                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples      6744859                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     3.706389                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     3.539108                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0      2800881     41.53%     41.53% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1       135491      2.01%     43.53% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2       187735      2.78%     46.32% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3       304442      4.51%     50.83% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4       160251      2.38%     53.21% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5       508045      7.53%     60.74% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6       315736      4.68%     65.42% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7       159084      2.36%     67.78% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8      2173194     32.22%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total      6744859                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts           24999072                       # Number of instructions committed
system.cpu11.commit.committedOps             24999072                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                      9238571                       # Number of memory references committed
system.cpu11.commit.loads                     6267107                       # Number of loads committed
system.cpu11.commit.membars                        16                       # Number of memory barriers committed
system.cpu11.commit.branches                  2057323                       # Number of branches committed
system.cpu11.commit.fp_insts                 15846309                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                18669974                       # Number of committed integer instructions.
system.cpu11.commit.function_calls              40133                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass       239942      0.96%      0.96% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu        8676962     34.71%     35.67% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult         23996      0.10%     35.76% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     35.76% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd      3875969     15.50%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     51.27% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult      2935488     11.74%     63.01% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv         8128      0.03%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.04% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead       6267123     25.07%     88.11% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite      2971464     11.89%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total        24999072                       # Class of committed instruction
system.cpu11.commit.bw_lim_events             2173194                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                   29885241                       # The number of ROB reads
system.cpu11.rob.rob_writes                  50679509                       # The number of ROB writes
system.cpu11.timesIdled                           174                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          5021                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                   38810062                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                  24759134                       # Number of Instructions Simulated
system.cpu11.committedOps                    24759134                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.278183                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.278183                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             3.594757                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       3.594757                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads               21788206                       # number of integer regfile reads
system.cpu11.int_regfile_writes               6223580                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                15123010                       # number of floating regfile reads
system.cpu11.fp_regfile_writes               12182093                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   124                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements          128268                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          51.772596                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs           8675257                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs          128329                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           67.601688                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle     43530120684                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    51.772596                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.808947                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.808947                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses        18600616                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses       18600616                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data      5707973                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total       5707973                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data      2966873                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total      2966873                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data           22                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data           16                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total           16                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data      8674846                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total        8674846                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data      8674846                       # number of overall hits
system.cpu11.dcache.overall_hits::total       8674846                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data       556645                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total       556645                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         4571                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         4571                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            4                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data       561216                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total       561216                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data       561216                       # number of overall misses
system.cpu11.dcache.overall_misses::total       561216                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data  47887437276                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total  47887437276                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data    208851782                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total    208851782                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data        12771                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total        12771                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        25542                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        25542                       # number of StoreCondReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data  48096289058                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total  48096289058                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data  48096289058                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total  48096289058                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data      6264618                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total      6264618                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data      2971444                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total      2971444                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data      9236062                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total      9236062                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data      9236062                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total      9236062                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.088855                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.088855                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.001538                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.001538                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.083333                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.200000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.200000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.060764                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.060764                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.060764                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.060764                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 86028.684846                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 86028.684846                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 45690.610807                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 45690.610807                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data  6385.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total  6385.500000                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data  6385.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  6385.500000                       # average StoreCondReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 85700.138731                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 85700.138731                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 85700.138731                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 85700.138731                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs       233595                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs            7859                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    29.723247                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets   113.500000                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks        64672                       # number of writebacks
system.cpu11.dcache.writebacks::total           64672                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data       429135                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total       429135                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data         3539                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total         3539                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data       432674                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total       432674                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data       432674                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total       432674                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data       127510                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total       127510                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data         1032                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total         1032                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data       128542                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total       128542                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data       128542                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total       128542                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data   7593111828                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total   7593111828                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     57131626                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     57131626                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total        10449                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        20898                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data   7650243454                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total   7650243454                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data   7650243454                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total   7650243454                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.020354                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.020354                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.000347                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.000347                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.200000                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.013917                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.013917                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.013917                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.013917                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 59549.147737                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 59549.147737                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 55360.102713                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 55360.102713                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5224.500000                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total  5224.500000                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 59515.515971                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 59515.515971                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 59515.515971                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 59515.515971                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              51                       # number of replacements
system.cpu11.icache.tags.tagsinuse         310.978260                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs           2336740                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             403                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         5798.362283                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst   310.978260                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.607379                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.607379                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses         4674777                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses        4674777                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst      2336740                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total       2336740                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst      2336740                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total        2336740                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst      2336740                       # number of overall hits
system.cpu11.icache.overall_hits::total       2336740                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst          447                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          447                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst          447                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          447                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst          447                       # number of overall misses
system.cpu11.icache.overall_misses::total          447                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     16557021                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     16557021                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     16557021                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     16557021                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     16557021                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     16557021                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst      2337187                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total      2337187                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst      2337187                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total      2337187                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst      2337187                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total      2337187                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.000191                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.000191                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 37040.315436                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 37040.315436                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 37040.315436                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 37040.315436                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 37040.315436                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 37040.315436                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu11.icache.writebacks::total              51                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           44                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           44                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           44                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst          403                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total          403                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst          403                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total          403                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst          403                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total          403                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     12649095                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     12649095                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     12649095                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     12649095                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     12649095                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     12649095                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 31387.332506                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 31387.332506                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 31387.332506                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 31387.332506                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 31387.332506                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 31387.332506                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups               2221827                       # Number of BP lookups
system.cpu12.branchPred.condPredicted         2135945                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect           14991                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups            1371390                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits               1092452                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           79.660199                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                 41864                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                    6654300                       # DTB read hits
system.cpu12.dtb.read_misses                     3080                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                6657380                       # DTB read accesses
system.cpu12.dtb.write_hits                   3093887                       # DTB write hits
system.cpu12.dtb.write_misses                      14                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses               3093901                       # DTB write accesses
system.cpu12.dtb.data_hits                    9748187                       # DTB hits
system.cpu12.dtb.data_misses                     3094                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                9751281                       # DTB accesses
system.cpu12.itb.fetch_hits                   2424938                       # ITB hits
system.cpu12.itb.fetch_misses                      72                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses               2425010                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                        7047432                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            17556                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                     26831315                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                   2221827                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches          1134316                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                     6919395                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                 30819                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        88591                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         1709                       # Number of stall cycles due to pending traps
system.cpu12.fetch.CacheLines                 2424938                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 206                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples          7042695                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            3.809808                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.475088                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                2523723     35.83%     35.83% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                 231339      3.28%     39.12% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                 465928      6.62%     45.74% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                 307101      4.36%     50.10% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                 631843      8.97%     59.07% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                  46688      0.66%     59.73% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                  82878      1.18%     60.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                 536823      7.62%     68.53% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                2216372     31.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total            7042695                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.315268                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      3.807247                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                 188363                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles             2718821                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                 3693109                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles              338617                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                15194                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved              43466                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 223                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts             26631411                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                 958                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                15194                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                 351082                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                590709                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        10942                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                 3864403                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles             2121774                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts             26528872                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                5221                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents               369050                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents              1853066                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  976                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands          19445695                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups            38770877                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups       22804206                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups        15966667                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps            19031973                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                 413722                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          323                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                 1884701                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads            6593919                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores           3096905                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads           52319                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores          38264                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                 26060017                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               339                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                26083221                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued           15029                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined        312654                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined       177895                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           33                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples      7042695                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       3.703585                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      3.050475                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0           2179011     30.94%     30.94% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1            217039      3.08%     34.02% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2            365731      5.19%     39.21% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3            498688      7.08%     46.30% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4            581492      8.26%     54.55% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5            812002     11.53%     66.08% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6            671629      9.54%     75.62% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7            513920      7.30%     82.92% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8           1203183     17.08%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total       7042695                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                 22413      1.72%      1.72% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%      1.72% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd               31072      2.39%      4.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%      4.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%      4.12% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult             629893     48.47%     52.59% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                8474      0.65%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     53.24% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead               604772     46.54%     99.78% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                2825      0.22%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu             9173119     35.17%     35.17% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult              25927      0.10%     35.27% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     35.27% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd           4039008     15.49%     50.75% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     50.75% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     50.75% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult          3055874     11.72%     62.47% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv              9496      0.04%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.51% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead            6685744     25.63%     88.14% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite           3094049     11.86%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total             26083221                       # Type of FU issued
system.cpu12.iq.rate                         3.701096                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                   1299449                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.049819                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads         25939886                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes         9669544                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses      9389558                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads          34583729                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes         16703797                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses     16503622                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses              9461289                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses              17921377                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads          29083                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads        76929                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation          331                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         4122                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked       116931                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                15194                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                238012                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles              271011                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts          26324069                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             640                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts             6593919                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts            3096905                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              321                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                 5695                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents              262353                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents          331                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect        14281                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          576                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts              14857                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts            26024922                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts             6657380                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts           58299                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                      263713                       # number of nop insts executed
system.cpu12.iew.exec_refs                    9751281                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                2181462                       # Number of branches executed
system.cpu12.iew.exec_stores                  3093901                       # Number of stores executed
system.cpu12.iew.exec_rate                   3.692823                       # Inst execution rate
system.cpu12.iew.wb_sent                     25901196                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                    25893180                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                17102942                       # num instructions producing a value
system.cpu12.iew.wb_consumers                21465022                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     3.674130                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.796782                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts        325755                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts           14776                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples      6903993                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     3.765481                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     3.536058                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0      2803749     40.61%     40.61% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1       139804      2.02%     42.64% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2       194303      2.81%     45.45% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3       318119      4.61%     50.06% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4       164732      2.39%     52.44% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5       530059      7.68%     60.12% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6       328316      4.76%     64.88% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7       164318      2.38%     67.26% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8      2260593     32.74%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total      6903993                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts           25996856                       # Number of instructions committed
system.cpu12.commit.committedOps             25996856                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                      9609773                       # Number of memory references committed
system.cpu12.commit.loads                     6516990                       # Number of loads committed
system.cpu12.commit.membars                        14                       # Number of memory barriers committed
system.cpu12.commit.branches                  2137870                       # Number of branches committed
system.cpu12.commit.fp_insts                 16496261                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                19409040                       # Number of committed integer instructions.
system.cpu12.commit.function_calls              40193                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass       249158      0.96%      0.96% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu        9014198     34.67%     35.63% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult         24992      0.10%     35.73% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     35.73% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd      4033889     15.52%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     51.25% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult      3055616     11.75%     63.00% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv         9216      0.04%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead       6517004     25.07%     88.10% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite      3092783     11.90%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total        25996856                       # Class of committed instruction
system.cpu12.commit.bw_lim_events             2260593                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                   30964009                       # The number of ROB reads
system.cpu12.rob.rob_writes                  52695199                       # The number of ROB writes
system.cpu12.timesIdled                           192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          4737                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                   38650198                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                  25747702                       # Number of Instructions Simulated
system.cpu12.committedOps                    25747702                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.273711                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.273711                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             3.653487                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       3.653487                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads               22639583                       # number of integer regfile reads
system.cpu12.int_regfile_writes               6454788                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                15742994                       # number of floating regfile reads
system.cpu12.fp_regfile_writes               12681016                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   155                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements          134231                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          54.176415                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs           9023051                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs          134292                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           67.189788                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle     43530846309                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    54.176415                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.846506                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.846506                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses        19350619                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses       19350619                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data      5934726                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total       5934726                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data      3088236                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total      3088236                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data           16                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           13                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data      9022962                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total        9022962                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data      9022962                       # number of overall hits
system.cpu12.dcache.overall_hits::total       9022962                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data       580580                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total       580580                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data         4531                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total         4531                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            3                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data       585111                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total       585111                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data       585111                       # number of overall misses
system.cpu12.dcache.overall_misses::total       585111                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data  47831350527                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total  47831350527                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data    215668903                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total    215668903                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        23220                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        23220                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        17415                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data  48047019430                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total  48047019430                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data  48047019430                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total  48047019430                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data      6515306                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total      6515306                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data      3092767                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total      3092767                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data      9608073                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total      9608073                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data      9608073                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total      9608073                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.089110                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.089110                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.001465                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.001465                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.060898                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.060898                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.060898                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.060898                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 82385.460276                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 82385.460276                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 47598.521960                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 47598.521960                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data         7740                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total         7740                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 82116.076146                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 82116.076146                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 82116.076146                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 82116.076146                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs       224622                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs            7890                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    28.469202                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets   182.500000                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks        72682                       # number of writebacks
system.cpu12.dcache.writebacks::total           72682                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data       447125                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total       447125                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data         3513                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total         3513                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data       450638                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total       450638                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data       450638                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total       450638                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data       133455                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total       133455                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data         1018                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total         1018                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data       134473                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total       134473                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data       134473                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total       134473                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data   7613039232                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total   7613039232                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     56539990                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     56539990                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        12771                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data   7669579222                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total   7669579222                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data   7669579222                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total   7669579222                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.020483                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.020483                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.000329                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.013996                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.013996                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.013996                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.013996                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 57045.740002                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 57045.740002                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 55540.265226                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 55540.265226                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6385.500000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 57034.343117                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 57034.343117                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 57034.343117                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 57034.343117                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              50                       # number of replacements
system.cpu12.icache.tags.tagsinuse         311.174548                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs           2424492                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         6076.421053                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst   311.174548                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.607763                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.607763                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          349                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          288                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.681641                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses         4850275                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses        4850275                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst      2424492                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total       2424492                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst      2424492                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total        2424492                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst      2424492                       # number of overall hits
system.cpu12.icache.overall_hits::total       2424492                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst          446                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          446                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst          446                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          446                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst          446                       # number of overall misses
system.cpu12.icache.overall_misses::total          446                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     15588747                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     15588747                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     15588747                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     15588747                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     15588747                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     15588747                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst      2424938                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total      2424938                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst      2424938                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total      2424938                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst      2424938                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total      2424938                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.000184                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.000184                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 34952.347534                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 34952.347534                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 34952.347534                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 34952.347534                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 34952.347534                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 34952.347534                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu12.icache.writebacks::total              50                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           47                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           47                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           47                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          399                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          399                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          399                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     11958300                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     11958300                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     11958300                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     11958300                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     11958300                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     11958300                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000165                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.000165                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000165                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.000165                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000165                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 29970.676692                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 29970.676692                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 29970.676692                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 29970.676692                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 29970.676692                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 29970.676692                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups               2019280                       # Number of BP lookups
system.cpu13.branchPred.condPredicted         1933976                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect           13581                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups            1343421                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                995817                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           74.125460                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                 41703                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            68                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             68                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                    6034278                       # DTB read hits
system.cpu13.dtb.read_misses                     3151                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                6037429                       # DTB read accesses
system.cpu13.dtb.write_hits                   2796355                       # DTB write hits
system.cpu13.dtb.write_misses                      10                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses               2796365                       # DTB write accesses
system.cpu13.dtb.data_hits                    8830633                       # DTB hits
system.cpu13.dtb.data_misses                     3161                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                8833794                       # DTB accesses
system.cpu13.itb.fetch_hits                   2210863                       # ITB hits
system.cpu13.itb.fetch_misses                      80                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses               2210943                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                        6614730                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles            16075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                     24314833                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                   2019280                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches          1037520                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                     6493136                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                 27873                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        85301                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         1734                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                 2210863                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 205                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples          6610218                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            3.678371                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.479334                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                2506481     37.92%     37.92% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                 210332      3.18%     41.10% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                 421703      6.38%     47.48% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                 286317      4.33%     51.81% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                 575345      8.70%     60.52% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                  45659      0.69%     61.21% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                  79017      1.20%     62.40% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                 484545      7.33%     69.73% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                2000819     30.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total            6610218                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.305270                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      3.675862                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                 174334                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles             2684155                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                 3337445                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles              315263                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                13720                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved              43023                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 226                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts             24131807                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                 946                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                13720                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                 325561                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                630207                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles        12011                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                 3496981                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles             2046437                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts             24039132                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                4000                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents               350165                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents              1793622                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                 1169                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands          17629782                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups            35136577                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups       20710513                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups        14426060                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps            17258872                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                 370910                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              340                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          328                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                 1762771                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads            5974057                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores           2799112                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads           45894                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores          30064                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                 23617308                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               342                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                23645551                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued           13408                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined        280461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined       158454                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           32                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples      6610218                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       3.577121                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      3.061446                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0           2172068     32.86%     32.86% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1            208545      3.15%     36.01% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2            346095      5.24%     41.25% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3            461918      6.99%     48.24% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4            532462      8.06%     56.29% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5            734060     11.10%     67.40% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6            608042      9.20%     76.60% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7            465562      7.04%     83.64% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8           1081466     16.36%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total       6610218                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                 21065      1.80%      1.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%      1.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%      1.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd               28723      2.45%      4.25% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%      4.25% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%      4.25% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult             568196     48.55%     52.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                6621      0.57%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     53.37% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead               543469     46.44%     99.80% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                2291      0.20%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu             8342358     35.28%     35.28% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult              23710      0.10%     35.38% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     35.38% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd           3651524     15.44%     50.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     50.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     50.82% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult          2760953     11.68%     62.50% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv              7384      0.03%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.53% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead            6063100     25.64%     88.17% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite           2796518     11.83%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total             23645551                       # Type of FU issued
system.cpu13.iq.rate                         3.574681                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                   1170365                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.049496                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads         23836917                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes         8804457                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses      8557571                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads          31248176                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes         15093917                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses     14910437                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses              8625592                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses              16190320                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads          28604                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads        69029                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation          263                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         3515                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked       111574                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                13720                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                286840                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles              257652                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts          23855188                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             770                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts             5974057                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts            2799112                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              322                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                 6175                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents              248426                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents          263                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect        12957                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          483                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts              13440                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts            23592854                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts             6037429                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts           52697                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                      237538                       # number of nop insts executed
system.cpu13.iew.exec_refs                    8833794                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                1982702                       # Number of branches executed
system.cpu13.iew.exec_stores                  2796365                       # Number of stores executed
system.cpu13.iew.exec_rate                   3.566715                       # Inst execution rate
system.cpu13.iew.wb_sent                     23475549                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                    23468008                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                15479557                       # num instructions producing a value
system.cpu13.iew.wb_consumers                19411398                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     3.547841                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.797447                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts        292005                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls           310                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts           13365                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples      6480093                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     3.636012                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     3.540660                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0      2758326     42.57%     42.57% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1       130495      2.01%     44.58% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2       179909      2.78%     47.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3       286553      4.42%     51.78% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4       152620      2.36%     54.13% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5       477886      7.37%     61.51% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6       296223      4.57%     66.08% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7       150174      2.32%     68.40% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8      2047907     31.60%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total      6480093                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts           23561694                       # Number of instructions committed
system.cpu13.commit.committedOps             23561694                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                      8700625                       # Number of memory references committed
system.cpu13.commit.loads                     5905028                       # Number of loads committed
system.cpu13.commit.membars                        15                       # Number of memory barriers committed
system.cpu13.commit.branches                  1943494                       # Number of branches committed
system.cpu13.commit.fp_insts                 14903685                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                17609788                       # Number of committed integer instructions.
system.cpu13.commit.function_calls              40123                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass       224509      0.95%      0.95% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu        8199056     34.80%     35.75% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult         22992      0.10%     35.85% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     35.85% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd      3646625     15.48%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     51.33% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult      2760704     11.72%     63.04% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv         7168      0.03%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.07% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead       5905043     25.06%     88.13% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite      2795597     11.87%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total        23561694                       # Class of committed instruction
system.cpu13.commit.bw_lim_events             2047907                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                   28283896                       # The number of ROB reads
system.cpu13.rob.rob_writes                  47752079                       # The number of ROB writes
system.cpu13.timesIdled                           192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          4512                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                   39082900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                  23337189                       # Number of Instructions Simulated
system.cpu13.committedOps                    23337189                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.283442                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.283442                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             3.528064                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       3.528064                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads               20571706                       # number of integer regfile reads
system.cpu13.int_regfile_writes               5894528                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                14223512                       # number of floating regfile reads
system.cpu13.fp_regfile_writes               11457537                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   178                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   38                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements          120355                       # number of replacements
system.cpu13.dcache.tags.tagsinuse          54.955800                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs           8164873                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs          120416                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           67.805549                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle     43527689550                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data    54.955800                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.858684                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.858684                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           61                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses        17513162                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses       17513162                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data      5373462                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total       5373462                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data      2791321                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total      2791321                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           20                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           14                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data      8164783                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total        8164783                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data      8164783                       # number of overall hits
system.cpu13.dcache.overall_hits::total       8164783                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data       527226                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total       527226                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data         4258                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total         4258                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data       531484                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total       531484                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data       531484                       # number of overall misses
system.cpu13.dcache.overall_misses::total       531484                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data  47434599675                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total  47434599675                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data    214045207                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total    214045207                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data        13932                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total        13932                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        23220                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        23220                       # number of StoreCondReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data  47648644882                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total  47648644882                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data  47648644882                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total  47648644882                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data      5900688                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total      5900688                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data      2795579                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total      2795579                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data      8696267                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total      8696267                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data      8696267                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total      8696267                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.089350                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.089350                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.001523                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.001523                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.222222                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.222222                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.061116                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.061116                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.061116                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.061116                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 89970.145014                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 89970.145014                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 50268.954204                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 50268.954204                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data         6966                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 89652.077733                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 89652.077733                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 89652.077733                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 89652.077733                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs       232063                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs            7849                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    29.565932                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets   113.500000                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks        62378                       # number of writebacks
system.cpu13.dcache.writebacks::total           62378                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data       407550                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total       407550                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data         3316                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total         3316                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data       410866                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total       410866                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data       410866                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total       410866                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data       119676                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total       119676                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          942                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          942                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data       120618                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total       120618                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data       120618                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total       120618                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data   7495086276                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total   7495086276                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     55992936                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     55992936                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total        11610                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        18576                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data   7551079212                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total   7551079212                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data   7551079212                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total   7551079212                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.020282                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.020282                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.013870                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.013870                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.013870                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.013870                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 62628.148300                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 62628.148300                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 59440.484076                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 59440.484076                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 62603.253345                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 62603.253345                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 62603.253345                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 62603.253345                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              51                       # number of replacements
system.cpu13.icache.tags.tagsinuse         310.317511                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs           2210414                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             399                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         5539.884712                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst   310.317511                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.606089                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.606089                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses         4422125                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses        4422125                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst      2210414                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total       2210414                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst      2210414                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total        2210414                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst      2210414                       # number of overall hits
system.cpu13.icache.overall_hits::total       2210414                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          449                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          449                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          449                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          449                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          449                       # number of overall misses
system.cpu13.icache.overall_misses::total          449                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     15270633                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     15270633                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     15270633                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     15270633                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     15270633                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     15270633                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst      2210863                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total      2210863                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst      2210863                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total      2210863                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst      2210863                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total      2210863                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.000203                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000203                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.000203                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000203                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.000203                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000203                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 34010.318486                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 34010.318486                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 34010.318486                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 34010.318486                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 34010.318486                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 34010.318486                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           51                       # number of writebacks
system.cpu13.icache.writebacks::total              51                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           50                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           50                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           50                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          399                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          399                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          399                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          399                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          399                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     11371995                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     11371995                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     11371995                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     11371995                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     11371995                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     11371995                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000180                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.000180                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000180                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.000180                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000180                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 28501.240602                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 28501.240602                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 28501.240602                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 28501.240602                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 28501.240602                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 28501.240602                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups               2117140                       # Number of BP lookups
system.cpu14.branchPred.condPredicted         2031522                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect           14325                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups            1256969                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits               1043577                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           83.023289                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                 41821                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups            58                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses             58                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                    6349139                       # DTB read hits
system.cpu14.dtb.read_misses                     3209                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                6352348                       # DTB read accesses
system.cpu14.dtb.write_hits                   2944263                       # DTB write hits
system.cpu14.dtb.write_misses                      14                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses               2944277                       # DTB write accesses
system.cpu14.dtb.data_hits                    9293402                       # DTB hits
system.cpu14.dtb.data_misses                     3223                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                9296625                       # DTB accesses
system.cpu14.itb.fetch_hits                   2316925                       # ITB hits
system.cpu14.itb.fetch_misses                      76                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses               2317001                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                        6822540                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles            16612                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                     25553994                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                   2117140                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches          1085398                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                     6699336                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                 29371                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                 38                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        85849                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         1778                       # Number of stall cycles due to pending traps
system.cpu14.fetch.CacheLines                 2316925                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 202                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples          6818298                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            3.747855                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.477452                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                2510604     36.82%     36.82% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                 220890      3.24%     40.06% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                 441176      6.47%     46.53% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                 296902      4.35%     50.89% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                 604341      8.86%     59.75% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                  46859      0.69%     60.44% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                  80556      1.18%     61.62% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                 510709      7.49%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                2106261     30.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total            6818298                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.310316                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      3.745525                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                 181657                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles             2698734                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                 3509934                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles              327649                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                14475                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved              43247                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 223                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts             25360823                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 918                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                14475                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                 338727                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                606104                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        11283                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                 3675955                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles             2085905                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts             25263132                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                3729                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents               369980                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents              1823074                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                 1036                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands          18523203                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups            36928034                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups       21735265                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups        15192765                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps            18129365                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                 393838                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              334                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          321                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                 1827680                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads            6283077                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores           2947050                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads           45960                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores          30016                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                 24820828                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded               335                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                24852147                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued           14012                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined        298825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined       169560                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved           29                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples      6818298                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       3.644919                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      3.055785                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0           2166567     31.78%     31.78% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1            214627      3.15%     34.92% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2            359140      5.27%     40.19% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3            479904      7.04%     47.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4            556407      8.16%     55.39% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5            770814     11.31%     66.69% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6            639234      9.38%     76.07% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7            488414      7.16%     83.23% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8           1143191     16.77%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total       6818298                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                 22123      1.79%      1.79% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%      1.79% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%      1.79% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd               30298      2.46%      4.25% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%      4.25% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%      4.25% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult             597780     48.44%     52.68% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                6625      0.54%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     53.22% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead               574730     46.57%     99.79% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                2577      0.21%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu             8743256     35.18%     35.18% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult              23843      0.10%     35.28% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     35.28% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd           3845306     15.47%     50.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     50.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     50.75% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult          2908426     11.70%     62.45% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv              7382      0.03%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.48% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead            6379482     25.67%     88.15% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite           2944448     11.85%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total             24852147                       # Type of FU issued
system.cpu14.iq.rate                         3.642653                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                   1234133                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.049659                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads         24854763                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes         9223179                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses      8958439                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads          32915974                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes         15897081                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses     15703252                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses              9031140                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses              17055136                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads          29069                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads        73647                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation          272                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         3895                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked       120521                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                14475                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                259828                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles              263391                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts          25068784                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             578                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts             6283077                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts            2947050                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              317                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                 6045                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents              254235                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents          272                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect        13610                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          571                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts              14181                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts            24796343                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts             6352348                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts           55804                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                      247621                       # number of nop insts executed
system.cpu14.iew.exec_refs                    9296625                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                2078399                       # Number of branches executed
system.cpu14.iew.exec_stores                  2944277                       # Number of stores executed
system.cpu14.iew.exec_rate                   3.634474                       # Inst execution rate
system.cpu14.iew.wb_sent                     24669968                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                    24661691                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                16275925                       # num instructions producing a value
system.cpu14.iew.wb_consumers                20413644                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     3.614737                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.797306                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts        311031                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           306                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts           14115                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples      6684711                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     3.703391                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     3.538667                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0      2777527     41.55%     41.55% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1       134827      2.02%     43.57% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2       186648      2.79%     46.36% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3       301643      4.51%     50.87% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4       158669      2.37%     53.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5       504275      7.54%     60.79% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6       312329      4.67%     65.46% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7       157325      2.35%     67.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8      2151468     32.18%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total      6684711                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts           24756096                       # Number of instructions committed
system.cpu14.commit.committedOps             24756096                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                      9152585                       # Number of memory references committed
system.cpu14.commit.loads                     6209430                       # Number of loads committed
system.cpu14.commit.membars                        14                       # Number of memory barriers committed
system.cpu14.commit.branches                  2036898                       # Number of branches committed
system.cpu14.commit.fp_insts                 15696261                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                18490812                       # Number of committed integer instructions.
system.cpu14.commit.function_calls              40157                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass       233762      0.94%      0.94% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu        8591218     34.70%     35.65% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult         23028      0.09%     35.74% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     35.74% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd      3840161     15.51%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     51.25% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult      2908160     11.75%     63.00% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv         7168      0.03%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.03% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead       6209444     25.08%     88.11% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite      2943155     11.89%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total        24756096                       # Class of committed instruction
system.cpu14.commit.bw_lim_events             2151468                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                   29598368                       # The number of ROB reads
system.cpu14.rob.rob_writes                  50181856                       # The number of ROB writes
system.cpu14.timesIdled                           184                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          4242                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                   38875090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                  24522338                       # Number of Instructions Simulated
system.cpu14.committedOps                    24522338                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.278217                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.278217                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             3.594312                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       3.594312                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads               21588982                       # number of integer regfile reads
system.cpu14.int_regfile_writes               6162873                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                14979250                       # number of floating regfile reads
system.cpu14.fp_regfile_writes               12066207                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   181                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements          126892                       # number of replacements
system.cpu14.dcache.tags.tagsinuse          54.939180                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs           8591898                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs          126952                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           67.678319                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle     43529482134                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data    54.939180                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.858425                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.858425                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses        18427303                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses       18427303                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data      5653198                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total       5653198                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data      2938617                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total      2938617                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data           16                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           13                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data      8591815                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total        8591815                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data      8591815                       # number of overall hits
system.cpu14.dcache.overall_hits::total       8591815                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data       553734                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total       553734                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         4522                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         4522                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            3                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data       558256                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total       558256                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data       558256                       # number of overall misses
system.cpu14.dcache.overall_misses::total       558256                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data  47752583643                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total  47752583643                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data    219775694                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total    219775694                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data        20898                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total        20898                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        17415                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        17415                       # number of StoreCondReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data  47972359337                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total  47972359337                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data  47972359337                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total  47972359337                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data      6206932                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total      6206932                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data      2943139                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total      2943139                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data      9150071                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total      9150071                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data      9150071                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total      9150071                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.089212                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.089212                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.001536                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.001536                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.187500                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.187500                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.061011                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.061011                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.061011                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.061011                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 86237.405763                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 86237.405763                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 48601.436090                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 48601.436090                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data         6966                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total         6966                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 85932.545888                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 85932.545888                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 85932.545888                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 85932.545888                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs       233471                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          240                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs            8123                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    28.741967                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          120                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks        60848                       # number of writebacks
system.cpu14.dcache.writebacks::total           60848                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data       427565                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total       427565                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data         3533                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total         3533                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data       431098                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total       431098                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data       431098                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total       431098                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data       126169                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total       126169                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          989                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          989                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data       127158                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total       127158                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data       127158                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total       127158                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data   7584662070                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total   7584662070                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     56906998                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     56906998                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total        17415                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        13932                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data   7641569068                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total   7641569068                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data   7641569068                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total   7641569068                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.020327                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.020327                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.000336                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.187500                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.013897                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.013897                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.013897                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.013897                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 60115.100143                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 60115.100143                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 57539.937310                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 57539.937310                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data         5805                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total         5805                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 60095.071234                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 60095.071234                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 60095.071234                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 60095.071234                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              50                       # number of replacements
system.cpu14.icache.tags.tagsinuse         310.119389                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs           2316480                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             398                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         5820.301508                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst   310.119389                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.605702                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.605702                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          348                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          287                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.679688                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses         4634248                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses        4634248                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst      2316480                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total       2316480                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst      2316480                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total        2316480                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst      2316480                       # number of overall hits
system.cpu14.icache.overall_hits::total       2316480                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst          445                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          445                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst          445                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          445                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst          445                       # number of overall misses
system.cpu14.icache.overall_misses::total          445                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     14389434                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     14389434                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     14389434                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     14389434                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     14389434                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     14389434                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst      2316925                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total      2316925                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst      2316925                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total      2316925                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst      2316925                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total      2316925                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.000192                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.000192                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 32335.806742                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 32335.806742                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 32335.806742                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 32335.806742                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 32335.806742                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 32335.806742                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu14.icache.writebacks::total              50                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           47                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           47                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           47                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           47                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           47                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           47                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst          398                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total          398                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst          398                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total          398                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst          398                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total          398                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     11072457                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     11072457                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     11072457                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     11072457                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     11072457                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     11072457                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000172                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.000172                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000172                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.000172                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000172                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 27820.243719                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 27820.243719                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 27820.243719                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 27820.243719                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 27820.243719                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 27820.243719                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups               2213624                       # Number of BP lookups
system.cpu15.branchPred.condPredicted         2127964                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect           14929                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups            1314038                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits               1090827                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           83.013353                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                 41827                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            59                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             59                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                    6650384                       # DTB read hits
system.cpu15.dtb.read_misses                     3385                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                6653769                       # DTB read accesses
system.cpu15.dtb.write_hits                   3091834                       # DTB write hits
system.cpu15.dtb.write_misses                      14                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses               3091848                       # DTB write accesses
system.cpu15.dtb.data_hits                    9742218                       # DTB hits
system.cpu15.dtb.data_misses                     3399                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                9745617                       # DTB accesses
system.cpu15.itb.fetch_hits                   2421461                       # ITB hits
system.cpu15.itb.fetch_misses                      71                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses               2421532                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                        7083883                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles            17466                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                     26778994                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                   2213624                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches          1132654                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                     6963195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                 30633                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 36                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        82197                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         1657                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                 2421461                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 199                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples          7079867                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            3.782415                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.477900                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                2572923     36.34%     36.34% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                 230422      3.25%     39.60% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                 459347      6.49%     46.08% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                 306488      4.33%     50.41% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                 632980      8.94%     59.35% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                  47198      0.67%     60.02% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                  81458      1.15%     61.17% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                 538652      7.61%     68.78% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                2210399     31.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total            7079867                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.312487                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      3.780271                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                 185230                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles             2770580                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                 3694443                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles              332314                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                15103                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved              43273                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 224                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts             26581152                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 940                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                15103                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                 345192                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                594306                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles        11199                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                 3862281                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles             2169589                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts             26479106                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                3931                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents               370933                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents              1906107                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                  907                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands          19410624                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups            38708154                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups       22749211                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups        15958939                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps            18999929                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                 410695                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts              336                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts          323                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                 1852997                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads            6590520                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores           3094730                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads           46148                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores          30355                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                 26017432                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded               338                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                26042069                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued           14816                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined        310187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined       175097                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples      7079867                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       3.678327                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      3.059738                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0           2232963     31.54%     31.54% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1            214727      3.03%     34.57% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2            360102      5.09%     39.66% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3            496821      7.02%     46.68% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4            576715      8.15%     54.82% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5            807916     11.41%     66.23% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6            671228      9.48%     75.71% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7            512293      7.24%     82.95% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8           1207102     17.05%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total       7079867                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                 22491      1.74%      1.74% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0      0.00%      1.74% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%      1.74% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd               31444      2.43%      4.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%      4.17% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult             622706     48.18%     52.36% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                6594      0.51%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     52.87% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead               606505     46.93%     99.80% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                2622      0.20%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu             9141878     35.10%     35.10% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult              23894      0.09%     35.20% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     35.20% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd           4038937     15.51%     50.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     50.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     50.71% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult          3055809     11.73%     62.44% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv              7385      0.03%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.47% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead            6682151     25.66%     88.13% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite           3092011     11.87%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total             26042069                       # Type of FU issued
system.cpu15.iq.rate                         3.676242                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                   1292362                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.049626                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads         25915490                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes         9631279                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses      9356511                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads          34555693                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes         16696983                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses     16495746                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses              9430949                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses              17903478                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads          29031                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads        76672                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         4010                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked       116689                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                15103                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                240101                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles              272958                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts          26275277                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             497                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts             6590520                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts            3094730                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts              320                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                 5848                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents              264165                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect        14217                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          564                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts              14781                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts            25983891                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts             6653769                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts           58178                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                      257507                       # number of nop insts executed
system.cpu15.iew.exec_refs                    9745617                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                2173780                       # Number of branches executed
system.cpu15.iew.exec_stores                  3091848                       # Number of stores executed
system.cpu15.iew.exec_rate                   3.668029                       # Inst execution rate
system.cpu15.iew.wb_sent                     25860512                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                    25852257                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                17077004                       # num instructions producing a value
system.cpu15.iew.wb_consumers                21412895                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     3.649447                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.797510                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts        323063                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls           307                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts           14716                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples      6948001                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     3.734972                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     3.538761                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0      2858015     41.13%     41.13% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1       138075      1.99%     43.12% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2       192772      2.77%     45.90% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3       316658      4.56%     50.45% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4       164360      2.37%     52.82% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5       528448      7.61%     60.42% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6       327609      4.72%     65.14% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7       164847      2.37%     67.51% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8      2257217     32.49%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total      6948001                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts           25950592                       # Number of instructions committed
system.cpu15.commit.committedOps             25950592                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                      9604568                       # Number of memory references committed
system.cpu15.commit.loads                     6513848                       # Number of loads committed
system.cpu15.commit.membars                        14                       # Number of memory barriers committed
system.cpu15.commit.branches                  2130323                       # Number of branches committed
system.cpu15.commit.fp_insts                 16488837                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                19371927                       # Number of committed integer instructions.
system.cpu15.commit.function_calls              40195                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass       243013      0.94%      0.94% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu        8983452     34.62%     35.55% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult         23064      0.09%     35.64% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     35.64% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd      4033697     15.54%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     51.19% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult      3055616     11.77%     62.96% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv         7168      0.03%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.99% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead       6513862     25.10%     88.09% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite      3090720     11.91%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total        25950592                       # Class of committed instruction
system.cpu15.commit.bw_lim_events             2257217                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                   30962398                       # The number of ROB reads
system.cpu15.rob.rob_writes                  52596832                       # The number of ROB writes
system.cpu15.timesIdled                           191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          4016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                   38613747                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                  25707583                       # Number of Instructions Simulated
system.cpu15.committedOps                    25707583                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.275556                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.275556                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             3.629024                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       3.629024                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads               22589141                       # number of integer regfile reads
system.cpu15.int_regfile_writes               6428390                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                15734801                       # number of floating regfile reads
system.cpu15.fp_regfile_writes               12674379                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                   188                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   34                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements          133696                       # number of replacements
system.cpu15.dcache.tags.tagsinuse          59.750381                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs           9018672                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs          133756                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           67.426299                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle     43528044816                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data    59.750381                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.933600                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.933600                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses        19338853                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses       19338853                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data      5932271                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total       5932271                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data      3086311                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total      3086311                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           16                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           14                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data      9018582                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total        9018582                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data      9018582                       # number of overall hits
system.cpu15.dcache.overall_hits::total       9018582                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data       579465                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total       579465                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data         4393                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total         4393                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            2                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data       583858                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total       583858                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data       583858                       # number of overall misses
system.cpu15.dcache.overall_misses::total       583858                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data  49014879732                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total  49014879732                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data    208377349                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total    208377349                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data        24381                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total        24381                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        11610                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        11610                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data  49223257081                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total  49223257081                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data  49223257081                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total  49223257081                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data      6511736                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total      6511736                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data      3090704                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total      3090704                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           16                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data      9602440                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total      9602440                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data      9602440                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total      9602440                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.088988                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.088988                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.001421                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.001421                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.157895                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.125000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.125000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.060803                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.060803                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.060803                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.060803                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 84586.437027                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 84586.437027                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 47433.951514                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 47433.951514                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data         8127                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total         8127                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         5805                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 84306.898391                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 84306.898391                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 84306.898391                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 84306.898391                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs       233490                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets          196                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs            8127                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    28.730159                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets           98                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks        64129                       # number of writebacks
system.cpu15.dcache.writebacks::total           64129                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data       446497                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total       446497                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data         3389                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total         3389                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data       449886                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total       449886                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data       449886                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total       449886                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data       132968                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total       132968                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data         1004                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total         1004                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data       133972                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total       133972                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data       133972                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total       133972                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data   7745036805                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total   7745036805                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     57020606                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     57020606                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total        20898                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total         9288                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data   7802057411                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total   7802057411                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data   7802057411                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total   7802057411                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.020420                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.020420                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.000325                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.000325                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.157895                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.125000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.013952                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.013952                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.013952                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.013952                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 58247.373842                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 58247.373842                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 56793.432271                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 56793.432271                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         6966                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6966                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         4644                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 58236.477854                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 58236.477854                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 58236.477854                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 58236.477854                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              50                       # number of replacements
system.cpu15.icache.tags.tagsinuse         306.999491                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs           2421020                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             395                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         6129.164557                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst   306.999491                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.599608                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.599608                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          345                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          284                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.673828                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses         4843317                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses        4843317                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst      2421020                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total       2421020                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst      2421020                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total        2421020                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst      2421020                       # number of overall hits
system.cpu15.icache.overall_hits::total       2421020                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          441                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          441                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          441                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          441                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          441                       # number of overall misses
system.cpu15.icache.overall_misses::total          441                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     14815521                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     14815521                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     14815521                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     14815521                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     14815521                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     14815521                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst      2421461                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total      2421461                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst      2421461                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total      2421461                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst      2421461                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total      2421461                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.000182                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000182                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.000182                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000182                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.000182                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000182                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 33595.285714                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 33595.285714                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 33595.285714                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 33595.285714                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 33595.285714                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 33595.285714                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           50                       # number of writebacks
system.cpu15.icache.writebacks::total              50                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           46                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           46                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           46                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           46                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           46                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           46                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          395                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          395                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          395                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          395                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          395                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          395                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     11002797                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     11002797                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     11002797                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     11002797                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     11002797                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     11002797                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000163                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.000163                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000163                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.000163                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000163                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 27855.182278                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 27855.182278                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 27855.182278                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 27855.182278                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 27855.182278                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 27855.182278                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    337428                       # number of replacements
system.l2.tags.tagsinuse                 14736.109988                       # Cycle average of tags in use
system.l2.tags.total_refs                     3001613                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    353777                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.484478                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               17030850000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     9103.487570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst      269.606464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data     2696.295191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       26.882962                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data      155.330777                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        2.678147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data      161.965372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        0.335084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data      177.463953                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data      178.689881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        0.044703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data      156.524231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.097416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data      160.734366                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.067463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data      181.509659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        0.008289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data      186.014482                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.166509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data      162.099067                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        0.004472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data      172.570431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        0.058946                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data      192.456897                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        0.021979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data      203.754928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.016013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data      167.936752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.016357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data      178.262310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.003679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data      201.005634                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.555633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.016455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.164569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.001641                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.009481                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000163                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.009886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.010832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.010906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.009553                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.009810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.011078                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.011353                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000010                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.009894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.010533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.011747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.012436                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.010250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.010880                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.012268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.899421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          817                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        14808                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.997864                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 111780833                       # Number of tag accesses
system.l2.tags.data_accesses                111780833                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1168049                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1168049                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6601                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6601                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data              20                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data              17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   66                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu02.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu03.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data            56443                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data              969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data              960                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data             1035                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data             1080                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data              999                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data             1022                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data             1085                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data             1107                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data             1030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data             1092                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data             1077                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data             1157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data             1063                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data             1109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data             1136                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 72364                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5821                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           301                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           389                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           401                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           359                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           396                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           357                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst           361                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           375                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           370                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              11299                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data       292255                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data        64897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data        71622                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data        70018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data        77800                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data        67738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data        75493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data        76018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data        83085                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data        72853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data        78490                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data        83815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data        91913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data        78327                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data        79589                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data        83439                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1447352                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5821                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data              348698                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 301                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data               65866                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 389                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data               72582                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 401                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data               71053                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 359                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data               78880                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 355                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data               68737                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 354                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data               76515                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 396                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data               77103                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 355                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data               84192                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 363                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data               73883                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 357                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data               79582                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                 361                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data               84892                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 377                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data               93070                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 375                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data               79390                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 365                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data               80698                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 370                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data               84575                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1531015                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5821                       # number of overall hits
system.l2.overall_hits::cpu00.data             348698                       # number of overall hits
system.l2.overall_hits::cpu01.inst                301                       # number of overall hits
system.l2.overall_hits::cpu01.data              65866                       # number of overall hits
system.l2.overall_hits::cpu02.inst                389                       # number of overall hits
system.l2.overall_hits::cpu02.data              72582                       # number of overall hits
system.l2.overall_hits::cpu03.inst                401                       # number of overall hits
system.l2.overall_hits::cpu03.data              71053                       # number of overall hits
system.l2.overall_hits::cpu04.inst                359                       # number of overall hits
system.l2.overall_hits::cpu04.data              78880                       # number of overall hits
system.l2.overall_hits::cpu05.inst                355                       # number of overall hits
system.l2.overall_hits::cpu05.data              68737                       # number of overall hits
system.l2.overall_hits::cpu06.inst                354                       # number of overall hits
system.l2.overall_hits::cpu06.data              76515                       # number of overall hits
system.l2.overall_hits::cpu07.inst                396                       # number of overall hits
system.l2.overall_hits::cpu07.data              77103                       # number of overall hits
system.l2.overall_hits::cpu08.inst                355                       # number of overall hits
system.l2.overall_hits::cpu08.data              84192                       # number of overall hits
system.l2.overall_hits::cpu09.inst                363                       # number of overall hits
system.l2.overall_hits::cpu09.data              73883                       # number of overall hits
system.l2.overall_hits::cpu10.inst                357                       # number of overall hits
system.l2.overall_hits::cpu10.data              79582                       # number of overall hits
system.l2.overall_hits::cpu11.inst                361                       # number of overall hits
system.l2.overall_hits::cpu11.data              84892                       # number of overall hits
system.l2.overall_hits::cpu12.inst                377                       # number of overall hits
system.l2.overall_hits::cpu12.data              93070                       # number of overall hits
system.l2.overall_hits::cpu13.inst                375                       # number of overall hits
system.l2.overall_hits::cpu13.data              79390                       # number of overall hits
system.l2.overall_hits::cpu14.inst                365                       # number of overall hits
system.l2.overall_hits::cpu14.data              80698                       # number of overall hits
system.l2.overall_hits::cpu15.inst                370                       # number of overall hits
system.l2.overall_hits::cpu15.data              84575                       # number of overall hits
system.l2.overall_hits::total                 1531015                       # number of overall hits
system.l2.UpgradeReq_misses::cpu00.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu01.data            60                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                196                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data          37607                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             65                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             50                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             47                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38331                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         2174                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          217                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           38                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           45                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           42                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           22                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           24                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           33                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           25                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2895                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data        52489                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data        16361                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data        16397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data        17083                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data        17142                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data        16937                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data        16770                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data        17806                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data        17726                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data        17657                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data        17417                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data        18206                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data        18018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data        18215                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data        17856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data        18724                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          314804                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              2174                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data             90096                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               217                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data             16426                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst                49                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data             16446                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                38                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data             17133                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data             17189                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data             16984                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                45                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data             16817                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data             17856                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data             17773                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                36                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data             17703                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst                37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data             17463                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                42                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data             18253                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data             18063                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                24                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data             18261                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                33                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data             17902                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data             18770                       # number of demand (read+write) misses
system.l2.demand_misses::total                 356030                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             2174                       # number of overall misses
system.l2.overall_misses::cpu00.data            90096                       # number of overall misses
system.l2.overall_misses::cpu01.inst              217                       # number of overall misses
system.l2.overall_misses::cpu01.data            16426                       # number of overall misses
system.l2.overall_misses::cpu02.inst               49                       # number of overall misses
system.l2.overall_misses::cpu02.data            16446                       # number of overall misses
system.l2.overall_misses::cpu03.inst               38                       # number of overall misses
system.l2.overall_misses::cpu03.data            17133                       # number of overall misses
system.l2.overall_misses::cpu04.inst               36                       # number of overall misses
system.l2.overall_misses::cpu04.data            17189                       # number of overall misses
system.l2.overall_misses::cpu05.inst               42                       # number of overall misses
system.l2.overall_misses::cpu05.data            16984                       # number of overall misses
system.l2.overall_misses::cpu06.inst               45                       # number of overall misses
system.l2.overall_misses::cpu06.data            16817                       # number of overall misses
system.l2.overall_misses::cpu07.inst               33                       # number of overall misses
system.l2.overall_misses::cpu07.data            17856                       # number of overall misses
system.l2.overall_misses::cpu08.inst               42                       # number of overall misses
system.l2.overall_misses::cpu08.data            17773                       # number of overall misses
system.l2.overall_misses::cpu09.inst               36                       # number of overall misses
system.l2.overall_misses::cpu09.data            17703                       # number of overall misses
system.l2.overall_misses::cpu10.inst               37                       # number of overall misses
system.l2.overall_misses::cpu10.data            17463                       # number of overall misses
system.l2.overall_misses::cpu11.inst               42                       # number of overall misses
system.l2.overall_misses::cpu11.data            18253                       # number of overall misses
system.l2.overall_misses::cpu12.inst               22                       # number of overall misses
system.l2.overall_misses::cpu12.data            18063                       # number of overall misses
system.l2.overall_misses::cpu13.inst               24                       # number of overall misses
system.l2.overall_misses::cpu13.data            18261                       # number of overall misses
system.l2.overall_misses::cpu14.inst               33                       # number of overall misses
system.l2.overall_misses::cpu14.data            17902                       # number of overall misses
system.l2.overall_misses::cpu15.inst               25                       # number of overall misses
system.l2.overall_misses::cpu15.data            18770                       # number of overall misses
system.l2.overall_misses::total                356030                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        59211                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        16254                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        75465                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   8121797559                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     14153169                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     10503567                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     10667177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10308519                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     10235376                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     10276011                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data     10918044                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     10313163                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data     10027557                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     10058904                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     10305036                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data      9795357                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data     10038006                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     10062387                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data     10041489                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8279501321                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    469834641                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     46477836                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     10032201                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst      8025993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst      6754698                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst      7996374                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst      8753637                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      5924583                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst      7882029                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      7272504                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst      7282953                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst      8078238                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst      4126194                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst      4822794                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      6112665                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      4863429                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    614240769                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data  11357597302                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data   3555455097                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data   3562034108                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data   3714550819                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data   3724466031                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data   3678551069                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data   3642117496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data   3869651993                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data   3851271106                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data   3832878111                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data   3780621639                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data   3955632259                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data   3915329786                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data   3952505690                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data   3876142653                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data   4067195443                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  68336000602                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    469834641                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data  19479394861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     46477836                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data   3569608266                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     10032201                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data   3572537675                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst      8025993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data   3725217996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst      6754698                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data   3734774550                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst      7996374                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data   3688786445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst      8753637                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data   3652393507                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      5924583                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data   3880570037                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst      7882029                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data   3861584269                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      7272504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data   3842905668                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst      7282953                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data   3790680543                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst      8078238                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data   3965937295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst      4126194                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data   3925125143                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst      4822794                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data   3962543696                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      6112665                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data   3886205040                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      4863429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data   4077236932                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      77229742692                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    469834641                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data  19479394861                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     46477836                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data   3569608266                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     10032201                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data   3572537675                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst      8025993                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data   3725217996                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst      6754698                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data   3734774550                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst      7996374                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data   3688786445                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst      8753637                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data   3652393507                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      5924583                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data   3880570037                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst      7882029                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data   3861584269                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      7272504                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data   3842905668                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst      7282953                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data   3790680543                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst      8078238                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data   3965937295                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst      4126194                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data   3925125143                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst      4822794                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data   3962543696                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      6112665                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data   3886205040                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      4863429                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data   4077236932                       # number of overall miss cycles
system.l2.overall_miss_latency::total     77229742692                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1168049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1168049                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6601                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6601                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           43                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           66                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              262                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data        94050                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data         1034                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data         1009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data         1085                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data         1127                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data         1046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data         1069                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data         1135                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data         1154                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data         1076                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data         1138                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data         1124                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data         1202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data         1109                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data         1155                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data         1182                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7995                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          518                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          438                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          429                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          397                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst          403                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst          398                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          395                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14194                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data       344744                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data        81258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data        88019                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data        87101                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data        94942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data        84675                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data        92263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data        93824                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data       100811                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data        90510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data        95907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data       102021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data       109931                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data        96542                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data        97445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data       102163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1762156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7995                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data          438794                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             518                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data           82292                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             438                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data           89028                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             439                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data           88186                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst             395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data           96069                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data           85721                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data           93332                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             429                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data           94959                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             397                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data          101965                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data           91586                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             394                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data           97045                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst             403                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data          103145                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data          111133                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             399                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data           97651                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst             398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data           98600                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             395                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data          103345                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1887045                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7995                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data         438794                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            518                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data          82292                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            438                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data          89028                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            439                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data          88186                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst            395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data          96069                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data          85721                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data          93332                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            429                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data          94959                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            397                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data         101965                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data          91586                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            394                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data          97045                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst            403                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data         103145                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data         111133                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            399                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data          97651                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst            398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data          98600                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            395                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data         103345                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1887045                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu00.data     0.627907                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.803030                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.767123                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.748092                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.399862                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.062863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.048563                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.046083                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.041704                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.044933                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.043966                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.044053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.040728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.042751                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.040422                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.041815                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.037438                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.041479                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.039827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.038917                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.346276                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.271920                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.418919                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.111872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.086560                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.091139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.105793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.112782                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.076923                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.105793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.090226                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.093909                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.104218                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.055138                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.060150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.082915                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.063291                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.203959                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.152255                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.201346                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.186289                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.196129                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.180552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.200024                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.181763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.189781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.175834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.195083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.181603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.178453                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.163903                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.188674                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.183242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.183276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.178647                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.271920                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.205326                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.418919                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.199606                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.111872                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.184728                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.086560                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.194283                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.091139                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.178923                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.105793                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.198131                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.112782                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.180185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.076923                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.188039                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.105793                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.174305                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.090226                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.193294                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.093909                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.179947                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.104218                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.176964                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.055138                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.162535                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.060150                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.187003                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.082915                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.181562                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.063291                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.181625                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.188671                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.271920                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.205326                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.418919                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.199606                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.111872                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.184728                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.086560                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.194283                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.091139                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.178923                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.105793                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.198131                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.112782                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.180185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.076923                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.188039                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.105793                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.174305                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.090226                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.193294                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.093909                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.179947                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.104218                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.176964                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.055138                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.162535                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.060150                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.187003                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.082915                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.181562                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.063291                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.181625                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.188671                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   986.850000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   306.679245                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   385.025510                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 215965.047970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 217741.061538                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 214358.510204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data 213343.540000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 219330.191489                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 217773.957447                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 218638.531915                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 218360.880000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data       219429                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 217990.369565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 218671.826087                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 219256.085106                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 217674.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 218217.521739                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 218747.543478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data 218293.239130                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 216000.138817                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 216115.290248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 214183.576037                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 204738.795918                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 211210.342105                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 187630.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 190389.857143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst 194525.266667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 179532.818182                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 187667.357143                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst       202014                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 196836.567568                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst       192339                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 187554.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 200949.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 185232.272727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 194537.160000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 212172.977202                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 216380.523576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 217312.822994                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 217236.940172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 217441.363871                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 217271.382044                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 217190.238472                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 217180.530471                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data 217322.924464                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 217266.789236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 217074.141190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data 217065.030660                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 217270.804076                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 217301.020424                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 216991.802910                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 217077.881552                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 217218.299669                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217074.753186                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 216115.290248                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 216207.099771                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 214183.576037                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 217314.517594                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 204738.795918                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 217228.364040                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 211210.342105                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data 217429.405008                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 187630.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data 217277.011461                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 190389.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 217191.853804                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst 194525.266667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 217184.605280                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 179532.818182                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 217325.830925                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 187667.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 217272.507118                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst       202014                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 217076.521945                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 196836.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 217069.263185                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst       192339                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 217275.916014                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 187554.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 217301.951116                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 200949.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 216994.890532                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 185232.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 217082.171824                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 194537.160000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 217220.934044                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 216919.199764                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 216115.290248                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 216207.099771                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 214183.576037                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 217314.517594                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 204738.795918                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 217228.364040                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 211210.342105                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data 217429.405008                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 187630.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data 217277.011461                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 190389.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 217191.853804                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst 194525.266667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 217184.605280                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 179532.818182                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 217325.830925                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 187667.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 217272.507118                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst       202014                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 217076.521945                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 196836.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 217069.263185                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst       192339                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 217275.916014                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 187554.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 217301.951116                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 200949.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 216994.890532                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 185232.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 217082.171824                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 194537.160000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 217220.934044                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 216919.199764                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             456350                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             4284                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     52982                       # number of cycles access was blocked
system.l2.blocked::no_targets                      28                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       8.613303                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          153                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               265118                       # number of writebacks
system.l2.writebacks::total                    265118                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst            8                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           19                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           17                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           34                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           33                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           31                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           40                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           36                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           18                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           440                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data           61                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data          121                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data          164                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data           67                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data           78                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data          154                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data          203                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data           94                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data           75                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data          204                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data          236                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data           79                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data           34                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data          314                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data          231                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu15.data          127                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2242                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst              8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             19                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data            121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data            164                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             17                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data             67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data             78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data            154                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             33                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data            203                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             31                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data             94                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             40                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data             75                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data            204                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data            236                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data             34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data            314                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data            231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.data            127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                2682                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst             8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            19                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data           121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data           164                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            17                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data            67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data            78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data           154                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            33                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data           203                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            31                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data            94                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            40                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data            75                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data           204                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data           236                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data            34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data           314                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data           231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.data           127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               2682                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks           30                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            30                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu00.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           60                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           196                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data        37607                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           65                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           50                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           47                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38331                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         2166                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          198                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           19                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           21                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst           12                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            4                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2455                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data        52428                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data        16240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data        16233                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data        17016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data        17064                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data        16783                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data        16567                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data        17712                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data        17651                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data        17453                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data        17181                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data        18127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data        17984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data        17901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data        17625                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data        18597                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       312562                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         2166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data        90035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          198                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data        16305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data        16282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data        17066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data        17111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data        16830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst           12                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data        16614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data        17762                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data        17698                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data        17499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data        17227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data        18174                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data        18029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data        17947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data        17671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data        18643                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            353348                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         2166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data        90035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          198                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data        16305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data        16282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data        17066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data        17111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data        16830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst           12                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data        16614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data        17762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data        17698                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data        17499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data        17227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data        18174                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data        18029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data        17947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data        17671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data        18643                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           353348                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu00.data       354088                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       775795                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       675856                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       716668                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      2522407                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13304                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        13304                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   8010318206                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     13961601                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     10361522                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     10518868                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10171642                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10098627                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     10133969                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data     10770658                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10178176                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      9894209                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data      9929123                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     10165996                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data      9665696                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      9902101                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data      9931876                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      9909276                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8165911546                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    462038697                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     42244653                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst      4048273                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      4635764                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      1708320                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      2572581                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       426619                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst       450188                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst       884732                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst       214120                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      2147648                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst       857056                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst       878099                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst       640762                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst       214141                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    523961653                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data  11192254477                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data   3486618662                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data   3485262313                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data   3652434110                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data   3662002815                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data   3601578574                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data   3556038781                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data   3802080071                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data   3787239241                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data   3743954127                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data   3684010002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data   3888168970                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data   3857794960                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data   3840395668                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data   3781672199                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data   3988778368                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  67010283338                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    462038697                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data  19202572683                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     42244653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data   3500580263                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst      4048273                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data   3495623835                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      4635764                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data   3662952978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data   3672174457                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      1708320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data   3611677201                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      2572581                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data   3566172750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       426619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data   3812850729                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst       450188                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data   3797417417                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst       884732                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data   3753848336                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst       214120                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data   3693939125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      2147648                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data   3898334966                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst       857056                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data   3867460656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst       878099                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data   3850297769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst       640762                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data   3791604075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst       214141                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data   3998687644                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  75700156537                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    462038697                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data  19202572683                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     42244653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data   3500580263                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst      4048273                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data   3495623835                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      4635764                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data   3662952978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data   3672174457                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      1708320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data   3611677201                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      2572581                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data   3566172750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       426619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data   3812850729                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst       450188                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data   3797417417                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst       884732                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data   3753848336                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst       214120                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data   3693939125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      2147648                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data   3898334966                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst       857056                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data   3867460656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst       878099                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data   3850297769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst       640762                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data   3791604075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst       214141                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data   3998687644                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  75700156537                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu00.data     0.627907                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.750000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.803030                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.767123                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.748092                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.399862                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.062863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.048563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.046083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.041704                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.044933                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.043966                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.044053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.040728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.042751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.040422                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.041815                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.037438                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.041479                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.039827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.038917                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.346276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.270919                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.382239                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.043379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.047836                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.020151                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.030075                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.004662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.005038                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.010025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.002538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.024814                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.010025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.010025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.007538                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.002532                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.172960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.152078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.199857                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.184426                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.195359                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.179731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.198205                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.179563                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.188779                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.175090                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.192830                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.179142                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.177679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.163594                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.185422                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.180871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.182033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.177375                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.270919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.205187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.382239                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.198136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.043379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.182886                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.047836                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.193523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.178112                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.020151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.196335                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.030075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.178010                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.004662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.187049                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.005038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.173569                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.010025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.191066                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.002538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.177516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.024814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.176199                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.010025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.162229                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.010025                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.183787                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.007538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.179219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.002532                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.180396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.187249                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.270919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.205187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.382239                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.198136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.043379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.182886                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.047836                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.193523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.178112                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.020151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.196335                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.030075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.178010                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.004662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.187049                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.005038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.173569                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.010025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.191066                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.002538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.177516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.024814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.176199                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.010025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.162229                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.010025                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.183787                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.007538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.179219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.002532                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.180396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.187249                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu00.data 13114.370370                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 12929.916667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data        12752                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 12797.642857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 12869.423469                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13304                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        13304                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 213000.723429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 214793.861538                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 211459.632653                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 210377.360000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 216417.914894                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 214864.404255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 215616.361702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 215413.160000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 216556.936170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 215091.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 215850.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 216297.787234                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 214793.244444                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 215263.065217                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 215910.347826                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 215419.043478                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213036.746915                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 213314.264543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 213356.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst       213067                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 220750.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst       213540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214381.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 213309.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst       225094                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst       221183                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst       214120                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 214764.800000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst       214264                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 219524.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 213587.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst       214141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 213426.335234                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 213478.570172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214693.267365                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214702.292429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214647.044546                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 214604.009318                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214596.828577                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214645.909398                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 214661.250621                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214562.304742                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 214516.365496                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data 214423.491182                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 214495.998786                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214512.620107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 214535.258812                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214562.961645                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214485.044254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 214390.371632                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 213314.264543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 213278.976876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 213356.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 214693.668384                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst       213067                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 214692.533780                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 220750.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 214634.535216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 214608.991701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst       213540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 214597.575817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214381.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 214648.654749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 213309.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214663.367245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst       225094                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 214567.601819                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst       221183                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 214517.877364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst       214120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 214427.301620                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 214764.800000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 214500.658413                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst       214264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data 214513.320539                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 219524.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 214537.124255                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 213587.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 214566.469074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst       214141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 214487.348817                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214236.833198                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 213314.264543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 213278.976876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 213356.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 214693.668384                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst       213067                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 214692.533780                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 220750.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 214634.535216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 214608.991701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst       213540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 214597.575817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214381.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 214648.654749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 213309.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214663.367245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst       225094                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 214567.601819                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst       221183                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 214517.877364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst       214120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 214427.301620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 214764.800000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 214500.658413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst       214264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data 214513.320539                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 219524.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 214537.124255                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 213587.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 214566.469074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst       214141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 214487.348817                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214236.833198                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             315016                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       265118                       # Transaction distribution
system.membus.trans_dist::CleanEvict            71223                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1391                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             62                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38315                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        315017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1044457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1044457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39580736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39580736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1240                       # Total snoops (count)
system.membus.snoop_fanout::samples            833779                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  833779    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              833779                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2189954674                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1766655000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      4713862                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1826300                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1438087                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1175                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          646                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          529                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp           2225085                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1433167                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8370                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1222984                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1441                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            64                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110746                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110746                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14194                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2210892                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side      1462256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         1173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side       292518                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side          942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side       309592                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side          943                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side       319685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side       338402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side          845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side       305696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side          848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side       325723                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          923                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side       339270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side          845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side       357126                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side          849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side       321931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side          838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side       340603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side          857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side       360035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side          848                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side       379842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side          849                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side       338630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side          846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side       352655                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side          840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side       371018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6551739                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       990464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side     45456768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        41920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side      8560064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        32256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side      9363904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        32256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side      9071360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side      9896960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side      8823488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side      9843136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        31616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side      9716672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side     10617472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side      9512832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        28416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side     10085696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side        29056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side     10740288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        28736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side     11764160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        28800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side     10241856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        28672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side     10204608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        28480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side     10718336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              196061632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          787455                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          2705042                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.939928                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.383682                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1786258     66.03%     66.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 390311     14.43%     80.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 279218     10.32%     90.79% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 153466      5.67%     96.46% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5361      0.20%     96.66% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   5051      0.19%     96.84% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   5270      0.19%     97.04% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   3897      0.14%     97.18% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   4196      0.16%     97.34% # Request fanout histogram
system.tol2bus.snoop_fanout::9                   4519      0.17%     97.50% # Request fanout histogram
system.tol2bus.snoop_fanout::10                  4285      0.16%     97.66% # Request fanout histogram
system.tol2bus.snoop_fanout::11                  3983      0.15%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::12                  3972      0.15%     97.96% # Request fanout histogram
system.tol2bus.snoop_fanout::13                  3471      0.13%     98.09% # Request fanout histogram
system.tol2bus.snoop_fanout::14                  2842      0.11%     98.19% # Request fanout histogram
system.tol2bus.snoop_fanout::15                 48748      1.80%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::16                   194      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2705042                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8232774127                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          28158407                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1793985819                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           1836620                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         375015733                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           1566404                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         394011457                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1558007                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         412512376                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           1422821                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         432350058                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          1427866                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        392563758                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.7                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          1433679                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy        414782369                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1535843                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        435416129                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          1434015                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy        455210252                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1430210                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy        411410524                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          1417404                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy        435192905                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          1448698                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy        457942915                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          1418875                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy        479675316                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1420067                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy        430925599                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.8                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          1427699                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy        453043314                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.9                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1409127                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy        477056416                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
