# do MarcadorTenis.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:05:50 on Jun 17,2022
# vcom -work work MarcadorTenis.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Compiling entity MarcadorTenis
# -- Compiling architecture structure of MarcadorTenis
# End time: 14:05:50 on Jun 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:05:50 on Jun 17,2022
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MarcadorTenis_vhd_vec_tst
# -- Compiling architecture MarcadorTenis_arch of MarcadorTenis_vhd_vec_tst
# End time: 14:05:50 on Jun 17,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.MefSet_vhd_vec_tst 
# Start time: 14:05:50 on Jun 17,2022
# ** Error: (vsim-3170) Could not find 'MefSet_vhd_vec_tst'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/cycloneive
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/Users/Tiago Fonseca/OneDrive - Universidade de Aveiro/Desktop/Tiago/LSD/ProjetoFinal/MarcadorTenis/simulation/qsim/work
# Error loading design
# End time: 14:05:50 on Jun 17,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
