#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Oct 12 21:58:43 2016
# Process ID: 9551
# Current directory: /home/chris/Dropbox/chris/projects/Trivium/hdl/ip
# Command line: vivado
# Log file: /home/chris/Dropbox/chris/projects/Trivium/hdl/ip/vivado.log
# Journal file: /home/chris/Dropbox/chris/projects/Trivium/hdl/ip/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/chris/Documents/FPGA/projects/ise_vivado/led_blink/led_blink.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/chris/Documents/FPGA/projects/ise_vivado/ip_repo/axi_adder_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5870.742 ; gain = 153.129 ; free physical = 1663 ; free virtual = 13360
update_compile_order -fileset sources_1
open_bd_design {/home/chris/Documents/FPGA/projects/ise_vivado/led_blink/led_blink.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- none.org:user:axi_adder:1.0 - axi_adder_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/chris/Documents/FPGA/projects/ise_vivado/led_blink/led_blink.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xfft:9.0 xfft_0
endgroup
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 12 22:01:18 2016...
