<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="sim_cpu_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="sim_cpu" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0fs"></ZoomStartTime>
      <ZoomEndTime time="601251fs"></ZoomEndTime>
      <Cursor1Time time="601250fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="166"></NameColumnWidth>
      <ValueColumnWidth column_width="67"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="61" />
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/ctr">
      <obj_property name="ElementShortName">ctr[3:0]</obj_property>
      <obj_property name="ObjectShortName">ctr[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/addr_rs1">
      <obj_property name="ElementShortName">addr_rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rs1[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/addr_rs2">
      <obj_property name="ElementShortName">addr_rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rs2[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/addr_rd">
      <obj_property name="ElementShortName">addr_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rd[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/instruction">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/data_rs1">
      <obj_property name="ElementShortName">data_rs1[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rs1[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/data_rs2">
      <obj_property name="ElementShortName">data_rs2[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rs2[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/data_rd_exec">
      <obj_property name="ElementShortName">data_rd_exec[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rd_exec[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/data_rd_memory">
      <obj_property name="ElementShortName">data_rd_memory[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rd_memory[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/data_rd">
      <obj_property name="ElementShortName">data_rd[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rd[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/imm">
      <obj_property name="ElementShortName">imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/instruction_code">
      <obj_property name="ElementShortName">instruction_code[5:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_code[5:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/lhs_type">
      <obj_property name="ElementShortName">lhs_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">lhs_type[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/rhs_type">
      <obj_property name="ElementShortName">rhs_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">rhs_type[1:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/_en_load_rs1">
      <obj_property name="ElementShortName">_en_load_rs1</obj_property>
      <obj_property name="ObjectShortName">_en_load_rs1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/_en_load_rs2">
      <obj_property name="ElementShortName">_en_load_rs2</obj_property>
      <obj_property name="ObjectShortName">_en_load_rs2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/_en_store_rd">
      <obj_property name="ElementShortName">_en_store_rd</obj_property>
      <obj_property name="ObjectShortName">_en_store_rd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/_en_store_main">
      <obj_property name="ElementShortName">_en_store_main</obj_property>
      <obj_property name="ObjectShortName">_en_store_main</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/_en_load_main">
      <obj_property name="ElementShortName">_en_load_main</obj_property>
      <obj_property name="ObjectShortName">_en_load_main</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_fetch">
      <obj_property name="ElementShortName">en_fetch</obj_property>
      <obj_property name="ObjectShortName">en_fetch</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_update_pc">
      <obj_property name="ElementShortName">en_update_pc</obj_property>
      <obj_property name="ObjectShortName">en_update_pc</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_load_rs1">
      <obj_property name="ElementShortName">en_load_rs1</obj_property>
      <obj_property name="ObjectShortName">en_load_rs1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_load_rs2">
      <obj_property name="ElementShortName">en_load_rs2</obj_property>
      <obj_property name="ObjectShortName">en_load_rs2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_store_rd">
      <obj_property name="ElementShortName">en_store_rd</obj_property>
      <obj_property name="ObjectShortName">en_store_rd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_store_main">
      <obj_property name="ElementShortName">en_store_main</obj_property>
      <obj_property name="ObjectShortName">en_store_main</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/en_load_main">
      <obj_property name="ElementShortName">en_load_main</obj_property>
      <obj_property name="ObjectShortName">en_load_main</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/fetcher_option">
      <obj_property name="ElementShortName">fetcher_option[1:0]</obj_property>
      <obj_property name="ObjectShortName">fetcher_option[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/_fetcher_option">
      <obj_property name="ElementShortName">_fetcher_option[1:0]</obj_property>
      <obj_property name="ObjectShortName">_fetcher_option[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/memory_option">
      <obj_property name="ElementShortName">memory_option[2:0]</obj_property>
      <obj_property name="ObjectShortName">memory_option[2:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/pc_dst">
      <obj_property name="ElementShortName">pc_dst[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_dst[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/register_file0/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/register_file0/en_load_rs1">
      <obj_property name="ElementShortName">en_load_rs1</obj_property>
      <obj_property name="ObjectShortName">en_load_rs1</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/register_file0/addr_rs1">
      <obj_property name="ElementShortName">addr_rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rs1[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/register_file0/data_rs1">
      <obj_property name="ElementShortName">data_rs1[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rs1[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/register_file0/en_load_rs2">
      <obj_property name="ElementShortName">en_load_rs2</obj_property>
      <obj_property name="ObjectShortName">en_load_rs2</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/register_file0/addr_rs2">
      <obj_property name="ElementShortName">addr_rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rs2[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/register_file0/data_rs2">
      <obj_property name="ElementShortName">data_rs2[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_rs2[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/register_file0/en_store_rd">
      <obj_property name="ElementShortName">en_store_rd</obj_property>
      <obj_property name="ObjectShortName">en_store_rd</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/register_file0/addr_write">
      <obj_property name="ElementShortName">addr_write[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_write[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/register_file0/data_write">
      <obj_property name="ElementShortName">data_write[31:0]</obj_property>
      <obj_property name="ObjectShortName">data_write[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/register_file0/mem">
      <obj_property name="ElementShortName">mem[0:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">mem[0:31][31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/decoder0/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/instruction">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/addr_rs1">
      <obj_property name="ElementShortName">addr_rs1[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rs1[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/addr_rs2">
      <obj_property name="ElementShortName">addr_rs2[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rs2[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/addr_rd">
      <obj_property name="ElementShortName">addr_rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">addr_rd[4:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/imm">
      <obj_property name="ElementShortName">imm[31:0]</obj_property>
      <obj_property name="ObjectShortName">imm[31:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/instruction_code">
      <obj_property name="ElementShortName">instruction_code[5:0]</obj_property>
      <obj_property name="ObjectShortName">instruction_code[5:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/lhs_input_type">
      <obj_property name="ElementShortName">lhs_input_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">lhs_input_type[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/rhs_input_type">
      <obj_property name="ElementShortName">rhs_input_type[1:0]</obj_property>
      <obj_property name="ObjectShortName">rhs_input_type[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/fetcher_option">
      <obj_property name="ElementShortName">fetcher_option[1:0]</obj_property>
      <obj_property name="ObjectShortName">fetcher_option[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/memory_option">
      <obj_property name="ElementShortName">memory_option[2:0]</obj_property>
      <obj_property name="ObjectShortName">memory_option[2:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/decoder0/en_load_rs1">
      <obj_property name="ElementShortName">en_load_rs1</obj_property>
      <obj_property name="ObjectShortName">en_load_rs1</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/decoder0/en_load_rs2">
      <obj_property name="ElementShortName">en_load_rs2</obj_property>
      <obj_property name="ObjectShortName">en_load_rs2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/decoder0/en_store_rd">
      <obj_property name="ElementShortName">en_store_rd</obj_property>
      <obj_property name="ObjectShortName">en_store_rd</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/decoder0/en_load_main">
      <obj_property name="ElementShortName">en_load_main</obj_property>
      <obj_property name="ObjectShortName">en_load_main</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/sim_cpu/cpu0/decoder0/en_store_main">
      <obj_property name="ElementShortName">en_store_main</obj_property>
      <obj_property name="ObjectShortName">en_store_main</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/_opc">
      <obj_property name="ElementShortName">_opc[6:0]</obj_property>
      <obj_property name="ObjectShortName">_opc[6:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/sim_cpu/cpu0/decoder0/_sub">
      <obj_property name="ElementShortName">_sub[2:0]</obj_property>
      <obj_property name="ObjectShortName">_sub[2:0]</obj_property>
   </wvobject>
</wave_config>
