INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:08:30 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.588ns  (required time - arrival time)
  Source:                 buffer24/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Destination:            buffer23/dataReg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@6.600ns period=13.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.200ns  (clk rise@13.200ns - clk rise@0.000ns)
  Data Path Delay:        6.358ns  (logic 1.109ns (17.444%)  route 5.249ns (82.556%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 13.683 - 13.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=593, unset)          0.508     0.508    buffer24/clk
    SLICE_X17Y142        FDRE                                         r  buffer24/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y142        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  buffer24/outs_reg[4]/Q
                         net (fo=4, routed)           0.445     1.151    buffer24/outs_reg_n_0_[4]
    SLICE_X17Y142        LUT6 (Prop_lut6_I0_O)        0.121     1.272 r  buffer24/A_storeAddr[6]_INST_0_i_2/O
                         net (fo=7, routed)           0.435     1.707    buffer24/control/result0_carry__0
    SLICE_X16Y142        LUT3 (Prop_lut3_I0_O)        0.043     1.750 r  buffer24/control/result0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.750    cmpi1/outputValid_reg_0[0]
    SLICE_X16Y142        CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.180     1.930 f  cmpi1/result0_carry__0/CO[0]
                         net (fo=43, routed)          1.010     2.940    buffer25/control/CO[0]
    SLICE_X6Y149         LUT6 (Prop_lut6_I4_O)        0.127     3.067 f  buffer25/control/transmitValue_i_2__17/O
                         net (fo=16, routed)          0.724     3.791    buffer25/control/outputValid_reg_2
    SLICE_X6Y150         LUT2 (Prop_lut2_I0_O)        0.048     3.839 f  buffer25/control/transmitValue_i_4__2/O
                         net (fo=2, routed)           0.218     4.056    init0/control/transmitValue_i_17_1
    SLICE_X7Y151         LUT6 (Prop_lut6_I1_O)        0.132     4.188 r  init0/control/transmitValue_i_3__8/O
                         net (fo=2, routed)           0.358     4.546    init0/control/fullReg_reg_1
    SLICE_X8Y151         LUT4 (Prop_lut4_I0_O)        0.047     4.593 r  init0/control/transmitValue_i_3__7/O
                         net (fo=3, routed)           0.533     5.126    fork25/control/generateBlocks[6].regblock/store_complete_reg[0]
    SLICE_X12Y151        LUT5 (Prop_lut5_I3_O)        0.127     5.253 r  fork25/control/generateBlocks[6].regblock/transmitValue_i_7/O
                         net (fo=2, routed)           0.521     5.774    fork25/control/generateBlocks[6].regblock/transmitValue_reg_5
    SLICE_X11Y149        LUT6 (Prop_lut6_I1_O)        0.043     5.817 f  fork25/control/generateBlocks[6].regblock/transmitValue_i_3/O
                         net (fo=16, routed)          0.551     6.368    fork19/control/generateBlocks[1].regblock/dataReg_reg[7]_3
    SLICE_X17Y146        LUT6 (Prop_lut6_I5_O)        0.043     6.411 r  fork19/control/generateBlocks[1].regblock/dataReg[7]_i_1/O
                         net (fo=8, routed)           0.455     6.866    buffer23/E[0]
    SLICE_X15Y141        FDRE                                         r  buffer23/dataReg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       13.200    13.200 r  
                                                      0.000    13.200 r  clk (IN)
                         net (fo=593, unset)          0.483    13.683    buffer23/clk
    SLICE_X15Y141        FDRE                                         r  buffer23/dataReg_reg[6]/C
                         clock pessimism              0.000    13.683    
                         clock uncertainty           -0.035    13.647    
    SLICE_X15Y141        FDRE (Setup_fdre_C_CE)      -0.194    13.453    buffer23/dataReg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.453    
                         arrival time                          -6.866    
  -------------------------------------------------------------------
                         slack                                  6.588    




