#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001289483b760 .scope module, "tb" "tb" 2 2;
 .timescale 0 0;
P_0000012894879e20 .param/l "IWIDTH" 0 2 3, +C4<00000000000000000000000000100000>;
v0000012894853040_0 .var/i "i", 31 0;
v00000128948530e0_0 .var "t_clk", 0 0;
v00000128948da010_0 .var "t_i_syn", 0 0;
v00000128948da0b0_0 .net "t_o_ack", 0 0, v0000012894884f90_0;  1 drivers
v00000128948da960_0 .net "t_o_instr", 31 0, v000001289487a1f0_0;  1 drivers
v00000128948dacd0_0 .var "t_rst", 0 0;
S_000001289487a060 .scope task, "display" "display" 2 40, 2 40 0, S_000001289483b760;
 .timescale 0 0;
v000001289483b380_0 .var/i "counter", 31 0;
E_0000012894879760 .event posedge, v000001289483b8f0_0;
TD_tb.display ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012894853040_0, 0, 32;
T_0.0 ;
    %load/vec4 v0000012894853040_0;
    %load/vec4 v000001289483b380_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %wait E_0000012894879760;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000128948da010_0, 0, 1;
    %wait E_0000012894879760;
    %vpi_call 2 46 "$display", $time, " ", "instr = %h, ack = %b", v00000128948da960_0, v00000128948da0b0_0 {0 0 0};
    %wait E_0000012894879760;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000128948da010_0, 0, 1;
    %wait E_0000012894879760;
    %load/vec4 v0000012894853040_0;
    %addi 1, 0, 32;
    %store/vec4 v0000012894853040_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000012894852d20 .scope task, "reset" "reset" 2 32, 2 32 0, S_000001289483b760;
 .timescale 0 0;
v000001289483b240_0 .var/i "counter", 31 0;
TD_tb.reset ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000128948dacd0_0, 0, 1;
    %load/vec4 v000001289483b240_0;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000012894879760;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000128948dacd0_0, 0, 1;
    %end;
S_0000012894852eb0 .scope module, "t" "transmit" 2 12, 3 4 0, S_000001289483b760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "t_rst";
    .port_info 2 /INPUT 1 "t_i_syn";
    .port_info 3 /OUTPUT 32 "t_o_instr";
    .port_info 4 /OUTPUT 1 "t_o_ack";
P_00000128948873d0 .param/l "DEPTH" 0 3 6, +C4<00000000000000000000000000100100>;
P_0000012894887408 .param/l "IWIDTH" 0 3 5, +C4<00000000000000000000000000100000>;
v0000012894853420_0 .var/i "counter", 31 0;
v00000128948532d0 .array "mem_instr", 35 0, 31 0;
v000001289483b8f0_0 .net "t_clk", 0 0, v00000128948530e0_0;  1 drivers
v0000012894884ef0_0 .net "t_i_syn", 0 0, v00000128948da010_0;  1 drivers
v0000012894884f90_0 .var "t_o_ack", 0 0;
v000001289487a1f0_0 .var "t_o_instr", 31 0;
v000001289487a290_0 .net "t_rst", 0 0, v00000128948dacd0_0;  1 drivers
E_0000012894879be0/0 .event negedge, v000001289487a290_0;
E_0000012894879be0/1 .event posedge, v000001289483b8f0_0;
E_0000012894879be0 .event/or E_0000012894879be0/0, E_0000012894879be0/1;
    .scope S_0000012894852eb0;
T_2 ;
    %vpi_call 3 21 "$readmemh", "./source/instr.txt", v00000128948532d0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000100011 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012894853420_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0000012894852eb0;
T_3 ;
    %wait E_0000012894879be0;
    %load/vec4 v000001289487a290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012894853420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012894884f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001289487a1f0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000012894884ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %ix/getv/s 4, v0000012894853420_0;
    %load/vec4a v00000128948532d0, 4;
    %assign/vec4 v000001289487a1f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000012894884f90_0, 0;
    %load/vec4 v0000012894853420_0;
    %cmpi/s 35, 0, 32;
    %jmp/0xz  T_3.4, 5;
    %load/vec4 v0000012894853420_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000012894853420_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000012894853420_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000012894884f90_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001289483b760;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000128948530e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000128948da010_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000012894853040_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_000001289483b760;
T_5 ;
    %delay 5, 0;
    %load/vec4 v00000128948530e0_0;
    %inv;
    %store/vec4 v00000128948530e0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001289483b760;
T_6 ;
    %vpi_call 2 28 "$dumpfile", "./waveform/transmit.vcd" {0 0 0};
    %vpi_call 2 29 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001289483b760 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001289483b760;
T_7 ;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v000001289483b240_0, 0, 32;
    %fork TD_tb.reset, S_0000012894852d20;
    %join;
    %wait E_0000012894879760;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v000001289483b380_0, 0, 32;
    %fork TD_tb.display, S_000001289487a060;
    %join;
    %delay 200, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\test\tb_transmit_instruction.v";
    "././source/transmit_instruction.v";
