
trce -f "CS_project_CS_implementation.pt" -o "CS_project_CS_implementation_pwc.twr" "CS_project_CS_implementation.ncd" "CS_project_CS_implementation.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file cs_project_cs_implementation.ncd.
Design name: CS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3D-9400HC
Package:     CABGA256
Performance: 5
Loading device for application trce from file 'se5c9400.nph' in environment: D:/diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 7.
Performance Hardware Data Status:   Final          Version 2.2.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Sun Jun 23 22:59:38 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o CS_project_CS_implementation_pwc.twr -gui CS_project_CS_implementation.ncd CS_project_CS_implementation.prf 
Design file:     cs_project_cs_implementation.ncd
Preference file: cs_project_cs_implementation.prf
Device,speed:    LCMXO3D-9400HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 4176  Score: 424753559
Cumulative negative slack: 424753559

Constraints cover 27194 paths, 63 nets, and 3512 connections (93.90% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Sun Jun 23 22:59:38 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o CS_project_CS_implementation_pwc.twr -gui CS_project_CS_implementation.ncd CS_project_CS_implementation.prf 
Design file:     cs_project_cs_implementation.ncd
Preference file: cs_project_cs_implementation.prf
Device,speed:    LCMXO3D-9400HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 418  Score: 856538
Cumulative negative slack: 856538

Constraints cover 27194 paths, 63 nets, and 3511 connections (93.88% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 4176 (setup), 418 (hold)
Score: 424753559 (setup), 856538 (hold)
Cumulative negative slack: 425610097 (424753559+856538)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 2 secs 
Peak Memory Usage: 80 MB


thermalanalysis -ncd "CS_project_CS_implementation.ncd" -twr "CS_project_CS_implementation_pwc.twr" -o "CS_project_CS_implementation.pwrp" -freq 12 

Loading design for application Thermal Analysis from file CS_project_CS_implementation.ncd.
Design name: CS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3D-9400HC
Package:     CABGA256
Performance: 5
Loading device for application Thermal Analysis from file 'se5c9400.nph' in environment: D:/diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 7.
Performance Hardware Data Status:   Final          Version 2.2.
Finish process design CS
#:#:COMBINATORIAL:###
#:#:COMBINATORIAL:###

poweraccess has run successfully.

Current working directory: C:\Users\Denisa\Desktop\GITHUB\licenta_sistem_digital\diamond\CS_implementation

Design and Device Details
--------------------------
Family: MachXO3D
Device: LCMXO3D-9400HC
Package: CABGA256
Performance Grade: 5
Operating Conditions: Commercial
Part Number: LCMXO3D-9400HC_CABGA256
Process Type: Worst

Clock Frequency used by TWR
----------------------------------------------------------
Clock                                  |   Frequency (MHz)
----------------------------------------------------------
cm/configCM/State_nxt_2__N_488         |   155.642
c_data_1_derived_1                     |   211.06
vga/config1/H_Left_Margin_nxt_8__N_969 |   444.247
clk_UART                               |   138.793
clk_LM                                 |   74.272
clk_c                                  |   0.68
clk_DB                                 |   193.087
clk_VGA                                |   59.563
----------------------------------------------------------
Clock Frequency used by User Setting: 12 MHz

Note: Use clock frequency from twr file, but use default clock frequency 
      set in Thermal Analysis of Strategy for clocks which are not in twr file.

Active Factor: 12.5%

Used LUT: 1004
Total LUT: 9400
% LUT Utilization: 10.68%

Used IO: 34
Total IO: 207
% IO Utilization: 16.43%

VCC=3.3V
---------------------------------------------------------------------------------------------------------------------------------------------
Board Selection     |   Heat Sink                |   Air Flow       |   Theta-JA (C/W)  |   Total Power (W)     |   Maximum Safe Ambient (C)
---------------------------------------------------------------------------------------------------------------------------------------------
JEDEC Board (2S2P)  |   No Heat Sink             |   0 LFM          |   27.9            |   0.278272            |   63.98
JEDEC Board (2S2P)  |   Low Profile Heat Sink    |   200 LFM        |   20.58           |   0.270401            |   69.49
JEDEC Board (2S2P)  |   Medium Profile Heat Sink |   200 LFM        |   19.93           |   0.269745            |   69.98
JEDEC Board (2S2P)  |   High Profile Heat Sink   |   200 LFM        |   19.22           |   0.269057            |   70.52
Small Board         |   No Heat Sink             |   0 LFM          |   15.6            |   0.265580            |   73.25
Medium Board        |   No Heat Sink             |   0 LFM          |   13.82           |   0.263961            |   74.59
---------------------------------------------------------------------------------------------------------------------------------------------

VCC=2.5V
---------------------------------------------------------------------------------------------------------------------------------------------
Board Selection     |   Heat Sink                |   Air Flow       |   Theta-JA (C/W)  |   Total Power (W)     |   Maximum Safe Ambient (C)
---------------------------------------------------------------------------------------------------------------------------------------------
JEDEC Board (2S2P)  |   No Heat Sink             |   0 LFM          |   27.9            |   0.207830            |   68.99
JEDEC Board (2S2P)  |   Low Profile Heat Sink    |   200 LFM        |   20.58           |   0.203665            |   73.19
JEDEC Board (2S2P)  |   Medium Profile Heat Sink |   200 LFM        |   19.93           |   0.203312            |   73.56
JEDEC Board (2S2P)  |   High Profile Heat Sink   |   200 LFM        |   19.22           |   0.202935            |   73.97
Small Board         |   No Heat Sink             |   0 LFM          |   15.6            |   0.201051            |   76.05
Medium Board        |   No Heat Sink             |   0 LFM          |   13.82           |   0.200148            |   77.07
---------------------------------------------------------------------------------------------------------------------------------------------
ibisgen "CS_project_CS_implementation.pad" "D:/diamond/diamond/3.13/cae_library/ibis/machxo3d.ibs"   
IBIS Models Generator: Lattice Diamond (64-bit) 3.13.0.56.2

Sun Jun 23 23:00:29 2024

Comp: BLUE[0]
 Site: F2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: BLUE[1]
 Site: F1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: BLUE[2]
 Site: N6
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=FAST 
-----------------------
Comp: BLUE[3]
 Site: N7
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=FAST 
-----------------------
Comp: GREEN[0]
 Site: G2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: GREEN[1]
 Site: H2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: GREEN[2]
 Site: J3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: GREEN[3]
 Site: L7
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=FAST 
-----------------------
Comp: HSYNC
 Site: J1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: LEDS[0]
 Site: H11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: LEDS[1]
 Site: J13
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: LEDS[2]
 Site: J11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: LEDS[3]
 Site: L12
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: LEDS[4]
 Site: K11
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: LEDS[5]
 Site: L13
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: LEDS[6]
 Site: N15
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: LEDS[7]
 Site: P16
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: RED[0]
 Site: G1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: RED[1]
 Site: H1
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: RED[2]
 Site: H3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: RED[3]
 Site: P7
 Type: OUT
 IO_TYPE=LVCMOS25 
 DRIVE=8mA 
 PULL=DOWN 
 SLEW=FAST 
-----------------------
Comp: VSYNC
 Site: J2
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: btnHS
 Site: P1
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: btnUART
 Site: N2
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: btnVGA
 Site: R1
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: btnVS
 Site: P2
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: clk
 Site: C8
 Type: IN
 IO_TYPE=LVCMOS33 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: in
 Site: F5
 Type: IN
 IO_TYPE=LVCMOS33 
 PULL=UP 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Comp: out
 Site: E3
 Type: OUT
 IO_TYPE=LVCMOS33 
 DRIVE=8mA 
 PULL=UP 
 SLEW=FAST 
-----------------------
Comp: rst_n
 Site: L8
 Type: IN
 IO_TYPE=LVCMOS25 
 PULL=DOWN 
 CLAMP=ON 
 HYSTERESIS=SMALL 
-----------------------
Created design models.


Generating: C:\Users\Denisa\Desktop\GITHUB\licenta_sistem_digital\diamond\CS_implementation\IBIS\CS_project_CS_imple~.ibs


    <postMsg mid="1191031" type="Info"    dynamic="0" navigation="0"  />

ldbanno "CS_project_CS_implementation.ncd" -n Verilog  -o "CS_project_CS_implementation_vo.vo"         -w -neg
ldbanno: version Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Writing a Verilog netlist using the orca library type based on the CS_project_CS_implementation design file.


Loading design for application ldbanno from file CS_project_CS_implementation.ncd.
Design name: CS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3D-9400HC
Package:     CABGA256
Performance: 5
Loading device for application ldbanno from file 'se5c9400.nph' in environment: D:/diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 7.
Performance Hardware Data Status:   Final          Version 2.2.
Converting design CS_project_CS_implementation.ncd into .ldb format.
Loading preferences from cs_project_cs_implementation.prf.
Writing Verilog netlist to file CS_project_CS_implementation_vo.vo
Writing SDF timing to file CS_project_CS_implementation_vo.sdf
    <postMsg mid="35400250" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 74 MB

tmcheck -par "CS_project_CS_implementation.par" 

bitgen -f "CS_project_CS_implementation.t2b" -w "CS_project_CS_implementation.ncd" -s "../security_setting/CS_project.secproj" "CS_project_CS_implementation.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

    <postMsg mid="1081328" type="Warning" dynamic="0" navigation="0"  />

Loading design for application Bitgen from file CS_project_CS_implementation.ncd.
Design name: CS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3D-9400HC
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'se5c9400.nph' in environment: D:/diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 7.
Performance Hardware Data Status:   Final          Version 2.2.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from CS_project_CS_implementation.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *IS* controlled by se5c00.acd ###"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP NONE"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           66.5  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|       CUR_DESIGN_BOOT_LOCATION  |                      IMAGE_0**  |
+---------------------------------+---------------------------------+
|   BACKGROUND_RECONFIG_SECURITY  |                          OFF**  |
+---------------------------------+---------------------------------+
|               SLAVE_IDLE_TIMER  |                            0**  |
+---------------------------------+---------------------------------+
|MASTER_PREAMBLE_DETECTION_TIMER  |                            0**  |
+---------------------------------+---------------------------------+
|MASTER_PREAMBLE_DETECTION_RETRY  |                            0**  |
+---------------------------------+---------------------------------+
|                     SFDP_CHECK  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|             SPIM_ADDRESS_32BIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                   PRIMARY_BOOT  |                      IMAGE_0**  |
+---------------------------------+---------------------------------+
|                 SECONDARY_BOOT  |                         NONE**  |
+---------------------------------+---------------------------------+
|               ROLLBACK_CONTROL  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|              I2C_GLITCH_FILTER  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        I2C_GLITCH_FILTER_RANGE  |                    R_16_50NS**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "CS_project_CS_implementation.bit".
EBR: BITGEN_DUMMY_COMP_EBR_R8C1 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C4 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C7 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C10 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C13 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C16 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C19 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C22 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C26 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C29 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C32 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C35 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C38 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C41 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C44 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C47 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C1 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C4 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C7 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C10 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C13 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C16 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C19 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C22 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C26 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C29 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C32 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C35 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C38 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C41 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C44 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C47 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C1 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C4 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C7 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C10 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C13 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C16 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C19 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C22 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C26 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C29 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C32 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C35 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C38 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C41 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C44 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C47 => WID = 0b0000000000, its value = 0
Total CPU Time: 3 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 197 MB

tmcheck -par "CS_project_CS_implementation.par" 

bitgen -f "CS_project_CS_implementation.t2b" -w "CS_project_CS_implementation.ncd" -s "../security_setting/CS_project.secproj" -jedec "CS_project_CS_implementation.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

    <postMsg mid="1081328" type="Warning" dynamic="0" navigation="0"  />

Loading design for application Bitgen from file CS_project_CS_implementation.ncd.
Design name: CS
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3D-9400HC
Package:     CABGA256
Performance: 5
Loading device for application Bitgen from file 'se5c9400.nph' in environment: D:/diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 7.
Performance Hardware Data Status:   Final          Version 2.2.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from CS_project_CS_implementation.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *IS* controlled by se5c00.acd ###"  />
    <postMsg mid="1009991" type="Warning" dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP NONE"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           66.5  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|       CUR_DESIGN_BOOT_LOCATION  |                      IMAGE_0**  |
+---------------------------------+---------------------------------+
|   BACKGROUND_RECONFIG_SECURITY  |                          OFF**  |
+---------------------------------+---------------------------------+
|               SLAVE_IDLE_TIMER  |                            0**  |
+---------------------------------+---------------------------------+
|MASTER_PREAMBLE_DETECTION_TIMER  |                            0**  |
+---------------------------------+---------------------------------+
|MASTER_PREAMBLE_DETECTION_RETRY  |                            0**  |
+---------------------------------+---------------------------------+
|                     SFDP_CHECK  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|             SPIM_ADDRESS_32BIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                   PRIMARY_BOOT  |                      IMAGE_0**  |
+---------------------------------+---------------------------------+
|                 SECONDARY_BOOT  |                         NONE**  |
+---------------------------------+---------------------------------+
|               ROLLBACK_CONTROL  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|              I2C_GLITCH_FILTER  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        I2C_GLITCH_FILTER_RANGE  |                    R_16_50NS**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
Saving bit stream in "CS_project_CS_implementation_a.jed".
 
===========
UFM Summary.
===========
UFM Size:        3582 Pages (128*3582 Bits).
EBR: BITGEN_DUMMY_COMP_EBR_R8C1 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C4 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C7 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C10 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C13 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C16 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C19 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C22 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C26 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C29 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C32 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C35 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C38 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C41 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C44 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R8C47 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C1 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C4 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C7 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C10 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C13 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C16 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C19 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C22 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C26 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C29 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C32 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C35 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C38 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C41 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C44 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R15C47 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C1 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C4 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C7 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C10 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C13 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C16 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C19 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C22 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C26 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C29 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C32 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C35 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C38 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C41 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C44 => WID = 0b0000000000, its value = 0
EBR: BITGEN_DUMMY_COMP_EBR_R22C47 => WID = 0b0000000000, its value = 0
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory: 3582 Pages (Page 0 to Page 3581).
Initialized UFM Pages:                     0 Page.
 
=========
Padding summary
=========
Padded 1708032 bits for this design


Jedec File [0]: CS_project_CS_implementation.fea
Jedec File [1]: CS_project_CS_implementation_a.jed
Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 197 MB
