/*
 * Copyright (c) 2019 Samsung Electronics Co., Ltd.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Common Clock Framework support for Emulator SoC.
 */

#include <linux/clk.h>
#include <linux/clkdev.h>
#include <linux/clk-provider.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <soc/samsung/cal-if.h>
#include <dt-bindings/clock/exynos9630.h>

#include "../../soc/samsung/cal-if/exynos9630/cmucal-vclk.h"
#include "../../soc/samsung/cal-if/exynos9630/cmucal-node.h"
#include "../../soc/samsung/cal-if/exynos9630/cmucal-qch.h"
#include "../../soc/samsung/cal-if/exynos9630/clkout_exynos9630.h"
#include "composite.h"

static struct samsung_clk_provider *exynos9630_clk_provider;
/*
 * list of controller registers to be saved and restored during a
 * suspend/resume cycle.
 */
/* fixed rate clocks generated outside the soc */
struct samsung_fixed_rate exynos9630_fixed_rate_ext_clks[] __initdata = {
	FRATE(OSCCLK, "fin_pll", NULL, 0, 2600000),
};

/* HWACG VCLK */
struct init_vclk exynos9630_apm_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_APM_BUS_USER, MUX_CLKCMU_APM_BUS_USER, "UMUX_CLKCMU_APM_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_DLL_USER, MUX_DLL_USER, "UMUX_DLL_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKMUX_APM_RCO_USER, MUX_CLKMUX_APM_RCO_USER, "UMUX_CLKMUX_APM_RCO_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_APM_CMU_APM_QCH, APM_CMU_APM_QCH, "GATE_APM_CMU_APM_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DBGCORE_UART_QCH, DBGCORE_UART_QCH, "GATE_DBGCORE_UART_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GREBEINTEGRATION_QCH_GREBE, GREBEINTEGRATION_QCH_GREBE, "GATE_GREBEINTEGRATION_QCH_GREBE", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GREBEINTEGRATION_QCH_DBG, GREBEINTEGRATION_QCH_DBG, "GATE_GREBEINTEGRATION_QCH_DBG", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_APM_PMIC_QCH_P, I3C_APM_PMIC_QCH_P, "GATE_I3C_APM_PMIC_QCH_P", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_APM_PMIC_QCH_S, I3C_APM_PMIC_QCH_S, "GATE_I3C_APM_PMIC_QCH_S", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_INTMEM_QCH, INTMEM_QCH, "GATE_INTMEM_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_APM_AP_QCH, MAILBOX_APM_AP_QCH, "GATE_MAILBOX_APM_AP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_APM_CHUB_QCH, MAILBOX_APM_CHUB_QCH, "GATE_MAILBOX_APM_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_APM_CP_QCH, MAILBOX_APM_CP_QCH, "GATE_MAILBOX_APM_CP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_APM_GNSS_QCH, MAILBOX_APM_GNSS_QCH, "GATE_MAILBOX_APM_GNSS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_APM_VTS_QCH, MAILBOX_APM_VTS_QCH, "GATE_MAILBOX_APM_VTS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_APM_WLBT_QCH, MAILBOX_APM_WLBT_QCH, "GATE_MAILBOX_APM_WLBT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_AP_CHUB_QCH, MAILBOX_AP_CHUB_QCH, "GATE_MAILBOX_AP_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_AP_CP_QCH, MAILBOX_AP_CP_QCH, "GATE_MAILBOX_AP_CP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_AP_CP_S_QCH, MAILBOX_AP_CP_S_QCH, "GATE_MAILBOX_AP_CP_S_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_AP_DBGCORE_QCH, MAILBOX_AP_DBGCORE_QCH, "GATE_MAILBOX_AP_DBGCORE_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_AP_GNSS_QCH, MAILBOX_AP_GNSS_QCH, "GATE_MAILBOX_AP_GNSS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_AP_WLBT_QCH, MAILBOX_AP_WLBT_QCH, "GATE_MAILBOX_AP_WLBT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_CP_CHUB_QCH, MAILBOX_CP_CHUB_QCH, "GATE_MAILBOX_CP_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_CP_GNSS_QCH, MAILBOX_CP_GNSS_QCH, "GATE_MAILBOX_CP_GNSS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_CP_WLBT_QCH, MAILBOX_CP_WLBT_QCH, "GATE_MAILBOX_CP_WLBT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_GNSS_CHUB_QCH, MAILBOX_GNSS_CHUB_QCH, "GATE_MAILBOX_GNSS_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_GNSS_WLBT_QCH, MAILBOX_GNSS_WLBT_QCH, "GATE_MAILBOX_GNSS_WLBT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_VTS_CHUB_QCH, MAILBOX_VTS_CHUB_QCH, "GATE_MAILBOX_VTS_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_WLBT_ABOX_QCH, MAILBOX_WLBT_ABOX_QCH, "GATE_MAILBOX_WLBT_ABOX_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_WLBT_CHUB_QCH, MAILBOX_WLBT_CHUB_QCH, "GATE_MAILBOX_WLBT_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SS_DBGCORE_QCH_GREBE, SS_DBGCORE_QCH_GREBE, "GATE_SS_DBGCORE_QCH_GREBE", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SS_DBGCORE_QCH_DBG, SS_DBGCORE_QCH_DBG, "GATE_SS_DBGCORE_QCH_DBG", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT_APM_QCH, WDT_APM_QCH, "GATE_WDT_APM_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_aud_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_AUD_CPU_USER, MUX_CLKCMU_AUD_CPU_USER, "UMUX_CLKCMU_AUD_CPU_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLK_AUD_FM, MUX_CLK_AUD_FM, "UMUX_CLK_AUD_FM", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_ABOX_QCH_ACLK, ABOX_QCH_ACLK, "GATE_ABOX_QCH_ACLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK_DSIF, ABOX_QCH_BCLK_DSIF, "GATE_ABOX_QCH_BCLK_DSIF", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK0, ABOX_QCH_BCLK0, "GATE_ABOX_QCH_BCLK0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK1, ABOX_QCH_BCLK1, "GATE_ABOX_QCH_BCLK1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK2, ABOX_QCH_BCLK2, "GATE_ABOX_QCH_BCLK2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK3, ABOX_QCH_BCLK3, "GATE_ABOX_QCH_BCLK3", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_CPU, ABOX_QCH_CPU, "GATE_ABOX_QCH_CPU", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK4, ABOX_QCH_BCLK4, "GATE_ABOX_QCH_BCLK4", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_CNT, ABOX_QCH_CNT, "GATE_ABOX_QCH_CNT", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_CCLK_ASB, ABOX_QCH_CCLK_ASB, "GATE_ABOX_QCH_CCLK_ASB", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_FM, ABOX_QCH_FM, "GATE_ABOX_QCH_FM", "UMUX_CLK_AUD_FM", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK5, ABOX_QCH_BCLK5, "GATE_ABOX_QCH_BCLK5", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_BCLK6, ABOX_QCH_BCLK6, "GATE_ABOX_QCH_BCLK6", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ABOX_QCH_SCLK, ABOX_QCH_SCLK, "GATE_ABOX_QCH_SCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DFTMUX_AUD_QCH, DFTMUX_AUD_QCH, "GATE_DFTMUX_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_AUD0_QCH, MAILBOX_AUD0_QCH, "GATE_MAILBOX_AUD0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_AUD1_QCH, MAILBOX_AUD1_QCH, "GATE_MAILBOX_AUD1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_AUD_QCH_S1, SYSMMU_AUD_QCH_S1, "GATE_SYSMMU_AUD_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_AUD_QCH_S2, SYSMMU_AUD_QCH_S2, "GATE_SYSMMU_AUD_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT_AUD_QCH, WDT_AUD_QCH, "GATE_WDT_AUD_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_busc_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_BUSC_BUS_USER, MUX_CLKCMU_BUSC_BUS_USER, "UMUX_CLKCMU_BUSC_BUS_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_CMU_BUSC_CMUREF_QCH, CMU_BUSC_CMUREF_QCH, "GATE_CMU_BUSC_CMUREF_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PDMA_BUSC_QCH, PDMA_BUSC_QCH, "GATE_PDMA_BUSC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SPDMA_BUSC_QCH, SPDMA_BUSC_QCH, "GATE_SPDMA_BUSC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_AXI_D_BUSC_QCH, SYSMMU_AXI_D_BUSC_QCH, "GATE_SYSMMU_AXI_D_BUSC_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_chub_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLK_CHUB_BUS_USER, MUX_CLK_CHUB_BUS_USER, "UMUX_CLK_CHUB_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_CHUB_RCO_USER, MUX_CLKCMU_CHUB_RCO_USER, "UMUX_CLKCMU_CHUB_RCO_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLK_CHUB_BUS, MUX_CLK_CHUB_BUS, "UMUX_CLK_CHUB_BUS", NULL, 0, VCLK_GATE, NULL),

	HWACG_VCLK(GATE_CM4_CHUB_QCH_CPU, CM4_CHUB_QCH_CPU, "GATE_CM4_CHUB_QCH_CPU", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CHUB0_QCH, I2C_CHUB0_QCH, "GATE_I2C_CHUB0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CHUB1_QCH, I2C_CHUB1_QCH, "GATE_I2C_CHUB1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CHUB2_QCH, I2C_CHUB2_QCH, "GATE_I2C_CHUB2_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PDMA_CHUB_QCH, PDMA_CHUB_QCH, "GATE_PDMA_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PWM_CHUB_QCH, PWM_CHUB_QCH, "GATE_PWM_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SWEEPER_D_CHUB_QCH, SWEEPER_D_CHUB_QCH, "GATE_SWEEPER_D_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TIMER_CHUB_QCH, TIMER_CHUB_QCH, "GATE_TIMER_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CHUB0_QCH, USI_CHUB0_QCH, "GATE_USI_CHUB0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CHUB1_QCH, USI_CHUB1_QCH, "GATE_USI_CHUB1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CHUB2_QCH, USI_CHUB2_QCH, "GATE_USI_CHUB2_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT_CHUB_QCH, WDT_CHUB_QCH, "GATE_WDT_CHUB_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_cmgp_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_CMGP_BUS_USER, MUX_CLKCMU_CMGP_BUS_USER, "UMUX_CLKCMU_CMGP_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_CMGP_RCO_USER, MUX_CLKCMU_CMGP_RCO_USER, "UMUX_CLKCMU_CMGP_RCO_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_ADC_CMGP_QCH_S0, ADC_CMGP_QCH_S0, "GATE_ADC_CMGP_QCH_S0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ADC_CMGP_QCH_S1, ADC_CMGP_QCH_S1, "GATE_ADC_CMGP_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_CMGP_QCH, GPIO_CMGP_QCH, "GATE_GPIO_CMGP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP0_QCH, I2C_CMGP0_QCH, "GATE_I2C_CMGP0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP1_QCH, I2C_CMGP1_QCH, "GATE_I2C_CMGP1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP2_QCH, I2C_CMGP2_QCH, "GATE_I2C_CMGP2_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_CMGP3_QCH, I2C_CMGP3_QCH, "GATE_I2C_CMGP3_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I3C_CMGP_QCH, I3C_CMGP_QCH, "GATE_I3C_CMGP_QCH", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_USI_CMGP0_QCH, USI_CMGP0_QCH, "GATE_USI_CMGP0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP1_QCH, USI_CMGP1_QCH, "GATE_USI_CMGP1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP2_QCH, USI_CMGP2_QCH, "GATE_USI_CMGP2_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI_CMGP3_QCH, USI_CMGP3_QCH, "GATE_USI_CMGP3_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_top_hwacg_vclks[] __initdata = {
	HWACG_VCLK(GATE_DFTMUX_TOP_QCH_CIS_CLK0, DFTMUX_TOP_QCH_CIS_CLK0, "GATE_DFTMUX_TOP_QCH_CIS_CLK0", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_TOP_QCH_CIS_CLK1, DFTMUX_TOP_QCH_CIS_CLK1, "GATE_DFTMUX_TOP_QCH_CIS_CLK1", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_TOP_QCH_CIS_CLK2, DFTMUX_TOP_QCH_CIS_CLK2, "GATE_DFTMUX_TOP_QCH_CIS_CLK2", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_TOP_QCH_CIS_CLK3, DFTMUX_TOP_QCH_CIS_CLK3, "GATE_DFTMUX_TOP_QCH_CIS_CLK3", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_DFTMUX_TOP_QCH_CIS_CLK4, DFTMUX_TOP_QCH_CIS_CLK4, "GATE_DFTMUX_TOP_QCH_CIS_CLK4", NULL, 0, VCLK_GATE | VCLK_QCH_DIS, NULL),
	HWACG_VCLK(GATE_OTP_QCH, OTP_QCH, "GATE_OTP_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_core_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_CORE_BUS_USER, MUX_CLKCMU_CORE_BUS_USER, "UMUX_CLKCMU_CORE_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_CORE_CCI_USER, MUX_CLKCMU_CORE_CCI_USER, "UMUX_CLKCMU_CORE_CCI_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_CORE_G3D_USER, MUX_CLKCMU_CORE_G3D_USER, "UMUX_CLKCMU_CORE_G3D_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_CORE_SSS_USER, MUX_CLKCMU_CORE_SSS_USER, "UMUX_CLKCMU_CORE_SSS_USER", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(UMUX_CLKCMU_CPUCL0_SWITCH_USER, MUX_CLKCMU_CPUCL0_SWITCH_USER, "UMUX_CLKCMU_CPUCL0_SWITCH_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_CPUCL0_DBG_BUS_USER, MUX_CLKCMU_CPUCL0_DBG_BUS_USER, "UMUX_CLKCMU_CPUCL0_DBG_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_CPUCL1_SWITCH_USER, MUX_CLKCMU_CPUCL1_SWITCH_USER, "UMUX_CLKCMU_CPUCL1_SWITCH_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_BDU_QCH, BDU_QCH, "GATE_BDU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CCI_550_QCH, CCI_550_QCH, "GATE_CCI_550_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_CORE_CMUREF_QCH, CMU_CORE_CMUREF_QCH, "GATE_CMU_CORE_CMUREF_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CORE_CMU_CORE_QCH, CORE_CMU_CORE_QCH, "GATE_CORE_CMU_CORE_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DIT_QCH, DIT_QCH, "GATE_DIT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GIC_QCH, GIC_QCH, "GATE_GIC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PUF_QCH, PUF_QCH, "GATE_PUF_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_RTIC_QCH, RTIC_QCH, "GATE_RTIC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SIREX_QCH, SIREX_QCH, "GATE_SIREX_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SSS_QCH, SSS_QCH, "GATE_SSS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_ACEL_D_DIT_QCH, SYSMMU_ACEL_D_DIT_QCH, "GATE_SYSMMU_ACEL_D_DIT_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_AXI_D_CORE1_QCH, SYSMMU_AXI_D_CORE1_QCH, "GATE_SYSMMU_AXI_D_CORE1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_BPS_CPUCL0_QCH, BPS_CPUCL0_QCH, "GATE_BPS_CPUCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_BUSIF_HPMCPUCL0_QCH, BUSIF_HPMCPUCL0_QCH, "GATE_BUSIF_HPMCPUCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_SCLK, CLUSTER0_QCH_SCLK, "GATE_CLUSTER0_QCH_SCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_ATCLK, CLUSTER0_QCH_ATCLK, "GATE_CLUSTER0_QCH_ATCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_PDBGCLK, CLUSTER0_QCH_PDBGCLK, "GATE_CLUSTER0_QCH_PDBGCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_GIC, CLUSTER0_QCH_GIC, "GATE_CLUSTER0_QCH_GIC", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_DBG_PD, CLUSTER0_QCH_DBG_PD, "GATE_CLUSTER0_QCH_DBG_PD", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_PCLK, CLUSTER0_QCH_PCLK, "GATE_CLUSTER0_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLUSTER0_QCH_PERIPHCLK, CLUSTER0_QCH_PERIPHCLK, "GATE_CLUSTER0_QCH_PERIPHCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_CPUCL0_CMUREF_QCH, CMU_CPUCL0_CMUREF_QCH, "GATE_CMU_CPUCL0_CMUREF_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_CPUCL0_SHORTSTOP_QCH, CMU_CPUCL0_SHORTSTOP_QCH, "GATE_CMU_CPUCL0_SHORTSTOP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CPUCL0_CMU_CPUCL0_QCH, CPUCL0_CMU_CPUCL0_QCH, "GATE_CPUCL0_CMU_CPUCL0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSSYS_QCH, CSSYS_QCH, "GATE_CSSYS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CMU_CPUCL1_CMUREF_QCH, CMU_CPUCL1_CMUREF_QCH, "GATE_CMU_CPUCL1_CMUREF_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CPUCL1_QCH_BIG, CPUCL1_QCH_BIG, "GATE_CPUCL1_QCH_BIG", NULL, 0, VCLK_GATE, NULL),
};


struct init_vclk exynos9630_csis_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_CSIS_BUS_USER, MUX_CLKCMU_CSIS_BUS_USER, "UMUX_CLKCMU_CSIS_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_CSIS_OIS_MCU_USER, MUX_CLKCMU_CSIS_OIS_MCU_USER, "UMUX_CLKCMU_CSIS_OIS_MCU_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_CSIS_PDP_QCH_C2_CSIS, CSIS_PDP_QCH_C2_CSIS, "GATE_CSIS_PDP_QCH_C2_CSIS", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_CSIS0, CSIS_PDP_QCH_CSIS0, "GATE_CSIS_PDP_QCH_CSIS0", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_CSIS1, CSIS_PDP_QCH_CSIS1, "GATE_CSIS_PDP_QCH_CSIS1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_CSIS2, CSIS_PDP_QCH_CSIS2, "GATE_CSIS_PDP_QCH_CSIS2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_CSIS3, CSIS_PDP_QCH_CSIS3, "GATE_CSIS_PDP_QCH_CSIS3", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_CSIS4, CSIS_PDP_QCH_CSIS4, "GATE_CSIS_PDP_QCH_CSIS4", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_CSIS_DMA, CSIS_PDP_QCH_CSIS_DMA, "GATE_CSIS_PDP_QCH_CSIS_DMA", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CSIS_PDP_QCH_PDP_TOP, CSIS_PDP_QCH_PDP_TOP, "GATE_CSIS_PDP_QCH_PDP_TOP", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_OIS_MCU_TOP_QCH_A, OIS_MCU_TOP_QCH_A, "GATE_OIS_MCU_TOP_QCH_A", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_CSIS_QCH_S1, SYSMMU_D0_CSIS_QCH_S1, "GATE_SYSMMU_D0_CSIS_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_CSIS_QCH_S2, SYSMMU_D0_CSIS_QCH_S2, "GATE_SYSMMU_D0_CSIS_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_CSIS_QCH_S1, SYSMMU_D1_CSIS_QCH_S1, "GATE_SYSMMU_D1_CSIS_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_CSIS_QCH_S2, SYSMMU_D1_CSIS_QCH_S2, "GATE_SYSMMU_D1_CSIS_QCH_S2", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_dnc_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_DNC_BUS_USER, MUX_CLKCMU_DNC_BUS_USER, "UMUX_CLKCMU_DNC_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_DNC_BUSM_USER, MUX_CLKCMU_DNC_BUSM_USER, "UMUX_CLKCMU_DNC_BUSM_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_IP_DSPC_QCH, IP_DSPC_QCH, "GATE_IP_DSPC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_NPUC_QCH_ACLK, IP_NPUC_QCH_ACLK, "GATE_IP_NPUC_QCH_ACLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_IP_NPUC_QCH_PCLK, IP_NPUC_QCH_PCLK, "GATE_IP_NPUC_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_DNC0_QCH_S1, SYSMMU_DNC0_QCH_S1, "GATE_SYSMMU_DNC0_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_DNC0_QCH_S2, SYSMMU_DNC0_QCH_S2, "GATE_SYSMMU_DNC0_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_DNC1_QCH_S1, SYSMMU_DNC1_QCH_S1, "GATE_SYSMMU_DNC1_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_DNC1_QCH_S2, SYSMMU_DNC1_QCH_S2, "GATE_SYSMMU_DNC1_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_DNC2_QCH_S1, SYSMMU_DNC2_QCH_S1, "GATE_SYSMMU_DNC2_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_DNC2_QCH_S2, SYSMMU_DNC2_QCH_S2, "GATE_SYSMMU_DNC2_QCH_S2", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_dns_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_DNS_BUS_USER, MUX_CLKCMU_DNS_BUS_USER, "UMUX_CLKCMU_DNS_BUS_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_DNS_QCH, DNS_QCH, "GATE_DNS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_DNS_QCH_S1, SYSMMU_DNS_QCH_S1, "GATE_SYSMMU_DNS_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_DNS_QCH_S2, SYSMMU_DNS_QCH_S2, "GATE_SYSMMU_DNS_QCH_S2", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_dpu_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_DPU_BUS, MUX_CLKCMU_DPU_BUS_USER, "UMUX_CLKCMU_DPU_BUS", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_DPU_QCH_DPU, DPU_QCH_DPU, "GATE_DPU_QCH_DPU", "UMUX_CLKCMU_DPU_BUS", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DPU_QCH_DPU_DMA, DPU_QCH_DPU_DMA, "GATE_DPU_QCH_DPU_DMA", "UMUX_CLKCMU_DPU_BUS", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DPU_QCH_DPU_DPP, DPU_QCH_DPU_DPP, "GATE_DPU_QCH_DPU_DPP", "UMUX_CLKCMU_DPU_BUS", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_DPU_QCH_S1, SYSMMU_DPU_QCH_S1, "GATE_SYSMMU_DPU_QCH_S1", "UMUX_CLKCMU_DPU_BUS", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_DPU_QCH_S2, SYSMMU_DPU_QCH_S2, "GATE_SYSMMU_DPU_QCH_S2", "UMUX_CLKCMU_DPU_BUS", 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_dsp_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_DSP_BUS_USER, MUX_CLKCMU_DSP_BUS_USER, "UMUX_CLKCMU_DSP_BUS_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_IP_DSP_QCH, IP_DSP_QCH, "GATE_IP_DSP_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_g2d_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_G2D_G2D_USER, MUX_CLKCMU_G2D_G2D_USER, "UMUX_CLKCMU_G2D_G2D_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_G2D_MSCL_USER, MUX_CLKCMU_G2D_MSCL_USER, "UMUX_CLKCMU_G2D_MSCL_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_G2D_QCH, G2D_QCH, "GATE_G2D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_JPEG_QCH, JPEG_QCH, "GATE_JPEG_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_M2M_QCH, M2M_QCH, "GATE_M2M_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_G2D_QCH_S1, SYSMMU_D0_G2D_QCH_S1, "GATE_SYSMMU_D0_G2D_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_G2D_QCH_S2, SYSMMU_D0_G2D_QCH_S2, "GATE_SYSMMU_D0_G2D_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_G2D_QCH_S1, SYSMMU_D1_G2D_QCH_S1, "GATE_SYSMMU_D1_G2D_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_G2D_QCH_S2, SYSMMU_D1_G2D_QCH_S2, "GATE_SYSMMU_D1_G2D_QCH_S2", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_g3d_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_G3D_SWITCH_USER, MUX_CLKCMU_G3D_SWITCH_USER, "UMUX_CLKCMU_G3D_SWITCH_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_G3D_BUS_USER, MUX_CLKCMU_G3D_BUS_USER, "UMUX_CLKCMU_G3D_BUS_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_BUSIF_HPMG3D_QCH, BUSIF_HPMG3D_QCH, "GATE_BUSIF_HPMG3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPU_QCH, GPU_QCH, "GATE_GPU_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_G3D_QCH, SYSMMU_D0_G3D_QCH, "GATE_SYSMMU_D0_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_G3D_QCH, SYSMMU_D1_G3D_QCH, "GATE_SYSMMU_D1_G3D_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_hsi_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_HSI_BUS_USER, MUX_CLKCMU_HSI_BUS_USER, "UMUX_CLKCMU_HSI_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_HSI_UFS_EMBD_USER, MUX_CLKCMU_HSI_UFS_EMBD_USER, "UMUX_CLKCMU_HSI_UFS_EMBD_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_HSI_MMC_EMBD_USER, MUX_CLKCMU_HSI_MMC_EMBD_USER, "UMUX_CLKCMU_HSI_MMC_EMBD_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_GPIO_HSI_QCH, GPIO_HSI_QCH, "GATE_GPIO_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HSI_CMU_HSI_QCH, HSI_CMU_HSI_QCH, "GATE_HSI_CMU_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MMC_EMBD_QCH, MMC_EMBD_QCH, "GATE_MMC_EMBD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_S2MPU_D_HSI_QCH, S2MPU_D_HSI_QCH, "GATE_S2MPU_D_HSI_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_UFS_EMBD_QCH, UFS_EMBD_QCH, "GATE_UFS_EMBD_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_UFS_EMBD_QCH_FMP, UFS_EMBD_QCH_FMP, "GATE_UFS_EMBD_QCH_FMP", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_ipp_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_IPP_BUS_USER, MUX_CLKCMU_IPP_BUS_USER, "UMUX_CLKCMU_IPP_BUS_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_SIPU_IPP_QCH, SIPU_IPP_QCH, "GATE_SIPU_IPP_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SIPU_IPP_QCH_C2_STAT, SIPU_IPP_QCH_C2_STAT, "GATE_SIPU_IPP_QCH_C2_STAT", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SIPU_IPP_QCH_C2_YDS, SIPU_IPP_QCH_C2_YDS, "GATE_SIPU_IPP_QCH_C2_YDS", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_IPP_QCH_S1, SYSMMU_IPP_QCH_S1, "GATE_SYSMMU_IPP_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_IPP_QCH_S2, SYSMMU_IPP_QCH_S2, "GATE_SYSMMU_IPP_QCH_S2", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_itp_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_ITP_BUS_USER, MUX_CLKCMU_ITP_BUS_USER, "UMUX_CLKCMU_ITP_BUS_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_ITP_QCH, ITP_QCH, "GATE_ITP_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_mcsc_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_MCSC_BUS_USER, MUX_CLKCMU_MCSC_BUS_USER, "UMUX_CLKCMU_MCSC_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_MCSC_GDC_USER, MUX_CLKCMU_MCSC_GDC_USER, "UMUX_CLKCMU_MCSC_GDC_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_C2AGENT_D0_MCSC_QCH, C2AGENT_D0_MCSC_QCH, "GATE_C2AGENT_D0_MCSC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_C2AGENT_D1_MCSC_QCH, C2AGENT_D1_MCSC_QCH, "GATE_C2AGENT_D1_MCSC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_C2AGENT_D2_MCSC_QCH, C2AGENT_D2_MCSC_QCH, "GATE_C2AGENT_D2_MCSC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GDC_QCH, GDC_QCH, "GATE_GDC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GDC_QCH_C2, GDC_QCH_C2, "GATE_GDC_QCH_C2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MCSC_QCH, MCSC_QCH, "GATE_MCSC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MCSC_QCH_C2, MCSC_QCH_C2, "GATE_MCSC_QCH_C2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MCSC_CMU_MCSC_QCH, MCSC_CMU_MCSC_QCH, "GATE_MCSC_CMU_MCSC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_MCSC_QCH_S1, SYSMMU_D0_MCSC_QCH_S1, "GATE_SYSMMU_D0_MCSC_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_MCSC_QCH_S2, SYSMMU_D0_MCSC_QCH_S2, "GATE_SYSMMU_D0_MCSC_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_MCSC_QCH_S1, SYSMMU_D1_MCSC_QCH_S1, "GATE_SYSMMU_D1_MCSC_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_MCSC_QCH_S2, SYSMMU_D1_MCSC_QCH_S2, "GATE_SYSMMU_D1_MCSC_QCH_S2", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_mfc_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_MFC_MFC_USER, MUX_CLKCMU_MFC_MFC_USER, "UMUX_CLKCMU_MFC_MFC_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_MFC_WFD_USER, MUX_CLKCMU_MFC_WFD_USER, "UMUX_CLKCMU_MFC_WFD_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_MFC_QCH, MFC_QCH, "GATE_MFC_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_MFCD0_QCH_S1, SYSMMU_MFCD0_QCH_S1, "GATE_SYSMMU_MFCD0_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_MFCD0_QCH_S2, SYSMMU_MFCD0_QCH_S2, "GATE_SYSMMU_MFCD0_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_MFCD1_QCH_S1, SYSMMU_MFCD1_QCH_S1, "GATE_SYSMMU_MFCD1_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_MFCD1_QCH_S2, SYSMMU_MFCD1_QCH_S2, "GATE_SYSMMU_MFCD1_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WFD_QCH, WFD_QCH, "GATE_WFD_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_mif_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_MIF_BUSP_USER, MUX_CLKCMU_MIF_BUSP_USER, "UMUX_CLKCMU_MIF_BUSP_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_CMU_MIF_CMUREF_QCH, CMU_MIF_CMUREF_QCH, "GATE_CMU_MIF_CMUREF_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DMC_QCH, DMC_QCH, "GATE_DMC_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_npu_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_NPU_BUS_USER, MUX_CLKCMU_NPU_BUS_USER, "UMUX_CLKCMU_NPU_BUS_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_NPUD_UNIT0_QCH, NPUD_UNIT0_QCH, "GATE_NPUD_UNIT0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_NPUD_UNIT1_QCH, NPUD_UNIT1_QCH, "GATE_NPUD_UNIT1_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_peri_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_PERI_BUS_USER, MUX_CLKCMU_PERI_BUS_USER, "UMUX_CLKCMU_PERI_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_PERI_UART_DBG, MUX_CLKCMU_PERI_UART_DBG, "UMUX_CLKCMU_PERI_UART_DBG", "UMUX_CLKCMU_PERI_BUS_USER", 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_PERI_USI_I2C_USER, MUX_CLKCMU_PERI_USI_I2C_USER, "UMUX_CLKCMU_PERI_USI_I2C_USER", "UMUX_CLKCMU_PERI_BUS_USER", 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_PERI_MMC_CARD_USER, MUX_CLKCMU_PERI_MMC_CARD_USER, "UMUX_CLKCMU_PERI_MMC_CARD_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_BC_EMUL_QCH, BC_EMUL_QCH, "GATE_BC_EMUL_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_MMCCARD_QCH, GPIO_MMCCARD_QCH, "GATE_GPIO_MMCCARD_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_PERI_QCH, GPIO_PERI_QCH, "GATE_GPIO_PERI_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_I2C_OIS_QCH, I2C_OIS_QCH, "GATE_I2C_OIS_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MCT_QCH, MCT_QCH, "GATE_MCT_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MMC_CARD_QCH, MMC_CARD_QCH, "GATE_MMC_CARD_QCH", "UMUX_CLKCMU_PERI_MMC_CARD_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_OTP_CON_BIRA_QCH, OTP_CON_BIRA_QCH, "GATE_OTP_CON_BIRA_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_OTP_CON_TOP_QCH, OTP_CON_TOP_QCH, "GATE_OTP_CON_TOP_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_PWM_QCH, PWM_QCH, "GATE_PWM_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_S2MPU_D_PERI_QCH, S2MPU_D_PERI_QCH, "GATE_S2MPU_D_PERI_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SPI_OIS_QCH, SPI_OIS_QCH, "GATE_SPI_OIS_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TMU_QCH, TMU_QCH, "GATE_TMU_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_UART_DBG_QCH, UART_DBG_QCH, "GATE_UART_DBG_QCH", "UMUX_CLKCMU_PERI_UART_DBG", 0, VCLK_GATE, "console-pclk0"),
	HWACG_VCLK(GATE_USI00_I2C_QCH, USI00_I2C_QCH, "GATE_USI00_I2C_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI00_USI_QCH, USI00_USI_QCH, "GATE_USI00_USI_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI01_I2C_QCH, USI01_I2C_QCH, "GATE_USI01_I2C_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI01_USI_QCH, USI01_USI_QCH, "GATE_USI01_USI_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI02_I2C_QCH, USI02_I2C_QCH, "GATE_USI02_I2C_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI02_USI_QCH, USI02_USI_QCH, "GATE_USI02_USI_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI03_I2C_QCH, USI03_I2C_QCH, "GATE_USI03_I2C_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI03_USI_QCH, USI03_USI_QCH, "GATE_USI03_USI_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI04_I2C_QCH, USI04_I2C_QCH, "GATE_USI04_I2C_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI04_USI_QCH, USI04_USI_QCH, "GATE_USI04_USI_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI05_I2C_QCH, USI05_I2C_QCH, "GATE_USI05_I2C_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USI05_USI_QCH, USI05_USI_QCH, "GATE_USI05_USI_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT0_QCH, WDT0_QCH, "GATE_WDT0_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT1_QCH, WDT1_QCH, "GATE_WDT1_QCH", "UMUX_CLKCMU_PERI_BUS_USER", 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_ssp_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_SSP_BUS_USER, MUX_CLKCMU_SSP_BUS_USER, "UMUX_CLKCMU_SSP_BUS_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_USS_SSPCORE_QCH, USS_SSPCORE_QCH, "GATE_USS_SSPCORE_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_tnr_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_TNR_BUS_USER, MUX_CLKCMU_TNR_BUS_USER, "UMUX_CLKCMU_TNR_BUS_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_ORBMCH_QCH_ACLK, ORBMCH_QCH_ACLK, "GATE_ORBMCH_QCH_ACLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_ORBMCH_QCH_C2CLK, ORBMCH_QCH_C2CLK, "GATE_ORBMCH_QCH_C2CLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_TNR_QCH_S1, SYSMMU_D0_TNR_QCH_S1, "GATE_SYSMMU_D0_TNR_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D0_TNR_QCH_S2, SYSMMU_D0_TNR_QCH_S2, "GATE_SYSMMU_D0_TNR_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_TNR_QCH_S1, SYSMMU_D1_TNR_QCH_S1, "GATE_SYSMMU_D1_TNR_QCH_S1", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_D1_TNR_QCH_S2, SYSMMU_D1_TNR_QCH_S2, "GATE_SYSMMU_D1_TNR_QCH_S2", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TNR_QCH, TNR_QCH, "GATE_TNR_QCH", NULL, 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_usb_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_USB_BUS_USER, MUX_CLKCMU_USB_BUS_USER, "UMUX_CLKCMU_USB_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_USB_USB31DRD_USER, MUX_CLKCMU_USB_USB31DRD_USER, "UMUX_CLKCMU_USB_USB31DRD_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_USB_USBDP_DEBUG_USER, MUX_CLKCMU_USB_USBDP_DEBUG_USER, "UMUX_CLKCMU_USB_USBDP_DEBUG_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_USB_DPGTC_USER, MUX_CLKCMU_USB_DPGTC_USER, "UMUX_CLKCMU_USB_DPGTC_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_USB_BUS_USER, MUX_CLKCMU_USB_BUS_USER, "UMUX_CLKCMU_USB_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_USB_USB31DRD_USER, MUX_CLKCMU_USB_USB31DRD_USER, "UMUX_CLKCMU_USB_USB31DRD_USER", "UMUX_CLKCMU_USB_BUS_USER", 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_USB_USBDP_DEBUG_USER, MUX_CLKCMU_USB_USBDP_DEBUG_USER, "UMUX_CLKCMU_USB_USBDP_DEBUG_USER", "UMUX_CLKCMU_USB_USB31DRD_USER", 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_USB_DPGTC_USER, MUX_CLKCMU_USB_DPGTC_USER, "UMUX_CLKCMU_USB_DPGTC_USER", "UMUX_CLKCMU_USB_BUS_USER", 0, 0, NULL),

	HWACG_VCLK(GATE_DP_LINK_QCH_PCLK, DP_LINK_QCH_PCLK, "GATE_DP_LINK_QCH_PCLK", "UMUX_CLKCMU_USB_DPGTC_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DP_LINK_QCH_GTC_CLK, DP_LINK_QCH_GTC_CLK, "GATE_DP_LINK_QCH_GTC_CLK", "UMUX_CLKCMU_USB_DPGTC_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB31DRD_QCH_REF, USB31DRD_QCH_REF, "GATE_USB31DRD_QCH_REF", "UMUX_CLKCMU_USB_USB31DRD_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB31DRD_QCH_SLV_CTRL, USB31DRD_QCH_SLV_CTRL, "GATE_USB31DRD_QCH_SLV_CTRL", "UMUX_CLKCMU_USB_USB31DRD_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB31DRD_QCH_SLV_LINK, USB31DRD_QCH_SLV_LINK, "GATE_USB31DRD_QCH_SLV_LINK", "UMUX_CLKCMU_USB_USB31DRD_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB31DRD_QCH_APB, USB31DRD_QCH_APB, "GATE_USB31DRD_QCH_APB", "UMUX_CLKCMU_USB_USB31DRD_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_USB31DRD_QCH_PCS, USB31DRD_QCH_PCS, "GATE_USB31DRD_QCH_PCS", "UMUX_CLKCMU_USB_USB31DRD_USER", 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_vra_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_VRA_BUS_USER, MUX_CLKCMU_VRA_BUS_USER, "UMUX_CLKCMU_VRA_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_VRA_CLAHE_USER, MUX_CLKCMU_VRA_CLAHE_USER, "UMUX_CLKCMU_VRA_CLAHE_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_SYSMMU_VRA_QCH_S1, SYSMMU_VRA_QCH_S1, "GATE_SYSMMU_VRA_QCH_S1", "UMUX_CLKCMU_VRA_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SYSMMU_VRA_QCH_S2, SYSMMU_VRA_QCH_S2, "GATE_SYSMMU_VRA_QCH_S2", "UMUX_CLKCMU_VRA_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_VRA_QCH, VRA_QCH, "GATE_VRA_QCH", "UMUX_CLKCMU_VRA_BUS_USER", 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_CLAHE_QCH, CLAHE_QCH, "GATE_CLAHE_QCH", "UMUX_CLKCMU_VRA_CLAHE_USER", 0, VCLK_GATE, NULL),
};

struct init_vclk exynos9630_vts_hwacg_vclks[] __initdata = {
	HWACG_VCLK(UMUX_CLKCMU_VTS_BUS_USER, MUX_CLKCMU_VTS_BUS_USER, "UMUX_CLKCMU_VTS_BUS_USER", NULL, 0, 0, NULL),
	HWACG_VCLK(UMUX_CLKCMU_VTS_RCO_USER, MUX_CLKCMU_VTS_RCO_USER, "UMUX_CLKCMU_VTS_RCO_USER", NULL, 0, 0, NULL),

	HWACG_VCLK(GATE_CORTEXM4INTEGRATION_QCH_CPU, CORTEXM4INTEGRATION_QCH_CPU, "GATE_CORTEXM4INTEGRATION_QCH_CPU", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DMIC_AHB0_QCH_PCLK, DMIC_AHB0_QCH_PCLK, "GATE_DMIC_AHB0_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DMIC_AHB1_QCH_PCLK, DMIC_AHB1_QCH_PCLK, "GATE_DMIC_AHB1_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DMIC_AHB2_QCH_PCLK, DMIC_AHB2_QCH_PCLK, "GATE_DMIC_AHB2_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DMIC_AHB3_QCH_PCLK, DMIC_AHB3_QCH_PCLK, "GATE_DMIC_AHB3_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DMIC_IF_QCH_PCLK, DMIC_IF_QCH_PCLK, "GATE_DMIC_IF_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DMIC_IF_QCH_DMIC, DMIC_IF_QCH_DMIC, "GATE_DMIC_IF_QCH_DMIC", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DMIC_IF_3RD_QCH_PCLK, DMIC_IF_3RD_QCH_PCLK, "GATE_DMIC_IF_3RD_QCH_PCLK", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_DMIC_IF_3RD_QCH_DMIC, DMIC_IF_3RD_QCH_DMIC, "GATE_DMIC_IF_3RD_QCH_DMIC", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_GPIO_VTS_QCH, GPIO_VTS_QCH, "GATE_GPIO_VTS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HWACG_SYS_DMIC0_QCH, HWACG_SYS_DMIC0_QCH, "GATE_HWACG_SYS_DMIC0_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HWACG_SYS_DMIC1_QCH, HWACG_SYS_DMIC1_QCH, "GATE_HWACG_SYS_DMIC1_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HWACG_SYS_DMIC2_QCH, HWACG_SYS_DMIC2_QCH, "GATE_HWACG_SYS_DMIC2_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_HWACG_SYS_DMIC3_QCH, HWACG_SYS_DMIC3_QCH, "GATE_HWACG_SYS_DMIC3_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_ABOX_VTS_QCH, MAILBOX_ABOX_VTS_QCH, "GATE_MAILBOX_ABOX_VTS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_MAILBOX_AP_VTS_QCH, MAILBOX_AP_VTS_QCH, "GATE_MAILBOX_AP_VTS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SS_VTS_GLUE_QCH_DMIC_IF_PAD, SS_VTS_GLUE_QCH_DMIC_IF_PAD, "GATE_SS_VTS_GLUE_QCH_DMIC_IF_PAD", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SS_VTS_GLUE_QCH_DMIC_3RD_IF_PAD, SS_VTS_GLUE_QCH_DMIC_3RD_IF_PAD, "GATE_SS_VTS_GLUE_QCH_DMIC_3RD_IF_PAD", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_SWEEPER_C_VTS_QCH, SWEEPER_C_VTS_QCH, "GATE_SWEEPER_C_VTS_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_TIMER_QCH, TIMER_QCH, "GATE_TIMER_QCH", NULL, 0, VCLK_GATE, NULL),
	HWACG_VCLK(GATE_WDT_VTS_QCH, WDT_VTS_QCH, "GATE_WDT_VTS_QCH", NULL, 0, VCLK_GATE, NULL),
};

/* SPECIAL VCLK */
struct init_vclk exynos9630_peri_vclks[] __initdata = {
	VCLK(DOUT_CLK_PERI_USI00_USI, VCLK_DIV_CLK_PERI_USI00_USI, "DOUT_CLK_PERI_USI00_USI", 0, 0, NULL),
	VCLK(DOUT_CLK_PERI_USI01_USI, VCLK_DIV_CLK_PERI_USI01_USI, "DOUT_CLK_PERI_USI01_USI", 0, 0, NULL),
	VCLK(DOUT_CLK_PERI_USI02_USI, VCLK_DIV_CLK_PERI_USI02_USI, "DOUT_CLK_PERI_USI02_USI", 0, 0, NULL),
	VCLK(DOUT_CLK_PERI_USI03_USI, VCLK_DIV_CLK_PERI_USI03_USI, "DOUT_CLK_PERI_USI03_USI", 0, 0, NULL),
	VCLK(DOUT_CLK_PERI_USI04_USI, VCLK_DIV_CLK_PERI_USI04_USI, "DOUT_CLK_PERI_USI04_USI", 0, 0, NULL),
	VCLK(DOUT_CLK_PERI_USI05_USI, VCLK_DIV_CLK_PERI_USI05_USI, "DOUT_CLK_PERI_USI05_USI", 0, 0, NULL),
	VCLK(DOUT_CLK_PERI_USI_I2C, DIV_CLK_PERI_USI_I2C, "DOUT_CLK_PERI_USI_I2C", 0, 0, NULL),
	VCLK(UART_DBG, VCLK_DIV_CLK_PERI_UART_DBG, "UART_DBG", 0, 0, "console-sclk0"),
	VCLK(DOUT_CLK_PERI_SPI_OIS, VCLK_DIV_CLK_PERI_SPI_OIS, "DOUT_DIV_PERI_SPI_OIS", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_PERI_MMC_CARD, CLKCMU_PERI_MMC_CARD, "DOUT_CLKCMU_PERI_MMC_CARD", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_PERI_BUS, CLKCMU_PERI_BUS, "DOUT_CLKCMU_PERI_BUS", 0, 0, NULL),
	VCLK(DOUT_CLKCMU_PERI_IP, CLKCMU_PERI_IP, "DOUT_CLKCMU_PERI_IP", 0, 0, NULL),
};

struct init_vclk exynos9630_usb_vclks[] __initdata = {
	VCLK(USB31DRD, VCLK_IP_USB31DRD, "USB31DRD", 0, 0, NULL),
};

struct init_vclk exynos9630_hsi_vclks[] __initdata = {
	VCLK(MMC_EMBD, CLKCMU_HSI_MMC_EMBD, "MMC_EMBD", 0, 0, NULL),
	VCLK(UFS_EMBD, CLKCMU_HSI_UFS_EMBD, "UFS_EMBD", 0, 0, NULL),
};

struct init_vclk exynos9630_vra_vclks[] __initdata = {
	VCLK(DOUT_CLK_VRA_BUSP, DIV_CLK_VRA_BUSP, "DOUT_CLK_VRA_BUSP", 0, 0, NULL),
};

struct init_vclk exynos9630_top_vclks[] __initdata = {
	VCLK(CIS_CLK0, CLKCMU_CIS_CLK0, "CIS_CLK0", 0, 0, NULL),
	VCLK(CIS_CLK1, CLKCMU_CIS_CLK1, "CIS_CLK1", 0, 0, NULL),
	VCLK(CIS_CLK2, CLKCMU_CIS_CLK2, "CIS_CLK2", 0, 0, NULL),
	VCLK(CIS_CLK3, CLKCMU_CIS_CLK3, "CIS_CLK3", 0, 0, NULL),
	VCLK(CIS_CLK4, CLKCMU_CIS_CLK4, "CIS_CLK4", 0, 0, NULL),
};

struct init_vclk exynos9630_cmgp_vclks[] __initdata = {
	VCLK(DOUT_CLK_USI_CMGP0, VCLK_DIV_CLK_USI_CMGP0, "DOUT_CLK_USI_CMGP0", 0, 0, NULL),
	VCLK(DOUT_CLK_USI_CMGP1, VCLK_DIV_CLK_USI_CMGP1, "DOUT_CLK_USI_CMGP1", 0, 0, NULL),
	VCLK(DOUT_CLK_USI_CMGP2, VCLK_DIV_CLK_USI_CMGP2, "DOUT_CLK_USI_CMGP2", 0, 0, NULL),
	VCLK(DOUT_CLK_USI_CMGP3, VCLK_DIV_CLK_USI_CMGP3, "DOUT_CLK_USI_CMGP3", 0, 0, NULL),
	VCLK(DOUT_CLK_I2C_CMGP, VCLK_DIV_CLK_I2C_CMGP, "DOUT_CLK_I2C_CMGP", 0, 0, NULL),
	VCLK(DOUT_CLK_I3C_CMGP, VCLK_DIV_CLK_I3C_CMGP, "DOUT_CLK_I3C_CMGP", 0, 0, NULL),
};

struct init_vclk exynos9630_chub_vclks[] __initdata = {
	VCLK(DOUT_CLK_CHUB_USI0, VCLK_DIV_CLK_CHUB_USI0, "DOUT_CLK_CHUB_USI0", 0, 0, NULL),
	VCLK(DOUT_CLK_CHUB_USI1, VCLK_DIV_CLK_CHUB_USI1, "DOUT_CLK_CHUB_USI1", 0, 0, NULL),
	VCLK(DOUT_CLK_CHUB_USI2, VCLK_DIV_CLK_CHUB_USI2, "DOUT_CLK_CHUB_USI2", 0, 0, NULL),
	VCLK(DOUT_CLK_CHUB_I2C, VCLK_DIV_CLK_CHUB_I2C, "DOUT_CLK_CHUB_I2C", 0, 0, NULL),
	VCLK(DOUT_CLK_CHUB_BUS, DIV_CLK_CHUB_BUS, "DOUT_DIV_CLK_CHUB_BUS", 0, 0, NULL),
};

struct init_vclk exynos9630_aud_vclks[] __initdata = {
	VCLK(DOUT_CLK_AUD_AUDIF, DIV_CLK_AUD_AUDIF, "DOUT_CLK_AUD_AUDIF", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_CPU_PCLKDBG, DIV_CLK_AUD_CPU_PCLKDBG, "DOUT_CLK_AUD_CPU_PCLKDBG", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_FM_SPDY, DIV_CLK_AUD_FM_SPDY, "DOUT_CLK_AUD_FM_SPDY", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_UAIF0, DIV_CLK_AUD_UAIF0, "DOUT_CLK_AUD_UAIF0", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_UAIF1, DIV_CLK_AUD_UAIF1, "DOUT_CLK_AUD_UAIF1", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_UAIF2, DIV_CLK_AUD_UAIF2, "DOUT_CLK_AUD_UAIF2", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_UAIF3, DIV_CLK_AUD_UAIF3, "DOUT_CLK_AUD_UAIF3", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_CPU_ACLK, DIV_CLK_AUD_CPU_ACLK, "DOUT_CLK_AUD_CPU_ACLK", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_BUS, DIV_CLK_AUD_BUS, "DOUT_CLK_AUD_BUS", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_BUSP, DIV_CLK_AUD_BUSP, "DOUT_CLK_AUD_BUSP", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_CNT, DIV_CLK_AUD_CNT, "DOUT_CLK_AUD_CNT", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_UAIF4, DIV_CLK_AUD_UAIF4, "DOUT_CLK_AUD_UAIF4", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_DSIF, DIV_CLK_AUD_DSIF, "DOUT_CLK_AUD_DSIF", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_FM, DIV_CLK_AUD_FM, "DOUT_CLK_AUD_FM", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_UAIF5, DIV_CLK_AUD_UAIF5, "DOUT_CLK_AUD_UAIF5", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_UAIF6, DIV_CLK_AUD_UAIF6, "DOUT_CLK_AUD_UAIF6", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_SCLK, DIV_CLK_AUD_SCLK, "DOUT_CLK_AUD_SCLK", 0, 0, NULL),
	VCLK(DOUT_CLK_AUD_MCLK, DIV_CLK_AUD_MCLK, "DOUT_CLK_AUD_MCLK", 0, 0, NULL),
	VCLK(PLL_OUT_AUD, PLL_AUD, "PLL_AUD", 0, 0, NULL),
};

struct init_vclk exynos9630_vts_vclks[] __initdata = {
	VCLK(DOUT_DIV_CLK_VTS_BUS, DIV_CLK_VTS_BUS, "DOUT_DIV_CLK_VTS_BUS", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_VTS_DMIC_IF, DIV_CLK_VTS_DMIC_IF, "DOUT_DIV_CLK_VTS_DMIC_IF", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_VTS_DMIC_IF_PAD, DIV_CLK_VTS_DMIC_IF_PAD, "DOUT_DIV_CLK_VTS_DMIC_IF_PAD", 0, 0, NULL),
	VCLK(DOUT_DIV_CLK_VTS_DMIC_IF_DIV2, DIV_CLK_VTS_DMIC_IF_DIV2, "DOUT_DIV_CLK_VTS_DMIC_IF_DIV2", 0, 0, NULL),
};

static struct init_vclk exynos9630_clkout_vclks[] __initdata = {
	VCLK(OSC_NFC, VCLK_CLKOUT1, "OSC_NFC", 0, 0, NULL),
	VCLK(OSC_AUD, VCLK_CLKOUT0, "OSC_AUD", 0, 0, NULL),
};

static __initdata struct of_device_id ext_clk_match[] = {
	{ .compatible = "samsung,exynos9630-oscclk", .data = (void *)0, },
	{ },
};

void exynos9630_vclk_init(void)
{
}

/* register exynos9630 clocks */
void __init exynos9630_clk_init(struct device_node *np)
{
	void __iomem *reg_base;
	int ret;

	if (np) {
		reg_base = of_iomap(np, 0);
		if (!reg_base)
			panic("%s: failed to map registers\n", __func__);
	} else {
		panic("%s: unable to determine soc\n", __func__);
	}

	ret = cal_if_init(np);
	if (ret)
		panic("%s: unable to initialize cal-if\n", __func__);

	exynos9630_clk_provider = samsung_clk_init(np, reg_base, CLK_NR_CLKS);
	if (!exynos9630_clk_provider)
		panic("%s: unable to allocate context.\n", __func__);

	samsung_register_of_fixed_ext(exynos9630_clk_provider, exynos9630_fixed_rate_ext_clks,
			ARRAY_SIZE(exynos9630_fixed_rate_ext_clks),
			ext_clk_match);

	/* register HWACG vclk */
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_apm_hwacg_vclks, ARRAY_SIZE(exynos9630_apm_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_aud_hwacg_vclks, ARRAY_SIZE(exynos9630_aud_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_busc_hwacg_vclks, ARRAY_SIZE(exynos9630_busc_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_chub_hwacg_vclks, ARRAY_SIZE(exynos9630_chub_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_cmgp_hwacg_vclks, ARRAY_SIZE(exynos9630_cmgp_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_top_hwacg_vclks, ARRAY_SIZE(exynos9630_top_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_core_hwacg_vclks, ARRAY_SIZE(exynos9630_core_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_csis_hwacg_vclks, ARRAY_SIZE(exynos9630_csis_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_dnc_hwacg_vclks, ARRAY_SIZE(exynos9630_dnc_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_dns_hwacg_vclks, ARRAY_SIZE(exynos9630_dns_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_dpu_hwacg_vclks, ARRAY_SIZE(exynos9630_dpu_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_dsp_hwacg_vclks, ARRAY_SIZE(exynos9630_dsp_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_g2d_hwacg_vclks, ARRAY_SIZE(exynos9630_g2d_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_g3d_hwacg_vclks, ARRAY_SIZE(exynos9630_g3d_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_hsi_hwacg_vclks, ARRAY_SIZE(exynos9630_hsi_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_ipp_hwacg_vclks, ARRAY_SIZE(exynos9630_ipp_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_itp_hwacg_vclks, ARRAY_SIZE(exynos9630_itp_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_mcsc_hwacg_vclks, ARRAY_SIZE(exynos9630_mcsc_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_mfc_hwacg_vclks, ARRAY_SIZE(exynos9630_mfc_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_mif_hwacg_vclks, ARRAY_SIZE(exynos9630_mif_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_npu_hwacg_vclks, ARRAY_SIZE(exynos9630_npu_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_peri_hwacg_vclks, ARRAY_SIZE(exynos9630_peri_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_ssp_hwacg_vclks, ARRAY_SIZE(exynos9630_ssp_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_tnr_hwacg_vclks, ARRAY_SIZE(exynos9630_tnr_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_usb_hwacg_vclks, ARRAY_SIZE(exynos9630_usb_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_vra_hwacg_vclks, ARRAY_SIZE(exynos9630_vra_hwacg_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_vts_hwacg_vclks, ARRAY_SIZE(exynos9630_vts_hwacg_vclks));

	/* register special vclk */
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_peri_vclks, ARRAY_SIZE(exynos9630_peri_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_usb_vclks, ARRAY_SIZE(exynos9630_usb_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_hsi_vclks, ARRAY_SIZE(exynos9630_hsi_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_vra_vclks, ARRAY_SIZE(exynos9630_vra_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_top_vclks, ARRAY_SIZE(exynos9630_top_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_cmgp_vclks, ARRAY_SIZE(exynos9630_cmgp_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_chub_vclks, ARRAY_SIZE(exynos9630_chub_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_aud_vclks, ARRAY_SIZE(exynos9630_aud_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_vts_vclks, ARRAY_SIZE(exynos9630_vts_vclks));
	samsung_register_vclk(exynos9630_clk_provider, exynos9630_clkout_vclks, ARRAY_SIZE(exynos9630_clkout_vclks));

	clk_register_fixed_factor(NULL, "pwm-clock", "fin_pll", CLK_SET_RATE_PARENT, 1, 1);

	samsung_clk_of_add_provider(np, exynos9630_clk_provider);

	late_time_init = exynos9630_vclk_init;

	pr_info("EXYNOS9630: Clock setup completed\n");
}

CLK_OF_DECLARE(exynos9630_clk, "samsung,exynos9630-clock", exynos9630_clk_init);
