
---------- Begin Simulation Statistics ----------
final_tick                               1300871016000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62344                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703604                       # Number of bytes of host memory used
host_op_rate                                    62526                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23043.19                       # Real time elapsed on the host
host_tick_rate                               56453602                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436605531                       # Number of instructions simulated
sim_ops                                    1440809283                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.300871                       # Number of seconds simulated
sim_ticks                                1300871016000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.339522                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              177874927                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           203659148                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13437467                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        273591907                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21675495                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23158063                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1482568                       # Number of indirect misses.
system.cpu0.branchPred.lookups              346518949                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188082                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100289                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8775938                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545944                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35446448                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309761                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       66885781                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316551177                       # Number of instructions committed
system.cpu0.commit.committedOps            1318654753                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2415709284                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.545866                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.294532                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1759964366     72.85%     72.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    406003454     16.81%     89.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84801038      3.51%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     87867923      3.64%     96.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     24631905      1.02%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8818948      0.37%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3974904      0.16%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4200298      0.17%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35446448      1.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2415709284                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        46                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143462                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273922903                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171317                       # Number of loads committed
system.cpu0.commit.membars                    4203734                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203740      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742063481     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271598     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184267     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318654753                       # Class of committed instruction
system.cpu0.commit.refs                     558455889                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316551177                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318654753                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.968846                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.968846                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            495621915                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4714069                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176778331                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1407464650                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               944215627                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                974867736                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8788016                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8256529                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6205619                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  346518949                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                249294085                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1479264067                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5016737                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          178                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1426183320                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26899126                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.133683                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         936984888                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         199550422                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550207                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2429698913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.587845                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.870047                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1408517858     57.97%     57.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               757233049     31.17%     89.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               157107637      6.47%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                90178867      3.71%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7631386      0.31%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4715001      0.19%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  108793      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101603      0.09%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104719      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2429698913                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       40                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      162387848                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8908684                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               336452396                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.528918                       # Inst execution rate
system.cpu0.iew.exec_refs                   587073627                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 155905398                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              386358224                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            431403114                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106204                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3217862                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           158111813                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1385462075                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            431168229                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9049907                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1371000742                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1591148                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             15290501                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8788016                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19489944                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       216420                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        20327888                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        39006                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12808                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4804702                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     26231797                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4827241                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12808                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       746507                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8162177                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                579255872                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1359497123                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.898040                       # average fanout of values written-back
system.cpu0.iew.wb_producers                520194919                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.524480                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1359604049                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1682040070                       # number of integer regfile reads
system.cpu0.int_regfile_writes              876906314                       # number of integer regfile writes
system.cpu0.ipc                              0.507912                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.507912                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205620      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            770607973     55.84%     56.14% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833216      0.86%     57.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100453      0.15%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.15% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435808275     31.58%     88.73% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          155495066     11.27%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1380050650                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     49                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 96                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           47                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                56                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2957927                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002143                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 531922     17.98%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1995764     67.47%     85.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               430239     14.55%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1378802908                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5192993391                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1359497076                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1452281713                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1379151976                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1380050650                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310099                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       66807318                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           235348                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           338                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     27073292                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2429698913                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.567992                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.801984                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1425260727     58.66%     58.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          702333242     28.91%     87.57% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249852977     10.28%     97.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           39479015      1.62%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7425437      0.31%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            3228900      0.13%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1361232      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             498295      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             259088      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2429698913                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.532409                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         18495641                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1821598                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           431403114                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          158111813                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1892                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2592086761                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9655675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              423927418                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845197843                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14955371                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               956273488                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              22721862                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                57061                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1716408887                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1397675024                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          906753155                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                967165061                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34715630                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8788016                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73380961                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61555304                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               40                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1716408847                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        163969                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5863                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33883245                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5862                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3765779268                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2785099910                       # The number of ROB writes
system.cpu0.timesIdled                       29905633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1859                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.577695                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21063074                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23254151                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2796213                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31144338                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1087226                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1120052                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           32826                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35859683                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48334                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099998                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1992809                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28117052                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4016417                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17719633                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120054354                       # Number of instructions committed
system.cpu1.commit.committedOps             122154530                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    508152291                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.240390                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.987795                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    458672634     90.26%     90.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24551837      4.83%     95.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8671534      1.71%     96.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7004521      1.38%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1965133      0.39%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       730833      0.14%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2175645      0.43%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       363737      0.07%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4016417      0.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    508152291                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797663                       # Number of function calls committed.
system.cpu1.commit.int_insts                116591856                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30174147                       # Number of loads committed
system.cpu1.commit.membars                    4200120                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200120      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76660332     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32274145     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9019789      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122154530                       # Class of committed instruction
system.cpu1.commit.refs                      41293946                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120054354                       # Number of Instructions Simulated
system.cpu1.committedOps                    122154530                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.268056                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.268056                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            414728737                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               881344                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19946090                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146806960                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                23496870                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66196042                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1994417                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2132559                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5267802                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35859683                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22043854                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    485169978                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               204536                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     153471084                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5595642                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069984                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          23716036                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22150300                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.299515                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         511683868                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.304039                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.730625                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               412957455     80.71%     80.71% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62415776     12.20%     92.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                20126120      3.93%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12472613      2.44%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3140172      0.61%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  506253      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64720      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     545      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           511683868                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         714855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2096733                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30730732                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.262296                       # Inst execution rate
system.cpu1.iew.exec_refs                    45872849                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11554974                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              335699446                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35097499                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100658                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1973288                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11975811                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139826817                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34317875                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2023046                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134400021                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1919149                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             11178163                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1994417                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15581380                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       114854                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1110548                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31621                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2140                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        17427                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4923352                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       856012                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2140                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545505                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1551228                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 76621664                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132704063                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.849458                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65086874                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.258986                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132783806                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170401551                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89426124                       # number of integer regfile writes
system.cpu1.ipc                              0.234299                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.234299                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200223      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85790536     62.89%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36891435     27.04%     93.01% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9540726      6.99%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136423067                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2851589                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020903                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 550348     19.30%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1856319     65.10%     84.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               444920     15.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135074419                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         787606504                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132704051                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157500764                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133525839                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136423067                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300978                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17672286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           224939                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           309                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7529070                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    511683868                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.266616                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.754852                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          429447453     83.93%     83.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50883474      9.94%     93.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19384807      3.79%     97.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5711827      1.12%     98.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3904416      0.76%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             906096      0.18%     99.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             823796      0.16%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             432414      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             189585      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      511683868                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.266244                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13669992                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1265888                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35097499                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11975811                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       512398723                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2089337167                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              369525175                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81682002                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14315616                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                27150427                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8937332                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               126814                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183677324                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144450299                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97398622                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66683347                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              23057208                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1994417                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46304626                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15716620                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183677312                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25876                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               593                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28793797                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           591                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   644009816                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283288830                       # The number of ROB writes
system.cpu1.timesIdled                           9622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         20898145                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             19126702                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            42551911                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             571929                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3748535                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     20890797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      41683414                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2357333                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       132037                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69814902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5512433                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139634800                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5644470                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           17732303                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3830861                       # Transaction distribution
system.membus.trans_dist::CleanEvict         16961624                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              334                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            258                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3156685                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3156679                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      17732303                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1338                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     62572385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               62572385                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1582069952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1582069952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              530                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          20890918                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                20890918    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            20890918                       # Request fanout histogram
system.membus.respLayer1.occupancy       107019171442                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         61014982872                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    804640083.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   961972487.878911                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       356500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2335958000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1296043175500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4827840500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    212643901                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       212643901                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    212643901                       # number of overall hits
system.cpu0.icache.overall_hits::total      212643901                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36650183                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36650183                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36650183                       # number of overall misses
system.cpu0.icache.overall_misses::total     36650183                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 480802607496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 480802607496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 480802607496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 480802607496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    249294084                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    249294084                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    249294084                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    249294084                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.147016                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.147016                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.147016                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.147016                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13118.695956                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13118.695956                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13118.695956                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13118.695956                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3259                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets         1199                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               63                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.730159                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   199.833333                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34562738                       # number of writebacks
system.cpu0.icache.writebacks::total         34562738                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2087412                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2087412                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2087412                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2087412                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34562771                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34562771                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34562771                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34562771                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 426241870998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 426241870998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 426241870998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 426241870998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.138643                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.138643                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.138643                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.138643                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12332.398667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12332.398667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12332.398667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12332.398667                       # average overall mshr miss latency
system.cpu0.icache.replacements              34562738                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    212643901                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      212643901                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36650183                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36650183                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 480802607496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 480802607496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    249294084                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    249294084                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.147016                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.147016                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13118.695956                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13118.695956                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2087412                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2087412                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34562771                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34562771                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 426241870998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 426241870998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.138643                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.138643                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12332.398667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12332.398667                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999965                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          247206417                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34562738                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.152397                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999965                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        533150938                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       533150938                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499822288                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499822288                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499822288                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499822288                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56726577                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56726577                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56726577                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56726577                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1851251577158                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1851251577158                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1851251577158                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1851251577158                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    556548865                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    556548865                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    556548865                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    556548865                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101926                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101926                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101926                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101926                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 32634.642791                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32634.642791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 32634.642791                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32634.642791                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     14944645                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       915320                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           246912                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7749                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    60.526200                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   118.121048                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32576795                       # number of writebacks
system.cpu0.dcache.writebacks::total         32576795                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     25060664                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25060664                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     25060664                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25060664                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31665913                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31665913                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31665913                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31665913                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 631973118083                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 631973118083                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 631973118083                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 631973118083                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056897                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056897                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056897                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056897                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19957.520823                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19957.520823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19957.520823                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19957.520823                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32576795                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    364525816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      364525816                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40842639                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40842639                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1103492061000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1103492061000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    405368455                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    405368455                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.100754                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.100754                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27018.138103                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27018.138103                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15234308                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15234308                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25608331                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25608331                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 437793605000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 437793605000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.063173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.063173                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17095.749231                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17095.749231                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    135296472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     135296472                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     15883938                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     15883938                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 747759516158                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 747759516158                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180410                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180410                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.105066                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.105066                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 47076.456491                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47076.456491                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      9826356                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9826356                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      6057582                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      6057582                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 194179513083                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 194179513083                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.040069                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040069                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32055.614449                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32055.614449                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2375                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2375                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1569                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1569                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10681000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10681000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.397819                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.397819                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6807.520714                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6807.520714                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1559                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1559                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       810500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       810500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002535                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002535                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        81050                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        81050                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3731                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       654500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       654500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036664                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036664                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4609.154930                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4609.154930                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          142                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       512500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       512500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036664                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036664                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3609.154930                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3609.154930                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188583                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188583                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       911706                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       911706                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92237536500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92237536500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434086                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434086                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101170.263769                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101170.263769                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       911706                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       911706                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91325830500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91325830500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434086                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434086                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100170.263769                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100170.263769                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999446                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533593997                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32577384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.379277                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999446                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1149891358                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1149891358                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34469237                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29486509                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5655                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              570049                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64531450                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34469237                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29486509                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5655                       # number of overall hits
system.l2.overall_hits::.cpu1.data             570049                       # number of overall hits
system.l2.overall_hits::total                64531450                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             93531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3088929                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4818                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2083124                       # number of demand (read+write) misses
system.l2.demand_misses::total                5270402                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            93531                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3088929                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4818                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2083124                       # number of overall misses
system.l2.overall_misses::total               5270402                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8449420491                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 348606159848                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    495193492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 251754042057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     609304815888                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8449420491                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 348606159848                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    495193492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 251754042057                       # number of overall miss cycles
system.l2.overall_miss_latency::total    609304815888                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34562768                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32575438                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           10473                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2653173                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69801852                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34562768                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32575438                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          10473                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2653173                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69801852                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.094824                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.460040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.785144                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.075505                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.094824                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.460040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.785144                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.075505                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90338.181897                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112856.643791                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102779.886260                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 120854.083606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115608.793388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90338.181897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112856.643791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102779.886260                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 120854.083606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115608.793388                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2642235                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     68778                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      38.416863                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15193012                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3830861                       # number of writebacks
system.l2.writebacks::total                   3830861                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            109                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         322695                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         169650                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              492495                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           109                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        322695                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        169650                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             492495                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        93422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2766234                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1913474                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4777907                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        93422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2766234                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1913474                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16281515                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21059422                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7508360991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 295414900552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    444784492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 216897583796                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 520265629831                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7508360991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 295414900552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    444784492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 216897583796                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1651484073412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2171749703243                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002703                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.084918                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.456125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.721202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.068450                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002703                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.084918                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.456125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.721202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.301703                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80370.373049                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 106793.170987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93109.585933                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113352.772913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108889.861153                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80370.373049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 106793.170987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93109.585933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113352.772913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 101433.071395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103124.848500                       # average overall mshr miss latency
system.l2.replacements                       26222693                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8990448                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8990448                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8990448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8990448                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     60558103                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         60558103                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     60558103                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     60558103                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16281515                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16281515                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1651484073412                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1651484073412                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 101433.071395                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 101433.071395                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       211500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       242000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               53                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.906250                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.809524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.867925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7293.103448                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1794.117647                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5260.869565                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           29                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       581000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       332500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       913500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.906250                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.809524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.867925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20034.482759                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19558.823529                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19858.695652                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       341000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       400500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.952381                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20058.823529                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20025                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4966742                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           194942                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               5161684                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2013821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1395578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3409399                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 218020153764                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 160139430393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  378159584157                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6980563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1590520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8571083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.288490                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.877435                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.397779                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108261.932795                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 114747.746377                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 110916.787433                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       172824                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        84981                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           257805                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1840997                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1310597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3151594                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 184815507194                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 138655425823                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 323470933017                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.263732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.824005                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.367701                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100388.814970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 105795.622776                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102637.247379                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34469237                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5655                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34474892                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        93531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4818                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            98349                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8449420491                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    495193492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8944613983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34562768                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        10473                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34573241                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.460040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002845                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90338.181897                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102779.886260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90947.686128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          109                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           150                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        93422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        98199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7508360991                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    444784492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7953145483                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002703                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.456125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002840                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80370.373049                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93109.585933                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80990.086284                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     24519767                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       375107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          24894874                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1075108                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       687546                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1762654                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 130586006084                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  91614611664                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 222200617748                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25594875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1062653                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26657528                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.647009                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.066122                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 121463.151687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 133248.701416                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126060.257854                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       149871                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        84669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       234540                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       925237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       602877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1528114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 110599393358                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  78242157973                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 188841551331                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036149                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.567332                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057324                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 119536.284604                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 129781.295311                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 123578.182865                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          169                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          139                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               308                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          915                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          804                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1719                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15976410                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     13620405                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     29596815                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1084                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          943                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2027                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.844096                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.852598                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.848051                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17460.557377                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16940.802239                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 17217.460733                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          202                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          180                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          382                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          713                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          624                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1337                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     14621663                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     12854429                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     27476092                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.657749                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.661718                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.659595                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20507.241234                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20600.046474                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20550.554974                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                   154966817                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  26223382                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.909490                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.080273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.750080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.981230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007011                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.048523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    23.132820                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.454379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.124707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000110                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.361450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            34                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.468750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1141043486                       # Number of tag accesses
system.l2.tags.data_accesses               1141043486                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5979008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     177330624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        305728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     122614528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1030664960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1336894848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5979008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       305728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6284736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    245175104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       245175104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          93422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2770791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1915852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     16104140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            20888982                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3830861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3830861                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4596157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        136316838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           235018                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94255715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    792288357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1027692086                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4596157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       235018                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4831175                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188469957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188469957                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188469957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4596157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       136316838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          235018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94255715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    792288357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1216162043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3736443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     93420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2662478.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1895677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  16099230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005716707750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229851                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229851                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31764084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3522569                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    20888982                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3830861                       # Number of write requests accepted
system.mem_ctrls.readBursts                  20888982                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3830861                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133400                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 94418                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1211748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1212109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1333396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2064841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1253559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1312740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1213503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1205399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1362732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1212706                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1248354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1221357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1244552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1212254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1211334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1234998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232894                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231227                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            251765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           236596                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233860                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.75                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.25                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1072523302314                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               103777910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1461690464814                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51673.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70423.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        11                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 16964109                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1742659                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              20888982                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3830861                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2300872                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2366969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1760926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1400680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1052956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1032277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1010100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  973263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  909426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  852775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1156957                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2755231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1106182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 582378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 497162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 432574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 346842                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 191537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 146783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 181714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 198897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 207500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 211534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 214037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 216731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 226680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 225986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 228662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 223809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 212584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10052                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  13895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  22407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  25056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  26328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  26796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  26939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  26297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  25712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  25404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  25241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  27283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  12587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     24                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5785212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.946732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.581948                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.434070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2300988     39.77%     39.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1840839     31.82%     71.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       252847      4.37%     75.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       177105      3.06%     79.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       252978      4.37%     83.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       190383      3.29%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       111249      1.92%     88.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54340      0.94%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       604483     10.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5785212                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229851                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.299772                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.878633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    686.581582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       229846    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::311296-327679            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229851                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239057                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.774752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203623     88.59%     88.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3536      1.54%     90.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15831      6.89%     97.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4828      2.10%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1400      0.61%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              419      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              150      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229851                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1328357248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8537600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239130304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1336894848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            245175104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1021.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1027.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1300870907000                       # Total gap between requests
system.mem_ctrls.avgGap                      52624.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5978880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    170398592                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       305728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    121323328                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1030350720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239130304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4596059.045411155559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 130988076.376666679978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 235017.919716646196                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 93263149.465081170201                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 792046795.821608185768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183823223.869875192642                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        93422                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2770791                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1915852                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     16104140                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3830861                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3627839481                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 181028955464                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    243974501                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137137203330                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1139652492038                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31469833481935                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38832.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     65334.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     51072.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71580.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70767.67                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8214819.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20464096800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10876902630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         71030769180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9853360740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102689134080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     279406450920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     264244827360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       758565541710                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        583.121257                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 683525429007                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43438720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 573906866993                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20842409700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11077976910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         77164086300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9650704680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102689134080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     406038878700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     157606993440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       785070183810                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        603.495792                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 404905974512                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43438720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 852526321488                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12143541808.139534                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60667964869.057106                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 496052037500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   256526420500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1044344595500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22032118                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22032118                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22032118                       # number of overall hits
system.cpu1.icache.overall_hits::total       22032118                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11736                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11736                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11736                       # number of overall misses
system.cpu1.icache.overall_misses::total        11736                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    661293499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    661293499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    661293499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    661293499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22043854                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22043854                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22043854                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22043854                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000532                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000532                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000532                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000532                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 56347.435157                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56347.435157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 56347.435157                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56347.435157                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          119                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          119                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        10441                       # number of writebacks
system.cpu1.icache.writebacks::total            10441                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1263                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1263                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1263                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1263                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        10473                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        10473                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        10473                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        10473                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    574556500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    574556500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    574556500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    574556500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000475                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000475                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000475                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000475                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 54860.737134                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54860.737134                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 54860.737134                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54860.737134                       # average overall mshr miss latency
system.cpu1.icache.replacements                 10441                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22032118                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22032118                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11736                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11736                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    661293499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    661293499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22043854                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22043854                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000532                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000532                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 56347.435157                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56347.435157                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1263                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1263                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        10473                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        10473                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    574556500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    574556500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000475                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 54860.737134                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54860.737134                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.991920                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21608589                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            10441                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2069.589982                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        327370500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.991920                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999748                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44098181                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44098181                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32910290                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32910290                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32910290                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32910290                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8845226                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8845226                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8845226                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8845226                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 918468394786                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 918468394786                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 918468394786                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 918468394786                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41755516                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41755516                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41755516                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41755516                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.211834                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.211834                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.211834                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.211834                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 103837.753245                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103837.753245                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 103837.753245                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103837.753245                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8316435                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       766464                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           123147                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7071                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.532583                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   108.395418                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2653870                       # number of writebacks
system.cpu1.dcache.writebacks::total          2653870                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6963550                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6963550                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6963550                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6963550                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1881676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1881676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1881676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1881676                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 186630669357                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 186630669357                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 186630669357                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 186630669357                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.045064                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045064                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.045064                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045064                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 99183.211858                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 99183.211858                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 99183.211858                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 99183.211858                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2653870                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27750764                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27750764                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4985399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4985399                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 491045920500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 491045920500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32736163                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32736163                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.152290                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.152290                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98496.814498                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98496.814498                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3922515                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3922515                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1062884                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1062884                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  98080318500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  98080318500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032468                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032468                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92277.537812                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92277.537812                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5159526                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5159526                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3859827                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3859827                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 427422474286                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 427422474286                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9019353                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9019353                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.427949                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.427949                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110736.174001                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110736.174001                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3041035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3041035                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       818792                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       818792                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  88550350857                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  88550350857                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.090782                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.090782                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108147.552562                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108147.552562                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          303                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8314500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8314500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          463                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345572                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345572                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 51965.625000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 51965.625000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          115                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3997000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3997000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.097192                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.097192                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 88822.222222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 88822.222222                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          117                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       963500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       963500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          447                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.261745                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.261745                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8235.042735                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8235.042735                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          117                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       846500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       846500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.261745                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.261745                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7235.042735                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7235.042735                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326863                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326863                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773135                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773135                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77661215500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77661215500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099998                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368160                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368160                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100449.747457                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100449.747457                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773135                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773135                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76888080500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76888080500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368160                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368160                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99449.747457                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99449.747457                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.795999                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36889677                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2654704                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.895966                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327382000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.795999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899875                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899875                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90367581                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90367581                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1300871016000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          61231533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12821309                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     60813396                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22391832                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         28297278                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             339                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            598                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8571832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8571832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34573244                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26658290                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2027                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2027                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103688276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97731124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        31387                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7963001                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209413788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4424032320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4169742912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1338496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    339650816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8934764544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        54522010                       # Total snoops (count)
system.tol2bus.snoopTraffic                 245272064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        124339310                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065446                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251763                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              116338150     93.57%     93.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7866605      6.33%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 132762      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1793      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          124339310                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139633327955                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48869024872                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51885642359                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3982743563                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          15726965                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3292981240000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  68147                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705192                       # Number of bytes of host memory used
host_op_rate                                    68252                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40035.43                       # Real time elapsed on the host
host_tick_rate                               49758678                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2728280217                       # Number of instructions simulated
sim_ops                                    2732486338                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.992110                       # Number of seconds simulated
sim_ticks                                1992110224000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.583802                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              334813218                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           339622952                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         29241466                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        457150452                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             22526                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         113125                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           90599                       # Number of indirect misses.
system.cpu0.branchPred.lookups              476637471                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         2017                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          1264                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         29238696                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 198880666                       # Number of branches committed
system.cpu0.commit.bw_lim_events             42792351                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           4481                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      725851321                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           842733870                       # Number of instructions committed
system.cpu0.commit.committedOps             842734849                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3779647165                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.222967                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.096560                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3531417081     93.43%     93.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     84299698      2.23%     95.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68588770      1.81%     97.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14549311      0.38%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4193190      0.11%     97.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      8361181      0.22%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1426876      0.04%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     24018707      0.64%     98.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     42792351      1.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3779647165                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                       315                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               15239                       # Number of function calls committed.
system.cpu0.commit.int_insts                829099140                       # Number of committed integer instructions.
system.cpu0.commit.loads                    230586415                       # Number of loads committed
system.cpu0.commit.membars                       1531                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass         1582      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       602836293     71.53%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           1199      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             366      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp            34      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           103      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc           51      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      230587623     27.36%     98.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9307471      1.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           56      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           38      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        842734849                       # Class of committed instruction
system.cpu0.commit.refs                     239895188                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  842733870                       # Number of Instructions Simulated
system.cpu0.committedOps                    842734849                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.625196                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.625196                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2822272853                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 2911                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           275964211                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1720366903                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               261336134                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                726250788                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              29240033                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                 5815                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             56775481                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  476637471                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                366564279                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   3489404032                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9476312                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2049408323                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               58485606                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.122283                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         377228354                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         334835744                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.525785                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3895875289                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.526046                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.890108                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2563771954     65.81%     65.81% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               833156953     21.39%     87.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               364668178      9.36%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                75516590      1.94%     98.49% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                46034583      1.18%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  137685      0.00%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                12586750      0.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     539      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2057      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3895875289                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                      308                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                     215                       # number of floating regfile writes
system.cpu0.idleCycles                        1934365                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            31933725                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273130097                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.392685                       # Inst execution rate
system.cpu0.iew.exec_refs                   652037078                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  10618883                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              982066510                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            423206419                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts              3202                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         22386672                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            19307052                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1560332730                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            641418195                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         28191681                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1530609833                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               5772887                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1125584198                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              29240033                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1135632804                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     34619362                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          165494                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         3141                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1032                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           53                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    192620004                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9998279                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1032                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     12628701                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      19305024                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                958778664                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1176412932                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.744069                       # average fanout of values written-back
system.cpu0.iew.wb_producers                713397852                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.301814                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1183059899                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1918399260                       # number of integer regfile reads
system.cpu0.int_regfile_writes              899320987                       # number of integer regfile writes
system.cpu0.ipc                              0.216207                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.216207                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass             2005      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            889301698     57.05%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               11267      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  403      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                 34      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                105      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 18      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                51      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           657760770     42.20%     99.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           11725047      0.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             61      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            38      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1558801513                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                    323                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                646                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses          321                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               389                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   63724037                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.040880                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3907094      6.13%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      2      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      6.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              59814643     93.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 2298      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1622523222                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        7090889758                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1176412611                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2277931166                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1560327864                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1558801513                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               4866                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      717597884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         13688051                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           385                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    525813331                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3895875289                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.400116                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.017721                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         3125760291     80.23%     80.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          392599679     10.08%     90.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          183952717      4.72%     95.03% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           63219572      1.62%     96.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           74267245      1.91%     98.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           35954878      0.92%     99.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           12099955      0.31%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4973032      0.13%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            3047920      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3895875289                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.399917                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38526008                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         8847702                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           423206419                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19307052                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    746                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   221                       # number of misc regfile writes
system.cpu0.numCycles                      3897809654                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    86410799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2235501136                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            634554321                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              73359168                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               299937206                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             545750560                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              6508265                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2224100627                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1648592748                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1248867335                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                728319757                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7520424                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              29240033                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            602756287                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               614313022                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups              340                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2224100287                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        120870                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              1937                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                284706552                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          1927                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  5305436122                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3253599428                       # The number of ROB writes
system.cpu0.timesIdled                          23725                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  423                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.916979                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              157690675                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           157821700                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16190996                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        210364906                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             28971                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72431                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           43460                       # Number of indirect misses.
system.cpu1.branchPred.lookups              229961644                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          581                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           813                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         16190176                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 108384168                       # Number of branches committed
system.cpu1.commit.bw_lim_events             27440607                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls           4613                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      331641287                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           448940816                       # Number of instructions committed
system.cpu1.commit.committedOps             448942206                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1507045402                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.297896                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.248503                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1367903588     90.77%     90.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     53636825      3.56%     94.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     34489775      2.29%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9235767      0.61%     97.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1822982      0.12%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7509347      0.50%     97.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       790566      0.05%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      4215945      0.28%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     27440607      1.82%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1507045402                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                7490                       # Number of function calls committed.
system.cpu1.commit.int_insts                435308227                       # Number of committed integer instructions.
system.cpu1.commit.loads                    109600035                       # Number of loads committed
system.cpu1.commit.membars                       2006                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass         2006      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       331599165     73.86%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            144      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             288      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     73.86% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      109600848     24.41%     98.28% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       7739755      1.72%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        448942206                       # Class of committed instruction
system.cpu1.commit.refs                     117340603                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  448940816                       # Number of Instructions Simulated
system.cpu1.committedOps                    448942206                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.479808                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.479808                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            977382702                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  894                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           132870668                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             860253013                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148670049                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                397752600                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              16193431                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                 1474                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             21781917                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  229961644                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                178691430                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1361889232                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              6164470                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     997116069                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32388502                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.147201                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         183697216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         157719646                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.638266                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1561780699                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.638452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.987739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               946241505     60.59%     60.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               362812646     23.23%     83.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               165148096     10.57%     94.39% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                66273335      4.24%     98.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11241825      0.72%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  155064      0.01%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 9907260      0.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     124      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     844      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1561780699                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         447024                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            17935726                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               147208813                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.432468                       # Inst execution rate
system.cpu1.iew.exec_refs                   196839485                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   8814226                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              452358314                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            195115032                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts              3084                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         15531390                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            13758321                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          776955025                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            188025259                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         16666778                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            675613205                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2360802                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            256837362                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              16193431                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            261053439                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      4371701                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           92376                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5333                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2925                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     85514997                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      6017753                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2925                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7969515                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9966211                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                460515513                       # num instructions consuming a value
system.cpu1.iew.wb_count                    624110115                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.790095                       # average fanout of values written-back
system.cpu1.iew.wb_producers                363851194                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.399500                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     628476848                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               881092902                       # number of integer regfile reads
system.cpu1.int_regfile_writes              472464323                       # number of integer regfile writes
system.cpu1.ipc                              0.287372                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.287372                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass             2356      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            485442333     70.12%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                5054      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  288      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     70.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           197838288     28.58%     98.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8991664      1.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             692279983                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    7563186                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.010925                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1472051     19.46%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               6090766     80.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  369      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             699840813                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2956534067                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    624110115                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1104970757                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 776949728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                692279983                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded               5297                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      328012819                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2630216                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           684                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    203404109                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1561780699                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.443263                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.975200                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1180860363     75.61%     75.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          199157062     12.75%     88.36% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          115329304      7.38%     95.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           30866961      1.98%     97.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           20163871      1.29%     99.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7795779      0.50%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4460347      0.29%     99.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1709127      0.11%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1437885      0.09%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1561780699                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.443136                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         20205529                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         6884988                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           195115032                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           13758321                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    350                       # number of misc regfile reads
system.cpu1.numCycles                      1562227723                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2421887869                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              772691390                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            332821610                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              28271129                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               165571424                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             177384338                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              3129449                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1107758736                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             825952469                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          622315324                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                395766899                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7572172                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              16193431                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            211444351                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               289493714                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1107758736                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        113204                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              3254                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 89172051                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          3245                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2260187430                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1615968847                       # The number of ROB writes
system.cpu1.timesIdled                           4689                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         96967902                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             20060629                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           120588526                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                523                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               6001578                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    148346460                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     296389770                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1232896                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       309249                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     68085722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     60199274                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    136175786                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       60508523                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          148217673                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5026254                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict        143017556                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             2097                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            826                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125361                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125357                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     148217674                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    444732800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              444732800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   9815634304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              9815634304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2083                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         148345958                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               148345958    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           148345958                       # Request fanout histogram
system.membus.respLayer1.occupancy       773314344844                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             38.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        353932395887                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 96                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    900112989.583333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1279632913.969353                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           48    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        60500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2723547500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1948904800500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  43205423500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    366540537                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       366540537                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    366540537                       # number of overall hits
system.cpu0.icache.overall_hits::total      366540537                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        23741                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         23741                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        23741                       # number of overall misses
system.cpu0.icache.overall_misses::total        23741                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1603368499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1603368499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1603368499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1603368499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    366564278                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    366564278                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    366564278                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    366564278                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000065                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000065                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000065                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000065                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67535.845120                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67535.845120                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67535.845120                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67535.845120                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2937                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.489362                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        21475                       # number of writebacks
system.cpu0.icache.writebacks::total            21475                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         2266                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         2266                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         2266                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         2266                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        21475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        21475                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21475                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1457087499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1457087499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1457087499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1457087499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000059                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67850.407404                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67850.407404                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67850.407404                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67850.407404                       # average overall mshr miss latency
system.cpu0.icache.replacements                 21475                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    366540537                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      366540537                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        23741                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        23741                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1603368499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1603368499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    366564278                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    366564278                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000065                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67535.845120                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67535.845120                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         2266                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         2266                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        21475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1457087499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1457087499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67850.407404                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67850.407404                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          366562266                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21507                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         17043.858558                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        733150031                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       733150031                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    227597580                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       227597580                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    227597580                       # number of overall hits
system.cpu0.dcache.overall_hits::total      227597580                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    101696212                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     101696212                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    101696212                       # number of overall misses
system.cpu0.dcache.overall_misses::total    101696212                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 8755817850277                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 8755817850277                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 8755817850277                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 8755817850277                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    329293792                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    329293792                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    329293792                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    329293792                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.308831                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.308831                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.308831                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.308831                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86097.777666                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86097.777666                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86097.777666                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86097.777666                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2002487033                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1252633                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         35548649                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          18805                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.330890                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    66.611699                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     53515511                       # number of writebacks
system.cpu0.dcache.writebacks::total         53515511                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     48177954                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     48177954                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     48177954                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     48177954                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     53518258                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     53518258                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     53518258                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     53518258                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5513061401641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5513061401641                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5513061401641                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5513061401641                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.162524                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.162524                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.162524                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.162524                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103012.721409                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103012.721409                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103012.721409                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103012.721409                       # average overall mshr miss latency
system.cpu0.dcache.replacements              53515511                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    220448599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      220448599                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     99538896                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     99538896                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 8597093599500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 8597093599500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    319987495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    319987495                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.311071                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.311071                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86369.187775                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86369.187775                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     46257442                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     46257442                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     53281454                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     53281454                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5498000397000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5498000397000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.166511                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.166511                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 103187.882166                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 103187.882166                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7148981                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7148981                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2157316                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2157316                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 158724250777                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 158724250777                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9306297                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9306297                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.231813                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.231813                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73574.873026                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73574.873026                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1920512                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1920512                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       236804                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       236804                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15061004641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15061004641                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025446                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025446                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63601.141201                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63601.141201                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1178                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          236                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          236                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10014000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10014000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1414                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.166902                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.166902                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 42432.203390                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 42432.203390                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          209                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          209                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           27                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       306500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       306500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019095                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019095                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11351.851852                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11351.851852                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          798                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          798                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          409                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          409                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1781000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1781000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1207                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1207                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.338857                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.338857                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4354.523227                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4354.523227                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          409                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          409                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      1372000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1372000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.338857                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.338857                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3354.523227                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3354.523227                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1071                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1071                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          193                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          193                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       852000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       852000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         1264                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         1264                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.152690                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.152690                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  4414.507772                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  4414.507772                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          179                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          179                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       659000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       659000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.141614                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.141614                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  3681.564246                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  3681.564246                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999496                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          281122781                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         53516859                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.252976                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999496                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999984                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        712112181                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       712112181                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                5764                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             4432395                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1028                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1880061                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6319248                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               5764                       # number of overall hits
system.l2.overall_hits::.cpu0.data            4432395                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1028                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1880061                       # number of overall hits
system.l2.overall_hits::total                 6319248                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             15711                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49080894                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4062                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          12595436                       # number of demand (read+write) misses
system.l2.demand_misses::total               61696103                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            15711                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49080894                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4062                       # number of overall misses
system.l2.overall_misses::.cpu1.data         12595436                       # number of overall misses
system.l2.overall_misses::total              61696103                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   1360440995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5360565268942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    371017499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1453117820395                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     6815414547831                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   1360440995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5360565268942                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    371017499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1453117820395                       # number of overall miss cycles
system.l2.overall_miss_latency::total    6815414547831                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           21475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        53513289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5090                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        14475497                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             68015351                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          21475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       53513289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5090                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       14475497                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            68015351                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.731595                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.917172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.798035                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.870121                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907091                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.731595                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.917172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.798035                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.870121                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907091                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86591.623385                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109218.981809                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91338.626046                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 115368.600213                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110467.504695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86591.623385                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109218.981809                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91338.626046                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 115368.600213                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110467.504695                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            9667915                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    496146                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      19.486028                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  85475320                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5026253                       # number of writebacks
system.l2.writebacks::total                   5026253                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         864521                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             45                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         561836                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1426455                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        864521                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            45                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        561836                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1426455                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        15658                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48216373                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     12033600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          60269648                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        15658                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48216373                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     12033600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     88483484                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        148753132                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   1201082995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 4822902029698                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    327764999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1294095229480                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6118526107172                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   1201082995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 4822902029698                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    327764999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1294095229480                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 8027066174477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 14145592281649                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.729127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.901017                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.789194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.831308                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.886118                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.729127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.901017                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.789194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.831308                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.187052                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76707.305850                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100026.230295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81594.473239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107540.156685                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101519.194324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76707.305850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100026.230295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81594.473239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107540.156685                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90718.242678                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95094.416443                       # average overall mshr miss latency
system.l2.replacements                      208114746                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5142367                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5142367                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            1                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              1                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5142368                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5142368                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000000                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            1                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     61651520                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61651520                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     61651522                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61651522                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     88483484                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       88483484                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 8027066174477                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 8027066174477                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90718.242678                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90718.242678                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  290                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           598                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           181                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                779                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3998500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1710500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      5709000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          860                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          209                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1069                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.695349                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.866029                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.728718                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6686.454849                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9450.276243                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7328.626444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              11                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          593                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          175                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           768                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12193500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3949500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     16143000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.689535                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.837321                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.718428                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20562.394604                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22568.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21019.531250                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           65                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               70                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           69                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.942029                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.945946                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           65                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           70                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        99500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1310500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1410000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.942029                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.945946                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19900                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20161.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20142.857143                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           102379                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            88906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191285                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         133063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         127139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              260202                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13442162991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13007444490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26449607481                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       235442                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       216045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            451487                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.565163                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.588484                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.576322                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101021.042596                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102308.846931                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 101650.285090                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        67539                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        67576                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           135115                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        65524                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        59563                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7664005997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7248968997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14912974994                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.278302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.275697                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.277056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 116964.867789                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 121702.550191                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 119220.822260                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          5764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1028                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               6792                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        15711                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4062                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            19773                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   1360440995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    371017499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1731458494                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        21475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5090                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          26565                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.731595                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.798035                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.744325                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86591.623385                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91338.626046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87566.807970                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           45                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            98                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        15658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4017                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        19675                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   1201082995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    327764999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1528847994                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.729127                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.789194                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.740636                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76707.305850                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81594.473239                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77705.107700                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      4330016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1791155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6121171                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48947831                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     12468297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        61416128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5347123105951                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1440110375905                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6787233481856                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     53277847                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14259452                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      67537299                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.918728                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.874388                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.909366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 109241.267625                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 115501.770282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110512.233559                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       796982                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       494260                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1291242                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48150849                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11974037                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     60124886                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4815238023701                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1286846260483                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 6102084284184                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.903769                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.839726                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.890247                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100003.180083                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107469.708043                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101490.159735                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data        66999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        66999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             5                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.250000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.200000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        66999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        66999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   221459118                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 208114815                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.064120                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.813147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.852520                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.662335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.667865                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.340830                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.185196                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000016                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.041599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.432310                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.500000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1286599367                       # Number of tag accesses
system.l2.tags.data_accesses               1286599367                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1002112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3086630656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        257408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     770431040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   5635632704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         9493953920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1002112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       257408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1259520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    321680256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       321680256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          15658                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48228604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       12037985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     88056761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           148343030                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5026254                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5026254                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           503040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1549427647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           129214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        386741171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2828976347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4765777418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       503040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       129214                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           632254                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      161477137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            161477137                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      161477137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          503040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1549427647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          129214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       386741171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2828976347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4927254555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5018647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     15658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48172314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  12009763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  88022769.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.090990953250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       310257                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       310257                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           209903540                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4729366                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   148343031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5026256                       # Number of write requests accepted
system.mem_ctrls.readBursts                 148343031                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5026256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 118505                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7609                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           8967600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           8897118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           8482487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           8719684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10784607                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          10777008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           9387424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           9035288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           9059004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           8956308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          9495782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          9253502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          9067525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          9063256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          9040703                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          9237230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            317764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            306571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            294277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            321059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            326902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            308054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            311180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313423                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            312555                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           318889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316665                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           315357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           319029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           322638                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 6095001601209                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               741122630000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            8874211463709                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41120.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59870.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 99442512                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2299610                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                45.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             148343031                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5026256                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                11512447                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                14807344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                15389855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                16090391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                14518364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                13378582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                11206710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 9392072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 7136737                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 6546532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6612423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                8637692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                6109534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2748036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1865639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1217499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 688804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 315867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  42211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   7787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 162801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 242436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 283109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 304564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 316592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 323860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 328752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 332295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 335491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 344360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 334945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 331127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 326786                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 323281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 320796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 320594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51501051                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.434203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.313073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   171.237226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5616166     10.90%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     34706837     67.39%     78.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5465662     10.61%     88.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2105369      4.09%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1704851      3.31%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       527922      1.03%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       243178      0.47%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       227971      0.44%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       903095      1.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51501051                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       310257                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     477.747210                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    116.966194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  21288.355418                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-65535       310072     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-131071           77      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-196607           37      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::196608-262143           29      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::262144-327679           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.76947e+06-1.83501e+06            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2.03162e+06-2.09715e+06           31      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        310257                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       310257                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.175774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.163786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.661355                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           284116     91.57%     91.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7230      2.33%     93.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            12933      4.17%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4142      1.34%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1093      0.35%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              384      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              136      0.04%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               86      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               48      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               39      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               21      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        310257                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             9486369664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7584320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               321193408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              9493953984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            321680384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4761.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       161.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4765.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    161.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    37.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1992110318000                       # Total gap between requests
system.mem_ctrls.avgGap                      12988.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1002112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3083028096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       257408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    768624832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   5633457216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    321193408                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 503040.438188123109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1547619232.539012432098                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 129213.733707538064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 385834489.848991394043                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2827884294.820024013519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 161232749.137278676033                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        15658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48228604                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     12037985                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     88056762                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5026256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    550750313                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2818075119691                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    160133816                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 793831077957                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5261594381932                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 48700923842063                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35173.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58431.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39814.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65943.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     59752.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9689304.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         183182490540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          97363806540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        522457433400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13292051400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     157255644000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     900193104360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6912974880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1880657505120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        944.052936                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  10252615084                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  66521000000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1915336608916                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         184535013600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          98082682005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        535865682240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        12905285940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     157255644000.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     901024080570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6213205440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1895881593795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        951.695128                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8459569834                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  66521000000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1917129654166                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                568                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    4249110542.105263                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8477240503.950992                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          285    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  30197756500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            285                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   781113719500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1210996504500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    178685855                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       178685855                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    178685855                       # number of overall hits
system.cpu1.icache.overall_hits::total      178685855                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5575                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5575                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5575                       # number of overall misses
system.cpu1.icache.overall_misses::total         5575                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    424580000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    424580000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    424580000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    424580000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    178691430                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    178691430                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    178691430                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    178691430                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76157.847534                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76157.847534                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76157.847534                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76157.847534                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           86                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5090                       # number of writebacks
system.cpu1.icache.writebacks::total             5090                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          485                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          485                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          485                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          485                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5090                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5090                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5090                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5090                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    391120500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    391120500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    391120500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    391120500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 76840.962672                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 76840.962672                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 76840.962672                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 76840.962672                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5090                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    178685855                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      178685855                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5575                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5575                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    424580000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    424580000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    178691430                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    178691430                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76157.847534                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76157.847534                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          485                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          485                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5090                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5090                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    391120500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    391120500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 76840.962672                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 76840.962672                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          179124947                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5122                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         34971.680398                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        357387950                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       357387950                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    116918400                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       116918400                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    116918400                       # number of overall hits
system.cpu1.dcache.overall_hits::total      116918400                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     44871289                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      44871289                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     44871289                       # number of overall misses
system.cpu1.dcache.overall_misses::total     44871289                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 3811044046918                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3811044046918                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 3811044046918                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3811044046918                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    161789689                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    161789689                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    161789689                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    161789689                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.277343                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.277343                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.277343                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.277343                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84932.796268                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84932.796268                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84932.796268                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84932.796268                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    312465487                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2799136                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          4617231                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          33830                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    67.673783                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    82.741236                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     14477268                       # number of writebacks
system.cpu1.dcache.writebacks::total         14477268                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     30391287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     30391287                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     30391287                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     30391287                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     14480002                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     14480002                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     14480002                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     14480002                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1500001909422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1500001909422                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1500001909422                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1500001909422                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.089499                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089499                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.089499                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.089499                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103591.277779                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103591.277779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103591.277779                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103591.277779                       # average overall mshr miss latency
system.cpu1.dcache.replacements              14477267                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    111311924                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      111311924                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     42739454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     42739454                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 3652828252500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3652828252500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    154051378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    154051378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.277436                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.277436                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85467.358860                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85467.358860                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     28475899                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     28475899                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14263555                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14263555                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1485690129000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1485690129000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.092590                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.092590                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104159.876623                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104159.876623                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5606476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5606476                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2131835                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2131835                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 158215794418                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 158215794418                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7738311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7738311                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.275491                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.275491                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74215.778622                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74215.778622                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1915388                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1915388                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       216447                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       216447                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14311780422                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14311780422                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.027971                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.027971                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 66121.408114                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66121.408114                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         1269                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1269                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          249                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          249                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     21635500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21635500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         1518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.164032                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.164032                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 86889.558233                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 86889.558233                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          100                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          149                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          149                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     12677500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     12677500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098155                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098155                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 85083.892617                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 85083.892617                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1018                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          422                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          422                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      3589000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      3589000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         1440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1440                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.293056                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.293056                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8504.739336                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8504.739336                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          422                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          422                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      3168000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      3168000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.293056                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.293056                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7507.109005                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7507.109005                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          560                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            560                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          253                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          253                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      1104000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      1104000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          813                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          813                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.311193                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.311193                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  4363.636364                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  4363.636364                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          253                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          253                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       851000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       851000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.311193                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.311193                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  3363.636364                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  3363.636364                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.821378                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          131405333                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         14479716                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.075132                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.821378                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.994418                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.994418                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        338066607                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       338066607                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1992110224000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          67571278                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10168621                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62876976                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       203088494                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        133261817                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              15                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            2392                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           830                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3222                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           451796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          451796                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         26565                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     67544713                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            5                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            5                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    160548569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15270                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     43433896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             204062160                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2748800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6849844096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       651520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1852977024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8706221440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       341386382                       # Total snoops (count)
system.tol2bus.snoopTraffic                 322175488                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        409470156                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.151546                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.360680                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              347725999     84.92%     84.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1               61434908     15.00%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 309249      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          409470156                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       136168831065                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       80285458092                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          32225973                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       21725270155                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7639491                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            22501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
