$date
	Fri Jan 10 22:39:11 2025
$end
$version
	QuestaSim Version 2021.1
$end
$timescale
	1ns
$end

$scope module simpleadder_tb $end

$scope module simp1 $end
$var wire 1 ! clk $end
$var wire 1 " en_i $end
$var wire 1 # ina $end
$var wire 1 $ inb $end
$var reg 1 % en_o $end
$var reg 1 & out $end
$var integer 32 ' counter $end
$var integer 32 ( state $end
$var reg 2 ) temp_a [1:0] $end
$var reg 2 * temp_b [1:0] $end
$var reg 3 + temp_out [2:0] $end
