// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_double_div10,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=2.500000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.024425,HLS_SYN_LAT=68,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1491,HLS_SYN_LUT=1690,HLS_VERSION=2018_2}" *)

module operator_double_div10 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 50'd1;
parameter    ap_ST_fsm_state2 = 50'd2;
parameter    ap_ST_fsm_state3 = 50'd4;
parameter    ap_ST_fsm_state4 = 50'd8;
parameter    ap_ST_fsm_state5 = 50'd16;
parameter    ap_ST_fsm_state6 = 50'd32;
parameter    ap_ST_fsm_state7 = 50'd64;
parameter    ap_ST_fsm_state8 = 50'd128;
parameter    ap_ST_fsm_state9 = 50'd256;
parameter    ap_ST_fsm_state10 = 50'd512;
parameter    ap_ST_fsm_state11 = 50'd1024;
parameter    ap_ST_fsm_state12 = 50'd2048;
parameter    ap_ST_fsm_state13 = 50'd4096;
parameter    ap_ST_fsm_state14 = 50'd8192;
parameter    ap_ST_fsm_state15 = 50'd16384;
parameter    ap_ST_fsm_state16 = 50'd32768;
parameter    ap_ST_fsm_state17 = 50'd65536;
parameter    ap_ST_fsm_state18 = 50'd131072;
parameter    ap_ST_fsm_state19 = 50'd262144;
parameter    ap_ST_fsm_state20 = 50'd524288;
parameter    ap_ST_fsm_state21 = 50'd1048576;
parameter    ap_ST_fsm_state22 = 50'd2097152;
parameter    ap_ST_fsm_state23 = 50'd4194304;
parameter    ap_ST_fsm_state24 = 50'd8388608;
parameter    ap_ST_fsm_state25 = 50'd16777216;
parameter    ap_ST_fsm_state26 = 50'd33554432;
parameter    ap_ST_fsm_state27 = 50'd67108864;
parameter    ap_ST_fsm_state28 = 50'd134217728;
parameter    ap_ST_fsm_state29 = 50'd268435456;
parameter    ap_ST_fsm_state30 = 50'd536870912;
parameter    ap_ST_fsm_state31 = 50'd1073741824;
parameter    ap_ST_fsm_state32 = 50'd2147483648;
parameter    ap_ST_fsm_state33 = 50'd4294967296;
parameter    ap_ST_fsm_state34 = 50'd8589934592;
parameter    ap_ST_fsm_state35 = 50'd17179869184;
parameter    ap_ST_fsm_state36 = 50'd34359738368;
parameter    ap_ST_fsm_state37 = 50'd68719476736;
parameter    ap_ST_fsm_state38 = 50'd137438953472;
parameter    ap_ST_fsm_state39 = 50'd274877906944;
parameter    ap_ST_fsm_state40 = 50'd549755813888;
parameter    ap_ST_fsm_state41 = 50'd1099511627776;
parameter    ap_ST_fsm_state42 = 50'd2199023255552;
parameter    ap_ST_fsm_state43 = 50'd4398046511104;
parameter    ap_ST_fsm_state44 = 50'd8796093022208;
parameter    ap_ST_fsm_state45 = 50'd17592186044416;
parameter    ap_ST_fsm_state46 = 50'd35184372088832;
parameter    ap_ST_fsm_state47 = 50'd70368744177664;
parameter    ap_ST_fsm_state48 = 50'd140737488355328;
parameter    ap_ST_fsm_state49 = 50'd281474976710656;
parameter    ap_ST_fsm_state50 = 50'd562949953421312;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [63:0] in_r;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [49:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] reg_169;
wire    ap_CS_fsm_state14;
wire    grp_lut_div5_chunk_fu_146_ap_idle;
wire    grp_lut_div5_chunk_fu_146_ap_ready;
wire    grp_lut_div5_chunk_fu_146_ap_done;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state48;
reg   [0:0] p_Repl2_2_reg_689;
reg   [10:0] new_exp_V_1_reg_694;
wire   [51:0] new_mant_V_1_fu_196_p1;
reg   [51:0] new_mant_V_1_reg_706;
wire   [0:0] icmp_fu_210_p2;
reg   [0:0] icmp_reg_713;
wire   [10:0] p_cast_cast_fu_216_p3;
reg   [10:0] p_cast_cast_reg_719;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_3_fu_223_p2;
reg   [0:0] tmp_3_reg_725;
wire   [0:0] tmp_4_fu_228_p2;
reg   [0:0] tmp_4_reg_733;
wire   [10:0] shift_V_1_fu_233_p2;
reg   [10:0] shift_V_1_reg_739;
wire   [0:0] tmp_6_fu_253_p2;
reg   [0:0] tmp_6_reg_744;
wire    ap_CS_fsm_state3;
wire   [10:0] shift_V_4_fu_304_p3;
reg   [10:0] shift_V_4_reg_749;
wire   [0:0] tmp_5_fu_311_p2;
reg   [0:0] tmp_5_reg_755;
wire   [10:0] p_Repl2_1_fu_330_p3;
reg   [10:0] p_Repl2_1_reg_760;
wire    ap_CS_fsm_state4;
wire   [51:0] grp_fu_347_p2;
reg   [51:0] r_V_20_reg_780;
wire    ap_CS_fsm_state10;
wire   [56:0] grp_fu_352_p2;
reg   [56:0] r_V_21_reg_785;
wire   [56:0] xf_V_7_fu_361_p3;
reg   [56:0] xf_V_7_reg_790;
wire    ap_CS_fsm_state11;
reg   [2:0] d_chunk_V_reg_796;
wire    ap_CS_fsm_state12;
reg   [2:0] d_chunk_V_1_reg_801;
reg   [2:0] d_chunk_V_2_reg_806;
reg   [2:0] d_chunk_V_3_reg_811;
reg   [2:0] d_chunk_V_4_reg_816;
reg   [2:0] d_chunk_V_5_reg_821;
reg   [2:0] d_chunk_V_6_reg_826;
reg   [2:0] d_chunk_V_7_reg_831;
reg   [2:0] d_chunk_V_8_reg_836;
reg   [2:0] d_chunk_V_9_reg_841;
reg   [2:0] d_chunk_V_10_reg_846;
reg   [2:0] d_chunk_V_11_reg_851;
reg   [2:0] d_chunk_V_12_reg_856;
reg   [2:0] d_chunk_V_13_reg_861;
reg   [2:0] d_chunk_V_14_reg_866;
reg   [2:0] d_chunk_V_15_reg_871;
reg   [2:0] d_chunk_V_16_reg_876;
reg   [2:0] d_chunk_V_17_reg_881;
wire   [2:0] d_chunk_V_18_fu_568_p1;
reg   [2:0] d_chunk_V_18_reg_886;
wire   [2:0] grp_lut_div5_chunk_fu_146_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_146_ap_return_1;
reg   [2:0] call_ret2_i_i_reg_891_0;
reg   [2:0] call_ret3_i_i_reg_896_0;
reg   [2:0] call_ret4_i_i_reg_901_0;
reg   [2:0] call_ret5_i_i_reg_906_0;
reg   [2:0] call_ret6_i_i_reg_911_0;
reg   [2:0] call_ret7_i_i_reg_916_0;
reg   [2:0] call_ret8_i_i_reg_921_0;
reg   [2:0] call_ret9_i_i_reg_926_0;
reg   [2:0] call_ret10_i_i_reg_931_0;
reg   [2:0] call_ret11_i_i_reg_936_0;
reg   [2:0] call_ret12_i_i_reg_941_0;
reg   [2:0] call_ret13_i_i_reg_946_0;
reg   [2:0] call_ret14_i_i_reg_951_0;
reg   [2:0] call_ret15_i_i_reg_956_0;
reg   [2:0] call_ret16_i_i_reg_961_0;
reg   [2:0] call_ret17_i_i_reg_966_0;
reg   [2:0] call_ret18_i_i_reg_971_0;
wire    grp_lut_div5_chunk_fu_146_ap_start;
reg   [2:0] grp_lut_div5_chunk_fu_146_d_V;
reg   [2:0] grp_lut_div5_chunk_fu_146_r_in_V;
reg    grp_lut_div5_chunk_fu_146_ap_start_reg;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state39;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire   [63:0] p_Val2_s_fu_174_p1;
wire   [1:0] tmp_fu_200_p4;
wire   [0:0] sel_tmp_fu_263_p2;
wire   [0:0] sel_tmp1_fu_268_p2;
wire   [10:0] shift_V_cast_cast_fu_246_p3;
wire   [0:0] sel_tmp5_demorgan_fu_280_p2;
wire   [0:0] sel_tmp5_fu_284_p2;
wire   [0:0] sel_tmp6_fu_290_p2;
wire   [10:0] shift_V_fu_258_p2;
wire   [10:0] shift_V_2_fu_273_p3;
wire   [10:0] shift_V_3_fu_296_p3;
wire   [0:0] tmp_1_fu_238_p2;
wire   [0:0] tmp_2_fu_324_p2;
wire   [10:0] p_1_fu_316_p3;
wire   [10:0] new_exp_V_fu_242_p2;
wire   [51:0] grp_fu_347_p1;
wire   [56:0] grp_fu_352_p0;
wire   [56:0] grp_fu_352_p1;
wire   [56:0] r_V_18_cast_fu_358_p1;
reg   [56:0] p_Result_s_fu_367_p4;
wire   [56:0] xf_V_5_fu_376_p3;
wire   [56:0] xf_V_8_fu_382_p2;
wire   [0:0] tmp_10_fu_627_p1;
wire   [51:0] new_mant_V_fu_631_p19;
wire   [51:0] p_Repl2_s_fu_671_p3;
wire   [63:0] p_Result_1_fu_677_p4;
reg   [49:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 50'd1;
#0 grp_lut_div5_chunk_fu_146_ap_start_reg = 1'b0;
end

lut_div5_chunk grp_lut_div5_chunk_fu_146(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_lut_div5_chunk_fu_146_ap_start),
    .ap_done(grp_lut_div5_chunk_fu_146_ap_done),
    .ap_idle(grp_lut_div5_chunk_fu_146_ap_idle),
    .ap_ready(grp_lut_div5_chunk_fu_146_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_146_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_146_r_in_V),
    .ap_return_0(grp_lut_div5_chunk_fu_146_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_146_ap_return_1)
);

operator_double_dbkb #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 1 ),
    .din0_WIDTH( 52 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 52 ))
operator_double_dbkb_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(new_mant_V_1_reg_706),
    .din1(grp_fu_347_p1),
    .ce(1'b1),
    .dout(grp_fu_347_p2)
);

operator_double_dcud #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .OP( 0 ),
    .din0_WIDTH( 57 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 57 ))
operator_double_dcud_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_352_p0),
    .din1(grp_fu_352_p1),
    .ce(1'b1),
    .dout(grp_fu_352_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_lut_div5_chunk_fu_146_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13))) begin
            grp_lut_div5_chunk_fu_146_ap_start_reg <= 1'b1;
        end else if ((grp_lut_div5_chunk_fu_146_ap_ready == 1'b1)) begin
            grp_lut_div5_chunk_fu_146_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        call_ret10_i_i_reg_931_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
        call_ret11_i_i_reg_936_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
        call_ret12_i_i_reg_941_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
        call_ret13_i_i_reg_946_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
        call_ret14_i_i_reg_951_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        call_ret15_i_i_reg_956_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
        call_ret16_i_i_reg_961_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
        call_ret17_i_i_reg_966_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
        call_ret18_i_i_reg_971_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
        call_ret2_i_i_reg_891_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        call_ret3_i_i_reg_896_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
        call_ret4_i_i_reg_901_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
        call_ret5_i_i_reg_906_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
        call_ret6_i_i_reg_911_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        call_ret7_i_i_reg_916_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
        call_ret8_i_i_reg_921_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
        call_ret9_i_i_reg_926_0 <= grp_lut_div5_chunk_fu_146_ap_return_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        d_chunk_V_10_reg_846 <= {{xf_V_8_fu_382_p2[26:24]}};
        d_chunk_V_11_reg_851 <= {{xf_V_8_fu_382_p2[23:21]}};
        d_chunk_V_12_reg_856 <= {{xf_V_8_fu_382_p2[20:18]}};
        d_chunk_V_13_reg_861 <= {{xf_V_8_fu_382_p2[17:15]}};
        d_chunk_V_14_reg_866 <= {{xf_V_8_fu_382_p2[14:12]}};
        d_chunk_V_15_reg_871 <= {{xf_V_8_fu_382_p2[11:9]}};
        d_chunk_V_16_reg_876 <= {{xf_V_8_fu_382_p2[8:6]}};
        d_chunk_V_17_reg_881 <= {{xf_V_8_fu_382_p2[5:3]}};
        d_chunk_V_18_reg_886 <= d_chunk_V_18_fu_568_p1;
        d_chunk_V_1_reg_801 <= {{xf_V_8_fu_382_p2[53:51]}};
        d_chunk_V_2_reg_806 <= {{xf_V_8_fu_382_p2[50:48]}};
        d_chunk_V_3_reg_811 <= {{xf_V_8_fu_382_p2[47:45]}};
        d_chunk_V_4_reg_816 <= {{xf_V_8_fu_382_p2[44:42]}};
        d_chunk_V_5_reg_821 <= {{xf_V_8_fu_382_p2[41:39]}};
        d_chunk_V_6_reg_826 <= {{xf_V_8_fu_382_p2[38:36]}};
        d_chunk_V_7_reg_831 <= {{xf_V_8_fu_382_p2[35:33]}};
        d_chunk_V_8_reg_836 <= {{xf_V_8_fu_382_p2[32:30]}};
        d_chunk_V_9_reg_841 <= {{xf_V_8_fu_382_p2[29:27]}};
        d_chunk_V_reg_796 <= {{xf_V_8_fu_382_p2[56:54]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        icmp_reg_713 <= icmp_fu_210_p2;
        new_exp_V_1_reg_694 <= {{p_Val2_s_fu_174_p1[62:52]}};
        new_mant_V_1_reg_706 <= new_mant_V_1_fu_196_p1;
        p_Repl2_2_reg_689 <= p_Val2_s_fu_174_p1[32'd63];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Repl2_1_reg_760 <= p_Repl2_1_fu_330_p3;
        shift_V_4_reg_749 <= shift_V_4_fu_304_p3;
        tmp_5_reg_755 <= tmp_5_fu_311_p2;
        tmp_6_reg_744 <= tmp_6_fu_253_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_cast_cast_reg_719[2 : 0] <= p_cast_cast_fu_216_p3[2 : 0];
        shift_V_1_reg_739 <= shift_V_1_fu_233_p2;
        tmp_3_reg_725 <= tmp_3_fu_223_p2;
        tmp_4_reg_733 <= tmp_4_fu_228_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_744 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        r_V_20_reg_780 <= grp_fu_347_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_6_reg_744 == 1'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        r_V_21_reg_785 <= grp_fu_352_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state46)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20)) | ((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14)))) begin
        reg_169 <= grp_lut_div5_chunk_fu_146_ap_return_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        xf_V_7_reg_790 <= xf_V_7_fu_361_p3;
    end
end

always @ (*) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_18_reg_886;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_17_reg_881;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_16_reg_876;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_15_reg_871;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_14_reg_866;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_13_reg_861;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_12_reg_856;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_11_reg_851;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_10_reg_846;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_9_reg_841;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_8_reg_836;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_7_reg_831;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_6_reg_826;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_5_reg_821;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_4_reg_816;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_3_reg_811;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_2_reg_806;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_1_reg_801;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_lut_div5_chunk_fu_146_d_V = d_chunk_V_reg_796;
    end else begin
        grp_lut_div5_chunk_fu_146_d_V = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20))) begin
        grp_lut_div5_chunk_fu_146_r_in_V = reg_169;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        grp_lut_div5_chunk_fu_146_r_in_V = 3'd0;
    end else begin
        grp_lut_div5_chunk_fu_146_r_in_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state24))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state38))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state48))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((grp_lut_div5_chunk_fu_146_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_return = p_Result_1_fu_677_p4;

assign d_chunk_V_18_fu_568_p1 = xf_V_8_fu_382_p2[2:0];

assign grp_fu_347_p1 = shift_V_4_reg_749;

assign grp_fu_352_p0 = new_mant_V_1_reg_706;

assign grp_fu_352_p1 = shift_V_4_reg_749;

assign grp_lut_div5_chunk_fu_146_ap_start = grp_lut_div5_chunk_fu_146_ap_start_reg;

assign icmp_fu_210_p2 = ((tmp_fu_200_p4 == 2'd0) ? 1'b1 : 1'b0);

assign new_exp_V_fu_242_p2 = (new_exp_V_1_reg_694 - p_cast_cast_reg_719);

assign new_mant_V_1_fu_196_p1 = p_Val2_s_fu_174_p1[51:0];

assign new_mant_V_fu_631_p19 = {{{{{{{{{{{{{{{{{{tmp_10_fu_627_p1}, {call_ret3_i_i_reg_896_0}}, {call_ret4_i_i_reg_901_0}}, {call_ret5_i_i_reg_906_0}}, {call_ret6_i_i_reg_911_0}}, {call_ret7_i_i_reg_916_0}}, {call_ret8_i_i_reg_921_0}}, {call_ret9_i_i_reg_926_0}}, {call_ret10_i_i_reg_931_0}}, {call_ret11_i_i_reg_936_0}}, {call_ret12_i_i_reg_941_0}}, {call_ret13_i_i_reg_946_0}}, {call_ret14_i_i_reg_951_0}}, {call_ret15_i_i_reg_956_0}}, {call_ret16_i_i_reg_961_0}}, {call_ret17_i_i_reg_966_0}}, {call_ret18_i_i_reg_971_0}}, {grp_lut_div5_chunk_fu_146_ap_return_0}};

assign p_1_fu_316_p3 = ((tmp_5_fu_311_p2[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign p_Repl2_1_fu_330_p3 = ((tmp_2_fu_324_p2[0:0] === 1'b1) ? p_1_fu_316_p3 : new_exp_V_fu_242_p2);

assign p_Repl2_s_fu_671_p3 = ((tmp_5_reg_755[0:0] === 1'b1) ? new_mant_V_1_reg_706 : new_mant_V_fu_631_p19);

assign p_Result_1_fu_677_p4 = {{{p_Repl2_2_reg_689}, {p_Repl2_1_reg_760}}, {p_Repl2_s_fu_671_p3}};

always @ (*) begin
    p_Result_s_fu_367_p4 = xf_V_7_reg_790;
    p_Result_s_fu_367_p4[32'd52] = |(1'd1);
end

assign p_Val2_s_fu_174_p1 = in_r;

assign p_cast_cast_fu_216_p3 = ((icmp_reg_713[0:0] === 1'b1) ? 11'd4 : 11'd3);

assign r_V_18_cast_fu_358_p1 = r_V_20_reg_780;

assign sel_tmp1_fu_268_p2 = (tmp_4_reg_733 & sel_tmp_fu_263_p2);

assign sel_tmp5_demorgan_fu_280_p2 = (tmp_4_reg_733 | tmp_3_reg_725);

assign sel_tmp5_fu_284_p2 = (sel_tmp5_demorgan_fu_280_p2 ^ 1'd1);

assign sel_tmp6_fu_290_p2 = (tmp_6_fu_253_p2 & sel_tmp5_fu_284_p2);

assign sel_tmp_fu_263_p2 = (tmp_3_reg_725 ^ 1'd1);

assign shift_V_1_fu_233_p2 = ($signed(11'd2046) + $signed(new_exp_V_1_reg_694));

assign shift_V_2_fu_273_p3 = ((sel_tmp1_fu_268_p2[0:0] === 1'b1) ? shift_V_cast_cast_fu_246_p3 : shift_V_1_reg_739);

assign shift_V_3_fu_296_p3 = ((sel_tmp6_fu_290_p2[0:0] === 1'b1) ? shift_V_fu_258_p2 : shift_V_2_fu_273_p3);

assign shift_V_4_fu_304_p3 = ((tmp_3_reg_725[0:0] === 1'b1) ? 11'd1 : shift_V_3_fu_296_p3);

assign shift_V_cast_cast_fu_246_p3 = ((icmp_reg_713[0:0] === 1'b1) ? 11'd3 : 11'd2);

assign shift_V_fu_258_p2 = (11'd2 - new_exp_V_1_reg_694);

assign tmp_10_fu_627_p1 = call_ret2_i_i_reg_891_0[0:0];

assign tmp_1_fu_238_p2 = ((p_cast_cast_reg_719 > new_exp_V_1_reg_694) ? 1'b1 : 1'b0);

assign tmp_2_fu_324_p2 = (tmp_5_fu_311_p2 | tmp_1_fu_238_p2);

assign tmp_3_fu_223_p2 = ((new_exp_V_1_reg_694 == 11'd0) ? 1'b1 : 1'b0);

assign tmp_4_fu_228_p2 = ((p_cast_cast_fu_216_p3 < new_exp_V_1_reg_694) ? 1'b1 : 1'b0);

assign tmp_5_fu_311_p2 = ((new_exp_V_1_reg_694 == 11'd2047) ? 1'b1 : 1'b0);

assign tmp_6_fu_253_p2 = ((new_exp_V_1_reg_694 < 11'd3) ? 1'b1 : 1'b0);

assign tmp_fu_200_p4 = {{p_Val2_s_fu_174_p1[51:50]}};

assign xf_V_5_fu_376_p3 = ((tmp_3_reg_725[0:0] === 1'b1) ? xf_V_7_reg_790 : p_Result_s_fu_367_p4);

assign xf_V_7_fu_361_p3 = ((tmp_6_reg_744[0:0] === 1'b1) ? r_V_18_cast_fu_358_p1 : r_V_21_reg_785);

assign xf_V_8_fu_382_p2 = (57'd2 + xf_V_5_fu_376_p3);

always @ (posedge ap_clk) begin
    p_cast_cast_reg_719[10:3] <= 8'b00000000;
end

endmodule //operator_double_div10
