

================================================================
== Vivado HLS Report for 'spk_packet_rx'
================================================================
* Date:           Thu Sep 29 16:23:16 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        spk_rx
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.35|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    4|   31|    5|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- write_loop  |   19|   19|         2|          1|          1|    19|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|      52|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      1|       0|       0|
|Memory           |        6|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     384|
|Register         |        -|      -|     689|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        6|      2|     689|     436|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+-------+---+----+
    |              Instance             |             Module             | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------+--------------------------------+---------+-------+---+----+
    |spk_packet_rx_mul_6ns_6ns_11_3_U1  |spk_packet_rx_mul_6ns_6ns_11_3  |        0|      1|  0|   0|
    +-----------------------------------+--------------------------------+---------+-------+---+----+
    |Total                              |                                |        0|      1|  0|   0|
    +-----------------------------------+--------------------------------+---------+-------+---+----+

    * DSP48: 
    +----------------------------------------------+-------------------------------------------+--------------+
    |                   Instance                   |                   Module                  |  Expression  |
    +----------------------------------------------+-------------------------------------------+--------------+
    |spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3_U2  |spk_packet_rx_mac_muladd_6ns_6ns_5ns_11_3  | i0 * i1 + i2 |
    +----------------------------------------------+-------------------------------------------+--------------+

    * Memory: 
    +---------+---------------------+---------+---+----+------+-----+------+-------------+
    |  Memory |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+---------------------+---------+---+----+------+-----+------+-------------+
    |spk_V_U  |spk_packet_rx_spk_V  |        6|  0|   0|   608|   96|     1|        58368|
    +---------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total    |                     |        6|  0|   0|   608|   96|     1|        58368|
    +---------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |j_fu_263_p2                 |     +    |      0|  0|   5|           5|           1|
    |tmp_3_fu_239_p2             |     +    |      0|  0|  11|          11|          11|
    |tmp_dest_V_fu_253_p2        |     +    |      0|  0|  11|          11|          11|
    |ap_sig_402                  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_441                  |    and   |      0|  0|   1|           1|           1|
    |ap_sig_478                  |    and   |      0|  0|   1|           1|           1|
    |grp_nbreadreq_fu_104_p6     |    and   |      0|  0|   1|           1|           1|
    |grp_nbreadreq_fu_78_p6      |    and   |      0|  0|   1|           1|           1|
    |post_in_V_data_V_0_vld_out  |    and   |      0|  0|   1|           1|           1|
    |post_in_V_id_V_0_vld_out    |    and   |      0|  0|   1|           1|           1|
    |post_in_V_last_0_vld_out    |    and   |      0|  0|   1|           1|           1|
    |post_in_V_user_V_0_vld_out  |    and   |      0|  0|   1|           1|           1|
    |pre_in_V_data_V_0_vld_out   |    and   |      0|  0|   1|           1|           1|
    |pre_in_V_id_V_0_vld_out     |    and   |      0|  0|   1|           1|           1|
    |pre_in_V_last_0_vld_out     |    and   |      0|  0|   1|           1|           1|
    |pre_in_V_user_V_0_vld_out   |    and   |      0|  0|   1|           1|           1|
    |time_stamp_V_0_vld_out      |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_269_p2          |   icmp   |      0|  0|   2|           5|           5|
    |post_in_V_data_V_0_in_rdy   |    or    |      0|  0|   1|           1|           1|
    |post_in_V_id_V_0_in_rdy     |    or    |      0|  0|   1|           1|           1|
    |post_in_V_last_0_in_rdy     |    or    |      0|  0|   1|           1|           1|
    |post_in_V_user_V_0_in_rdy   |    or    |      0|  0|   1|           1|           1|
    |pre_in_V_data_V_0_in_rdy    |    or    |      0|  0|   1|           1|           1|
    |pre_in_V_id_V_0_in_rdy      |    or    |      0|  0|   1|           1|           1|
    |pre_in_V_last_0_in_rdy      |    or    |      0|  0|   1|           1|           1|
    |pre_in_V_user_V_0_in_rdy    |    or    |      0|  0|   1|           1|           1|
    |time_stamp_V_0_in_rdy       |    or    |      0|  0|   1|           1|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  52|          55|          51|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |   6|         14|    1|         14|
    |ap_reg_ppiten_pp0_it1                  |   1|          2|    1|          2|
    |ap_sig_ioackin_spk_out_stream_TREADY   |   1|          2|    1|          2|
    |i_op_assign1_phi_fu_185_p4             |   5|          2|    5|         10|
    |i_op_assign1_reg_181                   |   5|          2|    5|         10|
    |post_in_TDATA_blk_n                    |   1|          2|    1|          2|
    |post_in_V_data_V_0_data_out            |  96|          2|   96|        192|
    |post_in_V_data_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |post_in_V_id_V_0_data_out              |   6|          2|    6|         12|
    |post_in_V_id_V_0_has_vld_data_reg_i    |   1|          3|    1|          3|
    |post_in_V_last_0_data_out              |   1|          2|    1|          2|
    |post_in_V_last_0_has_vld_data_reg_i    |   1|          3|    1|          3|
    |post_in_V_user_V_0_data_out            |   5|          2|    5|         10|
    |post_in_V_user_V_0_has_vld_data_reg_i  |   1|          3|    1|          3|
    |pre_in_TDATA_blk_n                     |   1|          2|    1|          2|
    |pre_in_V_data_V_0_data_out             |  96|          2|   96|        192|
    |pre_in_V_data_V_0_has_vld_data_reg_i   |   1|          3|    1|          3|
    |pre_in_V_id_V_0_data_out               |   6|          2|    6|         12|
    |pre_in_V_id_V_0_has_vld_data_reg_i     |   1|          3|    1|          3|
    |pre_in_V_last_0_has_vld_data_reg_i     |   1|          3|    1|          3|
    |pre_in_V_user_V_0_data_out             |   5|          2|    5|         10|
    |pre_in_V_user_V_0_has_vld_data_reg_i   |   1|          3|    1|          3|
    |spk_V_address0                         |  10|          4|   10|         40|
    |spk_V_d0                               |  96|          3|   96|        288|
    |spk_out_stream_TDATA_blk_n             |   1|          2|    1|          2|
    |time_stamp_V_0_data_out                |  32|          2|   32|         64|
    |time_stamp_V_0_has_vld_data_reg_i      |   1|          3|    1|          3|
    |time_stamp_V_TDATA_blk_n               |   1|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 384|         80|  379|        895|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  13|   0|   13|          0|
    |ap_reg_ioackin_spk_out_stream_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                 |   1|   0|    1|          0|
    |empty_2_reg_322_0                     |   5|   0|    5|          0|
    |empty_2_reg_322_1                     |   1|   0|    1|          0|
    |empty_2_reg_322_2                     |   6|   0|    6|          0|
    |empty_2_reg_322_3                     |  96|   0|   96|          0|
    |empty_reg_291_0                       |   5|   0|    5|          0|
    |empty_reg_291_2                       |   6|   0|    6|          0|
    |empty_reg_291_3                       |  96|   0|   96|          0|
    |exitcond_reg_370                      |   1|   0|    1|          0|
    |i_op_assign1_reg_181                  |   5|   0|    5|          0|
    |j_reg_365                             |   5|   0|    5|          0|
    |post_in_V_data_V_0_areset_d           |   1|   0|    1|          0|
    |post_in_V_data_V_0_data_reg           |  96|   0|   96|          0|
    |post_in_V_data_V_0_has_vld_data_reg   |   1|   0|    1|          0|
    |post_in_V_data_V_0_in_rdy             |   1|   0|    1|          0|
    |post_in_V_id_V_0_areset_d             |   1|   0|    1|          0|
    |post_in_V_id_V_0_data_reg             |   6|   0|    6|          0|
    |post_in_V_id_V_0_has_vld_data_reg     |   1|   0|    1|          0|
    |post_in_V_id_V_0_in_rdy               |   1|   0|    1|          0|
    |post_in_V_last_0_areset_d             |   1|   0|    1|          0|
    |post_in_V_last_0_data_reg             |   1|   0|    1|          0|
    |post_in_V_last_0_has_vld_data_reg     |   1|   0|    1|          0|
    |post_in_V_last_0_in_rdy               |   1|   0|    1|          0|
    |post_in_V_user_V_0_areset_d           |   1|   0|    1|          0|
    |post_in_V_user_V_0_data_reg           |   5|   0|    5|          0|
    |post_in_V_user_V_0_has_vld_data_reg   |   1|   0|    1|          0|
    |post_in_V_user_V_0_in_rdy             |   1|   0|    1|          0|
    |pre_in_V_data_V_0_areset_d            |   1|   0|    1|          0|
    |pre_in_V_data_V_0_data_reg            |  96|   0|   96|          0|
    |pre_in_V_data_V_0_has_vld_data_reg    |   1|   0|    1|          0|
    |pre_in_V_data_V_0_in_rdy              |   1|   0|    1|          0|
    |pre_in_V_id_V_0_areset_d              |   1|   0|    1|          0|
    |pre_in_V_id_V_0_data_reg              |   6|   0|    6|          0|
    |pre_in_V_id_V_0_has_vld_data_reg      |   1|   0|    1|          0|
    |pre_in_V_id_V_0_in_rdy                |   1|   0|    1|          0|
    |pre_in_V_last_0_areset_d              |   1|   0|    1|          0|
    |pre_in_V_last_0_has_vld_data_reg      |   1|   0|    1|          0|
    |pre_in_V_last_0_in_rdy                |   1|   0|    1|          0|
    |pre_in_V_user_V_0_areset_d            |   1|   0|    1|          0|
    |pre_in_V_user_V_0_data_reg            |   5|   0|    5|          0|
    |pre_in_V_user_V_0_has_vld_data_reg    |   1|   0|    1|          0|
    |pre_in_V_user_V_0_in_rdy              |   1|   0|    1|          0|
    |time_stamp_V_0_areset_d               |   1|   0|    1|          0|
    |time_stamp_V_0_data_reg               |  32|   0|   32|          0|
    |time_stamp_V_0_has_vld_data_reg       |   1|   0|    1|          0|
    |time_stamp_V_0_in_rdy                 |   1|   0|    1|          0|
    |tmp_2_reg_340                         |  11|   0|   11|          0|
    |tmp_5_reg_350                         |  32|   0|   32|          0|
    |tmp_data_V_reg_303                    |  96|   0|   96|          0|
    |tmp_dest_V_reg_355                    |  11|   0|   11|          0|
    |tmp_id_V_reg_330                      |   6|   0|    6|          0|
    |tmp_reg_287                           |   1|   0|    1|          0|
    |tmp_s_reg_313                         |  11|   0|   11|          0|
    |tmp_user_V_reg_298                    |   5|   0|    5|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 689|   0|  689|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|ap_start               |  in |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|ap_done                | out |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|ap_idle                | out |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|ap_ready               | out |    1| ap_ctrl_hs |      spk_packet_rx      | return value |
|pre_in_TUSER           |  in |    5|    axis    |     pre_in_V_user_V     |    pointer   |
|pre_in_TVALID          |  in |    1|    axis    |     pre_in_V_data_V     |    pointer   |
|pre_in_TREADY          | out |    1|    axis    |     pre_in_V_data_V     |    pointer   |
|pre_in_TDATA           |  in |   96|    axis    |     pre_in_V_data_V     |    pointer   |
|pre_in_TLAST           |  in |    1|    axis    |      pre_in_V_last      |    pointer   |
|pre_in_TID             |  in |    6|    axis    |      pre_in_V_id_V      |    pointer   |
|post_in_TUSER          |  in |    5|    axis    |     post_in_V_user_V    |    pointer   |
|post_in_TVALID         |  in |    1|    axis    |     post_in_V_data_V    |    pointer   |
|post_in_TREADY         | out |    1|    axis    |     post_in_V_data_V    |    pointer   |
|post_in_TDATA          |  in |   96|    axis    |     post_in_V_data_V    |    pointer   |
|post_in_TLAST          |  in |    1|    axis    |      post_in_V_last     |    pointer   |
|post_in_TID            |  in |    6|    axis    |      post_in_V_id_V     |    pointer   |
|time_stamp_V_TDATA     |  in |   32|    axis    |       time_stamp_V      |    pointer   |
|time_stamp_V_TVALID    |  in |    1|    axis    |       time_stamp_V      |    pointer   |
|time_stamp_V_TREADY    | out |    1|    axis    |       time_stamp_V      |    pointer   |
|spk_out_stream_TID     | out |    6|    axis    |  spk_out_stream_V_id_V  |    pointer   |
|spk_out_stream_TVALID  | out |    1|    axis    | spk_out_stream_V_dest_V |    pointer   |
|spk_out_stream_TREADY  |  in |    1|    axis    | spk_out_stream_V_dest_V |    pointer   |
|spk_out_stream_TDEST   | out |   16|    axis    | spk_out_stream_V_dest_V |    pointer   |
|spk_out_stream_TUSER   | out |   32|    axis    |  spk_out_stream_V_user  |    pointer   |
|spk_out_stream_TDATA   | out |   96|    axis    | spk_out_stream_V_data_V |    pointer   |
+-----------------------+-----+-----+------------+-------------------------+--------------+

