ex_rx_uart_tx_fifo.v,verilog,xil_defaultlib,../../../../ex_rx_uart_tx_fifo/sim/ex_rx_uart_tx_fifo.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
