digraph Project {
  // Introduction
  graph [rankdir = LR, splines=ortho];
  node[shape=record];

  // Blocks
  subgraph "cluster WorkFlow" { label = "WorkFlow";
    subgraph "cluster Hardware" { label = "Hardware";
      Creation_HW[label="Creation \n(VHDL/Verilog) [Vi]"];
      Production_HW[label="Production \n(VHDL/Verilog) [Vi]"];
      Quality_HW[label="Quality Assurance \n(Ada) [Vi]"];
      Certification_HW[label="Certification \n(Java) [Vi]"];
      LifeCycle_HW[label="Design LifeCycle Data \n(Chisel) [Vi]"];
    }
    subgraph "cluster Software" { label = "Software";
      Creation_SW[label="Creation \n(C/C++/Go/Rust) [Vi]"];
      Production_SW[label="Production \n(C/C++/Go/Rust) [Vi]"];
      Quality_SW[label="Quality Assurance \n(Ada) [Vi]"];
      Certification_SW[label="Certification \n(Java) [Vi]"];
      LifeCycle_SW[label="Design LifeCycle Data \n(Scala) [Vi]"];
    }
  }

  // Hardware Sequence
  Creation_HW -> Production_HW;
  Production_HW -> Quality_HW;
  Quality_HW -> Certification_HW;
  Certification_HW -> LifeCycle_HW;
  LifeCycle_HW -> Creation_HW;

  // Hardware Feedback
  Quality_HW -> Production_HW;
  Certification_HW -> Quality_HW;

  // Software Sequence
  Creation_SW -> Production_SW;
  Production_SW -> Quality_SW;
  Quality_SW -> Certification_SW;
  Certification_SW -> LifeCycle_SW;
  LifeCycle_SW -> Creation_SW;

  // Software Feedback
  Quality_SW -> Production_SW;
  Certification_SW -> Quality_SW;
}
