<<<<<<< HEAD
# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../counter.srcs/sources_1/new/clock_enable.vhd" \
"../../../../counter.srcs/sim_1/new/tb_clock_enable.vhd" \

# Do not sort compile order
nosort
=======
# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../counter.srcs/sources_1/new/clock_enable.vhd" \
"../../../../counter.srcs/sim_1/new/tb_clock_enable.vhd" \

# Do not sort compile order
nosort
>>>>>>> 0f419b36f4332e057172533ccde29961f59051d5
