## Links to resources as well as local copies.

Here are a bunch of resources that are, or will be, relevant to this project as
it is or was!

### FPGA

* J1 Forth CPU
  - <http://excamera.com/sphinx/fpga-j1.html>
  - <http://excamera.com/files/j1.pdf>
  - <http://excamera.com/files/j1demo/verilog/j1.v>

* General VHDL
  - <http://www.fpga4fun.com/FPGAinfo1.html>
  - <http://opencores.org/>

* UART
  - <http://bytebash.com/category/projects/vhdl-work/>
  - <https://github.com/pabennett/uart/archive/master.zip>

* VGA
  - <http://opencores.org/project,interface_vga80x40>

### Programs used in the build (links only)

* LaTeX
* Make
* Xilinx Webpack
* GTKwave
* TCL
* Doxygen
* markdown
* perl
* valgrind
* bash
* pdflatex
* GNU Indent
* Splint
* GCC
* gcov

### Algorithms

* CORDIC
  - <http://citeseerx.ist.psu.edu/viewdoc/download?doi=10.1.1.24.9193&rep=rep1&type=pdf>

### Forth

* Tiny Forth-like interpreter
  - <http://www.ioccc.org/1992/1992.tar.bz2>

### Other languages

* PL/0
  - <https://en.wikipedia.org/wiki/PL/0>
  - <http://www.ethoberon.ethz.ch/WirthPubl/CBEAll.pdf>
