{"Source Block": ["hdl/library/axi_fan_control/axi_fan_control.v@623:645@HdlStmProcess", "    end\n  end\nend\n\n//writing reset\nalways @(posedge up_clk) begin\n  if (s_axi_aresetn == 1'b0) begin\n    up_wack <= 'd0;\n    up_resetn <= 1'd0;\n  end else begin\n    up_wack <= up_wreq_s;\n    if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h20)) begin\n      up_resetn <= up_wdata_s[0];\n    end else begin\n      up_resetn <= 1'd1;\n    end\n  end\nend\n\n//axi registers read\nalways @(posedge up_clk) begin\n  if (s_axi_aresetn == 1'b0) begin\n    up_rack <= 'd0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[628, "always @(posedge up_clk) begin\n"], [629, "  if (s_axi_aresetn == 1'b0) begin\n"], [630, "    up_wack <= 'd0;\n"], [631, "    up_resetn <= 1'd0;\n"], [632, "  end else begin\n"], [633, "    up_wack <= up_wreq_s;\n"], [634, "    if ((up_wreq_s == 1'b1) && (up_waddr_s == 8'h20)) begin\n"], [635, "      up_resetn <= up_wdata_s[0];\n"], [637, "      up_resetn <= 1'd1;\n"], [640, "end\n"]], "Add": [[635, "  always @(posedge up_clk) begin\n"], [635, "    if (s_axi_aresetn == 1'b0) begin\n"], [635, "      up_rack <= 'd0;\n"], [635, "      up_rdata <= 'd0;\n"], [637, "      up_rack <= up_rreq_s;\n"], [637, "      if (up_rreq_s == 1'b1) begin\n"], [637, "        case (up_raddr_s)\n"], [637, "          8'h00: up_rdata <= CORE_VERSION;\n"], [637, "          8'h01: up_rdata <= ID;\n"], [637, "          8'h02: up_rdata <= up_scratch;\n"], [637, "          8'h03: up_rdata <= CORE_MAGIC;\n"], [637, "          8'h10: up_rdata <= up_irq_mask;\n"], [637, "          8'h11: up_rdata <= up_irq_pending;\n"], [637, "          8'h12: up_rdata <= up_irq_source;\n"], [637, "          8'h20: up_rdata <= up_resetn;\n"], [637, "          8'h21: up_rdata <= pwm_width;\n"], [637, "          8'h22: up_rdata <= up_tacho_val;\n"], [637, "          8'h23: up_rdata <= up_tacho_tol;\n"], [637, "          8'h24: up_rdata <= INTERNAL_SYSMONE;\n"], [637, "          8'h30: up_rdata <= PWM_PERIOD;\n"], [637, "          8'h31: up_rdata <= up_tacho_avg_sum;\n"], [637, "          8'h32: up_rdata <= sysmone_temp;\n"], [637, "          8'h40: up_rdata <= up_temp_00_h;\n"], [637, "          8'h41: up_rdata <= up_temp_25_l;\n"], [637, "          8'h42: up_rdata <= up_temp_25_h;\n"], [637, "          8'h43: up_rdata <= up_temp_50_l;\n"], [637, "          8'h44: up_rdata <= up_temp_50_h;\n"], [637, "          8'h45: up_rdata <= up_temp_75_l;\n"], [637, "          8'h46: up_rdata <= up_temp_75_h;\n"], [637, "          8'h47: up_rdata <= up_temp_100_l;\n"], [637, "          8'h50: up_rdata <= up_tacho_25;\n"], [637, "          8'h51: up_rdata <= up_tacho_50;\n"], [637, "          8'h52: up_rdata <= up_tacho_75;\n"], [637, "          8'h53: up_rdata <= up_tacho_100;\n"], [637, "          8'h54: up_rdata <= up_tacho_25_tol;\n"], [637, "          8'h55: up_rdata <= up_tacho_50_tol;\n"], [637, "          8'h56: up_rdata <= up_tacho_75_tol;\n"], [637, "          8'h57: up_rdata <= up_tacho_100_tol;\n"], [637, "          default: up_rdata <= 0;\n"], [637, "        endcase\n"], [637, "      end else begin\n"], [637, "        up_rdata <= 32'd0;\n"], [637, "      end\n"]]}}