/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2019-2021, The Linux Foundation. All rights reserved.
 * Copyright (c) Qualcomm Technologies, Inc. and/or its subsidiaries.
 */


#ifndef _CAM_VFE_BUS_VER3_H_
#define _CAM_VFE_BUS_VER3_H_

#include "cam_irq_controller.h"
#include "cam_vfe_bus.h"
#include "cam_vfe_hw_intf.h"

#define CAM_VFE_BUS_VER3_MAX_SUB_GRPS        6
#define CAM_VFE_BUS_VER3_MAX_MID_PER_PORT    4
#define CAM_VFE_BUS_VER3_CONS_ERR_MAX        32
#define CAM_VFE_BUS_VER3_MAX_CLIENTS         32

/*
 * Max number of MIDs that a client can support.
 * Max value is determined considering the ports supporting
 * meta buffers and Multi Context.
 */
#define CAM_VFE_BUS_VER3_NUM_MID_MAX         6

enum cam_vfe_bus_wr_wm_mode {
	CAM_VFE_WM_LINE_BASED_MODE,
	CAM_VFE_WM_FRAME_BASED_MODE,
	CAM_VFE_WM_INDEX_BASED_MODE,
	CAM_VFE_WM_MODE_MAX,
};

enum cam_vfe_bus_ver3_vfe_core_id {
	CAM_VFE_BUS_VER3_VFE_CORE_0,
	CAM_VFE_BUS_VER3_VFE_CORE_1,
	CAM_VFE_BUS_VER3_VFE_CORE_MAX,
};

enum cam_vfe_bus_ver3_src_grp {
	CAM_VFE_BUS_VER3_SRC_GRP_0,
	CAM_VFE_BUS_VER3_SRC_GRP_1,
	CAM_VFE_BUS_VER3_SRC_GRP_2,
	CAM_VFE_BUS_VER3_SRC_GRP_3,
	CAM_VFE_BUS_VER3_SRC_GRP_4,
	CAM_VFE_BUS_VER3_SRC_GRP_5,
	CAM_VFE_BUS_VER3_SRC_GRP_6,
	CAM_VFE_BUS_VER3_SRC_GRP_MAX,
};

enum cam_vfe_bus_ver3_comp_grp_type {
	CAM_VFE_BUS_VER3_COMP_GRP_0,
	CAM_VFE_BUS_VER3_COMP_GRP_1,
	CAM_VFE_BUS_VER3_COMP_GRP_2,
	CAM_VFE_BUS_VER3_COMP_GRP_3,
	CAM_VFE_BUS_VER3_COMP_GRP_4,
	CAM_VFE_BUS_VER3_COMP_GRP_5,
	CAM_VFE_BUS_VER3_COMP_GRP_6,
	CAM_VFE_BUS_VER3_COMP_GRP_7,
	CAM_VFE_BUS_VER3_COMP_GRP_8,
	CAM_VFE_BUS_VER3_COMP_GRP_9,
	CAM_VFE_BUS_VER3_COMP_GRP_10,
	CAM_VFE_BUS_VER3_COMP_GRP_11,
	CAM_VFE_BUS_VER3_COMP_GRP_12,
	CAM_VFE_BUS_VER3_COMP_GRP_13,
	CAM_VFE_BUS_VER3_COMP_GRP_14,
	CAM_VFE_BUS_VER3_COMP_GRP_15,
	CAM_VFE_BUS_VER3_COMP_GRP_16,
	CAM_VFE_BUS_VER3_COMP_GRP_MAX,
};

enum cam_vfe_bus_ver3_vfe_out_type {
	CAM_VFE_BUS_VER3_VFE_OUT_RDI0,
	CAM_VFE_BUS_VER3_VFE_OUT_RDI1,
	CAM_VFE_BUS_VER3_VFE_OUT_RDI2,
	CAM_VFE_BUS_VER3_VFE_OUT_RDI3,
	CAM_VFE_BUS_VER3_VFE_OUT_RDI4,
	CAM_VFE_BUS_VER3_VFE_OUT_FULL,
	CAM_VFE_BUS_VER3_VFE_OUT_DS4,
	CAM_VFE_BUS_VER3_VFE_OUT_DS16,
	CAM_VFE_BUS_VER3_VFE_OUT_RAW_DUMP,
	CAM_VFE_BUS_VER3_VFE_OUT_FD,
	CAM_VFE_BUS_VER3_VFE_OUT_PDAF,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_HDR_BE,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_HDR_BHIST,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_TL_BG,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_BF,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_AWB_BG,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_BHIST,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_RS,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_CS,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_IHIST,
	CAM_VFE_BUS_VER3_VFE_OUT_FULL_DISP,
	CAM_VFE_BUS_VER3_VFE_OUT_DS4_DISP,
	CAM_VFE_BUS_VER3_VFE_OUT_DS16_DISP,
	CAM_VFE_BUS_VER3_VFE_OUT_2PD,
	CAM_VFE_BUS_VER3_VFE_OUT_LCR,
	CAM_VFE_BUS_VER3_VFE_OUT_SPARSE_PD,
	CAM_VFE_BUS_VER3_VFE_OUT_AWB_BFW,
	CAM_VFE_BUS_VER3_VFE_OUT_PREPROCESS_2PD,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_AEC_BE,
	CAM_VFE_BUS_VER3_VFE_OUT_LTM_STATS,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_GTM_BHIST,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_BG,
	CAM_VFE_BUS_VER3_VFE_OUT_PREPROCESS_RAW,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_CAF,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_BAYER_RS,
	CAM_VFE_BUS_VER3_VFE_OUT_PDAF_PARSED,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_ALSC,
	CAM_VFE_BUS_VER3_VFE_OUT_DS2,
	CAM_VFE_BUS_VER3_VFE_OUT_IR,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_AF_BHIST,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_TMC_BHIST,
	CAM_VFE_BUS_VER3_VFE_OUT_STATS_AEC_BHIST,
	CAM_VFE_BUS_VER3_VFE_OUT_FD_SECURE,
	CAM_VFE_BUS_VER3_VFE_OUT_PDAF_PREPROCESSED2,
	CAM_VFE_BUS_VER3_VFE_OUT_MAX,
};

enum cam_vfe_bus_ver3_packer_format {
	PACKER_FMT_VER3_PLAIN_128,
	PACKER_FMT_VER3_PLAIN_8,
	PACKER_FMT_VER3_PLAIN_8_ODD_EVEN,
	PACKER_FMT_VER3_PLAIN_8_LSB_MSB_10,
	PACKER_FMT_VER3_PLAIN_8_LSB_MSB_10_ODD_EVEN,
	PACKER_FMT_VER3_PLAIN_16_10BPP,
	PACKER_FMT_VER3_PLAIN_16_12BPP,
	PACKER_FMT_VER3_PLAIN_16_14BPP,
	PACKER_FMT_VER3_PLAIN_16_16BPP,
	PACKER_FMT_VER3_PLAIN_32,
	PACKER_FMT_VER3_PLAIN_64,
	PACKER_FMT_VER3_TP_10,
	PACKER_FMT_VER3_MIPI10,
	PACKER_FMT_VER3_MIPI12,
	PACKER_FMT_VER3_MIPI14,
	PACKER_FMT_VER3_MIPI20,
	PACKER_FMT_VER3_PLAIN32_20BPP,
	PACKER_FMT_VER3_MAX,
};

/*
 * struct cam_vfe_bus_ver3_err_irq_desc:
 *
 * @Brief:        Bus error irq description
 */
struct cam_vfe_bus_ver3_err_irq_desc {
	uint32_t  bitmask;
	char     *err_name;
	char     *desc;
};

/*
 * struct cam_vfe_constraint_error_info:
 *
 * @Brief:        Constraint error info
 */
struct cam_vfe_constraint_error_info {
	uint32_t  bitmask;
	char     *error_description;
};

struct cam_vfe_bus_perf_cnt_hw_info {
	uint32_t perf_cnt_cfg;
	uint32_t perf_cnt_val;
};

/*
 * struct cam_vfe_bus_ver3_reg_offset_common:
 *
 * @Brief:        Common registers across all BUS Clients
 */
struct cam_vfe_bus_ver3_reg_offset_common {
	uint32_t hw_version;
	uint32_t cgc_ovd;
	uint32_t comp_cfg_0;
	uint32_t comp_cfg_1;
	uint32_t ctxt_sel;
	uint32_t rd_ctxt_sel;
	uint32_t if_frameheader_cfg[CAM_VFE_BUS_VER3_MAX_SUB_GRPS];
	uint32_t ubwc_static_ctrl;
	uint32_t pwr_iso_cfg;
	uint32_t overflow_status_clear;
	uint32_t ccif_violation_status;
	uint32_t overflow_status;
	uint32_t image_size_violation_status;
	uint32_t debug_status_top_cfg;
	uint32_t debug_status_top;
	uint32_t test_bus_ctrl;
	uint32_t mc_read_sel_shift;
	uint32_t mc_write_sel_shift;
	uint32_t mc_ctxt_mask;
	uint32_t wm_mode_shift;
	uint32_t wm_mode_val[CAM_VFE_WM_MODE_MAX];
	uint32_t wm_en_shift;
	uint32_t frmheader_en_shift;
	uint32_t virtual_frm_en_shift;
	uint32_t top_irq_mask_0;
	struct cam_irq_controller_reg_info irq_reg_info;
	uint32_t num_perf_counters;
	uint32_t perf_cnt_status;
	struct cam_vfe_bus_perf_cnt_hw_info perf_cnt_reg[CAM_VFE_PERF_CNT_MAX];
	uint32_t capabilities;
};

/*
 * struct cam_vfe_bus_ver3_reg_offset_ubwc_client:
 *
 * @Brief:        UBWC register offsets for BUS Clients
 */
struct cam_vfe_bus_ver3_reg_offset_ubwc_client {
	uint32_t meta_addr;
	uint32_t meta_cfg;
	uint32_t mode_cfg;
	uint32_t stats_ctrl;
	uint32_t ctrl_2;
	uint32_t lossy_thresh0;
	uint32_t lossy_thresh1;
	uint32_t off_lossy_var;
	uint32_t bw_limit;
	uint32_t ubwc_comp_en_bit;
};

/*
 * struct cam_vfe_bus_ver3_reg_offset_bus_client:
 *
 * @Brief:        Register offsets for BUS Clients
 */
struct cam_vfe_bus_ver3_reg_offset_bus_client {
	uint32_t  cfg;
	uint32_t  image_addr;
	uint32_t  frame_incr;
	uint32_t  image_cfg_0;
	uint32_t  image_cfg_1;
	uint32_t  image_cfg_2;
	uint32_t  packer_cfg;
	uint32_t  frame_header_addr;
	uint32_t  frame_header_incr;
	uint32_t  frame_header_cfg;
	uint32_t  line_done_cfg;
	uint32_t  irq_subsample_period;
	uint32_t  irq_subsample_pattern;
	uint32_t  framedrop_period;
	uint32_t  framedrop_pattern;
	uint32_t  mmu_prefetch_cfg;
	uint32_t  mmu_prefetch_max_offset;
	uint32_t  addr_cfg;
	uint32_t  ctxt_cfg;
	uint32_t  burst_limit;
	uint32_t  system_cache_cfg;
	void     *ubwc_regs;
	uint32_t  addr_status_0;
	uint32_t  addr_status_1;
	uint32_t  addr_status_2;
	uint32_t  addr_status_3;
	uint32_t  debug_status_cfg;
	uint32_t  debug_status_0;
	uint32_t  debug_status_1;
	uint32_t  debug_status_ctxt;
	uint32_t  hw_ctxt_cfg;
	uint32_t  bw_limiter_addr;
	uint32_t  comp_group;
	uint64_t  supported_pack_formats;
	uint64_t  supported_formats;
	uint32_t  rcs_en_mask;
	uint32_t  out_type;
	uint32_t  wm_idx;
	uint32_t  line_based;
	uint32_t  num_mid;
	uint64_t  pid_mask;
	uint32_t  early_done_mask;
	uint32_t  mid[CAM_VFE_BUS_VER3_NUM_MID_MAX];
	uint8_t  *name;
	bool      mc_based;
	bool      cntxt_cfg_except;
};

/*
 * struct cam_vfe_bus_ver3_vfe_out_hw_info:
 *
 * @Brief:        HW capability of VFE Bus Client
 */
struct cam_vfe_bus_ver3_vfe_out_hw_info {
	enum cam_vfe_bus_ver3_vfe_out_type  vfe_out_type;
	uint64_t                            pid_mask;
	uint32_t                            max_width;
	uint32_t                            max_height;
	uint32_t                            source_group;
	uint32_t                           *mid;
	uint32_t                            num_mid;
	uint32_t                            num_wm;
	uint32_t                            line_based;
	uint32_t                            wm_idx[PLANE_MAX];
	uint32_t                            mc_grp_shift;
	uint32_t                            early_done_mask;
	uint8_t                            *name[PLANE_MAX];
	bool                                mc_based;
	bool                                cntxt_cfg_except;
};


/*
 * struct cam_vfe_bus_ver3_hw_info:
 *
 * @Brief:            HW register info for entire Bus
 *
 * @common_reg:                      Common register details
 * @client_offsets:                  Offsets for client registers
 * @num_client:                      Total number of write clients
 * @bus_client_reg:                  Bus client register info
 * @vfe_out_hw_info:                 VFE output capability
 * @num_cons_err:                    Number of constraint errors in list
 * @constraint_error_list:           Static list of all constraint errors
 * @num_bus_errors:                  number of bus errors
 * @bus_err_desc:                    Bus error IRQ descriptor
 * @num_comp_grp:                    Number of composite groups
 * @comp_done_mask:                  Mask shift for comp done mask
 * @mc_comp_done_mask:               Mask shift for hw multi-context comp done irq
 * @top_irq_shift:                   Mask shift for top level BUS WR irq
 * @support_consumed_addr:           Indicate if bus support consumed address
 * @support_buf_done_with_framehdr:  Indicate if bus supports frameheader to
 *                                   verify buf done
 * @max_out_res:                     Max vfe out resource value supported for hw
 * @supported_irq:                   Mask to indicate the IRQ supported
 * @comp_cfg_needed:                 Composite group config is needed for hw
 * @pack_align_shift:                Shift value for alignment of packer format
 * @max_bw_counter_limit:            Max BW counter limit
 * @support_burst_limit:             flag for supporting bust limit
 * @skip_regdump:                    Skip regdump
 * @skip_regdump_start_offset:       Start offset for skipping reg dump
 * @skip_regdump_stop_offset:        End offset for skipping reg dump
 * @client_base:                     Base address for clients
 * @client_reg_size:                 Reg size for clients
 * @ubwc_client_mask:                Mask for clients supporting UBWC.
 * @bus_wr_base:                     Base address for Bus Wr.
 * @support_dyn_offset:              Flag for supporting dynamic offset
 */
struct cam_vfe_bus_ver3_hw_info {
	struct cam_vfe_bus_ver3_reg_offset_common common_reg;
	struct cam_vfe_bus_ver3_reg_offset_bus_client client_offsets;
	uint64_t     valid_out_ports;
	uint64_t     valid_wm_mask;
	uint32_t num_client;
	struct cam_vfe_bus_ver3_reg_offset_bus_client
		bus_client_reg[CAM_VFE_BUS_VER3_MAX_CLIENTS];
	uint32_t num_out;
	struct cam_vfe_bus_ver3_vfe_out_hw_info *vfe_out_hw_info;
	uint32_t num_cons_err;
	struct cam_vfe_constraint_error_info
		constraint_error_list[CAM_VFE_BUS_VER3_CONS_ERR_MAX];
	uint32_t num_bus_errors;
	struct cam_vfe_bus_ver3_err_irq_desc (*bus_err_desc)[][32];
	uint32_t num_comp_grp;
	uint32_t comp_done_mask[CAM_VFE_BUS_VER3_COMP_GRP_MAX];
	uint32_t mc_comp_done_mask[CAM_VFE_BUS_VER3_COMP_GRP_MAX];
	uint32_t top_irq_shift;
	bool support_consumed_addr;
	bool support_buf_done_with_framehdr;
	uint32_t max_out_res;
	uint32_t supported_irq;
	bool comp_cfg_needed;
	uint32_t pack_align_shift;
	uint32_t max_bw_counter_limit;
	bool support_burst_limit;
	bool skip_regdump;
	uint32_t skip_regdump_start_offset;
	uint32_t skip_regdump_stop_offset;
	uint32_t client_base;
	uint32_t client_reg_size;
	uint64_t ubwc_clients_mask;
	uint64_t bus_wr_base;
	bool     support_dyn_offset;
};

/**
 * struct cam_vfe_bus_ver3_wm_mini_dump - VFE WM data
 *
 * @width                  Width
 * @height                 Height
 * @stride                 stride
 * @h_init                 init height
 * @acquired_width         acquired width
 * @acquired_height        acquired height
 * @en_cfg                 Enable flag
 * @format                 format
 * @index                  Index
 * @state                  state
 * @name                   Res name
 */
struct cam_vfe_bus_ver3_wm_mini_dump {
	uint32_t   width;
	uint32_t   height;
	uint32_t   stride;
	uint32_t   h_init;
	uint32_t   acquired_width;
	uint32_t   acquired_height;
	uint32_t   en_cfg;
	uint32_t   format;
	uint32_t   index;
	uint32_t   state;
	uint8_t    name[CAM_ISP_RES_NAME_LEN];
};

/**
 * struct cam_vfe_bus_ver3_mini_dump_data - VFE bus mini dump data
 *
 * @wm:              Write Master client information
 * @clk_rate:        Clock rate
 * @num_client:      Num client
 * @hw_state:        hw statte
 * @hw_idx:          Hw index
 */
struct cam_vfe_bus_ver3_mini_dump_data {
	struct cam_vfe_bus_ver3_wm_mini_dump *wm;
	uint64_t                              clk_rate;
	uint32_t                              num_client;
	uint8_t                               hw_state;
	uint8_t                               hw_idx;
};

/*
 * cam_vfe_bus_ver3_init()
 *
 * @Brief:                   Initialize Bus layer
 *
 * @soc_info:                Soc Information for the associated HW
 * @hw_intf:                 HW Interface of HW to which this resource belongs
 * @bus_hw_info:             BUS HW info that contains details of BUS registers
 * @vfe_irq_controller:      VFE IRQ Controller to use for subscribing to Top
 *                           level IRQs
 * @vfe_bus:                 Pointer to vfe_bus structure which will be filled
 *                           and returned on successful initialize
 *
 * @Return:                  0: Success
 *                           Non-zero: Failure
 */
int cam_vfe_bus_ver3_init(
	struct cam_hw_soc_info               *soc_info,
	struct cam_hw_intf                   *hw_intf,
	void                                 *bus_hw_info,
	void                                 *vfe_irq_controller,
	struct cam_vfe_bus                  **vfe_bus);

/*
 * cam_vfe_bus_ver3_deinit()
 *
 * @Brief:                   Deinitialize Bus layer
 *
 * @vfe_bus:                 Pointer to vfe_bus structure to deinitialize
 *
 * @Return:                  0: Success
 *                           Non-zero: Failure
 */
int cam_vfe_bus_ver3_deinit(struct cam_vfe_bus     **vfe_bus);

/*
 * cam_vfe_bus_ver3_debug_handler()
 *
 * @Brief:                   Debug Bus handler to dump debug info
 *
 * @priv:                    Private Pointer to vfe_bus structure
 * @data:                    Data to be dumped
 *
 * @Return:                  Void
 */
void cam_vfe_bus_ver3_debug_handler(void *priv, void *data);
#endif /* _CAM_VFE_BUS_VER3_H_ */
