# This is a Makefile
# It is used to build and manage software projects.

# Define variables for compiler and linker
# and their flags.

CC = gcc
CFLAGS = -Wall -O2 -g
LD = gcc
LDFLAGS = -lm

# Define the default target, in this case, the
# program to be built.

all: build

# Define the build target, which will compile
# all the source files into an executable.

build: main.o helper.o
	$(CC) -o program main.o helper.o $(LDFLAGS)

# Define the individual object file targets,
# which will compile the corresponding source
# files into object files.

main.o: main.c helper.h
	$(CC) -c main.c $(CFLAGS)

helper.o: helper.c helper.h
	$(CC) -c helper.c $(CFLAGS)

# Define a target to clean up all the object
# files and the executable.

clean:
	$(RM) *.o program

# Define a target to run the program.

run: build
	./program