--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mips_fpga_interface.twx mips_fpga_interface.ncd -o
mips_fpga_interface.twr mips_fpga_interface.pcf

Design file:              mips_fpga_interface.ncd
Physical constraint file: mips_fpga_interface.pcf
Device,package,speed:     xc3s1000,ft256,-4 (PRODUCTION 1.39 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.166ns.
--------------------------------------------------------------------------------

Paths for end point keyboard_clk (SLICE_X38Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               keyboard_clk (FF)
  Destination:          keyboard_clk (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: keyboard_clk to keyboard_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y79.YQ      Tcko                  0.720   keyboard_clk1
                                                       keyboard_clk
    SLICE_X38Y79.SR      net (fanout=2)        1.420   keyboard_clk1
    SLICE_X38Y79.CLK     Tsrck                 1.026   keyboard_clk1
                                                       keyboard_clk
    -------------------------------------------------  ---------------------------
    Total                                      3.166ns (1.746ns logic, 1.420ns route)
                                                       (55.1% logic, 44.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point keyboard_clk (SLICE_X38Y79.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               keyboard_clk (FF)
  Destination:          keyboard_clk (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: keyboard_clk to keyboard_clk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y79.YQ      Tcko                  0.576   keyboard_clk1
                                                       keyboard_clk
    SLICE_X38Y79.SR      net (fanout=2)        1.136   keyboard_clk1
    SLICE_X38Y79.CLK     Tcksr       (-Th)    -0.029   keyboard_clk1
                                                       keyboard_clk
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.605ns logic, 1.136ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: u1/Mrom_data_rom0000/CLKA
  Logical resource: u1/Mrom_data_rom0000.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: u1/Mrom_data_rom0000/CLKA
  Logical resource: u1/Mrom_data_rom0000.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 7.268ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: u1/Mrom_data_rom0000/CLKA
  Logical resource: u1/Mrom_data_rom0000.A/CLKA
  Location pin: RAMB16_X1Y8.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.166|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1 paths, 0 nets, and 3 connections

Design statistics:
   Minimum period:   3.166ns{1}   (Maximum frequency: 315.856MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 13 03:17:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 158 MB



