static T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nT_1 V_3 ;\r\nswitch( V_2 -> V_4 ) {\r\ncase V_5 :\r\ncase V_6 :\r\ncase V_7 :\r\ncase V_8 :\r\ncase V_9 :\r\nV_3 = 4 ;\r\nbreak;\r\ncase V_10 :\r\ncase V_11 :\r\nV_3 = 3 ;\r\nbreak;\r\ndefault:\r\nreturn 0 ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic T_1 F_2 ( T_2 * V_12 , T_1 V_13 )\r\n{\r\nT_1 V_14 ;\r\nF_3 ( V_13 , V_12 -> V_15 + 1 ) ;\r\nV_14 = F_4 ( V_12 -> V_15 + 3 ) ;\r\nF_5 ( L_1 , V_13 , V_14 ) ;\r\nreturn V_14 ;\r\n}\r\nstatic void F_6 ( T_2 * V_12 , T_1 V_13 , T_1 V_14 )\r\n{\r\nF_3 ( V_13 , V_12 -> V_15 + 1 ) ;\r\nF_3 ( V_14 , V_12 -> V_15 + 3 ) ;\r\nF_5 ( L_1 , V_13 , V_14 ) ;\r\n}\r\nstatic void F_7 ( T_2 * V_12 , T_3 * V_16 )\r\n{\r\nstruct V_1 * V_17 = F_8 ( V_12 -> V_17 ) ;\r\nT_1 V_18 = ( V_16 -> V_19 & 1 ) ? 0x08 : 0x00 ;\r\nconst T_1 V_20 = V_16 -> V_21 ;\r\nif ( F_1 ( V_17 ) == 4 ) {\r\nT_1 V_3 = V_20 & 0x07 ;\r\nif ( V_20 >= V_22 ) {\r\nF_6 ( V_12 , 0x10 + V_18 ,\r\nV_23 [ V_3 ] . V_24 ) ;\r\nF_6 ( V_12 , 0x11 + V_18 ,\r\nV_23 [ V_3 ] . V_25 ) ;\r\nF_6 ( V_12 , 0x12 + V_18 ,\r\nV_23 [ V_3 ] . V_26 ) ;\r\n} else {\r\nF_6 ( V_12 , 0x0e + V_18 ,\r\nV_27 [ V_3 ] . V_28 ) ;\r\nF_6 ( V_12 , 0x0f + V_18 ,\r\nV_27 [ V_3 ] . V_29 ) ;\r\n}\r\n} else if ( V_20 == V_30 ) {\r\nT_1 V_31 = F_2 ( V_12 , 0x10 + V_18 ) ;\r\nF_6 ( V_12 , 0x10 + V_18 , V_31 & 0x7f ) ;\r\n}\r\n}\r\nstatic void F_9 ( T_2 * V_12 , T_3 * V_16 )\r\n{\r\nstruct V_1 * V_17 = F_8 ( V_12 -> V_17 ) ;\r\nT_1 V_18 = ( V_16 -> V_19 & 1 ) ? 0x08 : 0x00 ;\r\nconst T_1 V_32 = V_16 -> V_33 - V_34 ;\r\nif ( F_1 ( V_17 ) == 4 ) {\r\nF_6 ( V_12 , 0x0c + V_18 , V_35 [ V_32 ] . V_36 ) ;\r\nF_6 ( V_12 , 0x0d + V_18 , V_35 [ V_32 ] . V_37 ) ;\r\nF_6 ( V_12 , 0x13 + V_18 , V_35 [ V_32 ] . V_38 ) ;\r\n}\r\n}\r\nstatic T_1 F_10 ( T_2 * V_12 )\r\n{\r\nif ( F_2 ( V_12 , 0x0b ) & 0x04 )\r\nreturn V_39 ;\r\nelse\r\nreturn V_40 ;\r\n}\r\nstatic void F_11 ( T_3 * V_16 )\r\n{\r\nF_12 ( V_41 L_2 ,\r\nV_16 -> V_12 -> V_42 ? L_3 : L_4 ) ;\r\n}\r\nstatic long F_13 ( T_4 V_15 )\r\n{\r\nT_4 V_43 = V_15 , V_44 = V_15 + 0x08 ;\r\nT_1 V_45 , V_46 , V_47 , V_48 ;\r\nlong V_49 = 0 , V_50 ;\r\nint V_51 = 3 ;\r\ndo {\r\nV_50 = V_49 ;\r\nF_3 ( 0x20 , V_43 + 0x01 ) ;\r\nV_45 = F_4 ( V_43 + 0x03 ) ;\r\nF_3 ( 0x21 , V_43 + 0x01 ) ;\r\nV_46 = F_4 ( V_43 + 0x03 ) ;\r\nF_3 ( 0x20 , V_44 + 0x01 ) ;\r\nV_47 = F_4 ( V_44 + 0x03 ) ;\r\nF_3 ( 0x21 , V_44 + 0x01 ) ;\r\nV_48 = F_4 ( V_44 + 0x03 ) ;\r\nV_49 = ( V_48 << 23 ) | ( V_47 << 15 ) | ( V_46 << 8 ) | V_45 ;\r\n} while ( V_51 -- && ( ( ( V_50 ^ V_49 ) & 0x3fff8000 ) || V_50 < V_49 ) );\r\nF_5 ( L_5 ,\r\nV_45 , V_46 , V_47 , V_48 ) ;\r\nreturn V_49 ;\r\n}\r\nstatic long F_14 ( unsigned long V_15 )\r\n{\r\nT_5 V_52 , V_53 ;\r\nlong V_54 , V_55 ;\r\nlong V_56 , V_57 ;\r\nT_1 V_58 ;\r\nV_54 = F_13 ( V_15 ) ;\r\nV_52 = F_15 () ;\r\nF_3 ( 0x01 , V_15 + 0x01 ) ;\r\nV_58 = F_4 ( V_15 + 0x03 ) ;\r\nF_5 ( L_6 , V_58 ) ;\r\nF_3 ( V_58 | 0x40 , V_15 + 0x03 ) ;\r\nF_16 ( 10 ) ;\r\nV_55 = F_13 ( V_15 ) ;\r\nV_53 = F_15 () ;\r\nF_3 ( 0x01 , V_15 + 0x01 ) ;\r\nV_58 = F_4 ( V_15 + 0x03 ) ;\r\nF_5 ( L_6 , V_58 ) ;\r\nF_3 ( V_58 & ~ 0x40 , V_15 + 0x03 ) ;\r\nV_57 = F_17 ( V_53 , V_52 ) ;\r\nV_56 = ( ( V_54 - V_55 ) & 0x3fffffff ) / 10 *\r\n( 10000000 / V_57 ) ;\r\nF_5 ( L_7 , V_54 , V_55 ) ;\r\nreturn V_56 ;\r\n}\r\nstatic void F_18 ( struct V_1 * V_2 )\r\n{\r\nstruct V_59 * V_60 = F_19 ( V_2 ) ;\r\nT_1 V_61 ;\r\nif ( V_60 == NULL || ! F_20 ( V_60 , L_8 ) )\r\nreturn;\r\nif ( V_2 -> V_62 >= 0x03 ) {\r\nF_21 ( V_2 , 0x40 , & V_61 ) ;\r\nF_22 ( V_2 , 0x40 , ( V_61 | 0x01 ) ) ;\r\n}\r\n}\r\nstatic int F_23 ( struct V_1 * V_17 )\r\n{\r\nconst char * V_63 = V_64 ;\r\nunsigned long V_15 = F_24 ( V_17 , 4 ) ;\r\nunsigned long V_44 = V_15 + 0x08 ;\r\nlong V_56 , V_65 , V_66 ;\r\nint V_67 , V_68 ;\r\nT_1 V_69 , V_70 ;\r\nif ( V_15 == 0 )\r\nreturn - V_71 ;\r\n#ifdef F_25\r\nF_18 ( V_17 ) ;\r\n#endif\r\nswitch( F_1 ( V_17 ) ) {\r\ncase 4 :\r\nV_65 = 133333333 ;\r\nbreak;\r\ncase 3 :\r\ndefault:\r\nV_65 = 100000000 ;\r\nbreak;\r\n}\r\nV_56 = F_14 ( V_15 ) ;\r\nF_12 ( V_72 L_9 ,\r\nV_63 , F_26 ( V_17 ) , V_56 / 1000 ) ;\r\nif ( F_27 ( V_56 < 5000000L || V_56 > 70000000L ) ) {\r\nF_12 ( V_73 L_10\r\nL_11 , V_63 , F_26 ( V_17 ) , V_56 ) ;\r\ngoto V_74;\r\n}\r\n#ifdef F_28\r\nF_5 ( L_12 , V_65 ) ;\r\nF_3 ( 0x02 , V_44 + 0x01 ) ;\r\nV_69 = F_4 ( V_44 + 0x03 ) ;\r\nF_3 ( 0x03 , V_44 + 0x01 ) ;\r\nV_70 = F_4 ( V_44 + 0x03 ) ;\r\nF_5 ( L_13 , V_69 , V_70 ) ;\r\n#endif\r\nV_66 = V_65 / ( V_56 / 1000 ) ;\r\nif ( V_66 < 8600L ) {\r\nV_68 = 0x0d ;\r\n} else if ( V_66 < 12900L ) {\r\nV_68 = 0x08 ;\r\n} else if ( V_66 < 16100L ) {\r\nV_68 = 0x06 ;\r\n} else if ( V_66 < 64000L ) {\r\nV_68 = 0x00 ;\r\n} else {\r\nF_12 ( V_73 L_14 ,\r\nV_63 , F_26 ( V_17 ) , V_66 ) ;\r\ngoto V_74;\r\n}\r\nV_67 = ( V_66 * ( V_68 + 2 ) ) / 1000 - 2 ;\r\nF_5 ( L_15 , V_67 , V_68 , V_66 ) ;\r\nif ( F_27 ( V_67 < 0 || V_67 > 127 ) ) {\r\nF_12 ( V_73 L_16 ,\r\nV_63 , F_26 ( V_17 ) , V_67 ) ;\r\ngoto V_74;\r\n}\r\nV_69 = ( T_1 ) V_67 ;\r\nV_70 = ( T_1 ) V_68 ;\r\nF_5 ( L_17 , V_69 , V_70 ) ;\r\nF_3 ( 0x02 , V_44 + 0x01 ) ;\r\nF_3 ( V_69 , V_44 + 0x03 ) ;\r\nF_3 ( 0x03 , V_44 + 0x01 ) ;\r\nF_3 ( V_70 , V_44 + 0x03 ) ;\r\nF_16 ( 30 ) ;\r\n#ifdef F_28\r\nF_3 ( 0x02 , V_44 + 0x01 ) ;\r\nV_69 = F_4 ( V_44 + 0x03 ) ;\r\nF_3 ( 0x03 , V_44 + 0x01 ) ;\r\nV_70 = F_4 ( V_44 + 0x03 ) ;\r\nF_5 ( L_13 , V_69 , V_70 ) ;\r\n#endif\r\nV_74:\r\nreturn 0 ;\r\n}\r\nstatic struct V_1 * F_29 ( struct V_1 * V_17 )\r\n{\r\nstruct V_1 * V_75 ;\r\nV_75 = F_30 ( V_17 -> V_76 , F_31 ( F_32 ( V_17 -> V_77 ) + 1 ,\r\nF_33 ( V_17 -> V_77 ) ) ) ;\r\nif ( V_75 &&\r\nV_75 -> V_78 == V_17 -> V_78 &&\r\nV_75 -> V_4 == V_17 -> V_4 ) {\r\nif ( V_75 -> V_79 != V_17 -> V_79 ) {\r\nV_75 -> V_79 = V_17 -> V_79 ;\r\nF_12 (KERN_INFO DRV_NAME L_18\r\nL_19 , pci_name(dev)) ;\r\n}\r\nreturn V_75 ;\r\n}\r\nreturn NULL ;\r\n}\r\nstatic int F_34 ( struct V_1 * V_17 , const struct V_80 * V_81 )\r\n{\r\nconst struct V_82 * V_83 = & V_84 [ V_81 -> V_85 ] ;\r\nstruct V_1 * V_86 = V_17 -> V_76 -> V_87 ;\r\nif ( V_17 -> V_4 == V_10 && V_86 &&\r\nV_86 -> V_78 == V_88 &&\r\nV_86 -> V_4 == V_89 ) {\r\nstruct V_1 * V_75 ;\r\nif ( F_32 ( V_17 -> V_77 ) & 2 )\r\nreturn - V_90 ;\r\nV_75 = F_29 ( V_17 ) ;\r\nif ( V_75 ) {\r\nint V_91 = F_35 ( V_17 , V_75 , V_83 , NULL ) ;\r\nif ( V_91 < 0 )\r\nF_36 ( V_75 ) ;\r\nreturn V_91 ;\r\n}\r\n}\r\nif ( V_17 -> V_4 == V_6 && V_86 &&\r\nV_86 -> V_78 == V_92 &&\r\n( V_86 -> V_4 == V_93 ||\r\nV_86 -> V_4 == V_94 ) ) {\r\nF_12 (KERN_INFO DRV_NAME L_20\r\nL_21 , pci_name(dev)) ;\r\nreturn - V_90 ;\r\n}\r\nreturn F_37 ( V_17 , V_83 , NULL ) ;\r\n}\r\nstatic void F_38 ( struct V_1 * V_17 )\r\n{\r\nstruct V_95 * V_96 = F_39 ( V_17 ) ;\r\nstruct V_1 * V_75 = V_96 -> V_17 [ 1 ] ? F_8 ( V_96 -> V_17 [ 1 ] ) : NULL ;\r\nF_40 ( V_17 ) ;\r\nF_36 ( V_75 ) ;\r\n}\r\nstatic int T_6 F_41 ( void )\r\n{\r\nreturn F_42 ( & V_97 ) ;\r\n}\r\nstatic void T_7 F_43 ( void )\r\n{\r\nF_44 ( & V_97 ) ;\r\n}
