Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Oct  2 00:30:57 2023
| Host         : RaijinPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file OTTER_Wrapper_timing_summary_routed.rpt -pb OTTER_Wrapper_timing_summary_routed.pb -rpx OTTER_Wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : OTTER_Wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (525)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (84)
5. checking no_input_delay (17)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (525)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_10/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_11/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_12/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_13/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_14/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_15/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_16/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_17/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_19/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_20/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_21/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_22/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_23/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_8/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[0] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[1] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[2] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[3] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[4] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[5] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_bram_9/DOBDO[6] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_4/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_5/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_6/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/my_fsm/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/my_fsm/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/my_fsm/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: MCU/my_fsm/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: SSG_DISP/CathMod/s_clk_500_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (84)
-------------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.297    -4683.802                   1157                 2070        0.080        0.000                      0                 2070        3.750        0.000                       0                   340  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.297    -4683.802                   1157                 2070        0.080        0.000                      0                 2070        3.750        0.000                       0                   340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1157  Failing Endpoints,  Worst Slack       -7.297ns,  Total Violation    -4683.802ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.297ns  (required time - arrival time)
  Source:                 MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_21/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.618ns  (logic 5.828ns (35.070%)  route 10.790ns (64.930%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.608     5.129    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0]
                         net (fo=1, routed)           1.938     9.520    MCU/OTTER_MEMORY/memory_reg_bram_18_n_67
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.644 r  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46/O
                         net (fo=1, routed)           0.000     9.644    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46_n_0
    SLICE_X36Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.856 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19/O
                         net (fo=2, routed)           0.936    10.792    MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.299    11.091 f  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=10, routed)          0.506    11.597    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.721 f  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_41/O
                         net (fo=36, routed)          0.545    12.267    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.391 r  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_31/O
                         net (fo=210, routed)         1.244    13.635    MCU/my_8t1_mux_alu_srcB/alu_srcA[0]_alias
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.759 r  MCU/my_8t1_mux_alu_srcB/CSR_MTVEC[31]_i_21_comp/O
                         net (fo=1, routed)           0.498    14.257    MCU/OTTER_MEMORY/mux_srcB[0]_repN_alias
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_comp/O
                         net (fo=1, routed)           0.000    14.381    MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.913 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.913    MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.027 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.027    MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.141 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.141    MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.255 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.255    MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.369 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.369    MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.483 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.483    MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.705 f  MCU/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_35/O[0]
                         net (fo=1, routed)           0.584    16.289    MCU/OTTER_MEMORY/my_alu/data8[24]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.299    16.588 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6/O
                         net (fo=1, routed)           0.452    17.040    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2/O
                         net (fo=1, routed)           0.298    17.462    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.586 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_1/O
                         net (fo=6, routed)           0.826    18.412    MCU/OTTER_MEMORY/IOBUS_addr[24]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.536 f  MCU/OTTER_MEMORY/memory_reg_bram_8_i_39/O
                         net (fo=39, routed)          1.183    19.719    MCU/OTTER_MEMORY/memory_reg_bram_8_i_39_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.843 r  MCU/OTTER_MEMORY/memory_reg_bram_8_i_32/O
                         net (fo=12, routed)          1.242    21.084    MCU/OTTER_MEMORY/p_0_in_0[24]
    SLICE_X11Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.208 r  MCU/OTTER_MEMORY/memory_reg_bram_21_i_3/O
                         net (fo=1, routed)           0.538    21.747    MCU/OTTER_MEMORY/memory_reg_bram_21_i_3_n_0
    RAMB36_X0Y2          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_21/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.488    14.829    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y2          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_21/CLKARDCLK
                         clock pessimism              0.188    15.017    
                         clock uncertainty           -0.035    14.981    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    14.449    MCU/OTTER_MEMORY/memory_reg_bram_21
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                         -21.747    
  -------------------------------------------------------------------
                         slack                                 -7.297    

Slack (VIOLATED) :        -7.204ns  (required time - arrival time)
  Source:                 MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_16/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.592ns  (logic 5.828ns (35.125%)  route 10.764ns (64.875%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.608     5.129    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0]
                         net (fo=1, routed)           1.938     9.520    MCU/OTTER_MEMORY/memory_reg_bram_18_n_67
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.644 r  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46/O
                         net (fo=1, routed)           0.000     9.644    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46_n_0
    SLICE_X36Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.856 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19/O
                         net (fo=2, routed)           0.936    10.792    MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.299    11.091 f  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=10, routed)          0.506    11.597    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.721 f  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_41/O
                         net (fo=36, routed)          0.545    12.267    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.391 r  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_31/O
                         net (fo=210, routed)         1.244    13.635    MCU/my_8t1_mux_alu_srcB/alu_srcA[0]_alias
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.759 r  MCU/my_8t1_mux_alu_srcB/CSR_MTVEC[31]_i_21_comp/O
                         net (fo=1, routed)           0.498    14.257    MCU/OTTER_MEMORY/mux_srcB[0]_repN_alias
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_comp/O
                         net (fo=1, routed)           0.000    14.381    MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.913 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.913    MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.027 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.027    MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.141 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.141    MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.255 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.255    MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.369 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.369    MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.483 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.483    MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.705 f  MCU/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_35/O[0]
                         net (fo=1, routed)           0.584    16.289    MCU/OTTER_MEMORY/my_alu/data8[24]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.299    16.588 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6/O
                         net (fo=1, routed)           0.452    17.040    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2/O
                         net (fo=1, routed)           0.298    17.462    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.586 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_1/O
                         net (fo=6, routed)           0.826    18.412    MCU/OTTER_MEMORY/IOBUS_addr[24]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.536 f  MCU/OTTER_MEMORY/memory_reg_bram_8_i_39/O
                         net (fo=39, routed)          1.183    19.719    MCU/OTTER_MEMORY/memory_reg_bram_8_i_39_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.843 r  MCU/OTTER_MEMORY/memory_reg_bram_8_i_32/O
                         net (fo=12, routed)          1.242    21.085    MCU/OTTER_MEMORY/p_0_in_0[24]
    SLICE_X55Y27         LUT5 (Prop_lut5_I4_O)        0.124    21.209 r  MCU/OTTER_MEMORY/memory_reg_bram_16_i_3/O
                         net (fo=1, routed)           0.512    21.721    MCU/OTTER_MEMORY/memory_reg_bram_16_i_3_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_16/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.484    14.825    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_16/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    14.517    MCU/OTTER_MEMORY/memory_reg_bram_16
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -21.721    
  -------------------------------------------------------------------
                         slack                                 -7.204    

Slack (VIOLATED) :        -7.199ns  (required time - arrival time)
  Source:                 MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_12/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.524ns  (logic 5.828ns (35.271%)  route 10.696ns (64.729%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.608     5.129    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0]
                         net (fo=1, routed)           1.938     9.520    MCU/OTTER_MEMORY/memory_reg_bram_18_n_67
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.644 r  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46/O
                         net (fo=1, routed)           0.000     9.644    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46_n_0
    SLICE_X36Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.856 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19/O
                         net (fo=2, routed)           0.936    10.792    MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.299    11.091 f  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=10, routed)          0.506    11.597    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.721 f  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_41/O
                         net (fo=36, routed)          0.545    12.267    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.391 r  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_31/O
                         net (fo=210, routed)         1.244    13.635    MCU/my_8t1_mux_alu_srcB/alu_srcA[0]_alias
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.759 r  MCU/my_8t1_mux_alu_srcB/CSR_MTVEC[31]_i_21_comp/O
                         net (fo=1, routed)           0.498    14.257    MCU/OTTER_MEMORY/mux_srcB[0]_repN_alias
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_comp/O
                         net (fo=1, routed)           0.000    14.381    MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.913 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.913    MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.027 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.027    MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.141 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.141    MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.255 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.255    MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.369 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.369    MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.483 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.483    MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.705 f  MCU/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_35/O[0]
                         net (fo=1, routed)           0.584    16.289    MCU/OTTER_MEMORY/my_alu/data8[24]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.299    16.588 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6/O
                         net (fo=1, routed)           0.452    17.040    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2/O
                         net (fo=1, routed)           0.298    17.462    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.586 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_1/O
                         net (fo=6, routed)           0.826    18.412    MCU/OTTER_MEMORY/IOBUS_addr[24]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.536 f  MCU/OTTER_MEMORY/memory_reg_bram_8_i_39/O
                         net (fo=39, routed)          1.150    19.686    MCU/OTTER_MEMORY/memory_reg_bram_8_i_39_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.810 r  MCU/OTTER_MEMORY/memory_reg_bram_8_i_35/O
                         net (fo=13, routed)          0.520    20.330    MCU/OTTER_MEMORY/p_0_in_0[0]
    SLICE_X30Y18         LUT5 (Prop_lut5_I4_O)        0.124    20.454 r  MCU/OTTER_MEMORY/memory_reg_bram_12_i_6/O
                         net (fo=1, routed)           1.199    21.652    MCU/OTTER_MEMORY/memory_reg_bram_12_i_6_n_0
    RAMB36_X0Y1          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_12/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.492    14.833    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_12/CLKARDCLK
                         clock pessimism              0.188    15.021    
                         clock uncertainty           -0.035    14.985    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.453    MCU/OTTER_MEMORY/memory_reg_bram_12
  -------------------------------------------------------------------
                         required time                         14.453    
                         arrival time                         -21.652    
  -------------------------------------------------------------------
                         slack                                 -7.199    

Slack (VIOLATED) :        -7.124ns  (required time - arrival time)
  Source:                 MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_22/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.440ns  (logic 5.828ns (35.451%)  route 10.612ns (64.549%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.608     5.129    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0]
                         net (fo=1, routed)           1.938     9.520    MCU/OTTER_MEMORY/memory_reg_bram_18_n_67
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.644 r  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46/O
                         net (fo=1, routed)           0.000     9.644    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46_n_0
    SLICE_X36Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.856 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19/O
                         net (fo=2, routed)           0.936    10.792    MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.299    11.091 f  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=10, routed)          0.506    11.597    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.721 f  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_41/O
                         net (fo=36, routed)          0.545    12.267    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.391 r  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_31/O
                         net (fo=210, routed)         1.244    13.635    MCU/my_8t1_mux_alu_srcB/alu_srcA[0]_alias
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.759 r  MCU/my_8t1_mux_alu_srcB/CSR_MTVEC[31]_i_21_comp/O
                         net (fo=1, routed)           0.498    14.257    MCU/OTTER_MEMORY/mux_srcB[0]_repN_alias
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_comp/O
                         net (fo=1, routed)           0.000    14.381    MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.913 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.913    MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.027 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.027    MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.141 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.141    MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.255 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.255    MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.369 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.369    MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.483 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.483    MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.705 f  MCU/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_35/O[0]
                         net (fo=1, routed)           0.584    16.289    MCU/OTTER_MEMORY/my_alu/data8[24]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.299    16.588 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6/O
                         net (fo=1, routed)           0.452    17.040    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2/O
                         net (fo=1, routed)           0.298    17.462    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.586 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_1/O
                         net (fo=6, routed)           0.826    18.412    MCU/OTTER_MEMORY/IOBUS_addr[24]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.536 f  MCU/OTTER_MEMORY/memory_reg_bram_8_i_39/O
                         net (fo=39, routed)          1.047    19.583    MCU/OTTER_MEMORY/memory_reg_bram_8_i_39_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.707 r  MCU/OTTER_MEMORY/memory_reg_bram_8_i_33/O
                         net (fo=14, routed)          1.378    21.085    MCU/OTTER_MEMORY/p_0_in_0[16]
    SLICE_X10Y17         LUT5 (Prop_lut5_I4_O)        0.124    21.209 r  MCU/OTTER_MEMORY/memory_reg_bram_22_i_4/O
                         net (fo=1, routed)           0.359    21.569    MCU/OTTER_MEMORY/memory_reg_bram_22_i_4_n_0
    RAMB36_X0Y3          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_22/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.483    14.824    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y3          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_22/CLKARDCLK
                         clock pessimism              0.188    15.012    
                         clock uncertainty           -0.035    14.976    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    14.444    MCU/OTTER_MEMORY/memory_reg_bram_22
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -21.569    
  -------------------------------------------------------------------
                         slack                                 -7.124    

Slack (VIOLATED) :        -7.098ns  (required time - arrival time)
  Source:                 MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_16/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.487ns  (logic 5.828ns (35.349%)  route 10.659ns (64.651%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.608     5.129    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0]
                         net (fo=1, routed)           1.938     9.520    MCU/OTTER_MEMORY/memory_reg_bram_18_n_67
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.644 r  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46/O
                         net (fo=1, routed)           0.000     9.644    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46_n_0
    SLICE_X36Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.856 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19/O
                         net (fo=2, routed)           0.936    10.792    MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.299    11.091 f  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=10, routed)          0.506    11.597    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.721 f  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_41/O
                         net (fo=36, routed)          0.545    12.267    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.391 r  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_31/O
                         net (fo=210, routed)         1.244    13.635    MCU/my_8t1_mux_alu_srcB/alu_srcA[0]_alias
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.759 r  MCU/my_8t1_mux_alu_srcB/CSR_MTVEC[31]_i_21_comp/O
                         net (fo=1, routed)           0.498    14.257    MCU/OTTER_MEMORY/mux_srcB[0]_repN_alias
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_comp/O
                         net (fo=1, routed)           0.000    14.381    MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.913 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.913    MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.027 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.027    MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.141 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.141    MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.255 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.255    MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.369 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.369    MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.483 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.483    MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.705 f  MCU/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_35/O[0]
                         net (fo=1, routed)           0.584    16.289    MCU/OTTER_MEMORY/my_alu/data8[24]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.299    16.588 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6/O
                         net (fo=1, routed)           0.452    17.040    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2/O
                         net (fo=1, routed)           0.298    17.462    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.586 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_1/O
                         net (fo=6, routed)           0.826    18.412    MCU/OTTER_MEMORY/IOBUS_addr[24]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.536 f  MCU/OTTER_MEMORY/memory_reg_bram_8_i_39/O
                         net (fo=39, routed)          1.150    19.686    MCU/OTTER_MEMORY/memory_reg_bram_8_i_39_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.810 r  MCU/OTTER_MEMORY/memory_reg_bram_8_i_35/O
                         net (fo=13, routed)          0.577    20.387    MCU/OTTER_MEMORY/p_0_in_0[0]
    SLICE_X36Y23         LUT5 (Prop_lut5_I4_O)        0.124    20.511 r  MCU/OTTER_MEMORY/memory_reg_bram_16_i_6/O
                         net (fo=1, routed)           1.105    21.616    MCU/OTTER_MEMORY/memory_reg_bram_16_i_6_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_16/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.484    14.825    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_16/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.517    MCU/OTTER_MEMORY/memory_reg_bram_16
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -21.616    
  -------------------------------------------------------------------
                         slack                                 -7.098    

Slack (VIOLATED) :        -7.082ns  (required time - arrival time)
  Source:                 MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_15/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.466ns  (logic 5.828ns (35.394%)  route 10.638ns (64.606%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.608     5.129    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0]
                         net (fo=1, routed)           1.938     9.520    MCU/OTTER_MEMORY/memory_reg_bram_18_n_67
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.644 r  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46/O
                         net (fo=1, routed)           0.000     9.644    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46_n_0
    SLICE_X36Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.856 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19/O
                         net (fo=2, routed)           0.936    10.792    MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.299    11.091 f  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=10, routed)          0.506    11.597    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.721 f  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_41/O
                         net (fo=36, routed)          0.545    12.267    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.391 r  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_31/O
                         net (fo=210, routed)         1.244    13.635    MCU/my_8t1_mux_alu_srcB/alu_srcA[0]_alias
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.759 r  MCU/my_8t1_mux_alu_srcB/CSR_MTVEC[31]_i_21_comp/O
                         net (fo=1, routed)           0.498    14.257    MCU/OTTER_MEMORY/mux_srcB[0]_repN_alias
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_comp/O
                         net (fo=1, routed)           0.000    14.381    MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.913 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.913    MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.027 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.027    MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.141 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.141    MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.255 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.255    MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.369 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.369    MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.483 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.483    MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.705 f  MCU/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_35/O[0]
                         net (fo=1, routed)           0.584    16.289    MCU/OTTER_MEMORY/my_alu/data8[24]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.299    16.588 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6/O
                         net (fo=1, routed)           0.452    17.040    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2/O
                         net (fo=1, routed)           0.298    17.462    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.586 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_1/O
                         net (fo=6, routed)           0.826    18.412    MCU/OTTER_MEMORY/IOBUS_addr[24]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.536 f  MCU/OTTER_MEMORY/memory_reg_bram_8_i_39/O
                         net (fo=39, routed)          1.150    19.686    MCU/OTTER_MEMORY/memory_reg_bram_8_i_39_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.810 r  MCU/OTTER_MEMORY/memory_reg_bram_8_i_35/O
                         net (fo=13, routed)          0.912    20.722    MCU/OTTER_MEMORY/p_0_in_0[0]
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.124    20.846 r  MCU/OTTER_MEMORY/memory_reg_bram_15_i_6/O
                         net (fo=1, routed)           0.749    21.595    MCU/OTTER_MEMORY/memory_reg_bram_15_i_6_n_0
    RAMB36_X1Y4          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_15/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.479    14.820    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y4          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_15/CLKARDCLK
                         clock pessimism              0.260    15.080    
                         clock uncertainty           -0.035    15.044    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.512    MCU/OTTER_MEMORY/memory_reg_bram_15
  -------------------------------------------------------------------
                         required time                         14.512    
                         arrival time                         -21.595    
  -------------------------------------------------------------------
                         slack                                 -7.082    

Slack (VIOLATED) :        -7.075ns  (required time - arrival time)
  Source:                 MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_19/WEA[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.385ns  (logic 5.828ns (35.568%)  route 10.557ns (64.432%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.608     5.129    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0]
                         net (fo=1, routed)           1.938     9.520    MCU/OTTER_MEMORY/memory_reg_bram_18_n_67
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.644 r  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46/O
                         net (fo=1, routed)           0.000     9.644    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46_n_0
    SLICE_X36Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.856 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19/O
                         net (fo=2, routed)           0.936    10.792    MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.299    11.091 f  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=10, routed)          0.506    11.597    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.721 f  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_41/O
                         net (fo=36, routed)          0.545    12.267    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.391 r  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_31/O
                         net (fo=210, routed)         1.244    13.635    MCU/my_8t1_mux_alu_srcB/alu_srcA[0]_alias
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.759 r  MCU/my_8t1_mux_alu_srcB/CSR_MTVEC[31]_i_21_comp/O
                         net (fo=1, routed)           0.498    14.257    MCU/OTTER_MEMORY/mux_srcB[0]_repN_alias
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_comp/O
                         net (fo=1, routed)           0.000    14.381    MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.913 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.913    MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.027 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.027    MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.141 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.141    MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.255 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.255    MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.369 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.369    MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.483 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.483    MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.705 f  MCU/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_35/O[0]
                         net (fo=1, routed)           0.584    16.289    MCU/OTTER_MEMORY/my_alu/data8[24]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.299    16.588 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6/O
                         net (fo=1, routed)           0.452    17.040    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2/O
                         net (fo=1, routed)           0.298    17.462    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.586 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_1/O
                         net (fo=6, routed)           0.826    18.412    MCU/OTTER_MEMORY/IOBUS_addr[24]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.536 f  MCU/OTTER_MEMORY/memory_reg_bram_8_i_39/O
                         net (fo=39, routed)          1.183    19.719    MCU/OTTER_MEMORY/memory_reg_bram_8_i_39_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.843 r  MCU/OTTER_MEMORY/memory_reg_bram_8_i_32/O
                         net (fo=12, routed)          1.012    20.855    MCU/OTTER_MEMORY/p_0_in_0[24]
    SLICE_X15Y22         LUT5 (Prop_lut5_I4_O)        0.124    20.979 r  MCU/OTTER_MEMORY/memory_reg_bram_19_i_3/O
                         net (fo=1, routed)           0.535    21.514    MCU/OTTER_MEMORY/memory_reg_bram_19_i_3_n_0
    RAMB36_X0Y4          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_19/WEA[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.478    14.819    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y4          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_19/CLKARDCLK
                         clock pessimism              0.188    15.007    
                         clock uncertainty           -0.035    14.971    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[3])
                                                     -0.532    14.439    MCU/OTTER_MEMORY/memory_reg_bram_19
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -21.514    
  -------------------------------------------------------------------
                         slack                                 -7.075    

Slack (VIOLATED) :        -7.054ns  (required time - arrival time)
  Source:                 MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_18/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.463ns  (logic 5.828ns (35.400%)  route 10.635ns (64.600%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.608     5.129    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0]
                         net (fo=1, routed)           1.938     9.520    MCU/OTTER_MEMORY/memory_reg_bram_18_n_67
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.644 r  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46/O
                         net (fo=1, routed)           0.000     9.644    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46_n_0
    SLICE_X36Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.856 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19/O
                         net (fo=2, routed)           0.936    10.792    MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.299    11.091 f  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=10, routed)          0.506    11.597    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.721 f  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_41/O
                         net (fo=36, routed)          0.545    12.267    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.391 r  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_31/O
                         net (fo=210, routed)         1.244    13.635    MCU/my_8t1_mux_alu_srcB/alu_srcA[0]_alias
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.759 r  MCU/my_8t1_mux_alu_srcB/CSR_MTVEC[31]_i_21_comp/O
                         net (fo=1, routed)           0.498    14.257    MCU/OTTER_MEMORY/mux_srcB[0]_repN_alias
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_comp/O
                         net (fo=1, routed)           0.000    14.381    MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.913 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.913    MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.027 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.027    MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.141 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.141    MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.255 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.255    MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.369 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.369    MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.483 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.483    MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.705 f  MCU/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_35/O[0]
                         net (fo=1, routed)           0.584    16.289    MCU/OTTER_MEMORY/my_alu/data8[24]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.299    16.588 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6/O
                         net (fo=1, routed)           0.452    17.040    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2/O
                         net (fo=1, routed)           0.298    17.462    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.586 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_1/O
                         net (fo=6, routed)           0.826    18.412    MCU/OTTER_MEMORY/IOBUS_addr[24]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.536 f  MCU/OTTER_MEMORY/memory_reg_bram_8_i_39/O
                         net (fo=39, routed)          1.047    19.583    MCU/OTTER_MEMORY/memory_reg_bram_8_i_39_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.707 r  MCU/OTTER_MEMORY/memory_reg_bram_8_i_33/O
                         net (fo=14, routed)          0.626    20.333    MCU/OTTER_MEMORY/p_0_in_0[16]
    SLICE_X47Y23         LUT5 (Prop_lut5_I4_O)        0.124    20.457 r  MCU/OTTER_MEMORY/memory_reg_bram_18_i_4/O
                         net (fo=1, routed)           1.135    21.592    MCU/OTTER_MEMORY/memory_reg_bram_18_i_4_n_0
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.491    14.832    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKARDCLK
                         clock pessimism              0.274    15.106    
                         clock uncertainty           -0.035    15.070    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    14.538    MCU/OTTER_MEMORY/memory_reg_bram_18
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                         -21.592    
  -------------------------------------------------------------------
                         slack                                 -7.054    

Slack (VIOLATED) :        -7.043ns  (required time - arrival time)
  Source:                 MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_16/WEA[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.431ns  (logic 5.828ns (35.469%)  route 10.603ns (64.531%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.608     5.129    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0]
                         net (fo=1, routed)           1.938     9.520    MCU/OTTER_MEMORY/memory_reg_bram_18_n_67
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.644 r  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46/O
                         net (fo=1, routed)           0.000     9.644    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46_n_0
    SLICE_X36Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.856 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19/O
                         net (fo=2, routed)           0.936    10.792    MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.299    11.091 f  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=10, routed)          0.506    11.597    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.721 f  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_41/O
                         net (fo=36, routed)          0.545    12.267    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.391 r  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_31/O
                         net (fo=210, routed)         1.244    13.635    MCU/my_8t1_mux_alu_srcB/alu_srcA[0]_alias
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.759 r  MCU/my_8t1_mux_alu_srcB/CSR_MTVEC[31]_i_21_comp/O
                         net (fo=1, routed)           0.498    14.257    MCU/OTTER_MEMORY/mux_srcB[0]_repN_alias
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_comp/O
                         net (fo=1, routed)           0.000    14.381    MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.913 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.913    MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.027 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.027    MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.141 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.141    MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.255 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.255    MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.369 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.369    MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.483 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.483    MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.705 f  MCU/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_35/O[0]
                         net (fo=1, routed)           0.584    16.289    MCU/OTTER_MEMORY/my_alu/data8[24]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.299    16.588 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6/O
                         net (fo=1, routed)           0.452    17.040    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2/O
                         net (fo=1, routed)           0.298    17.462    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.586 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_1/O
                         net (fo=6, routed)           0.826    18.412    MCU/OTTER_MEMORY/IOBUS_addr[24]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.536 f  MCU/OTTER_MEMORY/memory_reg_bram_8_i_39/O
                         net (fo=39, routed)          1.047    19.583    MCU/OTTER_MEMORY/memory_reg_bram_8_i_39_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.707 r  MCU/OTTER_MEMORY/memory_reg_bram_8_i_33/O
                         net (fo=14, routed)          1.076    20.782    MCU/OTTER_MEMORY/p_0_in_0[16]
    SLICE_X51Y27         LUT5 (Prop_lut5_I4_O)        0.124    20.906 r  MCU/OTTER_MEMORY/memory_reg_bram_16_i_4/O
                         net (fo=1, routed)           0.654    21.560    MCU/OTTER_MEMORY/memory_reg_bram_16_i_4_n_0
    RAMB36_X2Y5          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_16/WEA[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.484    14.825    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_16/CLKARDCLK
                         clock pessimism              0.260    15.085    
                         clock uncertainty           -0.035    15.049    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[2])
                                                     -0.532    14.517    MCU/OTTER_MEMORY/memory_reg_bram_16
  -------------------------------------------------------------------
                         required time                         14.517    
                         arrival time                         -21.560    
  -------------------------------------------------------------------
                         slack                                 -7.043    

Slack (VIOLATED) :        -7.040ns  (required time - arrival time)
  Source:                 MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_11/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.441ns  (logic 5.828ns (35.449%)  route 10.613ns (64.551%))
  Logic Levels:           20  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.608     5.129    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y7          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_18/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.583 r  MCU/OTTER_MEMORY/memory_reg_bram_18/DOBDO[0]
                         net (fo=1, routed)           1.938     9.520    MCU/OTTER_MEMORY/memory_reg_bram_18_n_67
    SLICE_X36Y17         LUT6 (Prop_lut6_I1_O)        0.124     9.644 r  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46/O
                         net (fo=1, routed)           0.000     9.644    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_46_n_0
    SLICE_X36Y17         MUXF7 (Prop_muxf7_I0_O)      0.212     9.856 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19/O
                         net (fo=2, routed)           0.936    10.792    MCU/OTTER_MEMORY/CSR_MTVEC_reg[0]_i_19_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I1_O)        0.299    11.091 f  MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7/O
                         net (fo=10, routed)          0.506    11.597    MCU/OTTER_MEMORY/CSR_MTVEC[0]_i_7_n_0
    SLICE_X39Y17         LUT3 (Prop_lut3_I0_O)        0.124    11.721 f  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_41/O
                         net (fo=36, routed)          0.545    12.267    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_2
    SLICE_X41Y19         LUT5 (Prop_lut5_I1_O)        0.124    12.391 r  MCU/OTTER_MEMORY/CSR_MTVEC[31]_i_31/O
                         net (fo=210, routed)         1.244    13.635    MCU/my_8t1_mux_alu_srcB/alu_srcA[0]_alias
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.759 r  MCU/my_8t1_mux_alu_srcB/CSR_MTVEC[31]_i_21_comp/O
                         net (fo=1, routed)           0.498    14.257    MCU/OTTER_MEMORY/mux_srcB[0]_repN_alias
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.124    14.381 r  MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_comp/O
                         net (fo=1, routed)           0.000    14.381    MCU/OTTER_MEMORY/CSR_MTVEC[3]_i_25_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    14.913 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.913    MCU/OTTER_MEMORY/CSR_MTVEC_reg[3]_i_13_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.027 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.027    MCU/OTTER_MEMORY/CSR_MTVEC_reg[7]_i_13_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.141 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.141    MCU/OTTER_MEMORY/CSR_MTVEC_reg[11]_i_13_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.255 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.255    MCU/OTTER_MEMORY/CSR_MTVEC_reg[15]_i_13_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.369 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.369    MCU/OTTER_MEMORY/CSR_MTVEC_reg[19]_i_13_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.483 r  MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13/CO[3]
                         net (fo=1, routed)           0.000    15.483    MCU/OTTER_MEMORY/CSR_MTVEC_reg[23]_i_13_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.705 f  MCU/OTTER_MEMORY/CSR_MTVEC_reg[31]_i_35/O[0]
                         net (fo=1, routed)           0.584    16.289    MCU/OTTER_MEMORY/my_alu/data8[24]
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.299    16.588 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6/O
                         net (fo=1, routed)           0.452    17.040    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_6_n_0
    SLICE_X44Y21         LUT6 (Prop_lut6_I1_O)        0.124    17.164 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2/O
                         net (fo=1, routed)           0.298    17.462    MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    17.586 f  MCU/OTTER_MEMORY/CSR_MTVEC[24]_i_1/O
                         net (fo=6, routed)           0.826    18.412    MCU/OTTER_MEMORY/IOBUS_addr[24]
    SLICE_X43Y18         LUT4 (Prop_lut4_I3_O)        0.124    18.536 f  MCU/OTTER_MEMORY/memory_reg_bram_8_i_39/O
                         net (fo=39, routed)          1.150    19.686    MCU/OTTER_MEMORY/memory_reg_bram_8_i_39_n_0
    SLICE_X36Y18         LUT6 (Prop_lut6_I1_O)        0.124    19.810 r  MCU/OTTER_MEMORY/memory_reg_bram_8_i_35/O
                         net (fo=13, routed)          0.867    20.676    MCU/OTTER_MEMORY/p_0_in_0[0]
    SLICE_X37Y27         LUT5 (Prop_lut5_I4_O)        0.124    20.800 r  MCU/OTTER_MEMORY/memory_reg_bram_11_i_6/O
                         net (fo=1, routed)           0.769    21.569    MCU/OTTER_MEMORY/memory_reg_bram_11_i_6_n_0
    RAMB36_X1Y5          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_11/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.482    14.823    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y5          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_11/CLKARDCLK
                         clock pessimism              0.274    15.097    
                         clock uncertainty           -0.035    15.061    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.529    MCU/OTTER_MEMORY/memory_reg_bram_11
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -21.569    
  -------------------------------------------------------------------
                         slack                                 -7.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 MCU/MY_PC/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_17/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.141ns (43.891%)  route 0.180ns (56.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    MCU/MY_PC/clk_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  MCU/MY_PC/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MCU/MY_PC/data_out_reg[10]/Q
                         net (fo=22, routed)          0.180     1.768    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_59[9]
    RAMB36_X1Y2          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_17/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.876     2.004    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y2          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_17/CLKBWRCLK
                         clock pessimism             -0.498     1.506    
    RAMB36_X1Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.689    MCU/OTTER_MEMORY/memory_reg_bram_17
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 MCU/MY_PC/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_14/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.001%)  route 0.286ns (66.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    MCU/MY_PC/clk_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  MCU/MY_PC/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MCU/MY_PC/data_out_reg[10]/Q
                         net (fo=22, routed)          0.286     1.874    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_59[9]
    RAMB36_X1Y3          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_14/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.871     1.999    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                         clock pessimism             -0.498     1.501    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.684    MCU/OTTER_MEMORY/memory_reg_bram_14
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 MCU/MY_PC/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_23/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.164ns (34.343%)  route 0.314ns (65.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.563     1.446    MCU/MY_PC/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  MCU/MY_PC/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  MCU/MY_PC/data_out_reg[4]/Q
                         net (fo=22, routed)          0.314     1.924    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_59[3]
    RAMB36_X2Y2          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_23/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.877     2.005    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_23/CLKBWRCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.710    MCU/OTTER_MEMORY/memory_reg_bram_23
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 MCU/my_fsm/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/MY_PC/data_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.763%)  route 0.349ns (71.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.563     1.446    MCU/my_fsm/clk_IBUF_BUFG
    SLICE_X32Y6          FDSE                                         r  MCU/my_fsm/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDSE (Prop_fdse_C_Q)         0.141     1.587 r  MCU/my_fsm/FSM_onehot_PS_reg[0]/Q
                         net (fo=39, routed)          0.349     1.936    MCU/MY_PC/reset
    SLICE_X38Y5          FDRE                                         r  MCU/MY_PC/data_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.832     1.959    MCU/MY_PC/clk_IBUF_BUFG
    SLICE_X38Y5          FDRE                                         r  MCU/MY_PC/data_out_reg[5]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y5          FDRE (Hold_fdre_C_R)         0.009     1.719    MCU/MY_PC/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MCU/my_fsm/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/MY_PC/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.239%)  route 0.358ns (71.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.563     1.446    MCU/my_fsm/clk_IBUF_BUFG
    SLICE_X32Y6          FDSE                                         r  MCU/my_fsm/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDSE (Prop_fdse_C_Q)         0.141     1.587 r  MCU/my_fsm/FSM_onehot_PS_reg[0]/Q
                         net (fo=39, routed)          0.358     1.945    MCU/MY_PC/reset
    SLICE_X38Y6          FDRE                                         r  MCU/MY_PC/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.832     1.959    MCU/MY_PC/clk_IBUF_BUFG
    SLICE_X38Y6          FDRE                                         r  MCU/MY_PC/data_out_reg[0]/C
                         clock pessimism             -0.249     1.710    
    SLICE_X38Y6          FDRE (Hold_fdre_C_R)         0.009     1.719    MCU/MY_PC/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 MCU/MY_PC/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_10/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.013%)  route 0.329ns (69.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    MCU/MY_PC/clk_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  MCU/MY_PC/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MCU/MY_PC/data_out_reg[10]/Q
                         net (fo=22, routed)          0.329     1.917    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_59[9]
    RAMB36_X1Y1          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_10/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.878     2.006    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y1          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_10/CLKBWRCLK
                         clock pessimism             -0.498     1.508    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.691    MCU/OTTER_MEMORY/memory_reg_bram_10
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MCU/my_fsm/FSM_onehot_PS_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/MY_PC/data_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.649%)  route 0.351ns (71.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.563     1.446    MCU/my_fsm/clk_IBUF_BUFG
    SLICE_X32Y6          FDSE                                         r  MCU/my_fsm/FSM_onehot_PS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDSE (Prop_fdse_C_Q)         0.141     1.587 r  MCU/my_fsm/FSM_onehot_PS_reg[0]/Q
                         net (fo=39, routed)          0.351     1.938    MCU/MY_PC/reset
    SLICE_X40Y5          FDRE                                         r  MCU/MY_PC/data_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.833     1.960    MCU/MY_PC/clk_IBUF_BUFG
    SLICE_X40Y5          FDRE                                         r  MCU/MY_PC/data_out_reg[3]/C
                         clock pessimism             -0.249     1.711    
    SLICE_X40Y5          FDRE (Hold_fdre_C_R)        -0.018     1.693    MCU/MY_PC/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 MCU/MY_PC/data_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_12/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.164ns (22.129%)  route 0.577ns (77.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.563     1.446    MCU/MY_PC/clk_IBUF_BUFG
    SLICE_X38Y5          FDRE                                         r  MCU/MY_PC/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y5          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  MCU/MY_PC/data_out_reg[5]/Q
                         net (fo=22, routed)          0.577     2.187    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_59[4]
    RAMB36_X0Y1          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_12/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.878     2.006    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X0Y1          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_12/CLKBWRCLK
                         clock pessimism             -0.249     1.757    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.940    MCU/OTTER_MEMORY/memory_reg_bram_12
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 MCU/MY_PC/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_23/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.141ns (27.615%)  route 0.370ns (72.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    MCU/MY_PC/clk_IBUF_BUFG
    SLICE_X49Y11         FDRE                                         r  MCU/MY_PC/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y11         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  MCU/MY_PC/data_out_reg[10]/Q
                         net (fo=22, routed)          0.370     1.958    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_59[9]
    RAMB36_X2Y2          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_23/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.877     2.005    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X2Y2          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_23/CLKBWRCLK
                         clock pessimism             -0.478     1.527    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.710    MCU/OTTER_MEMORY/memory_reg_bram_23
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MCU/MY_PC/data_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MCU/OTTER_MEMORY/memory_reg_bram_14/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.632%)  route 0.354ns (68.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.563     1.446    MCU/MY_PC/clk_IBUF_BUFG
    SLICE_X54Y12         FDRE                                         r  MCU/MY_PC/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y12         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  MCU/MY_PC/data_out_reg[4]/Q
                         net (fo=22, routed)          0.354     1.965    MCU/OTTER_MEMORY/memory_reg_mux_sel_reg_7_59[3]
    RAMB36_X1Y3          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_14/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.871     1.999    MCU/OTTER_MEMORY/clk_IBUF_BUFG
    RAMB36_X1Y3          RAMB36E1                                     r  MCU/OTTER_MEMORY/memory_reg_bram_14/CLKBWRCLK
                         clock pessimism             -0.478     1.521    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.704    MCU/OTTER_MEMORY/memory_reg_bram_14
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   MCU/OTTER_MEMORY/memory_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y6   MCU/OTTER_MEMORY/memory_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   MCU/OTTER_MEMORY/memory_reg_bram_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y2   MCU/OTTER_MEMORY/memory_reg_bram_17/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   MCU/OTTER_MEMORY/memory_reg_bram_19/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y2   MCU/OTTER_MEMORY/memory_reg_bram_21/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   MCU/OTTER_MEMORY/memory_reg_bram_23/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y3   MCU/OTTER_MEMORY/memory_reg_bram_9/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y1   MCU/OTTER_MEMORY/memory_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y3   MCU/OTTER_MEMORY/memory_reg_bram_14/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y20  MCU/my_regfile/reg_file_reg_r2_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y20  MCU/my_regfile/reg_file_reg_r2_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y20  MCU/my_regfile/reg_file_reg_r2_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y20  MCU/my_regfile/reg_file_reg_r2_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y20  MCU/my_regfile/reg_file_reg_r2_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y20  MCU/my_regfile/reg_file_reg_r2_0_31_24_29/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y20  MCU/my_regfile/reg_file_reg_r2_0_31_24_29/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y20  MCU/my_regfile/reg_file_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y12  MCU/my_regfile/reg_file_reg_r1_0_31_18_23/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y12  MCU/my_regfile/reg_file_reg_r1_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y13  MCU/my_regfile/reg_file_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y13  MCU/my_regfile/reg_file_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y13  MCU/my_regfile/reg_file_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y13  MCU/my_regfile/reg_file_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y13  MCU/my_regfile/reg_file_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y13  MCU/my_regfile/reg_file_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y13  MCU/my_regfile/reg_file_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y13  MCU/my_regfile/reg_file_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y15  MCU/my_regfile/reg_file_reg_r1_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y15  MCU/my_regfile/reg_file_reg_r1_0_31_12_17/RAMA_D1/CLK



