<!DOCTYPE html>
<html>
  <head>
    <meta charset='utf-8'>
    <meta content='IE=edge' http-equiv='X-UA-Compatible'>
    <meta content='width=device-width, initial-scale=1' name='viewport'>
    <title>Mathias Soeken / Publications</title>
    <link href='css/bootstrap.min.css' rel='stylesheet'>
    <link href='css/custom.css' rel='stylesheet'>
    <script>
      (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
      (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
      m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
      })(window,document,'script','//www.google-analytics.com/analytics.js','ga');
      
      ga('create', 'UA-70660599-1', 'auto');
      ga('send', 'pageview', location.pathname);
    </script>
  </head>
  <body>
    <div class='container' id='main-container'>
      <div class='row' id='main-row'>
        <div class='col-md-3' id='left-column'>
          <ul class='nav nav-pills nav-stacked'>
            <li role='presentation'>
              <a href='index.html'>
                <span class='glyphicon glyphicon-user'></span>
                <div class='text'>
                  About me
                </div>
              </a>
            </li>
            <li role='presentation'>
              <a href='research.html'>
                <span class='glyphicon glyphicon-pencil'></span>
                <div class='text'>
                  Research
                </div>
              </a>
            </li>
            <li role='presentation'>
              <a href='teaching.html'>
                <span class='glyphicon glyphicon-education'></span>
                <div class='text'>
                  Teaching
                </div>
              </a>
            </li>
            <li class='active' role='presentation'>
              <a href='publications.html'>
                <span class='glyphicon glyphicon-book'></span>
                <div class='text'>
                  Publications
                </div>
              </a>
            </li>
            <li role='presentation'>
              <a href='talks.html'>
                <span class='glyphicon glyphicon-bullhorn'></span>
                <div class='text'>
                  Invited Talks
                </div>
              </a>
            </li>
            <div class='nav-sep'>Software</div>
            <li role='presentation'>
              <a class='tool' href='cirkit.html'>
                <span class='glyphicon glyphicon-cd'></span>
                <div class='text'>
                  CirKit
                </div>
              </a>
            </li>
            <li>
              <div class='sub'>
                <a href='cirkit_doc.html'>documentation</a>
                |
                <a href='tutorials.html'>tutorials</a>
              </div>
            </li>
            <li role='presentation'>
              <a class='tool' href='revkit.html'>
                <span class='glyphicon glyphicon-cd'></span>
                <div class='text'>
                  RevKit
                </div>
              </a>
            </li>
            <li>
              <div class='sub'>
                <a href='cirkit_doc.html'>documentation</a>
                |
                <a href='benchmarks.html'>benchmarks</a>
              </div>
            </li>
            <center>
              <a href='http://www.epfl.ch' target='_blank'>
                <img id='epfl-logo' src='images/epfl.svg'>
              </a>
            </center>
          </ul>
        </div>
        <div class='col-md-9'>
          <h1>Publications</h1>
          <!--
            <div id='map' style='width:100%; height:300px'></div>
            <script>
              function initMap() {
                var mapOptions = {
                  zoom: 1,
                  center: new google.maps.LatLng(0,0),
                  mapTypeId: google.maps.MapTypeId.ROADMAP
                };
                var map = new google.maps.Map(document.getElementById("map"), mapOptions);
              }
            </script>
            <script src='https://maps.googleapis.com/maps/api/js?key=AIzaSyCLj6O9WmvcmmEzbEbQ_rOsViTirPaacJ8&amp;region=US&amp;callback=initMap' type='text/javascript'></script>
          -->
          <ul class='nav nav-pills' id='myTab'>
            <li class='active'>
              <a href='#journals'>
                Journal Articles
              </a>
            </li>
            <li role='presentation'>
              <a href='#conferences'>
                Conference Papers
              </a>
            </li>
            <li role='presentation'>
              <a href='#books'>
                Books
              </a>
            </li>
            <li role='presentation'>
              <a href='#workshops'>
                Workshop Papers
              </a>
            </li>
            <li role='presentation'>
              <a href='#preprints'>
                Preprints
              </a>
            </li>
          </ul>
          <div class='tab-content'>
            <div class='tab-pane active' id='journals'>
              <div class='pitems'>
                <h4>In press</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='https://www.computer.org/computer-magazine/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/computer.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j16'>A PLiM computer for the IoT</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Pierre-Emmanuel Gaillardon,
                      Saeideh Shirinzadeh,
                      Rolf Drechsler,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 16</span>
                      In Computer  | Pages  | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='https://doi.org/10.1109/TCAD.2017.2664059' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/tcad.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j15'>Exact synthesis of majority-inverter graphs and its applications</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Luca Gaetano Amarù,
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 15</span>
                      In IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems  | Pages  | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://link.springer.com/article/10.1007/s10009-016-0426-1' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.springer.com/computer/swe/journal/10009' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/sttt.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j14'>metaSMT: Focus on your application and not on solver integration</h4>
                    <div class='pubauthor'>
                      Heinz Riener,
                      Finn Haedicke,
                      Stefan Frehse,
                      <strong>Mathias Soeken,</strong>
                      Daniel Große,
                      Rolf Drechsler,
                      Görschwin Fey
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 14</span>
                      In Journal on Software Tools for Technology Transfer  | Pages 1-17 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <h4>2016</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://digital-library.theiet.org/content/journals/10.1049/iet-cps.2016.0022' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://digital-library.theiet.org/content/journals/iet-cps;jsessionid=15e1smt7vf2ux.x-iet-live-01' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/cps.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j13'>Verifying the structure and behavior in UML/OCL models using satisfiability solvers</h4>
                    <div class='pubauthor'>
                      Nils Przigoda,
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 13</span>
                      In Cyber-Physical Systems: Theory & Applications 1(1), 2016 | Pages 49&ndash;59 | Publisher: IET
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1016/j.combustflame.2016.03.007' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.journals.elsevier.com/combustion-and-flame/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/cnf.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j12'>Time-resolved detection of diffusion limited temperature gradients inside single isolated burning droplets using rainbow refractometry</h4>
                    <div class='pubauthor'>
                      Christopher D. Rosebrock,
                      Saeideh Shirinzadeh,
                      <strong>Mathias Soeken,</strong>
                      Norbert Riefler,
                      Thomas Wriedt,
                      Rolf Drechsler,
                      Lutz Mädler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 12</span>
                      In Combustion and Flame 168, 2016 | Pages 255-269 | Publisher: Elsevier
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1016/j.tcs.2016.01.011' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.journals.elsevier.com/theoretical-computer-science/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/tcs.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j11'>Complexity of reversible circuits and their quantum implementations</h4>
                    <div class='pubauthor'>
                      Nabila Abdessaied,
                      Matthew Amy,
                      Rolf Drechsler,
                      <strong>Mathias Soeken</strong>
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 11</span>
                      In Theoretical Computer Science 618, 2016 | Pages 85&ndash;106 | Publisher: Elsevier
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1515/zkri-2015-1887' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.degruyter.com/view/j/zkri' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/zk.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j10'>Atomic distributions in crystal structures solved by Boolean satisfiability techniques</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler,
                      Reinhard X. Fischer
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 10</span>
                      In Zeitschrift für Kristallographie - Crystalline Materials 231(2), 2016 | Pages 107&ndash;111 | Publisher: De Gruyter
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1016/j.vlsi.2015.10.001' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.journals.elsevier.com/integration-the-vlsi-journal/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/integration.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j9'>SyReC: A hardware description language for the specification and synthesis of reversible circuits</h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      Eleonora Schönborn,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 9</span>
                      In Integration 53, 2016 | Pages 39&ndash;53 | Publisher: Elsevier
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1016/j.jsc.2015.03.002' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.journals.elsevier.com/journal-of-symbolic-computation/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/jsc.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j8'>Ancilla-free synthesis of large reversible functions using binary decision diagrams</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Laura Tague,
                      Gerhard W. Dueck,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 8</span>
                      In Journal of Symbolic Computation 73, 2016 | Pages 1&ndash;26 | Publisher: Elsevier
                    </div>
                  </div>
                </div>
                <h4>2015</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1145/2786982' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://jetc.acm.org/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/jetc.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j7'>Embedding of large Boolean functions for reversible logic</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Oliver Keszocze,
                      D. Michael Miller,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 7</span>
                      In Journal on Emerging Technologies in Computing Systems 12(4), 2015 | Pages 41 | Publisher: ACM
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/s10270-013-0369-x' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.sosym.org/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/sosym.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j6'>Specification-driven model transformation testing</h4>
                    <div class='pubauthor'>
                      Esther Guerra,
                      <strong>Mathias Soeken</strong>
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 6</span>
                      In Software and System Modeling 14(2), 2015 | Pages 623&ndash;644 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <h4>2014</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1016/j.ipl.2014.01.003' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.journals.elsevier.com/information-processing-letters/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/ipl.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j5'>Upper bounds for reversible circuits based on Young subgroups</h4>
                    <div class='pubauthor'>
                      Nabila Abdessaied,
                      <strong>Mathias Soeken,</strong>
                      Michael Kirkedal Thomsen,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 5</span>
                      In Information Processing Letters 114(6), 2014 | Pages 282&ndash;286 | Publisher: Elsevier
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1016/j.vlsi.2013.08.002' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.journals.elsevier.com/integration-the-vlsi-journal/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/integration.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j4'>Trading off circuit lines and gate costs in the synthesis of reversible logic</h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      D. Michael Miller,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 4</span>
                      In Integration 47(2), 2014 | Pages 284&ndash;294 | Publisher: Elsevier
                    </div>
                  </div>
                </div>
                <h4>2013</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1103/PhysRevA.88.042322' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://journals.aps.org/pra/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/pra.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j3'>Quantum circuits employing roots of the Pauli matrices</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      D. Michael Miller,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 3</span>
                      In Physical Review A 88(042322), 2013 | Pages 042322 | Publisher: American Physical Society
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://www.oldcitypublishing.com/MVLSC/MVLSCabstracts/MVLSC21.5-6abstracts/MVLSCv21n5-6p627-640Wille.html' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.oldcitypublishing.com/journals/mvlsc-home/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/mvl.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j2'>Effect of negative control lines on the exact synthesis of reversible circuits</h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      Nils Przigoda,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 2</span>
                      In Multiple-Valued Logic and Soft Computing 21(5--6), 2013 | Pages 627&ndash;640 | Publisher: Old City Publishing
                    </div>
                  </div>
                </div>
                <h4>2012</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://www.oldcitypublishing.com/MVLSC/MVLSCabstracts/MVLSC18.1abstracts/MVLSCv18n1p55-65Soeken.html' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <!--
                        <a data-placement='top' data-toggle='tooltip' href='papers/.pdf' title='View PDF'>
                          <span class='glyphicon glyphicon-cloud-download'></span>
                        </a>
                      -->
                    </div>
                    <a href='http://www.oldcitypublishing.com/journals/mvlsc-home/' target='_blank'>
                      <img class='pubthumb' data-placement='top' data-toggle='tooltip' src='images/covers/mvl.png' title='Open journal homepage'>
                    </a>
                    <h4 class='pubtitle' id='j1'>RevKit: A toolkit for reversible circuit design</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Stefan Frehse,
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-info'>Journal Article 1</span>
                      In Multiple-Valued Logic and Soft Computing 18(1), 2012 | Pages 55&ndash;65 | Publisher: Old City Publishing
                    </div>
                  </div>
                </div>
              </div>
            </div>
            <div class='tab-pane' id='conferences'>
              <div class='pitems'>
                <h4>2017</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2017_dac.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2017_dac.pdf'>
                      <img class='pubthumb' src='images/nothumb.png'>
                    </a>
                    <h4 class='pubtitle' id='c86'>
                      Hierarchical reversible logic synthesis using LUTs
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Martin Roetteler,
                      Nathan Wiebe,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 86</span>
                      In Design Automation Conference (DAC) | Austin, TX, USA, June 2017 | Publisher: ACM/IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2017_iscas.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2017_iscas.pdf'>
                      <img class='pubthumb' src='images/nothumb.png'>
                    </a>
                    <h4 class='pubtitle' id='c85'>
                      RM3 based logic synthesis
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 85</span>
                      In International Symposium on Circuits and Systems (ISCAS) | Baltimore, MD, USA, May 2017 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2017_glsvlsi.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2017_glsvlsi.pdf'>
                      <img class='pubthumb' src='images/nothumb.png'>
                    </a>
                    <h4 class='pubtitle' id='c84'>
                      Improving circuit mapping performance through MIG-based synthesis for carry chains
                    </h4>
                    <div class='pubauthor'>
                      Zhufei Chu,
                      Xifan Tang,
                      <strong>Mathias Soeken,</strong>
                      Ana Petkovska,
                      Grace Zgheib,
                      Luca Gaetano Amarù,
                      Yinshui Xia,
                      Paolo Ienne,
                      Giovanni De Micheli,
                      Pierre-Emmanuel Gaillardon
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 84</span>
                      In Great Lakes Symposium on VLSI (GLSVLSI) | Banff, AB, Canada, May 2017 | Publisher: ACM
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2017_ismvl.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2017_ismvl.pdf'>
                      <img class='pubthumb' src='images/thumbs/2017_ismvl.png'>
                    </a>
                    <h4 class='pubtitle' id='c83'>
                      Classifying functions with exact synthesis
                    </h4>
                    <div class='pubauthor'>
                      Winston Haaswijk,
                      Eleonora Testa,
                      <strong>Mathias Soeken,</strong>
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 83</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Novi Sad, Serbia, May 2017 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2017_date_4.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2017_date_4.pdf'>
                      <img class='pubthumb' src='images/thumbs/2017_date_4.png'>
                    </a>
                    <h4 class='pubtitle' id='c82'>
                      Wave pipelining for majority-based beyond-CMOS technologies (invited special session)
                    </h4>
                    <div class='pubauthor'>
                      Odysseas Zografos,
                      Anton De Meester,
                      Eleonora Testa,
                      <strong>Mathias Soeken,</strong>
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli,
                      Luca Gaetano Amarù,
                      Praveen Raghavan,
                      Francky Catthoor,
                      Rudy Lauwereins
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 82</span>
                      In Design, Automation and Test in Europe (DATE) | Lausanne, Switzerland, March 2017 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2017_date_3.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2017_date_3.pdf'>
                      <img class='pubthumb' src='images/thumbs/2017_date_3.png'>
                    </a>
                    <h4 class='pubtitle' id='c81'>
                      Design automation and design space exploration for quantum computers
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Martin Roetteler,
                      Nathan Wiebe,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 81</span>
                      In Design, Automation and Test in Europe (DATE) | Lausanne, Switzerland, March 2017 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2017_date_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2017_date_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2017_date_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c80'>
                      Busy Man's Synthesis: Combinational delay optimization with SAT
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Giovanni De Micheli,
                      Alan Mishchenko
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 80</span>
                      In Design, Automation and Test in Europe (DATE) | Lausanne, Switzerland, March 2017 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2017_date_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2017_date_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2017_date_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c79'>
                      Endurance management for resistive logic-in-memory computing architectures
                    </h4>
                    <div class='pubauthor'>
                      Saeideh Shirinzadeh,
                      <strong>Mathias Soeken,</strong>
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 79</span>
                      In Design, Automation and Test in Europe (DATE) | Lausanne, Switzerland, March 2017 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2017_aspdac_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2017_aspdac_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2017_aspdac_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c78'>
                      Multi-level logic benchmarks: An exactness study
                    </h4>
                    <div class='pubauthor'>
                      Luca Gaetano Amarù,
                      <strong>Mathias Soeken,</strong>
                      Winston Haaswijk,
                      Eleonora Testa,
                      Patrick Vuillod,
                      Jiong Luo,
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 78</span>
                      In Asia and South Pacific Design Automation Conference (ASP-DAC) | Tokyo, Japan, January 2017 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2017_aspdac_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2017_aspdac_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2017_aspdac_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c77'>
                      A novel basis for logic rewriting
                    </h4>
                    <div class='pubauthor'>
                      Winston Haaswijk,
                      <strong>Mathias Soeken,</strong>
                      Luca Gaetano Amarù,
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 77</span>
                      In Asia and South Pacific Design Automation Conference (ASP-DAC) | Tokyo, Japan, January 2017 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <h4>2016</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-319-49052-6_1' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_hvc.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_hvc.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_hvc.png'>
                    </a>
                    <h4 class='pubtitle' id='c76'>
                      SAT-based combinational and sequential dependency computation
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Pascal Raiola,
                      Baruch Sterin,
                      Bernd Becker,
                      Giovanni De Micheli,
                      Matthias Sauer
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 76</span>
                      In Haifa Verification Conference (HVC) | Haifa, Israel, November 2016 | Pages 1-17 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_fmcad.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_fmcad.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_fmcad.png'>
                    </a>
                    <h4 class='pubtitle' id='c75'>
                      Equivalence checking using Gröbner bases
                    </h4>
                    <div class='pubauthor'>
                      Amr Sayed Ahmed,
                      Daniel Große,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 75</span>
                      In Formal Methods in Computer-Aided Design (FMCAD) | Mountain View, CA, USA, October 2016 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/FPL.2016.7577306' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_fpl.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_fpl.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_fpl.png'>
                    </a>
                    <h4 class='pubtitle' id='c74'>
                      Fast hierarchical NPN classification
                    </h4>
                    <div class='pubauthor'>
                      Ana Petkovska,
                      <strong>Mathias Soeken,</strong>
                      Giovanni De Micheli,
                      Paolo Ienne,
                      Alan Mishchenko
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 74</span>
                      In International Conference on Field-Programmable Logic and Applications (FPL) | Lausanne, Switzerland, September 2016 | Pages 1-4 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.acm.org/10.1145/2966986.2980093' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_iccad_3.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_iccad_3.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_iccad_3.png'>
                    </a>
                    <h4 class='pubtitle' id='c73'>
                      Multilevel design understanding: from specification to logic (invited special session)
                    </h4>
                    <div class='pubauthor'>
                      Sandip Ray,
                      Ian G. Harris,
                      Görschwin Fey,
                      <strong>Mathias Soeken</strong>
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 73</span>
                      In International Conference on Computer-Aided Design (ICCAD) | Austin, TX, USA, November 2016 | Pages 133 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.acm.org/10.1145/2966986.2967040' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_iccad_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_iccad_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_iccad_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c72'>
                      Fast generation of lexicographic satisfiable assignments: enabling canonicity in SAT-based applications
                    </h4>
                    <div class='pubauthor'>
                      Ana Petkovska,
                      Alan Mishchenko,
                      <strong>Mathias Soeken,</strong>
                      Giovanni De Micheli,
                      Robert K. Brayton,
                      Paolo Ienne
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 72</span>
                      In International Conference on Computer-Aided Design (ICCAD) | Austin, TX, USA, November 2016 | Pages 4 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.acm.org/10.1145/2966986.2967003' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_iccad_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_iccad_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_iccad_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c71'>
                      Approximation-aware rewriting of AIGs for error tolerant applications
                    </h4>
                    <div class='pubauthor'>
                      Arun Chandrasekharan,
                      <strong>Mathias Soeken,</strong>
                      Daniel Große,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 71</span>
                      In International Conference on Computer-Aided Design (ICCAD) | Austin, TX, USA, November 2016 | Pages 83 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1145/2950067.2950072' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_nanoarch.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_nanoarch.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_nanoarch.png'>
                    </a>
                    <h4 class='pubtitle' id='c70'>
                      Inversion optimization in majority-inverter graphs
                    </h4>
                    <div class='pubauthor'>
                      Eleonora Testa,
                      <strong>Mathias Soeken,</strong>
                      Odysseas Zografos,
                      Luca Gaetano Amarù,
                      Praveen Raghavan,
                      Rudy Lauwereins,
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 70</span>
                      In International Symposium on Nanoscale Architectures (NANOARCH) | Beijing, China, July 2016 | Pages 15-20 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-319-40970-2_14' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_sat.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_sat.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_sat.png'>
                    </a>
                    <h4 class='pubtitle' id='c69'>
                      Heuristic NPN classification for large functions using AIGs and LEXSAT
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Alan Mishchenko,
                      Ana Petkovska,
                      Baruch Sterin,
                      Paolo Ienne,
                      Robert K. Brayton,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 69</span>
                      In International Conference on Theory and Applications of Satisfiability Testing (SAT) | Bordeaux, France, July 2016 | Pages 212-227 | Publisher: Springer
                    </div>
                    <div class='pubcite' style='color: #990000'>
                      <span class='glyphicon glyphicon-certificate'></span>
                      <b>Best paper candidate</b>
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-319-40578-0_19' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_rc_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_rc_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_rc_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c68'>
                      Enumeration of reversible functions and its application to circuit complexity
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Nabila Abdessaied,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 68</span>
                      In Conference on Reversible Computation (RC) | Bologna, Italy, July 2016 | Pages 255-270 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-319-40578-0_22' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_rc_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_rc_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_rc_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c67'>
                      A fast symbolic transformation based algorithm for reversible logic synthesis
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Gerhard W. Dueck,
                      D. Michael Miller
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 67</span>
                      In Conference on Reversible Computation (RC) | Bologna, Italy, July 2016 | Pages 307-321 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.acm.org/10.1145/2908961.2908987' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_gecco.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_gecco.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_gecco.png'>
                    </a>
                    <h4 class='pubtitle' id='c66'>
                      Approximate BDD optimization with prioritized ε-preferred evolutionary algorithm
                    </h4>
                    <div class='pubauthor'>
                      Saeideh Shirinzadeh,
                      <strong>Mathias Soeken,</strong>
                      Daniel Große,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 66</span>
                      In Genetic and Evolutionary Computation Conference (GECCO) | Denver, CO, USA, July 2016 | Pages 79-80 | Publisher: ACM
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.acm.org/10.1145/2897937.2897985' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_dac_3.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_dac_3.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_dac_3.png'>
                    </a>
                    <h4 class='pubtitle' id='c65'>
                      An MIG-based compiler for programmable logic-in-memory architectures
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Saeideh Shirinzadeh,
                      Pierre-Emmanuel Gaillardon,
                      Luca Gaetano Amarù,
                      Rolf Drechsler,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 65</span>
                      In Design Automation Conference (DAC) | Austin, TX, USA, June 2016 | Pages 117:1-117:6 | Publisher: ACM/IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.acm.org/10.1145/2897937.2898107' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_dac_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_dac_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_dac_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c64'>
                      Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Anupam Chattopadhyay
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 64</span>
                      In Design Automation Conference (DAC) | Austin, TX, USA, June 2016 | Pages 149:1-149:6 | Publisher: ACM/IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.acm.org/10.1145/2897937.2898069' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_dac_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_dac_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_dac_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c63'>
                      Precise error determination of approximated components in sequential circuits with model checking
                    </h4>
                    <div class='pubauthor'>
                      Arun Chandrasekharan,
                      <strong>Mathias Soeken,</strong>
                      Daniel Große,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 63</span>
                      In Design Automation Conference (DAC) | Austin, TX, USA, June 2016 | Pages 129:1-129:6 | Publisher: ACM/IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_ismvl_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_ismvl_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_ismvl_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c62'>
                      Technology mapping of reversible circuits to Clifford+T quantum circuits
                    </h4>
                    <div class='pubauthor'>
                      Nabila Abdessaied,
                      Matthew Amy,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 62</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Sapporo, Japan, May 2016 | Pages 150-155 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_ismvl_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_ismvl_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_ismvl_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c61'>
                      Notes on majority Boolean algebra
                    </h4>
                    <div class='pubauthor'>
                      Anupam Chattopadhyay,
                      Luca Gaetano Amarù,
                      <strong>Mathias Soeken,</strong>
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 61</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Sapporo, Japan, May 2016 | Pages 50-55 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ISCAS.2016.7539041' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_iscas.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_iscas.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_iscas.png'>
                    </a>
                    <h4 class='pubtitle' id='c60'>
                      An extension of transformation-based reversible and quantum circuit synthesis
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Gerhard W. Dueck,
                      Md. Mazder Rahman,
                      D. Michael Miller
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 60</span>
                      In International Symposium on Circuits and Systems (ISCAS) | Montreal, QC, Canada, May 2016 | Pages 2290-2293 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/DDECS.2016.7482461' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_ddecs.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_ddecs.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_ddecs.png'>
                    </a>
                    <h4 class='pubtitle' id='c59'>
                      Multi-objective BDD optimization for RRAM based circuit design
                    </h4>
                    <div class='pubauthor'>
                      Saeideh Shirinzadeh,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 59</span>
                      In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) | Košice, Slovakia, April 2016 | Pages 46-15 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=7459461' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_date_3.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_date_3.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_date_3.png'>
                    </a>
                    <h4 class='pubtitle' id='c58'>
                      Optimizing majority-inverter graphs with functional hashing
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Luca Gaetano Amarù,
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 58</span>
                      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2016 | Pages 1030&ndash;1035 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=7459444' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_date_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_date_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_date_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c57'>
                      Fast logic synthesis for RRAM-based in-memory computing using majority-inverter graphs
                    </h4>
                    <div class='pubauthor'>
                      Saeideh Shirinzadeh,
                      <strong>Mathias Soeken,</strong>
                      Pierre-Emmanuel Gaillardon,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 57</span>
                      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2016 | Pages 948&ndash;953 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=7459464' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_date_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_date_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_date_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c56'>
                      Formal verification of integer multipliers by combining Gröbner basis with logic reduction
                    </h4>
                    <div class='pubauthor'>
                      Amr Sayed Ahmed,
                      Daniel Große,
                      Ulrich Kühne,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 56</span>
                      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2016 | Pages 1048&ndash;1053 | Publisher: IEEE
                    </div>
                    <div class='pubcite' style='color: #990000'>
                      <span class='glyphicon glyphicon-certificate'></span>
                      <b>Best paper candidate</b>
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/LASCAS.2016.7451017' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_lascas.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_lascas.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_lascas.png'>
                    </a>
                    <h4 class='pubtitle' id='c55'>
                      Dynamic NoC buffer allocation for MPSoC timing side channel attack protection
                    </h4>
                    <div class='pubauthor'>
                      Johanna Sepulveda,
                      Daniel Florez,
                      <strong>Mathias Soeken,</strong>
                      Jean-Philippe Diguet,
                      Guy Gogniat
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 55</span>
                      In IEEE Latin Amarican Symposium on Circuits and Systems (LASCAS) | Florianopolis, Brazil, February 2016 | Pages 91-94 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ASPDAC.2016.7428057' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2016_aspdac.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2016_aspdac.pdf'>
                      <img class='pubthumb' src='images/thumbs/2016_aspdac.png'>
                    </a>
                    <h4 class='pubtitle' id='c54'>
                      BDD minimization for approximate computing
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Daniel Große,
                      Arun Chandrasekharan,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 54</span>
                      In Asia and South Pacific Design Automation Conference (ASP-DAC) | Macau, China, January 2016 | Pages 474&ndash;479 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <h4>2015</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://ceur-ws.org/Vol-1514/paper6.pdf' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2015_modevva.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2015_modevva.pdf'>
                      <img class='pubthumb' src='images/thumbs/2015_modevva.png'>
                    </a>
                    <h4 class='pubtitle' id='c53'>
                      Towards an automatic approach for restricting UML/OCL invariability clauses
                    </h4>
                    <div class='pubauthor'>
                      Nils Przigoda,
                      Judith Peters,
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 53</span>
                      In Model-Driven Engineering, Verification, And Validation (MoDeVVa) | Ottawa, ON, Canada, October 2015 | Pages 44-47 | Publisher: ACM
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-319-21215-9_12' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2015_tap.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2015_tap.pdf'>
                      <img class='pubthumb' src='images/thumbs/2015_tap.png'>
                    </a>
                    <h4 class='pubtitle' id='c52'>
                      Coverage of OCL operation specifications and invariants
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Julia Seiter,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 52</span>
                      In International Conference on Tests and Proofs (TAP) | L'Aquila, Italy, July 2015 | Pages 191&ndash;207 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/VLSI-SoC.2015.7314431' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2015_vlsisoc.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2015_vlsisoc.pdf'>
                      <img class='pubthumb' src='images/thumbs/2015_vlsisoc.png'>
                    </a>
                    <h4 class='pubtitle' id='c51'>
                      Reversible circuit rewriting with simulated annealing
                    </h4>
                    <div class='pubauthor'>
                      Nabila Abdessaied,
                      <strong>Mathias Soeken,</strong>
                      Gerhard W. Dueck,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 51</span>
                      In International Conference on Very Large Scale Integration (VLSI-SoC) | Daejon, Korea, October 2015 | Pages 286-291 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-319-20860-2_13' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2015_rc_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2015_rc_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2015_rc_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c50'>
                      Ricercar: A language for describing and rewriting reversible circuits with ancillae and its permutation semantics
                    </h4>
                    <div class='pubauthor'>
                      Michael Kirkedal Thomsen,
                      Robin Kaasgaard Jensen,
                      <strong>Mathias Soeken</strong>
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 50</span>
                      In Conference on Reversible Computation (RC) | Grenoble, France, July 2015 | Pages 200&ndash;215 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-319-20860-2_14' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2015_rc_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2015_rc_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2015_rc_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c49'>
                      Technology mapping for quantum circuits using Boolean functional decomposition
                    </h4>
                    <div class='pubauthor'>
                      Nabila Abdessaied,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 49</span>
                      In Conference on Reversible Computation (RC) | Grenoble, France, July 2015 | Pages 219&ndash;232 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2015_fmcad.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2015_fmcad.pdf'>
                      <img class='pubthumb' src='images/thumbs/2015_fmcad.png'>
                    </a>
                    <h4 class='pubtitle' id='c48'>
                      Reverse engineering with simulation graphs
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Baruch Sterin,
                      Rolf Drechsler,
                      Robert K. Brayton
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 48</span>
                      In Formal Methods in Computer-Aided Design (FMCAD) | Austin, TX, USA, September 2015 | Pages 152&ndash;159 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.acm.org/10.1145/2739480.2754718' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2015_gecco.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2015_gecco.pdf'>
                      <img class='pubthumb' src='images/thumbs/2015_gecco.png'>
                    </a>
                    <h4 class='pubtitle' id='c47'>
                      Multi-objective BDD optimization with evolutionary algorithms
                    </h4>
                    <div class='pubauthor'>
                      Saeideh Shirinzadeh,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 47</span>
                      In Genetic and Evolutionary Computation Conference (GECCO) | Madrid, Spain, July 2015 | Pages 751&ndash;758 | Publisher: ACM
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/DDECS.2015.19' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2015_ddecs.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2015_ddecs.pdf'>
                      <img class='pubthumb' src='images/thumbs/2015_ddecs.png'>
                    </a>
                    <h4 class='pubtitle' id='c46'>
                      Sentence quality assessment based on natural language processing and artificial ingelligence
                    </h4>
                    <div class='pubauthor'>
                      Arman Allahyari-Abhari,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 46</span>
                      In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) | Belgrad, Serbia, April 2015 | Pages 183&ndash;188 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ISMVL.2015.37' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2015_ismvl_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2015_ismvl_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2015_ismvl_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c45'>
                      Fredkin-enabled transformation-based reversible logic synthesis
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Anupam Chattopadhyay
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 45</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Waterloo, ON, Canada, May 2015 | Pages 60&ndash;65 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ISMVL.2015.44' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2015_ismvl_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2015_ismvl_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2015_ismvl_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c44'>
                      Dynamic template matching with mixed-polarity Toffoli gates
                    </h4>
                    <div class='pubauthor'>
                      Md. Mazder Rahman,
                      <strong>Mathias Soeken,</strong>
                      Gerhard W. Dueck
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 44</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Waterloo, ON, Canada, May 2015 | Pages 72&ndash;77 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <h4>2014</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/FDL.2014.7119353' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2014_fdl_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2014_fdl_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2014_fdl_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c43'>
                      metaSMT: A unified interface to SMT-LIB2
                    </h4>
                    <div class='pubauthor'>
                      Heinz Riener,
                      <strong>Mathias Soeken,</strong>
                      Clemens Werther,
                      Görschwin Fey,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 43</span>
                      In Forum on Specification and Design Languages (FDL) | Munich, Germany, October 2014 | Pages 1&ndash;6 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/FDL.2014.7119356' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2014_fdl_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2014_fdl_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2014_fdl_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c42'>
                      Automating the translation of assertions using natural language processing techniques
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Christopher B. Harris,
                      Nabila Abdessaied,
                      Ian G. Harris,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 42</span>
                      In Forum on Specification and Design Languages (FDL) | Munich, Germany, October 2014 | Pages 1&ndash;8 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.acm.org/10.1145/2660540.2660983' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2014_sbcci.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2014_sbcci.pdf'>
                      <img class='pubthumb' src='images/thumbs/2014_sbcci.png'>
                    </a>
                    <h4 class='pubtitle' id='c41'>
                      Self-verification as the key technology for next generation electronic systems
                    </h4>
                    <div class='pubauthor'>
                      Rolf Drechsler,
                      Hoang M. Le,
                      <strong>Mathias Soeken</strong>
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 41</span>
                      In Symposium on Integrated Circuits and Systems Design (SBCCI) | Aracaju, Brazil, September 2014 | Pages 15:1&ndash;15:4 | Publisher: ACM
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-662-44739-0_35' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2014_apms.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2014_apms.pdf'>
                      <img class='pubthumb' src='images/thumbs/2014_apms.png'>
                    </a>
                    <h4 class='pubtitle' id='c40'>
                      Requirements engineering for cyber-physical systems - challenges in the context of "Industrie 4.0"
                    </h4>
                    <div class='pubauthor'>
                      Stefan Wiesner,
                      Christian Gorldt,
                      <strong>Mathias Soeken,</strong>
                      Klaus-Dieter Thoben,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 40</span>
                      In Advances in Production Management Systems (APMS) | Ajaccio, France, September 2014 | Pages 281&ndash;288 | Publisher: IFIP
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ICCAD.2014.7001410' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2014_iccad.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2014_iccad.pdf'>
                      <img class='pubthumb' src='images/thumbs/2014_iccad.png'>
                    </a>
                    <h4 class='pubtitle' id='c39'>
                      Automated and quality-driven requirements engineering (invited tutorial)
                    </h4>
                    <div class='pubauthor'>
                      Rolf Drechsler,
                      <strong>Mathias Soeken,</strong>
                      Robert Wille
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 39</span>
                      In International Conference on Computer-Aided Design (ICCAD) | San Jose, CA, USA, November 2014 | Pages 586&ndash;590 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-319-09099-3_5' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2014_tap.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2014_tap.pdf'>
                      <img class='pubthumb' src='images/thumbs/2014_tap.png'>
                    </a>
                    <h4 class='pubtitle' id='c38'>
                      Behaviour driven development for tests and verification
                    </h4>
                    <div class='pubauthor'>
                      Melanie Diepenbeck,
                      Ulrich Kühne,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 38</span>
                      In International Conference on Tests and Proofs (TAP) | York, England, July 2014 | Pages 61&ndash;77 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-319-08494-7_13' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2014_rc_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2014_rc_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2014_rc_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c37'>
                      Mapping NCV circuits to optimized Clifford+T circuits
                    </h4>
                    <div class='pubauthor'>
                      D. Michael Miller,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 37</span>
                      In Conference on Reversible Computation (RC) | Kyoto, Japan, July 2014 | Pages 163&ndash;175 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-319-08494-7_12' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2014_rc_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2014_rc_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2014_rc_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c36'>
                      Quantum circuit optimization by Hadamard gate reduction
                    </h4>
                    <div class='pubauthor'>
                      Nabila Abdessaied,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 36</span>
                      In Conference on Reversible Computation (RC) | Kyoto, Japan, July 2014 | Pages 149&ndash;162 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <h4>2013</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/IDT.2013.6727084' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_idt.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_idt.pdf'>
                      <img class='pubthumb' src='images/thumbs/2013_idt.png'>
                    </a>
                    <h4 class='pubtitle' id='c35'>
                      Grammar-based program generation based on model finding
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 35</span>
                      In International Test and Design Symposium (IDT) | Marrakesh, Marocco, December 2013 | Pages 1&ndash;5 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-642-38986-3_16' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_rc_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_rc_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2013_rc_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c34'>
                      White dots do matter: Rewriting reversible logic circuits
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Michael Kirkedal Thomsen
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 34</span>
                      In Conference on Reversible Computation (RC) | Victoria, BC, Canada, July 2013 | Pages 196&ndash;208 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-642-38986-3_18' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_rc_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_rc_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2013_rc_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c33'>
                      Reducing the depth of quantum circuits using additional lines
                    </h4>
                    <div class='pubauthor'>
                      Nabila Abdessaied,
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 33</span>
                      In Conference on Reversible Computation (RC) | Victoria, BC, Canada, July 2013 | Pages 221&ndash;233 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/DDECS.2013.6549775' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_ddecs.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_ddecs.pdf'>
                      <img class='pubthumb' src='images/thumbs/2013_ddecs.png'>
                    </a>
                    <h4 class='pubtitle' id='c32'>
                      Hardware-software co-visualization: Developing systems in the holodeck
                    </h4>
                    <div class='pubauthor'>
                      Rolf Drechsler,
                      <strong>Mathias Soeken</strong>
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 32</span>
                      In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) | Karlovy Vary, Czech Republic, April 2013 | Pages 1&ndash;4 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_dgk.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_dgk.pdf'>
                      <img class='pubthumb' src='images/nothumb.png'>
                    </a>
                    <h4 class='pubtitle' id='c31'>
                      Evaluation of site occupancy factors in crystal structure refinements using Boolean satisfiability techniques
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler,
                      Reinhard X. Fischer
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 31</span>
                      In Annual Conference of the German Crystallographic Society (DGK) | Freiberg, Germany, March 2013 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/IWAST.2013.6595796' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_ast.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_ast.pdf'>
                      <img class='pubthumb' src='images/thumbs/2013_ast.png'>
                    </a>
                    <h4 class='pubtitle' id='c30'>
                      Towards automatic scenario generation from coverage information
                    </h4>
                    <div class='pubauthor'>
                      Melanie Diepenbeck,
                      <strong>Mathias Soeken,</strong>
                      Daniel Große,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 30</span>
                      In International Workshop on Automation of Software Test (AST) | San Francisco, CA, USA, May 2013 | Pages 82&ndash;88 | Publisher: ACM
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ISMVL.2013.22' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_ismvl_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_ismvl_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2013_ismvl_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c29'>
                      Debugging of reversible circuits using πDDs
                    </h4>
                    <div class='pubauthor'>
                      Laura Tague,
                      <strong>Mathias Soeken,</strong>
                      Shin-ichi Minato,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 29</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Toyama, Japan, May 2013 | Pages 316&ndash;321 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ISMVL.2013.26' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_ismvl_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_ismvl_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2013_ismvl_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c28'>
                      Exact template matching using Boolean satisfiability
                    </h4>
                    <div class='pubauthor'>
                      Nabila Abdessaied,
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 28</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Toyama, Japan, May 2013 | Pages 328&ndash;333 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dl.acm.org/citation.cfm?id=2485574' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_date_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_date_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2013_date_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c27'>
                      Determining relevant model elements for the verification of UML/OCL specifications
                    </h4>
                    <div class='pubauthor'>
                      Julia Seiter,
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 27</span>
                      In Design, Automation and Test in Europe (DATE) | Grenoble, France, March 2013 | Pages 1189&ndash;1192 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dl.acm.org/citation.cfm?id=2485575' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_date_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_date_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2013_date_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c26'>
                      Towards a generic verification methodology for system models
                    </h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      Martin Gogolla,
                      <strong>Mathias Soeken,</strong>
                      Mirko Kuhlmann,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 26</span>
                      In Design, Automation and Test in Europe (DATE) | Grenoble, France, March 2013 | Pages 1193&ndash;1196 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ASPDAC.2013.6509587' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2013_aspdac.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2013_aspdac.pdf'>
                      <img class='pubthumb' src='images/thumbs/2013_aspdac.png'>
                    </a>
                    <h4 class='pubtitle' id='c25'>
                      Improving the mapping of reversible circuits to quantum circuits using multiple target lines
                    </h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      Christian Otterstedt,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 25</span>
                      In Asia and South Pacific Design Automation Conference (ASP-DAC) | Yokohama, Japan, January 2013 | Pages 145&ndash;150 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <h4>2012</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-642-36315-3_16' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_rc_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_rc_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_rc_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c24'>
                      Using πDDs in the design for reversible circuits
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Shin-ichi Minato,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 24</span>
                      In Conference on Reversible Computation (RC) | Copenhagen, Denmark, July 2012 | Pages 197&ndash;203 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-642-36315-3_15' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_rc_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_rc_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_rc_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c23'>
                      Property checking of quantum circuits using quantum multiple-valued decision diagrams
                    </h4>
                    <div class='pubauthor'>
                      Julia Seiter,
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 23</span>
                      In Conference on Reversible Computation (RC) | Copenhagen, Denmark, July 2012 | Pages 183&ndash;196 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/HLDVT.2012.6418237' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_hldvt.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_hldvt.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_hldvt.png'>
                    </a>
                    <h4 class='pubtitle' id='c22'>
                      Behavior driven development for circuit design and verification
                    </h4>
                    <div class='pubauthor'>
                      Melanie Diepenbeck,
                      <strong>Mathias Soeken,</strong>
                      Daniel Große,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 22</span>
                      In International Workshop on High-Level Design Validation and Test (HLDVT) | Huntington Beach, CA, USA, November 2012 | Pages 9&ndash;16 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-642-33654-6_3' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_icgt.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_icgt.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_icgt.png'>
                    </a>
                    <h4 class='pubtitle' id='c21'>
                      Completeness-Driven Development
                    </h4>
                    <div class='pubauthor'>
                      Rolf Drechsler,
                      Melanie Diepenbeck,
                      Daniel Große,
                      Ulrich Kühne,
                      Hoang M. Le,
                      Julia Seiter,
                      <strong>Mathias Soeken,</strong>
                      Robert Wille
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 21</span>
                      In International Conference on Graph Transformation (ICGT) | Bremen, Germany, September 2012 | Pages 38&ndash;50 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6336984' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_fdl.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_fdl.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_fdl.png'>
                    </a>
                    <h4 class='pubtitle' id='c20'>
                      Formal Specification Level: Towards verification-driven design based on natural language processing
                    </h4>
                    <div class='pubauthor'>
                      Rolf Drechsler,
                      <strong>Mathias Soeken,</strong>
                      Robert Wille
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 20</span>
                      In Forum on Specification and Design Languages (FDL) | Vienna, Austria, September 2012 | Pages 53&ndash;58 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ISVLSI.2012.43' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_isvlsi.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_isvlsi.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_isvlsi.png'>
                    </a>
                    <h4 class='pubtitle' id='c19'>
                      Circuit line minimization in the HDL-based synthesis of reversible logic
                    </h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      Eleonora Schönborn,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 19</span>
                      In IEEE Computer Society Annual Symposium on VLSI (ISVLSI) | Amherst, MA, USA, August 2012 | Pages 213&ndash;218 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-642-30561-0_19' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_tools.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_tools.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_tools.png'>
                    </a>
                    <h4 class='pubtitle' id='c18'>
                      Assisted behavior driven development using natural language processing
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 18</span>
                      In International Conference on Objects, Models, Components, Patterns (TOOLS) | Prague, Czech Republic, May 2012 | Pages 269&ndash;287 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.ieeecomputersociety.org/10.1109/ISMVL.2012.64' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_ismvl_3.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_ismvl_3.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_ismvl_3.png'>
                    </a>
                    <h4 class='pubtitle' id='c17'>
                      Optimizing the mapping of reversible circuits to four-valued quantum gate circuits
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Zahra Sasanian,
                      Robert Wille,
                      D. Michael Miller,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 17</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Victoria, BC, Canada, May 2012 | Pages 173&ndash;178 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.ieeecomputersociety.org/10.1109/ISMVL.2012.71' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_ismvl_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_ismvl_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_ismvl_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c16'>
                      Exact synthesis of Toffoli gate circuits with negative control lines
                    </h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      Nils Przigoda,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 16</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Victoria, BC, Canada, May 2012 | Pages 69&ndash;74 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.ieeecomputersociety.org/10.1109/ISMVL.2012.72' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_ismvl_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_ismvl_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_ismvl_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c15'>
                      A synthesis flow for sequential reversible circuits
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Christian Otterstedt,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 15</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Victoria, BC, Canada, May 2012 | Pages 299&ndash;304 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176669' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_date_2.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_date_2.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_date_2.png'>
                    </a>
                    <h4 class='pubtitle' id='c14'>
                      Eliminating invariants in UML/OCL models
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 14</span>
                      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2012 | Pages 1142&ndash;1145 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://ieeexplore.ieee.org/xpl/freeabs_all.jsp?arnumber=6176655' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_date_1.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_date_1.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_date_1.png'>
                    </a>
                    <h4 class='pubtitle' id='c13'>
                      Debugging of inconsistent UML/OCL models
                    </h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 13</span>
                      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2012 | Pages 1078&ndash;1083 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ASPDAC.2012.6165069' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2012_aspdac.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2012_aspdac.pdf'>
                      <img class='pubthumb' src='images/thumbs/2012_aspdac.png'>
                    </a>
                    <h4 class='pubtitle' id='c12'>
                      Synthesis of reversible circuits with minimal lines for large functions
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Nils Przigoda,
                      Christoph Hilken,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 12</span>
                      In Asia and South Pacific Design Automation Conference (ASP-DAC) | Sydney, Australia, January 2012 | Pages 85&ndash;92 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <h4>2011</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1145/2095654.2095657' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2011_modevva.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2011_modevva.pdf'>
                      <img class='pubthumb' src='images/thumbs/2011_modevva.png'>
                    </a>
                    <h4 class='pubtitle' id='c11'>
                      Towards automatic determination of problem bounds for object instantiation in static model verification
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 11</span>
                      In Model-Driven Engineering, Verification, And Validation (MoDeVVa) | Wellington, New Zealand, October 2011 | Pages 2 | Publisher: ACM
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-642-21768-5_12' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2011_tap.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2011_tap.pdf'>
                      <img class='pubthumb' src='images/thumbs/2011_tap.png'>
                    </a>
                    <h4 class='pubtitle' id='c10'>
                      Encoding OCL data types for SAT-based verification of UML/OCL models
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 10</span>
                      In International Conference on Tests and Proofs (TAP) | Zürich, Switzerland, June 2011 | Pages 152&ndash;170 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/DDECS.2011.5783129' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2011_ddecs.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2011_ddecs.pdf'>
                      <img class='pubthumb' src='images/thumbs/2011_ddecs.png'>
                    </a>
                    <h4 class='pubtitle' id='c9'>
                      Automatic property generation for the formal verification of bus bridges
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Ulrich Kühne,
                      Martin Freibothe,
                      Görschwin Fey,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 9</span>
                      In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) | Cottbus, Germany, April 2011 | Pages 417&ndash;422 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.ieeecomputersociety.org/10.1109/ISMVL.2011.39' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2011_ismvl.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2011_ismvl.pdf'>
                      <img class='pubthumb' src='images/thumbs/2011_ismvl.png'>
                    </a>
                    <h4 class='pubtitle' id='c8'>
                      Designing a RISC CPU in reversible logic
                    </h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      Daniel Große,
                      Eleonora Schönborn,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 8</span>
                      In International Symposium on Multiple-Valued Logic (ISMVL) | Tuusula, Finland, May 2011 | Pages 170&ndash;175 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1007/978-3-642-29517-1_6' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2011_rc.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2011_rc.pdf'>
                      <img class='pubthumb' src='images/thumbs/2011_rc.png'>
                    </a>
                    <h4 class='pubtitle' id='c7'>
                      RevKit: An open source toolkit for the design of reversible circuits
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Stefan Frehse,
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 7</span>
                      In Conference on Reversible Computation (RC) | Ghent, Belgium, July 2011 | Pages 65&ndash;76 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5763177' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2011_date.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2011_date.pdf'>
                      <img class='pubthumb' src='images/thumbs/2011_date.png'>
                    </a>
                    <h4 class='pubtitle' id='c6'>
                      Verifying dynamic aspects of UML models
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 6</span>
                      In Design, Automation and Test in Europe (DATE) | Grenoble, France, March 2011 | Pages 1077&ndash;1082 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <h4>2010</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/IDT.2010.5724427' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2010_idt.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2010_idt.pdf'>
                      <img class='pubthumb' src='images/thumbs/2010_idt.png'>
                    </a>
                    <h4 class='pubtitle' id='c5'>
                      Hierarchical synthesis of reversible circuits using positive and negative davio decomposition
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 5</span>
                      In International Test and Design Symposium (IDT) | Abu Dhabi, United Arab Emirates, December 2010 | Pages 143&ndash;148 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://doi.acm.org/10.1145/1837274.1837439' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2010_dac.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2010_dac.pdf'>
                      <img class='pubthumb' src='images/thumbs/2010_dac.png'>
                    </a>
                    <h4 class='pubtitle' id='c4'>
                      Reducing the number of lines in reversible circuits
                    </h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 4</span>
                      In Design Automation Conference (DAC) | Anaheim, CA, USA, June 2010 | Pages 647&ndash;652 | Publisher: ACM/IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/DDECS.2010.5491754' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2010_ddecs.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2010_ddecs.pdf'>
                      <img class='pubthumb' src='images/thumbs/2010_ddecs.png'>
                    </a>
                    <h4 class='pubtitle' id='c3'>
                      Window optimization of reversible and quantum circuits
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Gerhard W. Dueck,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 3</span>
                      In IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) | Vienna, Austria, April 2010 | Pages 341&ndash;345 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5457017' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2010_date.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2010_date.pdf'>
                      <img class='pubthumb' src='images/thumbs/2010_date.png'>
                    </a>
                    <h4 class='pubtitle' id='c2'>
                      Verifying UML/OCL models using Boolean satisfiability
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Mirko Kuhlmann,
                      Robert Wille,
                      Martin Gogolla,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 2</span>
                      In Design, Automation and Test in Europe (DATE) | Dresden, Germany, March 2010 | Pages 1341-1344 | Publisher: IEEE
                    </div>
                  </div>
                </div>
                <h4>2008</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://dx.doi.org/10.1109/ISVLSI.2008.82' target='_blank' title='Open paper'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a class='paper' data-placement='top' data-toggle='tooltip' href='papers/2008_isvlsi.pdf' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='papers/2008_isvlsi.pdf'>
                      <img class='pubthumb' src='images/thumbs/2008_isvlsi.png'>
                    </a>
                    <h4 class='pubtitle' id='c1'>
                      Using higher levels of abstraction for solving optimization problems by Boolean satisfiability
                    </h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      Daniel Große,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Conference Paper 1</span>
                      In IEEE Computer Society Annual Symposium on VLSI (ISVLSI) | Montpellier, France, April 2008 | Pages 411&ndash;416 | Publisher: IEEE
                    </div>
                  </div>
                </div>
              </div>
            </div>
            <div class='tab-pane' id='books'>
              <div class='pitems'>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='https://books.google.ch/books?id=hvVWBQAAQBAJ' target='_blank' title='Open book'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                    </div>
                    <img class='pubthumb' src='images/covers/book_fsl.jpg'>
                    <h4 class='pubtitle'>
                      Formal Specification Level
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-success'>Book 2</span>
                      3319086987 | 138 pages | 2014 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://www.shaker.de/de/content/catalogue/index.asp?lang=de&amp;ID=8&amp;ISBN=978-3-8440-1199-9' target='_blank' title='Open book'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                    </div>
                    <img class='pubthumb' src='images/covers/book_qbit.jpg'>
                    <h4 class='pubtitle'>
                      Auf dem Weg zum Quantencomputer: Entwurf reversibler Logik (Technische Informatik)
                    </h4>
                    <div class='pubauthor'>
                      Rolf Drechsler,
                      <strong>Mathias Soeken,</strong>
                      Robert Wille (Eds.)
                    </div>
                    <div class='pubcite'>
                      <span class='label label-success'>Book 1</span>
                      3844011994 | 226 pages (in German) | 2012 | Publisher: Shaker
                    </div>
                  </div>
                </div>
              </div>
            </div>
            <div class='tab-pane' id='workshops'>
              <div class='pitems'>
                <p>These workshop papers are peer-reviewed and have been presented at events, where the proceedings where distributed only among the participants.  If you are interested in one of the listed papers, please send me an eMail and I am happy to share the PDF.</p>
                <h4>2016</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w24'>
                      On the computational complexity of error metrics in approximate computing
                    </h4>
                    <div class='pubauthor'>
                      Oliver Keszocze,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 24</span>
                      In International Workshop on Boolean Problems (IWSBP) | Freiberg, Germany, September 2016 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w23'>
                      LUT mapping and optimization for majority-inverter graphs
                    </h4>
                    <div class='pubauthor'>
                      Winston Haaswijk,
                      <strong>Mathias Soeken,</strong>
                      Luca Gaetano Amarù,
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 23</span>
                      In International Workshop on Logic Synthesis (IWLS) | Austin, TX, USA, July 2016 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w22'>
                      SAT-based functional dependency computation
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Pascal Raiola,
                      Baruch Sterin,
                      Matthias Sauer
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 22</span>
                      In International Workshop on Logic Synthesis (IWLS) | Austin, TX, USA, July 2016 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w21'>
                      Inversion minimization in majority-inverter graphs
                    </h4>
                    <div class='pubauthor'>
                      Eleonora Testa,
                      <strong>Mathias Soeken,</strong>
                      Luca Gaetano Amarù,
                      Pierre-Emmanuel Gaillardon,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 21</span>
                      In International Workshop on Logic Synthesis (IWLS) | Austin, TX, USA, July 2016 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w20'>
                      Fast generation of lexicographic satisfiable assignments: enabling canonicity in SAT-based applications
                    </h4>
                    <div class='pubauthor'>
                      Ana Petkovska,
                      Alan Mishchenko,
                      <strong>Mathias Soeken,</strong>
                      Giovanni De Micheli,
                      Robert K. Brayton,
                      Paolo Ienne
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 20</span>
                      In International Workshop on Logic Synthesis (IWLS) | Austin, TX, USA, July 2016 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w19'>
                      Symbolic error metric determination for approximate computing
                    </h4>
                    <div class='pubauthor'>
                      Arun Chandrasekharan,
                      Daniel Große,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 19</span>
                      In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV) | Freiburg, Germany, March 2016 | Pages 75&ndash;76 | Publisher:
                    </div>
                  </div>
                </div>
                <h4>2015</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w18'>
                      Simulation graphs for reverse engineering
                    </h4>
                    <div class='pubauthor'>
                      Baruch Sterin,
                      <strong>Mathias Soeken,</strong>
                      Rolf Drechsler,
                      Robert K. Brayton
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 18</span>
                      In International Workshop on Logic Synthesis (IWLS) | Montaun View, CA, USA, July 2015 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w17'>
                      Self-inverse functions and palindromic circuits
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Michael Kirkedal Thomsen,
                      Gerhard W. Dueck,
                      D. Michael Miller
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 17</span>
                      In Reed-Muller Workshop (RM) | Waterloo, ON, Canada, May 2015 | Publisher:
                    </div>
                  </div>
                </div>
                <h4>2014</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w16'>
                      Coverage at the formal specification level
                    </h4>
                    <div class='pubauthor'>
                      Rolf Drechsler,
                      Julia Seiter,
                      <strong>Mathias Soeken</strong>
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 16</span>
                      In International Workshop on Design and Implementation of Formal Tools and Systems (DIFTS) | Lausanne, Switzerland, October 2014 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w15'>
                      A framework for reversible circuit complexity
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Nabila Abdessaied,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 15</span>
                      In International Workshop on Boolean Problems (IWSBP) | Freiberg, Germany, September 2014 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w14'>
                      Towards a multi-dimensional and dynamic visualization for ESL designs
                    </h4>
                    <div class='pubauthor'>
                      Julia Seiter,
                      Marc Michael,
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 14</span>
                      In DATE Friday Workshop: Design Automation for Understanding Hardware Designs (DUHDe) | Dresden, Germany, March 2014 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w13'>
                      Formale Methoden für Alle
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Max Nitze,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 13</span>
                      In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV) | Böblingen, Germany, March 2014 | Pages 213&ndash;216 | Publisher:
                    </div>
                  </div>
                </div>
                <h4>2013</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w12'>
                      Law-based verification of complex swarm systems
                    </h4>
                    <div class='pubauthor'>
                      Rolf Drechsler,
                      Hoang M. Le,
                      <strong>Mathias Soeken,</strong>
                      Robert Wille
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 12</span>
                      In International Workshop on the Swarm at the Edge of the Cloud (SEC) | Montreal, QC, Canada, September 2013 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w11'>
                      lips: An IDE for model driven engineering based on natural language processing
                    </h4>
                    <div class='pubauthor'>
                      Oliver Keszocze,
                      <strong>Mathias Soeken,</strong>
                      Eugen Kuksa,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 11</span>
                      In International Workshop on Natural Language Analysis in Software Engineering (NaturaLiSE) | San Francisco, CA, USA, May 2013 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w10'>
                      Generierung von OCL-Ausdrücken aus natürlichsprachlichen Beschreibungen
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Eugen Kuksa,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 10</span>
                      In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV) | Rostock, Germany, March 2013 | Pages 99-103 | Publisher:
                    </div>
                  </div>
                </div>
                <h4>2012</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w9'>
                      Verification of embedded systems using modeling and implementation languages
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Heinz Riener,
                      Robert Wille,
                      Görschwin Fey,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 9</span>
                      In International Workshop on and Code Generation for Embedded Systems (MeCoES) | Tampere, Finland, October 2012 | Pages 67&ndash;72 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w8'>
                      Towards embedding of large functions for reversible logic
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Laura Tague,
                      D. Michael Miller,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 8</span>
                      In International Workshop on Boolean Problems (IWSBP) | Freiberg, Germany, September 2012 | Publisher:
                    </div>
                  </div>
                </div>
                <h4>2011</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w7'>
                      Synthesis of reversible circuits with minimal lines for large functions
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Nils Przigoda,
                      Christoph Hilken,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 7</span>
                      In Workshop on Reversible Computation (RC) | Ghent, Belgium, July 2011 | Pages 59&ndash;70 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w6'>
                      Customized design flows for reversible circuits using RevKit
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Stefan Frehse,
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 6</span>
                      In Workshop on Reversible Computation (RC) | Ghent, Belgium, July 2011 | Pages 91&ndash;96 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w5'>
                      Designing a RISC CPU in reversible logic
                    </h4>
                    <div class='pubauthor'>
                      Robert Wille,
                      <strong>Mathias Soeken,</strong>
                      Daniel Große,
                      Eleonora Schönborn,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 5</span>
                      In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV) | Oldenburg, Germany, March 2011 | Pages 249&ndash;258 | Publisher:
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w4'>
                      Towards automatic property generation for the formal verification of bus bridges
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Ulrich Kühne,
                      Martin Freibothe,
                      Görschwin Fey,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 4</span>
                      In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV) | Oldenburg, Germany, March 2011 | Pages 183&ndash;192 | Publisher:
                    </div>
                  </div>
                </div>
                <h4>2010</h4>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w3'>
                      RevKit: A toolkit for reversible circuit design
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Stefan Frehse,
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 3</span>
                      In Workshop on Reversible Computation (RC) | Bremen, Germany, July 2010 | Pages 69-72 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w2'>
                      Hierachical synthesis of reversible circuits using positive and negative Davio decomposition
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 2</span>
                      In Workshop on Reversible Computation (RC) | Bremen, Germany, July 2010 | Pages 55&ndash;58 | Publisher: Springer
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <h4 class='pubtitle' id='w1'>
                      Verifying UML/OCL models using Boolean satisfiability
                    </h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Mirko Kuhlmann,
                      Martin Gogolla,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-warning'>Workshop Paper 1</span>
                      In Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV) | Dresden, Germany, March 2010 | Pages 57&ndash;66 | Publisher:
                    </div>
                  </div>
                </div>
              </div>
            </div>
            <div class='tab-pane' id='preprints'>
              <div class='pitems'>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/abs/1612.00631' target='_blank' title='Open webpage'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/pdf/1612.00631' target='_blank' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='http://arxiv.org/pdf/1612.00631' target='_blank'>
                      <img class='pubthumb' src='images/thumbs/arxiv_1612.00631.png'>
                    </a>
                    <h4 class='pubtitle' id='p7'>Design automation and design space exploration for quantum computers</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Martin Roetteler,
                      Nathan Wiebe,
                      Giovanni De Micheli
                    </div>
                    <div class='pubcite'>
                      <span class='label label-danger'>Preprint 7</span>
                      arXiv:1612.00631 | December 2016
                      |
                      <a href='publications.html#c81'>Reference</a>
                      | Comments: 6 pages, 1 figure | Subjects: quant-ph; cs.ET
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/abs/1503.08579' target='_blank' title='Open webpage'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/pdf/1503.08579' target='_blank' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='http://arxiv.org/pdf/1503.08579' target='_blank'>
                      <img class='pubthumb' src='images/thumbs/arxiv_1503.08579.png'>
                    </a>
                    <h4 class='pubtitle' id='p6'>Translating between the roots of identity in quantum circuits</h4>
                    <div class='pubauthor'>
                      Wouter Castryck,
                      Jeroen Demeyer,
                      Alexis De Vos,
                      Oliver Keszocze,
                      <strong>Mathias Soeken</strong>
                    </div>
                    <div class='pubcite'>
                      <span class='label label-danger'>Preprint 6</span>
                      arXiv:1503.08579 | March 2015
                      | Comments: 7 pages | Subjects: quant-ph; math.GR
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/abs/1502.05825' target='_blank' title='Open webpage'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/pdf/1502.05825' target='_blank' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='http://arxiv.org/pdf/1502.05825' target='_blank'>
                      <img class='pubthumb' src='images/thumbs/arxiv_1502.05825.png'>
                    </a>
                    <h4 class='pubtitle' id='p5'>Self-inverse functions and palindromic circuits</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Michael Kirkedal Thomsen,
                      Gerhard W. Dueck,
                      D. Michael Miller
                    </div>
                    <div class='pubcite'>
                      <span class='label label-danger'>Preprint 5</span>
                      arXiv:1502.05825 | Feburary 2015
                      | Comments: 6 pages, 3 figures | Subjects: cs.ET; math.GR; quant-ph
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/abs/1408.3955' target='_blank' title='Open webpage'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/pdf/1408.3955' target='_blank' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='http://arxiv.org/pdf/1408.3955' target='_blank'>
                      <img class='pubthumb' src='images/thumbs/arxiv_1408.3955.png'>
                    </a>
                    <h4 class='pubtitle' id='p4'>Ancilla-free synthesis of large reversible functions using binary decision diagrams</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Laura Tague,
                      Gerhard W. Dueck,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-danger'>Preprint 4</span>
                      arXiv:1408.3955 | August 2014
                      |
                      <a href='publications.html#j8'>Reference</a>
                      | Comments: 25 pages, 15 figures | Subjects: cs.ET; quant-ph
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/abs/1408.3586' target='_blank' title='Open webpage'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/pdf/1408.3586' target='_blank' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='http://arxiv.org/pdf/1408.3586' target='_blank'>
                      <img class='pubthumb' src='images/thumbs/arxiv_1408.3586.png'>
                    </a>
                    <h4 class='pubtitle' id='p3'>Embedding of large Boolean functions for reversible logic</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Robert Wille,
                      Oliver Keszocze,
                      D. Michael Miller,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-danger'>Preprint 3</span>
                      arXiv:1408.3586 | August 2014
                      |
                      <a href='publications.html#j7'>Reference</a>
                      | Comments: 13 pages, 10 figures | Subjects: cs.ET
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/abs/1407.5878' target='_blank' title='Open webpage'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/pdf/1407.5878' target='_blank' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='http://arxiv.org/pdf/1407.5878' target='_blank'>
                      <img class='pubthumb' src='images/thumbs/arxiv_1407.5878.png'>
                    </a>
                    <h4 class='pubtitle' id='p2'>A framework for reversible circuit complexity</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      Nabila Abdessaied,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-danger'>Preprint 2</span>
                      arXiv:1407.5878 | July 2014
                      | Comments: 6 pages, 4 figures, accepted for Int'l Workshop on Boolean Problems 2014 | Subjects: cs.ET; quant-ph
                    </div>
                  </div>
                </div>
                <div class='item'>
                  <div class='pubmain'>
                    <div class='pubassets'>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/abs/1308.2493' target='_blank' title='Open webpage'>
                        <span class='glyphicon glyphicon-new-window'></span>
                      </a>
                      <a data-placement='top' data-toggle='tooltip' href='http://arxiv.org/pdf/1308.2493' target='_blank' title='View PDF'>
                        <span class='glyphicon glyphicon-cloud-download'></span>
                      </a>
                    </div>
                    <a class='paper' href='http://arxiv.org/pdf/1308.2493' target='_blank'>
                      <img class='pubthumb' src='images/thumbs/arxiv_1308.2493.png'>
                    </a>
                    <h4 class='pubtitle' id='p1'>On quantum circuits employing roots of the Pauli matrices</h4>
                    <div class='pubauthor'>
                      <strong>Mathias Soeken,</strong>
                      D. Michael Miller,
                      Rolf Drechsler
                    </div>
                    <div class='pubcite'>
                      <span class='label label-danger'>Preprint 1</span>
                      arXiv:1308.2493 | August 2013
                      |
                      <a href='publications.html#j3'>Reference</a>
                      | Comments: 7 pages, 1 figure | Subjects: quant-ph; cs.ET
                    </div>
                  </div>
                </div>
              </div>
            </div>
          </div>
          <h3>Copyright Notice</h3>
          <p>
            This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.
          </p>
          <p>
            <i>The following notice applies to all IEEE publications:</i>
            <br>
            <span class='glyphicon glyphicon-copyright-mark'></span>
            IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
          </p>
          <p>
            <i>The following copyright notice applies to all papers published in the Lecture Notes in Computer Science by Springer-Verlag, as mentionned in the Copyright Form:</i>
            <br>
            <span class='glyphicon glyphicon-copyright-mark'></span>
            The Author may publish his/her contribution on his/her personal Web page provided that he/she creates a link to the above mentioned volume of LNCS at the Springer-Verlag server or to the LNCS series Homepage (URL: http://www.springer.de/comp/lncs/index.html) and that together with this electronic version it is clearly pointed out, by prominently adding "© Springer-Verlag", that the copyright for this contribution is held by Springer.
          </p>
        </div>
      </div>
    </div>
    <script src='js/jquery.min.js'></script>
    <script src='js/bootstrap.min.js'></script>
    <script>
      $(function () {
        $('[data-toggle="tooltip"]').tooltip()
      })
    </script>
    <script>
      $('#myTab a').click(function (e) {
        e.preventDefault();
        $(this).tab('show');
      });
      
      $('ul.nav-pills > li > a').on('shown.bs.tab', function (e) {
        var id = $(e.target).attr('href').substr(1);
        window.location.hash = id;
      });
      
      var hash = window.location.hash;
      var orig = "";
      if ( hash.length > 1 && hash[1] == 'c' ) { orig = hash; hash = "#conferences"; }
      if ( hash.length > 1 && hash[1] == 'j' ) { orig = hash; hash = "#journals"; }
      console.log( hash );
      if ( hash.length > 0 ) {
        $('#myTab a[href="' + hash + '"]').tab('show');
        window.location = orig;
      }
      
      $('a.paper').click(function (e) {
        e.preventDefault();
        ga('send', 'event', 'Papers', 'view', $(this).attr('href'));
        window.location = $(this).attr('href');
      });
    </script>
  </body>
</html>
