#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jan  3 14:58:39 2025
# Process ID: 22336
# Current directory: F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.runs/synth_1
# Command line: vivado.exe -log GRU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source GRU.tcl
# Log file: F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.runs/synth_1/GRU.vds
# Journal file: F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.runs/synth_1\vivado.jou
# Running On: DESKTOP-R2MU3CQ, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 8, Host memory: 34294 MB
#-----------------------------------------------------------
Sourcing tcl script 'E:/Xilinx/Vivado/2023.1/scripts/Vivado_init.tcl'
source GRU.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 454.215 ; gain = 156.691
Command: read_checkpoint -auto_incremental -incremental F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.srcs/utils_1/imports/synth_1/GRU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.srcs/utils_1/imports/synth_1/GRU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top GRU -part xc7a200tfbg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21552
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1337.328 ; gain = 410.262
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'GRU' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:2]
WARNING: [Synth 8-567] referenced signal 'pCnt' should be on the sensitivity list [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:329]
WARNING: [Synth 8-567] referenced signal 'pCnt' should be on the sensitivity list [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:348]
INFO: [Synth 8-226] default block is never used [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:1026]
INFO: [Synth 8-6157] synthesizing module 'fix2float_inputs' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/fix2float_inputs.sv:2]
	Parameter N bound to: 15 - type: integer 
	Parameter INPUT_SIZE bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fix2float_input' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/fix2float_input/synth/fix2float_input.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [E:/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:79430]
INFO: [Synth 8-6155] done synthesizing module 'fix2float_input' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/fix2float_input/synth/fix2float_input.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fix2float_inputs' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/fix2float_inputs.sv:2]
INFO: [Synth 8-6157] synthesizing module 'paraR_ROMs' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/paraR_ROMs.sv:2]
	Parameter NUM bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'L1_ROM' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/L1_ROM/synth/L1_ROM.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: L1_ROM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 18 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 18 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 18 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 18 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.375199 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/L2_ROM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/L1_ROM/synth/L1_ROM.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'L1_ROM' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/L1_ROM/synth/L1_ROM.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'paraR_ROMs' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/paraR_ROMs.sv:2]
INFO: [Synth 8-6157] synthesizing module 'paraZ_ROMs' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/paraZ_ROMs.sv:2]
	Parameter NUM bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'paraZ_ROMs' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/paraZ_ROMs.sv:2]
INFO: [Synth 8-6157] synthesizing module 'paraH_tilde_ROMs' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/paraH_tilde_ROMs.sv:2]
	Parameter NUM bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'paraH_tilde_ROMs' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/paraH_tilde_ROMs.sv:2]
INFO: [Synth 8-6157] synthesizing module 'L2_ROMs' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/L2_ROMs.sv:2]
	Parameter NUM bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'L2_ROM' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/L2_ROM/synth/L2_ROM.vhd:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 3 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: L2_ROM.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 9 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 9 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 9 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 9 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 0 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 1 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     3.375199 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_6' declared at 'f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/L2_ROM/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_6' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/L2_ROM/synth/L2_ROM.vhd:230]
INFO: [Synth 8-256] done synthesizing module 'L2_ROM' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/L2_ROM/synth/L2_ROM.vhd:67]
INFO: [Synth 8-6155] done synthesizing module 'L2_ROMs' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/L2_ROMs.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mult_parallel1' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/mult_parallel1.sv:2]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mult' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/mult/synth/mult.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mult' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/mult/synth/mult.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mult_parallel1' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/mult_parallel1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mult_parallel2' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/mult_parallel2.sv:2]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mult_parallel2' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/mult_parallel2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'accu_parallel1' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/accu_parallel1.sv:2]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'accu' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/accu/synth/accu.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'accu' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/accu/synth/accu.v:53]
INFO: [Synth 8-6155] done synthesizing module 'accu_parallel1' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/accu_parallel1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'accu_parallel2' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/accu_parallel2.sv:2]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'accu_parallel2' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/accu_parallel2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'exp_parallel1' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/exp_parallel1.sv:2]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'exp' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/exp/synth/exp.v:53]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'exp' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/exp/synth/exp.v:53]
INFO: [Synth 8-6155] done synthesizing module 'exp_parallel1' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/exp_parallel1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'exp_parallel2' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/exp_parallel2.sv:2]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'exp_parallel2' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/exp_parallel2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'sub_parallel1' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/sub_parallel1.sv:2]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'sub' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/sub/synth/sub.v:53]
INFO: [Synth 8-6155] done synthesizing module 'sub' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/sub/synth/sub.v:53]
INFO: [Synth 8-6155] done synthesizing module 'sub_parallel1' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/sub_parallel1.sv:2]
INFO: [Synth 8-6157] synthesizing module 'sub_parallel2' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/sub_parallel2.sv:2]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sub_parallel2' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/sub_parallel2.sv:2]
INFO: [Synth 8-6157] synthesizing module 'div_parallel1' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/div_parallel1.sv:1]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'div' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/div/synth/div.v:53]
INFO: [Synth 8-6155] done synthesizing module 'div' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/div/synth/div.v:53]
INFO: [Synth 8-6155] done synthesizing module 'div_parallel1' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/div_parallel1.sv:1]
INFO: [Synth 8-6157] synthesizing module 'div_parallel2' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/div_parallel2.sv:1]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'div_parallel2' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/div_parallel2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'adder_parallel' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/adder_parallel.sv:2]
	Parameter P bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/adder/synth/adder.v:53]
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/adder/synth/adder.v:53]
INFO: [Synth 8-6155] done synthesizing module 'adder_parallel' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/adder_parallel.sv:2]
INFO: [Synth 8-6157] synthesizing module 'greater_inst' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/greater_inst.v:2]
INFO: [Synth 8-6157] synthesizing module 'greater' [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/synth/greater.v:53]
INFO: [Synth 8-6155] done synthesizing module 'greater' (0#1) [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/synth/greater.v:53]
INFO: [Synth 8-6155] done synthesizing module 'greater_inst' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/greater_inst.v:2]
INFO: [Synth 8-6155] done synthesizing module 'GRU' (0#1) [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:2]
WARNING: [Synth 8-6014] Unused sequential element HmR_flag_reg was removed.  [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:791]
WARNING: [Synth 8-7137] Register expsoft_reg[3] in module GRU has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:947]
WARNING: [Synth 8-3848] Net expsoft[7] in module/entity GRU does not have driver. [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:81]
WARNING: [Synth 8-3848] Net expsoft[6] in module/entity GRU does not have driver. [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:81]
WARNING: [Synth 8-3848] Net expsoft[5] in module/entity GRU does not have driver. [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:81]
WARNING: [Synth 8-3848] Net expsoft[4] in module/entity GRU does not have driver. [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:81]
WARNING: [Synth 8-3848] Net paraL2[7] in module/entity GRU does not have driver. [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:119]
WARNING: [Synth 8-3848] Net paraL2[6] in module/entity GRU does not have driver. [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:119]
WARNING: [Synth 8-3848] Net paraL2[5] in module/entity GRU does not have driver. [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:119]
WARNING: [Synth 8-3848] Net paraL2[4] in module/entity GRU does not have driver. [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:119]
WARNING: [Synth 8-3848] Net paraL2[3] in module/entity GRU does not have driver. [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:119]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized141 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized141 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized141 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized199 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[14] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[13] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[12] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[11] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[10] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized38 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[9] in module carry_chain__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[8] in module carry_chain__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[7] in module carry_chain__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized48 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized249 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized249 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_15_viv__parameterized13 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:01:10 . Memory (MB): peak = 1980.004 ; gain = 1052.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1980.004 ; gain = 1052.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:57 ; elapsed = 00:01:11 . Memory (MB): peak = 1980.004 ; gain = 1052.938
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2419.809 ; gain = 69.898
INFO: [Netlist 29-17] Analyzing 83761 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel2_inst/genblk1[7].mult_parallel2/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel2_inst/genblk1[6].mult_parallel2/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel2_inst/genblk1[5].mult_parallel2/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel2_inst/genblk1[4].mult_parallel2/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel2_inst/genblk1[3].mult_parallel2/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel2_inst/genblk1[2].mult_parallel2/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel2_inst/genblk1[1].mult_parallel2/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel2_inst/genblk1[0].mult_parallel2/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel1_inst/genblk1[7].mult_parallel1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel1_inst/genblk1[6].mult_parallel1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel1_inst/genblk1[5].mult_parallel1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel1_inst/genblk1[4].mult_parallel1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel1_inst/genblk1[3].mult_parallel1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel1_inst/genblk1[2].mult_parallel1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel1_inst/genblk1[1].mult_parallel1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
WARNING: [Netlist 29-1115] Found multi-term driver net: mult_parallel1_inst/genblk1[0].mult_parallel1/inst/i_synth/MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/<const0>.
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.621 . Memory (MB): peak = 3007.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 14250 instances were transformed.
  FDE => FDRE: 7914 instances
  MULT_AND => LUT2: 6336 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3007.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:22 ; elapsed = 00:02:29 . Memory (MB): peak = 3007.129 ; gain = 2080.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:22 ; elapsed = 00:02:29 . Memory (MB): peak = 3007.129 ; gain = 2080.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for greater_inst/greater_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for adder_parallel_inst/\genblk1[0].adder_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for adder_parallel_inst/\genblk1[1].adder_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for adder_parallel_inst/\genblk1[2].adder_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for adder_parallel_inst/\genblk1[3].adder_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for adder_parallel_inst/\genblk1[4].adder_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for adder_parallel_inst/\genblk1[5].adder_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for adder_parallel_inst/\genblk1[6].adder_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for adder_parallel_inst/\genblk1[7].adder_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel1_inst/\genblk1[0].div_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel2_inst/\genblk1[0].div_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel1_inst/\genblk1[1].div_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel2_inst/\genblk1[1].div_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel1_inst/\genblk1[2].div_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel2_inst/\genblk1[2].div_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel1_inst/\genblk1[3].div_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel2_inst/\genblk1[3].div_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel1_inst/\genblk1[4].div_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel2_inst/\genblk1[4].div_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel1_inst/\genblk1[5].div_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel2_inst/\genblk1[5].div_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel1_inst/\genblk1[6].div_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel2_inst/\genblk1[6].div_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel1_inst/\genblk1[7].div_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for div_parallel2_inst/\genblk1[7].div_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel1_inst/\genblk1[0].sub_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel2_inst/\genblk1[0].sub_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel1_inst/\genblk1[1].sub_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel2_inst/\genblk1[1].sub_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel1_inst/\genblk1[2].sub_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel2_inst/\genblk1[2].sub_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel1_inst/\genblk1[3].sub_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel2_inst/\genblk1[3].sub_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel1_inst/\genblk1[4].sub_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel2_inst/\genblk1[4].sub_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel1_inst/\genblk1[5].sub_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel2_inst/\genblk1[5].sub_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel1_inst/\genblk1[6].sub_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel2_inst/\genblk1[6].sub_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel1_inst/\genblk1[7].sub_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sub_parallel2_inst/\genblk1[7].sub_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel1_inst/\genblk1[0].exp_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel2_inst/\genblk1[0].exp_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel1_inst/\genblk1[1].exp_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel2_inst/\genblk1[1].exp_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel1_inst/\genblk1[2].exp_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel2_inst/\genblk1[2].exp_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel1_inst/\genblk1[3].exp_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel2_inst/\genblk1[3].exp_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel1_inst/\genblk1[4].exp_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel2_inst/\genblk1[4].exp_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel1_inst/\genblk1[5].exp_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel2_inst/\genblk1[5].exp_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel1_inst/\genblk1[6].exp_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel2_inst/\genblk1[6].exp_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel1_inst/\genblk1[7].exp_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for exp_parallel2_inst/\genblk1[7].exp_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel1_inst/\genblk1[0].accu_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel2_inst/\genblk1[0].accu_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel1_inst/\genblk1[1].accu_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel2_inst/\genblk1[1].accu_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel1_inst/\genblk1[2].accu_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel2_inst/\genblk1[2].accu_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel1_inst/\genblk1[3].accu_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel2_inst/\genblk1[3].accu_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel1_inst/\genblk1[4].accu_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel2_inst/\genblk1[4].accu_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel1_inst/\genblk1[5].accu_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel2_inst/\genblk1[5].accu_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel1_inst/\genblk1[6].accu_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel2_inst/\genblk1[6].accu_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel1_inst/\genblk1[7].accu_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for accu_parallel2_inst/\genblk1[7].accu_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel1_inst/\genblk1[0].mult_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel2_inst/\genblk1[0].mult_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel1_inst/\genblk1[1].mult_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel2_inst/\genblk1[1].mult_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel1_inst/\genblk1[2].mult_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel2_inst/\genblk1[2].mult_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel1_inst/\genblk1[3].mult_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel2_inst/\genblk1[3].mult_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel1_inst/\genblk1[4].mult_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel2_inst/\genblk1[4].mult_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel1_inst/\genblk1[5].mult_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel2_inst/\genblk1[5].mult_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel1_inst/\genblk1[6].mult_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel2_inst/\genblk1[6].mult_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel1_inst/\genblk1[7].mult_parallel1 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mult_parallel2_inst/\genblk1[7].mult_parallel2 . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for L2_ROMs_inst/\genblk1[0].L2_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for L2_ROMs_inst/\genblk1[1].L2_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for L2_ROMs_inst/\genblk1[2].L2_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraR_ROMs_inst/\genblk1[0].L1R_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraZ_ROMs_inst/\genblk1[0].L1Z_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraH_tilde_ROMs_inst/\genblk1[1].L1H_tilde_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraR_ROMs_inst/\genblk1[1].L1R_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraZ_ROMs_inst/\genblk1[1].L1Z_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraH_tilde_ROMs_inst/\genblk1[2].L1H_tilde_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraR_ROMs_inst/\genblk1[2].L1R_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraZ_ROMs_inst/\genblk1[2].L1Z_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraH_tilde_ROMs_inst/\genblk1[3].L1H_tilde_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraR_ROMs_inst/\genblk1[3].L1R_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraZ_ROMs_inst/\genblk1[3].L1Z_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraH_tilde_ROMs_inst/\genblk1[4].L1H_tilde_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraR_ROMs_inst/\genblk1[4].L1R_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraZ_ROMs_inst/\genblk1[4].L1Z_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraH_tilde_ROMs_inst/\genblk1[5].L1H_tilde_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraR_ROMs_inst/\genblk1[5].L1R_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraZ_ROMs_inst/\genblk1[5].L1Z_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraH_tilde_ROMs_inst/\genblk1[6].L1H_tilde_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraR_ROMs_inst/\genblk1[6].L1R_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraZ_ROMs_inst/\genblk1[6].L1Z_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraH_tilde_ROMs_inst/\genblk1[7].L1H_tilde_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraR_ROMs_inst/\genblk1[7].L1R_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraZ_ROMs_inst/\genblk1[7].L1Z_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for paraH_tilde_ROMs_inst/\genblk1[0].L1H_tilde_ROM_parallel . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[0].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[1].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[2].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[3].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[4].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[5].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[6].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[7].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[0].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[10].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[11].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[12].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[13].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[14].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[1].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[2].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[3].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[4].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[5].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[6].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[7].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[8].fix2float_inputs . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for fix2float_inputs_inst/\genblk1[8].genblk1[9].fix2float_inputs . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:23 ; elapsed = 00:02:29 . Memory (MB): peak = 3007.129 ; gain = 2080.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
WARNING: [Synth 8-6702] IncrSynth : Design change found in an area of the design that prevents previous synthesis information being used, Reverting to default synthesis
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:02:47 ; elapsed = 00:02:55 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:02:47 ; elapsed = 00:02:55 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'w_flag1_reg' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:331]
WARNING: [Synth 8-327] inferring latch for variable 'w_flag2_reg' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:350]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:54 ; elapsed = 00:03:02 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'fix2float_input:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized10) to 'fix2float_input:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'fix2float_input:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized10) to 'fix2float_input:/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'fix2float_input:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'fix2float_input:/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'fix2float_input:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'fix2float_input:/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fix2float_input:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'fix2float_input:/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'fix2float_input:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'fix2float_input:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fix2float_input:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'fix2float_input:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mult:/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized10) to 'mult:/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'mult:/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized10) to 'mult:/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'mult:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'mult:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'mult:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'mult:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'exp:/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_BIT_DEL' (delay__parameterized10) to 'exp:/inst/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'exp:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'exp:/inst/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'exp:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'exp:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'exp:/inst/i_synth/DELAY_INVALID_OP' (delay__parameterized10) to 'exp:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized10) to 'flt_add_logic:/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'sub:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'sub:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'sub:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'sub:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized10) to 'div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized10) to 'div:/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'div:/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized10) to 'div:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'adder:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'adder:/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'adder:/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'adder:/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'greater_inst/greater_inst/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'greater_inst/greater_inst/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'greater_inst/greater_inst/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'greater_inst/greater_inst/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'greater_inst/greater_inst/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'greater_inst/greater_inst/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'greater_inst/greater_inst/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized10) to 'greater_inst/greater_inst/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : Design change found in an area of the design that prevents previous synthesis information being used


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[24].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/ppg[8].nt.ppi/f/YES_REG.l[25].reg.s.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[5].d.sl.sw/needDelay.lastDelay.deli/f/YES_REG.l[24].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[11].tree.assf.ai/be.ad/f/YES_REG.l[26].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[1].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized3.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_shift_to_fixed/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_15_viv__parameterized5.
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FIX_TO_FLT_OP.SPD.OP/LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[8].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[7].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[6].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[14].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[13].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[12].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[11].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[10].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[9].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[8].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[7].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[6].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[14].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[13].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[12].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[11].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[10].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[9].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[8].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[7].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[6].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[14].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[13].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[12].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[11].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[10].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[9].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[8].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[7].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[6].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[14].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[14].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[13].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[13].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[12].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[12].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[11].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[11].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[10].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[10].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[9].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[9].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[2].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[14].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[14].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[13].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[13].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[12].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[12].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[11].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[11].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[10].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[10].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[9].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[9].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[1].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[1].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[14].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[14].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[13].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[13].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[12].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[12].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[11].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[11].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[10].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[10].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[9].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[9].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[0].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'genblk1[0].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[3].genblk1[0].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[14].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[14].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[14].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[14].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[13].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[13].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[13].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[13].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[12].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[12].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[12].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[12].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[11].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[11].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[11].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[11].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[10].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[10].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[10].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[10].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[9].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[9].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[9].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[9].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[8].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[7].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[6].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[5].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[4].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[3].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[2].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'genblk1[2].genblk1[1].fix2float_inputs/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/EXP_MOD_DEL/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[8].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[7].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[6].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[3].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[14].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[13].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[12].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[11].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[10].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[9].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[8].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[7].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[6].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[2].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[14].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[13].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[12].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[11].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[10].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[9].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[8].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[7].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[6].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[5].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[4].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[3].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[2].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[1].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[1].genblk1[0].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[14].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[13].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[12].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[11].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[10].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[9].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\genblk1[0].genblk1[8].fix2float_inputs /inst/i_synth/\FIX_TO_FLT_OP.SPD.OP/EXP/a_is_signed.IP_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[0].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].DEL_Z_D/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '16' to '1' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:386]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2]' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:373]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '12' to '8' bits. [f:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.gen/sources_1/ip/greater/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:24 ; elapsed = 00:03:58 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:33 ; elapsed = 00:04:07 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'i_0/accu_in1_reg[0][31]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:38 ; elapsed = 00:04:12 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:55 ; elapsed = 00:04:30 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:21 ; elapsed = 00:04:57 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:21 ; elapsed = 00:04:58 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_b_tvalid with 1st driver pin 'w_flag1_reg__0/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:331]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_b_tvalid with 2nd driver pin 'w_flag1_reg/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:338]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_b_tvalid with 1st driver pin 'w_flag2_reg__0/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:350]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_b_tvalid with 2nd driver pin 'w_flag2_reg/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:355]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[28] with 1st driver pin 'accu_in1_reg[0][28]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[28] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][28]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[22] with 1st driver pin 'accu_in1_reg[0][22]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[22] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][22]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[21] with 1st driver pin 'accu_in1_reg[0][21]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[21] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][21]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[20] with 1st driver pin 'accu_in1_reg[0][20]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[20] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][20]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[19] with 1st driver pin 'accu_in1_reg[0][19]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[19] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][19]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[18] with 1st driver pin 'accu_in1_reg[0][18]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[18] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][18]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[17] with 1st driver pin 'accu_in1_reg[0][17]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[17] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][17]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[16] with 1st driver pin 'accu_in1_reg[0][16]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[16] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][16]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[15] with 1st driver pin 'accu_in1_reg[0][15]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[15] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][15]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[14] with 1st driver pin 'accu_in1_reg[0][14]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[14] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][14]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[13] with 1st driver pin 'accu_in1_reg[0][13]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[13] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][13]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[12] with 1st driver pin 'accu_in1_reg[0][12]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[12] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][12]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[11] with 1st driver pin 'accu_in1_reg[0][11]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[11] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][11]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[10] with 1st driver pin 'accu_in1_reg[0][10]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[10] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][10]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[9] with 1st driver pin 'accu_in1_reg[0][9]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[9] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][9]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[8] with 1st driver pin 'accu_in1_reg[0][8]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[8] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][8]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[7] with 1st driver pin 'accu_in1_reg[0][7]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[7] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][7]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[6] with 1st driver pin 'accu_in1_reg[0][6]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[6] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][6]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[5] with 1st driver pin 'accu_in1_reg[0][5]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[5] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][5]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[4] with 1st driver pin 'accu_in1_reg[0][4]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[4] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][4]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[3] with 1st driver pin 'accu_in1_reg[0][3]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[3] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][3]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[2] with 1st driver pin 'accu_in1_reg[0][2]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[2] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][2]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[1] with 1st driver pin 'accu_in1_reg[0][1]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[1] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][1]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[0] with 1st driver pin 'accu_in1_reg[0][0]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[0] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][0]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[27] with 1st driver pin 'accu_in1_reg[0][27]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[27] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][27]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[29] with 1st driver pin 'accu_in1_reg[0][29]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[29] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][29]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[30] with 1st driver pin 'accu_in1_reg[0][30]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[30] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][30]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[25] with 1st driver pin 'accu_in1_reg[0][25]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[25] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][25]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[26] with 1st driver pin 'accu_in1_reg[0][26]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[26] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][26]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[23] with 1st driver pin 'accu_in1_reg[0][23]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[23] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][23]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[24] with 1st driver pin 'accu_in1_reg[0][24]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:918]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tdata[24] with 2nd driver pin 'genblk8[0].accu_in1_reg[0][24]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:385]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tvalid with 1st driver pin 'ai_flag1_reg[0]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:907]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tvalid with 2nd driver pin 'genblk10[0].ai_flag1_reg[0]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:414]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tlast with 1st driver pin 'genblk12[0].last_flag1_reg[0]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:443]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin s_axis_a_tlast with 2nd driver pin 'last_flag1_reg[0]/Q' [F:/01_SYSU/HDC_Tactile/tactile/code/Verilog_ML1/GRU/GRU.sv:927]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       35|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:36 ; elapsed = 00:05:13 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:37 ; elapsed = 00:05:14 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:42 ; elapsed = 00:05:18 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:43 ; elapsed = 00:05:19 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |  1312|
|3     |LUT1     |  1368|
|4     |LUT2     | 11340|
|5     |LUT3     | 20560|
|6     |LUT4     | 22764|
|7     |LUT5     |  5870|
|8     |LUT6     | 18741|
|9     |MULT_AND |  6000|
|10    |MUXCY    | 36797|
|11    |MUXF7    |  3230|
|12    |MUXF8    |    87|
|13    |RAMB18E1 |    27|
|14    |SRL16E   |  4685|
|15    |SRLC32E  |   400|
|16    |XORCY    | 31015|
|17    |FDCE     |  6548|
|18    |FDE      |  7754|
|19    |FDPE     |     2|
|20    |FDRE     | 85655|
|21    |FDSE     |   192|
|22    |LD       |     2|
|23    |IBUF     |  1083|
|24    |OBUF     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:44 ; elapsed = 00:05:20 . Memory (MB): peak = 4633.488 ; gain = 3706.422
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 73 critical warnings and 403 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:27 ; elapsed = 00:04:09 . Memory (MB): peak = 4633.488 ; gain = 2679.297
Synthesis Optimization Complete : Time (s): cpu = 00:04:44 ; elapsed = 00:05:21 . Memory (MB): peak = 4633.488 ; gain = 3706.422
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4633.488 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 86224 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 4633.488 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24828 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 11072 instances
  FDE => FDRE: 7754 instances
  LD => LDCE: 2 instances
  MULT_AND => LUT2: 6000 instances

Synth Design complete | Checksum: cdf0e23a
INFO: [Common 17-83] Releasing license: Synthesis
536 Infos, 139 Warnings, 73 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:06:13 ; elapsed = 00:06:49 . Memory (MB): peak = 4633.488 ; gain = 4145.176
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'F:/01_SYSU/HDC_Tactile/tactile/code/Artix7/GRU/GRU.runs/synth_1/GRU.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 4633.488 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file GRU_utilization_synth.rpt -pb GRU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  3 15:06:27 2025...
