Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec 18 04:52:40 2025
| Host         : linuxvdi-f25-05.ece.iastate.edu running 64-bit unknown
| Command      : report_control_sets -verbose -file conv_accelerator_bd_wrapper_control_sets_placed.rpt
| Design       : conv_accelerator_bd_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   362 |
|    Minimum number of control sets                        |   362 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1156 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   362 |
| >= 0 to < 4        |    41 |
| >= 4 to < 6        |    65 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    20 |
| >= 10 to < 12      |    25 |
| >= 12 to < 14      |    29 |
| >= 14 to < 16      |     4 |
| >= 16              |   165 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2175 |          650 |
| No           | No                    | Yes                    |             171 |           51 |
| No           | Yes                   | No                     |             843 |          316 |
| Yes          | No                    | No                     |            2430 |          690 |
| Yes          | No                    | Yes                    |             142 |           31 |
| Yes          | Yes                   | No                     |            2355 |          665 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                        Clock Signal                        |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |         1.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/push                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en                                                |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/SD_AXIS_TREADY                                                                                                                                                                   | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac1/mac/SD_AXIS_TREADY                                                                                                                                                                   | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac0/mac/SD_AXIS_TREADY                                                                                                                                                                   | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac3/mac/SD_AXIS_TREADY                                                                                                                                                                   | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                           |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_axi_por2rst_out                                                                                                                          |                2 |              3 |         1.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/s_axi_awready[0]                                                                                                                                                                                                    | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/s_axi_arready[0]                                                                                                                                                                                                    | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                  |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/gen_master_slots[0].r_issuing_cnt[3]_i_1_n_0                                                                                                                                                                        | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                  |                2 |              4 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                  | conv_accelerator_bd_i/axi_protocol_convert_3/pushed_commands[3]_i_1_n_0                                                                                                                                                                 |                2 |              4 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                     |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                                                                                      | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                3 |              4 |         1.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                        | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/p_pipelines[6][tlast]_i_1_n_0                                                                                                                                      | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                3 |              4 |         1.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_addr_posted_cntr[3]_i_1_n_0                                                                                                                                                                                      | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                    |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/arvalid_re                                                                                                                                         | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                  |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_wdc_statcnt[3]_i_1_n_0                                                                                                                                                                                           | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                    |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                       | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_push_to_wsc_i_2_n_0                                                                                                                                                                                              | conv_accelerator_bd_i/axi_cdma_0/U0/sig_push_to_wsc_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                        | conv_accelerator_bd_i/axi_protocol_convert_3/pushed_commands[3]_i_1__0_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/gen_master_slots[0].w_issuing_cnt[3]_i_1_n_0                                                                                                                                                                        | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_n_0                                                                                                       |                2 |              4 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i0                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                               |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i                                |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                               | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                    |                2 |              5 |         2.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                              | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                                                                                    |                1 |              5 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                           | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                    |                2 |              5 |         2.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                              | conv_accelerator_bd_i/axi_cdma_0/U0/sig_rd_sts_interr_reg_i_1_n_0                                                                                                                                                                       |                3 |              5 |         1.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                              |                2 |              5 |         2.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                      | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                1 |              5 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/rst_ps7_0_200M/U0/lpf_int                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                         | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                1 |              5 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i0                                    |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                2 |              6 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                              |                3 |              6 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_crossbar_1/m_valid_i_i_1__5_n_0                                                                                                                                                                               |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_mm2s_status_reg0                                                                                                                          |                2 |              6 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/rst_ps7_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                   | conv_accelerator_bd_i/rst_ps7_0_200M/U0/clear                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/s_axi_wready                                                                                                                                                                                                | conv_accelerator_bd_i/axi_protocol_convert_3/S_AXI_AREADY_I_i_1_n_0                                                                                                                                                                     |                2 |              7 |         3.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/m_axi_bready                                                                                                                                                                                                | conv_accelerator_bd_i/axi_protocol_convert_3/S_AXI_AREADY_I_i_1_n_0                                                                                                                                                                     |                2 |              7 |         3.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/sng_bram_addr_ld_en                                                                                                                                           | conv_accelerator_bd_i/bram/axi_bram_ctrl/ADDR_SNG_PORT.bram_addr_int[18]_i_1_n_0                                                                                                                                                        |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                       | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                                      |                3 |              8 |         2.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en                                                             |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.GEN_CURR_ARLEN_RL.GEN_CURR_ARLEN_SNG.curr_arlen_reg[7]_i_1_n_0                                                                                                                                | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_q_zero                                                                                                                                                                                        | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                1 |              8 |         8.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                                                                         | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                    |                3 |              8 |         2.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                                                                            | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                    |                4 |              8 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                                                                           | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                3 |              8 |         2.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                         | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                  |                3 |              8 |         2.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_lite_bside_hw_reset_reg                                                                                                                  |                3 |              9 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                  | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                 |                3 |              9 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_2_n_0                                                                                                                                                                  | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                 |                3 |              9 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                  | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                                                                 |                3 |              9 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                           |                3 |              9 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                  | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                                                                 |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en                                                             | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/gc0.count_d1[4]_i_2_n_0                                                                |                2 |             10 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_rd_en                                                        | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/gc0.count_d1[4]_i_2_n_0                                                           |                2 |             10 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                5 |             10 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_rd_en                                                             | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/gc0.count_d1[4]_i_2_n_0                                                                |                2 |             10 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                        |                5 |             10 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             10 |         3.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en                                                | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/gc0.count_d1[4]_i_2_n_0                                                   |                3 |             10 |         3.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_rd_en                                                | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/gc0.count_d1[4]_i_2_n_0                                                   |                2 |             10 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/ADDR_SNG_PORT.bram_addr_int[11]_i_1_n_0                                                                                                                                                                         | conv_accelerator_bd_i/bram/axi_bram_ctrl/ADDR_SNG_PORT.bram_addr_int[18]_i_1_n_0                                                                                                                                                        |                5 |             10 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                                                                   |                2 |             10 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/ram_wr_en                                                        | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/gc0.count_d1[4]_i_2_n_0                                                           |                2 |             10 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                   |                2 |             10 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_INPUT_REG[2].sig_input_data_reg[2][9]_i_1_n_0                                                                                                                                                   |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |             10 |         3.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_adv_buf27_out                                                                                                                                    | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_out[9]_i_1_n_0                                                                                                           |                3 |             10 |         3.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_INPUT_REG[0].sig_input_data_reg[0][9]_i_1_n_0                                                                                                                                                   |                5 |             10 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/addr_rl_rd_buf_in                                                                                                                                   | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.addr_rl_rd_buf_in[9]_i_1_n_0                                                                                                            |                4 |             10 |         2.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_INPUT_REG[1].sig_input_data_reg[1][9]_i_1_n_0                                                                                                                                                   |                4 |             10 |         2.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                                                                   |                4 |             10 |         2.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_2_n_0                                                                                                                                                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_INPUT_REG[3].sig_input_data_reg[3][9]_i_1_n_0                                                                                                                                                   |                4 |             10 |         2.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.GEN_RD_DATA_SM_RL.rd_latency_count[10]_i_1_n_0                                                                                                                               |                4 |             11 |         2.75 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_index_gen/finished1                                                                                                                                                                       | conv_accelerator_bd_i/conv_accelerator_wra_0/filter_channel_progress[0]_i_1_n_0                                                                                                                                                         |                3 |             11 |         3.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rl_count0                                                                                                                                           | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_count[10]_i_1_n_0                                                                                                                    |                4 |             11 |         2.75 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_DMA_CNTLR/sig_sm_state0                                                                                                                                 |                2 |             11 |         5.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_index_gen/output_column_progress                                                                                                                                                          | conv_accelerator_bd_i/conv_accelerator_wra_0/output_column_progress[0]_i_1_n_0                                                                                                                                                          |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_index_gen/filter_channel_progress                                                                                                                                                         | conv_accelerator_bd_i/conv_accelerator_wra_0/filter_channel_progress[0]_i_1_n_0                                                                                                                                                         |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/output_row_progress[0]_i_2_n_0                                                                                                                                                                              | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_index_gen/output_row_progress                                                                                                                                            |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_output_w                                                                                                                                                                                      | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                2 |             12 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_output_h                                                                                                                                                                                      | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                4 |             12 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_filter_w                                                                                                                                                                                      | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                2 |             12 |         6.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_filter_h                                                                                                                                                                                      | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_filter_c                                                                                                                                                                                      | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_index_gen/finished1                                                                                                                                                                       | conv_accelerator_bd_i/conv_accelerator_wra_0/filter_column_progress[0]_i_1_n_0                                                                                                                                                          |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/row_progress[0]_i_2_n_0                                                                                                                                          | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/output_idx1                                                                                                                                     |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/column_progress                                                                                                                                                  | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/column_progress[0]_i_1_n_0                                                                                                                      |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/wrap_boundary_axaddr_r[11]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_index_gen/filter_row_progress                                                                                                                                                             | conv_accelerator_bd_i/conv_accelerator_wra_0/filter_row_progress[0]_i_1_n_0                                                                                                                                                             |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TREADY                                                                                                                                                      | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/fxedP_mult/U0/i_mult/pipe_reg1.sign_correct_q[44]_i_1_n_0                                                                                         |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/wrap_boundary_axaddr_r[11]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             12 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/axaddr_incr[11]_i_1__0_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_protocol_convert_3/S_AXI_AREADY_I_i_1_n_0                                                                                                                                                                     |                4 |             12 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/gc0.count_d1[4]_i_2_n_0                                                                |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/gc0.count_d1[4]_i_2_n_0                                                   |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/gc0.count_d1[4]_i_2_n_0                                                           |                3 |             12 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             13 |         2.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                    |                6 |             13 |         2.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/wcnt_ce                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/shift_en_reg                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/u_scnt_cmp_q                                                                                                                                       |                4 |             13 |         3.25 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg                                                                                                                       |                4 |             14 |         3.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                  | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                  |                3 |             14 |         4.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/memory_reg[3][0]_srl4_i_1__0_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_sm_ld_calc1_reg                                                                                                | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             16 |         3.20 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_6[15]_i_1_n_0                                                                                                                                                                      |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                     | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |                4 |             16 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_addr_cntr_im0_msh[0]_i_1__0_n_0                                                                                                                                                                                  | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |                4 |             16 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                  | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |                5 |             16 |         3.20 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_index_gen/finished1                                                                                                                                                                       | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_index_gen/output_row_progress                                                                                                                                            |                5 |             17 |         3.40 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_output_initial_offset                                                                                                                                                                         | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                5 |             17 |         3.40 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_input_end_diff_fw                                                                                                                                                                             | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                6 |             17 |         2.83 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_output_elements_per_channel                                                                                                                                                                   | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                6 |             17 |         2.83 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_input_end_diff_ow                                                                                                                                                                             | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                4 |             17 |         4.25 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_input_end_diff_fh                                                                                                                                                                             | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                6 |             17 |         2.83 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_input_end_diff_fc                                                                                                                                                                             | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                3 |             17 |         5.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/saved_base_row_idx[16]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |               12 |             17 |         1.42 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/offsetted_progress[16]_i_1_n_0                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/output_idx[16]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             17 |         2.83 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |         3.60 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_dqual_reg16_out                                                                            | conv_accelerator_bd_i/axi_cdma_0/U0/sig_next_cmd_cmplt_reg_i_1_n_0                                                                                                                                                                      |                4 |             18 |         4.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_re                                                                                                                                        | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                4 |             19 |         4.75 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                     |                                                                                                                                                                                                                                         |                3 |             20 |         6.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/ar_active_re28_out                                                                                                                                  | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                8 |             23 |         2.88 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo                                                     |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |                9 |             25 |         2.78 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                     | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |                8 |             25 |         3.12 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                     | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |                7 |             25 |         3.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                   | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |                6 |             25 |         4.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                   | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |                7 |             25 |         3.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/sig_axi2ip_wrce[10]                                                                                                                                           | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                    |                6 |             26 |         4.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/axlen_cnt[8]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/axlen_cnt[8]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             26 |         2.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             27 |         2.70 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                          | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                  |               11 |             27 |         2.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |         4.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                 |               21 |             29 |         1.38 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/BRAM_INPUT_en                                                                                                                                                                                               | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |               10 |             29 |         2.90 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |               10 |             31 |         3.10 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_mac1_bias                                                                                                                                                                                     | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                7 |             32 |         4.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_mac2_bias                                                                                                                                                                                     | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                7 |             32 |         4.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_mac0_bias                                                                                                                                                                                     | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                9 |             32 |         3.56 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_mac3_bias                                                                                                                                                                                     | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                6 |             32 |         5.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_config/s_q_scale                                                                                                                                                                                       | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |               13 |             32 |         2.46 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                               |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                           |                                                                                                                                                                                                                                         |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             32 |         3.20 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_PCC.I_MSTR_PCC/sig_push_input_reg11_out                                                                | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |               11 |             32 |         2.91 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg_n_0_[8]                                                                                                             | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                    |                7 |             32 |         4.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/conv_accelerator_wra_0/p_0_in                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_REG_MODULE/I_AXI_LITE/GEN_SYNC_WRITE.axi2ip_wrce_reg_n_0_[6]                                                                                                             | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_composite_cntlr_reset                                                                                                                    |                7 |             32 |         4.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |         5.33 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/rvalid                                                                                                                                                                                                               | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                          |               14 |             32 |         2.29 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |                8 |             32 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                  | conv_accelerator_bd_i/axi_protocol_convert_3/S_AXI_AREADY_I_i_1_n_0                                                                                                                                                                     |                9 |             33 |         3.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_new_cmd                                                                                                                        | conv_accelerator_bd_i/axi_protocol_convert_3/S_AXI_AREADY_I_i_1_n_0                                                                                                                                                                     |                9 |             33 |         3.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_out_combiner/g_register0/s_pipe_tlast0                                                                                                                                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                8 |             33 |         4.12 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_out_combiner/g_register1/s_pipe_tlast0                                                                                                                                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |               11 |             33 |         3.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_out_combiner/g_register2/s_pipe_tlast0                                                                                                                                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |                7 |             33 |         4.71 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_out_combiner/g_register3/s_pipe_tlast0                                                                                                                                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |               10 |             33 |         3.30 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/m_axi_rready[1]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               15 |             34 |         2.27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |         3.40 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             34 |         2.62 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/m_axi_rready[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             35 |         5.83 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac3/mac/SD_AXIS_TREADY                                                                                                                                                                   |                                                                                                                                                                                                                                         |                6 |             36 |         6.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac0/mac/SD_AXIS_TREADY                                                                                                                                                                   |                                                                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac1/mac/SD_AXIS_TREADY                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             36 |         3.27 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac2/mac/SD_AXIS_TREADY                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               15 |             37 |         2.47 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             41 |         4.56 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_mac_stream_provider/g_register1/s_pipe_tlast0                                                                                                                                             | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |               37 |             41 |         1.11 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                  |               24 |             42 |         1.75 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_addr_cntr_lsh_im0[15]_i_1__0_n_0                                                                                                                                                                                 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |               13 |             42 |         3.23 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                    | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_reset_reg                                                                |               11 |             42 |         3.82 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                             |                                                                                                                                                                                                                                         |                6 |             43 |         7.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo                                                             |                                                                                                                                                                                                                                         |                6 |             43 |         7.17 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/I_SIMPLE_RST_MODULE/sig_local_hw_reset_reg0                                                                                                                      |               21 |             43 |         2.05 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_128_191_0_2_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                  | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                  |               10 |             44 |         4.40 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                  | conv_accelerator_bd_i/axi_crossbar_1/inst/gen_samd.crossbar_samd/reset                                                                                                                                                                  |               10 |             44 |         4.40 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_0_63_0_2_i_1_n_0                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_192_255_0_2_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_64_127_0_2_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/bram/axi_bram_ctrl/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_RL_NO_ECC.rl_rd_buf_reg_256_319_0_2_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             44 |         4.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_addr_valid_reg_i_1__0_n_0                                                                                                                                                                       |                7 |             46 |         6.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                 | conv_accelerator_bd_i/axi_cdma_0/U0/sig_addr_valid_reg_i_1_n_0                                                                                                                                                                          |                7 |             46 |         6.57 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                                                                      |                                                                                                                                                                                                                                         |               12 |             47 |         3.92 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                            |                                                                                                                                                                                                                                         |               10 |             47 |         4.70 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             49 |         4.08 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             49 |         4.90 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             49 |         3.77 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_output_storage/out_store/p_row_progress[11]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             51 |         3.64 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             55 |         5.50 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             55 |         4.23 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/s_axi_arready                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             55 |         6.11 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_0/s_axi_awready                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             55 |         5.00 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                           | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                    |               15 |             60 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                    |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             61 |         2.35 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                           | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                    |               13 |             62 |         4.77 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | conv_accelerator_bd_i/axi_cdma_0/U0/GEN_SIMPLE_MODE.I_SIMPLE_MODE_WRAP/GEN_DM_FULL.I_DATAMOVER_FULL/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst                                                                                    |               23 |             67 |         2.91 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               35 |             84 |         2.40 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/s_axi_awready                                                                                                                                                                                               | conv_accelerator_bd_i/axi_protocol_convert_3/S_AXI_AREADY_I_i_1_n_0                                                                                                                                                                     |               16 |             86 |         5.38 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/axi_protocol_convert_3/s_axi_arready                                                                                                                                                                                               | conv_accelerator_bd_i/axi_protocol_convert_3/S_AXI_AREADY_I_i_1_n_0                                                                                                                                                                     |               18 |             86 |         4.78 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               28 |            103 |         3.68 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               35 |            128 |         3.66 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 | conv_accelerator_bd_i/conv_accelerator_wra_0/U0/g_conv_accel/g_dequantization/dequant/S_AXIS_TREADY                                                                                                                                                      |                                                                                                                                                                                                                                         |              148 |            668 |         4.51 |
|  conv_accelerator_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              625 |           2262 |         3.62 |
+------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


