

================================================================
== Vitis HLS Report for 'histogram_map_Pipeline_VITIS_LOOP_4_1'
================================================================
* Date:           Thu Jun  9 19:58:57 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Prefix
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.024 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      546|      546|  5.460 us|  5.460 us|  546|  546|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_4_1  |      544|      544|         1|          1|          1|   544|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.02>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2 = load i10 %i" [histogram_parallel.cpp:4]   --->   Operation 7 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.77ns)   --->   "%icmp_ln4 = icmp_eq  i10 %i_2, i10 544" [histogram_parallel.cpp:4]   --->   Operation 8 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 544, i64 544, i64 544"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.73ns)   --->   "%add_ln4 = add i10 %i_2, i10 1" [histogram_parallel.cpp:4]   --->   Operation 10 'add' 'add_ln4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln4 = br i1 %icmp_ln4, void %.split2, void %.exitStub" [histogram_parallel.cpp:4]   --->   Operation 11 'br' 'br_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln4 = zext i10 %i_2" [histogram_parallel.cpp:4]   --->   Operation 12 'zext' 'zext_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [histogram_parallel.cpp:4]   --->   Operation 13 'specpipeline' 'specpipeline_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [histogram_parallel.cpp:4]   --->   Operation 14 'specloopname' 'specloopname_ln4' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i32 %hist, i64 0, i64 %zext_ln4" [histogram_parallel.cpp:6]   --->   Operation 15 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%store_ln6 = store i32 0, i10 %hist_addr" [histogram_parallel.cpp:6]   --->   Operation 16 'store' 'store_ln6' <Predicate = (!icmp_ln4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln4 = store i10 %add_ln4, i10 %i" [histogram_parallel.cpp:4]   --->   Operation 17 'store' 'store_ln4' <Predicate = (!icmp_ln4)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 18 'br' 'br_ln0' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (icmp_ln4)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                (alloca           ) [ 01]
store_ln0        (store            ) [ 00]
br_ln0           (br               ) [ 00]
i_2              (load             ) [ 00]
icmp_ln4         (icmp             ) [ 01]
empty            (speclooptripcount) [ 00]
add_ln4          (add              ) [ 00]
br_ln4           (br               ) [ 00]
zext_ln4         (zext             ) [ 00]
specpipeline_ln4 (specpipeline     ) [ 00]
specloopname_ln4 (specloopname     ) [ 00]
hist_addr        (getelementptr    ) [ 00]
store_ln6        (store            ) [ 00]
store_ln4        (store            ) [ 00]
br_ln0           (br               ) [ 00]
ret_ln0          (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hist">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="i_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="hist_addr_gep_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="0"/>
<pin id="32" dir="0" index="1" bw="1" slack="0"/>
<pin id="33" dir="0" index="2" bw="10" slack="0"/>
<pin id="34" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr/1 "/>
</bind>
</comp>

<comp id="37" class="1004" name="store_ln6_access_fu_37">
<pin_list>
<pin id="38" dir="0" index="0" bw="10" slack="0"/>
<pin id="39" dir="0" index="1" bw="32" slack="0"/>
<pin id="40" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="41" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln6/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="store_ln0_store_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="0" index="1" bw="10" slack="0"/>
<pin id="47" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="i_2_load_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="10" slack="0"/>
<pin id="51" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="icmp_ln4_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="10" slack="0"/>
<pin id="54" dir="0" index="1" bw="10" slack="0"/>
<pin id="55" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="add_ln4_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="10" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln4/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln4_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln4/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln4_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="10" slack="0"/>
<pin id="71" dir="0" index="1" bw="10" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln4/1 "/>
</bind>
</comp>

<comp id="74" class="1005" name="i_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="2" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="35"><net_src comp="0" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="36"><net_src comp="24" pin="0"/><net_sink comp="30" pin=1"/></net>

<net id="42"><net_src comp="16" pin="0"/><net_sink comp="37" pin=1"/></net>

<net id="43"><net_src comp="30" pin="3"/><net_sink comp="37" pin=0"/></net>

<net id="48"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="56"><net_src comp="49" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="49" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="49" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="68"><net_src comp="64" pin="1"/><net_sink comp="30" pin=2"/></net>

<net id="73"><net_src comp="58" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="26" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="44" pin=1"/></net>

<net id="79"><net_src comp="74" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="80"><net_src comp="74" pin="1"/><net_sink comp="69" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln4 : 2
		add_ln4 : 2
		br_ln4 : 3
		zext_ln4 : 2
		hist_addr : 3
		store_ln6 : 4
		store_ln4 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|---------|---------|
| Operation| Functional Unit|    FF   |   LUT   |
|----------|----------------|---------|---------|
|    add   |  add_ln4_fu_58 |    0    |    13   |
|----------|----------------|---------|---------|
|   icmp   | icmp_ln4_fu_52 |    0    |    11   |
|----------|----------------|---------|---------|
|   zext   | zext_ln4_fu_64 |    0    |    0    |
|----------|----------------|---------|---------|
|   Total  |                |    0    |    24   |
|----------|----------------|---------|---------|

Memories:
N/A

* Register list:
+--------+--------+
|        |   FF   |
+--------+--------+
|i_reg_74|   10   |
+--------+--------+
|  Total |   10   |
+--------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   10   |    -   |
+-----------+--------+--------+
|   Total   |   10   |   24   |
+-----------+--------+--------+
