
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6824 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 363.594 ; gain = 98.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_division' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_division' (1#1) [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/baudrate_division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart' (2#1) [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/new/uart.v:23]
WARNING: [Synth 8-6090] variable 'data_send_to_uart' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:156]
WARNING: [Synth 8-6090] variable 'is_all_uart_sending' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:157]
WARNING: [Synth 8-6090] variable 'is_single_uart_sending' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:158]
INFO: [Synth 8-6157] synthesizing module 'time_recorder' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'frequency_division' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v:23]
	Parameter Original_Frequency bound to: 100000000 - type: integer 
	Parameter Output_Frequency bound to: 1 - type: integer 
	Parameter Division_Num bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frequency_division' (3#1) [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'time_recorder' (4#1) [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/time_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_display' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_display' (5#1) [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'multi_segs_controller' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:23]
	Parameter shining_frequency bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'frequency_division__parameterized0' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v:23]
	Parameter Original_Frequency bound to: 100000000 - type: integer 
	Parameter Output_Frequency bound to: 1000 - type: integer 
	Parameter Division_Num bound to: 100000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frequency_division__parameterized0' (5#1) [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/frequency_division.v:23]
INFO: [Synth 8-6155] done synthesizing module 'multi_segs_controller' (6#1) [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/multi_segs_controller.v:23]
WARNING: [Synth 8-3848] Net led_pin_cnt in module/entity top does not have driver. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:47]
INFO: [Synth 8-6155] done synthesizing module 'top' (7#1) [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:23]
WARNING: [Synth 8-3331] design frequency_division__parameterized0 has unconnected port sys_rst_n
WARNING: [Synth 8-3331] design frequency_division has unconnected port sys_rst_n
WARNING: [Synth 8-3331] design time_recorder has unconnected port btn_pin[4]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[7]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[6]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[5]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[4]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[3]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[2]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.129 ; gain = 154.273
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.129 ; gain = 154.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 419.129 ; gain = 154.273
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '/////////////////////////////Á≥ªÁªüÊó∂ÈíüÂíåÂ§ç‰Ω?///////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '/////////////////////////////‰∏≤Âè£/////////////////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'PC_Uart_rxd'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '////////////////////////////////ËìùÁâô///////////////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'BT_Uart_rxd'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:10]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:10]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BT_Uart_txd'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bt_ctrl_o[0]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bt_ctrl_o[1]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bt_ctrl_o[2]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bt_ctrl_o[3]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bt_ctrl_o[4]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'bt_mcu_int_i'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '///////////////////////////////Èü≥È¢ëÊé•Âè£////////////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'audio_pwm_o'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'audio_sd_o'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '//////////////////////////////////iic////////////////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'pw_iic_scl_io'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pw_iic_sda_io'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '//////////////////////////////////XADCÊ®°Êï∞ËΩ¨Êç¢///////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX_v_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_AUX_v_p'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_VP_VN_v_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'XADC_VP_VN_v_p'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '/////////////////////////////////////5‰∏™ÊåâÈî?/////////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:35]
CRITICAL WARNING: [Designutils 20-1307] Command '///////////////////////////////////Êã®Á†ÅÂºÄÂÖ≥sw0~sw7////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:42]
CRITICAL WARNING: [Designutils 20-1307] Command '//////////////////////////////////Êã®Á†ÅÂºÄÂÖ≥sw8~sw15/////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'dip_pin[0]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_pin[1]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_pin[2]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_pin[3]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_pin[4]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_pin[5]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_pin[6]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dip_pin[7]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '//////////////////////////////////////LED0~LED15////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led_pin[8]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[9]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[10]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[11]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[12]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[13]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[14]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_pin[15]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '///////////////////////////////8‰∏™Êï∞Á†ÅÁÆ°‰ΩçÈÄâ‰ø°Âè?////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:82]
CRITICAL WARNING: [Designutils 20-1307] Command '///////////////////////////////////Êï∞Á†ÅÁÆ°ÊÆµÈÄâ‰ø°Âè?/////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:92]
CRITICAL WARNING: [Designutils 20-1307] Command '////////////////////////////////////VGAË°åÂêåÊ≠•Âú∫ÂêåÊ≠•‰ø°Âè∑///////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'vga_hs_pin'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_vs_pin'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '///////////////////////////////////////VGAÁ∫¢ÁªøËìù‰ø°Âè?/////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[0]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[1]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[2]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[3]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[4]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[5]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:121]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:121]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[6]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[7]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[8]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[9]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[10]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:126]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:126]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vga_data_pin[11]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:127]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '/////////////////////////////////////////DACÊï∞Ê®°ËΩ¨Êç¢//////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'dac_ile'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:130]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:130]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_cs_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:131]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:131]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_wr1_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:132]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:132]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_wr2_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:133]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:133]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_xfer_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:134]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:134]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data[0]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:136]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:136]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data[1]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:137]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:137]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data[2]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:138]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:138]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data[3]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:139]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:139]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data[4]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:140]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:140]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data[5]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:141]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:141]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data[6]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:142]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:142]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dac_data[7]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:143]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:143]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '////////////////////////////////////////PS2/////////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:145]
WARNING: [Vivado 12-584] No ports matched 'ps2_clk'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ps2_data'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '/////////////////////////////////////////SDRAM//////////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'sram_addr[18]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:151]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:151]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[17]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:152]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:152]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[16]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:153]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:153]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[15]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:154]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:154]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[14]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:155]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:155]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[13]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[12]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[11]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:158]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:158]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[10]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:159]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:159]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[9]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:160]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:160]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[8]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:161]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:161]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[7]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:162]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:162]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[6]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:163]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:163]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[5]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:164]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:164]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[4]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:165]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:165]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[3]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:166]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:166]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[2]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:167]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:167]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[1]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:168]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:168]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_addr[0]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:169]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:169]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_ce_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:171]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:171]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_lb_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:172]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:172]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_oe_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:173]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:173]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_ub_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:174]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:174]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_we_n'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:175]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:175]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[15]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:177]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:177]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[14]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:178]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:178]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[13]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:179]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:179]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[12]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:180]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:180]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[11]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:181]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:181]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[10]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:182]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:182]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[9]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:183]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:183]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[8]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:184]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:184]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[7]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:185]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:185]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[6]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:186]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:186]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[5]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:187]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:187]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[4]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:188]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:188]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[3]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:189]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:189]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sram_data[2]'. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:190]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:190]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:190]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command '//////////////////////////////////32‰∏™pmodÊé•Âè£//////////////////////////////////////' is not supported in the xdc constraint file. [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc:194]
Finished Parsing XDC File [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/constrs_1/imports/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 752.586 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 752.586 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 752.586 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 752.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 752.586 ; gain = 487.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 752.586 ; gain = 487.730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 752.586 ; gain = 487.730
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "bcd_array_pos0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-4471] merging register 'is_single_uart_sending_reg' into 'is_all_uart_sending_reg' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/top.v:78]
INFO: [Synth 8-5544] ROM "is_single_uart_sending0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 752.586 ; gain = 487.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     18 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               64 Bit    Registers := 3     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   6 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 11    
	  11 Input      8 Bit        Muxes := 22    
	   2 Input      7 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 38    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
Module baudrate_division 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module uart 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module frequency_division 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module time_recorder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---Muxes : 
	   6 Input     48 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	  11 Input      8 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 19    
	   5 Input      1 Bit        Muxes := 1     
Module id_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module frequency_division__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module multi_segs_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'head_step_reg[31:0]' into 'head_step_reg[31:0]' [C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.srcs/sources_1/imports/new/id_display.v:43]
INFO: [Synth 8-5545] ROM "bcd_array_pos0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design multi_segs_controller has unconnected port sys_rst_n
WARNING: [Synth 8-3331] design frequency_division has unconnected port sys_rst_n
WARNING: [Synth 8-3331] design time_recorder has unconnected port btn_pin[4]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[7]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[6]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[5]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[4]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[3]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[2]
WARNING: [Synth 8-3331] design top has unconnected port sw_pin[1]
INFO: [Synth 8-3886] merging instance 'data_send_to_uart_reg[5]' (FDE) to 'data_send_to_uart_reg[4]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[63]' (FDE) to 'timer/bcd_coder_reg[55]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[62]' (FDE) to 'ider/bcd_coder_reg[50]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[59]' (FDE) to 'ider/bcd_coder_reg[56]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[55]' (FDE) to 'timer/bcd_coder_reg[39]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[51]' (FDE) to 'ider/bcd_coder_reg[48]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[47]' (FDRE) to 'timer/bcd_coder_reg[45]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[46]' (FDSE) to 'timer/bcd_coder_reg[22]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[45]' (FDRE) to 'timer/bcd_coder_reg[44]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[44]' (FDRE) to 'timer/bcd_coder_reg[43]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[43]' (FDRE) to 'timer/bcd_coder_reg[42]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[43]' (FDE) to 'ider/bcd_coder_reg[40]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[42]' (FDRE) to 'timer/bcd_coder_reg[41]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[41]' (FDRE) to 'timer/bcd_coder_reg[40]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[40]' (FDRE) to 'timer/bcd_coder_reg[23]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[39]' (FDE) to 'timer/bcd_coder_reg[31]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[38]' (FDE) to 'ider/bcd_coder_reg[26]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[35]' (FDE) to 'ider/bcd_coder_reg[32]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[31]' (FDE) to 'timer/bcd_coder_reg[15]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[30]' (FDE) to 'ider/bcd_coder_reg[18]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[27]' (FDE) to 'ider/bcd_coder_reg[24]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[23]' (FDRE) to 'timer/bcd_coder_reg[21]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[21]' (FDRE) to 'timer/bcd_coder_reg[20]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[20]' (FDRE) to 'timer/bcd_coder_reg[19]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[19]' (FDRE) to 'timer/bcd_coder_reg[18]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[19]' (FDE) to 'ider/bcd_coder_reg[16]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[18]' (FDRE) to 'timer/bcd_coder_reg[17]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[17]' (FDRE) to 'timer/bcd_coder_reg[16]'
INFO: [Synth 8-3886] merging instance 'timer/bcd_coder_reg[15]' (FDE) to 'timer/bcd_coder_reg[7]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[11]' (FDE) to 'ider/bcd_coder_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (timer/\bcd_coder_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\uart_tx/data_cnt_reg[7] )
INFO: [Synth 8-3886] merging instance 'uart_tx/data_cnt_reg[5]' (FDCE) to 'uart_tx/data_cnt_reg[4]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[2]' (FDE) to 'ider/bcd_coder_reg[14]'
INFO: [Synth 8-3886] merging instance 'ider/bcd_coder_reg[46]' (FDE) to 'ider/bcd_coder_reg[34]'
INFO: [Synth 8-3886] merging instance 'bcd_to_display_reg[43]' (FD) to 'bcd_to_display_reg[40]'
INFO: [Synth 8-3886] merging instance 'bcd_to_display_reg[19]' (FD) to 'bcd_to_display_reg[16]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (timer/\bcd_coder_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (timer/\bcd_coder_reg[16] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 888.516 ; gain = 623.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 888.516 ; gain = 623.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 888.516 ; gain = 623.660
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 908.895 ; gain = 644.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 908.895 ; gain = 644.039
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 908.895 ; gain = 644.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 908.895 ; gain = 644.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 908.895 ; gain = 644.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 908.895 ; gain = 644.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 908.895 ; gain = 644.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    71|
|3     |LUT1   |    35|
|4     |LUT2   |   148|
|5     |LUT3   |   119|
|6     |LUT4   |   101|
|7     |LUT5   |   188|
|8     |LUT6   |   356|
|9     |MUXF7  |    16|
|10    |FDCE   |    31|
|11    |FDRE   |   462|
|12    |FDSE   |     2|
|13    |IBUF   |     8|
|14    |OBUF   |    29|
|15    |OBUFT  |     4|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------------------------+------+
|      |Instance          |Module                             |Cells |
+------+------------------+-----------------------------------+------+
|1     |top               |                                   |  1572|
|2     |  display_time    |multi_segs_controller              |   197|
|3     |    segs_division |frequency_division__parameterized0 |    28|
|4     |  ider            |id_display                         |   208|
|5     |    second_update |frequency_division_0               |    42|
|6     |  timer           |time_recorder                      |   894|
|7     |    second_update |frequency_division                 |   208|
|8     |  uart_tx         |uart                               |    84|
|9     |    baudCacluator |baudrate_division                  |    56|
+------+------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 908.895 ; gain = 644.039
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 908.895 ; gain = 310.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:53 ; elapsed = 00:00:54 . Memory (MB): peak = 908.895 ; gain = 644.039
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 908.895 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 124 Warnings, 118 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 908.895 ; gain = 644.039
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 908.895 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Administrator/Desktop/Code/verilog-base/SerialPort_to_SendData_2/SerialPort_to_SendData.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 06:15:55 2022...
