#! /home/mathieu/embedded_system_design/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-498-g52d049b51)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/home/mathieu/embedded_system_design/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x55555574f920 .scope module, "ramDmaCi_tb" "ramDmaCi_tb" 2 3;
 .timescale -12 -12;
v0x55555579af60_0 .var "address_data_in", 31 0;
v0x55555579b040_0 .net "address_data_out", 31 0, L_0x5555557b1b70;  1 drivers
v0x55555579b110_0 .net "begin_transaction_out", 0 0, L_0x5555557b3770;  1 drivers
v0x55555579b210_0 .net "burst_size_out", 7 0, L_0x5555557b29d0;  1 drivers
v0x55555579b2e0_0 .var "busy_in", 0 0;
v0x55555579b3d0_0 .net "byte_enables_out", 3 0, L_0x5555557b1670;  1 drivers
v0x55555579b4a0_0 .var "clock", 0 0;
v0x55555579b590_0 .var "data_valid_in", 0 0;
v0x55555579b630_0 .net "data_valid_out", 0 0, L_0x5555557b49c0;  1 drivers
v0x55555579b700_0 .net "done", 0 0, L_0x5555557ae540;  1 drivers
v0x55555579b7d0_0 .var "end_transaction_in", 0 0;
v0x55555579b8a0_0 .net "end_transaction_out", 0 0, L_0x5555557b45e0;  1 drivers
v0x55555579b970_0 .var "error_in", 0 0;
v0x55555579ba40_0 .var "granted", 0 0;
v0x55555579bb10_0 .net "read_n_write_out", 0 0, L_0x5555557b2e50;  1 drivers
v0x55555579bbe0_0 .net "request", 0 0, L_0x5555557b1040;  1 drivers
v0x55555579bcb0_0 .net "result", 31 0, L_0x5555557b0930;  1 drivers
v0x55555579bd80_0 .var "s_ciN", 7 0;
v0x55555579be50_0 .var "s_reset", 0 0;
v0x55555579bf20_0 .var "s_start", 0 0;
v0x55555579bff0_0 .var "s_valueA", 31 0;
v0x55555579c0c0_0 .var "s_valueB", 31 0;
E_0x55555572d910 .event posedge, v0x555555799ce0_0;
S_0x5555556cf3d0 .scope module, "DUT" "ramDmaCi" 2 29, 3 1 0, S_0x55555574f920;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "start";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "valueA";
    .port_info 4 /INPUT 32 "valueB";
    .port_info 5 /INPUT 8 "ciN";
    .port_info 6 /OUTPUT 1 "done";
    .port_info 7 /OUTPUT 32 "result";
    .port_info 8 /INPUT 1 "granted";
    .port_info 9 /INPUT 32 "address_data_in";
    .port_info 10 /INPUT 1 "end_transaction_in";
    .port_info 11 /INPUT 1 "data_valid_in";
    .port_info 12 /INPUT 1 "busy_in";
    .port_info 13 /INPUT 1 "error_in";
    .port_info 14 /OUTPUT 1 "request";
    .port_info 15 /OUTPUT 32 "address_data_out";
    .port_info 16 /OUTPUT 4 "byte_enables_out";
    .port_info 17 /OUTPUT 8 "burst_size_out";
    .port_info 18 /OUTPUT 1 "read_n_write_out";
    .port_info 19 /OUTPUT 1 "begin_transaction_out";
    .port_info 20 /OUTPUT 1 "end_transaction_out";
    .port_info 21 /OUTPUT 1 "data_valid_out";
P_0x555555703d70 .param/l "ERROR" 1 3 78, C4<111>;
P_0x555555703db0 .param/l "IDLE" 1 3 71, C4<000>;
P_0x555555703df0 .param/l "READING" 1 3 76, C4<101>;
P_0x555555703e30 .param/l "REQUEST_READ" 1 3 72, C4<001>;
P_0x555555703e70 .param/l "REQUEST_WRITE" 1 3 73, C4<010>;
P_0x555555703eb0 .param/l "START_READ" 1 3 74, C4<011>;
P_0x555555703ef0 .param/l "START_WRITE" 1 3 75, C4<100>;
P_0x555555703f30 .param/l "WRITING" 1 3 77, C4<110>;
P_0x555555703f70 .param/l "customId" 0 3 2, C4<00001110>;
L_0x555555778a50 .functor AND 1, L_0x55555579c2d0, L_0x5555557ac770, C4<1>, C4<1>;
L_0x555555778d80 .functor AND 1, L_0x555555778a50, L_0x5555557ac9c0, C4<1>, C4<1>;
L_0x555555778ff0 .functor AND 1, L_0x555555778d80, L_0x5555557ac560, C4<1>, C4<1>;
L_0x555555779360 .functor AND 1, L_0x55555579c2d0, L_0x5555557acce0, C4<1>, C4<1>;
L_0x555555779720 .functor NOT 1, L_0x5555557acea0, C4<0>, C4<0>, C4<0>;
L_0x555555752ca0 .functor AND 1, L_0x555555779360, L_0x555555779720, C4<1>, C4<1>;
L_0x555555756c30 .functor AND 1, L_0x555555752ca0, L_0x5555557ac560, C4<1>, C4<1>;
L_0x5555557ad0d0 .functor AND 1, L_0x55555579c2d0, L_0x5555557ac560, C4<1>, C4<1>;
L_0x5555557ad560 .functor AND 1, L_0x5555557ad470, v0x55555579b590_0, C4<1>, C4<1>;
L_0x5555557ad360 .functor AND 1, L_0x5555557ad910, v0x55555579b590_0, C4<1>, C4<1>;
L_0x5555557ae350 .functor NOT 1, L_0x555555756c30, C4<0>, C4<0>, C4<0>;
L_0x5555557ae410 .functor AND 1, L_0x55555579c2d0, L_0x5555557ae350, C4<1>, C4<1>;
L_0x5555557ae540 .functor OR 1, v0x555555799550_0, L_0x5555557ae410, C4<0>, C4<0>;
L_0x5555557ae650 .functor AND 1, L_0x55555579c2d0, L_0x5555557ac560, C4<1>, C4<1>;
L_0x5555557ae4d0 .functor NOT 1, L_0x5555557ae740, C4<0>, C4<0>, C4<0>;
L_0x5555557ae830 .functor AND 1, L_0x5555557ae650, L_0x5555557ae4d0, C4<1>, C4<1>;
L_0x5555557b0f30 .functor OR 1, L_0x5555557b0c50, L_0x5555557b0d40, C4<0>, C4<0>;
L_0x5555557b1560 .functor OR 1, L_0x5555557b1220, L_0x5555557b1470, C4<0>, C4<0>;
L_0x5555557b1970 .functor AND 1, L_0x5555557b1710, v0x555555799610_0, C4<1>, C4<1>;
L_0x5555557b2240 .functor OR 1, L_0x5555557b1ed0, L_0x5555557b1fc0, C4<0>, C4<0>;
L_0x5555557b28c0 .functor OR 1, L_0x5555557b2540, L_0x5555557b27d0, C4<0>, C4<0>;
L_0x5555557b35a0 .functor OR 1, L_0x5555557b31f0, L_0x5555557b32e0, C4<0>, C4<0>;
L_0x5555557b3fc0 .functor AND 1, L_0x5555557b3c20, L_0x5555557b4270, C4<1>, C4<1>;
L_0x5555557b4400 .functor OR 1, L_0x5555557b3950, L_0x5555557b3fc0, C4<0>, C4<0>;
L_0x5555557b49c0 .functor BUFZ 1, v0x555555799610_0, C4<0>, C4<0>, C4<0>;
L_0x7a6a9b06d018 .functor BUFT 1, C4<00001110>, C4<0>, C4<0>, C4<0>;
v0x555555791700_0 .net/2u *"_ivl_0", 7 0, L_0x7a6a9b06d018;  1 drivers
L_0x7a6a9b06d0a8 .functor BUFT 1, C4<0000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555791800_0 .net/2u *"_ivl_10", 18 0, L_0x7a6a9b06d0a8;  1 drivers
v0x5555557918e0_0 .net *"_ivl_100", 31 0, L_0x5555557aee40;  1 drivers
L_0x7a6a9b06d450 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555557919a0_0 .net *"_ivl_103", 22 0, L_0x7a6a9b06d450;  1 drivers
v0x555555791a80_0 .net *"_ivl_105", 2 0, L_0x5555557aeff0;  1 drivers
L_0x7a6a9b06d498 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555791b60_0 .net/2u *"_ivl_106", 2 0, L_0x7a6a9b06d498;  1 drivers
v0x555555791c40_0 .net *"_ivl_108", 0 0, L_0x5555557af1a0;  1 drivers
v0x555555791d00_0 .net *"_ivl_110", 31 0, L_0x5555557af3b0;  1 drivers
L_0x7a6a9b06d4e0 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555791de0_0 .net *"_ivl_113", 21 0, L_0x7a6a9b06d4e0;  1 drivers
v0x555555791ec0_0 .net *"_ivl_115", 2 0, L_0x5555557af4a0;  1 drivers
L_0x7a6a9b06d528 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555791fa0_0 .net/2u *"_ivl_116", 2 0, L_0x7a6a9b06d528;  1 drivers
v0x555555792080_0 .net *"_ivl_118", 0 0, L_0x5555557af620;  1 drivers
v0x555555792140_0 .net *"_ivl_120", 31 0, L_0x5555557af760;  1 drivers
L_0x7a6a9b06d570 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555792220_0 .net *"_ivl_123", 23 0, L_0x7a6a9b06d570;  1 drivers
v0x555555792300_0 .net *"_ivl_125", 2 0, L_0x5555557af940;  1 drivers
L_0x7a6a9b06d5b8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x5555557923e0_0 .net/2u *"_ivl_126", 2 0, L_0x7a6a9b06d5b8;  1 drivers
v0x5555557924c0_0 .net *"_ivl_128", 0 0, L_0x5555557af9e0;  1 drivers
v0x555555792580_0 .net *"_ivl_130", 31 0, L_0x5555557afc20;  1 drivers
L_0x7a6a9b06d600 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555792660_0 .net *"_ivl_133", 29 0, L_0x7a6a9b06d600;  1 drivers
L_0x7a6a9b06d648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555792740_0 .net/2u *"_ivl_134", 31 0, L_0x7a6a9b06d648;  1 drivers
v0x555555792820_0 .net *"_ivl_136", 31 0, L_0x5555557afd10;  1 drivers
v0x555555792900_0 .net *"_ivl_138", 31 0, L_0x5555557affb0;  1 drivers
v0x5555557929e0_0 .net *"_ivl_140", 31 0, L_0x5555557b0140;  1 drivers
v0x555555792ac0_0 .net *"_ivl_142", 31 0, L_0x5555557b03f0;  1 drivers
v0x555555792ba0_0 .net *"_ivl_144", 31 0, L_0x5555557b0580;  1 drivers
L_0x7a6a9b06d690 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555792c80_0 .net/2u *"_ivl_146", 31 0, L_0x7a6a9b06d690;  1 drivers
v0x555555792d60_0 .net *"_ivl_148", 31 0, L_0x5555557b07f0;  1 drivers
v0x555555792e40_0 .net *"_ivl_15", 2 0, L_0x5555557ac6d0;  1 drivers
L_0x7a6a9b06d6d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x555555792f20_0 .net/2u *"_ivl_152", 2 0, L_0x7a6a9b06d6d8;  1 drivers
v0x555555793000_0 .net *"_ivl_154", 0 0, L_0x5555557b0c50;  1 drivers
L_0x7a6a9b06d720 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x5555557930c0_0 .net/2u *"_ivl_156", 2 0, L_0x7a6a9b06d720;  1 drivers
v0x5555557931a0_0 .net *"_ivl_158", 0 0, L_0x5555557b0d40;  1 drivers
L_0x7a6a9b06d0f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555555793260_0 .net/2u *"_ivl_16", 2 0, L_0x7a6a9b06d0f0;  1 drivers
v0x555555793340_0 .net *"_ivl_160", 0 0, L_0x5555557b0f30;  1 drivers
L_0x7a6a9b06d768 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555793420_0 .net/2u *"_ivl_162", 0 0, L_0x7a6a9b06d768;  1 drivers
L_0x7a6a9b06d7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555793500_0 .net/2u *"_ivl_164", 0 0, L_0x7a6a9b06d7b0;  1 drivers
L_0x7a6a9b06d7f8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x5555557935e0_0 .net/2u *"_ivl_168", 2 0, L_0x7a6a9b06d7f8;  1 drivers
v0x5555557936c0_0 .net *"_ivl_170", 0 0, L_0x5555557b1220;  1 drivers
L_0x7a6a9b06d840 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555793780_0 .net/2u *"_ivl_172", 2 0, L_0x7a6a9b06d840;  1 drivers
v0x555555793860_0 .net *"_ivl_174", 0 0, L_0x5555557b1470;  1 drivers
v0x555555793920_0 .net *"_ivl_176", 0 0, L_0x5555557b1560;  1 drivers
L_0x7a6a9b06d888 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x555555793a00_0 .net/2u *"_ivl_178", 2 0, L_0x7a6a9b06d888;  1 drivers
v0x555555793ae0_0 .net *"_ivl_18", 0 0, L_0x5555557ac770;  1 drivers
v0x555555793ba0_0 .net *"_ivl_180", 0 0, L_0x5555557b1710;  1 drivers
v0x555555793c60_0 .net *"_ivl_182", 0 0, L_0x5555557b1970;  1 drivers
L_0x7a6a9b06d8d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555793d40_0 .net/2u *"_ivl_184", 31 0, L_0x7a6a9b06d8d0;  1 drivers
v0x555555793e20_0 .net *"_ivl_186", 31 0, L_0x5555557b1a30;  1 drivers
L_0x7a6a9b06d918 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555793f00_0 .net/2u *"_ivl_190", 2 0, L_0x7a6a9b06d918;  1 drivers
v0x555555793fe0_0 .net *"_ivl_192", 0 0, L_0x5555557b1ed0;  1 drivers
L_0x7a6a9b06d960 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5555557940a0_0 .net/2u *"_ivl_194", 2 0, L_0x7a6a9b06d960;  1 drivers
v0x555555794180_0 .net *"_ivl_196", 0 0, L_0x5555557b1fc0;  1 drivers
v0x555555794240_0 .net *"_ivl_198", 0 0, L_0x5555557b2240;  1 drivers
v0x555555794320_0 .net *"_ivl_2", 0 0, L_0x55555579c160;  1 drivers
v0x5555557943e0_0 .net *"_ivl_20", 0 0, L_0x555555778a50;  1 drivers
L_0x7a6a9b06d9a8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5555557944c0_0 .net/2u *"_ivl_200", 3 0, L_0x7a6a9b06d9a8;  1 drivers
L_0x7a6a9b06d9f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5555557945a0_0 .net/2u *"_ivl_202", 3 0, L_0x7a6a9b06d9f0;  1 drivers
L_0x7a6a9b06da38 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555794680_0 .net/2u *"_ivl_206", 2 0, L_0x7a6a9b06da38;  1 drivers
v0x555555794760_0 .net *"_ivl_208", 0 0, L_0x5555557b2540;  1 drivers
L_0x7a6a9b06da80 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555794820_0 .net/2u *"_ivl_210", 2 0, L_0x7a6a9b06da80;  1 drivers
v0x555555794900_0 .net *"_ivl_212", 0 0, L_0x5555557b27d0;  1 drivers
v0x5555557949c0_0 .net *"_ivl_214", 0 0, L_0x5555557b28c0;  1 drivers
L_0x7a6a9b06dac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555555794aa0_0 .net/2u *"_ivl_216", 7 0, L_0x7a6a9b06dac8;  1 drivers
L_0x7a6a9b06db10 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555794b80_0 .net/2u *"_ivl_220", 2 0, L_0x7a6a9b06db10;  1 drivers
v0x555555794c60_0 .net *"_ivl_222", 0 0, L_0x5555557b2d60;  1 drivers
L_0x7a6a9b06db58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555794d20_0 .net/2u *"_ivl_224", 0 0, L_0x7a6a9b06db58;  1 drivers
L_0x7a6a9b06dba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555794e00_0 .net/2u *"_ivl_226", 0 0, L_0x7a6a9b06dba0;  1 drivers
v0x555555794ee0_0 .net *"_ivl_23", 0 0, L_0x5555557ac9c0;  1 drivers
L_0x7a6a9b06dbe8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x555555794fc0_0 .net/2u *"_ivl_230", 2 0, L_0x7a6a9b06dbe8;  1 drivers
v0x5555557950a0_0 .net *"_ivl_232", 0 0, L_0x5555557b31f0;  1 drivers
L_0x7a6a9b06dc30 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x555555795160_0 .net/2u *"_ivl_234", 2 0, L_0x7a6a9b06dc30;  1 drivers
v0x555555795240_0 .net *"_ivl_236", 0 0, L_0x5555557b32e0;  1 drivers
v0x555555795300_0 .net *"_ivl_238", 0 0, L_0x5555557b35a0;  1 drivers
v0x5555557953e0_0 .net *"_ivl_24", 0 0, L_0x555555778d80;  1 drivers
L_0x7a6a9b06dc78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5555557954c0_0 .net/2u *"_ivl_240", 0 0, L_0x7a6a9b06dc78;  1 drivers
L_0x7a6a9b06dcc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555557955a0_0 .net/2u *"_ivl_242", 0 0, L_0x7a6a9b06dcc0;  1 drivers
L_0x7a6a9b06dd08 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x555555795680_0 .net/2u *"_ivl_246", 2 0, L_0x7a6a9b06dd08;  1 drivers
v0x555555795760_0 .net *"_ivl_248", 0 0, L_0x5555557b3950;  1 drivers
L_0x7a6a9b06dd50 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x555555795820_0 .net/2u *"_ivl_250", 2 0, L_0x7a6a9b06dd50;  1 drivers
v0x555555795900_0 .net *"_ivl_252", 0 0, L_0x5555557b3c20;  1 drivers
L_0x7a6a9b06dd98 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5555557959c0_0 .net/2u *"_ivl_254", 7 0, L_0x7a6a9b06dd98;  1 drivers
v0x555555795aa0_0 .net *"_ivl_256", 7 0, L_0x5555557b3f20;  1 drivers
v0x555555795b80_0 .net *"_ivl_258", 0 0, L_0x5555557b4270;  1 drivers
v0x555555795c40_0 .net *"_ivl_260", 0 0, L_0x5555557b3fc0;  1 drivers
v0x555555795d20_0 .net *"_ivl_262", 0 0, L_0x5555557b4400;  1 drivers
L_0x7a6a9b06dde0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555795e00_0 .net/2u *"_ivl_264", 0 0, L_0x7a6a9b06dde0;  1 drivers
L_0x7a6a9b06de28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555795ee0_0 .net/2u *"_ivl_266", 0 0, L_0x7a6a9b06de28;  1 drivers
v0x555555795fc0_0 .net *"_ivl_29", 2 0, L_0x5555557acba0;  1 drivers
L_0x7a6a9b06d138 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5555557960a0_0 .net/2u *"_ivl_30", 2 0, L_0x7a6a9b06d138;  1 drivers
v0x555555796180_0 .net *"_ivl_32", 0 0, L_0x5555557acce0;  1 drivers
v0x555555796240_0 .net *"_ivl_34", 0 0, L_0x555555779360;  1 drivers
v0x555555796320_0 .net *"_ivl_37", 0 0, L_0x5555557acea0;  1 drivers
v0x555555796400_0 .net *"_ivl_38", 0 0, L_0x555555779720;  1 drivers
L_0x7a6a9b06d060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5555557964e0_0 .net/2u *"_ivl_4", 0 0, L_0x7a6a9b06d060;  1 drivers
v0x5555557965c0_0 .net *"_ivl_40", 0 0, L_0x555555752ca0;  1 drivers
v0x5555557966a0_0 .net *"_ivl_44", 0 0, L_0x5555557ad0d0;  1 drivers
v0x555555796780_0 .net *"_ivl_47", 8 0, L_0x5555557ad220;  1 drivers
L_0x7a6a9b06d180 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x555555796860_0 .net/2u *"_ivl_48", 8 0, L_0x7a6a9b06d180;  1 drivers
L_0x7a6a9b06d1c8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555555796940_0 .net/2u *"_ivl_52", 2 0, L_0x7a6a9b06d1c8;  1 drivers
v0x555555796a20_0 .net *"_ivl_54", 0 0, L_0x5555557ad470;  1 drivers
v0x555555796ae0_0 .net *"_ivl_56", 0 0, L_0x5555557ad560;  1 drivers
L_0x7a6a9b06d210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555555796bc0_0 .net/2u *"_ivl_58", 0 0, L_0x7a6a9b06d210;  1 drivers
L_0x7a6a9b06d258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555555796ca0_0 .net/2u *"_ivl_60", 0 0, L_0x7a6a9b06d258;  1 drivers
L_0x7a6a9b06d2a0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x555555796d80_0 .net/2u *"_ivl_64", 2 0, L_0x7a6a9b06d2a0;  1 drivers
v0x555555796e60_0 .net *"_ivl_66", 0 0, L_0x5555557ad910;  1 drivers
v0x555555796f20_0 .net *"_ivl_68", 0 0, L_0x5555557ad360;  1 drivers
L_0x7a6a9b06d2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555555797000_0 .net/2u *"_ivl_70", 31 0, L_0x7a6a9b06d2e8;  1 drivers
v0x5555557970e0_0 .net *"_ivl_74", 0 0, L_0x5555557ae350;  1 drivers
v0x5555557971c0_0 .net *"_ivl_76", 0 0, L_0x5555557ae410;  1 drivers
v0x5555557972a0_0 .net *"_ivl_80", 0 0, L_0x5555557ae650;  1 drivers
v0x555555797380_0 .net *"_ivl_83", 0 0, L_0x5555557ae740;  1 drivers
v0x555555797460_0 .net *"_ivl_84", 0 0, L_0x5555557ae4d0;  1 drivers
v0x555555797540_0 .net *"_ivl_86", 0 0, L_0x5555557ae830;  1 drivers
v0x555555797620_0 .net *"_ivl_89", 2 0, L_0x5555557ae9d0;  1 drivers
v0x555555797700_0 .net *"_ivl_9", 18 0, L_0x55555579c460;  1 drivers
L_0x7a6a9b06d3c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5555557977e0_0 .net/2u *"_ivl_90", 2 0, L_0x7a6a9b06d3c0;  1 drivers
v0x5555557978c0_0 .net *"_ivl_92", 0 0, L_0x5555557aeb10;  1 drivers
v0x555555797980_0 .net *"_ivl_95", 2 0, L_0x5555557aec50;  1 drivers
L_0x7a6a9b06d408 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x555555797a60_0 .net/2u *"_ivl_96", 2 0, L_0x7a6a9b06d408;  1 drivers
v0x555555797b40_0 .net *"_ivl_98", 0 0, L_0x5555557aea70;  1 drivers
v0x555555797c00_0 .net "active", 0 0, L_0x55555579c2d0;  1 drivers
v0x555555797cc0_0 .net "address_A", 8 0, L_0x5555557ad2c0;  1 drivers
v0x555555797d80_0 .net "address_data_in", 31 0, v0x55555579af60_0;  1 drivers
v0x555555797e40_0 .net "address_data_out", 31 0, L_0x5555557b1b70;  alias, 1 drivers
v0x555555797f20_0 .net "begin_transaction_out", 0 0, L_0x5555557b3770;  alias, 1 drivers
v0x555555797fe0_0 .var "block_count", 9 0;
v0x5555557980c0_0 .var "block_size", 9 0;
v0x5555557981a0_0 .var "burst_count", 7 0;
v0x555555798280_0 .var "burst_size", 7 0;
v0x555555798360_0 .net "burst_size_out", 7 0, L_0x5555557b29d0;  alias, 1 drivers
v0x555555798c50_0 .var "bus_start_address", 31 0;
v0x555555798d30_0 .net "busy_in", 0 0, v0x55555579b2e0_0;  1 drivers
v0x555555798df0_0 .net "byte_enables_out", 3 0, L_0x5555557b1670;  alias, 1 drivers
v0x555555798ed0_0 .net "ciN", 7 0, v0x55555579bd80_0;  1 drivers
v0x555555798fb0_0 .net "clock", 0 0, v0x55555579b4a0_0;  1 drivers
v0x555555799050_0 .var "control_register", 1 0;
v0x555555799110_0 .net "data_in_B", 31 0, L_0x5555557adb00;  1 drivers
v0x5555557991d0_0 .net "data_out_A", 31 0, L_0x5555557adf00;  1 drivers
v0x555555799270_0 .net "data_out_B", 31 0, L_0x5555557ae240;  1 drivers
v0x555555799310_0 .var "data_out_B_reg", 31 0;
v0x5555557993d0_0 .net "data_valid_in", 0 0, v0x55555579b590_0;  1 drivers
v0x555555799490_0 .net "data_valid_out", 0 0, L_0x5555557b49c0;  alias, 1 drivers
v0x555555799550_0 .var "data_valid_out_A", 0 0;
v0x555555799610_0 .var "data_valid_out_B", 0 0;
v0x5555557996d0_0 .net "done", 0 0, L_0x5555557ae540;  alias, 1 drivers
v0x555555799790_0 .net "end_transaction_in", 0 0, v0x55555579b7d0_0;  1 drivers
v0x555555799850_0 .net "end_transaction_out", 0 0, L_0x5555557b45e0;  alias, 1 drivers
v0x555555799910_0 .net "error_in", 0 0, v0x55555579b970_0;  1 drivers
v0x5555557999d0_0 .net "granted", 0 0, v0x55555579ba40_0;  1 drivers
v0x555555799a90_0 .var "memory_start_address", 8 0;
v0x555555799b80_0 .net "read_enable_A", 0 0, L_0x555555756c30;  1 drivers
v0x555555799c20_0 .net "read_n_write_out", 0 0, L_0x5555557b2e50;  alias, 1 drivers
v0x555555799ce0_0 .net "request", 0 0, L_0x5555557b1040;  alias, 1 drivers
v0x555555799da0_0 .net "reset", 0 0, v0x55555579be50_0;  1 drivers
v0x555555799e60_0 .net "result", 31 0, L_0x5555557b0930;  alias, 1 drivers
v0x555555799f40_0 .net "start", 0 0, v0x55555579bf20_0;  1 drivers
v0x55555579a000_0 .var "state", 2 0;
v0x55555579a0e0_0 .var "status_register", 1 0;
v0x55555579a1c0_0 .net "valueA", 31 0, v0x55555579bff0_0;  1 drivers
v0x55555579a2a0_0 .net "valueA_valid", 0 0, L_0x5555557ac560;  1 drivers
v0x55555579a360_0 .net "valueB", 31 0, v0x55555579c0c0_0;  1 drivers
v0x55555579a450_0 .net "write_enable_A", 0 0, L_0x555555778ff0;  1 drivers
v0x55555579a520_0 .net "write_enable_B", 0 0, L_0x5555557ad700;  1 drivers
L_0x55555579c160 .cmp/eq 8, v0x55555579bd80_0, L_0x7a6a9b06d018;
L_0x55555579c2d0 .functor MUXZ 1, L_0x7a6a9b06d060, v0x55555579bf20_0, L_0x55555579c160, C4<>;
L_0x55555579c460 .part v0x55555579bff0_0, 13, 19;
L_0x5555557ac560 .cmp/eq 19, L_0x55555579c460, L_0x7a6a9b06d0a8;
L_0x5555557ac6d0 .part v0x55555579bff0_0, 10, 3;
L_0x5555557ac770 .cmp/eq 3, L_0x5555557ac6d0, L_0x7a6a9b06d0f0;
L_0x5555557ac9c0 .part v0x55555579bff0_0, 9, 1;
L_0x5555557acba0 .part v0x55555579bff0_0, 10, 3;
L_0x5555557acce0 .cmp/eq 3, L_0x5555557acba0, L_0x7a6a9b06d138;
L_0x5555557acea0 .part v0x55555579bff0_0, 9, 1;
L_0x5555557ad220 .part v0x55555579bff0_0, 0, 9;
L_0x5555557ad2c0 .functor MUXZ 9, L_0x7a6a9b06d180, L_0x5555557ad220, L_0x5555557ad0d0, C4<>;
L_0x5555557ad470 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06d1c8;
L_0x5555557ad700 .functor MUXZ 1, L_0x7a6a9b06d258, L_0x7a6a9b06d210, L_0x5555557ad560, C4<>;
L_0x5555557ad910 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06d2a0;
L_0x5555557adb00 .functor MUXZ 32, L_0x7a6a9b06d2e8, v0x55555579af60_0, L_0x5555557ad360, C4<>;
L_0x5555557ae740 .part v0x55555579bff0_0, 9, 1;
L_0x5555557ae9d0 .part v0x55555579bff0_0, 10, 3;
L_0x5555557aeb10 .cmp/eq 3, L_0x5555557ae9d0, L_0x7a6a9b06d3c0;
L_0x5555557aec50 .part v0x55555579bff0_0, 10, 3;
L_0x5555557aea70 .cmp/eq 3, L_0x5555557aec50, L_0x7a6a9b06d408;
L_0x5555557aee40 .concat [ 9 23 0 0], v0x555555799a90_0, L_0x7a6a9b06d450;
L_0x5555557aeff0 .part v0x55555579bff0_0, 10, 3;
L_0x5555557af1a0 .cmp/eq 3, L_0x5555557aeff0, L_0x7a6a9b06d498;
L_0x5555557af3b0 .concat [ 10 22 0 0], v0x5555557980c0_0, L_0x7a6a9b06d4e0;
L_0x5555557af4a0 .part v0x55555579bff0_0, 10, 3;
L_0x5555557af620 .cmp/eq 3, L_0x5555557af4a0, L_0x7a6a9b06d528;
L_0x5555557af760 .concat [ 8 24 0 0], v0x555555798280_0, L_0x7a6a9b06d570;
L_0x5555557af940 .part v0x55555579bff0_0, 10, 3;
L_0x5555557af9e0 .cmp/eq 3, L_0x5555557af940, L_0x7a6a9b06d5b8;
L_0x5555557afc20 .concat [ 2 30 0 0], v0x55555579a0e0_0, L_0x7a6a9b06d600;
L_0x5555557afd10 .functor MUXZ 32, L_0x7a6a9b06d648, L_0x5555557afc20, L_0x5555557af9e0, C4<>;
L_0x5555557affb0 .functor MUXZ 32, L_0x5555557afd10, L_0x5555557af760, L_0x5555557af620, C4<>;
L_0x5555557b0140 .functor MUXZ 32, L_0x5555557affb0, L_0x5555557af3b0, L_0x5555557af1a0, C4<>;
L_0x5555557b03f0 .functor MUXZ 32, L_0x5555557b0140, L_0x5555557aee40, L_0x5555557aea70, C4<>;
L_0x5555557b0580 .functor MUXZ 32, L_0x5555557b03f0, v0x555555798c50_0, L_0x5555557aeb10, C4<>;
L_0x5555557b07f0 .functor MUXZ 32, L_0x7a6a9b06d690, L_0x5555557adf00, v0x555555799550_0, C4<>;
L_0x5555557b0930 .functor MUXZ 32, L_0x5555557b07f0, L_0x5555557b0580, L_0x5555557ae830, C4<>;
L_0x5555557b0c50 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06d6d8;
L_0x5555557b0d40 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06d720;
L_0x5555557b1040 .functor MUXZ 1, L_0x7a6a9b06d7b0, L_0x7a6a9b06d768, L_0x5555557b0f30, C4<>;
L_0x5555557b1220 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06d7f8;
L_0x5555557b1470 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06d840;
L_0x5555557b1710 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06d888;
L_0x5555557b1a30 .functor MUXZ 32, L_0x7a6a9b06d8d0, v0x555555799310_0, L_0x5555557b1970, C4<>;
L_0x5555557b1b70 .functor MUXZ 32, L_0x5555557b1a30, v0x555555798c50_0, L_0x5555557b1560, C4<>;
L_0x5555557b1ed0 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06d918;
L_0x5555557b1fc0 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06d960;
L_0x5555557b1670 .functor MUXZ 4, L_0x7a6a9b06d9f0, L_0x7a6a9b06d9a8, L_0x5555557b2240, C4<>;
L_0x5555557b2540 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06da38;
L_0x5555557b27d0 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06da80;
L_0x5555557b29d0 .functor MUXZ 8, L_0x7a6a9b06dac8, v0x555555798280_0, L_0x5555557b28c0, C4<>;
L_0x5555557b2d60 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06db10;
L_0x5555557b2e50 .functor MUXZ 1, L_0x7a6a9b06dba0, L_0x7a6a9b06db58, L_0x5555557b2d60, C4<>;
L_0x5555557b31f0 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06dbe8;
L_0x5555557b32e0 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06dc30;
L_0x5555557b3770 .functor MUXZ 1, L_0x7a6a9b06dcc0, L_0x7a6a9b06dc78, L_0x5555557b35a0, C4<>;
L_0x5555557b3950 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06dd08;
L_0x5555557b3c20 .cmp/eq 3, v0x55555579a000_0, L_0x7a6a9b06dd50;
L_0x5555557b3f20 .arith/sum 8, v0x555555798280_0, L_0x7a6a9b06dd98;
L_0x5555557b4270 .cmp/eq 8, v0x5555557981a0_0, L_0x5555557b3f20;
L_0x5555557b45e0 .functor MUXZ 1, L_0x7a6a9b06de28, L_0x7a6a9b06dde0, L_0x5555557b4400, C4<>;
S_0x5555556a7fc0 .scope module, "ssram" "dualPortSSRAM" 3 56, 4 1 0, S_0x5555556cf3d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "writeEnableA";
    .port_info 2 /INPUT 1 "writeEnableB";
    .port_info 3 /INPUT 9 "addressA";
    .port_info 4 /INPUT 9 "addressB";
    .port_info 5 /INPUT 32 "dataInA";
    .port_info 6 /INPUT 32 "dataInB";
    .port_info 7 /OUTPUT 32 "dataOutA";
    .port_info 8 /OUTPUT 32 "dataOutB";
P_0x5555556e3750 .param/l "bitwidth" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x5555556e3790 .param/l "nrOfEntries" 0 4 3, +C4<00000000000000000000001000000000>;
L_0x5555557adf00 .functor BUFZ 32, L_0x5555557add20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5555557ae240 .functor BUFZ 32, L_0x5555557ae010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x555555778b60_0 .net *"_ivl_0", 31 0, L_0x5555557add20;  1 drivers
v0x555555778e90_0 .net *"_ivl_10", 10 0, L_0x5555557ae0b0;  1 drivers
L_0x7a6a9b06d378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555779100_0 .net *"_ivl_13", 1 0, L_0x7a6a9b06d378;  1 drivers
v0x555555779470_0 .net *"_ivl_2", 10 0, L_0x5555557addc0;  1 drivers
L_0x7a6a9b06d330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x555555779870_0 .net *"_ivl_5", 1 0, L_0x7a6a9b06d330;  1 drivers
v0x555555752d70_0 .net *"_ivl_8", 31 0, L_0x5555557ae010;  1 drivers
v0x555555756d40_0 .net "addressA", 8 0, L_0x5555557ad2c0;  alias, 1 drivers
v0x555555790e80_0 .net "addressB", 8 0, v0x555555799a90_0;  1 drivers
v0x555555790f60_0 .net "clock", 0 0, v0x55555579b4a0_0;  alias, 1 drivers
v0x555555791020_0 .net "dataInA", 31 0, v0x55555579c0c0_0;  alias, 1 drivers
v0x555555791100_0 .net "dataInB", 31 0, L_0x5555557adb00;  alias, 1 drivers
v0x5555557911e0_0 .net "dataOutA", 31 0, L_0x5555557adf00;  alias, 1 drivers
v0x5555557912c0_0 .net "dataOutB", 31 0, L_0x5555557ae240;  alias, 1 drivers
v0x5555557913a0 .array "memoryContent", 511 0, 31 0;
v0x555555791460_0 .net "writeEnableA", 0 0, L_0x555555778ff0;  alias, 1 drivers
v0x555555791520_0 .net "writeEnableB", 0 0, L_0x5555557ad700;  alias, 1 drivers
E_0x55555572df70 .event negedge, v0x555555790f60_0;
E_0x55555572be10 .event posedge, v0x555555790f60_0;
L_0x5555557add20 .array/port v0x5555557913a0, L_0x5555557addc0;
L_0x5555557addc0 .concat [ 9 2 0 0], L_0x5555557ad2c0, L_0x7a6a9b06d330;
L_0x5555557ae010 .array/port v0x5555557913a0, L_0x5555557ae0b0;
L_0x5555557ae0b0 .concat [ 9 2 0 0], v0x555555799a90_0, L_0x7a6a9b06d378;
S_0x55555579a850 .scope autotask, "test" "test" 2 54, 2 54 0, S_0x55555574f920;
 .timescale -12 -12;
v0x55555579aa00_0 .var "ciN", 7 0;
v0x55555579aae0_0 .var "expDone", 0 0;
v0x55555579aba0_0 .var "expRes", 31 0;
v0x55555579ac90_0 .var "start", 0 0;
v0x55555579ad50_0 .var "valA", 31 0;
v0x55555579ae80_0 .var "valB", 31 0;
TD_ramDmaCi_tb.test ;
    %load/vec4 v0x55555579ac90_0;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %load/vec4 v0x55555579aa00_0;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %load/vec4 v0x55555579ad50_0;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %load/vec4 v0x55555579ae80_0;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %delay 1, 0;
    %load/vec4 v0x55555579b700_0;
    %load/vec4 v0x55555579aae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.2, 4;
    %load/vec4 v0x55555579bcb0_0;
    %load/vec4 v0x55555579aba0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 67 "$write", "\033[1;32m" {0 0 0};
    %vpi_call 2 68 "$display", "[PASSED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x55555579bf20_0, v0x55555579bd80_0, v0x55555579bff0_0, v0x55555579c0c0_0, v0x55555579b700_0, v0x55555579aae0_0, v0x55555579bcb0_0, v0x55555579aba0_0 {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 72 "$write", "\033[1;31m" {0 0 0};
    %vpi_call 2 73 "$display", "[FAILED] start=%b, ciN=%0d, valueA=0x%0h, valueB=0x%0h => done=%b (exp. %b), result=0x%0h (exp. 0x%0h)", v0x55555579bf20_0, v0x55555579bd80_0, v0x55555579bff0_0, v0x55555579c0c0_0, v0x55555579b700_0, v0x55555579aae0_0, v0x55555579bcb0_0, v0x55555579aba0_0 {0 0 0};
T_0.1 ;
    %vpi_call 2 77 "$write", "\033[0m" {0 0 0};
    %end;
    .scope S_0x5555556a7fc0;
T_1 ;
    %wait E_0x55555572be10;
    %load/vec4 v0x555555791460_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x555555791020_0;
    %load/vec4 v0x555555756d40_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555557913a0, 4, 0;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5555556a7fc0;
T_2 ;
    %wait E_0x55555572df70;
    %load/vec4 v0x555555791520_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x555555791100_0;
    %load/vec4 v0x555555790e80_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x5555557913a0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555556cf3d0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555555798c50_0, 0, 32;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x555555799a90_0, 0, 9;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x5555557980c0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555555798280_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55555579a0e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x555555799050_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555799550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555555799610_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55555579a000_0, 0, 3;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x555555797fe0_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5555557981a0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x5555556cf3d0;
T_4 ;
    %wait E_0x55555572be10;
    %load/vec4 v0x55555579a000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5555557980c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x555555799050_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_4.12, 9;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_4.13, 9;
T_4.12 ; End of true expr.
    %load/vec4 v0x555555799050_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 10, 4;
    %jmp/0 T_4.14, 10;
    %pushi/vec4 2, 0, 3;
    %jmp/1 T_4.15, 10;
T_4.14 ; End of true expr.
    %load/vec4 v0x55555579a000_0;
    %jmp/0 T_4.15, 10;
 ; End of false expr.
    %blend;
T_4.15;
    %jmp/0 T_4.13, 9;
 ; End of false expr.
    %blend;
T_4.13;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %load/vec4 v0x55555579a000_0;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5555557999d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %load/vec4 v0x55555579a000_0;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5555557999d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %load/vec4 v0x55555579a000_0;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x555555799910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.20, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x5555557981a0_0;
    %load/vec4 v0x555555798280_0;
    %addi 1, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555555799790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.22, 8;
    %load/vec4 v0x555555797fe0_0;
    %load/vec4 v0x5555557980c0_0;
    %cmp/e;
    %jmp/0xz  T_4.24, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.25;
T_4.24 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55555579a000_0, 0;
T_4.25 ;
T_4.22 ;
T_4.21 ;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x555555799910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.27;
T_4.26 ;
    %load/vec4 v0x5555557981a0_0;
    %load/vec4 v0x555555798280_0;
    %addi 1, 0, 8;
    %cmp/e;
    %jmp/0xz  T_4.28, 4;
    %load/vec4 v0x555555797fe0_0;
    %load/vec4 v0x5555557980c0_0;
    %cmp/e;
    %jmp/0xz  T_4.30, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.31;
T_4.30 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55555579a000_0, 0;
T_4.31 ;
T_4.28 ;
T_4.27 ;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55555579a000_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5555556cf3d0;
T_5 ;
    %wait E_0x55555572be10;
    %load/vec4 v0x555555799b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555799550_0, 0;
T_5.0 ;
    %load/vec4 v0x5555557996d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555799550_0, 0;
T_5.2 ;
    %load/vec4 v0x555555797c00_0;
    %load/vec4 v0x55555579a2a0_0;
    %and;
    %load/vec4 v0x55555579a1c0_0;
    %parti/s 1, 9, 5;
    %and;
    %load/vec4 v0x55555579a000_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55555579a1c0_0;
    %parti/s 3, 10, 5;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.12;
T_5.6 ;
    %load/vec4 v0x55555579a360_0;
    %assign/vec4 v0x555555798c50_0, 0;
    %jmp T_5.12;
T_5.7 ;
    %load/vec4 v0x55555579a360_0;
    %parti/s 9, 0, 2;
    %assign/vec4 v0x555555799a90_0, 0;
    %jmp T_5.12;
T_5.8 ;
    %load/vec4 v0x55555579a360_0;
    %parti/s 10, 0, 2;
    %assign/vec4 v0x5555557980c0_0, 0;
    %jmp T_5.12;
T_5.9 ;
    %load/vec4 v0x55555579a360_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555555798280_0, 0;
    %jmp T_5.12;
T_5.10 ;
    %load/vec4 v0x55555579a360_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x555555799050_0, 0;
    %jmp T_5.12;
T_5.12 ;
    %pop/vec4 1;
T_5.4 ;
    %load/vec4 v0x55555579a000_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_5.13, 4;
    %load/vec4 v0x5555557993d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %load/vec4 v0x555555797fe0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x555555797fe0_0, 0;
    %load/vec4 v0x5555557981a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555557981a0_0, 0;
    %load/vec4 v0x555555798c50_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555555798c50_0, 0;
    %load/vec4 v0x555555799a90_0;
    %addi 4, 0, 9;
    %assign/vec4 v0x555555799a90_0, 0;
T_5.15 ;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x55555579a000_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555555799610_0, 0;
    %load/vec4 v0x555555799270_0;
    %assign/vec4 v0x555555799310_0, 0;
    %load/vec4 v0x555555798d30_0;
    %inv;
    %load/vec4 v0x5555557981a0_0;
    %load/vec4 v0x555555798280_0;
    %addi 1, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    %load/vec4 v0x555555797fe0_0;
    %addi 1, 0, 10;
    %assign/vec4 v0x555555797fe0_0, 0;
    %load/vec4 v0x5555557981a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5555557981a0_0, 0;
    %load/vec4 v0x555555798c50_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x555555798c50_0, 0;
    %load/vec4 v0x555555799a90_0;
    %addi 4, 0, 9;
    %assign/vec4 v0x555555799a90_0, 0;
T_5.19 ;
    %jmp T_5.18;
T_5.17 ;
    %load/vec4 v0x55555579a000_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_5.21, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555555799610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555557981a0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x555555797fe0_0, 0;
    %jmp T_5.22;
T_5.21 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5555557981a0_0, 0;
T_5.22 ;
T_5.18 ;
T_5.14 ;
    %load/vec4 v0x55555579a000_0;
    %cmpi/e 0, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555579a0e0_0, 4, 5;
    %load/vec4 v0x55555579a000_0;
    %cmpi/e 7, 0, 3;
    %flag_mov 8, 4;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %load/vec4 v0x55555579a000_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55555579a000_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %flag_set/vec4 9;
    %jmp/0 T_5.27, 9;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_5.28, 9;
T_5.27 ; End of true expr.
    %load/vec4 v0x55555579a0e0_0;
    %parti/s 1, 1, 2;
    %jmp/0 T_5.28, 9;
 ; End of false expr.
    %blend;
T_5.28;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x55555579a0e0_0, 4, 5;
    %load/vec4 v0x55555579a000_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_5.29, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555555799050_0, 0;
T_5.29 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55555574f920;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b4a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579be50_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579af60_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b970_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x55555574f920;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b4a0_0, 0, 1;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x55555579b4a0_0;
    %inv;
    %store/vec4 v0x55555579b4a0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x55555574f920;
T_8 ;
    %vpi_call 2 82 "$dumpfile", "dma_signals.vcd" {0 0 0};
    %vpi_call 2 83 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5555556cf3d0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55555574f920;
T_9 ;
    %vpi_call 2 91 "$display", "Activation" {0 0 0};
    %alloc S_0x55555579a850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %alloc S_0x55555579a850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %vpi_call 2 97 "$display", "Write/read address 0" {0 0 0};
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 512, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 66, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %vpi_call 2 106 "$display", "Write/read address 0x37" {0 0 0};
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 567, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 55, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 87, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %vpi_call 2 115 "$display", "Bus start address" {0 0 0};
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 1024, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 41, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %vpi_call 2 124 "$display", "Memory start address" {0 0 0};
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 2048, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 21, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %vpi_call 2 133 "$display", "Block size" {0 0 0};
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 3072, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %vpi_call 2 142 "$display", "Burst size" {0 0 0};
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %alloc S_0x55555579a850;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ac90_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579aa00_0, 0, 8;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x55555579ad50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579ae80_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579aae0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579aba0_0, 0, 32;
    %fork TD_ramDmaCi_tb.test, S_0x55555579a850;
    %join;
    %free S_0x55555579a850;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %load/vec4 v0x55555579bbe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %wait E_0x55555572d910;
T_9.2 ;
    %pushi/vec4 2, 0, 32;
T_9.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.5, 5;
    %jmp/1 T_9.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.4;
T_9.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %load/vec4 v0x55555579af60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555579af60_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_9.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.7, 5;
    %jmp/1 T_9.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55555579af60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555579af60_0, 0, 32;
    %wait E_0x55555572df70;
    %jmp T_9.6;
T_9.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.9, 5;
    %jmp/1 T_9.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.8;
T_9.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.11, 5;
    %jmp/1 T_9.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55555579af60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555579af60_0, 0, 32;
    %wait E_0x55555572df70;
    %jmp T_9.10;
T_9.11 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579b7d0_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b7d0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.13, 5;
    %jmp/1 T_9.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55555579bbe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %wait E_0x55555572d910;
T_9.14 ;
    %pushi/vec4 2, 0, 32;
T_9.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.17, 5;
    %jmp/1 T_9.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.16;
T_9.17 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_9.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.19, 5;
    %jmp/1 T_9.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55555579af60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555579af60_0, 0, 32;
    %wait E_0x55555572df70;
    %jmp T_9.18;
T_9.19 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579b7d0_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b7d0_0, 0, 1;
    %jmp T_9.12;
T_9.13 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %load/vec4 v0x55555579bbe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %wait E_0x55555572d910;
T_9.20 ;
    %pushi/vec4 2, 0, 32;
T_9.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.23, 5;
    %jmp/1 T_9.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.22;
T_9.23 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.25, 5;
    %jmp/1 T_9.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55555579af60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55555579af60_0, 0, 32;
    %wait E_0x55555572df70;
    %jmp T_9.24;
T_9.25 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579b970_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b970_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.27, 5;
    %jmp/1 T_9.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.26;
T_9.27 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
T_9.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.29, 5;
    %jmp/1 T_9.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.28;
T_9.29 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 1536, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 2560, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 4608, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %load/vec4 v0x55555579bbe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %wait E_0x55555572d910;
T_9.30 ;
    %pushi/vec4 2, 0, 32;
T_9.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.33, 5;
    %jmp/1 T_9.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.32;
T_9.33 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b2e0_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579b2e0_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_9.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.35, 5;
    %jmp/1 T_9.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.34;
T_9.35 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b2e0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.37, 5;
    %jmp/1 T_9.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.36;
T_9.37 ;
    %pop/vec4 1;
    %pushi/vec4 3, 0, 32;
T_9.38 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.39, 5;
    %jmp/1 T_9.39, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55555579bbe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.40, 8;
    %wait E_0x55555572d910;
T_9.40 ;
    %pushi/vec4 2, 0, 32;
T_9.42 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.43, 5;
    %jmp/1 T_9.43, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.42;
T_9.43 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 4, 0, 32;
T_9.44 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.45, 5;
    %jmp/1 T_9.45, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.44;
T_9.45 ;
    %pop/vec4 1;
    %jmp T_9.38;
T_9.39 ;
    %pop/vec4 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 3584, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 5632, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55555579bd80_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579bf20_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579bff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55555579c0c0_0, 0, 32;
    %load/vec4 v0x55555579bbe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.46, 8;
    %wait E_0x55555572d910;
T_9.46 ;
    %pushi/vec4 2, 0, 32;
T_9.48 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.49, 5;
    %jmp/1 T_9.49, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.48;
T_9.49 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579ba40_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 2, 0, 32;
T_9.50 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.51, 5;
    %jmp/1 T_9.51, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.50;
T_9.51 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55555579b970_0, 0, 1;
    %wait E_0x55555572df70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55555579b970_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_9.52 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.53, 5;
    %jmp/1 T_9.53, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x55555572df70;
    %jmp T_9.52;
T_9.53 ;
    %pop/vec4 1;
    %delay 50, 0;
    %vpi_call 2 414 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ramDmaCi_tb.v";
    "ramDmaCi.v";
    "dualPortSSRAM.v";
