;redcode
;assert 1
	SPL -0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL 0, <-2
	JMN 7, -612
	CMP 127, @106
	ADD 50, 45
	SPL 7, -612
	SPL 7, -612
	SPL 7, -612
	ADD @-130, -9
	SUB @13, 0
	SUB @13, 0
	MOV 210, 38
	MOV 210, 38
	ADD #187, 9
	SPL 707, -612
	SPL 707, -612
	MOV -617, <-46
	SPL 7, -612
	JMZ -617, @-46
	SLT @61, @4
	SLT @61, @4
	SLT 130, 9
	ADD @130, 9
	SUB @1, 3
	ADD @130, 9
	JMZ 5, 20
	ADD @130, 9
	SUB @-127, 100
	JMP -617, @-46
	SPL 0, <-22
	DJN -1, @-20
	SPL 0, <-22
	JMZ 271, @62
	SLT @61, @4
	JMN 7, -612
	SLT @61, @4
	SUB @1, 3
	SUB 127, @106
	SPL 110, 251
	SUB @1, 3
	ADD 50, 40
	SPL 0, <-22
	SPL -0, <-22
	SPL -0, <-22
	CMP -207, <-120
	DJN -1, @-20
	SPL 0, <-2
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
