-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity max_pool_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv_out_0_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_out_0_V_ce0 : OUT STD_LOGIC;
    conv_out_0_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_0_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv_out_0_V_ce1 : OUT STD_LOGIC;
    conv_out_0_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_1_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_1_V_ce0 : OUT STD_LOGIC;
    conv_out_1_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_1_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_1_V_ce1 : OUT STD_LOGIC;
    conv_out_1_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_2_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_2_V_ce0 : OUT STD_LOGIC;
    conv_out_2_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_2_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_2_V_ce1 : OUT STD_LOGIC;
    conv_out_2_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_3_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_3_V_ce0 : OUT STD_LOGIC;
    conv_out_3_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_3_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_3_V_ce1 : OUT STD_LOGIC;
    conv_out_3_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_4_V_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_4_V_ce0 : OUT STD_LOGIC;
    conv_out_4_V_q0 : IN STD_LOGIC_VECTOR (13 downto 0);
    conv_out_4_V_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
    conv_out_4_V_ce1 : OUT STD_LOGIC;
    conv_out_4_V_q1 : IN STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_0_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_pool_out_0_V_ce0 : OUT STD_LOGIC;
    max_pool_out_0_V_we0 : OUT STD_LOGIC;
    max_pool_out_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_0_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_pool_out_0_V_ce1 : OUT STD_LOGIC;
    max_pool_out_0_V_we1 : OUT STD_LOGIC;
    max_pool_out_0_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_1_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_pool_out_1_V_ce0 : OUT STD_LOGIC;
    max_pool_out_1_V_we0 : OUT STD_LOGIC;
    max_pool_out_1_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_1_V_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    max_pool_out_1_V_ce1 : OUT STD_LOGIC;
    max_pool_out_1_V_we1 : OUT STD_LOGIC;
    max_pool_out_1_V_d1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    max_pool_out_2_0_V_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    max_pool_out_2_0_V_ce0 : OUT STD_LOGIC;
    max_pool_out_2_0_V_we0 : OUT STD_LOGIC;
    max_pool_out_2_0_V_d0 : OUT STD_LOGIC_VECTOR (13 downto 0) );
end;


architecture behav of max_pool_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv7_50 : STD_LOGIC_VECTOR (6 downto 0) := "1010000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_10 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv9_10 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_10 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_374 : STD_LOGIC_VECTOR (6 downto 0);
    signal f_0_reg_385 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_0_reg_396 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln10_fu_407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln10_reg_1092 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state2_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln10_fu_413_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln10_reg_1096 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln29_20_fu_431_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_20_reg_1101 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln29_21_fu_439_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln29_21_reg_1108 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_463_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_reg_1116 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln1494_fu_532_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1494_reg_1126 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_3_fu_584_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1494_3_reg_1136 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln1494_4_fu_643_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1494_4_reg_1172 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_5_fu_665_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1494_5_reg_1177 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln1494_5_fu_685_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1494_5_reg_1183 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state3_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal select_ln29_2_fu_748_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_2_reg_1248 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_6_fu_798_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_6_reg_1254 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_8_fu_816_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_8_reg_1260 : STD_LOGIC_VECTOR (12 downto 0);
    signal conv_out_4_V_load_1_reg_1265 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln29_12_fu_834_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_12_reg_1271 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_16_fu_852_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_16_reg_1276 : STD_LOGIC_VECTOR (12 downto 0);
    signal r_fu_860_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_reg_1281 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state2 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_mux_indvar_flatten_phi_fu_378_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_f_0_phi_fu_389_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_r_0_phi_fu_400_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1494_fu_521_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1494_2_fu_556_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1494_2_fu_632_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln1494_1_fu_691_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal sext_ln1494_3_fu_731_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln1494_7_fu_735_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_fu_877_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_1_fu_902_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln203_3_fu_925_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln13_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal f_fu_419_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_5_fu_471_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln1494_fu_479_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_1_fu_483_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1494_fu_487_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln1494_fu_493_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_3_fu_503_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln1494_fu_497_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_6_fu_513_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln14_1_fu_451_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln1494_1_fu_526_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_7_fu_546_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_fu_538_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln1494_2_fu_564_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln14_fu_447_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_cast_fu_570_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1494_1_fu_578_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln_fu_455_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln26_fu_590_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_fu_596_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_9_fu_608_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln1494_4_fu_604_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_6_fu_616_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1494_1_fu_620_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1494_2_fu_626_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln1494_3_fu_637_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_11_fu_657_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_10_fu_649_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln1494_3_fu_671_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_17_cast_fu_677_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln1494_fu_699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1494_1_fu_695_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_fu_705_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln29_fu_713_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_1_fu_717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_1_fu_723_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_2_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_4_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1494_2_fu_756_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln29_4_fu_766_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln29_1_fu_774_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_5_fu_778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_5_fu_784_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_6_fu_792_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_8_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1494_3_fu_806_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1494_12_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1494_4_fu_824_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln1494_16_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1494_5_fu_842_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_2_fu_871_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln203_fu_883_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln14_3_fu_868_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_3_cast_fu_888_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln203_fu_896_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_4_fu_908_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln14_2_fu_865_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln203_2_fu_915_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln203_1_fu_919_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1494_3_fu_930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1494_7_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln29_2_fu_956_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_9_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_9_fu_965_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_10_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_10_fu_978_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_11_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln29_3_fu_1000_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_13_fu_1003_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_13_fu_1009_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_14_fu_1017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_14_fu_1023_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_15_fu_1031_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln29_4_fu_1046_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_17_fu_1049_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_17_fu_1055_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_18_fu_1063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_18_fu_1069_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln1494_19_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    f_0_reg_385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
                f_0_reg_385 <= select_ln29_21_reg_1108;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                f_0_reg_385 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
                indvar_flatten_reg_374 <= add_ln10_reg_1096;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_reg_374 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    r_0_reg_396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
                r_0_reg_396 <= r_reg_1281;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                r_0_reg_396 <= ap_const_lv3_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln10_reg_1096 <= add_ln10_fu_413_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_fu_407_p2 = ap_const_lv1_0))) then
                add_ln1494_4_reg_1172 <= add_ln1494_4_fu_643_p2;
                add_ln1494_5_reg_1183 <= add_ln1494_5_fu_685_p2;
                add_ln1494_reg_1126 <= add_ln1494_fu_532_p2;
                select_ln29_20_reg_1101 <= select_ln29_20_fu_431_p3;
                    tmp_reg_1116(7 downto 5) <= tmp_fu_463_p3(7 downto 5);
                    zext_ln1494_3_reg_1136(9 downto 0) <= zext_ln1494_3_fu_584_p1(9 downto 0);
                    zext_ln1494_5_reg_1177(4 downto 0) <= zext_ln1494_5_fu_665_p1(4 downto 0);    zext_ln1494_5_reg_1177(8 downto 6) <= zext_ln1494_5_fu_665_p1(8 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then
                conv_out_4_V_load_1_reg_1265 <= conv_out_4_V_q1;
                r_reg_1281 <= r_fu_860_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln10_reg_1092 <= icmp_ln10_fu_407_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then
                select_ln29_12_reg_1271 <= select_ln29_12_fu_834_p3;
                select_ln29_16_reg_1276 <= select_ln29_16_fu_852_p3;
                select_ln29_2_reg_1248 <= select_ln29_2_fu_748_p3;
                select_ln29_6_reg_1254 <= select_ln29_6_fu_798_p3;
                select_ln29_8_reg_1260 <= select_ln29_8_fu_816_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_fu_407_p2 = ap_const_lv1_0))) then
                select_ln29_21_reg_1108 <= select_ln29_21_fu_439_p3;
            end if;
        end if;
    end process;
    tmp_reg_1116(4 downto 0) <= "00000";
    zext_ln1494_3_reg_1136(63 downto 10) <= "000000000000000000000000000000000000000000000000000000";
    zext_ln1494_5_reg_1177(5) <= '1';
    zext_ln1494_5_reg_1177(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln10_fu_407_p2, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, ap_block_pp0_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln10_fu_407_p2 = ap_const_lv1_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln10_fu_407_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln10_fu_413_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_378_p4) + unsigned(ap_const_lv7_1));
    add_ln1494_1_fu_578_p2 <= std_logic_vector(unsigned(zext_ln14_fu_447_p1) + unsigned(tmp_12_cast_fu_570_p3));
    add_ln1494_2_fu_626_p2 <= std_logic_vector(unsigned(zext_ln14_1_fu_451_p1) + unsigned(sub_ln1494_1_fu_620_p2));
    add_ln1494_3_fu_637_p2 <= std_logic_vector(unsigned(ap_const_lv11_10) + unsigned(sub_ln1494_1_fu_620_p2));
    add_ln1494_4_fu_643_p2 <= std_logic_vector(unsigned(zext_ln14_1_fu_451_p1) + unsigned(add_ln1494_3_fu_637_p2));
    add_ln1494_5_fu_685_p2 <= std_logic_vector(unsigned(zext_ln14_fu_447_p1) + unsigned(tmp_17_cast_fu_677_p3));
    add_ln1494_fu_532_p2 <= std_logic_vector(unsigned(zext_ln14_1_fu_451_p1) + unsigned(or_ln1494_1_fu_526_p2));
    add_ln203_1_fu_919_p2 <= std_logic_vector(unsigned(zext_ln14_2_fu_865_p1) + unsigned(zext_ln203_2_fu_915_p1));
    add_ln203_fu_896_p2 <= std_logic_vector(unsigned(zext_ln14_3_fu_868_p1) + unsigned(tmp_3_cast_fu_888_p3));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state5 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state2_assign_proc : process(icmp_ln10_fu_407_p2)
    begin
        if ((icmp_ln10_fu_407_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_f_0_phi_fu_389_p4_assign_proc : process(f_0_reg_385, icmp_ln10_reg_1092, ap_CS_fsm_pp0_stage0, select_ln29_21_reg_1108, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
            ap_phi_mux_f_0_phi_fu_389_p4 <= select_ln29_21_reg_1108;
        else 
            ap_phi_mux_f_0_phi_fu_389_p4 <= f_0_reg_385;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_378_p4_assign_proc : process(indvar_flatten_reg_374, icmp_ln10_reg_1092, ap_CS_fsm_pp0_stage0, add_ln10_reg_1096, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_378_p4 <= add_ln10_reg_1096;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_378_p4 <= indvar_flatten_reg_374;
        end if; 
    end process;


    ap_phi_mux_r_0_phi_fu_400_p4_assign_proc : process(r_0_reg_396, icmp_ln10_reg_1092, ap_CS_fsm_pp0_stage0, r_reg_1281, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
            ap_phi_mux_r_0_phi_fu_400_p4 <= r_reg_1281;
        else 
            ap_phi_mux_r_0_phi_fu_400_p4 <= r_0_reg_396;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_0_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, sext_ln1494_fu_521_p1, sext_ln1494_1_fu_691_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_0_V_address0 <= sext_ln1494_1_fu_691_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_0_V_address0 <= sext_ln1494_fu_521_p1(10 - 1 downto 0);
            else 
                conv_out_0_V_address0 <= "XXXXXXXXXX";
            end if;
        else 
            conv_out_0_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_out_0_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, sext_ln1494_2_fu_632_p1, ap_block_pp0_stage1, sext_ln1494_3_fu_731_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_0_V_address1 <= sext_ln1494_3_fu_731_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_0_V_address1 <= sext_ln1494_2_fu_632_p1(10 - 1 downto 0);
            else 
                conv_out_0_V_address1 <= "XXXXXXXXXX";
            end if;
        else 
            conv_out_0_V_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_out_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            conv_out_0_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            conv_out_0_V_ce1 <= ap_const_logic_1;
        else 
            conv_out_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_5_reg_1177, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln1494_2_fu_556_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_1_V_address0 <= zext_ln1494_5_reg_1177(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_1_V_address0 <= zext_ln1494_2_fu_556_p1(9 - 1 downto 0);
            else 
                conv_out_1_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_1_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_1_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_3_fu_584_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln1494_7_fu_735_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_1_V_address1 <= zext_ln1494_7_fu_735_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_1_V_address1 <= zext_ln1494_3_fu_584_p1(9 - 1 downto 0);
            else 
                conv_out_1_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_1_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            conv_out_1_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            conv_out_1_V_ce1 <= ap_const_logic_1;
        else 
            conv_out_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_2_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_3_reg_1136, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln1494_2_fu_556_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_2_V_address0 <= zext_ln1494_3_reg_1136(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_2_V_address0 <= zext_ln1494_2_fu_556_p1(9 - 1 downto 0);
            else 
                conv_out_2_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_2_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_2_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_5_fu_665_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln1494_7_fu_735_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_2_V_address1 <= zext_ln1494_7_fu_735_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_2_V_address1 <= zext_ln1494_5_fu_665_p1(9 - 1 downto 0);
            else 
                conv_out_2_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_2_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            conv_out_2_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            conv_out_2_V_ce1 <= ap_const_logic_1;
        else 
            conv_out_2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_3_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_5_reg_1177, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln1494_2_fu_556_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_3_V_address0 <= zext_ln1494_5_reg_1177(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_3_V_address0 <= zext_ln1494_2_fu_556_p1(9 - 1 downto 0);
            else 
                conv_out_3_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_3_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_3_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_3_fu_584_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln1494_7_fu_735_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_3_V_address1 <= zext_ln1494_7_fu_735_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_3_V_address1 <= zext_ln1494_3_fu_584_p1(9 - 1 downto 0);
            else 
                conv_out_3_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_3_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            conv_out_3_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_3_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            conv_out_3_V_ce1 <= ap_const_logic_1;
        else 
            conv_out_3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_4_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_3_reg_1136, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln1494_2_fu_556_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_4_V_address0 <= zext_ln1494_3_reg_1136(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_4_V_address0 <= zext_ln1494_2_fu_556_p1(9 - 1 downto 0);
            else 
                conv_out_4_V_address0 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_4_V_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_4_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln1494_5_fu_665_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln1494_7_fu_735_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                conv_out_4_V_address1 <= zext_ln1494_7_fu_735_p1(9 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                conv_out_4_V_address1 <= zext_ln1494_5_fu_665_p1(9 - 1 downto 0);
            else 
                conv_out_4_V_address1 <= "XXXXXXXXX";
            end if;
        else 
            conv_out_4_V_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    conv_out_4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            conv_out_4_V_ce0 <= ap_const_logic_1;
        else 
            conv_out_4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_out_4_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            conv_out_4_V_ce1 <= ap_const_logic_1;
        else 
            conv_out_4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    f_fu_419_p2 <= std_logic_vector(unsigned(ap_const_lv5_1) + unsigned(ap_phi_mux_f_0_phi_fu_389_p4));
    icmp_ln10_fu_407_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_378_p4 = ap_const_lv7_50) else "0";
    icmp_ln13_fu_425_p2 <= "1" when (ap_phi_mux_r_0_phi_fu_400_p4 = ap_const_lv3_5) else "0";
    icmp_ln1494_10_fu_973_p2 <= "1" when (signed(conv_out_4_V_load_1_reg_1265) > signed(select_ln29_9_fu_965_p3)) else "0";
    icmp_ln1494_11_fu_985_p2 <= "1" when (signed(conv_out_0_V_q1) > signed(select_ln29_10_fu_978_p3)) else "0";
    icmp_ln1494_12_fu_828_p2 <= "1" when (signed(conv_out_1_V_q1) > signed(ap_const_lv14_0)) else "0";
    icmp_ln1494_13_fu_1003_p2 <= "1" when (signed(conv_out_2_V_q0) > signed(zext_ln29_3_fu_1000_p1)) else "0";
    icmp_ln1494_14_fu_1017_p2 <= "1" when (signed(conv_out_1_V_q1) > signed(select_ln29_13_fu_1009_p3)) else "0";
    icmp_ln1494_15_fu_1031_p2 <= "1" when (signed(conv_out_2_V_q1) > signed(select_ln29_14_fu_1023_p3)) else "0";
    icmp_ln1494_16_fu_846_p2 <= "1" when (signed(conv_out_3_V_q1) > signed(ap_const_lv14_0)) else "0";
    icmp_ln1494_17_fu_1049_p2 <= "1" when (signed(conv_out_4_V_q0) > signed(zext_ln29_4_fu_1046_p1)) else "0";
    icmp_ln1494_18_fu_1063_p2 <= "1" when (signed(conv_out_3_V_q1) > signed(select_ln29_17_fu_1055_p3)) else "0";
    icmp_ln1494_19_fu_1077_p2 <= "1" when (signed(conv_out_4_V_q1) > signed(select_ln29_18_fu_1069_p3)) else "0";
    icmp_ln1494_1_fu_717_p2 <= "1" when (signed(conv_out_1_V_q0) > signed(zext_ln29_fu_713_p1)) else "0";
    icmp_ln1494_2_fu_742_p2 <= "1" when (signed(conv_out_0_V_q1) > signed(select_ln29_1_fu_723_p3)) else "0";
    icmp_ln1494_3_fu_930_p2 <= "1" when (signed(conv_out_1_V_q0) > signed(select_ln29_2_reg_1248)) else "0";
    icmp_ln1494_4_fu_760_p2 <= "1" when (signed(conv_out_2_V_q0) > signed(ap_const_lv14_0)) else "0";
    icmp_ln1494_5_fu_778_p2 <= "1" when (signed(conv_out_3_V_q0) > signed(zext_ln29_1_fu_774_p1)) else "0";
    icmp_ln1494_6_fu_792_p2 <= "1" when (signed(conv_out_2_V_q1) > signed(select_ln29_5_fu_784_p3)) else "0";
    icmp_ln1494_7_fu_943_p2 <= "1" when (signed(conv_out_3_V_q0) > signed(select_ln29_6_reg_1254)) else "0";
    icmp_ln1494_8_fu_810_p2 <= "1" when (signed(conv_out_4_V_q0) > signed(ap_const_lv14_0)) else "0";
    icmp_ln1494_9_fu_959_p2 <= "1" when (signed(conv_out_0_V_q0) > signed(zext_ln29_2_fu_956_p1)) else "0";
    icmp_ln1494_fu_699_p2 <= "1" when (signed(conv_out_0_V_q0) > signed(ap_const_lv14_0)) else "0";
    max_pool_out_0_V_address0 <= zext_ln203_fu_877_p1(8 - 1 downto 0);
    max_pool_out_0_V_address1 <= zext_ln203_1_fu_902_p1(8 - 1 downto 0);

    max_pool_out_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            max_pool_out_0_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_out_0_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            max_pool_out_0_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_out_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_0_V_d0 <= 
        conv_out_1_V_q0 when (icmp_ln1494_3_fu_930_p2(0) = '1') else 
        select_ln29_2_reg_1248;
    max_pool_out_0_V_d1 <= 
        conv_out_2_V_q1 when (icmp_ln1494_15_fu_1031_p2(0) = '1') else 
        select_ln29_14_fu_1023_p3;

    max_pool_out_0_V_we0_assign_proc : process(icmp_ln10_reg_1092, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
            max_pool_out_0_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_out_0_V_we1_assign_proc : process(icmp_ln10_reg_1092, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
            max_pool_out_0_V_we1 <= ap_const_logic_1;
        else 
            max_pool_out_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_1_V_address0 <= zext_ln203_fu_877_p1(8 - 1 downto 0);
    max_pool_out_1_V_address1 <= zext_ln203_1_fu_902_p1(8 - 1 downto 0);

    max_pool_out_1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            max_pool_out_1_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_out_1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            max_pool_out_1_V_ce1 <= ap_const_logic_1;
        else 
            max_pool_out_1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_1_V_d0 <= 
        conv_out_3_V_q0 when (icmp_ln1494_7_fu_943_p2(0) = '1') else 
        select_ln29_6_reg_1254;
    max_pool_out_1_V_d1 <= 
        conv_out_4_V_q1 when (icmp_ln1494_19_fu_1077_p2(0) = '1') else 
        select_ln29_18_fu_1069_p3;

    max_pool_out_1_V_we0_assign_proc : process(icmp_ln10_reg_1092, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
            max_pool_out_1_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_1_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_out_1_V_we1_assign_proc : process(icmp_ln10_reg_1092, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
            max_pool_out_1_V_we1 <= ap_const_logic_1;
        else 
            max_pool_out_1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_2_0_V_address0 <= zext_ln203_3_fu_925_p1(7 - 1 downto 0);

    max_pool_out_2_0_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            max_pool_out_2_0_V_ce0 <= ap_const_logic_1;
        else 
            max_pool_out_2_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    max_pool_out_2_0_V_d0 <= 
        conv_out_0_V_q1 when (icmp_ln1494_11_fu_985_p2(0) = '1') else 
        select_ln29_10_fu_978_p3;

    max_pool_out_2_0_V_we0_assign_proc : process(icmp_ln10_reg_1092, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln10_reg_1092 = ap_const_lv1_0))) then 
            max_pool_out_2_0_V_we0 <= ap_const_logic_1;
        else 
            max_pool_out_2_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1494_1_fu_526_p2 <= (sub_ln1494_fu_487_p2 or ap_const_lv11_10);
    or_ln1494_2_fu_564_p2 <= (tmp_s_fu_538_p3 or ap_const_lv9_10);
    or_ln1494_3_fu_671_p2 <= (tmp_10_fu_649_p3 or ap_const_lv9_10);
    or_ln1494_fu_497_p2 <= (trunc_ln1494_fu_493_p1 or select_ln29_21_fu_439_p3);
    or_ln203_fu_883_p2 <= (tmp_reg_1116 or ap_const_lv8_10);
    or_ln26_fu_590_p2 <= (shl_ln_fu_455_p3 or ap_const_lv4_1);
    r_fu_860_p2 <= std_logic_vector(unsigned(ap_const_lv3_1) + unsigned(select_ln29_20_reg_1101));
    select_ln29_10_fu_978_p3 <= 
        conv_out_4_V_load_1_reg_1265 when (icmp_ln1494_10_fu_973_p2(0) = '1') else 
        select_ln29_9_fu_965_p3;
    select_ln29_12_fu_834_p3 <= 
        trunc_ln1494_4_fu_824_p1 when (icmp_ln1494_12_fu_828_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln29_13_fu_1009_p3 <= 
        conv_out_2_V_q0 when (icmp_ln1494_13_fu_1003_p2(0) = '1') else 
        zext_ln29_3_fu_1000_p1;
    select_ln29_14_fu_1023_p3 <= 
        conv_out_1_V_q1 when (icmp_ln1494_14_fu_1017_p2(0) = '1') else 
        select_ln29_13_fu_1009_p3;
    select_ln29_16_fu_852_p3 <= 
        trunc_ln1494_5_fu_842_p1 when (icmp_ln1494_16_fu_846_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln29_17_fu_1055_p3 <= 
        conv_out_4_V_q0 when (icmp_ln1494_17_fu_1049_p2(0) = '1') else 
        zext_ln29_4_fu_1046_p1;
    select_ln29_18_fu_1069_p3 <= 
        conv_out_3_V_q1 when (icmp_ln1494_18_fu_1063_p2(0) = '1') else 
        select_ln29_17_fu_1055_p3;
    select_ln29_1_fu_723_p3 <= 
        conv_out_1_V_q0 when (icmp_ln1494_1_fu_717_p2(0) = '1') else 
        zext_ln29_fu_713_p1;
    select_ln29_20_fu_431_p3 <= 
        ap_const_lv3_0 when (icmp_ln13_fu_425_p2(0) = '1') else 
        ap_phi_mux_r_0_phi_fu_400_p4;
    select_ln29_21_fu_439_p3 <= 
        f_fu_419_p2 when (icmp_ln13_fu_425_p2(0) = '1') else 
        ap_phi_mux_f_0_phi_fu_389_p4;
    select_ln29_2_fu_748_p3 <= 
        conv_out_0_V_q1 when (icmp_ln1494_2_fu_742_p2(0) = '1') else 
        select_ln29_1_fu_723_p3;
    select_ln29_4_fu_766_p3 <= 
        trunc_ln1494_2_fu_756_p1 when (icmp_ln1494_4_fu_760_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln29_5_fu_784_p3 <= 
        conv_out_3_V_q0 when (icmp_ln1494_5_fu_778_p2(0) = '1') else 
        zext_ln29_1_fu_774_p1;
    select_ln29_6_fu_798_p3 <= 
        conv_out_2_V_q1 when (icmp_ln1494_6_fu_792_p2(0) = '1') else 
        select_ln29_5_fu_784_p3;
    select_ln29_8_fu_816_p3 <= 
        trunc_ln1494_3_fu_806_p1 when (icmp_ln1494_8_fu_810_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln29_9_fu_965_p3 <= 
        conv_out_0_V_q0 when (icmp_ln1494_9_fu_959_p2(0) = '1') else 
        zext_ln29_2_fu_956_p1;
    select_ln29_fu_705_p3 <= 
        trunc_ln1494_1_fu_695_p1 when (icmp_ln1494_fu_699_p2(0) = '1') else 
        ap_const_lv13_0;
        sext_ln1494_1_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1494_reg_1126),64));

        sext_ln1494_2_fu_632_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1494_2_fu_626_p2),64));

        sext_ln1494_3_fu_731_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln1494_4_reg_1172),64));

        sext_ln1494_fu_521_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_6_fu_513_p3),64));

    shl_ln_fu_455_p3 <= (select_ln29_20_fu_431_p3 & ap_const_lv1_0);
    sub_ln1494_1_fu_620_p2 <= std_logic_vector(unsigned(zext_ln1494_4_fu_604_p1) - unsigned(zext_ln1494_6_fu_616_p1));
    sub_ln1494_fu_487_p2 <= std_logic_vector(unsigned(zext_ln1494_fu_479_p1) - unsigned(zext_ln1494_1_fu_483_p1));
    tmp_10_fu_649_p3 <= (or_ln26_fu_590_p2 & ap_const_lv5_0);
    tmp_11_fu_657_p3 <= (or_ln26_fu_590_p2 & select_ln29_21_fu_439_p3);
    tmp_12_cast_fu_570_p3 <= (ap_const_lv1_0 & or_ln1494_2_fu_564_p2);
    tmp_17_cast_fu_677_p3 <= (ap_const_lv1_0 & or_ln1494_3_fu_671_p2);
    tmp_2_fu_871_p3 <= (select_ln29_20_reg_1101 & select_ln29_21_reg_1108);
    tmp_3_cast_fu_888_p3 <= (ap_const_lv1_0 & or_ln203_fu_883_p2);
    tmp_3_fu_503_p4 <= sub_ln1494_fu_487_p2(10 downto 5);
    tmp_4_fu_908_p3 <= (select_ln29_20_reg_1101 & ap_const_lv4_0);
    tmp_5_fu_471_p3 <= (select_ln29_20_fu_431_p3 & ap_const_lv7_0);
    tmp_6_fu_513_p3 <= (tmp_3_fu_503_p4 & or_ln1494_fu_497_p2);
    tmp_7_fu_546_p4 <= ((select_ln29_20_fu_431_p3 & ap_const_lv1_0) & select_ln29_21_fu_439_p3);
    tmp_8_fu_596_p3 <= (or_ln26_fu_590_p2 & ap_const_lv6_0);
    tmp_9_fu_608_p3 <= (or_ln26_fu_590_p2 & ap_const_lv4_0);
    tmp_fu_463_p3 <= (select_ln29_20_fu_431_p3 & ap_const_lv5_0);
    tmp_s_fu_538_p3 <= (select_ln29_20_fu_431_p3 & ap_const_lv6_0);
    trunc_ln1494_1_fu_695_p1 <= conv_out_0_V_q0(13 - 1 downto 0);
    trunc_ln1494_2_fu_756_p1 <= conv_out_2_V_q0(13 - 1 downto 0);
    trunc_ln1494_3_fu_806_p1 <= conv_out_4_V_q0(13 - 1 downto 0);
    trunc_ln1494_4_fu_824_p1 <= conv_out_1_V_q1(13 - 1 downto 0);
    trunc_ln1494_5_fu_842_p1 <= conv_out_3_V_q1(13 - 1 downto 0);
    trunc_ln1494_fu_493_p1 <= sub_ln1494_fu_487_p2(5 - 1 downto 0);
    zext_ln1494_1_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_463_p3),11));
    zext_ln1494_2_fu_556_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_fu_546_p4),64));
    zext_ln1494_3_fu_584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1494_1_fu_578_p2),64));
    zext_ln1494_4_fu_604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_596_p3),11));
    zext_ln1494_5_fu_665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_11_fu_657_p3),64));
    zext_ln1494_6_fu_616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_608_p3),11));
    zext_ln1494_7_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln1494_5_reg_1183),64));
    zext_ln1494_fu_479_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_471_p3),11));
    zext_ln14_1_fu_451_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_21_fu_439_p3),11));
    zext_ln14_2_fu_865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_21_reg_1108),8));
    zext_ln14_3_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_21_reg_1108),9));
    zext_ln14_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_21_fu_439_p3),10));
    zext_ln203_1_fu_902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_fu_896_p2),64));
    zext_ln203_2_fu_915_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_908_p3),8));
    zext_ln203_3_fu_925_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln203_1_fu_919_p2),64));
    zext_ln203_fu_877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_871_p3),64));
    zext_ln29_1_fu_774_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_4_fu_766_p3),14));
    zext_ln29_2_fu_956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_8_reg_1260),14));
    zext_ln29_3_fu_1000_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_12_reg_1271),14));
    zext_ln29_4_fu_1046_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_16_reg_1276),14));
    zext_ln29_fu_713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln29_fu_705_p3),14));
end behav;
