

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Thu Jun 03 01:49:27 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	idataBANK0,global,class=CODE,delta=2,noexec
     5                           	psect	cinit,global,class=CODE,merge=1,delta=2
     6                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	bssBANK0,global,class=BANK0,space=1,delta=1,noexec
     8                           	psect	dataBANK0,global,class=BANK0,space=1,delta=1,noexec
     9                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
    10                           	psect	cstackBANK0,global,class=BANK0,space=1,delta=1,noexec
    11                           	psect	maintext,global,class=CODE,split=1,delta=2
    12                           	psect	text1,local,class=CODE,merge=1,delta=2
    13                           	psect	text2,local,class=CODE,merge=1,delta=2
    14                           	psect	text3,local,class=CODE,merge=1,delta=2
    15                           	psect	text4,local,class=CODE,merge=1,delta=2
    16                           	psect	intentry,global,class=CODE,delta=2
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    18                           	dabs	1,0x7E,2
    19  0000                     
    20                           ; Version 2.20
    21                           ; Generated 12/02/2020 GMT
    22                           ; 
    23                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC16F887 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54  0000                     	;# 
    55  0001                     	;# 
    56  0002                     	;# 
    57  0003                     	;# 
    58  0004                     	;# 
    59  0005                     	;# 
    60  0006                     	;# 
    61  0007                     	;# 
    62  0008                     	;# 
    63  0009                     	;# 
    64  000A                     	;# 
    65  000B                     	;# 
    66  000C                     	;# 
    67  000D                     	;# 
    68  000E                     	;# 
    69  000E                     	;# 
    70  000F                     	;# 
    71  0010                     	;# 
    72  0011                     	;# 
    73  0012                     	;# 
    74  0013                     	;# 
    75  0014                     	;# 
    76  0015                     	;# 
    77  0015                     	;# 
    78  0016                     	;# 
    79  0017                     	;# 
    80  0018                     	;# 
    81  0019                     	;# 
    82  001A                     	;# 
    83  001B                     	;# 
    84  001B                     	;# 
    85  001C                     	;# 
    86  001D                     	;# 
    87  001E                     	;# 
    88  001F                     	;# 
    89  0081                     	;# 
    90  0085                     	;# 
    91  0086                     	;# 
    92  0087                     	;# 
    93  0088                     	;# 
    94  0089                     	;# 
    95  008C                     	;# 
    96  008D                     	;# 
    97  008E                     	;# 
    98  008F                     	;# 
    99  0090                     	;# 
   100  0091                     	;# 
   101  0092                     	;# 
   102  0093                     	;# 
   103  0093                     	;# 
   104  0093                     	;# 
   105  0094                     	;# 
   106  0095                     	;# 
   107  0096                     	;# 
   108  0097                     	;# 
   109  0098                     	;# 
   110  0099                     	;# 
   111  009A                     	;# 
   112  009B                     	;# 
   113  009C                     	;# 
   114  009D                     	;# 
   115  009E                     	;# 
   116  009F                     	;# 
   117  0105                     	;# 
   118  0107                     	;# 
   119  0108                     	;# 
   120  0109                     	;# 
   121  010C                     	;# 
   122  010C                     	;# 
   123  010D                     	;# 
   124  010E                     	;# 
   125  010F                     	;# 
   126  0185                     	;# 
   127  0187                     	;# 
   128  0188                     	;# 
   129  0189                     	;# 
   130  018C                     	;# 
   131  018D                     	;# 
   132  0000                     	;# 
   133  0001                     	;# 
   134  0002                     	;# 
   135  0003                     	;# 
   136  0004                     	;# 
   137  0005                     	;# 
   138  0006                     	;# 
   139  0007                     	;# 
   140  0008                     	;# 
   141  0009                     	;# 
   142  000A                     	;# 
   143  000B                     	;# 
   144  000C                     	;# 
   145  000D                     	;# 
   146  000E                     	;# 
   147  000E                     	;# 
   148  000F                     	;# 
   149  0010                     	;# 
   150  0011                     	;# 
   151  0012                     	;# 
   152  0013                     	;# 
   153  0014                     	;# 
   154  0015                     	;# 
   155  0015                     	;# 
   156  0016                     	;# 
   157  0017                     	;# 
   158  0018                     	;# 
   159  0019                     	;# 
   160  001A                     	;# 
   161  001B                     	;# 
   162  001B                     	;# 
   163  001C                     	;# 
   164  001D                     	;# 
   165  001E                     	;# 
   166  001F                     	;# 
   167  0081                     	;# 
   168  0085                     	;# 
   169  0086                     	;# 
   170  0087                     	;# 
   171  0088                     	;# 
   172  0089                     	;# 
   173  008C                     	;# 
   174  008D                     	;# 
   175  008E                     	;# 
   176  008F                     	;# 
   177  0090                     	;# 
   178  0091                     	;# 
   179  0092                     	;# 
   180  0093                     	;# 
   181  0093                     	;# 
   182  0093                     	;# 
   183  0094                     	;# 
   184  0095                     	;# 
   185  0096                     	;# 
   186  0097                     	;# 
   187  0098                     	;# 
   188  0099                     	;# 
   189  009A                     	;# 
   190  009B                     	;# 
   191  009C                     	;# 
   192  009D                     	;# 
   193  009E                     	;# 
   194  009F                     	;# 
   195  0105                     	;# 
   196  0107                     	;# 
   197  0108                     	;# 
   198  0109                     	;# 
   199  010C                     	;# 
   200  010C                     	;# 
   201  010D                     	;# 
   202  010E                     	;# 
   203  010F                     	;# 
   204  0185                     	;# 
   205  0187                     	;# 
   206  0188                     	;# 
   207  0189                     	;# 
   208  018C                     	;# 
   209  018D                     	;# 
   210                           
   211                           	psect	idataBANK0
   212  02EE                     __pidataBANK0:
   213                           
   214                           ;initializer for _potenciometro1
   215  02EE  3404               	retlw	4
   216  02EF  3405               	retlw	5
   217  02F0  3406               	retlw	6
   218  02F1  3407               	retlw	7
   219  02F2  3408               	retlw	8
   220  000D                     _PIR2bits	set	13
   221  0018                     _RCSTAbits	set	24
   222  0012                     _T2CONbits	set	18
   223  001D                     _CCP2CONbits	set	29
   224  0017                     _CCP1CONbits	set	23
   225  0009                     _PORTE	set	9
   226  0008                     _PORTD	set	8
   227  0006                     _PORTB	set	6
   228  0005                     _PORTA	set	5
   229  001B                     _CCPR2L	set	27
   230  0015                     _CCPR1L	set	21
   231  001E                     _ADRESH	set	30
   232  001F                     _ADCON0bits	set	31
   233  001A                     _RCREG	set	26
   234  000C                     _PIR1bits	set	12
   235  0001                     _TMR0	set	1
   236  0008                     _PORTDbits	set	8
   237  000B                     _INTCONbits	set	11
   238  0031                     _RB1	set	49
   239  0030                     _RB0	set	48
   240  008C                     _PIE1bits	set	140
   241  009A                     _SPBRGH	set	154
   242  0099                     _SPBRG	set	153
   243  0098                     _TXSTAbits	set	152
   244  0087                     _TRISCbits	set	135
   245  009F                     _ADCON1bits	set	159
   246  0081                     _OPTION_REGbits	set	129
   247  008F                     _OSCCONbits	set	143
   248  0089                     _TRISE	set	137
   249  0088                     _TRISD	set	136
   250  0086                     _TRISB	set	134
   251  0085                     _TRISAbits	set	133
   252  010C                     _EEDAT	set	268
   253  010D                     _EEADR	set	269
   254  018D                     _EECON2	set	397
   255  018C                     _EECON1bits	set	396
   256  0187                     _BAUDCTLbits	set	391
   257  0188                     _ANSELbits	set	392
   258                           
   259                           	psect	cinit
   260  0013                     start_initialization:	
   261                           ; #config settings
   262                           
   263  0013                     __initialization:
   264                           
   265                           ; Initialize objects allocated to BANK0
   266  0013  120A  118A  22EE  120A  118A  	fcall	__pidataBANK0	;fetch initializer
   267  0018  00A0               	movwf	__pdataBANK0& (0+127)
   268  0019  120A  118A  22EF  120A  118A  	fcall	__pidataBANK0+1	;fetch initializer
   269  001E  00A1               	movwf	(__pdataBANK0+1)& (0+127)
   270  001F  120A  118A  22F0  120A  118A  	fcall	__pidataBANK0+2	;fetch initializer
   271  0024  00A2               	movwf	(__pdataBANK0+2)& (0+127)
   272  0025  120A  118A  22F1  120A  118A  	fcall	__pidataBANK0+3	;fetch initializer
   273  002A  00A3               	movwf	(__pdataBANK0+3)& (0+127)
   274  002B  120A  118A  22F2  120A  118A  	fcall	__pidataBANK0+4	;fetch initializer
   275  0030  00A4               	movwf	(__pdataBANK0+4)& (0+127)
   276                           
   277                           ; Clear objects allocated to BANK0
   278  0031  01AA               	clrf	__pbssBANK0& (0+127)
   279  0032  01AB               	clrf	(__pbssBANK0+1)& (0+127)
   280                           
   281                           ; Clear objects allocated to COMMON
   282  0033  01F0               	clrf	__pbssCOMMON& (0+127)
   283  0034  01F1               	clrf	(__pbssCOMMON+1)& (0+127)
   284  0035  01F2               	clrf	(__pbssCOMMON+2)& (0+127)
   285  0036  01F3               	clrf	(__pbssCOMMON+3)& (0+127)
   286  0037  01F4               	clrf	(__pbssCOMMON+4)& (0+127)
   287  0038  01F5               	clrf	(__pbssCOMMON+5)& (0+127)
   288  0039  01F6               	clrf	(__pbssCOMMON+6)& (0+127)
   289  003A                     end_of_initialization:	
   290                           ;End of C runtime variable initialization code
   291                           
   292  003A                     __end_of__initialization:
   293  003A  0183               	clrf	3
   294  003B  120A  118A  283E   	ljmp	_main	;jump to C main() function
   295                           
   296                           	psect	bssCOMMON
   297  0070                     __pbssCOMMON:
   298  0070                     _antirrebote2:
   299  0070                     	ds	2
   300  0072                     _antirrebote1:
   301  0072                     	ds	2
   302  0074                     _cuenta:
   303  0074                     	ds	2
   304  0076                     _dato_recibido:
   305  0076                     	ds	1
   306                           
   307                           	psect	bssBANK0
   308  002A                     __pbssBANK0:
   309  002A                     _botonPrevState:
   310  002A                     	ds	1
   311  002B                     _potValue:
   312  002B                     	ds	1
   313                           
   314                           	psect	dataBANK0
   315  0020                     __pdataBANK0:
   316  0020                     _potenciometro1:
   317  0020                     	ds	5
   318                           
   319                           	psect	cstackCOMMON
   320  0077                     __pcstackCOMMON:
   321  0077                     ?_setup:
   322  0077                     ?_readFromEEPROM:	
   323                           ; 1 bytes @ 0x0
   324                           
   325  0077                     ?_isr:	
   326                           ; 1 bytes @ 0x0
   327                           
   328  0077                     ??_isr:	
   329                           ; 1 bytes @ 0x0
   330                           
   331  0077                     ?_main:	
   332                           ; 1 bytes @ 0x0
   333                           
   334                           
   335                           ; 1 bytes @ 0x0
   336  0077                     	ds	5
   337                           
   338                           	psect	cstackBANK0
   339  0025                     __pcstackBANK0:
   340  0025                     ??_setup:
   341  0025                     ?_writeToEEPROM:	
   342                           ; 1 bytes @ 0x0
   343                           
   344  0025                     ??_readFromEEPROM:	
   345                           ; 1 bytes @ 0x0
   346                           
   347  0025                     writeToEEPROM@address:	
   348                           ; 1 bytes @ 0x0
   349                           
   350                           
   351                           ; 1 bytes @ 0x0
   352  0025                     	ds	1
   353  0026                     ??_writeToEEPROM:
   354  0026                     writeToEEPROM@data:	
   355                           ; 1 bytes @ 0x1
   356                           
   357  0026                     readFromEEPROM@address:	
   358                           ; 1 bytes @ 0x1
   359                           
   360                           
   361                           ; 1 bytes @ 0x1
   362  0026                     	ds	1
   363  0027                     ??_main:
   364                           
   365                           ; 1 bytes @ 0x2
   366  0027                     	ds	3
   367                           
   368                           	psect	maintext
   369  003E                     __pmaintext:	
   370 ;;
   371 ;;Main: autosize = 0, tempsize = 3, incstack = 0, save=0
   372 ;;
   373 ;; *************** function _main *****************
   374 ;; Defined at:
   375 ;;		line 121 in file "proyectofinal_main.c"
   376 ;; Parameters:    Size  Location     Type
   377 ;;		None
   378 ;; Auto vars:     Size  Location     Type
   379 ;;		None
   380 ;; Return value:  Size  Location     Type
   381 ;;                  1    wreg      void 
   382 ;; Registers used:
   383 ;;		wreg, fsr0l, fsr0h, status,2, status,0, btemp+1, pclath, cstack
   384 ;; Tracked objects:
   385 ;;		On entry : B00/0
   386 ;;		On exit  : 0/0
   387 ;;		Unchanged: 0/0
   388 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   389 ;;      Params:         0       0       0       0       0
   390 ;;      Locals:         0       0       0       0       0
   391 ;;      Temps:          0       3       0       0       0
   392 ;;      Totals:         0       3       0       0       0
   393 ;;Total ram usage:        3 bytes
   394 ;; Hardware stack levels required when called:    2
   395 ;; This function calls:
   396 ;;		_readFromEEPROM
   397 ;;		_setup
   398 ;;		_writeToEEPROM
   399 ;; This function is called by:
   400 ;;		Startup code after reset
   401 ;; This function uses a non-reentrant model
   402 ;;
   403                           
   404                           
   405                           ;psect for function _main
   406  003E                     _main:
   407  003E                     l1564:	
   408                           ;incstack = 0
   409                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+btemp+1+pclath+cstack]
   410                           
   411                           
   412                           ;proyectofinal_main.c: 123:     setup();
   413  003E  120A  118A  2241  120A  118A  	fcall	_setup
   414  0043                     l1566:
   415                           
   416                           ;proyectofinal_main.c: 124:     _delay((unsigned long)((100)*(4000000/4000000.0)));
   417  0043  3020               	movlw	32
   418  0044  1283               	bcf	3,5	;RP0=0, select bank0
   419  0045  1303               	bcf	3,6	;RP1=0, select bank0
   420  0046  00A7               	movwf	??_main
   421  0047                     u377:
   422  0047  0BA7               	decfsz	??_main,f
   423  0048  2847               	goto	u377
   424  0049  0000               	nop
   425  004A                     l1568:
   426                           
   427                           ;proyectofinal_main.c: 125:     ADCON0bits.GO=1;
   428  004A  1283               	bcf	3,5	;RP0=0, select bank0
   429  004B  1303               	bcf	3,6	;RP1=0, select bank0
   430  004C  149F               	bsf	31,1	;volatile
   431  004D                     l1570:
   432                           
   433                           ;proyectofinal_main.c: 127:     {;proyectofinal_main.c: 129:         if (ADCON0bits.GO==
      +                          0)
   434  004D  1283               	bcf	3,5	;RP0=0, select bank0
   435  004E  1303               	bcf	3,6	;RP1=0, select bank0
   436  004F  189F               	btfsc	31,1	;volatile
   437  0050  2852               	goto	u281
   438  0051  2853               	goto	u280
   439  0052                     u281:
   440  0052  28A4               	goto	l1594
   441  0053                     u280:
   442  0053  2884               	goto	l1588
   443  0054                     l1574:
   444                           
   445                           ;proyectofinal_main.c: 134:                     cuenta=ADRESH;
   446  0054  081E               	movf	30,w	;volatile
   447  0055  00A7               	movwf	??_main
   448  0056  01A8               	clrf	??_main+1
   449  0057  0827               	movf	??_main,w
   450  0058  00F4               	movwf	_cuenta
   451  0059  0828               	movf	??_main+1,w
   452  005A  00F5               	movwf	_cuenta+1
   453                           
   454                           ;proyectofinal_main.c: 135:                     _delay((unsigned long)((100)*(4000000/40
      +                          00000.0)));
   455  005B  3020               	movlw	32
   456  005C  1283               	bcf	3,5	;RP0=0, select bank0
   457  005D  1303               	bcf	3,6	;RP1=0, select bank0
   458  005E  00A7               	movwf	??_main
   459  005F                     u387:
   460  005F  0BA7               	decfsz	??_main,f
   461  0060  285F               	goto	u387
   462  0061  0000               	nop
   463  0062                     l1576:
   464                           
   465                           ;proyectofinal_main.c: 136:                     ADCON0bits.GO=1;
   466  0062  1283               	bcf	3,5	;RP0=0, select bank0
   467  0063  1303               	bcf	3,6	;RP1=0, select bank0
   468  0064  149F               	bsf	31,1	;volatile
   469                           
   470                           ;proyectofinal_main.c: 137:                     break;
   471  0065  289A               	goto	l1590
   472  0066                     l1578:
   473                           
   474                           ;proyectofinal_main.c: 140:                     CCPR1L =ADRESH;
   475  0066  081E               	movf	30,w	;volatile
   476  0067  0095               	movwf	21	;volatile
   477                           
   478                           ;proyectofinal_main.c: 141:                     _delay((unsigned long)((100)*(4000000/40
      +                          00000.0)));
   479  0068  3020               	movlw	32
   480  0069  1283               	bcf	3,5	;RP0=0, select bank0
   481  006A  1303               	bcf	3,6	;RP1=0, select bank0
   482  006B  00A7               	movwf	??_main
   483  006C                     u397:
   484  006C  0BA7               	decfsz	??_main,f
   485  006D  286C               	goto	u397
   486  006E  0000               	nop
   487  006F                     l1580:
   488                           
   489                           ;proyectofinal_main.c: 142:                     ADCON0bits.CHS=2;
   490  006F  1283               	bcf	3,5	;RP0=0, select bank0
   491  0070  1303               	bcf	3,6	;RP1=0, select bank0
   492  0071  081F               	movf	31,w	;volatile
   493  0072  39C3               	andlw	-61
   494  0073  3808               	iorlw	8
   495  0074  009F               	movwf	31	;volatile
   496                           
   497                           ;proyectofinal_main.c: 143:                     break;
   498  0075  289A               	goto	l1590
   499  0076                     l1582:
   500                           
   501                           ;proyectofinal_main.c: 146:                     CCPR2L =ADRESH;
   502  0076  081E               	movf	30,w	;volatile
   503  0077  009B               	movwf	27	;volatile
   504                           
   505                           ;proyectofinal_main.c: 147:                     _delay((unsigned long)((100)*(4000000/40
      +                          00000.0)));
   506  0078  3020               	movlw	32
   507  0079  1283               	bcf	3,5	;RP0=0, select bank0
   508  007A  1303               	bcf	3,6	;RP1=0, select bank0
   509  007B  00A7               	movwf	??_main
   510  007C                     u407:
   511  007C  0BA7               	decfsz	??_main,f
   512  007D  287C               	goto	u407
   513  007E  0000               	nop
   514  007F                     l1584:
   515                           
   516                           ;proyectofinal_main.c: 148:                     ADCON0bits.CHS=0;
   517  007F  30C3               	movlw	-61
   518  0080  1283               	bcf	3,5	;RP0=0, select bank0
   519  0081  1303               	bcf	3,6	;RP1=0, select bank0
   520  0082  059F               	andwf	31,f	;volatile
   521                           
   522                           ;proyectofinal_main.c: 149:                     break;
   523  0083  289A               	goto	l1590
   524  0084                     l1588:
   525  0084  0C1F               	rrf	31,w	;volatile
   526  0085  00A7               	movwf	??_main
   527  0086  0C27               	rrf	??_main,w
   528  0087  390F               	andlw	15
   529  0088  00A8               	movwf	??_main+1
   530  0089  01A9               	clrf	??_main+2
   531                           
   532                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   533                           ; Switch size 1, requested type "simple"
   534                           ; Number of cases is 1, Range of values is 0 to 0
   535                           ; switch strategies available:
   536                           ; Name         Instructions Cycles
   537                           ; simple_byte            4     3 (average)
   538                           ; direct_byte           11     8 (fixed)
   539                           ; jumptable            260     6 (fixed)
   540                           ;	Chosen strategy is simple_byte
   541  008A  0829               	movf	??_main+2,w
   542  008B  3A00               	xorlw	0	; case 0
   543  008C  1903               	skipnz
   544  008D  288F               	goto	l1776
   545  008E  289A               	goto	l1590
   546  008F                     l1776:
   547                           
   548                           ; Switch size 1, requested type "simple"
   549                           ; Number of cases is 3, Range of values is 0 to 2
   550                           ; switch strategies available:
   551                           ; Name         Instructions Cycles
   552                           ; simple_byte           10     6 (average)
   553                           ; direct_byte           17     8 (fixed)
   554                           ; jumptable            260     6 (fixed)
   555                           ;	Chosen strategy is simple_byte
   556  008F  0828               	movf	??_main+1,w
   557  0090  3A00               	xorlw	0	; case 0
   558  0091  1903               	skipnz
   559  0092  2854               	goto	l1574
   560  0093  3A01               	xorlw	1	; case 1
   561  0094  1903               	skipnz
   562  0095  2866               	goto	l1578
   563  0096  3A03               	xorlw	3	; case 2
   564  0097  1903               	skipnz
   565  0098  2876               	goto	l1582
   566  0099  289A               	goto	l1590
   567  009A                     l1590:
   568                           
   569                           ;proyectofinal_main.c: 151:             _delay((unsigned long)((100)*(4000000/4000000.0)
      +                          ));
   570  009A  3020               	movlw	32
   571  009B  1283               	bcf	3,5	;RP0=0, select bank0
   572  009C  1303               	bcf	3,6	;RP1=0, select bank0
   573  009D  00A7               	movwf	??_main
   574  009E                     u417:
   575  009E  0BA7               	decfsz	??_main,f
   576  009F  289E               	goto	u417
   577  00A0  0000               	nop
   578  00A1                     l1592:
   579                           
   580                           ;proyectofinal_main.c: 152:             ADCON0bits.GO=1;
   581  00A1  1283               	bcf	3,5	;RP0=0, select bank0
   582  00A2  1303               	bcf	3,6	;RP1=0, select bank0
   583  00A3  149F               	bsf	31,1	;volatile
   584  00A4                     l1594:
   585                           
   586                           ;proyectofinal_main.c: 155:         if (RB0 == 1)
   587  00A4  1C06               	btfss	6,0	;volatile
   588  00A5  28A7               	goto	u291
   589  00A6  28A8               	goto	u290
   590  00A7                     u291:
   591  00A7  28AC               	goto	l1598
   592  00A8                     u290:
   593  00A8                     l1596:
   594                           
   595                           ;proyectofinal_main.c: 156:             antirrebote1 = 1;
   596  00A8  3001               	movlw	1
   597  00A9  00F2               	movwf	_antirrebote1
   598  00AA  3000               	movlw	0
   599  00AB  00F3               	movwf	_antirrebote1+1
   600  00AC                     l1598:
   601                           
   602                           ;proyectofinal_main.c: 158:         if (RB0 == 0 && antirrebote1 == 1)
   603  00AC  1806               	btfsc	6,0	;volatile
   604  00AD  28AF               	goto	u301
   605  00AE  28B0               	goto	u300
   606  00AF                     u301:
   607  00AF  290B               	goto	l1628
   608  00B0                     u300:
   609  00B0                     l1600:
   610  00B0  0372               	decf	_antirrebote1,w
   611  00B1  0473               	iorwf	_antirrebote1+1,w
   612  00B2  1D03               	btfss	3,2
   613  00B3  28B5               	goto	u311
   614  00B4  28B6               	goto	u310
   615  00B5                     u311:
   616  00B5  290B               	goto	l1628
   617  00B6                     u310:
   618  00B6  28E9               	goto	l1622
   619  00B7                     l1604:
   620                           
   621                           ;proyectofinal_main.c: 163:                     writeToEEPROM(cuenta, potenciometro1[0])
      +                          ;
   622  00B7  0820               	movf	_potenciometro1,w
   623  00B8  00A7               	movwf	??_main
   624  00B9  0827               	movf	??_main,w
   625  00BA  00A5               	movwf	writeToEEPROM@address
   626  00BB  0874               	movf	_cuenta,w
   627  00BC  120A  118A  22BC  120A  118A  	fcall	_writeToEEPROM
   628  00C1                     l1606:
   629                           
   630                           ;proyectofinal_main.c: 164:                     antirrebote1++;
   631  00C1  3001               	movlw	1
   632  00C2  07F2               	addwf	_antirrebote1,f
   633  00C3  1803               	skipnc
   634  00C4  0AF3               	incf	_antirrebote1+1,f
   635  00C5  3000               	movlw	0
   636  00C6  07F3               	addwf	_antirrebote1+1,f
   637                           
   638                           ;proyectofinal_main.c: 165:                     break;
   639  00C7  28FC               	goto	l1624
   640  00C8                     l1608:
   641                           
   642                           ;proyectofinal_main.c: 168:                     writeToEEPROM(cuenta, potenciometro1[1])
      +                          ;
   643  00C8  0821               	movf	_potenciometro1+1,w
   644  00C9  00A7               	movwf	??_main
   645  00CA  0827               	movf	??_main,w
   646  00CB  00A5               	movwf	writeToEEPROM@address
   647  00CC  0874               	movf	_cuenta,w
   648  00CD  120A  118A  22BC  120A  118A  	fcall	_writeToEEPROM
   649  00D2  28C1               	goto	l1606
   650  00D3                     l1612:
   651                           
   652                           ;proyectofinal_main.c: 173:                     writeToEEPROM(cuenta, potenciometro1[2])
      +                          ;
   653  00D3  0822               	movf	_potenciometro1+2,w
   654  00D4  00A7               	movwf	??_main
   655  00D5  0827               	movf	??_main,w
   656  00D6  00A5               	movwf	writeToEEPROM@address
   657  00D7  0874               	movf	_cuenta,w
   658  00D8  120A  118A  22BC  120A  118A  	fcall	_writeToEEPROM
   659  00DD  28C1               	goto	l1606
   660  00DE                     l1616:
   661                           
   662                           ;proyectofinal_main.c: 178:                     writeToEEPROM(cuenta, potenciometro1[3])
      +                          ;
   663  00DE  0823               	movf	_potenciometro1+3,w
   664  00DF  00A7               	movwf	??_main
   665  00E0  0827               	movf	??_main,w
   666  00E1  00A5               	movwf	writeToEEPROM@address
   667  00E2  0874               	movf	_cuenta,w
   668  00E3  120A  118A  22BC  120A  118A  	fcall	_writeToEEPROM
   669  00E8  28C1               	goto	l1606
   670  00E9                     l1622:
   671                           
   672                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   673                           ; Switch size 1, requested type "simple"
   674                           ; Number of cases is 1, Range of values is 0 to 0
   675                           ; switch strategies available:
   676                           ; Name         Instructions Cycles
   677                           ; simple_byte            4     3 (average)
   678                           ; direct_byte           11     8 (fixed)
   679                           ; jumptable            260     6 (fixed)
   680                           ;	Chosen strategy is simple_byte
   681  00E9  0873               	movf	_antirrebote1+1,w
   682  00EA  3A00               	xorlw	0	; case 0
   683  00EB  1903               	skipnz
   684  00EC  28EE               	goto	l1778
   685  00ED  28FC               	goto	l1624
   686  00EE                     l1778:
   687                           
   688                           ; Switch size 1, requested type "simple"
   689                           ; Number of cases is 4, Range of values is 1 to 4
   690                           ; switch strategies available:
   691                           ; Name         Instructions Cycles
   692                           ; simple_byte           13     7 (average)
   693                           ; direct_byte           23    11 (fixed)
   694                           ; jumptable            263     9 (fixed)
   695                           ;	Chosen strategy is simple_byte
   696  00EE  0872               	movf	_antirrebote1,w
   697  00EF  3A01               	xorlw	1	; case 1
   698  00F0  1903               	skipnz
   699  00F1  28B7               	goto	l1604
   700  00F2  3A03               	xorlw	3	; case 2
   701  00F3  1903               	skipnz
   702  00F4  28C8               	goto	l1608
   703  00F5  3A01               	xorlw	1	; case 3
   704  00F6  1903               	skipnz
   705  00F7  28D3               	goto	l1612
   706  00F8  3A07               	xorlw	7	; case 4
   707  00F9  1903               	skipnz
   708  00FA  28DE               	goto	l1616
   709  00FB  28FC               	goto	l1624
   710  00FC                     l1624:
   711                           
   712                           ;proyectofinal_main.c: 182:             if (antirrebote1>4)
   713  00FC  0873               	movf	_antirrebote1+1,w
   714  00FD  3A80               	xorlw	128
   715  00FE  00FF               	movwf	btemp+1
   716  00FF  3080               	movlw	128
   717  0100  027F               	subwf	btemp+1,w
   718  0101  1D03               	skipz
   719  0102  2905               	goto	u325
   720  0103  3005               	movlw	5
   721  0104  0272               	subwf	_antirrebote1,w
   722  0105                     u325:
   723  0105  1C03               	skipc
   724  0106  2908               	goto	u321
   725  0107  2909               	goto	u320
   726  0108                     u321:
   727  0108  290B               	goto	l1628
   728  0109                     u320:
   729  0109                     l1626:
   730                           
   731                           ;proyectofinal_main.c: 183:             {;proyectofinal_main.c: 184:                 ant
      +                          irrebote1=0;
   732  0109  01F2               	clrf	_antirrebote1
   733  010A  01F3               	clrf	_antirrebote1+1
   734  010B                     l1628:
   735                           
   736                           ;proyectofinal_main.c: 188:         if (RB1 == 1)
   737  010B  1283               	bcf	3,5	;RP0=0, select bank0
   738  010C  1303               	bcf	3,6	;RP1=0, select bank0
   739  010D  1C86               	btfss	6,1	;volatile
   740  010E  2910               	goto	u331
   741  010F  2911               	goto	u330
   742  0110                     u331:
   743  0110  2915               	goto	l1632
   744  0111                     u330:
   745  0111                     l1630:
   746                           
   747                           ;proyectofinal_main.c: 189:             antirrebote2 = 1;
   748  0111  3001               	movlw	1
   749  0112  00F0               	movwf	_antirrebote2
   750  0113  3000               	movlw	0
   751  0114  00F1               	movwf	_antirrebote2+1
   752  0115                     l1632:
   753                           
   754                           ;proyectofinal_main.c: 191:         if (RB0 == 0 && antirrebote2 == 1)
   755  0115  1806               	btfsc	6,0	;volatile
   756  0116  2918               	goto	u341
   757  0117  2919               	goto	u340
   758  0118                     u341:
   759  0118  29A2               	goto	l1678
   760  0119                     u340:
   761  0119                     l1634:
   762  0119  0370               	decf	_antirrebote2,w
   763  011A  0471               	iorwf	_antirrebote2+1,w
   764  011B  1D03               	btfss	3,2
   765  011C  291E               	goto	u351
   766  011D  291F               	goto	u350
   767  011E                     u351:
   768  011E  29A2               	goto	l1678
   769  011F                     u350:
   770  011F  294C               	goto	l1664
   771  0120                     l1638:
   772                           
   773                           ;proyectofinal_main.c: 196:                      readFromEEPROM(potenciometro1[0]);
   774  0120  0820               	movf	_potenciometro1,w
   775  0121  120A  118A  22DF  120A  118A  	fcall	_readFromEEPROM
   776  0126                     l1640:
   777                           
   778                           ;proyectofinal_main.c: 197:                      antirrebote2++;
   779  0126  3001               	movlw	1
   780  0127  07F0               	addwf	_antirrebote2,f
   781  0128  1803               	skipnc
   782  0129  0AF1               	incf	_antirrebote2+1,f
   783  012A  3000               	movlw	0
   784  012B  07F1               	addwf	_antirrebote2+1,f
   785  012C                     l1642:
   786                           
   787                           ;proyectofinal_main.c: 198:                      _delay((unsigned long)((100)*(4000000/4
      +                          000.0)));
   788  012C  3082               	movlw	130
   789  012D  1283               	bcf	3,5	;RP0=0, select bank0
   790  012E  1303               	bcf	3,6	;RP1=0, select bank0
   791  012F  00A8               	movwf	??_main+1
   792  0130  30DD               	movlw	221
   793  0131  00A7               	movwf	??_main
   794  0132                     u427:
   795  0132  0BA7               	decfsz	??_main,f
   796  0133  2932               	goto	u427
   797  0134  0BA8               	decfsz	??_main+1,f
   798  0135  2932               	goto	u427
   799                           
   800                           ;proyectofinal_main.c: 199:                      break;
   801  0136  295F               	goto	l1666
   802  0137                     l1644:
   803                           
   804                           ;proyectofinal_main.c: 202:                      readFromEEPROM(potenciometro1[1]);
   805  0137  0821               	movf	_potenciometro1+1,w
   806  0138  120A  118A  22DF  120A  118A  	fcall	_readFromEEPROM
   807  013D  2926               	goto	l1640
   808  013E                     l1650:
   809                           
   810                           ;proyectofinal_main.c: 208:                      readFromEEPROM(potenciometro1[2]);
   811  013E  0822               	movf	_potenciometro1+2,w
   812  013F  120A  118A  22DF  120A  118A  	fcall	_readFromEEPROM
   813  0144  2926               	goto	l1640
   814  0145                     l1656:
   815                           
   816                           ;proyectofinal_main.c: 214:                      readFromEEPROM(potenciometro1[3]);
   817  0145  0823               	movf	_potenciometro1+3,w
   818  0146  120A  118A  22DF  120A  118A  	fcall	_readFromEEPROM
   819  014B  2926               	goto	l1640
   820  014C                     l1664:
   821                           
   822                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   823                           ; Switch size 1, requested type "simple"
   824                           ; Number of cases is 1, Range of values is 0 to 0
   825                           ; switch strategies available:
   826                           ; Name         Instructions Cycles
   827                           ; simple_byte            4     3 (average)
   828                           ; direct_byte           11     8 (fixed)
   829                           ; jumptable            260     6 (fixed)
   830                           ;	Chosen strategy is simple_byte
   831  014C  0871               	movf	_antirrebote2+1,w
   832  014D  3A00               	xorlw	0	; case 0
   833  014E  1903               	skipnz
   834  014F  2951               	goto	l1780
   835  0150  295F               	goto	l1666
   836  0151                     l1780:
   837                           
   838                           ; Switch size 1, requested type "simple"
   839                           ; Number of cases is 4, Range of values is 1 to 4
   840                           ; switch strategies available:
   841                           ; Name         Instructions Cycles
   842                           ; simple_byte           13     7 (average)
   843                           ; direct_byte           23    11 (fixed)
   844                           ; jumptable            263     9 (fixed)
   845                           ;	Chosen strategy is simple_byte
   846  0151  0870               	movf	_antirrebote2,w
   847  0152  3A01               	xorlw	1	; case 1
   848  0153  1903               	skipnz
   849  0154  2920               	goto	l1638
   850  0155  3A03               	xorlw	3	; case 2
   851  0156  1903               	skipnz
   852  0157  2937               	goto	l1644
   853  0158  3A01               	xorlw	1	; case 3
   854  0159  1903               	skipnz
   855  015A  293E               	goto	l1650
   856  015B  3A07               	xorlw	7	; case 4
   857  015C  1903               	skipnz
   858  015D  2945               	goto	l1656
   859  015E  295F               	goto	l1666
   860  015F                     l1666:
   861                           
   862                           ;proyectofinal_main.c: 219:              if (antirrebote2>4)
   863  015F  0871               	movf	_antirrebote2+1,w
   864  0160  3A80               	xorlw	128
   865  0161  00FF               	movwf	btemp+1
   866  0162  3080               	movlw	128
   867  0163  027F               	subwf	btemp+1,w
   868  0164  1D03               	skipz
   869  0165  2968               	goto	u365
   870  0166  3005               	movlw	5
   871  0167  0270               	subwf	_antirrebote2,w
   872  0168                     u365:
   873  0168  1C03               	skipc
   874  0169  296B               	goto	u361
   875  016A  296C               	goto	u360
   876  016B                     u361:
   877  016B  29A2               	goto	l1678
   878  016C                     u360:
   879  016C                     l1668:
   880                           
   881                           ;proyectofinal_main.c: 220:              {;proyectofinal_main.c: 221:                  a
      +                          ntirrebote2=0;
   882  016C  01F0               	clrf	_antirrebote2
   883  016D  01F1               	clrf	_antirrebote2+1
   884  016E  29A2               	goto	l1678
   885  016F                     l1670:
   886                           
   887                           ;proyectofinal_main.c: 229:                 cuenta=200;
   888  016F  30C8               	movlw	200
   889  0170  00F4               	movwf	_cuenta
   890  0171  3000               	movlw	0
   891  0172  00F5               	movwf	_cuenta+1
   892                           
   893                           ;proyectofinal_main.c: 230:                 TMR0 = 70;
   894  0173  3046               	movlw	70
   895  0174  0081               	movwf	1	;volatile
   896                           
   897                           ;proyectofinal_main.c: 231:                 _delay((unsigned long)((100)*(4000000/4000.0
      +                          )));
   898  0175  3082               	movlw	130
   899  0176  1283               	bcf	3,5	;RP0=0, select bank0
   900  0177  1303               	bcf	3,6	;RP1=0, select bank0
   901  0178  00A8               	movwf	??_main+1
   902  0179  30DD               	movlw	221
   903  017A  00A7               	movwf	??_main
   904  017B                     u437:
   905  017B  0BA7               	decfsz	??_main,f
   906  017C  297B               	goto	u437
   907  017D  0BA8               	decfsz	??_main+1,f
   908  017E  297B               	goto	u437
   909                           
   910                           ;proyectofinal_main.c: 232:                 break;
   911  017F  284D               	goto	l1570
   912  0180                     l1672:
   913                           
   914                           ;proyectofinal_main.c: 235:                 cuenta=500;
   915  0180  30F4               	movlw	244
   916  0181  00F4               	movwf	_cuenta
   917  0182  3001               	movlw	1
   918  0183  00F5               	movwf	_cuenta+1
   919                           
   920                           ;proyectofinal_main.c: 236:                 TMR0 = 72;
   921  0184  3048               	movlw	72
   922  0185  0081               	movwf	1	;volatile
   923                           
   924                           ;proyectofinal_main.c: 237:                 _delay((unsigned long)((100)*(4000000/4000.0
      +                          )));
   925  0186  3082               	movlw	130
   926  0187  1283               	bcf	3,5	;RP0=0, select bank0
   927  0188  1303               	bcf	3,6	;RP1=0, select bank0
   928  0189  00A8               	movwf	??_main+1
   929  018A  30DD               	movlw	221
   930  018B  00A7               	movwf	??_main
   931  018C                     u447:
   932  018C  0BA7               	decfsz	??_main,f
   933  018D  298C               	goto	u447
   934  018E  0BA8               	decfsz	??_main+1,f
   935  018F  298C               	goto	u447
   936                           
   937                           ;proyectofinal_main.c: 238:                 break;
   938  0190  284D               	goto	l1570
   939  0191                     l1674:
   940                           
   941                           ;proyectofinal_main.c: 241:                 cuenta=800;
   942  0191  3020               	movlw	32
   943  0192  00F4               	movwf	_cuenta
   944  0193  3003               	movlw	3
   945  0194  00F5               	movwf	_cuenta+1
   946                           
   947                           ;proyectofinal_main.c: 242:                 TMR0 = 74;
   948  0195  304A               	movlw	74
   949  0196  0081               	movwf	1	;volatile
   950                           
   951                           ;proyectofinal_main.c: 243:                 _delay((unsigned long)((100)*(4000000/4000.0
      +                          )));
   952  0197  3082               	movlw	130
   953  0198  1283               	bcf	3,5	;RP0=0, select bank0
   954  0199  1303               	bcf	3,6	;RP1=0, select bank0
   955  019A  00A8               	movwf	??_main+1
   956  019B  30DD               	movlw	221
   957  019C  00A7               	movwf	??_main
   958  019D                     u457:
   959  019D  0BA7               	decfsz	??_main,f
   960  019E  299D               	goto	u457
   961  019F  0BA8               	decfsz	??_main+1,f
   962  01A0  299D               	goto	u457
   963                           
   964                           ;proyectofinal_main.c: 244:                 break;
   965  01A1  284D               	goto	l1570
   966  01A2                     l1678:
   967  01A2  0876               	movf	_dato_recibido,w
   968  01A3  1283               	bcf	3,5	;RP0=0, select bank0
   969  01A4  1303               	bcf	3,6	;RP1=0, select bank0
   970  01A5  00A7               	movwf	??_main
   971  01A6  01A8               	clrf	??_main+1
   972                           
   973                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   974                           ; Switch size 1, requested type "simple"
   975                           ; Number of cases is 1, Range of values is 0 to 0
   976                           ; switch strategies available:
   977                           ; Name         Instructions Cycles
   978                           ; simple_byte            4     3 (average)
   979                           ; direct_byte           11     8 (fixed)
   980                           ; jumptable            260     6 (fixed)
   981                           ;	Chosen strategy is simple_byte
   982  01A7  0828               	movf	??_main+1,w
   983  01A8  3A00               	xorlw	0	; case 0
   984  01A9  1903               	skipnz
   985  01AA  29AC               	goto	l1782
   986  01AB  284D               	goto	l1570
   987  01AC                     l1782:
   988                           
   989                           ; Switch size 1, requested type "simple"
   990                           ; Number of cases is 3, Range of values is 48 to 50
   991                           ; switch strategies available:
   992                           ; Name         Instructions Cycles
   993                           ; simple_byte           10     6 (average)
   994                           ; direct_byte           20    11 (fixed)
   995                           ; jumptable            263     9 (fixed)
   996                           ;	Chosen strategy is simple_byte
   997  01AC  0827               	movf	??_main,w
   998  01AD  3A30               	xorlw	48	; case 48
   999  01AE  1903               	skipnz
  1000  01AF  296F               	goto	l1670
  1001  01B0  3A01               	xorlw	1	; case 49
  1002  01B1  1903               	skipnz
  1003  01B2  2980               	goto	l1672
  1004  01B3  3A03               	xorlw	3	; case 50
  1005  01B4  1903               	skipnz
  1006  01B5  2991               	goto	l1674
  1007  01B6  284D               	goto	l1570
  1008  01B7  120A  118A  2810   	ljmp	start
  1009  01BA                     __end_of_main:
  1010                           
  1011                           	psect	text1
  1012  02BC                     __ptext1:	
  1013 ;; *************** function _writeToEEPROM *****************
  1014 ;; Defined at:
  1015 ;;		line 357 in file "proyectofinal_main.c"
  1016 ;; Parameters:    Size  Location     Type
  1017 ;;  data            1    wreg     unsigned char 
  1018 ;;  address         1    0[BANK0 ] unsigned char 
  1019 ;; Auto vars:     Size  Location     Type
  1020 ;;  data            1    1[BANK0 ] unsigned char 
  1021 ;; Return value:  Size  Location     Type
  1022 ;;                  1    wreg      void 
  1023 ;; Registers used:
  1024 ;;		wreg
  1025 ;; Tracked objects:
  1026 ;;		On entry : 0/0
  1027 ;;		On exit  : 0/0
  1028 ;;		Unchanged: 0/0
  1029 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1030 ;;      Params:         0       1       0       0       0
  1031 ;;      Locals:         0       1       0       0       0
  1032 ;;      Temps:          0       0       0       0       0
  1033 ;;      Totals:         0       2       0       0       0
  1034 ;;Total ram usage:        2 bytes
  1035 ;; Hardware stack levels used:    1
  1036 ;; Hardware stack levels required when called:    1
  1037 ;; This function calls:
  1038 ;;		Nothing
  1039 ;; This function is called by:
  1040 ;;		_main
  1041 ;; This function uses a non-reentrant model
  1042 ;;
  1043                           
  1044                           
  1045                           ;psect for function _writeToEEPROM
  1046  02BC                     _writeToEEPROM:
  1047                           
  1048                           ;incstack = 0
  1049                           ; Regs used in _writeToEEPROM: [wreg]
  1050                           ;writeToEEPROM@data stored from wreg
  1051  02BC  1283               	bcf	3,5	;RP0=0, select bank0
  1052  02BD  1303               	bcf	3,6	;RP1=0, select bank0
  1053  02BE  00A6               	movwf	writeToEEPROM@data
  1054  02BF                     l1546:
  1055                           
  1056                           ;proyectofinal_main.c: 357: void writeToEEPROM(uint8_t data, uint8_t address);proyectofi
      +                          nal_main.c: 358: {;proyectofinal_main.c: 359:     EEADR = address;
  1057  02BF  0825               	movf	writeToEEPROM@address,w
  1058  02C0  1283               	bcf	3,5	;RP0=0, select bank2
  1059  02C1  1703               	bsf	3,6	;RP1=1, select bank2
  1060  02C2  008D               	movwf	13	;volatile
  1061                           
  1062                           ;proyectofinal_main.c: 360:     EEDAT = data;
  1063  02C3  1283               	bcf	3,5	;RP0=0, select bank0
  1064  02C4  1303               	bcf	3,6	;RP1=0, select bank0
  1065  02C5  0826               	movf	writeToEEPROM@data,w
  1066  02C6  1283               	bcf	3,5	;RP0=0, select bank2
  1067  02C7  1703               	bsf	3,6	;RP1=1, select bank2
  1068  02C8  008C               	movwf	12	;volatile
  1069  02C9                     l1548:
  1070                           
  1071                           ;proyectofinal_main.c: 362:     EECON1bits.EEPGD = 0;
  1072  02C9  1683               	bsf	3,5	;RP0=1, select bank3
  1073  02CA  1703               	bsf	3,6	;RP1=1, select bank3
  1074  02CB  138C               	bcf	12,7	;volsfr
  1075  02CC                     l1550:
  1076                           
  1077                           ;proyectofinal_main.c: 363:     EECON1bits.WREN = 1;
  1078  02CC  150C               	bsf	12,2	;volsfr
  1079  02CD                     l1552:
  1080                           
  1081                           ;proyectofinal_main.c: 365:     INTCONbits.GIE = 0;
  1082  02CD  138B               	bcf	11,7	;volatile
  1083                           
  1084                           ;proyectofinal_main.c: 367:     EECON2 = 0x55;
  1085  02CE  3055               	movlw	85
  1086  02CF  008D               	movwf	13	;volsfr
  1087                           
  1088                           ;proyectofinal_main.c: 368:     EECON2 = 0xAA;
  1089  02D0  30AA               	movlw	170
  1090  02D1  008D               	movwf	13	;volsfr
  1091  02D2                     l1554:
  1092                           
  1093                           ;proyectofinal_main.c: 369:     EECON1bits.WR = 1;
  1094  02D2  148C               	bsf	12,1	;volsfr
  1095  02D3                     l152:	
  1096                           ;proyectofinal_main.c: 371:     while(PIR2bits.EEIF==0);
  1097                           
  1098  02D3  1283               	bcf	3,5	;RP0=0, select bank0
  1099  02D4  1303               	bcf	3,6	;RP1=0, select bank0
  1100  02D5  1E0D               	btfss	13,4	;volatile
  1101  02D6  2AD8               	goto	u271
  1102  02D7  2AD9               	goto	u270
  1103  02D8                     u271:
  1104  02D8  2AD3               	goto	l152
  1105  02D9                     u270:
  1106  02D9                     l154:
  1107                           
  1108                           ;proyectofinal_main.c: 372:     PIR2bits.EEIF = 0;
  1109  02D9  120D               	bcf	13,4	;volatile
  1110                           
  1111                           ;proyectofinal_main.c: 374:     INTCONbits.GIE = 1;
  1112  02DA  178B               	bsf	11,7	;volatile
  1113                           
  1114                           ;proyectofinal_main.c: 375:     EECON1bits.WREN = 0;
  1115  02DB  1683               	bsf	3,5	;RP0=1, select bank3
  1116  02DC  1703               	bsf	3,6	;RP1=1, select bank3
  1117  02DD  110C               	bcf	12,2	;volsfr
  1118  02DE                     l155:	
  1119                           ;proyectofinal_main.c: 376:     return;
  1120                           
  1121  02DE  0008               	return
  1122  02DF                     __end_of_writeToEEPROM:
  1123                           
  1124                           	psect	text2
  1125  0241                     __ptext2:	
  1126 ;; *************** function _setup *****************
  1127 ;; Defined at:
  1128 ;;		line 257 in file "proyectofinal_main.c"
  1129 ;; Parameters:    Size  Location     Type
  1130 ;;		None
  1131 ;; Auto vars:     Size  Location     Type
  1132 ;;		None
  1133 ;; Return value:  Size  Location     Type
  1134 ;;                  1    wreg      void 
  1135 ;; Registers used:
  1136 ;;		wreg, status,2, status,0
  1137 ;; Tracked objects:
  1138 ;;		On entry : 0/0
  1139 ;;		On exit  : 0/0
  1140 ;;		Unchanged: 0/0
  1141 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1142 ;;      Params:         0       0       0       0       0
  1143 ;;      Locals:         0       0       0       0       0
  1144 ;;      Temps:          0       1       0       0       0
  1145 ;;      Totals:         0       1       0       0       0
  1146 ;;Total ram usage:        1 bytes
  1147 ;; Hardware stack levels used:    1
  1148 ;; Hardware stack levels required when called:    1
  1149 ;; This function calls:
  1150 ;;		Nothing
  1151 ;; This function is called by:
  1152 ;;		_main
  1153 ;; This function uses a non-reentrant model
  1154 ;;
  1155                           
  1156                           
  1157                           ;psect for function _setup
  1158  0241                     _setup:
  1159  0241                     l1450:	
  1160                           ;incstack = 0
  1161                           ; Regs used in _setup: [wreg+status,2+status,0]
  1162                           
  1163                           
  1164                           ;proyectofinal_main.c: 260:     ANSELbits.ANS0=1;
  1165  0241  1683               	bsf	3,5	;RP0=1, select bank3
  1166  0242  1703               	bsf	3,6	;RP1=1, select bank3
  1167  0243  1408               	bsf	8,0	;volatile
  1168                           
  1169                           ;proyectofinal_main.c: 261:     ANSELbits.ANS1=1;
  1170  0244  1488               	bsf	8,1	;volatile
  1171                           
  1172                           ;proyectofinal_main.c: 262:     ANSELbits.ANS2=1;
  1173  0245  1508               	bsf	8,2	;volatile
  1174                           
  1175                           ;proyectofinal_main.c: 264:     TRISAbits.TRISA0=1;
  1176  0246  1683               	bsf	3,5	;RP0=1, select bank1
  1177  0247  1303               	bcf	3,6	;RP1=0, select bank1
  1178  0248  1405               	bsf	5,0	;volatile
  1179                           
  1180                           ;proyectofinal_main.c: 265:     TRISAbits.TRISA1=1;
  1181  0249  1485               	bsf	5,1	;volatile
  1182                           
  1183                           ;proyectofinal_main.c: 266:     TRISAbits.TRISA2=1;
  1184  024A  1505               	bsf	5,2	;volatile
  1185  024B                     l1452:
  1186                           
  1187                           ;proyectofinal_main.c: 268:     TRISB=0xff;
  1188  024B  30FF               	movlw	255
  1189  024C  0086               	movwf	6	;volatile
  1190  024D                     l1454:
  1191                           
  1192                           ;proyectofinal_main.c: 270:     TRISD=0x00;
  1193  024D  0188               	clrf	8	;volatile
  1194  024E                     l1456:
  1195                           
  1196                           ;proyectofinal_main.c: 271:     TRISE=0x00;
  1197  024E  0189               	clrf	9	;volatile
  1198  024F                     l1458:
  1199                           
  1200                           ;proyectofinal_main.c: 273:     PORTA=0x00;
  1201  024F  1283               	bcf	3,5	;RP0=0, select bank0
  1202  0250  1303               	bcf	3,6	;RP1=0, select bank0
  1203  0251  0185               	clrf	5	;volatile
  1204  0252                     l1460:
  1205                           
  1206                           ;proyectofinal_main.c: 274:     PORTB=0x00;
  1207  0252  0186               	clrf	6	;volatile
  1208  0253                     l1462:
  1209                           
  1210                           ;proyectofinal_main.c: 275:     PORTD=0x00;
  1211  0253  0188               	clrf	8	;volatile
  1212  0254                     l1464:
  1213                           
  1214                           ;proyectofinal_main.c: 276:     PORTE=0x00;
  1215  0254  0189               	clrf	9	;volatile
  1216  0255                     l1466:
  1217                           
  1218                           ;proyectofinal_main.c: 279:     OSCCONbits.IRCF = 0b110;
  1219  0255  1683               	bsf	3,5	;RP0=1, select bank1
  1220  0256  1303               	bcf	3,6	;RP1=0, select bank1
  1221  0257  080F               	movf	15,w	;volatile
  1222  0258  398F               	andlw	-113
  1223  0259  3860               	iorlw	96
  1224  025A  008F               	movwf	15	;volatile
  1225  025B                     l1468:
  1226                           
  1227                           ;proyectofinal_main.c: 280:     OSCCONbits.SCS = 1;
  1228  025B  140F               	bsf	15,0	;volatile
  1229  025C                     l1470:
  1230                           
  1231                           ;proyectofinal_main.c: 283:     OPTION_REGbits.T0CS = 0;
  1232  025C  1281               	bcf	1,5	;volatile
  1233  025D                     l1472:
  1234                           
  1235                           ;proyectofinal_main.c: 284:     OPTION_REGbits.PSA = 0;
  1236  025D  1181               	bcf	1,3	;volatile
  1237  025E                     l1474:
  1238                           
  1239                           ;proyectofinal_main.c: 285:     OPTION_REGbits.PS = 0b111;
  1240  025E  3007               	movlw	7
  1241  025F  0481               	iorwf	1,f	;volatile
  1242                           
  1243                           ;proyectofinal_main.c: 286:     TMR0 = 78;
  1244  0260  304E               	movlw	78
  1245  0261  1283               	bcf	3,5	;RP0=0, select bank0
  1246  0262  1303               	bcf	3,6	;RP1=0, select bank0
  1247  0263  0081               	movwf	1	;volatile
  1248  0264                     l1476:
  1249                           
  1250                           ;proyectofinal_main.c: 296:     ADCON1bits.ADFM = 0 ;
  1251  0264  1683               	bsf	3,5	;RP0=1, select bank1
  1252  0265  1303               	bcf	3,6	;RP1=0, select bank1
  1253  0266  139F               	bcf	31,7	;volatile
  1254  0267                     l1478:
  1255                           
  1256                           ;proyectofinal_main.c: 297:     ADCON1bits.VCFG0 = 0 ;
  1257  0267  121F               	bcf	31,4	;volatile
  1258  0268                     l1480:
  1259                           
  1260                           ;proyectofinal_main.c: 298:     ADCON1bits.VCFG1 = 0 ;
  1261  0268  129F               	bcf	31,5	;volatile
  1262  0269                     l1482:
  1263                           
  1264                           ;proyectofinal_main.c: 299:     ADCON0bits.ADCS = 0b01 ;
  1265  0269  1283               	bcf	3,5	;RP0=0, select bank0
  1266  026A  1303               	bcf	3,6	;RP1=0, select bank0
  1267  026B  081F               	movf	31,w	;volatile
  1268  026C  393F               	andlw	-193
  1269  026D  3840               	iorlw	64
  1270  026E  009F               	movwf	31	;volatile
  1271  026F                     l1484:
  1272                           
  1273                           ;proyectofinal_main.c: 300:     ADCON0bits.CHS = 0;
  1274  026F  30C3               	movlw	-61
  1275  0270  059F               	andwf	31,f	;volatile
  1276                           
  1277                           ;proyectofinal_main.c: 301:     _delay((unsigned long)((100)*(4000000/4000000.0)));
  1278  0271  3020               	movlw	32
  1279  0272  1283               	bcf	3,5	;RP0=0, select bank0
  1280  0273  1303               	bcf	3,6	;RP1=0, select bank0
  1281  0274  00A5               	movwf	??_setup
  1282  0275                     u467:
  1283  0275  0BA5               	decfsz	??_setup,f
  1284  0276  2A75               	goto	u467
  1285  0277  0000               	nop
  1286  0278                     l1486:
  1287                           
  1288                           ;proyectofinal_main.c: 302:     ADCON0bits.ADON = 1 ;
  1289  0278  1283               	bcf	3,5	;RP0=0, select bank0
  1290  0279  1303               	bcf	3,6	;RP1=0, select bank0
  1291  027A  141F               	bsf	31,0	;volatile
  1292  027B                     l1488:
  1293                           
  1294                           ;proyectofinal_main.c: 307:     TRISCbits.TRISC2=1;
  1295  027B  1683               	bsf	3,5	;RP0=1, select bank1
  1296  027C  1303               	bcf	3,6	;RP1=0, select bank1
  1297  027D  1507               	bsf	7,2	;volatile
  1298  027E                     l1490:
  1299                           
  1300                           ;proyectofinal_main.c: 308:     CCP1CONbits.P1M = 0;
  1301  027E  303F               	movlw	-193
  1302  027F  1283               	bcf	3,5	;RP0=0, select bank0
  1303  0280  1303               	bcf	3,6	;RP1=0, select bank0
  1304  0281  0597               	andwf	23,f	;volatile
  1305  0282                     l1492:
  1306                           
  1307                           ;proyectofinal_main.c: 309:     CCP1CONbits.CCP1M = 0b1100;
  1308  0282  0817               	movf	23,w	;volatile
  1309  0283  39F0               	andlw	-16
  1310  0284  380C               	iorlw	12
  1311  0285  0097               	movwf	23	;volatile
  1312                           
  1313                           ;proyectofinal_main.c: 310:     CCPR1L = 0x0f ;
  1314  0286  300F               	movlw	15
  1315  0287  0095               	movwf	21	;volatile
  1316  0288                     l1494:
  1317                           
  1318                           ;proyectofinal_main.c: 311:     CCP1CONbits.DC1B = 0;
  1319  0288  30CF               	movlw	-49
  1320  0289  0597               	andwf	23,f	;volatile
  1321  028A                     l1496:
  1322                           
  1323                           ;proyectofinal_main.c: 313:     TRISCbits.TRISC1 = 1;
  1324  028A  1683               	bsf	3,5	;RP0=1, select bank1
  1325  028B  1303               	bcf	3,6	;RP1=0, select bank1
  1326  028C  1487               	bsf	7,1	;volatile
  1327  028D                     l1498:
  1328                           
  1329                           ;proyectofinal_main.c: 314:     CCP2CONbits.CCP2M = 0b1100;
  1330  028D  1283               	bcf	3,5	;RP0=0, select bank0
  1331  028E  1303               	bcf	3,6	;RP1=0, select bank0
  1332  028F  081D               	movf	29,w	;volatile
  1333  0290  39F0               	andlw	-16
  1334  0291  380C               	iorlw	12
  1335  0292  009D               	movwf	29	;volatile
  1336                           
  1337                           ;proyectofinal_main.c: 315:     CCPR2L = 0x0f;
  1338  0293  300F               	movlw	15
  1339  0294  009B               	movwf	27	;volatile
  1340  0295                     l1500:
  1341                           
  1342                           ;proyectofinal_main.c: 316:     CCP2CONbits.DC2B1 = 0;
  1343  0295  129D               	bcf	29,5	;volatile
  1344  0296                     l1502:
  1345                           
  1346                           ;proyectofinal_main.c: 319:     PIR1bits.TMR2IF = 0;
  1347  0296  108C               	bcf	12,1	;volatile
  1348  0297                     l1504:
  1349                           
  1350                           ;proyectofinal_main.c: 320:     T2CONbits.T2CKPS = 0b11;
  1351  0297  3003               	movlw	3
  1352  0298  0492               	iorwf	18,f	;volatile
  1353  0299                     l1506:
  1354                           
  1355                           ;proyectofinal_main.c: 321:     T2CONbits.TMR2ON = 1;
  1356  0299  1512               	bsf	18,2	;volatile
  1357  029A                     l1508:
  1358                           
  1359                           ;proyectofinal_main.c: 324:     PIR1bits.TMR2IF=0;
  1360  029A  108C               	bcf	12,1	;volatile
  1361  029B                     l1510:
  1362                           
  1363                           ;proyectofinal_main.c: 325:     TRISCbits.TRISC2 = 0;
  1364  029B  1683               	bsf	3,5	;RP0=1, select bank1
  1365  029C  1303               	bcf	3,6	;RP1=0, select bank1
  1366  029D  1107               	bcf	7,2	;volatile
  1367  029E                     l1512:
  1368                           
  1369                           ;proyectofinal_main.c: 326:     TRISCbits.TRISC1= 0;
  1370  029E  1087               	bcf	7,1	;volatile
  1371  029F                     l1514:
  1372                           
  1373                           ;proyectofinal_main.c: 330:     TXSTAbits.SYNC = 0;
  1374  029F  1218               	bcf	24,4	;volatile
  1375  02A0                     l1516:
  1376                           
  1377                           ;proyectofinal_main.c: 331:     TXSTAbits.BRGH = 1;
  1378  02A0  1518               	bsf	24,2	;volatile
  1379  02A1                     l1518:
  1380                           
  1381                           ;proyectofinal_main.c: 333:     BAUDCTLbits.BRG16 = 1;
  1382  02A1  1683               	bsf	3,5	;RP0=1, select bank3
  1383  02A2  1703               	bsf	3,6	;RP1=1, select bank3
  1384  02A3  1587               	bsf	7,3	;volatile
  1385  02A4                     l1520:
  1386                           
  1387                           ;proyectofinal_main.c: 334:     SPBRG = 25;
  1388  02A4  3019               	movlw	25
  1389  02A5  1683               	bsf	3,5	;RP0=1, select bank1
  1390  02A6  1303               	bcf	3,6	;RP1=0, select bank1
  1391  02A7  0099               	movwf	25	;volatile
  1392  02A8                     l1522:
  1393                           
  1394                           ;proyectofinal_main.c: 335:     SPBRGH = 0;
  1395  02A8  019A               	clrf	26	;volatile
  1396  02A9                     l1524:
  1397                           
  1398                           ;proyectofinal_main.c: 337:     RCSTAbits.SPEN = 1;
  1399  02A9  1283               	bcf	3,5	;RP0=0, select bank0
  1400  02AA  1303               	bcf	3,6	;RP1=0, select bank0
  1401  02AB  1798               	bsf	24,7	;volatile
  1402  02AC                     l1526:
  1403                           
  1404                           ;proyectofinal_main.c: 338:     RCSTAbits.RX9 = 0;
  1405  02AC  1318               	bcf	24,6	;volatile
  1406  02AD                     l1528:
  1407                           
  1408                           ;proyectofinal_main.c: 340:     RCSTAbits.CREN = 1;
  1409  02AD  1618               	bsf	24,4	;volatile
  1410  02AE                     l1530:
  1411                           
  1412                           ;proyectofinal_main.c: 341:     TXSTAbits.TXEN = 1;
  1413  02AE  1683               	bsf	3,5	;RP0=1, select bank1
  1414  02AF  1303               	bcf	3,6	;RP1=0, select bank1
  1415  02B0  1698               	bsf	24,5	;volatile
  1416  02B1                     l1532:
  1417                           
  1418                           ;proyectofinal_main.c: 344:     INTCONbits.GIE=1;
  1419  02B1  178B               	bsf	11,7	;volatile
  1420  02B2                     l1534:
  1421                           
  1422                           ;proyectofinal_main.c: 345:     INTCONbits.PEIE = 1;
  1423  02B2  170B               	bsf	11,6	;volatile
  1424  02B3                     l1536:
  1425                           
  1426                           ;proyectofinal_main.c: 346:     INTCONbits.T0IE=1;
  1427  02B3  168B               	bsf	11,5	;volatile
  1428  02B4                     l1538:
  1429                           
  1430                           ;proyectofinal_main.c: 347:     INTCONbits.T0IF=0;
  1431  02B4  110B               	bcf	11,2	;volatile
  1432  02B5                     l1540:
  1433                           
  1434                           ;proyectofinal_main.c: 348:     PIR1bits.RCIF = 0;
  1435  02B5  1283               	bcf	3,5	;RP0=0, select bank0
  1436  02B6  1303               	bcf	3,6	;RP1=0, select bank0
  1437  02B7  128C               	bcf	12,5	;volatile
  1438  02B8                     l1542:
  1439                           
  1440                           ;proyectofinal_main.c: 349:     PIE1bits.RCIE = 1;
  1441  02B8  1683               	bsf	3,5	;RP0=1, select bank1
  1442  02B9  1303               	bcf	3,6	;RP1=0, select bank1
  1443  02BA  168C               	bsf	12,5	;volatile
  1444  02BB                     l149:
  1445  02BB  0008               	return
  1446  02BC                     __end_of_setup:
  1447                           
  1448                           	psect	text3
  1449  02DF                     __ptext3:	
  1450 ;; *************** function _readFromEEPROM *****************
  1451 ;; Defined at:
  1452 ;;		line 380 in file "proyectofinal_main.c"
  1453 ;; Parameters:    Size  Location     Type
  1454 ;;  address         1    wreg     unsigned char 
  1455 ;; Auto vars:     Size  Location     Type
  1456 ;;  address         1    1[BANK0 ] unsigned char 
  1457 ;;  data            1    0        unsigned char 
  1458 ;; Return value:  Size  Location     Type
  1459 ;;                  1    wreg      unsigned char 
  1460 ;; Registers used:
  1461 ;;		wreg
  1462 ;; Tracked objects:
  1463 ;;		On entry : 0/0
  1464 ;;		On exit  : 0/0
  1465 ;;		Unchanged: 0/0
  1466 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1467 ;;      Params:         0       0       0       0       0
  1468 ;;      Locals:         0       2       0       0       0
  1469 ;;      Temps:          0       0       0       0       0
  1470 ;;      Totals:         0       2       0       0       0
  1471 ;;Total ram usage:        2 bytes
  1472 ;; Hardware stack levels used:    1
  1473 ;; Hardware stack levels required when called:    1
  1474 ;; This function calls:
  1475 ;;		Nothing
  1476 ;; This function is called by:
  1477 ;;		_main
  1478 ;; This function uses a non-reentrant model
  1479 ;;
  1480                           
  1481                           
  1482                           ;psect for function _readFromEEPROM
  1483  02DF                     _readFromEEPROM:
  1484                           
  1485                           ;incstack = 0
  1486                           ; Regs used in _readFromEEPROM: [wreg]
  1487                           ;readFromEEPROM@address stored from wreg
  1488  02DF  1283               	bcf	3,5	;RP0=0, select bank0
  1489  02E0  1303               	bcf	3,6	;RP1=0, select bank0
  1490  02E1  00A6               	movwf	readFromEEPROM@address
  1491  02E2                     l1556:
  1492                           
  1493                           ;proyectofinal_main.c: 380: uint8_t readFromEEPROM(uint8_t address);proyectofinal_main.c
      +                          : 381: {;proyectofinal_main.c: 382:     EEADR = address;
  1494  02E2  0826               	movf	readFromEEPROM@address,w
  1495  02E3  1283               	bcf	3,5	;RP0=0, select bank2
  1496  02E4  1703               	bsf	3,6	;RP1=1, select bank2
  1497  02E5  008D               	movwf	13	;volatile
  1498  02E6                     l1558:
  1499                           
  1500                           ;proyectofinal_main.c: 383:     EECON1bits.EEPGD = 0;
  1501  02E6  1683               	bsf	3,5	;RP0=1, select bank3
  1502  02E7  1703               	bsf	3,6	;RP1=1, select bank3
  1503  02E8  138C               	bcf	12,7	;volsfr
  1504  02E9                     l1560:
  1505                           
  1506                           ;proyectofinal_main.c: 384:     EECON1bits.RD = 1;
  1507  02E9  140C               	bsf	12,0	;volsfr
  1508  02EA  1283               	bcf	3,5	;RP0=0, select bank2
  1509  02EB  1703               	bsf	3,6	;RP1=1, select bank2
  1510  02EC  080C               	movf	12,w	;volatile
  1511  02ED                     l158:
  1512  02ED  0008               	return
  1513  02EE                     __end_of_readFromEEPROM:
  1514                           
  1515                           	psect	text4
  1516  01BA                     __ptext4:	
  1517 ;; *************** function _isr *****************
  1518 ;; Defined at:
  1519 ;;		line 67 in file "proyectofinal_main.c"
  1520 ;; Parameters:    Size  Location     Type
  1521 ;;		None
  1522 ;; Auto vars:     Size  Location     Type
  1523 ;;		None
  1524 ;; Return value:  Size  Location     Type
  1525 ;;                  1    wreg      void 
  1526 ;; Registers used:
  1527 ;;		wreg, btemp+1
  1528 ;; Tracked objects:
  1529 ;;		On entry : 0/0
  1530 ;;		On exit  : 0/0
  1531 ;;		Unchanged: 0/0
  1532 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1533 ;;      Params:         0       0       0       0       0
  1534 ;;      Locals:         0       0       0       0       0
  1535 ;;      Temps:          5       0       0       0       0
  1536 ;;      Totals:         5       0       0       0       0
  1537 ;;Total ram usage:        5 bytes
  1538 ;; Hardware stack levels used:    1
  1539 ;; This function calls:
  1540 ;;		Nothing
  1541 ;; This function is called by:
  1542 ;;		Interrupt level 1
  1543 ;; This function uses a non-reentrant model
  1544 ;;
  1545                           
  1546                           
  1547                           ;psect for function _isr
  1548  01BA                     _isr:
  1549  01BA                     i1l864:
  1550                           
  1551                           ;proyectofinal_main.c: 70:     if (INTCONbits.T0IF)
  1552  01BA  1D0B               	btfss	11,2	;volatile
  1553  01BB  29BD               	goto	u2_21
  1554  01BC  29BE               	goto	u2_20
  1555  01BD                     u2_21:
  1556  01BD  2A32               	goto	i1l908
  1557  01BE                     u2_20:
  1558  01BE                     i1l866:
  1559                           
  1560                           ;proyectofinal_main.c: 71:     {;proyectofinal_main.c: 72:         if (cuenta >0 && cuen
      +                          ta <340)
  1561  01BE  0875               	movf	_cuenta+1,w
  1562  01BF  3A80               	xorlw	128
  1563  01C0  00FF               	movwf	btemp+1
  1564  01C1  3080               	movlw	128
  1565  01C2  027F               	subwf	btemp+1,w
  1566  01C3  1D03               	skipz
  1567  01C4  29C7               	goto	u3_25
  1568  01C5  3001               	movlw	1
  1569  01C6  0274               	subwf	_cuenta,w
  1570  01C7                     u3_25:
  1571  01C7  1C03               	skipc
  1572  01C8  29CA               	goto	u3_21
  1573  01C9  29CB               	goto	u3_20
  1574  01CA                     u3_21:
  1575  01CA  29EF               	goto	i1l882
  1576  01CB                     u3_20:
  1577  01CB                     i1l868:
  1578  01CB  0875               	movf	_cuenta+1,w
  1579  01CC  3A80               	xorlw	128
  1580  01CD  00FF               	movwf	btemp+1
  1581  01CE  3081               	movlw	129
  1582  01CF  027F               	subwf	btemp+1,w
  1583  01D0  1D03               	skipz
  1584  01D1  29D4               	goto	u4_25
  1585  01D2  3054               	movlw	84
  1586  01D3  0274               	subwf	_cuenta,w
  1587  01D4                     u4_25:
  1588  01D4  1803               	skipnc
  1589  01D5  29D7               	goto	u4_21
  1590  01D6  29D8               	goto	u4_20
  1591  01D7                     u4_21:
  1592  01D7  29EF               	goto	i1l882
  1593  01D8                     u4_20:
  1594  01D8                     i1l870:
  1595                           
  1596                           ;proyectofinal_main.c: 73:         {;proyectofinal_main.c: 74:             PORTDbits.RD0
      +                          =1;
  1597  01D8  1283               	bcf	3,5	;RP0=0, select bank0
  1598  01D9  1303               	bcf	3,6	;RP1=0, select bank0
  1599  01DA  1408               	bsf	8,0	;volatile
  1600                           
  1601                           ;proyectofinal_main.c: 75:             PORTDbits.RD1=1;
  1602  01DB  1488               	bsf	8,1	;volatile
  1603                           
  1604                           ;proyectofinal_main.c: 76:             PORTDbits.RD2=1;
  1605  01DC  1508               	bsf	8,2	;volatile
  1606  01DD                     i1l872:
  1607                           
  1608                           ;proyectofinal_main.c: 77:             _delay((unsigned long)((2)*(4000000/4000.0)));
  1609  01DD  3003               	movlw	3
  1610  01DE  00F8               	movwf	??_isr+1
  1611  01DF  3097               	movlw	151
  1612  01E0  00F7               	movwf	??_isr
  1613  01E1                     u47_27:
  1614  01E1  0BF7               	decfsz	??_isr,f
  1615  01E2  29E1               	goto	u47_27
  1616  01E3  0BF8               	decfsz	??_isr+1,f
  1617  01E4  29E1               	goto	u47_27
  1618  01E5  29E6               	nop2
  1619  01E6                     i1l874:
  1620                           
  1621                           ;proyectofinal_main.c: 78:             PORTDbits.RD0=0;
  1622  01E6  1283               	bcf	3,5	;RP0=0, select bank0
  1623  01E7  1303               	bcf	3,6	;RP1=0, select bank0
  1624  01E8  1008               	bcf	8,0	;volatile
  1625  01E9                     i1l876:
  1626                           
  1627                           ;proyectofinal_main.c: 79:             PORTDbits.RD1=0;
  1628  01E9  1088               	bcf	8,1	;volatile
  1629  01EA                     i1l878:
  1630                           
  1631                           ;proyectofinal_main.c: 80:             PORTDbits.RD2=0;
  1632  01EA  1108               	bcf	8,2	;volatile
  1633                           
  1634                           ;proyectofinal_main.c: 81:             TMR0 = 70;
  1635  01EB  3046               	movlw	70
  1636  01EC  0081               	movwf	1	;volatile
  1637  01ED                     i1l880:
  1638                           
  1639                           ;proyectofinal_main.c: 82:             INTCONbits.T0IF = 0;
  1640  01ED  110B               	bcf	11,2	;volatile
  1641                           
  1642                           ;proyectofinal_main.c: 83:         }
  1643  01EE  2A32               	goto	i1l908
  1644  01EF                     i1l882:
  1645  01EF  0875               	movf	_cuenta+1,w
  1646  01F0  3A80               	xorlw	128
  1647  01F1  00FF               	movwf	btemp+1
  1648  01F2  3081               	movlw	129
  1649  01F3  027F               	subwf	btemp+1,w
  1650  01F4  1D03               	skipz
  1651  01F5  29F8               	goto	u5_25
  1652  01F6  3055               	movlw	85
  1653  01F7  0274               	subwf	_cuenta,w
  1654  01F8                     u5_25:
  1655  01F8  1C03               	skipc
  1656  01F9  29FB               	goto	u5_21
  1657  01FA  29FC               	goto	u5_20
  1658  01FB                     u5_21:
  1659  01FB  2A1E               	goto	i1l106
  1660  01FC                     u5_20:
  1661  01FC                     i1l884:
  1662  01FC  0875               	movf	_cuenta+1,w
  1663  01FD  3A80               	xorlw	128
  1664  01FE  00FF               	movwf	btemp+1
  1665  01FF  3082               	movlw	130
  1666  0200  027F               	subwf	btemp+1,w
  1667  0201  1D03               	skipz
  1668  0202  2A05               	goto	u6_25
  1669  0203  30AA               	movlw	170
  1670  0204  0274               	subwf	_cuenta,w
  1671  0205                     u6_25:
  1672  0205  1803               	skipnc
  1673  0206  2A08               	goto	u6_21
  1674  0207  2A09               	goto	u6_20
  1675  0208                     u6_21:
  1676  0208  2A1E               	goto	i1l106
  1677  0209                     u6_20:
  1678  0209                     i1l886:
  1679                           
  1680                           ;proyectofinal_main.c: 85:         {;proyectofinal_main.c: 86:             PORTDbits.RD0
      +                          =1;
  1681  0209  1283               	bcf	3,5	;RP0=0, select bank0
  1682  020A  1303               	bcf	3,6	;RP1=0, select bank0
  1683  020B  1408               	bsf	8,0	;volatile
  1684                           
  1685                           ;proyectofinal_main.c: 87:             PORTDbits.RD1=1;
  1686  020C  1488               	bsf	8,1	;volatile
  1687                           
  1688                           ;proyectofinal_main.c: 88:             PORTDbits.RD2=1;
  1689  020D  1508               	bsf	8,2	;volatile
  1690  020E                     i1l888:
  1691                           
  1692                           ;proyectofinal_main.c: 89:             _delay((unsigned long)((1.5)*(4000000/4000.0)));
  1693  020E  30D6               	movlw	214
  1694  020F  00F7               	movwf	??_isr
  1695  0210                     u48_27:
  1696  0210  2A11               	nop2
  1697  0211  2A12               	nop2
  1698  0212  0BF7               	decfsz	??_isr,f
  1699  0213  2A10               	goto	u48_27
  1700  0214  0000               	nop
  1701  0215                     i1l890:
  1702                           
  1703                           ;proyectofinal_main.c: 90:             PORTDbits.RD0=0;
  1704  0215  1283               	bcf	3,5	;RP0=0, select bank0
  1705  0216  1303               	bcf	3,6	;RP1=0, select bank0
  1706  0217  1008               	bcf	8,0	;volatile
  1707  0218                     i1l892:
  1708                           
  1709                           ;proyectofinal_main.c: 91:             PORTDbits.RD1=0;
  1710  0218  1088               	bcf	8,1	;volatile
  1711  0219                     i1l894:
  1712                           
  1713                           ;proyectofinal_main.c: 92:             PORTDbits.RD2=0;
  1714  0219  1108               	bcf	8,2	;volatile
  1715                           
  1716                           ;proyectofinal_main.c: 93:             TMR0 = 72;
  1717  021A  3048               	movlw	72
  1718  021B  0081               	movwf	1	;volatile
  1719  021C                     i1l896:
  1720                           
  1721                           ;proyectofinal_main.c: 94:             INTCONbits.T0IF=0;
  1722  021C  110B               	bcf	11,2	;volatile
  1723                           
  1724                           ;proyectofinal_main.c: 95:         }
  1725  021D  2A32               	goto	i1l908
  1726  021E                     i1l106:	
  1727                           ;proyectofinal_main.c: 96:         else
  1728                           
  1729                           
  1730                           ;proyectofinal_main.c: 97:         {;proyectofinal_main.c: 98:             PORTDbits.RD0
      +                          =1;
  1731  021E  1283               	bcf	3,5	;RP0=0, select bank0
  1732  021F  1303               	bcf	3,6	;RP1=0, select bank0
  1733  0220  1408               	bsf	8,0	;volatile
  1734                           
  1735                           ;proyectofinal_main.c: 99:             PORTDbits.RD1=1;
  1736  0221  1488               	bsf	8,1	;volatile
  1737                           
  1738                           ;proyectofinal_main.c: 100:             PORTDbits.RD2=1;
  1739  0222  1508               	bsf	8,2	;volatile
  1740  0223                     i1l898:
  1741                           
  1742                           ;proyectofinal_main.c: 101:             _delay((unsigned long)((1)*(4000000/4000.0)));
  1743  0223  30C7               	movlw	199
  1744  0224  00F7               	movwf	??_isr
  1745  0225                     u49_27:
  1746  0225  2A26               	nop2
  1747  0226  0BF7               	decfsz	??_isr,f
  1748  0227  2A25               	goto	u49_27
  1749  0228  2A29               	nop2
  1750  0229  2A2A               	nop2
  1751  022A                     i1l900:
  1752                           
  1753                           ;proyectofinal_main.c: 102:             PORTDbits.RD0=0;
  1754  022A  1283               	bcf	3,5	;RP0=0, select bank0
  1755  022B  1303               	bcf	3,6	;RP1=0, select bank0
  1756  022C  1008               	bcf	8,0	;volatile
  1757  022D                     i1l902:
  1758                           
  1759                           ;proyectofinal_main.c: 103:             PORTDbits.RD1=0;
  1760  022D  1088               	bcf	8,1	;volatile
  1761  022E                     i1l904:
  1762                           
  1763                           ;proyectofinal_main.c: 104:             PORTDbits.RD2=0;
  1764  022E  1108               	bcf	8,2	;volatile
  1765                           
  1766                           ;proyectofinal_main.c: 105:             TMR0 = 74;
  1767  022F  304A               	movlw	74
  1768  0230  0081               	movwf	1	;volatile
  1769  0231                     i1l906:
  1770                           
  1771                           ;proyectofinal_main.c: 106:             INTCONbits.T0IF=0;
  1772  0231  110B               	bcf	11,2	;volatile
  1773  0232                     i1l908:
  1774                           
  1775                           ;proyectofinal_main.c: 111:     if(PIR1bits.RCIF)
  1776  0232  1E8C               	btfss	12,5	;volatile
  1777  0233  2A35               	goto	u7_21
  1778  0234  2A36               	goto	u7_20
  1779  0235                     u7_21:
  1780  0235  2A38               	goto	i1l109
  1781  0236                     u7_20:
  1782  0236                     i1l910:
  1783                           
  1784                           ;proyectofinal_main.c: 112:     {;proyectofinal_main.c: 113:         RCREG=dato_recibido
      +                          ;
  1785  0236  0876               	movf	_dato_recibido,w
  1786  0237  009A               	movwf	26	;volatile
  1787  0238                     i1l109:
  1788  0238  087B               	movf	??_isr+4,w
  1789  0239  00FF               	movwf	btemp+1
  1790  023A  087A               	movf	??_isr+3,w
  1791  023B  008A               	movwf	10
  1792  023C  0E79               	swapf	??_isr+2,w
  1793  023D  0083               	movwf	3
  1794  023E  0EFE               	swapf	btemp,f
  1795  023F  0E7E               	swapf	btemp,w
  1796  0240  0009               	retfie
  1797  0241                     __end_of_isr:
  1798  007E                     btemp	set	126	;btemp
  1799  007E                     wtemp0	set	126
  1800                           
  1801                           	psect	intentry
  1802  0004                     __pintentry:	
  1803                           ;incstack = 0
  1804                           ; Regs used in _isr: [wreg+btemp+1]
  1805                           
  1806  0004                     interrupt_function:
  1807  007E                     saved_w	set	btemp
  1808  0004  00FE               	movwf	btemp
  1809  0005  0E03               	swapf	3,w
  1810  0006  00F9               	movwf	??_isr+2
  1811  0007  080A               	movf	10,w
  1812  0008  00FA               	movwf	??_isr+3
  1813  0009  1283               	bcf	3,5	;RP0=0, select bank0
  1814  000A  1303               	bcf	3,6	;RP1=0, select bank0
  1815  000B  087F               	movf	btemp+1,w
  1816  000C  00FB               	movwf	??_isr+4
  1817  000D  120A  118A  29BA   	ljmp	_isr
  1818                           
  1819                           	psect	config
  1820                           
  1821                           ;Config register CONFIG1 @ 0x2007
  1822                           ;	Oscillator Selection bits
  1823                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  1824                           ;	Watchdog Timer Enable bit
  1825                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  1826                           ;	Power-up Timer Enable bit
  1827                           ;	PWRTE = OFF, PWRT disabled
  1828                           ;	RE3/MCLR pin function select bit
  1829                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  1830                           ;	Code Protection bit
  1831                           ;	CP = OFF, Program memory code protection is disabled
  1832                           ;	Data Code Protection bit
  1833                           ;	CPD = OFF, Data memory code protection is disabled
  1834                           ;	Brown Out Reset Selection bits
  1835                           ;	BOREN = OFF, BOR disabled
  1836                           ;	Internal External Switchover bit
  1837                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  1838                           ;	Fail-Safe Clock Monitor Enabled bit
  1839                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  1840                           ;	Low Voltage Programming Enable bit
  1841                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  1842                           ;	In-Circuit Debugger Mode bit
  1843                           ;	DEBUG = 0x1, unprogrammed default
  1844  2007                     	org	8199
  1845  2007  20D4               	dw	8404
  1846                           
  1847                           ;Config register CONFIG2 @ 0x2008
  1848                           ;	Brown-out Reset Selection bit
  1849                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  1850                           ;	Flash Program Memory Self Write Enable bits
  1851                           ;	WRT = OFF, Write protection off
  1852  2008                     	org	8200
  1853  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        5
    BSS         9
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      5      12
    BANK0            80      5      12
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    _main->_readFromEEPROM
    _main->_writeToEEPROM

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0     463
                                              2 BANK0      3     3      0
                     _readFromEEPROM
                              _setup
                      _writeToEEPROM
 ---------------------------------------------------------------------------------
 (1) _writeToEEPROM                                        2     1      1     422
                                              0 BANK0      2     1      1
 ---------------------------------------------------------------------------------
 (1) _setup                                                1     1      0       0
                                              0 BANK0      1     1      0
 ---------------------------------------------------------------------------------
 (1) _readFromEEPROM                                       2     2      0      41
                                              0 BANK0      2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (2) _isr                                                  5     5      0       0
                                              0 COMMON     5     5      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _readFromEEPROM
   _setup
   _writeToEEPROM

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BANK3               60      0       0       9        0.0%
BITBANK3            60      0       0       8        0.0%
SFR3                 0      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
BANK2               60      0       0      11        0.0%
BITBANK2            60      0       0      10        0.0%
SFR2                 0      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
BANK1               50      0       0       7        0.0%
BITBANK1            50      0       0       6        0.0%
SFR1                 0      0       0       2        0.0%
BITSFR1              0      0       0       2        0.0%
BANK0               50      5       C       5       15.0%
BITBANK0            50      0       0       4        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR0              0      0       0       1        0.0%
COMMON               E      5       C       1       85.7%
BITCOMMON            E      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
DATA                 0      0      18      12        0.0%
ABS                  0      0      18       3        0.0%
NULL                 0      0       0       0        0.0%
STACK                0      0       0       2        0.0%
EEDATA             100      0       0       0        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Thu Jun 03 01:49:27 2021

                    l152 02D3                      l154 02D9                      l155 02DE  
                    l149 02BB                      l158 02ED                      _RB0 0030  
                    _RB1 0031                      u300 00B0                      u301 00AF  
                    u310 00B6                      u311 00B5                      u320 0109  
                    u321 0108                      u330 0111                      u331 0110  
                    u340 0119                      u341 0118                      u325 0105  
                    u270 02D9                      u350 011F                      u271 02D8  
                    u351 011E                      u407 007C                      u360 016C  
                    u280 0053                      u361 016B                      u417 009E  
                    u281 0052                      u290 00A8                      u427 0132  
                    u291 00A7                      u437 017B                      u365 0168  
                    u447 018C                      u457 019D                      u377 0047  
                    u467 0275                      u387 005F                      u397 006C  
                    _isr 01BA                     l1500 0295                     l1510 029B  
                   l1502 0296                     l1520 02A4                     l1512 029E  
                   l1504 0297                     l1600 00B0                     l1530 02AE  
                   l1522 02A8                     l1514 029F                     l1506 0299  
                   l1450 0241                     l1540 02B5                     l1532 02B1  
                   l1524 02A9                     l1516 02A0                     l1508 029A  
                   l1460 0252                     l1452 024B                     l1612 00D3  
                   l1604 00B7                     l1542 02B8                     l1534 02B2  
                   l1526 02AC                     l1518 02A1                     l1470 025C  
                   l1462 0253                     l1454 024D                     l1550 02CC  
                   l1630 0111                     l1606 00C1                     l1622 00E9  
                   l1560 02E9                     l1536 02B3                     l1528 02AD  
                   l1480 0268                     l1472 025D                     l1464 0254  
                   l1456 024E                     l1552 02CD                     l1640 0126  
                   l1632 0115                     l1616 00DE                     l1608 00C8  
                   l1624 00FC                     l1538 02B4                     l1490 027E  
                   l1482 0269                     l1474 025E                     l1466 0255  
                   l1458 024F                     l1554 02D2                     l1546 02BF  
                   l1650 013E                     l1642 012C                     l1634 0119  
                   l1626 0109                     l1570 004D                     l1556 02E2  
                   l1492 0282                     l1484 026F                     l1476 0264  
                   l1468 025B                     l1548 02C9                     l1644 0137  
                   l1628 010B                     l1580 006F                     l1564 003E  
                   l1558 02E6                     l1494 0288                     l1486 0278  
                   l1478 0267                     l1670 016F                     l1638 0120  
                   l1582 0076                     l1590 009A                     l1574 0054  
                   l1566 0043                     l1496 028A                     l1488 027B  
                   l1672 0180                     l1656 0145                     l1664 014C  
                   l1592 00A1                     l1584 007F                     l1576 0062  
                   l1568 004A                     l1498 028D                     l1674 0191  
                   l1666 015F                     l1578 0066                     l1594 00A4  
                   l1668 016C                     l1780 0151                     l1596 00A8  
                   l1588 0084                     l1782 01AC                     l1678 01A2  
                   l1598 00AC                     l1776 008F                     l1778 00EE  
                   ?_isr 0077                     _TMR0 0001                     u2_20 01BE  
                   u2_21 01BD                     u3_20 01CB                     u3_21 01CA  
                   u3_25 01C7                     u4_20 01D8                     u4_21 01D7  
                   u4_25 01D4                     u5_20 01FC                     u5_21 01FB  
                   u5_25 01F8                     u6_20 0209                     u6_21 0208  
                   u6_25 0205                     u7_20 0236                     u7_21 0235  
                   _main 003E           _botonPrevState 002A                     btemp 007E  
                   start 0010                    ??_isr 0077                    ?_main 0077  
                  _EEADR 010D                    _EEDAT 010C                    i1l106 021E  
                  i1l109 0238                    i1l900 022A                    i1l910 0236  
                  i1l902 022D                    i1l904 022E                    i1l906 0231  
                  i1l908 0232                    i1l870 01D8                    i1l880 01ED  
                  i1l872 01DD                    i1l864 01BA                    i1l890 0215  
                  i1l874 01E6                    i1l882 01EF                    i1l866 01BE  
                  i1l892 0218                    i1l884 01FC                    i1l876 01E9  
                  i1l868 01CB                    i1l894 0219                    i1l886 0209  
                  i1l878 01EA                    i1l896 021C                    i1l888 020E  
                  i1l898 0223                    _RCREG 001A                    _SPBRG 0099  
                  _PORTA 0005                    _PORTB 0006                    _PORTD 0008  
                  _PORTE 0009                    u47_27 01E1                    u48_27 0210  
                  _TRISB 0086                    _TRISD 0088                    u49_27 0225  
                  _TRISE 0089                    _setup 0241                    pclath 000A  
                  status 0003                    wtemp0 007E          __initialization 0013  
           __end_of_main 01BA    readFromEEPROM@address 0026                   ??_main 0027  
                 _ADRESH 001E                   _CCPR1L 0015                   _CCPR2L 001B  
                 _EECON2 018D                   ?_setup 0077                   _SPBRGH 009A  
      writeToEEPROM@data 0026                   _cuenta 0074                   saved_w 007E  
 __size_of_writeToEEPROM 0023  __end_of__initialization 003A           __pcstackCOMMON 0077  
           __pidataBANK0 02EE            __end_of_setup 02BC  __size_of_readFromEEPROM 000F  
         _OPTION_REGbits 0081                  ??_setup 0025               __pbssBANK0 002A  
             __pmaintext 003E            _writeToEEPROM 02BC               __pintentry 0004  
         ?_writeToEEPROM 0025                _ANSELbits 0188                  __ptext1 02BC  
                __ptext2 0241                  __ptext3 02DF                  __ptext4 01BA  
              _T2CONbits 0012             __size_of_isr 0087     end_of_initialization 003A  
              _RCSTAbits 0018             _antirrebote1 0072             _antirrebote2 0070  
         _readFromEEPROM 02DF                _PORTDbits 0008                _TRISAbits 0085  
              _TRISCbits 0087              _CCP1CONbits 0017              _CCP2CONbits 001D  
              _TXSTAbits 0098          ??_writeToEEPROM 0026   __end_of_readFromEEPROM 02EE  
   writeToEEPROM@address 0025              _BAUDCTLbits 0187      start_initialization 0013  
            __end_of_isr 0241          ?_readFromEEPROM 0077              __pdataBANK0 0020  
            __pbssCOMMON 0070                ___latbits 0002            __pcstackBANK0 0025  
          _dato_recibido 0076           __size_of_setup 007B        interrupt_function 0004  
               _PIE1bits 008C                 _PIR1bits 000C                 _PIR2bits 000D  
             _ADCON0bits 001F               _ADCON1bits 009F               _EECON1bits 018C  
         _potenciometro1 0020            __size_of_main 017C         ??_readFromEEPROM 0025  
               _potValue 002B    __end_of_writeToEEPROM 02DF               _INTCONbits 000B  
               intlevel1 0000               _OSCCONbits 008F  
