<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>UART_SD</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./UART_SD.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./UART_SD_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="2"><name>./UART_SD.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\CMD_CTRLR.v" module_class="HdlModule" name="cmd_ctrlr" state="GOOD" type="2"/><module module_class="ComponentModule" name="Core_UART::work" state="GOOD" type="1"/><module file="hdl/PATTERN_GEN_CHECKER.v" id_library="Private" id_name="pattern_gen_checker" id_vendor="User" id_version="1.0" module_class="HDLSpiritModule" name="pattern_gen_checker" state="GOOD" type="4"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>AXI4_M</name><busType library="AMBA4" name="AXI4" vendor="AMBA" version="r0p0_0"/><master/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>awid_o</componentSignalName><busSignalName>AWID</busSignalName></signal><signal><componentSignalName>awaddr_o</componentSignalName><busSignalName>AWADDR</busSignalName></signal><signal><componentSignalName>awlen_o</componentSignalName><busSignalName>AWLEN</busSignalName></signal><signal><componentSignalName>awsize_o</componentSignalName><busSignalName>AWSIZE</busSignalName></signal><signal><componentSignalName>awburst_o</componentSignalName><busSignalName>AWBURST</busSignalName></signal><signal><componentSignalName>awvalid_o</componentSignalName><busSignalName>AWVALID</busSignalName></signal><signal><componentSignalName>awready_i</componentSignalName><busSignalName>AWREADY</busSignalName></signal><signal><componentSignalName>wdata_o</componentSignalName><busSignalName>WDATA</busSignalName></signal><signal><componentSignalName>wstrb_o</componentSignalName><busSignalName>WSTRB</busSignalName></signal><signal><componentSignalName>wlast_o</componentSignalName><busSignalName>WLAST</busSignalName></signal><signal><componentSignalName>wvalid_o</componentSignalName><busSignalName>WVALID</busSignalName></signal><signal><componentSignalName>wready_i</componentSignalName><busSignalName>WREADY</busSignalName></signal><signal><componentSignalName>bid_i</componentSignalName><busSignalName>BID</busSignalName></signal><signal><componentSignalName>bresp_i</componentSignalName><busSignalName>BRESP</busSignalName></signal><signal><componentSignalName>bvalid_i</componentSignalName><busSignalName>BVALID</busSignalName></signal><signal><componentSignalName>bready_o</componentSignalName><busSignalName>BREADY</busSignalName></signal><signal><componentSignalName>arid_o</componentSignalName><busSignalName>ARID</busSignalName></signal><signal><componentSignalName>araddr_o</componentSignalName><busSignalName>ARADDR</busSignalName></signal><signal><componentSignalName>arlen_o</componentSignalName><busSignalName>ARLEN</busSignalName></signal><signal><componentSignalName>arsize_o</componentSignalName><busSignalName>ARSIZE</busSignalName></signal><signal><componentSignalName>arburst_o</componentSignalName><busSignalName>ARBURST</busSignalName></signal><signal><componentSignalName>arvalid_o</componentSignalName><busSignalName>ARVALID</busSignalName></signal><signal><componentSignalName>arready_i</componentSignalName><busSignalName>ARREADY</busSignalName></signal><signal><componentSignalName>rid_i</componentSignalName><busSignalName>RID</busSignalName></signal><signal><componentSignalName>rdata_i</componentSignalName><busSignalName>RDATA</busSignalName></signal><signal><componentSignalName>rresp_i</componentSignalName><busSignalName>RRESP</busSignalName></signal><signal><componentSignalName>rlast_i</componentSignalName><busSignalName>RLAST</busSignalName></signal><signal><componentSignalName>rvalid_i</componentSignalName><busSignalName>RVALID</busSignalName></signal><signal><componentSignalName>rready_o</componentSignalName><busSignalName>RREADY</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>TX</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RX</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>RESET_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rready_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rvalid_i</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rlast_i</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>arready_i</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>arvalid_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>bready_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>bvalid_i</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>wready_i</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>wvalid_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>wlast_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>awready_i</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>awvalid_o</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>coredma_ch1_type_o</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>coredma_size_o</name><direction>out</direction><left>24</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>coredma_ch0_type_o</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>coredma_int_i</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>clk_count_i</name><direction>in</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rresp_i</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rdata_i</name><direction>in</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>rid_i</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>arburst_o</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>arsize_o</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>arlen_o</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>araddr_o</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>arid_o</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>bresp_i</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>bid_i</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>wstrb_o</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>wdata_o</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>awburst_o</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>awsize_o</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>awlen_o</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>awaddr_o</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>awid_o</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>