 System Management BIOS (SMBIOS) Reference Specification 
CONTENTS                                                 
                                                                                                                
      Tables                                       

Foreword Acknowledgments 
Introduction Document conventions Typographical conventions Document version number conventions 


System Management BIOS (SMBIOS) Reference Specification  1 Scope 1.1 Supported processor architectures 2 Normative references 

3 Terms and definitions 4 Symbols and abbreviated terms  





5 Accessing SMBIOS information 5.1 General 
5.2 Table convention 5.2.1 SMBIOS 2.1 (32-bit) Entry Point  
5.2.2 SMBIOS 3.0 (64-bit) Entry Point 

6 SMBIOS structures 6.1 Structure standards 
6.1.1 Structure evolution and usage guidelines 
6.1.2 Structure header format  6.1.3 Text strings 
6.2 Required structures and data 
6.3 SMBIOS fields and CIM MOF properties 
7 Structure definitions 7.1 BIOS Information (Type 0) 

7.1.1 BIOS Characteristics 
7.1.2 BIOS Characteristics Extension Bytes 
BIOS Characteristics Extension Byte 1 BIOS Characteristics Extension Byte 2 7.2 System Information (Type 1) 
7.2.1 System — UUID 
7.2.2 System — Wake-up Type 7.3 Baseboard (or Module) Information (Type 2) 
7.3.1 Baseboard — feature flags 
7.3.2 Baseboard — Board Type 7.4 System Enclosure or Chassis (Type 3) 

7.4.1 System Enclosure or Chassis Types 
7.4.2 System Enclosure or Chassis States 
7.4.3 System Enclosure or Chassis Security Status 7.4.4 System Enclosure or Chassis — Contained Elements 
7.5 Processor Information (Type 4) 


7.5.1 Processor Information — Processor Type 
7.5.2 Processor Information — Processor Family 





      7.5.3 Processor ID field format x86-class CPUs ARM32-class CPUs ARM64-class CPUs RISC-V-class CPUs 
7.5.4 Processor Information — Voltage 7.5.5 Processor Information — Processor Upgrade 

7.5.6 Processor Information — Core Count 
7.5.7 Processor Information — Core Enabled 7.5.8 Processor Information — Thread Count 7.5.9 Processor Characteristics 
7.6 Memory Controller Information (Type 5, Obsolete) 
7.6.1 Memory Controller Error Detecting Method 7.6.2 Memory Controller Error Correcting Capability 
7.6.3 Memory Controller Information — Interleave Support 7.6.4 Memory Controller Information — Memory Speeds 7.7 Memory Module Information (Type 6, Obsolete)  
7.7.1 Memory Module Information — Memory Types 
7.7.2 Memory Module Information — Memory Size 7.7.3 Memory subsystem example 

7.8 Cache Information (Type 7) 

7.8.1 Cache Information — Maximum Cache Size and Installed Size 7.8.2 Cache Information — SRAM Type 
7.8.3 Cache Information — Error Correction Type 7.8.4 Cache Information — System Cache Type 7.8.5 Cache Information — Associativity 
7.9 Port Connector Information (Type 8) 
7.9.1 Port Information example 7.9.2 Port Information — Connector Types 
7.9.3 Port Types 
7.10 System Slots (Type 9) 
7.10.1 System Slots — Slot Type 

7.10.2 System Slots — Slot Data Bus Width 
7.10.3 System Slots — Current Usage 7.10.4 System Slots — Slot Length 
7.10.5 System Slots — Slot ID 7.10.6 Slot Characteristics 1 7.10.7 Slot Characteristics 2 
7.10.8 Segment Group Number, Bus Number, Device/Function Number  7.10.9 Peer Devices 7.11 On Board Devices Information (Type 10, Obsolete) 
7.11.1 Onboard Device Types 7.12 OEM Strings (Type 11)  
7.13 System Configuration Options (Type 12)  7.14 BIOS Language Information (Type 13)  
7.15 Group Associations (Type 14)  

7.16 System Event Log (Type 15) 

7.16.1 Supported Event Log Type descriptors 7.16.2 Indexed I/O Access method One 8-bit Index, One 8-bit Data (00h) 
Two 8-bit Index, One 8-bit Data (01h) One 16-bit Index, One 8-bit Data (02h) 7.16.3 Access Method Address — DWORD layout 7.16.4 Event Log organization 
7.16.5 Log Header format Log Header Type 1 format 
7.16.6 Log Record format 
Event Log types 
Event Log Variable Data Format Type Multiple-Event Counter 
POST Results Bitmap 
System management types 
7.17 Physical Memory Array (Type 16) 
7.17.1 Memory Array — Location 7.17.2 Memory Array — Use 
7.17.3 Memory Array — Error Correction Types 7.18 Memory Device (Type 17) 



7.18.1 Memory Device — Form Factor 
7.18.2 Memory Device — Type 
7.18.3 Memory Device — Type Detail 7.18.4 Memory Device — Memory Speed 
7.18.5 Memory Device — Extended Size 7.18.6 Memory Device — Memory Technology 7.18.7 Memory Device — Memory Operating Mode Capability 7.18.8 Memory Device — Module Manufacturer ID 
7.18.9 Memory Device — Module Product ID 7.18.10 Memory Device — Memory Subsystem Controller Manufacturer ID 7.18.11 Memory Device — Memory Subsystem Controller Product ID 7.18.12 Memory Device — Volatile Size, Non-volatile Size, Cache Size 
7.18.13 Memory Device – Type Logical and Logical Size 
7.18.14 Memory Device – Extended Speed 7.19 32-Bit Memory Error Information (Type 18) 
7.19.1 Memory Error — Error Type 7.19.2 Memory Error — Error Granularity 
7.19.3 Memory Error — Error Operation 7.20 Memory Array Mapped Address (Type 19) 
7.21 Memory Device Mapped Address (Type 20) 

7.22 Built-in Pointing Device (Type 21) 7.22.1 Pointing Device — Type 
7.22.2 Pointing Device — Interface 7.23 Portable Battery (Type 22) 

7.23.1 Portable Battery — Device Chemistry 7.24 System Reset (Type 23) 
7.25 Hardware Security (Type 24) 
7.26 System Power Controls (Type 25) 
7.26.1 System Power Controls — Calculating the Next Scheduled Power-on Time 7.27 Voltage Probe (Type 26) 
7.27.1 Voltage Probe — Location and Status 
7.28 Cooling Device (Type 27) 7.28.1 Cooling Device — Device Type and Status 
7.29 Temperature Probe (Type 28) 
7.29.1 Temperature Probe — Location and Status 
7.30 Electrical Current Probe (Type 29) 7.30.1 Current Probe — Location and Status 
7.31 Out-of-Band Remote Access (Type 30) 
7.32 Boot Integrity Services (BIS) Entry Point (Type 31) 7.33 System Boot Information (Type 32) 7.33.1 System boot status 
7.34 64-Bit Memory Error Information (Type 33) 
7.35 Management Device (Type 34) 7.35.1 Management Device — Type 
7.35.2 Management Device — Address Type 7.36 Management Device Component (Type 35) 
7.37 Management Device Threshold Data (Type 36) 7.38 Memory Channel (Type 37) 
7.38.1 Memory Channel — Channel Type 7.39 IPMI Device Information (Type 38) 

7.39.1 IPMI Device Information — BMC Interface Type 7.40 System Power Supply (Type 39) 

7.40.1 Power supply characteristics 7.41 Additional Information (Type 40) 
7.41.1 Additional Information Entry format 
7.42 Onboard Devices Extended Information (Type 41) 
7.42.1 Reference Designation 7.42.2 Onboard Device Types 7.42.3 Device Type Instance  7.42.4 Segment Group Number, Bus Number, Device/Function Number 7.43 Management Controller Host Interface (Type 42) 
7.43.1 Management Controller Host Interface - Interface Types 
7.43.2 Management Controller Host Interface - Protocol Types 
7.44 TPM Device (Type 43) 7.44.1 TPM Device Characteristics 
7.45 Processor Additional Information (Type 44) 7.45.1 Processor-specific Block 
7.45.2 Processor-Specific Data RISC-V Processor Processor-Specific Data 7.46 Inactive (Type 126) 
7.47 End-of-Table (Type 127) 
ANNEX A (informative)  Conformance guidelines 


ANNEX B (informative)  Using the table convention 
ANNEX C (informative)  Change log 












Bibliography 
