
solar_tracker_PID.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008298  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e0  08008438  08008438  00009438  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008618  08008618  0000a060  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008618  08008618  00009618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008620  08008620  0000a060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008620  08008620  00009620  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008624  08008624  00009624  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  08008628  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d94  20000060  08008688  0000a060  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004df4  08008688  0000adf4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019db7  00000000  00000000  0000a090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003dd3  00000000  00000000  00023e47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001618  00000000  00000000  00027c20  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001117  00000000  00000000  00029238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a7de  00000000  00000000  0002a34f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a547  00000000  00000000  00044b2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4527  00000000  00000000  0005f074  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010359b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060ac  00000000  00000000  001035e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0010968c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000060 	.word	0x20000060
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08008420 	.word	0x08008420

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000064 	.word	0x20000064
 80001dc:	08008420 	.word	0x08008420

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80005c2:	463b      	mov	r3, r7
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
 80005c8:	605a      	str	r2, [r3, #4]
 80005ca:	609a      	str	r2, [r3, #8]
 80005cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80005ce:	4b3d      	ldr	r3, [pc, #244]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005d0:	4a3d      	ldr	r2, [pc, #244]	@ (80006c8 <MX_ADC1_Init+0x10c>)
 80005d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80005d4:	4b3b      	ldr	r3, [pc, #236]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80005da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005dc:	4b39      	ldr	r3, [pc, #228]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005de:	2200      	movs	r2, #0
 80005e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 80005e2:	4b38      	ldr	r3, [pc, #224]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005e4:	2201      	movs	r2, #1
 80005e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80005e8:	4b36      	ldr	r3, [pc, #216]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005ea:	2201      	movs	r2, #1
 80005ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005ee:	4b35      	ldr	r3, [pc, #212]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80005f6:	4b33      	ldr	r3, [pc, #204]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005fc:	4b31      	ldr	r3, [pc, #196]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80005fe:	4a33      	ldr	r2, [pc, #204]	@ (80006cc <MX_ADC1_Init+0x110>)
 8000600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000602:	4b30      	ldr	r3, [pc, #192]	@ (80006c4 <MX_ADC1_Init+0x108>)
 8000604:	2200      	movs	r2, #0
 8000606:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000608:	4b2e      	ldr	r3, [pc, #184]	@ (80006c4 <MX_ADC1_Init+0x108>)
 800060a:	2205      	movs	r2, #5
 800060c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800060e:	4b2d      	ldr	r3, [pc, #180]	@ (80006c4 <MX_ADC1_Init+0x108>)
 8000610:	2201      	movs	r2, #1
 8000612:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000616:	4b2b      	ldr	r3, [pc, #172]	@ (80006c4 <MX_ADC1_Init+0x108>)
 8000618:	2201      	movs	r2, #1
 800061a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800061c:	4829      	ldr	r0, [pc, #164]	@ (80006c4 <MX_ADC1_Init+0x108>)
 800061e:	f000 ffcd 	bl	80015bc <HAL_ADC_Init>
 8000622:	4603      	mov	r3, r0
 8000624:	2b00      	cmp	r3, #0
 8000626:	d001      	beq.n	800062c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000628:	f000 fd80 	bl	800112c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800062c:	2309      	movs	r3, #9
 800062e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000630:	2301      	movs	r3, #1
 8000632:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000634:	2304      	movs	r3, #4
 8000636:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000638:	463b      	mov	r3, r7
 800063a:	4619      	mov	r1, r3
 800063c:	4821      	ldr	r0, [pc, #132]	@ (80006c4 <MX_ADC1_Init+0x108>)
 800063e:	f001 f913 	bl	8001868 <HAL_ADC_ConfigChannel>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000648:	f000 fd70 	bl	800112c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800064c:	230a      	movs	r3, #10
 800064e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000650:	2302      	movs	r3, #2
 8000652:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000654:	463b      	mov	r3, r7
 8000656:	4619      	mov	r1, r3
 8000658:	481a      	ldr	r0, [pc, #104]	@ (80006c4 <MX_ADC1_Init+0x108>)
 800065a:	f001 f905 	bl	8001868 <HAL_ADC_ConfigChannel>
 800065e:	4603      	mov	r3, r0
 8000660:	2b00      	cmp	r3, #0
 8000662:	d001      	beq.n	8000668 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000664:	f000 fd62 	bl	800112c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000668:	230b      	movs	r3, #11
 800066a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800066c:	2303      	movs	r3, #3
 800066e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000670:	463b      	mov	r3, r7
 8000672:	4619      	mov	r1, r3
 8000674:	4813      	ldr	r0, [pc, #76]	@ (80006c4 <MX_ADC1_Init+0x108>)
 8000676:	f001 f8f7 	bl	8001868 <HAL_ADC_ConfigChannel>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8000680:	f000 fd54 	bl	800112c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000684:	230c      	movs	r3, #12
 8000686:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000688:	2304      	movs	r3, #4
 800068a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800068c:	463b      	mov	r3, r7
 800068e:	4619      	mov	r1, r3
 8000690:	480c      	ldr	r0, [pc, #48]	@ (80006c4 <MX_ADC1_Init+0x108>)
 8000692:	f001 f8e9 	bl	8001868 <HAL_ADC_ConfigChannel>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 800069c:	f000 fd46 	bl	800112c <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80006a0:	230d      	movs	r3, #13
 80006a2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 80006a4:	2305      	movs	r3, #5
 80006a6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006a8:	463b      	mov	r3, r7
 80006aa:	4619      	mov	r1, r3
 80006ac:	4805      	ldr	r0, [pc, #20]	@ (80006c4 <MX_ADC1_Init+0x108>)
 80006ae:	f001 f8db 	bl	8001868 <HAL_ADC_ConfigChannel>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 80006b8:	f000 fd38 	bl	800112c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006bc:	bf00      	nop
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	2000007c 	.word	0x2000007c
 80006c8:	40012000 	.word	0x40012000
 80006cc:	0f000001 	.word	0x0f000001

080006d0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b08a      	sub	sp, #40	@ 0x28
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006d8:	f107 0314 	add.w	r3, r7, #20
 80006dc:	2200      	movs	r2, #0
 80006de:	601a      	str	r2, [r3, #0]
 80006e0:	605a      	str	r2, [r3, #4]
 80006e2:	609a      	str	r2, [r3, #8]
 80006e4:	60da      	str	r2, [r3, #12]
 80006e6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	4a3c      	ldr	r2, [pc, #240]	@ (80007e0 <HAL_ADC_MspInit+0x110>)
 80006ee:	4293      	cmp	r3, r2
 80006f0:	d171      	bne.n	80007d6 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	613b      	str	r3, [r7, #16]
 80006f6:	4b3b      	ldr	r3, [pc, #236]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 80006f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006fa:	4a3a      	ldr	r2, [pc, #232]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 80006fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000700:	6453      	str	r3, [r2, #68]	@ 0x44
 8000702:	4b38      	ldr	r3, [pc, #224]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000706:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800070a:	613b      	str	r3, [r7, #16]
 800070c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800070e:	2300      	movs	r3, #0
 8000710:	60fb      	str	r3, [r7, #12]
 8000712:	4b34      	ldr	r3, [pc, #208]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	4a33      	ldr	r2, [pc, #204]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000718:	f043 0304 	orr.w	r3, r3, #4
 800071c:	6313      	str	r3, [r2, #48]	@ 0x30
 800071e:	4b31      	ldr	r3, [pc, #196]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000722:	f003 0304 	and.w	r3, r3, #4
 8000726:	60fb      	str	r3, [r7, #12]
 8000728:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	60bb      	str	r3, [r7, #8]
 800072e:	4b2d      	ldr	r3, [pc, #180]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	4a2c      	ldr	r2, [pc, #176]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 8000734:	f043 0302 	orr.w	r3, r3, #2
 8000738:	6313      	str	r3, [r2, #48]	@ 0x30
 800073a:	4b2a      	ldr	r3, [pc, #168]	@ (80007e4 <HAL_ADC_MspInit+0x114>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073e:	f003 0302 	and.w	r3, r3, #2
 8000742:	60bb      	str	r3, [r7, #8]
 8000744:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = LDR_REF_Pin|LDR_OESTE_Pin|LDR_ESTE_Pin|LDR_SUR_Pin;
 8000746:	230f      	movs	r3, #15
 8000748:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800074a:	2303      	movs	r3, #3
 800074c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074e:	2300      	movs	r3, #0
 8000750:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000752:	f107 0314 	add.w	r3, r7, #20
 8000756:	4619      	mov	r1, r3
 8000758:	4823      	ldr	r0, [pc, #140]	@ (80007e8 <HAL_ADC_MspInit+0x118>)
 800075a:	f002 f809 	bl	8002770 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LDR_NORTE_Pin;
 800075e:	2302      	movs	r3, #2
 8000760:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000762:	2303      	movs	r3, #3
 8000764:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000766:	2300      	movs	r3, #0
 8000768:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(LDR_NORTE_GPIO_Port, &GPIO_InitStruct);
 800076a:	f107 0314 	add.w	r3, r7, #20
 800076e:	4619      	mov	r1, r3
 8000770:	481e      	ldr	r0, [pc, #120]	@ (80007ec <HAL_ADC_MspInit+0x11c>)
 8000772:	f001 fffd 	bl	8002770 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8000776:	4b1e      	ldr	r3, [pc, #120]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 8000778:	4a1e      	ldr	r2, [pc, #120]	@ (80007f4 <HAL_ADC_MspInit+0x124>)
 800077a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800077c:	4b1c      	ldr	r3, [pc, #112]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 800077e:	2200      	movs	r2, #0
 8000780:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000782:	4b1b      	ldr	r3, [pc, #108]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 8000784:	2200      	movs	r2, #0
 8000786:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000788:	4b19      	ldr	r3, [pc, #100]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 800078a:	2200      	movs	r2, #0
 800078c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800078e:	4b18      	ldr	r3, [pc, #96]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 8000790:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000794:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000796:	4b16      	ldr	r3, [pc, #88]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 8000798:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800079c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800079e:	4b14      	ldr	r3, [pc, #80]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007a0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007a4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007a6:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007ac:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007ae:	4b10      	ldr	r3, [pc, #64]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80007b4:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007ba:	480d      	ldr	r0, [pc, #52]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007bc:	f001 fbd6 	bl	8001f6c <HAL_DMA_Init>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80007c6:	f000 fcb1 	bl	800112c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	4a08      	ldr	r2, [pc, #32]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007ce:	639a      	str	r2, [r3, #56]	@ 0x38
 80007d0:	4a07      	ldr	r2, [pc, #28]	@ (80007f0 <HAL_ADC_MspInit+0x120>)
 80007d2:	687b      	ldr	r3, [r7, #4]
 80007d4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007d6:	bf00      	nop
 80007d8:	3728      	adds	r7, #40	@ 0x28
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	40012000 	.word	0x40012000
 80007e4:	40023800 	.word	0x40023800
 80007e8:	40020800 	.word	0x40020800
 80007ec:	40020400 	.word	0x40020400
 80007f0:	200000c4 	.word	0x200000c4
 80007f4:	40026410 	.word	0x40026410

080007f8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	607b      	str	r3, [r7, #4]
 8000802:	4b17      	ldr	r3, [pc, #92]	@ (8000860 <MX_DMA_Init+0x68>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	4a16      	ldr	r2, [pc, #88]	@ (8000860 <MX_DMA_Init+0x68>)
 8000808:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800080c:	6313      	str	r3, [r2, #48]	@ 0x30
 800080e:	4b14      	ldr	r3, [pc, #80]	@ (8000860 <MX_DMA_Init+0x68>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000812:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800081a:	2300      	movs	r3, #0
 800081c:	603b      	str	r3, [r7, #0]
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <MX_DMA_Init+0x68>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	4a0f      	ldr	r2, [pc, #60]	@ (8000860 <MX_DMA_Init+0x68>)
 8000824:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000828:	6313      	str	r3, [r2, #48]	@ 0x30
 800082a:	4b0d      	ldr	r3, [pc, #52]	@ (8000860 <MX_DMA_Init+0x68>)
 800082c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800082e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000832:	603b      	str	r3, [r7, #0]
 8000834:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000836:	2200      	movs	r2, #0
 8000838:	2105      	movs	r1, #5
 800083a:	2011      	movs	r0, #17
 800083c:	f001 fb6c 	bl	8001f18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8000840:	2011      	movs	r0, #17
 8000842:	f001 fb85 	bl	8001f50 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8000846:	2200      	movs	r2, #0
 8000848:	2105      	movs	r1, #5
 800084a:	2038      	movs	r0, #56	@ 0x38
 800084c:	f001 fb64 	bl	8001f18 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8000850:	2038      	movs	r0, #56	@ 0x38
 8000852:	f001 fb7d 	bl	8001f50 <HAL_NVIC_EnableIRQ>

}
 8000856:	bf00      	nop
 8000858:	3708      	adds	r7, #8
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	40023800 	.word	0x40023800

08000864 <MX_FREERTOS_Init>:
/**
 * @brief  FreeRTOS initialization
 * @param  None
 * @retval None
 */
void MX_FREERTOS_Init(void) {
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
	/* start timers, add new ones, ... */
	/* USER CODE END RTOS_TIMERS */

	/* Create the queue(s) */
	/* creation of motorAzQueue */
	motorAzQueueHandle = osMessageQueueNew(5, sizeof(int32_t),
 8000868:	4a18      	ldr	r2, [pc, #96]	@ (80008cc <MX_FREERTOS_Init+0x68>)
 800086a:	2104      	movs	r1, #4
 800086c:	2005      	movs	r0, #5
 800086e:	f004 fa4e 	bl	8004d0e <osMessageQueueNew>
 8000872:	4603      	mov	r3, r0
 8000874:	4a16      	ldr	r2, [pc, #88]	@ (80008d0 <MX_FREERTOS_Init+0x6c>)
 8000876:	6013      	str	r3, [r2, #0]
			&motorAzQueue_attributes);

	/* creation of motorElQueue */
	motorElQueueHandle = osMessageQueueNew(5, sizeof(int32_t),
 8000878:	4a16      	ldr	r2, [pc, #88]	@ (80008d4 <MX_FREERTOS_Init+0x70>)
 800087a:	2104      	movs	r1, #4
 800087c:	2005      	movs	r0, #5
 800087e:	f004 fa46 	bl	8004d0e <osMessageQueueNew>
 8000882:	4603      	mov	r3, r0
 8000884:	4a14      	ldr	r2, [pc, #80]	@ (80008d8 <MX_FREERTOS_Init+0x74>)
 8000886:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of defaultTask */
	defaultTaskHandle = osThreadNew(StartDefaultTask, NULL,
 8000888:	4a14      	ldr	r2, [pc, #80]	@ (80008dc <MX_FREERTOS_Init+0x78>)
 800088a:	2100      	movs	r1, #0
 800088c:	4814      	ldr	r0, [pc, #80]	@ (80008e0 <MX_FREERTOS_Init+0x7c>)
 800088e:	f004 f991 	bl	8004bb4 <osThreadNew>
 8000892:	4603      	mov	r3, r0
 8000894:	4a13      	ldr	r2, [pc, #76]	@ (80008e4 <MX_FREERTOS_Init+0x80>)
 8000896:	6013      	str	r3, [r2, #0]
			&defaultTask_attributes);

	/* creation of controlTask */
	controlTaskHandle = osThreadNew(ControlTask, NULL, &controlTask_attributes);
 8000898:	4a13      	ldr	r2, [pc, #76]	@ (80008e8 <MX_FREERTOS_Init+0x84>)
 800089a:	2100      	movs	r1, #0
 800089c:	4813      	ldr	r0, [pc, #76]	@ (80008ec <MX_FREERTOS_Init+0x88>)
 800089e:	f004 f989 	bl	8004bb4 <osThreadNew>
 80008a2:	4603      	mov	r3, r0
 80008a4:	4a12      	ldr	r2, [pc, #72]	@ (80008f0 <MX_FREERTOS_Init+0x8c>)
 80008a6:	6013      	str	r3, [r2, #0]

	/* creation of motorAzTask */
	motorAzTaskHandle = osThreadNew(MotorAzTask, NULL, &motorAzTask_attributes);
 80008a8:	4a12      	ldr	r2, [pc, #72]	@ (80008f4 <MX_FREERTOS_Init+0x90>)
 80008aa:	2100      	movs	r1, #0
 80008ac:	4812      	ldr	r0, [pc, #72]	@ (80008f8 <MX_FREERTOS_Init+0x94>)
 80008ae:	f004 f981 	bl	8004bb4 <osThreadNew>
 80008b2:	4603      	mov	r3, r0
 80008b4:	4a11      	ldr	r2, [pc, #68]	@ (80008fc <MX_FREERTOS_Init+0x98>)
 80008b6:	6013      	str	r3, [r2, #0]

	/* creation of motorElTask */
	motorElTaskHandle = osThreadNew(MotorElTask, NULL, &motorElTask_attributes);
 80008b8:	4a11      	ldr	r2, [pc, #68]	@ (8000900 <MX_FREERTOS_Init+0x9c>)
 80008ba:	2100      	movs	r1, #0
 80008bc:	4811      	ldr	r0, [pc, #68]	@ (8000904 <MX_FREERTOS_Init+0xa0>)
 80008be:	f004 f979 	bl	8004bb4 <osThreadNew>
 80008c2:	4603      	mov	r3, r0
 80008c4:	4a10      	ldr	r2, [pc, #64]	@ (8000908 <MX_FREERTOS_Init+0xa4>)
 80008c6:	6013      	str	r3, [r2, #0]

	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

}
 80008c8:	bf00      	nop
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	08008594 	.word	0x08008594
 80008d0:	20000148 	.word	0x20000148
 80008d4:	080085ac 	.word	0x080085ac
 80008d8:	2000014c 	.word	0x2000014c
 80008dc:	08008504 	.word	0x08008504
 80008e0:	0800090d 	.word	0x0800090d
 80008e4:	20000138 	.word	0x20000138
 80008e8:	08008528 	.word	0x08008528
 80008ec:	0800092d 	.word	0x0800092d
 80008f0:	2000013c 	.word	0x2000013c
 80008f4:	0800854c 	.word	0x0800854c
 80008f8:	08000c49 	.word	0x08000c49
 80008fc:	20000140 	.word	0x20000140
 8000900:	08008570 	.word	0x08008570
 8000904:	08000d15 	.word	0x08000d15
 8000908:	20000144 	.word	0x20000144

0800090c <StartDefaultTask>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument) {
 800090c:	b580      	push	{r7, lr}
 800090e:	b082      	sub	sp, #8
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000914:	2120      	movs	r1, #32
 8000916:	4804      	ldr	r0, [pc, #16]	@ (8000928 <StartDefaultTask+0x1c>)
 8000918:	f002 f8c7 	bl	8002aaa <HAL_GPIO_TogglePin>
		osDelay(1000);
 800091c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000920:	f004 f9da 	bl	8004cd8 <osDelay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000924:	bf00      	nop
 8000926:	e7f5      	b.n	8000914 <StartDefaultTask+0x8>
 8000928:	40020000 	.word	0x40020000

0800092c <ControlTask>:
 * @brief Function implementing the controlTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ControlTask */
void ControlTask(void *argument) {
 800092c:	b580      	push	{r7, lr}
 800092e:	b0a8      	sub	sp, #160	@ 0xa0
 8000930:	af08      	add	r7, sp, #32
 8000932:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN ControlTask */
	// --- PID para Azimuth ---
	float Kp_az = 0.1;
 8000934:	4bb9      	ldr	r3, [pc, #740]	@ (8000c1c <ControlTask+0x2f0>)
 8000936:	667b      	str	r3, [r7, #100]	@ 0x64
	float Ki_az = 0.0;
 8000938:	f04f 0300 	mov.w	r3, #0
 800093c:	663b      	str	r3, [r7, #96]	@ 0x60
	float Kd_az = 0.0;
 800093e:	f04f 0300 	mov.w	r3, #0
 8000942:	65fb      	str	r3, [r7, #92]	@ 0x5c
	float integral_sum_az = 0.0;
 8000944:	f04f 0300 	mov.w	r3, #0
 8000948:	67fb      	str	r3, [r7, #124]	@ 0x7c
	float last_error_az = 0.0;
 800094a:	f04f 0300 	mov.w	r3, #0
 800094e:	67bb      	str	r3, [r7, #120]	@ 0x78

	// --- PID para Elevación ---
	float Kp_el = 0.1;
 8000950:	4bb2      	ldr	r3, [pc, #712]	@ (8000c1c <ControlTask+0x2f0>)
 8000952:	65bb      	str	r3, [r7, #88]	@ 0x58
	float Ki_el = 0.0;
 8000954:	f04f 0300 	mov.w	r3, #0
 8000958:	657b      	str	r3, [r7, #84]	@ 0x54
	float Kd_el = 0.0;
 800095a:	f04f 0300 	mov.w	r3, #0
 800095e:	653b      	str	r3, [r7, #80]	@ 0x50
	float integral_sum_el = 0.0;
 8000960:	f04f 0300 	mov.w	r3, #0
 8000964:	677b      	str	r3, [r7, #116]	@ 0x74
	float last_error_el = 0.0;
 8000966:	f04f 0300 	mov.w	r3, #0
 800096a:	673b      	str	r3, [r7, #112]	@ 0x70

	const float dt = 0.05; // Tiempo de muestreo = 50ms = 0.05s
 800096c:	4bac      	ldr	r3, [pc, #688]	@ (8000c20 <ControlTask+0x2f4>)
 800096e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	static char tx_buffer[256];

	// Inicializar los valores filtrados con la primera lectura de ADC
	for (int i = 0; i < 5; i++) {
 8000970:	2300      	movs	r3, #0
 8000972:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000974:	e010      	b.n	8000998 <ControlTask+0x6c>
		g_adc_valores_filtrados[i] = g_adc_valores[i];
 8000976:	4aab      	ldr	r2, [pc, #684]	@ (8000c24 <ControlTask+0x2f8>)
 8000978:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800097a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800097e:	ee07 3a90 	vmov	s15, r3
 8000982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000986:	4aa8      	ldr	r2, [pc, #672]	@ (8000c28 <ControlTask+0x2fc>)
 8000988:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800098a:	009b      	lsls	r3, r3, #2
 800098c:	4413      	add	r3, r2
 800098e:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < 5; i++) {
 8000992:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8000994:	3301      	adds	r3, #1
 8000996:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8000998:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800099a:	2b04      	cmp	r3, #4
 800099c:	ddeb      	ble.n	8000976 <ControlTask+0x4a>

	/* Infinite loop */
	for (;;) {

		// Aplicar el filtro EMA a los valores del ADC
		for (int i = 0; i < 5; i++) {
 800099e:	2300      	movs	r3, #0
 80009a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80009a2:	e020      	b.n	80009e6 <ControlTask+0xba>
			g_adc_valores_filtrados[i] = (ALPHA * g_adc_valores[i]) + ((1.0f - ALPHA) * g_adc_valores_filtrados[i]);
 80009a4:	4a9f      	ldr	r2, [pc, #636]	@ (8000c24 <ControlTask+0x2f8>)
 80009a6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80009a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009ac:	ee07 3a90 	vmov	s15, r3
 80009b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009b4:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8000c2c <ControlTask+0x300>
 80009b8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80009bc:	4a9a      	ldr	r2, [pc, #616]	@ (8000c28 <ControlTask+0x2fc>)
 80009be:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80009c0:	009b      	lsls	r3, r3, #2
 80009c2:	4413      	add	r3, r2
 80009c4:	edd3 7a00 	vldr	s15, [r3]
 80009c8:	eddf 6a99 	vldr	s13, [pc, #612]	@ 8000c30 <ControlTask+0x304>
 80009cc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80009d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009d4:	4a94      	ldr	r2, [pc, #592]	@ (8000c28 <ControlTask+0x2fc>)
 80009d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80009d8:	009b      	lsls	r3, r3, #2
 80009da:	4413      	add	r3, r2
 80009dc:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < 5; i++) {
 80009e0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80009e2:	3301      	adds	r3, #1
 80009e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80009e6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80009e8:	2b04      	cmp	r3, #4
 80009ea:	dddb      	ble.n	80009a4 <ControlTask+0x78>
		}

		uint32_t ldr_norte = g_adc_valores_filtrados[0]; // Asumiendo Rank 1 = CH9
 80009ec:	4b8e      	ldr	r3, [pc, #568]	@ (8000c28 <ControlTask+0x2fc>)
 80009ee:	edd3 7a00 	vldr	s15, [r3]
 80009f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009f6:	ee17 3a90 	vmov	r3, s15
 80009fa:	64bb      	str	r3, [r7, #72]	@ 0x48
//		uint32_t ldr_ref = g_adc_valores[1];
		uint32_t ldr_oeste = g_adc_valores_filtrados[2]; // Asumiendo Rank 3 = CH11
 80009fc:	4b8a      	ldr	r3, [pc, #552]	@ (8000c28 <ControlTask+0x2fc>)
 80009fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8000a02:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a06:	ee17 3a90 	vmov	r3, s15
 8000a0a:	647b      	str	r3, [r7, #68]	@ 0x44
		uint32_t ldr_este = g_adc_valores_filtrados[3]; // Asumiendo Rank 4 = CH12
 8000a0c:	4b86      	ldr	r3, [pc, #536]	@ (8000c28 <ControlTask+0x2fc>)
 8000a0e:	edd3 7a03 	vldr	s15, [r3, #12]
 8000a12:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a16:	ee17 3a90 	vmov	r3, s15
 8000a1a:	643b      	str	r3, [r7, #64]	@ 0x40
		uint32_t ldr_sur = g_adc_valores_filtrados[4]; // Asumiendo Rank 5 = CH13
 8000a1c:	4b82      	ldr	r3, [pc, #520]	@ (8000c28 <ControlTask+0x2fc>)
 8000a1e:	edd3 7a04 	vldr	s15, [r3, #16]
 8000a22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a26:	ee17 3a90 	vmov	r3, s15
 8000a2a:	63fb      	str	r3, [r7, #60]	@ 0x3c

		// 2. Calcular Error_Az y Error_El
		int32_t error_az = ldr_este - ldr_oeste;
 8000a2c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8000a2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000a30:	1ad3      	subs	r3, r2, r3
 8000a32:	63bb      	str	r3, [r7, #56]	@ 0x38
		int32_t error_el = ldr_norte - ldr_sur;
 8000a34:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000a36:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a38:	1ad3      	subs	r3, r2, r3
 8000a3a:	637b      	str	r3, [r7, #52]	@ 0x34

		//PID AZIMUTH
		float p_term_az = Kp_az * (float) error_az;
 8000a3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a3e:	ee07 3a90 	vmov	s15, r3
 8000a42:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000a46:	ed97 7a19 	vldr	s14, [r7, #100]	@ 0x64
 8000a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a4e:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
		if (osMessageQueueGetSpace(motorAzQueueHandle) > 0) {
 8000a52:	4b78      	ldr	r3, [pc, #480]	@ (8000c34 <ControlTask+0x308>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4618      	mov	r0, r3
 8000a58:	f004 fa8a 	bl	8004f70 <osMessageQueueGetSpace>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d00e      	beq.n	8000a80 <ControlTask+0x154>
			integral_sum_az += (float) error_az * dt;
 8000a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a64:	ee07 3a90 	vmov	s15, r3
 8000a68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a6c:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000a70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a74:	ed97 7a1f 	vldr	s14, [r7, #124]	@ 0x7c
 8000a78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a7c:	edc7 7a1f 	vstr	s15, [r7, #124]	@ 0x7c
		}

		float i_term_az = Ki_az * integral_sum_az;
 8000a80:	ed97 7a18 	vldr	s14, [r7, #96]	@ 0x60
 8000a84:	edd7 7a1f 	vldr	s15, [r7, #124]	@ 0x7c
 8000a88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a8c:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		float error_deriv_az = ((float) error_az - last_error_az) / dt;
 8000a90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a92:	ee07 3a90 	vmov	s15, r3
 8000a96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000a9a:	edd7 7a1e 	vldr	s15, [r7, #120]	@ 0x78
 8000a9e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000aa2:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8000aa6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000aaa:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
		float d_term_az = Kd_az * error_deriv_az;
 8000aae:	ed97 7a17 	vldr	s14, [r7, #92]	@ 0x5c
 8000ab2:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000aba:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
		last_error_az = (float) error_az;
 8000abe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000ac0:	ee07 3a90 	vmov	s15, r3
 8000ac4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ac8:	edc7 7a1e 	vstr	s15, [r7, #120]	@ 0x78

		//PID ELEVACIÓN
		float p_term_el = Kp_el * (float) error_el;
 8000acc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000ace:	ee07 3a90 	vmov	s15, r3
 8000ad2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ad6:	ed97 7a16 	vldr	s14, [r7, #88]	@ 0x58
 8000ada:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ade:	edc7 7a08 	vstr	s15, [r7, #32]
		if (osMessageQueueGetSpace(motorElQueueHandle) > 0) {
 8000ae2:	4b55      	ldr	r3, [pc, #340]	@ (8000c38 <ControlTask+0x30c>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f004 fa42 	bl	8004f70 <osMessageQueueGetSpace>
 8000aec:	4603      	mov	r3, r0
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d00e      	beq.n	8000b10 <ControlTask+0x1e4>
			integral_sum_el += (float) error_el * dt;
 8000af2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000af4:	ee07 3a90 	vmov	s15, r3
 8000af8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000afc:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 8000b00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b04:	ed97 7a1d 	vldr	s14, [r7, #116]	@ 0x74
 8000b08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b0c:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74
		}
		float i_term_el = Ki_el * integral_sum_el;
 8000b10:	ed97 7a15 	vldr	s14, [r7, #84]	@ 0x54
 8000b14:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8000b18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b1c:	edc7 7a07 	vstr	s15, [r7, #28]
		float error_deriv_el = ((float) error_el - last_error_el) / dt;
 8000b20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b22:	ee07 3a90 	vmov	s15, r3
 8000b26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b2a:	edd7 7a1c 	vldr	s15, [r7, #112]	@ 0x70
 8000b2e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8000b32:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8000b36:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000b3a:	edc7 7a06 	vstr	s15, [r7, #24]
		float d_term_el = Kd_el * error_deriv_el;
 8000b3e:	ed97 7a14 	vldr	s14, [r7, #80]	@ 0x50
 8000b42:	edd7 7a06 	vldr	s15, [r7, #24]
 8000b46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b4a:	edc7 7a05 	vstr	s15, [r7, #20]
		last_error_el = (float) error_el;
 8000b4e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b50:	ee07 3a90 	vmov	s15, r3
 8000b54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000b58:	edc7 7a1c 	vstr	s15, [r7, #112]	@ 0x70

		//SALIDA DEL PID AZIMUTH
		int32_t pasos_az = (int32_t) (p_term_az + i_term_az + d_term_az);
 8000b5c:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 8000b60:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8000b64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000b68:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000b6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b74:	ee17 3a90 	vmov	r3, s15
 8000b78:	60fb      	str	r3, [r7, #12]

		//SALIDA DEL PID ELEVACION
		int32_t pasos_el_calculados = (int32_t) (p_term_el + i_term_el
 8000b7a:	ed97 7a08 	vldr	s14, [r7, #32]
 8000b7e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000b82:	ee37 7a27 	vadd.f32	s14, s14, s15
				+ d_term_el);
 8000b86:	edd7 7a05 	vldr	s15, [r7, #20]
 8000b8a:	ee77 7a27 	vadd.f32	s15, s14, s15
		int32_t pasos_el_calculados = (int32_t) (p_term_el + i_term_el
 8000b8e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000b92:	ee17 3a90 	vmov	r3, s15
 8000b96:	613b      	str	r3, [r7, #16]
		int32_t pasos_el = -pasos_el_calculados;
 8000b98:	693b      	ldr	r3, [r7, #16]
 8000b9a:	425b      	negs	r3, r3
 8000b9c:	60bb      	str	r3, [r7, #8]

		if (pasos_az != 0) {
 8000b9e:	68fb      	ldr	r3, [r7, #12]
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d007      	beq.n	8000bb4 <ControlTask+0x288>
			osMessageQueuePut(motorAzQueueHandle, &pasos_az, 0U, 0U);
 8000ba4:	4b23      	ldr	r3, [pc, #140]	@ (8000c34 <ControlTask+0x308>)
 8000ba6:	6818      	ldr	r0, [r3, #0]
 8000ba8:	f107 010c 	add.w	r1, r7, #12
 8000bac:	2300      	movs	r3, #0
 8000bae:	2200      	movs	r2, #0
 8000bb0:	f004 f920 	bl	8004df4 <osMessageQueuePut>
		}
		if (pasos_el != 0) {
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d007      	beq.n	8000bca <ControlTask+0x29e>
			osMessageQueuePut(motorElQueueHandle, &pasos_el, 0U, 0U);
 8000bba:	4b1f      	ldr	r3, [pc, #124]	@ (8000c38 <ControlTask+0x30c>)
 8000bbc:	6818      	ldr	r0, [r3, #0]
 8000bbe:	f107 0108 	add.w	r1, r7, #8
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	2200      	movs	r2, #0
 8000bc6:	f004 f915 	bl	8004df4 <osMessageQueuePut>
		}

		if (HAL_UART_GetState(&huart2) == HAL_UART_STATE_READY) {
 8000bca:	481c      	ldr	r0, [pc, #112]	@ (8000c3c <ControlTask+0x310>)
 8000bcc:	f003 fa6a 	bl	80040a4 <HAL_UART_GetState>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b20      	cmp	r3, #32
 8000bd4:	d11e      	bne.n	8000c14 <ControlTask+0x2e8>
			snprintf(tx_buffer, 256,
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	68ba      	ldr	r2, [r7, #8]
 8000bda:	9206      	str	r2, [sp, #24]
 8000bdc:	9305      	str	r3, [sp, #20]
 8000bde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000be0:	9304      	str	r3, [sp, #16]
 8000be2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000be4:	9303      	str	r3, [sp, #12]
 8000be6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000be8:	9302      	str	r3, [sp, #8]
 8000bea:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000bec:	9301      	str	r3, [sp, #4]
 8000bee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000bf0:	9300      	str	r3, [sp, #0]
 8000bf2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000bf4:	4a12      	ldr	r2, [pc, #72]	@ (8000c40 <ControlTask+0x314>)
 8000bf6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000bfa:	4812      	ldr	r0, [pc, #72]	@ (8000c44 <ControlTask+0x318>)
 8000bfc:	f006 ff5c 	bl	8007ab8 <sniprintf>
					"E:%ld O:%ld N:%ld S:%ld | ErrAz:%ld ErrEl:%ld | P_Az:%ld P_El:%ld\r\n",
					ldr_este, ldr_oeste, ldr_norte, ldr_sur, error_az, error_el,
					pasos_az, pasos_el);

			HAL_UART_Transmit_DMA(&huart2, (uint8_t*) tx_buffer,
					strlen(tx_buffer));
 8000c00:	4810      	ldr	r0, [pc, #64]	@ (8000c44 <ControlTask+0x318>)
 8000c02:	f7ff faed 	bl	80001e0 <strlen>
 8000c06:	4603      	mov	r3, r0
			HAL_UART_Transmit_DMA(&huart2, (uint8_t*) tx_buffer,
 8000c08:	b29b      	uxth	r3, r3
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	490d      	ldr	r1, [pc, #52]	@ (8000c44 <ControlTask+0x318>)
 8000c0e:	480b      	ldr	r0, [pc, #44]	@ (8000c3c <ControlTask+0x310>)
 8000c10:	f002 feee 	bl	80039f0 <HAL_UART_Transmit_DMA>
		}

		// 6. Dormir esta tarea por 50ms (para el bucle de control)
		osDelay(50);
 8000c14:	2032      	movs	r0, #50	@ 0x32
 8000c16:	f004 f85f 	bl	8004cd8 <osDelay>
	for (;;) {
 8000c1a:	e6c0      	b.n	800099e <ControlTask+0x72>
 8000c1c:	3dcccccd 	.word	0x3dcccccd
 8000c20:	3d4ccccd 	.word	0x3d4ccccd
 8000c24:	20000250 	.word	0x20000250
 8000c28:	20000124 	.word	0x20000124
 8000c2c:	3dcccccd 	.word	0x3dcccccd
 8000c30:	3f666666 	.word	0x3f666666
 8000c34:	20000148 	.word	0x20000148
 8000c38:	2000014c 	.word	0x2000014c
 8000c3c:	200002b0 	.word	0x200002b0
 8000c40:	08008488 	.word	0x08008488
 8000c44:	20000150 	.word	0x20000150

08000c48 <MotorAzTask>:
 * @brief Function implementing the motorAzTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_MotorAzTask */
void MotorAzTask(void *argument) {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b088      	sub	sp, #32
 8000c4c:	af00      	add	r7, sp, #0
 8000c4e:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN MotorAzTask */
	int32_t pasos_a_mover = 0;
 8000c50:	2300      	movs	r3, #0
 8000c52:	60fb      	str	r3, [r7, #12]
	uint8_t paso_actual_az = 0;
 8000c54:	2300      	movs	r3, #0
 8000c56:	77fb      	strb	r3, [r7, #31]

	int32_t posicion_actual_az = 0;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	61bb      	str	r3, [r7, #24]
	/* Infinite loop */
	for (;;) {
		// 1. Esperar (bloqueado) hasta recibir una orden en la cola de AZIMUTH
		if (osMessageQueueGet(motorAzQueueHandle, &pasos_a_mover, NULL,
 8000c5c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d10 <MotorAzTask+0xc8>)
 8000c5e:	6818      	ldr	r0, [r3, #0]
 8000c60:	f107 010c 	add.w	r1, r7, #12
 8000c64:	f04f 33ff 	mov.w	r3, #4294967295
 8000c68:	2200      	movs	r2, #0
 8000c6a:	f004 f923 	bl	8004eb4 <osMessageQueueGet>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d1f3      	bne.n	8000c5c <MotorAzTask+0x14>
		osWaitForever) == osOK) {

			if (pasos_a_mover > 0) {
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	dd0c      	ble.n	8000c94 <MotorAzTask+0x4c>
				if (posicion_actual_az + pasos_a_mover > LIMITE_AZIMUTH) {
 8000c7a:	68fa      	ldr	r2, [r7, #12]
 8000c7c:	69bb      	ldr	r3, [r7, #24]
 8000c7e:	4413      	add	r3, r2
 8000c80:	f244 6250 	movw	r2, #18000	@ 0x4650
 8000c84:	4293      	cmp	r3, r2
 8000c86:	dd10      	ble.n	8000caa <MotorAzTask+0x62>
					// El comando nos pide ir más allá del límite.
					// Recalculamos los pasos para ir SOLO hasta el límite.
					pasos_a_mover = LIMITE_AZIMUTH - posicion_actual_az;
 8000c88:	69bb      	ldr	r3, [r7, #24]
 8000c8a:	f5c3 438c 	rsb	r3, r3, #17920	@ 0x4600
 8000c8e:	3350      	adds	r3, #80	@ 0x50
 8000c90:	60fb      	str	r3, [r7, #12]
 8000c92:	e00a      	b.n	8000caa <MotorAzTask+0x62>
				}
			}
			// 3. Comprobar si el movimiento es en dirección negativa
			else if (pasos_a_mover < 0) {
 8000c94:	68fb      	ldr	r3, [r7, #12]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	da07      	bge.n	8000caa <MotorAzTask+0x62>
				if (posicion_actual_az + pasos_a_mover < LIMITE_INFERIOR) {
 8000c9a:	68fa      	ldr	r2, [r7, #12]
 8000c9c:	69bb      	ldr	r3, [r7, #24]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	da02      	bge.n	8000caa <MotorAzTask+0x62>
					// El comando nos pide ir más allá del límite 0.
					// Recalculamos los pasos para ir SOLO hasta 0.
					pasos_a_mover = LIMITE_INFERIOR - posicion_actual_az; // (Esto dará un número negativo o 0)
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	425b      	negs	r3, r3
 8000ca8:	60fb      	str	r3, [r7, #12]
				}
			}
			if (pasos_a_mover == 0) {
 8000caa:	68fb      	ldr	r3, [r7, #12]
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d02c      	beq.n	8000d0a <MotorAzTask+0xc2>
				continue;
			}
			// 2. Ejecutar la orden
			int32_t pasos_abs =
					(pasos_a_mover > 0) ? pasos_a_mover : -pasos_a_mover;
 8000cb0:	68fb      	ldr	r3, [r7, #12]
			int32_t pasos_abs =
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	bfb8      	it	lt
 8000cb6:	425b      	neglt	r3, r3
 8000cb8:	613b      	str	r3, [r7, #16]

			for (int i = 0; i < pasos_abs; i++) {
 8000cba:	2300      	movs	r3, #0
 8000cbc:	617b      	str	r3, [r7, #20]
 8000cbe:	e01f      	b.n	8000d00 <MotorAzTask+0xb8>
				if (pasos_a_mover > 0) {
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	dd0b      	ble.n	8000cde <MotorAzTask+0x96>
					paso_actual_az++;
 8000cc6:	7ffb      	ldrb	r3, [r7, #31]
 8000cc8:	3301      	adds	r3, #1
 8000cca:	77fb      	strb	r3, [r7, #31]
					if (paso_actual_az > 7)
 8000ccc:	7ffb      	ldrb	r3, [r7, #31]
 8000cce:	2b07      	cmp	r3, #7
 8000cd0:	d901      	bls.n	8000cd6 <MotorAzTask+0x8e>
						paso_actual_az = 0;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	77fb      	strb	r3, [r7, #31]
					posicion_actual_az++;
 8000cd6:	69bb      	ldr	r3, [r7, #24]
 8000cd8:	3301      	adds	r3, #1
 8000cda:	61bb      	str	r3, [r7, #24]
 8000cdc:	e005      	b.n	8000cea <MotorAzTask+0xa2>

				} else {
					paso_actual_az--;
 8000cde:	7ffb      	ldrb	r3, [r7, #31]
 8000ce0:	3b01      	subs	r3, #1
 8000ce2:	77fb      	strb	r3, [r7, #31]
					if (paso_actual_az < 0)
						paso_actual_az = 7;
					posicion_actual_az--;
 8000ce4:	69bb      	ldr	r3, [r7, #24]
 8000ce6:	3b01      	subs	r3, #1
 8000ce8:	61bb      	str	r3, [r7, #24]
				}
				setStep(paso_actual_az, MOTOR_AZIMUTH);
 8000cea:	7ffb      	ldrb	r3, [r7, #31]
 8000cec:	2101      	movs	r1, #1
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f000 f852 	bl	8000d98 <setStep>
				osDelay(4);
 8000cf4:	2004      	movs	r0, #4
 8000cf6:	f003 ffef 	bl	8004cd8 <osDelay>
			for (int i = 0; i < pasos_abs; i++) {
 8000cfa:	697b      	ldr	r3, [r7, #20]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	617b      	str	r3, [r7, #20]
 8000d00:	697a      	ldr	r2, [r7, #20]
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	429a      	cmp	r2, r3
 8000d06:	dbdb      	blt.n	8000cc0 <MotorAzTask+0x78>
 8000d08:	e7a8      	b.n	8000c5c <MotorAzTask+0x14>
				continue;
 8000d0a:	bf00      	nop
		if (osMessageQueueGet(motorAzQueueHandle, &pasos_a_mover, NULL,
 8000d0c:	e7a6      	b.n	8000c5c <MotorAzTask+0x14>
 8000d0e:	bf00      	nop
 8000d10:	20000148 	.word	0x20000148

08000d14 <MotorElTask>:
 * @brief Function implementing the motorElTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_MotorElTask */
void MotorElTask(void *argument) {
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b086      	sub	sp, #24
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN MotorElTask */
	int32_t pasos_a_mover = 0;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	60bb      	str	r3, [r7, #8]
	uint8_t paso_actual_el = 0;
 8000d20:	2300      	movs	r3, #0
 8000d22:	75fb      	strb	r3, [r7, #23]

	/* Infinite loop */
	for (;;) {
		if (osMessageQueueGet(motorElQueueHandle, &pasos_a_mover, NULL,
 8000d24:	4b1b      	ldr	r3, [pc, #108]	@ (8000d94 <MotorElTask+0x80>)
 8000d26:	6818      	ldr	r0, [r3, #0]
 8000d28:	f107 0108 	add.w	r1, r7, #8
 8000d2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000d30:	2200      	movs	r2, #0
 8000d32:	f004 f8bf 	bl	8004eb4 <osMessageQueueGet>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d1f3      	bne.n	8000d24 <MotorElTask+0x10>
		osWaitForever) == osOK) {

			if(pasos_a_mover == 0){
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d026      	beq.n	8000d90 <MotorElTask+0x7c>
				continue;
			}
			int32_t pasos_abs =
					(pasos_a_mover > 0) ? pasos_a_mover : -pasos_a_mover;
 8000d42:	68bb      	ldr	r3, [r7, #8]
			int32_t pasos_abs =
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	bfb8      	it	lt
 8000d48:	425b      	neglt	r3, r3
 8000d4a:	60fb      	str	r3, [r7, #12]

			for (int i = 0; i < pasos_abs; i++) {
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	613b      	str	r3, [r7, #16]
 8000d50:	e019      	b.n	8000d86 <MotorElTask+0x72>
				if (pasos_a_mover > 0) {
 8000d52:	68bb      	ldr	r3, [r7, #8]
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	dd08      	ble.n	8000d6a <MotorElTask+0x56>
					paso_actual_el++;
 8000d58:	7dfb      	ldrb	r3, [r7, #23]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	75fb      	strb	r3, [r7, #23]
					if (paso_actual_el > 7)
 8000d5e:	7dfb      	ldrb	r3, [r7, #23]
 8000d60:	2b07      	cmp	r3, #7
 8000d62:	d905      	bls.n	8000d70 <MotorElTask+0x5c>
						paso_actual_el = 0;
 8000d64:	2300      	movs	r3, #0
 8000d66:	75fb      	strb	r3, [r7, #23]
 8000d68:	e002      	b.n	8000d70 <MotorElTask+0x5c>

				} else {
					paso_actual_el--;
 8000d6a:	7dfb      	ldrb	r3, [r7, #23]
 8000d6c:	3b01      	subs	r3, #1
 8000d6e:	75fb      	strb	r3, [r7, #23]
					if (paso_actual_el < 0)
						paso_actual_el = 7;

				}
				setStep(paso_actual_el, MOTOR_ELEVATION);
 8000d70:	7dfb      	ldrb	r3, [r7, #23]
 8000d72:	2100      	movs	r1, #0
 8000d74:	4618      	mov	r0, r3
 8000d76:	f000 f80f 	bl	8000d98 <setStep>
				osDelay(4);
 8000d7a:	2004      	movs	r0, #4
 8000d7c:	f003 ffac 	bl	8004cd8 <osDelay>
			for (int i = 0; i < pasos_abs; i++) {
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	3301      	adds	r3, #1
 8000d84:	613b      	str	r3, [r7, #16]
 8000d86:	693a      	ldr	r2, [r7, #16]
 8000d88:	68fb      	ldr	r3, [r7, #12]
 8000d8a:	429a      	cmp	r2, r3
 8000d8c:	dbe1      	blt.n	8000d52 <MotorElTask+0x3e>
 8000d8e:	e7c9      	b.n	8000d24 <MotorElTask+0x10>
				continue;
 8000d90:	bf00      	nop
		if (osMessageQueueGet(motorElQueueHandle, &pasos_a_mover, NULL,
 8000d92:	e7c7      	b.n	8000d24 <MotorElTask+0x10>
 8000d94:	2000014c 	.word	0x2000014c

08000d98 <setStep>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */

void setStep(uint8_t step, enum Motor_Id motor_id) {
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	4603      	mov	r3, r0
 8000da0:	460a      	mov	r2, r1
 8000da2:	71fb      	strb	r3, [r7, #7]
 8000da4:	4613      	mov	r3, r2
 8000da6:	71bb      	strb	r3, [r7, #6]
// Asegurarse de que el índice esté en el rango 0-7
	step = step % 8;
 8000da8:	79fb      	ldrb	r3, [r7, #7]
 8000daa:	f003 0307 	and.w	r3, r3, #7
 8000dae:	71fb      	strb	r3, [r7, #7]

	switch (motor_id) {
 8000db0:	79bb      	ldrb	r3, [r7, #6]
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d03d      	beq.n	8000e32 <setStep+0x9a>
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d177      	bne.n	8000eaa <setStep+0x112>
	case MOTOR_AZIMUTH:
		HAL_GPIO_WritePin(M_AZ_1_GPIO_Port, M_AZ_1_Pin,
				step_sequence[step][0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	4a3d      	ldr	r2, [pc, #244]	@ (8000eb4 <setStep+0x11c>)
 8000dbe:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
		HAL_GPIO_WritePin(M_AZ_1_GPIO_Port, M_AZ_1_Pin,
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	bf14      	ite	ne
 8000dc6:	2301      	movne	r3, #1
 8000dc8:	2300      	moveq	r3, #0
 8000dca:	b2db      	uxtb	r3, r3
 8000dcc:	461a      	mov	r2, r3
 8000dce:	2101      	movs	r1, #1
 8000dd0:	4839      	ldr	r0, [pc, #228]	@ (8000eb8 <setStep+0x120>)
 8000dd2:	f001 fe51 	bl	8002a78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_AZ_2_GPIO_Port, M_AZ_2_Pin,
				step_sequence[step][1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000dd6:	79fb      	ldrb	r3, [r7, #7]
 8000dd8:	4a36      	ldr	r2, [pc, #216]	@ (8000eb4 <setStep+0x11c>)
 8000dda:	009b      	lsls	r3, r3, #2
 8000ddc:	4413      	add	r3, r2
 8000dde:	785b      	ldrb	r3, [r3, #1]
		HAL_GPIO_WritePin(M_AZ_2_GPIO_Port, M_AZ_2_Pin,
 8000de0:	2b00      	cmp	r3, #0
 8000de2:	bf14      	ite	ne
 8000de4:	2301      	movne	r3, #1
 8000de6:	2300      	moveq	r3, #0
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	461a      	mov	r2, r3
 8000dec:	2102      	movs	r1, #2
 8000dee:	4832      	ldr	r0, [pc, #200]	@ (8000eb8 <setStep+0x120>)
 8000df0:	f001 fe42 	bl	8002a78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_AZ_3_GPIO_Port, M_AZ_3_Pin,
				step_sequence[step][2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	4a2f      	ldr	r2, [pc, #188]	@ (8000eb4 <setStep+0x11c>)
 8000df8:	009b      	lsls	r3, r3, #2
 8000dfa:	4413      	add	r3, r2
 8000dfc:	789b      	ldrb	r3, [r3, #2]
		HAL_GPIO_WritePin(M_AZ_3_GPIO_Port, M_AZ_3_Pin,
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	bf14      	ite	ne
 8000e02:	2301      	movne	r3, #1
 8000e04:	2300      	moveq	r3, #0
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	461a      	mov	r2, r3
 8000e0a:	2110      	movs	r1, #16
 8000e0c:	482a      	ldr	r0, [pc, #168]	@ (8000eb8 <setStep+0x120>)
 8000e0e:	f001 fe33 	bl	8002a78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_AZ_4_GPIO_Port, M_AZ_4_Pin,
				step_sequence[step][3] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	4a27      	ldr	r2, [pc, #156]	@ (8000eb4 <setStep+0x11c>)
 8000e16:	009b      	lsls	r3, r3, #2
 8000e18:	4413      	add	r3, r2
 8000e1a:	78db      	ldrb	r3, [r3, #3]
		HAL_GPIO_WritePin(M_AZ_4_GPIO_Port, M_AZ_4_Pin,
 8000e1c:	2b00      	cmp	r3, #0
 8000e1e:	bf14      	ite	ne
 8000e20:	2301      	movne	r3, #1
 8000e22:	2300      	moveq	r3, #0
 8000e24:	b2db      	uxtb	r3, r3
 8000e26:	461a      	mov	r2, r3
 8000e28:	2101      	movs	r1, #1
 8000e2a:	4824      	ldr	r0, [pc, #144]	@ (8000ebc <setStep+0x124>)
 8000e2c:	f001 fe24 	bl	8002a78 <HAL_GPIO_WritePin>
		break;
 8000e30:	e03c      	b.n	8000eac <setStep+0x114>
	case MOTOR_ELEVATION:
		HAL_GPIO_WritePin(M_EL_1_GPIO_Port, M_EL_1_Pin,
				step_sequence[step][0] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e32:	79fb      	ldrb	r3, [r7, #7]
 8000e34:	4a1f      	ldr	r2, [pc, #124]	@ (8000eb4 <setStep+0x11c>)
 8000e36:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
		HAL_GPIO_WritePin(M_EL_1_GPIO_Port, M_EL_1_Pin,
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	bf14      	ite	ne
 8000e3e:	2301      	movne	r3, #1
 8000e40:	2300      	moveq	r3, #0
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	461a      	mov	r2, r3
 8000e46:	2180      	movs	r1, #128	@ 0x80
 8000e48:	481d      	ldr	r0, [pc, #116]	@ (8000ec0 <setStep+0x128>)
 8000e4a:	f001 fe15 	bl	8002a78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_EL_2_GPIO_Port, M_EL_2_Pin,
				step_sequence[step][1] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e4e:	79fb      	ldrb	r3, [r7, #7]
 8000e50:	4a18      	ldr	r2, [pc, #96]	@ (8000eb4 <setStep+0x11c>)
 8000e52:	009b      	lsls	r3, r3, #2
 8000e54:	4413      	add	r3, r2
 8000e56:	785b      	ldrb	r3, [r3, #1]
		HAL_GPIO_WritePin(M_EL_2_GPIO_Port, M_EL_2_Pin,
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	bf14      	ite	ne
 8000e5c:	2301      	movne	r3, #1
 8000e5e:	2300      	moveq	r3, #0
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	461a      	mov	r2, r3
 8000e64:	2140      	movs	r1, #64	@ 0x40
 8000e66:	4815      	ldr	r0, [pc, #84]	@ (8000ebc <setStep+0x124>)
 8000e68:	f001 fe06 	bl	8002a78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_EL_3_GPIO_Port, M_EL_3_Pin,
				step_sequence[step][2] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e6c:	79fb      	ldrb	r3, [r7, #7]
 8000e6e:	4a11      	ldr	r2, [pc, #68]	@ (8000eb4 <setStep+0x11c>)
 8000e70:	009b      	lsls	r3, r3, #2
 8000e72:	4413      	add	r3, r2
 8000e74:	789b      	ldrb	r3, [r3, #2]
		HAL_GPIO_WritePin(M_EL_3_GPIO_Port, M_EL_3_Pin,
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	bf14      	ite	ne
 8000e7a:	2301      	movne	r3, #1
 8000e7c:	2300      	moveq	r3, #0
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	461a      	mov	r2, r3
 8000e82:	2180      	movs	r1, #128	@ 0x80
 8000e84:	480c      	ldr	r0, [pc, #48]	@ (8000eb8 <setStep+0x120>)
 8000e86:	f001 fdf7 	bl	8002a78 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(M_EL_4_GPIO_Port, M_EL_4_Pin,
				step_sequence[step][3] ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000e8a:	79fb      	ldrb	r3, [r7, #7]
 8000e8c:	4a09      	ldr	r2, [pc, #36]	@ (8000eb4 <setStep+0x11c>)
 8000e8e:	009b      	lsls	r3, r3, #2
 8000e90:	4413      	add	r3, r2
 8000e92:	78db      	ldrb	r3, [r3, #3]
		HAL_GPIO_WritePin(M_EL_4_GPIO_Port, M_EL_4_Pin,
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	bf14      	ite	ne
 8000e98:	2301      	movne	r3, #1
 8000e9a:	2300      	moveq	r3, #0
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	461a      	mov	r2, r3
 8000ea0:	2140      	movs	r1, #64	@ 0x40
 8000ea2:	4805      	ldr	r0, [pc, #20]	@ (8000eb8 <setStep+0x120>)
 8000ea4:	f001 fde8 	bl	8002a78 <HAL_GPIO_WritePin>
		break;
 8000ea8:	e000      	b.n	8000eac <setStep+0x114>
	default:
		break;
 8000eaa:	bf00      	nop
	}
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	080084e4 	.word	0x080084e4
 8000eb8:	40020000 	.word	0x40020000
 8000ebc:	40020400 	.word	0x40020400
 8000ec0:	40020800 	.word	0x40020800

08000ec4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ec4:	b580      	push	{r7, lr}
 8000ec6:	b08a      	sub	sp, #40	@ 0x28
 8000ec8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eca:	f107 0314 	add.w	r3, r7, #20
 8000ece:	2200      	movs	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	605a      	str	r2, [r3, #4]
 8000ed4:	609a      	str	r2, [r3, #8]
 8000ed6:	60da      	str	r2, [r3, #12]
 8000ed8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000eda:	2300      	movs	r3, #0
 8000edc:	613b      	str	r3, [r7, #16]
 8000ede:	4b40      	ldr	r3, [pc, #256]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	4a3f      	ldr	r2, [pc, #252]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000ee4:	f043 0304 	orr.w	r3, r3, #4
 8000ee8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eea:	4b3d      	ldr	r3, [pc, #244]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eee:	f003 0304 	and.w	r3, r3, #4
 8000ef2:	613b      	str	r3, [r7, #16]
 8000ef4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ef6:	2300      	movs	r3, #0
 8000ef8:	60fb      	str	r3, [r7, #12]
 8000efa:	4b39      	ldr	r3, [pc, #228]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	4a38      	ldr	r2, [pc, #224]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000f00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f06:	4b36      	ldr	r3, [pc, #216]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f0e:	60fb      	str	r3, [r7, #12]
 8000f10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f12:	2300      	movs	r3, #0
 8000f14:	60bb      	str	r3, [r7, #8]
 8000f16:	4b32      	ldr	r3, [pc, #200]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	4a31      	ldr	r2, [pc, #196]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000f1c:	f043 0301 	orr.w	r3, r3, #1
 8000f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f22:	4b2f      	ldr	r3, [pc, #188]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f26:	f003 0301 	and.w	r3, r3, #1
 8000f2a:	60bb      	str	r3, [r7, #8]
 8000f2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f2e:	2300      	movs	r3, #0
 8000f30:	607b      	str	r3, [r7, #4]
 8000f32:	4b2b      	ldr	r3, [pc, #172]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	4a2a      	ldr	r2, [pc, #168]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000f38:	f043 0302 	orr.w	r3, r3, #2
 8000f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f3e:	4b28      	ldr	r3, [pc, #160]	@ (8000fe0 <MX_GPIO_Init+0x11c>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	f003 0302 	and.w	r3, r3, #2
 8000f46:	607b      	str	r3, [r7, #4]
 8000f48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, M_AZ_1_Pin|M_AZ_2_Pin|M_AZ_3_Pin|LD2_Pin
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	21f3      	movs	r1, #243	@ 0xf3
 8000f4e:	4825      	ldr	r0, [pc, #148]	@ (8000fe4 <MX_GPIO_Init+0x120>)
 8000f50:	f001 fd92 	bl	8002a78 <HAL_GPIO_WritePin>
                          |M_EL_4_Pin|M_EL_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M_AZ_4_Pin|M_EL_2_Pin, GPIO_PIN_RESET);
 8000f54:	2200      	movs	r2, #0
 8000f56:	2141      	movs	r1, #65	@ 0x41
 8000f58:	4823      	ldr	r0, [pc, #140]	@ (8000fe8 <MX_GPIO_Init+0x124>)
 8000f5a:	f001 fd8d 	bl	8002a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(M_EL_1_GPIO_Port, M_EL_1_Pin, GPIO_PIN_RESET);
 8000f5e:	2200      	movs	r2, #0
 8000f60:	2180      	movs	r1, #128	@ 0x80
 8000f62:	4822      	ldr	r0, [pc, #136]	@ (8000fec <MX_GPIO_Init+0x128>)
 8000f64:	f001 fd88 	bl	8002a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000f68:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f6e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000f78:	f107 0314 	add.w	r3, r7, #20
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	481b      	ldr	r0, [pc, #108]	@ (8000fec <MX_GPIO_Init+0x128>)
 8000f80:	f001 fbf6 	bl	8002770 <HAL_GPIO_Init>

  /*Configure GPIO pins : M_AZ_1_Pin M_AZ_2_Pin M_AZ_3_Pin LD2_Pin
                           M_EL_4_Pin M_EL_3_Pin */
  GPIO_InitStruct.Pin = M_AZ_1_Pin|M_AZ_2_Pin|M_AZ_3_Pin|LD2_Pin
 8000f84:	23f3      	movs	r3, #243	@ 0xf3
 8000f86:	617b      	str	r3, [r7, #20]
                          |M_EL_4_Pin|M_EL_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f90:	2300      	movs	r3, #0
 8000f92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f94:	f107 0314 	add.w	r3, r7, #20
 8000f98:	4619      	mov	r1, r3
 8000f9a:	4812      	ldr	r0, [pc, #72]	@ (8000fe4 <MX_GPIO_Init+0x120>)
 8000f9c:	f001 fbe8 	bl	8002770 <HAL_GPIO_Init>

  /*Configure GPIO pins : M_AZ_4_Pin M_EL_2_Pin */
  GPIO_InitStruct.Pin = M_AZ_4_Pin|M_EL_2_Pin;
 8000fa0:	2341      	movs	r3, #65	@ 0x41
 8000fa2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fa4:	2301      	movs	r3, #1
 8000fa6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fac:	2300      	movs	r3, #0
 8000fae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb0:	f107 0314 	add.w	r3, r7, #20
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	480c      	ldr	r0, [pc, #48]	@ (8000fe8 <MX_GPIO_Init+0x124>)
 8000fb8:	f001 fbda 	bl	8002770 <HAL_GPIO_Init>

  /*Configure GPIO pin : M_EL_1_Pin */
  GPIO_InitStruct.Pin = M_EL_1_Pin;
 8000fbc:	2380      	movs	r3, #128	@ 0x80
 8000fbe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fc0:	2301      	movs	r3, #1
 8000fc2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(M_EL_1_GPIO_Port, &GPIO_InitStruct);
 8000fcc:	f107 0314 	add.w	r3, r7, #20
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4806      	ldr	r0, [pc, #24]	@ (8000fec <MX_GPIO_Init+0x128>)
 8000fd4:	f001 fbcc 	bl	8002770 <HAL_GPIO_Init>

}
 8000fd8:	bf00      	nop
 8000fda:	3728      	adds	r7, #40	@ 0x28
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40023800 	.word	0x40023800
 8000fe4:	40020000 	.word	0x40020000
 8000fe8:	40020400 	.word	0x40020400
 8000fec:	40020800 	.word	0x40020800

08000ff0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ff4:	f000 faa0 	bl	8001538 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ff8:	f000 f81a 	bl	8001030 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ffc:	f7ff ff62 	bl	8000ec4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001000:	f7ff fbfa 	bl	80007f8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001004:	f000 f9c2 	bl	800138c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001008:	f7ff fad8 	bl	80005bc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)g_adc_valores, 5);
 800100c:	2205      	movs	r2, #5
 800100e:	4906      	ldr	r1, [pc, #24]	@ (8001028 <main+0x38>)
 8001010:	4806      	ldr	r0, [pc, #24]	@ (800102c <main+0x3c>)
 8001012:	f000 fb17 	bl	8001644 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8001016:	f003 fd83 	bl	8004b20 <osKernelInitialize>
  MX_FREERTOS_Init();
 800101a:	f7ff fc23 	bl	8000864 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800101e:	f003 fda3 	bl	8004b68 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001022:	bf00      	nop
 8001024:	e7fd      	b.n	8001022 <main+0x32>
 8001026:	bf00      	nop
 8001028:	20000250 	.word	0x20000250
 800102c:	2000007c 	.word	0x2000007c

08001030 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001030:	b580      	push	{r7, lr}
 8001032:	b094      	sub	sp, #80	@ 0x50
 8001034:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001036:	f107 0320 	add.w	r3, r7, #32
 800103a:	2230      	movs	r2, #48	@ 0x30
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f006 fd70 	bl	8007b24 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001044:	f107 030c 	add.w	r3, r7, #12
 8001048:	2200      	movs	r2, #0
 800104a:	601a      	str	r2, [r3, #0]
 800104c:	605a      	str	r2, [r3, #4]
 800104e:	609a      	str	r2, [r3, #8]
 8001050:	60da      	str	r2, [r3, #12]
 8001052:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001054:	2300      	movs	r3, #0
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	4b29      	ldr	r3, [pc, #164]	@ (8001100 <SystemClock_Config+0xd0>)
 800105a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800105c:	4a28      	ldr	r2, [pc, #160]	@ (8001100 <SystemClock_Config+0xd0>)
 800105e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001062:	6413      	str	r3, [r2, #64]	@ 0x40
 8001064:	4b26      	ldr	r3, [pc, #152]	@ (8001100 <SystemClock_Config+0xd0>)
 8001066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001068:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800106c:	60bb      	str	r3, [r7, #8]
 800106e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001070:	2300      	movs	r3, #0
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	4b23      	ldr	r3, [pc, #140]	@ (8001104 <SystemClock_Config+0xd4>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 800107c:	4a21      	ldr	r2, [pc, #132]	@ (8001104 <SystemClock_Config+0xd4>)
 800107e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001082:	6013      	str	r3, [r2, #0]
 8001084:	4b1f      	ldr	r3, [pc, #124]	@ (8001104 <SystemClock_Config+0xd4>)
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001090:	2302      	movs	r3, #2
 8001092:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001094:	2301      	movs	r3, #1
 8001096:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001098:	2310      	movs	r3, #16
 800109a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800109c:	2302      	movs	r3, #2
 800109e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80010a0:	2300      	movs	r3, #0
 80010a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80010a4:	2310      	movs	r3, #16
 80010a6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80010a8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80010ac:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80010ae:	2304      	movs	r3, #4
 80010b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010b2:	2307      	movs	r3, #7
 80010b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010b6:	f107 0320 	add.w	r3, r7, #32
 80010ba:	4618      	mov	r0, r3
 80010bc:	f001 fd10 	bl	8002ae0 <HAL_RCC_OscConfig>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80010c6:	f000 f831 	bl	800112c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ca:	230f      	movs	r3, #15
 80010cc:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ce:	2302      	movs	r3, #2
 80010d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010d2:	2300      	movs	r3, #0
 80010d4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010d6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010da:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010dc:	2300      	movs	r3, #0
 80010de:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010e0:	f107 030c 	add.w	r3, r7, #12
 80010e4:	2102      	movs	r1, #2
 80010e6:	4618      	mov	r0, r3
 80010e8:	f001 ff72 	bl	8002fd0 <HAL_RCC_ClockConfig>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80010f2:	f000 f81b 	bl	800112c <Error_Handler>
  }
}
 80010f6:	bf00      	nop
 80010f8:	3750      	adds	r7, #80	@ 0x50
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	40023800 	.word	0x40023800
 8001104:	40007000 	.word	0x40007000

08001108 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a04      	ldr	r2, [pc, #16]	@ (8001128 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d101      	bne.n	800111e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800111a:	f000 fa2f 	bl	800157c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800111e:	bf00      	nop
 8001120:	3708      	adds	r7, #8
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	40010000 	.word	0x40010000

0800112c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800112c:	b480      	push	{r7}
 800112e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001130:	b672      	cpsid	i
}
 8001132:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001134:	bf00      	nop
 8001136:	e7fd      	b.n	8001134 <Error_Handler+0x8>

08001138 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800113e:	2300      	movs	r3, #0
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	4b12      	ldr	r3, [pc, #72]	@ (800118c <HAL_MspInit+0x54>)
 8001144:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001146:	4a11      	ldr	r2, [pc, #68]	@ (800118c <HAL_MspInit+0x54>)
 8001148:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800114c:	6453      	str	r3, [r2, #68]	@ 0x44
 800114e:	4b0f      	ldr	r3, [pc, #60]	@ (800118c <HAL_MspInit+0x54>)
 8001150:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001152:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800115a:	2300      	movs	r3, #0
 800115c:	603b      	str	r3, [r7, #0]
 800115e:	4b0b      	ldr	r3, [pc, #44]	@ (800118c <HAL_MspInit+0x54>)
 8001160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001162:	4a0a      	ldr	r2, [pc, #40]	@ (800118c <HAL_MspInit+0x54>)
 8001164:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001168:	6413      	str	r3, [r2, #64]	@ 0x40
 800116a:	4b08      	ldr	r3, [pc, #32]	@ (800118c <HAL_MspInit+0x54>)
 800116c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800116e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001172:	603b      	str	r3, [r7, #0]
 8001174:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001176:	2200      	movs	r2, #0
 8001178:	210f      	movs	r1, #15
 800117a:	f06f 0001 	mvn.w	r0, #1
 800117e:	f000 fecb 	bl	8001f18 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001182:	bf00      	nop
 8001184:	3708      	adds	r7, #8
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40023800 	.word	0x40023800

08001190 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b08c      	sub	sp, #48	@ 0x30
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8001198:	2300      	movs	r3, #0
 800119a:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 800119c:	2300      	movs	r3, #0
 800119e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80011a0:	2300      	movs	r3, #0
 80011a2:	60bb      	str	r3, [r7, #8]
 80011a4:	4b2e      	ldr	r3, [pc, #184]	@ (8001260 <HAL_InitTick+0xd0>)
 80011a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a8:	4a2d      	ldr	r2, [pc, #180]	@ (8001260 <HAL_InitTick+0xd0>)
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	6453      	str	r3, [r2, #68]	@ 0x44
 80011b0:	4b2b      	ldr	r3, [pc, #172]	@ (8001260 <HAL_InitTick+0xd0>)
 80011b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011b4:	f003 0301 	and.w	r3, r3, #1
 80011b8:	60bb      	str	r3, [r7, #8]
 80011ba:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80011bc:	f107 020c 	add.w	r2, r7, #12
 80011c0:	f107 0310 	add.w	r3, r7, #16
 80011c4:	4611      	mov	r1, r2
 80011c6:	4618      	mov	r0, r3
 80011c8:	f002 f922 	bl	8003410 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80011cc:	f002 f90c 	bl	80033e8 <HAL_RCC_GetPCLK2Freq>
 80011d0:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80011d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011d4:	4a23      	ldr	r2, [pc, #140]	@ (8001264 <HAL_InitTick+0xd4>)
 80011d6:	fba2 2303 	umull	r2, r3, r2, r3
 80011da:	0c9b      	lsrs	r3, r3, #18
 80011dc:	3b01      	subs	r3, #1
 80011de:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80011e0:	4b21      	ldr	r3, [pc, #132]	@ (8001268 <HAL_InitTick+0xd8>)
 80011e2:	4a22      	ldr	r2, [pc, #136]	@ (800126c <HAL_InitTick+0xdc>)
 80011e4:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80011e6:	4b20      	ldr	r3, [pc, #128]	@ (8001268 <HAL_InitTick+0xd8>)
 80011e8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80011ec:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80011ee:	4a1e      	ldr	r2, [pc, #120]	@ (8001268 <HAL_InitTick+0xd8>)
 80011f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011f2:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80011f4:	4b1c      	ldr	r3, [pc, #112]	@ (8001268 <HAL_InitTick+0xd8>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001268 <HAL_InitTick+0xd8>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001200:	4b19      	ldr	r3, [pc, #100]	@ (8001268 <HAL_InitTick+0xd8>)
 8001202:	2200      	movs	r2, #0
 8001204:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001206:	4818      	ldr	r0, [pc, #96]	@ (8001268 <HAL_InitTick+0xd8>)
 8001208:	f002 f934 	bl	8003474 <HAL_TIM_Base_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001212:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001216:	2b00      	cmp	r3, #0
 8001218:	d11b      	bne.n	8001252 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 800121a:	4813      	ldr	r0, [pc, #76]	@ (8001268 <HAL_InitTick+0xd8>)
 800121c:	f002 f984 	bl	8003528 <HAL_TIM_Base_Start_IT>
 8001220:	4603      	mov	r3, r0
 8001222:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001226:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800122a:	2b00      	cmp	r3, #0
 800122c:	d111      	bne.n	8001252 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800122e:	2019      	movs	r0, #25
 8001230:	f000 fe8e 	bl	8001f50 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	2b0f      	cmp	r3, #15
 8001238:	d808      	bhi.n	800124c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 800123a:	2200      	movs	r2, #0
 800123c:	6879      	ldr	r1, [r7, #4]
 800123e:	2019      	movs	r0, #25
 8001240:	f000 fe6a 	bl	8001f18 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001244:	4a0a      	ldr	r2, [pc, #40]	@ (8001270 <HAL_InitTick+0xe0>)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	6013      	str	r3, [r2, #0]
 800124a:	e002      	b.n	8001252 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 800124c:	2301      	movs	r3, #1
 800124e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8001252:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001256:	4618      	mov	r0, r3
 8001258:	3730      	adds	r7, #48	@ 0x30
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	40023800 	.word	0x40023800
 8001264:	431bde83 	.word	0x431bde83
 8001268:	20000264 	.word	0x20000264
 800126c:	40010000 	.word	0x40010000
 8001270:	20000004 	.word	0x20000004

08001274 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001278:	bf00      	nop
 800127a:	e7fd      	b.n	8001278 <NMI_Handler+0x4>

0800127c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800127c:	b480      	push	{r7}
 800127e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001280:	bf00      	nop
 8001282:	e7fd      	b.n	8001280 <HardFault_Handler+0x4>

08001284 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001284:	b480      	push	{r7}
 8001286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001288:	bf00      	nop
 800128a:	e7fd      	b.n	8001288 <MemManage_Handler+0x4>

0800128c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001290:	bf00      	nop
 8001292:	e7fd      	b.n	8001290 <BusFault_Handler+0x4>

08001294 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001294:	b480      	push	{r7}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001298:	bf00      	nop
 800129a:	e7fd      	b.n	8001298 <UsageFault_Handler+0x4>

0800129c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012a0:	bf00      	nop
 80012a2:	46bd      	mov	sp, r7
 80012a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a8:	4770      	bx	lr
	...

080012ac <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80012b0:	4802      	ldr	r0, [pc, #8]	@ (80012bc <DMA1_Stream6_IRQHandler+0x10>)
 80012b2:	f000 fff3 	bl	800229c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80012b6:	bf00      	nop
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	200002f8 	.word	0x200002f8

080012c0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80012c4:	4802      	ldr	r0, [pc, #8]	@ (80012d0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80012c6:	f002 f991 	bl	80035ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000264 	.word	0x20000264

080012d4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80012d8:	4802      	ldr	r0, [pc, #8]	@ (80012e4 <USART2_IRQHandler+0x10>)
 80012da:	f002 fc05 	bl	8003ae8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	bd80      	pop	{r7, pc}
 80012e2:	bf00      	nop
 80012e4:	200002b0 	.word	0x200002b0

080012e8 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80012ec:	4802      	ldr	r0, [pc, #8]	@ (80012f8 <DMA2_Stream0_IRQHandler+0x10>)
 80012ee:	f000 ffd5 	bl	800229c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80012f2:	bf00      	nop
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	200000c4 	.word	0x200000c4

080012fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b086      	sub	sp, #24
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001304:	4a14      	ldr	r2, [pc, #80]	@ (8001358 <_sbrk+0x5c>)
 8001306:	4b15      	ldr	r3, [pc, #84]	@ (800135c <_sbrk+0x60>)
 8001308:	1ad3      	subs	r3, r2, r3
 800130a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001310:	4b13      	ldr	r3, [pc, #76]	@ (8001360 <_sbrk+0x64>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d102      	bne.n	800131e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001318:	4b11      	ldr	r3, [pc, #68]	@ (8001360 <_sbrk+0x64>)
 800131a:	4a12      	ldr	r2, [pc, #72]	@ (8001364 <_sbrk+0x68>)
 800131c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800131e:	4b10      	ldr	r3, [pc, #64]	@ (8001360 <_sbrk+0x64>)
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	693a      	ldr	r2, [r7, #16]
 8001328:	429a      	cmp	r2, r3
 800132a:	d207      	bcs.n	800133c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800132c:	f006 fc02 	bl	8007b34 <__errno>
 8001330:	4603      	mov	r3, r0
 8001332:	220c      	movs	r2, #12
 8001334:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001336:	f04f 33ff 	mov.w	r3, #4294967295
 800133a:	e009      	b.n	8001350 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800133c:	4b08      	ldr	r3, [pc, #32]	@ (8001360 <_sbrk+0x64>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001342:	4b07      	ldr	r3, [pc, #28]	@ (8001360 <_sbrk+0x64>)
 8001344:	681a      	ldr	r2, [r3, #0]
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	4413      	add	r3, r2
 800134a:	4a05      	ldr	r2, [pc, #20]	@ (8001360 <_sbrk+0x64>)
 800134c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800134e:	68fb      	ldr	r3, [r7, #12]
}
 8001350:	4618      	mov	r0, r3
 8001352:	3718      	adds	r7, #24
 8001354:	46bd      	mov	sp, r7
 8001356:	bd80      	pop	{r7, pc}
 8001358:	20018000 	.word	0x20018000
 800135c:	00000400 	.word	0x00000400
 8001360:	200002ac 	.word	0x200002ac
 8001364:	20004df8 	.word	0x20004df8

08001368 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800136c:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <SystemInit+0x20>)
 800136e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001372:	4a05      	ldr	r2, [pc, #20]	@ (8001388 <SystemInit+0x20>)
 8001374:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001378:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800137c:	bf00      	nop
 800137e:	46bd      	mov	sp, r7
 8001380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	e000ed00 	.word	0xe000ed00

0800138c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001390:	4b11      	ldr	r3, [pc, #68]	@ (80013d8 <MX_USART2_UART_Init+0x4c>)
 8001392:	4a12      	ldr	r2, [pc, #72]	@ (80013dc <MX_USART2_UART_Init+0x50>)
 8001394:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001396:	4b10      	ldr	r3, [pc, #64]	@ (80013d8 <MX_USART2_UART_Init+0x4c>)
 8001398:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800139c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800139e:	4b0e      	ldr	r3, [pc, #56]	@ (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80013a4:	4b0c      	ldr	r3, [pc, #48]	@ (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80013aa:	4b0b      	ldr	r3, [pc, #44]	@ (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80013b0:	4b09      	ldr	r3, [pc, #36]	@ (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013b2:	220c      	movs	r2, #12
 80013b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013b6:	4b08      	ldr	r3, [pc, #32]	@ (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013b8:	2200      	movs	r2, #0
 80013ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80013bc:	4b06      	ldr	r3, [pc, #24]	@ (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013be:	2200      	movs	r2, #0
 80013c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80013c2:	4805      	ldr	r0, [pc, #20]	@ (80013d8 <MX_USART2_UART_Init+0x4c>)
 80013c4:	f002 fac4 	bl	8003950 <HAL_UART_Init>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80013ce:	f7ff fead 	bl	800112c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80013d2:	bf00      	nop
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	200002b0 	.word	0x200002b0
 80013dc:	40004400 	.word	0x40004400

080013e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	@ 0x28
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 0314 	add.w	r3, r7, #20
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
 80013f6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	4a34      	ldr	r2, [pc, #208]	@ (80014d0 <HAL_UART_MspInit+0xf0>)
 80013fe:	4293      	cmp	r3, r2
 8001400:	d161      	bne.n	80014c6 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	613b      	str	r3, [r7, #16]
 8001406:	4b33      	ldr	r3, [pc, #204]	@ (80014d4 <HAL_UART_MspInit+0xf4>)
 8001408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140a:	4a32      	ldr	r2, [pc, #200]	@ (80014d4 <HAL_UART_MspInit+0xf4>)
 800140c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001410:	6413      	str	r3, [r2, #64]	@ 0x40
 8001412:	4b30      	ldr	r3, [pc, #192]	@ (80014d4 <HAL_UART_MspInit+0xf4>)
 8001414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800141a:	613b      	str	r3, [r7, #16]
 800141c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	4b2c      	ldr	r3, [pc, #176]	@ (80014d4 <HAL_UART_MspInit+0xf4>)
 8001424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001426:	4a2b      	ldr	r2, [pc, #172]	@ (80014d4 <HAL_UART_MspInit+0xf4>)
 8001428:	f043 0301 	orr.w	r3, r3, #1
 800142c:	6313      	str	r3, [r2, #48]	@ 0x30
 800142e:	4b29      	ldr	r3, [pc, #164]	@ (80014d4 <HAL_UART_MspInit+0xf4>)
 8001430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001432:	f003 0301 	and.w	r3, r3, #1
 8001436:	60fb      	str	r3, [r7, #12]
 8001438:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800143a:	230c      	movs	r3, #12
 800143c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800143e:	2302      	movs	r3, #2
 8001440:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001442:	2300      	movs	r3, #0
 8001444:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001446:	2300      	movs	r3, #0
 8001448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800144a:	2307      	movs	r3, #7
 800144c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800144e:	f107 0314 	add.w	r3, r7, #20
 8001452:	4619      	mov	r1, r3
 8001454:	4820      	ldr	r0, [pc, #128]	@ (80014d8 <HAL_UART_MspInit+0xf8>)
 8001456:	f001 f98b 	bl	8002770 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800145a:	4b20      	ldr	r3, [pc, #128]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 800145c:	4a20      	ldr	r2, [pc, #128]	@ (80014e0 <HAL_UART_MspInit+0x100>)
 800145e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001460:	4b1e      	ldr	r3, [pc, #120]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 8001462:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001466:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001468:	4b1c      	ldr	r3, [pc, #112]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 800146a:	2240      	movs	r2, #64	@ 0x40
 800146c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800146e:	4b1b      	ldr	r3, [pc, #108]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 8001470:	2200      	movs	r2, #0
 8001472:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001474:	4b19      	ldr	r3, [pc, #100]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 8001476:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800147a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800147c:	4b17      	ldr	r3, [pc, #92]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 800147e:	2200      	movs	r2, #0
 8001480:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001482:	4b16      	ldr	r3, [pc, #88]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 8001484:	2200      	movs	r2, #0
 8001486:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001488:	4b14      	ldr	r3, [pc, #80]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 800148a:	2200      	movs	r2, #0
 800148c:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800148e:	4b13      	ldr	r3, [pc, #76]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 8001490:	2200      	movs	r2, #0
 8001492:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001494:	4b11      	ldr	r3, [pc, #68]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 8001496:	2200      	movs	r2, #0
 8001498:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800149a:	4810      	ldr	r0, [pc, #64]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 800149c:	f000 fd66 	bl	8001f6c <HAL_DMA_Init>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80014a6:	f7ff fe41 	bl	800112c <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4a0b      	ldr	r2, [pc, #44]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 80014ae:	639a      	str	r2, [r3, #56]	@ 0x38
 80014b0:	4a0a      	ldr	r2, [pc, #40]	@ (80014dc <HAL_UART_MspInit+0xfc>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80014b6:	2200      	movs	r2, #0
 80014b8:	2105      	movs	r1, #5
 80014ba:	2026      	movs	r0, #38	@ 0x26
 80014bc:	f000 fd2c 	bl	8001f18 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80014c0:	2026      	movs	r0, #38	@ 0x26
 80014c2:	f000 fd45 	bl	8001f50 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80014c6:	bf00      	nop
 80014c8:	3728      	adds	r7, #40	@ 0x28
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	40004400 	.word	0x40004400
 80014d4:	40023800 	.word	0x40023800
 80014d8:	40020000 	.word	0x40020000
 80014dc:	200002f8 	.word	0x200002f8
 80014e0:	400260a0 	.word	0x400260a0

080014e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800151c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80014e8:	f7ff ff3e 	bl	8001368 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014ec:	480c      	ldr	r0, [pc, #48]	@ (8001520 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014ee:	490d      	ldr	r1, [pc, #52]	@ (8001524 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001528 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014f4:	e002      	b.n	80014fc <LoopCopyDataInit>

080014f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014fa:	3304      	adds	r3, #4

080014fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001500:	d3f9      	bcc.n	80014f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001502:	4a0a      	ldr	r2, [pc, #40]	@ (800152c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001504:	4c0a      	ldr	r4, [pc, #40]	@ (8001530 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001506:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001508:	e001      	b.n	800150e <LoopFillZerobss>

0800150a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800150a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800150c:	3204      	adds	r2, #4

0800150e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800150e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001510:	d3fb      	bcc.n	800150a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8001512:	f006 fb15 	bl	8007b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001516:	f7ff fd6b 	bl	8000ff0 <main>
  bx  lr    
 800151a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800151c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001520:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001524:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 8001528:	08008628 	.word	0x08008628
  ldr r2, =_sbss
 800152c:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 8001530:	20004df4 	.word	0x20004df4

08001534 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001534:	e7fe      	b.n	8001534 <ADC_IRQHandler>
	...

08001538 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800153c:	4b0e      	ldr	r3, [pc, #56]	@ (8001578 <HAL_Init+0x40>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	4a0d      	ldr	r2, [pc, #52]	@ (8001578 <HAL_Init+0x40>)
 8001542:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001546:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001548:	4b0b      	ldr	r3, [pc, #44]	@ (8001578 <HAL_Init+0x40>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a0a      	ldr	r2, [pc, #40]	@ (8001578 <HAL_Init+0x40>)
 800154e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001552:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001554:	4b08      	ldr	r3, [pc, #32]	@ (8001578 <HAL_Init+0x40>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	4a07      	ldr	r2, [pc, #28]	@ (8001578 <HAL_Init+0x40>)
 800155a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800155e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001560:	2003      	movs	r0, #3
 8001562:	f000 fcce 	bl	8001f02 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001566:	200f      	movs	r0, #15
 8001568:	f7ff fe12 	bl	8001190 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800156c:	f7ff fde4 	bl	8001138 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001570:	2300      	movs	r3, #0
}
 8001572:	4618      	mov	r0, r3
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40023c00 	.word	0x40023c00

0800157c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001580:	4b06      	ldr	r3, [pc, #24]	@ (800159c <HAL_IncTick+0x20>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	461a      	mov	r2, r3
 8001586:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <HAL_IncTick+0x24>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4413      	add	r3, r2
 800158c:	4a04      	ldr	r2, [pc, #16]	@ (80015a0 <HAL_IncTick+0x24>)
 800158e:	6013      	str	r3, [r2, #0]
}
 8001590:	bf00      	nop
 8001592:	46bd      	mov	sp, r7
 8001594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001598:	4770      	bx	lr
 800159a:	bf00      	nop
 800159c:	20000008 	.word	0x20000008
 80015a0:	20000358 	.word	0x20000358

080015a4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  return uwTick;
 80015a8:	4b03      	ldr	r3, [pc, #12]	@ (80015b8 <HAL_GetTick+0x14>)
 80015aa:	681b      	ldr	r3, [r3, #0]
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	20000358 	.word	0x20000358

080015bc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015c4:	2300      	movs	r3, #0
 80015c6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d101      	bne.n	80015d2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e033      	b.n	800163a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d109      	bne.n	80015ee <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff f878 	bl	80006d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2200      	movs	r2, #0
 80015ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f2:	f003 0310 	and.w	r3, r3, #16
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d118      	bne.n	800162c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015fe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001602:	f023 0302 	bic.w	r3, r3, #2
 8001606:	f043 0202 	orr.w	r2, r3, #2
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 800160e:	6878      	ldr	r0, [r7, #4]
 8001610:	f000 fa4c 	bl	8001aac <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	2200      	movs	r2, #0
 8001618:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161e:	f023 0303 	bic.w	r3, r3, #3
 8001622:	f043 0201 	orr.w	r2, r3, #1
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	641a      	str	r2, [r3, #64]	@ 0x40
 800162a:	e001      	b.n	8001630 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800162c:	2301      	movs	r3, #1
 800162e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2200      	movs	r2, #0
 8001634:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001638:	7bfb      	ldrb	r3, [r7, #15]
}
 800163a:	4618      	mov	r0, r3
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
	...

08001644 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b088      	sub	sp, #32
 8001648:	af00      	add	r7, sp, #0
 800164a:	60f8      	str	r0, [r7, #12]
 800164c:	60b9      	str	r1, [r7, #8]
 800164e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001650:	2300      	movs	r3, #0
 8001652:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001654:	2300      	movs	r3, #0
 8001656:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800165e:	2b01      	cmp	r3, #1
 8001660:	d101      	bne.n	8001666 <HAL_ADC_Start_DMA+0x22>
 8001662:	2302      	movs	r3, #2
 8001664:	e0d0      	b.n	8001808 <HAL_ADC_Start_DMA+0x1c4>
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	2201      	movs	r2, #1
 800166a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	689b      	ldr	r3, [r3, #8]
 8001674:	f003 0301 	and.w	r3, r3, #1
 8001678:	2b01      	cmp	r3, #1
 800167a:	d018      	beq.n	80016ae <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	689a      	ldr	r2, [r3, #8]
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f042 0201 	orr.w	r2, r2, #1
 800168a:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800168c:	4b60      	ldr	r3, [pc, #384]	@ (8001810 <HAL_ADC_Start_DMA+0x1cc>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a60      	ldr	r2, [pc, #384]	@ (8001814 <HAL_ADC_Start_DMA+0x1d0>)
 8001692:	fba2 2303 	umull	r2, r3, r2, r3
 8001696:	0c9a      	lsrs	r2, r3, #18
 8001698:	4613      	mov	r3, r2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	4413      	add	r3, r2
 800169e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80016a0:	e002      	b.n	80016a8 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	3b01      	subs	r3, #1
 80016a6:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 80016a8:	697b      	ldr	r3, [r7, #20]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d1f9      	bne.n	80016a2 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80016bc:	d107      	bne.n	80016ce <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	689a      	ldr	r2, [r3, #8]
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80016cc:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	2b01      	cmp	r3, #1
 80016da:	f040 8088 	bne.w	80017ee <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016e2:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80016e6:	f023 0301 	bic.w	r3, r3, #1
 80016ea:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	685b      	ldr	r3, [r3, #4]
 80016f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d007      	beq.n	8001710 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001704:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001708:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001714:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001718:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800171c:	d106      	bne.n	800172c <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001722:	f023 0206 	bic.w	r2, r3, #6
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	645a      	str	r2, [r3, #68]	@ 0x44
 800172a:	e002      	b.n	8001732 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	2200      	movs	r2, #0
 8001730:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001732:	68fb      	ldr	r3, [r7, #12]
 8001734:	2200      	movs	r2, #0
 8001736:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800173a:	4b37      	ldr	r3, [pc, #220]	@ (8001818 <HAL_ADC_Start_DMA+0x1d4>)
 800173c:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001742:	4a36      	ldr	r2, [pc, #216]	@ (800181c <HAL_ADC_Start_DMA+0x1d8>)
 8001744:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800174a:	4a35      	ldr	r2, [pc, #212]	@ (8001820 <HAL_ADC_Start_DMA+0x1dc>)
 800174c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800174e:	68fb      	ldr	r3, [r7, #12]
 8001750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001752:	4a34      	ldr	r2, [pc, #208]	@ (8001824 <HAL_ADC_Start_DMA+0x1e0>)
 8001754:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800175e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	685a      	ldr	r2, [r3, #4]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800176e:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	689a      	ldr	r2, [r3, #8]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800177e:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	334c      	adds	r3, #76	@ 0x4c
 800178a:	4619      	mov	r1, r3
 800178c:	68ba      	ldr	r2, [r7, #8]
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	f000 fc9a 	bl	80020c8 <HAL_DMA_Start_IT>
 8001794:	4603      	mov	r3, r0
 8001796:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001798:	69bb      	ldr	r3, [r7, #24]
 800179a:	685b      	ldr	r3, [r3, #4]
 800179c:	f003 031f 	and.w	r3, r3, #31
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d10f      	bne.n	80017c4 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	689b      	ldr	r3, [r3, #8]
 80017aa:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d129      	bne.n	8001806 <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	689a      	ldr	r2, [r3, #8]
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80017c0:	609a      	str	r2, [r3, #8]
 80017c2:	e020      	b.n	8001806 <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a17      	ldr	r2, [pc, #92]	@ (8001828 <HAL_ADC_Start_DMA+0x1e4>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d11b      	bne.n	8001806 <HAL_ADC_Start_DMA+0x1c2>
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d114      	bne.n	8001806 <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	689a      	ldr	r2, [r3, #8]
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80017ea:	609a      	str	r2, [r3, #8]
 80017ec:	e00b      	b.n	8001806 <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017f2:	f043 0210 	orr.w	r2, r3, #16
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017fe:	f043 0201 	orr.w	r2, r3, #1
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8001806:	7ffb      	ldrb	r3, [r7, #31]
}
 8001808:	4618      	mov	r0, r3
 800180a:	3720      	adds	r7, #32
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	20000000 	.word	0x20000000
 8001814:	431bde83 	.word	0x431bde83
 8001818:	40012300 	.word	0x40012300
 800181c:	08001ca5 	.word	0x08001ca5
 8001820:	08001d5f 	.word	0x08001d5f
 8001824:	08001d7b 	.word	0x08001d7b
 8001828:	40012000 	.word	0x40012000

0800182c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001868:	b480      	push	{r7}
 800186a:	b085      	sub	sp, #20
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
 8001870:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001872:	2300      	movs	r3, #0
 8001874:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800187c:	2b01      	cmp	r3, #1
 800187e:	d101      	bne.n	8001884 <HAL_ADC_ConfigChannel+0x1c>
 8001880:	2302      	movs	r3, #2
 8001882:	e105      	b.n	8001a90 <HAL_ADC_ConfigChannel+0x228>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2201      	movs	r2, #1
 8001888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b09      	cmp	r3, #9
 8001892:	d925      	bls.n	80018e0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	68d9      	ldr	r1, [r3, #12]
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	b29b      	uxth	r3, r3
 80018a0:	461a      	mov	r2, r3
 80018a2:	4613      	mov	r3, r2
 80018a4:	005b      	lsls	r3, r3, #1
 80018a6:	4413      	add	r3, r2
 80018a8:	3b1e      	subs	r3, #30
 80018aa:	2207      	movs	r2, #7
 80018ac:	fa02 f303 	lsl.w	r3, r2, r3
 80018b0:	43da      	mvns	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	400a      	ands	r2, r1
 80018b8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	68d9      	ldr	r1, [r3, #12]
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	689a      	ldr	r2, [r3, #8]
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	4618      	mov	r0, r3
 80018cc:	4603      	mov	r3, r0
 80018ce:	005b      	lsls	r3, r3, #1
 80018d0:	4403      	add	r3, r0
 80018d2:	3b1e      	subs	r3, #30
 80018d4:	409a      	lsls	r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	430a      	orrs	r2, r1
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	e022      	b.n	8001926 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	6919      	ldr	r1, [r3, #16]
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	b29b      	uxth	r3, r3
 80018ec:	461a      	mov	r2, r3
 80018ee:	4613      	mov	r3, r2
 80018f0:	005b      	lsls	r3, r3, #1
 80018f2:	4413      	add	r3, r2
 80018f4:	2207      	movs	r2, #7
 80018f6:	fa02 f303 	lsl.w	r3, r2, r3
 80018fa:	43da      	mvns	r2, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	400a      	ands	r2, r1
 8001902:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	6919      	ldr	r1, [r3, #16]
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	689a      	ldr	r2, [r3, #8]
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	b29b      	uxth	r3, r3
 8001914:	4618      	mov	r0, r3
 8001916:	4603      	mov	r3, r0
 8001918:	005b      	lsls	r3, r3, #1
 800191a:	4403      	add	r3, r0
 800191c:	409a      	lsls	r2, r3
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	430a      	orrs	r2, r1
 8001924:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b06      	cmp	r3, #6
 800192c:	d824      	bhi.n	8001978 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	685a      	ldr	r2, [r3, #4]
 8001938:	4613      	mov	r3, r2
 800193a:	009b      	lsls	r3, r3, #2
 800193c:	4413      	add	r3, r2
 800193e:	3b05      	subs	r3, #5
 8001940:	221f      	movs	r2, #31
 8001942:	fa02 f303 	lsl.w	r3, r2, r3
 8001946:	43da      	mvns	r2, r3
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	400a      	ands	r2, r1
 800194e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	b29b      	uxth	r3, r3
 800195c:	4618      	mov	r0, r3
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	685a      	ldr	r2, [r3, #4]
 8001962:	4613      	mov	r3, r2
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	3b05      	subs	r3, #5
 800196a:	fa00 f203 	lsl.w	r2, r0, r3
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	430a      	orrs	r2, r1
 8001974:	635a      	str	r2, [r3, #52]	@ 0x34
 8001976:	e04c      	b.n	8001a12 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	2b0c      	cmp	r3, #12
 800197e:	d824      	bhi.n	80019ca <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685a      	ldr	r2, [r3, #4]
 800198a:	4613      	mov	r3, r2
 800198c:	009b      	lsls	r3, r3, #2
 800198e:	4413      	add	r3, r2
 8001990:	3b23      	subs	r3, #35	@ 0x23
 8001992:	221f      	movs	r2, #31
 8001994:	fa02 f303 	lsl.w	r3, r2, r3
 8001998:	43da      	mvns	r2, r3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	400a      	ands	r2, r1
 80019a0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	4618      	mov	r0, r3
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685a      	ldr	r2, [r3, #4]
 80019b4:	4613      	mov	r3, r2
 80019b6:	009b      	lsls	r3, r3, #2
 80019b8:	4413      	add	r3, r2
 80019ba:	3b23      	subs	r3, #35	@ 0x23
 80019bc:	fa00 f203 	lsl.w	r2, r0, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	430a      	orrs	r2, r1
 80019c6:	631a      	str	r2, [r3, #48]	@ 0x30
 80019c8:	e023      	b.n	8001a12 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	685a      	ldr	r2, [r3, #4]
 80019d4:	4613      	mov	r3, r2
 80019d6:	009b      	lsls	r3, r3, #2
 80019d8:	4413      	add	r3, r2
 80019da:	3b41      	subs	r3, #65	@ 0x41
 80019dc:	221f      	movs	r2, #31
 80019de:	fa02 f303 	lsl.w	r3, r2, r3
 80019e2:	43da      	mvns	r2, r3
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	400a      	ands	r2, r1
 80019ea:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	b29b      	uxth	r3, r3
 80019f8:	4618      	mov	r0, r3
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	685a      	ldr	r2, [r3, #4]
 80019fe:	4613      	mov	r3, r2
 8001a00:	009b      	lsls	r3, r3, #2
 8001a02:	4413      	add	r3, r2
 8001a04:	3b41      	subs	r3, #65	@ 0x41
 8001a06:	fa00 f203 	lsl.w	r2, r0, r3
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001a12:	4b22      	ldr	r3, [pc, #136]	@ (8001a9c <HAL_ADC_ConfigChannel+0x234>)
 8001a14:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a21      	ldr	r2, [pc, #132]	@ (8001aa0 <HAL_ADC_ConfigChannel+0x238>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	d109      	bne.n	8001a34 <HAL_ADC_ConfigChannel+0x1cc>
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2b12      	cmp	r3, #18
 8001a26:	d105      	bne.n	8001a34 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	685b      	ldr	r3, [r3, #4]
 8001a2c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4a19      	ldr	r2, [pc, #100]	@ (8001aa0 <HAL_ADC_ConfigChannel+0x238>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d123      	bne.n	8001a86 <HAL_ADC_ConfigChannel+0x21e>
 8001a3e:	683b      	ldr	r3, [r7, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	2b10      	cmp	r3, #16
 8001a44:	d003      	beq.n	8001a4e <HAL_ADC_ConfigChannel+0x1e6>
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	2b11      	cmp	r3, #17
 8001a4c:	d11b      	bne.n	8001a86 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	685b      	ldr	r3, [r3, #4]
 8001a52:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2b10      	cmp	r3, #16
 8001a60:	d111      	bne.n	8001a86 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001a62:	4b10      	ldr	r3, [pc, #64]	@ (8001aa4 <HAL_ADC_ConfigChannel+0x23c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	4a10      	ldr	r2, [pc, #64]	@ (8001aa8 <HAL_ADC_ConfigChannel+0x240>)
 8001a68:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6c:	0c9a      	lsrs	r2, r3, #18
 8001a6e:	4613      	mov	r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	4413      	add	r3, r2
 8001a74:	005b      	lsls	r3, r3, #1
 8001a76:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001a78:	e002      	b.n	8001a80 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8001a7a:	68bb      	ldr	r3, [r7, #8]
 8001a7c:	3b01      	subs	r3, #1
 8001a7e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001a80:	68bb      	ldr	r3, [r7, #8]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1f9      	bne.n	8001a7a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2200      	movs	r2, #0
 8001a8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001a8e:	2300      	movs	r3, #0
}
 8001a90:	4618      	mov	r0, r3
 8001a92:	3714      	adds	r7, #20
 8001a94:	46bd      	mov	sp, r7
 8001a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9a:	4770      	bx	lr
 8001a9c:	40012300 	.word	0x40012300
 8001aa0:	40012000 	.word	0x40012000
 8001aa4:	20000000 	.word	0x20000000
 8001aa8:	431bde83 	.word	0x431bde83

08001aac <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b085      	sub	sp, #20
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ab4:	4b79      	ldr	r3, [pc, #484]	@ (8001c9c <ADC_Init+0x1f0>)
 8001ab6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	685b      	ldr	r3, [r3, #4]
 8001abc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	685a      	ldr	r2, [r3, #4]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	431a      	orrs	r2, r3
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	685a      	ldr	r2, [r3, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001ae0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	6859      	ldr	r1, [r3, #4]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	691b      	ldr	r3, [r3, #16]
 8001aec:	021a      	lsls	r2, r3, #8
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	430a      	orrs	r2, r1
 8001af4:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	685a      	ldr	r2, [r3, #4]
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001b04:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	6859      	ldr	r1, [r3, #4]
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	689a      	ldr	r2, [r3, #8]
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	430a      	orrs	r2, r1
 8001b16:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	689a      	ldr	r2, [r3, #8]
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001b26:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	6899      	ldr	r1, [r3, #8]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	68da      	ldr	r2, [r3, #12]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	430a      	orrs	r2, r1
 8001b38:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b3e:	4a58      	ldr	r2, [pc, #352]	@ (8001ca0 <ADC_Init+0x1f4>)
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d022      	beq.n	8001b8a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	689a      	ldr	r2, [r3, #8]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001b52:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	6899      	ldr	r1, [r3, #8]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	430a      	orrs	r2, r1
 8001b64:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	689a      	ldr	r2, [r3, #8]
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001b74:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	6899      	ldr	r1, [r3, #8]
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	430a      	orrs	r2, r1
 8001b86:	609a      	str	r2, [r3, #8]
 8001b88:	e00f      	b.n	8001baa <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	689a      	ldr	r2, [r3, #8]
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001b98:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	689a      	ldr	r2, [r3, #8]
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001ba8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f022 0202 	bic.w	r2, r2, #2
 8001bb8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	6899      	ldr	r1, [r3, #8]
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	7e1b      	ldrb	r3, [r3, #24]
 8001bc4:	005a      	lsls	r2, r3, #1
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	430a      	orrs	r2, r1
 8001bcc:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d01b      	beq.n	8001c10 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	685a      	ldr	r2, [r3, #4]
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001be6:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	685a      	ldr	r2, [r3, #4]
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001bf6:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	6859      	ldr	r1, [r3, #4]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c02:	3b01      	subs	r3, #1
 8001c04:	035a      	lsls	r2, r3, #13
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	430a      	orrs	r2, r1
 8001c0c:	605a      	str	r2, [r3, #4]
 8001c0e:	e007      	b.n	8001c20 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	685a      	ldr	r2, [r3, #4]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c1e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001c2e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	69db      	ldr	r3, [r3, #28]
 8001c3a:	3b01      	subs	r3, #1
 8001c3c:	051a      	lsls	r2, r3, #20
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	430a      	orrs	r2, r1
 8001c44:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	689a      	ldr	r2, [r3, #8]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001c54:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	6899      	ldr	r1, [r3, #8]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001c62:	025a      	lsls	r2, r3, #9
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	430a      	orrs	r2, r1
 8001c6a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	689a      	ldr	r2, [r3, #8]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c7a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	6899      	ldr	r1, [r3, #8]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	695b      	ldr	r3, [r3, #20]
 8001c86:	029a      	lsls	r2, r3, #10
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	430a      	orrs	r2, r1
 8001c8e:	609a      	str	r2, [r3, #8]
}
 8001c90:	bf00      	nop
 8001c92:	3714      	adds	r7, #20
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr
 8001c9c:	40012300 	.word	0x40012300
 8001ca0:	0f000001 	.word	0x0f000001

08001ca4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cb0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb6:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d13c      	bne.n	8001d38 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cc2:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001cc6:	68fb      	ldr	r3, [r7, #12]
 8001cc8:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	d12b      	bne.n	8001d30 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d127      	bne.n	8001d30 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001ce0:	68fb      	ldr	r3, [r7, #12]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ce6:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d006      	beq.n	8001cfc <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d119      	bne.n	8001d30 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	685a      	ldr	r2, [r3, #4]
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f022 0220 	bic.w	r2, r2, #32
 8001d0a:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d105      	bne.n	8001d30 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d28:	f043 0201 	orr.w	r2, r3, #1
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001d30:	68f8      	ldr	r0, [r7, #12]
 8001d32:	f7ff fd7b 	bl	800182c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001d36:	e00e      	b.n	8001d56 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d3c:	f003 0310 	and.w	r3, r3, #16
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d003      	beq.n	8001d4c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001d44:	68f8      	ldr	r0, [r7, #12]
 8001d46:	f7ff fd85 	bl	8001854 <HAL_ADC_ErrorCallback>
}
 8001d4a:	e004      	b.n	8001d56 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	4798      	blx	r3
}
 8001d56:	bf00      	nop
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}

08001d5e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001d5e:	b580      	push	{r7, lr}
 8001d60:	b084      	sub	sp, #16
 8001d62:	af00      	add	r7, sp, #0
 8001d64:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d6a:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001d6c:	68f8      	ldr	r0, [r7, #12]
 8001d6e:	f7ff fd67 	bl	8001840 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001d72:	bf00      	nop
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}

08001d7a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001d7a:	b580      	push	{r7, lr}
 8001d7c:	b084      	sub	sp, #16
 8001d7e:	af00      	add	r7, sp, #0
 8001d80:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d86:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2240      	movs	r2, #64	@ 0x40
 8001d8c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d92:	f043 0204 	orr.w	r2, r3, #4
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001d9a:	68f8      	ldr	r0, [r7, #12]
 8001d9c:	f7ff fd5a 	bl	8001854 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001da0:	bf00      	nop
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}

08001da8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	f003 0307 	and.w	r3, r3, #7
 8001db6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001db8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001dbe:	68ba      	ldr	r2, [r7, #8]
 8001dc0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dc4:	4013      	ands	r3, r2
 8001dc6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001dcc:	68bb      	ldr	r3, [r7, #8]
 8001dce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001dd0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001dd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001dd8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001dda:	4a04      	ldr	r2, [pc, #16]	@ (8001dec <__NVIC_SetPriorityGrouping+0x44>)
 8001ddc:	68bb      	ldr	r3, [r7, #8]
 8001dde:	60d3      	str	r3, [r2, #12]
}
 8001de0:	bf00      	nop
 8001de2:	3714      	adds	r7, #20
 8001de4:	46bd      	mov	sp, r7
 8001de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dea:	4770      	bx	lr
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001df4:	4b04      	ldr	r3, [pc, #16]	@ (8001e08 <__NVIC_GetPriorityGrouping+0x18>)
 8001df6:	68db      	ldr	r3, [r3, #12]
 8001df8:	0a1b      	lsrs	r3, r3, #8
 8001dfa:	f003 0307 	and.w	r3, r3, #7
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr
 8001e08:	e000ed00 	.word	0xe000ed00

08001e0c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b083      	sub	sp, #12
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	4603      	mov	r3, r0
 8001e14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	db0b      	blt.n	8001e36 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	f003 021f 	and.w	r2, r3, #31
 8001e24:	4907      	ldr	r1, [pc, #28]	@ (8001e44 <__NVIC_EnableIRQ+0x38>)
 8001e26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e2a:	095b      	lsrs	r3, r3, #5
 8001e2c:	2001      	movs	r0, #1
 8001e2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001e32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001e36:	bf00      	nop
 8001e38:	370c      	adds	r7, #12
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	e000e100 	.word	0xe000e100

08001e48 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	4603      	mov	r3, r0
 8001e50:	6039      	str	r1, [r7, #0]
 8001e52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	db0a      	blt.n	8001e72 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	b2da      	uxtb	r2, r3
 8001e60:	490c      	ldr	r1, [pc, #48]	@ (8001e94 <__NVIC_SetPriority+0x4c>)
 8001e62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e66:	0112      	lsls	r2, r2, #4
 8001e68:	b2d2      	uxtb	r2, r2
 8001e6a:	440b      	add	r3, r1
 8001e6c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e70:	e00a      	b.n	8001e88 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	b2da      	uxtb	r2, r3
 8001e76:	4908      	ldr	r1, [pc, #32]	@ (8001e98 <__NVIC_SetPriority+0x50>)
 8001e78:	79fb      	ldrb	r3, [r7, #7]
 8001e7a:	f003 030f 	and.w	r3, r3, #15
 8001e7e:	3b04      	subs	r3, #4
 8001e80:	0112      	lsls	r2, r2, #4
 8001e82:	b2d2      	uxtb	r2, r2
 8001e84:	440b      	add	r3, r1
 8001e86:	761a      	strb	r2, [r3, #24]
}
 8001e88:	bf00      	nop
 8001e8a:	370c      	adds	r7, #12
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e92:	4770      	bx	lr
 8001e94:	e000e100 	.word	0xe000e100
 8001e98:	e000ed00 	.word	0xe000ed00

08001e9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b089      	sub	sp, #36	@ 0x24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f003 0307 	and.w	r3, r3, #7
 8001eae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001eb0:	69fb      	ldr	r3, [r7, #28]
 8001eb2:	f1c3 0307 	rsb	r3, r3, #7
 8001eb6:	2b04      	cmp	r3, #4
 8001eb8:	bf28      	it	cs
 8001eba:	2304      	movcs	r3, #4
 8001ebc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ebe:	69fb      	ldr	r3, [r7, #28]
 8001ec0:	3304      	adds	r3, #4
 8001ec2:	2b06      	cmp	r3, #6
 8001ec4:	d902      	bls.n	8001ecc <NVIC_EncodePriority+0x30>
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	3b03      	subs	r3, #3
 8001eca:	e000      	b.n	8001ece <NVIC_EncodePriority+0x32>
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ed4:	69bb      	ldr	r3, [r7, #24]
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	43da      	mvns	r2, r3
 8001edc:	68bb      	ldr	r3, [r7, #8]
 8001ede:	401a      	ands	r2, r3
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ee4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ee8:	697b      	ldr	r3, [r7, #20]
 8001eea:	fa01 f303 	lsl.w	r3, r1, r3
 8001eee:	43d9      	mvns	r1, r3
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ef4:	4313      	orrs	r3, r2
         );
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	3724      	adds	r7, #36	@ 0x24
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f02:	b580      	push	{r7, lr}
 8001f04:	b082      	sub	sp, #8
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f0a:	6878      	ldr	r0, [r7, #4]
 8001f0c:	f7ff ff4c 	bl	8001da8 <__NVIC_SetPriorityGrouping>
}
 8001f10:	bf00      	nop
 8001f12:	3708      	adds	r7, #8
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}

08001f18 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b086      	sub	sp, #24
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	4603      	mov	r3, r0
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
 8001f24:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001f2a:	f7ff ff61 	bl	8001df0 <__NVIC_GetPriorityGrouping>
 8001f2e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	68b9      	ldr	r1, [r7, #8]
 8001f34:	6978      	ldr	r0, [r7, #20]
 8001f36:	f7ff ffb1 	bl	8001e9c <NVIC_EncodePriority>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f40:	4611      	mov	r1, r2
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7ff ff80 	bl	8001e48 <__NVIC_SetPriority>
}
 8001f48:	bf00      	nop
 8001f4a:	3718      	adds	r7, #24
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	bd80      	pop	{r7, pc}

08001f50 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5e:	4618      	mov	r0, r3
 8001f60:	f7ff ff54 	bl	8001e0c <__NVIC_EnableIRQ>
}
 8001f64:	bf00      	nop
 8001f66:	3708      	adds	r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b086      	sub	sp, #24
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f74:	2300      	movs	r3, #0
 8001f76:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f78:	f7ff fb14 	bl	80015a4 <HAL_GetTick>
 8001f7c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d101      	bne.n	8001f88 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e099      	b.n	80020bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2200      	movs	r2, #0
 8001f94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f022 0201 	bic.w	r2, r2, #1
 8001fa6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fa8:	e00f      	b.n	8001fca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001faa:	f7ff fafb 	bl	80015a4 <HAL_GetTick>
 8001fae:	4602      	mov	r2, r0
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	1ad3      	subs	r3, r2, r3
 8001fb4:	2b05      	cmp	r3, #5
 8001fb6:	d908      	bls.n	8001fca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2220      	movs	r2, #32
 8001fbc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2203      	movs	r2, #3
 8001fc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e078      	b.n	80020bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f003 0301 	and.w	r3, r3, #1
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d1e8      	bne.n	8001faa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001fe0:	697a      	ldr	r2, [r7, #20]
 8001fe2:	4b38      	ldr	r3, [pc, #224]	@ (80020c4 <HAL_DMA_Init+0x158>)
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	685a      	ldr	r2, [r3, #4]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ff6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	691b      	ldr	r3, [r3, #16]
 8001ffc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002002:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	699b      	ldr	r3, [r3, #24]
 8002008:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800200e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a1b      	ldr	r3, [r3, #32]
 8002014:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002016:	697a      	ldr	r2, [r7, #20]
 8002018:	4313      	orrs	r3, r2
 800201a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002020:	2b04      	cmp	r3, #4
 8002022:	d107      	bne.n	8002034 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800202c:	4313      	orrs	r3, r2
 800202e:	697a      	ldr	r2, [r7, #20]
 8002030:	4313      	orrs	r3, r2
 8002032:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	697a      	ldr	r2, [r7, #20]
 800203a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	695b      	ldr	r3, [r3, #20]
 8002042:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	f023 0307 	bic.w	r3, r3, #7
 800204a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002050:	697a      	ldr	r2, [r7, #20]
 8002052:	4313      	orrs	r3, r2
 8002054:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800205a:	2b04      	cmp	r3, #4
 800205c:	d117      	bne.n	800208e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002062:	697a      	ldr	r2, [r7, #20]
 8002064:	4313      	orrs	r3, r2
 8002066:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800206c:	2b00      	cmp	r3, #0
 800206e:	d00e      	beq.n	800208e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	f000 fb01 	bl	8002678 <DMA_CheckFifoParam>
 8002076:	4603      	mov	r3, r0
 8002078:	2b00      	cmp	r3, #0
 800207a:	d008      	beq.n	800208e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	2240      	movs	r2, #64	@ 0x40
 8002080:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	2201      	movs	r2, #1
 8002086:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800208a:	2301      	movs	r3, #1
 800208c:	e016      	b.n	80020bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	697a      	ldr	r2, [r7, #20]
 8002094:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 fab8 	bl	800260c <DMA_CalcBaseAndBitshift>
 800209c:	4603      	mov	r3, r0
 800209e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80020a4:	223f      	movs	r2, #63	@ 0x3f
 80020a6:	409a      	lsls	r2, r3
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	2200      	movs	r2, #0
 80020b0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80020ba:	2300      	movs	r3, #0
}
 80020bc:	4618      	mov	r0, r3
 80020be:	3718      	adds	r7, #24
 80020c0:	46bd      	mov	sp, r7
 80020c2:	bd80      	pop	{r7, pc}
 80020c4:	f010803f 	.word	0xf010803f

080020c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b086      	sub	sp, #24
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	60f8      	str	r0, [r7, #12]
 80020d0:	60b9      	str	r1, [r7, #8]
 80020d2:	607a      	str	r2, [r7, #4]
 80020d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80020d6:	2300      	movs	r3, #0
 80020d8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020de:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80020e6:	2b01      	cmp	r3, #1
 80020e8:	d101      	bne.n	80020ee <HAL_DMA_Start_IT+0x26>
 80020ea:	2302      	movs	r3, #2
 80020ec:	e040      	b.n	8002170 <HAL_DMA_Start_IT+0xa8>
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	2201      	movs	r2, #1
 80020f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d12f      	bne.n	8002162 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	2202      	movs	r2, #2
 8002106:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2200      	movs	r2, #0
 800210e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	687a      	ldr	r2, [r7, #4]
 8002114:	68b9      	ldr	r1, [r7, #8]
 8002116:	68f8      	ldr	r0, [r7, #12]
 8002118:	f000 fa4a 	bl	80025b0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002120:	223f      	movs	r2, #63	@ 0x3f
 8002122:	409a      	lsls	r2, r3
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f042 0216 	orr.w	r2, r2, #22
 8002136:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213c:	2b00      	cmp	r3, #0
 800213e:	d007      	beq.n	8002150 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681a      	ldr	r2, [r3, #0]
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f042 0208 	orr.w	r2, r2, #8
 800214e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	681a      	ldr	r2, [r3, #0]
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f042 0201 	orr.w	r2, r2, #1
 800215e:	601a      	str	r2, [r3, #0]
 8002160:	e005      	b.n	800216e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	2200      	movs	r2, #0
 8002166:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800216a:	2302      	movs	r3, #2
 800216c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800216e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002170:	4618      	mov	r0, r3
 8002172:	3718      	adds	r7, #24
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}

08002178 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b084      	sub	sp, #16
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002184:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002186:	f7ff fa0d 	bl	80015a4 <HAL_GetTick>
 800218a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002192:	b2db      	uxtb	r3, r3
 8002194:	2b02      	cmp	r3, #2
 8002196:	d008      	beq.n	80021aa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2280      	movs	r2, #128	@ 0x80
 800219c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	e052      	b.n	8002250 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	681a      	ldr	r2, [r3, #0]
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f022 0216 	bic.w	r2, r2, #22
 80021b8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	695a      	ldr	r2, [r3, #20]
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80021c8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d103      	bne.n	80021da <HAL_DMA_Abort+0x62>
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d007      	beq.n	80021ea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681a      	ldr	r2, [r3, #0]
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f022 0208 	bic.w	r2, r2, #8
 80021e8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	f022 0201 	bic.w	r2, r2, #1
 80021f8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80021fa:	e013      	b.n	8002224 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80021fc:	f7ff f9d2 	bl	80015a4 <HAL_GetTick>
 8002200:	4602      	mov	r2, r0
 8002202:	68bb      	ldr	r3, [r7, #8]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	2b05      	cmp	r3, #5
 8002208:	d90c      	bls.n	8002224 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2220      	movs	r2, #32
 800220e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2203      	movs	r2, #3
 8002214:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002220:	2303      	movs	r3, #3
 8002222:	e015      	b.n	8002250 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0301 	and.w	r3, r3, #1
 800222e:	2b00      	cmp	r3, #0
 8002230:	d1e4      	bne.n	80021fc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002236:	223f      	movs	r2, #63	@ 0x3f
 8002238:	409a      	lsls	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	2201      	movs	r2, #1
 8002242:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	2200      	movs	r2, #0
 800224a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b02      	cmp	r3, #2
 800226a:	d004      	beq.n	8002276 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2280      	movs	r2, #128	@ 0x80
 8002270:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002272:	2301      	movs	r3, #1
 8002274:	e00c      	b.n	8002290 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	2205      	movs	r2, #5
 800227a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f022 0201 	bic.w	r2, r2, #1
 800228c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b086      	sub	sp, #24
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80022a4:	2300      	movs	r3, #0
 80022a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80022a8:	4b8e      	ldr	r3, [pc, #568]	@ (80024e4 <HAL_DMA_IRQHandler+0x248>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a8e      	ldr	r2, [pc, #568]	@ (80024e8 <HAL_DMA_IRQHandler+0x24c>)
 80022ae:	fba2 2303 	umull	r2, r3, r2, r3
 80022b2:	0a9b      	lsrs	r3, r3, #10
 80022b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022c6:	2208      	movs	r2, #8
 80022c8:	409a      	lsls	r2, r3
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	4013      	ands	r3, r2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d01a      	beq.n	8002308 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 0304 	and.w	r3, r3, #4
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d013      	beq.n	8002308 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681a      	ldr	r2, [r3, #0]
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f022 0204 	bic.w	r2, r2, #4
 80022ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022f4:	2208      	movs	r2, #8
 80022f6:	409a      	lsls	r2, r3
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002300:	f043 0201 	orr.w	r2, r3, #1
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800230c:	2201      	movs	r2, #1
 800230e:	409a      	lsls	r2, r3
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	4013      	ands	r3, r2
 8002314:	2b00      	cmp	r3, #0
 8002316:	d012      	beq.n	800233e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	695b      	ldr	r3, [r3, #20]
 800231e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002322:	2b00      	cmp	r3, #0
 8002324:	d00b      	beq.n	800233e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232a:	2201      	movs	r2, #1
 800232c:	409a      	lsls	r2, r3
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002336:	f043 0202 	orr.w	r2, r3, #2
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002342:	2204      	movs	r2, #4
 8002344:	409a      	lsls	r2, r3
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	4013      	ands	r3, r2
 800234a:	2b00      	cmp	r3, #0
 800234c:	d012      	beq.n	8002374 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0302 	and.w	r3, r3, #2
 8002358:	2b00      	cmp	r3, #0
 800235a:	d00b      	beq.n	8002374 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002360:	2204      	movs	r2, #4
 8002362:	409a      	lsls	r2, r3
 8002364:	693b      	ldr	r3, [r7, #16]
 8002366:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800236c:	f043 0204 	orr.w	r2, r3, #4
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002378:	2210      	movs	r2, #16
 800237a:	409a      	lsls	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	4013      	ands	r3, r2
 8002380:	2b00      	cmp	r3, #0
 8002382:	d043      	beq.n	800240c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f003 0308 	and.w	r3, r3, #8
 800238e:	2b00      	cmp	r3, #0
 8002390:	d03c      	beq.n	800240c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002396:	2210      	movs	r2, #16
 8002398:	409a      	lsls	r2, r3
 800239a:	693b      	ldr	r3, [r7, #16]
 800239c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d018      	beq.n	80023de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d108      	bne.n	80023cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d024      	beq.n	800240c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	4798      	blx	r3
 80023ca:	e01f      	b.n	800240c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d01b      	beq.n	800240c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023d8:	6878      	ldr	r0, [r7, #4]
 80023da:	4798      	blx	r3
 80023dc:	e016      	b.n	800240c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d107      	bne.n	80023fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f022 0208 	bic.w	r2, r2, #8
 80023fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002400:	2b00      	cmp	r3, #0
 8002402:	d003      	beq.n	800240c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002410:	2220      	movs	r2, #32
 8002412:	409a      	lsls	r2, r3
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	4013      	ands	r3, r2
 8002418:	2b00      	cmp	r3, #0
 800241a:	f000 808f 	beq.w	800253c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0310 	and.w	r3, r3, #16
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 8087 	beq.w	800253c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002432:	2220      	movs	r2, #32
 8002434:	409a      	lsls	r2, r3
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b05      	cmp	r3, #5
 8002444:	d136      	bne.n	80024b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	681a      	ldr	r2, [r3, #0]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f022 0216 	bic.w	r2, r2, #22
 8002454:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	695a      	ldr	r2, [r3, #20]
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002464:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246a:	2b00      	cmp	r3, #0
 800246c:	d103      	bne.n	8002476 <HAL_DMA_IRQHandler+0x1da>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002472:	2b00      	cmp	r3, #0
 8002474:	d007      	beq.n	8002486 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	681a      	ldr	r2, [r3, #0]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f022 0208 	bic.w	r2, r2, #8
 8002484:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800248a:	223f      	movs	r2, #63	@ 0x3f
 800248c:	409a      	lsls	r2, r3
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2201      	movs	r2, #1
 8002496:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	2200      	movs	r2, #0
 800249e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d07e      	beq.n	80025a8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024ae:	6878      	ldr	r0, [r7, #4]
 80024b0:	4798      	blx	r3
        }
        return;
 80024b2:	e079      	b.n	80025a8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d01d      	beq.n	80024fe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d10d      	bne.n	80024ec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d031      	beq.n	800253c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024dc:	6878      	ldr	r0, [r7, #4]
 80024de:	4798      	blx	r3
 80024e0:	e02c      	b.n	800253c <HAL_DMA_IRQHandler+0x2a0>
 80024e2:	bf00      	nop
 80024e4:	20000000 	.word	0x20000000
 80024e8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d023      	beq.n	800253c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	4798      	blx	r3
 80024fc:	e01e      	b.n	800253c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002508:	2b00      	cmp	r3, #0
 800250a:	d10f      	bne.n	800252c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f022 0210 	bic.w	r2, r2, #16
 800251a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002530:	2b00      	cmp	r3, #0
 8002532:	d003      	beq.n	800253c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002540:	2b00      	cmp	r3, #0
 8002542:	d032      	beq.n	80025aa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002548:	f003 0301 	and.w	r3, r3, #1
 800254c:	2b00      	cmp	r3, #0
 800254e:	d022      	beq.n	8002596 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2205      	movs	r2, #5
 8002554:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 0201 	bic.w	r2, r2, #1
 8002566:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	3301      	adds	r3, #1
 800256c:	60bb      	str	r3, [r7, #8]
 800256e:	697a      	ldr	r2, [r7, #20]
 8002570:	429a      	cmp	r2, r3
 8002572:	d307      	bcc.n	8002584 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d1f2      	bne.n	8002568 <HAL_DMA_IRQHandler+0x2cc>
 8002582:	e000      	b.n	8002586 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002584:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800259a:	2b00      	cmp	r3, #0
 800259c:	d005      	beq.n	80025aa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	4798      	blx	r3
 80025a6:	e000      	b.n	80025aa <HAL_DMA_IRQHandler+0x30e>
        return;
 80025a8:	bf00      	nop
    }
  }
}
 80025aa:	3718      	adds	r7, #24
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b085      	sub	sp, #20
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
 80025bc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80025cc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	683a      	ldr	r2, [r7, #0]
 80025d4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	689b      	ldr	r3, [r3, #8]
 80025da:	2b40      	cmp	r3, #64	@ 0x40
 80025dc:	d108      	bne.n	80025f0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	687a      	ldr	r2, [r7, #4]
 80025e4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	68ba      	ldr	r2, [r7, #8]
 80025ec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80025ee:	e007      	b.n	8002600 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	68ba      	ldr	r2, [r7, #8]
 80025f6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	687a      	ldr	r2, [r7, #4]
 80025fe:	60da      	str	r2, [r3, #12]
}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	b2db      	uxtb	r3, r3
 800261a:	3b10      	subs	r3, #16
 800261c:	4a14      	ldr	r2, [pc, #80]	@ (8002670 <DMA_CalcBaseAndBitshift+0x64>)
 800261e:	fba2 2303 	umull	r2, r3, r2, r3
 8002622:	091b      	lsrs	r3, r3, #4
 8002624:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002626:	4a13      	ldr	r2, [pc, #76]	@ (8002674 <DMA_CalcBaseAndBitshift+0x68>)
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	4413      	add	r3, r2
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	461a      	mov	r2, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	2b03      	cmp	r3, #3
 8002638:	d909      	bls.n	800264e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002642:	f023 0303 	bic.w	r3, r3, #3
 8002646:	1d1a      	adds	r2, r3, #4
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	659a      	str	r2, [r3, #88]	@ 0x58
 800264c:	e007      	b.n	800265e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002656:	f023 0303 	bic.w	r3, r3, #3
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002662:	4618      	mov	r0, r3
 8002664:	3714      	adds	r7, #20
 8002666:	46bd      	mov	sp, r7
 8002668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266c:	4770      	bx	lr
 800266e:	bf00      	nop
 8002670:	aaaaaaab 	.word	0xaaaaaaab
 8002674:	080085dc 	.word	0x080085dc

08002678 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002680:	2300      	movs	r3, #0
 8002682:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002688:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	699b      	ldr	r3, [r3, #24]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d11f      	bne.n	80026d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	2b03      	cmp	r3, #3
 8002696:	d856      	bhi.n	8002746 <DMA_CheckFifoParam+0xce>
 8002698:	a201      	add	r2, pc, #4	@ (adr r2, 80026a0 <DMA_CheckFifoParam+0x28>)
 800269a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800269e:	bf00      	nop
 80026a0:	080026b1 	.word	0x080026b1
 80026a4:	080026c3 	.word	0x080026c3
 80026a8:	080026b1 	.word	0x080026b1
 80026ac:	08002747 	.word	0x08002747
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d046      	beq.n	800274a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80026bc:	2301      	movs	r3, #1
 80026be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026c0:	e043      	b.n	800274a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026c6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80026ca:	d140      	bne.n	800274e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80026cc:	2301      	movs	r3, #1
 80026ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80026d0:	e03d      	b.n	800274e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	699b      	ldr	r3, [r3, #24]
 80026d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80026da:	d121      	bne.n	8002720 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2b03      	cmp	r3, #3
 80026e0:	d837      	bhi.n	8002752 <DMA_CheckFifoParam+0xda>
 80026e2:	a201      	add	r2, pc, #4	@ (adr r2, 80026e8 <DMA_CheckFifoParam+0x70>)
 80026e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e8:	080026f9 	.word	0x080026f9
 80026ec:	080026ff 	.word	0x080026ff
 80026f0:	080026f9 	.word	0x080026f9
 80026f4:	08002711 	.word	0x08002711
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80026f8:	2301      	movs	r3, #1
 80026fa:	73fb      	strb	r3, [r7, #15]
      break;
 80026fc:	e030      	b.n	8002760 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002702:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002706:	2b00      	cmp	r3, #0
 8002708:	d025      	beq.n	8002756 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800270e:	e022      	b.n	8002756 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002714:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002718:	d11f      	bne.n	800275a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800271e:	e01c      	b.n	800275a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	2b02      	cmp	r3, #2
 8002724:	d903      	bls.n	800272e <DMA_CheckFifoParam+0xb6>
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	2b03      	cmp	r3, #3
 800272a:	d003      	beq.n	8002734 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800272c:	e018      	b.n	8002760 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800272e:	2301      	movs	r3, #1
 8002730:	73fb      	strb	r3, [r7, #15]
      break;
 8002732:	e015      	b.n	8002760 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002738:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800273c:	2b00      	cmp	r3, #0
 800273e:	d00e      	beq.n	800275e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002740:	2301      	movs	r3, #1
 8002742:	73fb      	strb	r3, [r7, #15]
      break;
 8002744:	e00b      	b.n	800275e <DMA_CheckFifoParam+0xe6>
      break;
 8002746:	bf00      	nop
 8002748:	e00a      	b.n	8002760 <DMA_CheckFifoParam+0xe8>
      break;
 800274a:	bf00      	nop
 800274c:	e008      	b.n	8002760 <DMA_CheckFifoParam+0xe8>
      break;
 800274e:	bf00      	nop
 8002750:	e006      	b.n	8002760 <DMA_CheckFifoParam+0xe8>
      break;
 8002752:	bf00      	nop
 8002754:	e004      	b.n	8002760 <DMA_CheckFifoParam+0xe8>
      break;
 8002756:	bf00      	nop
 8002758:	e002      	b.n	8002760 <DMA_CheckFifoParam+0xe8>
      break;   
 800275a:	bf00      	nop
 800275c:	e000      	b.n	8002760 <DMA_CheckFifoParam+0xe8>
      break;
 800275e:	bf00      	nop
    }
  } 
  
  return status; 
 8002760:	7bfb      	ldrb	r3, [r7, #15]
}
 8002762:	4618      	mov	r0, r3
 8002764:	3714      	adds	r7, #20
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr
 800276e:	bf00      	nop

08002770 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002770:	b480      	push	{r7}
 8002772:	b089      	sub	sp, #36	@ 0x24
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
 8002778:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800277a:	2300      	movs	r3, #0
 800277c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800277e:	2300      	movs	r3, #0
 8002780:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002782:	2300      	movs	r3, #0
 8002784:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002786:	2300      	movs	r3, #0
 8002788:	61fb      	str	r3, [r7, #28]
 800278a:	e159      	b.n	8002a40 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800278c:	2201      	movs	r2, #1
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	fa02 f303 	lsl.w	r3, r2, r3
 8002794:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	697a      	ldr	r2, [r7, #20]
 800279c:	4013      	ands	r3, r2
 800279e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	429a      	cmp	r2, r3
 80027a6:	f040 8148 	bne.w	8002a3a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	f003 0303 	and.w	r3, r3, #3
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d005      	beq.n	80027c2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80027be:	2b02      	cmp	r3, #2
 80027c0:	d130      	bne.n	8002824 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	689b      	ldr	r3, [r3, #8]
 80027c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80027c8:	69fb      	ldr	r3, [r7, #28]
 80027ca:	005b      	lsls	r3, r3, #1
 80027cc:	2203      	movs	r2, #3
 80027ce:	fa02 f303 	lsl.w	r3, r2, r3
 80027d2:	43db      	mvns	r3, r3
 80027d4:	69ba      	ldr	r2, [r7, #24]
 80027d6:	4013      	ands	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	68da      	ldr	r2, [r3, #12]
 80027de:	69fb      	ldr	r3, [r7, #28]
 80027e0:	005b      	lsls	r3, r3, #1
 80027e2:	fa02 f303 	lsl.w	r3, r2, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	69ba      	ldr	r2, [r7, #24]
 80027f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027f8:	2201      	movs	r2, #1
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	4013      	ands	r3, r2
 8002806:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	091b      	lsrs	r3, r3, #4
 800280e:	f003 0201 	and.w	r2, r3, #1
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f003 0303 	and.w	r3, r3, #3
 800282c:	2b03      	cmp	r3, #3
 800282e:	d017      	beq.n	8002860 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	005b      	lsls	r3, r3, #1
 800283a:	2203      	movs	r2, #3
 800283c:	fa02 f303 	lsl.w	r3, r2, r3
 8002840:	43db      	mvns	r3, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4013      	ands	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	689a      	ldr	r2, [r3, #8]
 800284c:	69fb      	ldr	r3, [r7, #28]
 800284e:	005b      	lsls	r3, r3, #1
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	69ba      	ldr	r2, [r7, #24]
 8002856:	4313      	orrs	r3, r2
 8002858:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69ba      	ldr	r2, [r7, #24]
 800285e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	685b      	ldr	r3, [r3, #4]
 8002864:	f003 0303 	and.w	r3, r3, #3
 8002868:	2b02      	cmp	r3, #2
 800286a:	d123      	bne.n	80028b4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	08da      	lsrs	r2, r3, #3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	3208      	adds	r2, #8
 8002874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002878:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	f003 0307 	and.w	r3, r3, #7
 8002880:	009b      	lsls	r3, r3, #2
 8002882:	220f      	movs	r2, #15
 8002884:	fa02 f303 	lsl.w	r3, r2, r3
 8002888:	43db      	mvns	r3, r3
 800288a:	69ba      	ldr	r2, [r7, #24]
 800288c:	4013      	ands	r3, r2
 800288e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	691a      	ldr	r2, [r3, #16]
 8002894:	69fb      	ldr	r3, [r7, #28]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	009b      	lsls	r3, r3, #2
 800289c:	fa02 f303 	lsl.w	r3, r2, r3
 80028a0:	69ba      	ldr	r2, [r7, #24]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80028a6:	69fb      	ldr	r3, [r7, #28]
 80028a8:	08da      	lsrs	r2, r3, #3
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	3208      	adds	r2, #8
 80028ae:	69b9      	ldr	r1, [r7, #24]
 80028b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	2203      	movs	r2, #3
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	43db      	mvns	r3, r3
 80028c6:	69ba      	ldr	r2, [r7, #24]
 80028c8:	4013      	ands	r3, r2
 80028ca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685b      	ldr	r3, [r3, #4]
 80028d0:	f003 0203 	and.w	r2, r3, #3
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	005b      	lsls	r3, r3, #1
 80028d8:	fa02 f303 	lsl.w	r3, r2, r3
 80028dc:	69ba      	ldr	r2, [r7, #24]
 80028de:	4313      	orrs	r3, r2
 80028e0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	69ba      	ldr	r2, [r7, #24]
 80028e6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685b      	ldr	r3, [r3, #4]
 80028ec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	f000 80a2 	beq.w	8002a3a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	4b57      	ldr	r3, [pc, #348]	@ (8002a58 <HAL_GPIO_Init+0x2e8>)
 80028fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028fe:	4a56      	ldr	r2, [pc, #344]	@ (8002a58 <HAL_GPIO_Init+0x2e8>)
 8002900:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002904:	6453      	str	r3, [r2, #68]	@ 0x44
 8002906:	4b54      	ldr	r3, [pc, #336]	@ (8002a58 <HAL_GPIO_Init+0x2e8>)
 8002908:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800290e:	60fb      	str	r3, [r7, #12]
 8002910:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002912:	4a52      	ldr	r2, [pc, #328]	@ (8002a5c <HAL_GPIO_Init+0x2ec>)
 8002914:	69fb      	ldr	r3, [r7, #28]
 8002916:	089b      	lsrs	r3, r3, #2
 8002918:	3302      	adds	r3, #2
 800291a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800291e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002920:	69fb      	ldr	r3, [r7, #28]
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	009b      	lsls	r3, r3, #2
 8002928:	220f      	movs	r2, #15
 800292a:	fa02 f303 	lsl.w	r3, r2, r3
 800292e:	43db      	mvns	r3, r3
 8002930:	69ba      	ldr	r2, [r7, #24]
 8002932:	4013      	ands	r3, r2
 8002934:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a49      	ldr	r2, [pc, #292]	@ (8002a60 <HAL_GPIO_Init+0x2f0>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d019      	beq.n	8002972 <HAL_GPIO_Init+0x202>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a48      	ldr	r2, [pc, #288]	@ (8002a64 <HAL_GPIO_Init+0x2f4>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d013      	beq.n	800296e <HAL_GPIO_Init+0x1fe>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	4a47      	ldr	r2, [pc, #284]	@ (8002a68 <HAL_GPIO_Init+0x2f8>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d00d      	beq.n	800296a <HAL_GPIO_Init+0x1fa>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	4a46      	ldr	r2, [pc, #280]	@ (8002a6c <HAL_GPIO_Init+0x2fc>)
 8002952:	4293      	cmp	r3, r2
 8002954:	d007      	beq.n	8002966 <HAL_GPIO_Init+0x1f6>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	4a45      	ldr	r2, [pc, #276]	@ (8002a70 <HAL_GPIO_Init+0x300>)
 800295a:	4293      	cmp	r3, r2
 800295c:	d101      	bne.n	8002962 <HAL_GPIO_Init+0x1f2>
 800295e:	2304      	movs	r3, #4
 8002960:	e008      	b.n	8002974 <HAL_GPIO_Init+0x204>
 8002962:	2307      	movs	r3, #7
 8002964:	e006      	b.n	8002974 <HAL_GPIO_Init+0x204>
 8002966:	2303      	movs	r3, #3
 8002968:	e004      	b.n	8002974 <HAL_GPIO_Init+0x204>
 800296a:	2302      	movs	r3, #2
 800296c:	e002      	b.n	8002974 <HAL_GPIO_Init+0x204>
 800296e:	2301      	movs	r3, #1
 8002970:	e000      	b.n	8002974 <HAL_GPIO_Init+0x204>
 8002972:	2300      	movs	r3, #0
 8002974:	69fa      	ldr	r2, [r7, #28]
 8002976:	f002 0203 	and.w	r2, r2, #3
 800297a:	0092      	lsls	r2, r2, #2
 800297c:	4093      	lsls	r3, r2
 800297e:	69ba      	ldr	r2, [r7, #24]
 8002980:	4313      	orrs	r3, r2
 8002982:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002984:	4935      	ldr	r1, [pc, #212]	@ (8002a5c <HAL_GPIO_Init+0x2ec>)
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	089b      	lsrs	r3, r3, #2
 800298a:	3302      	adds	r3, #2
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002992:	4b38      	ldr	r3, [pc, #224]	@ (8002a74 <HAL_GPIO_Init+0x304>)
 8002994:	689b      	ldr	r3, [r3, #8]
 8002996:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	43db      	mvns	r3, r3
 800299c:	69ba      	ldr	r2, [r7, #24]
 800299e:	4013      	ands	r3, r2
 80029a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d003      	beq.n	80029b6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	4313      	orrs	r3, r2
 80029b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029b6:	4a2f      	ldr	r2, [pc, #188]	@ (8002a74 <HAL_GPIO_Init+0x304>)
 80029b8:	69bb      	ldr	r3, [r7, #24]
 80029ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029bc:	4b2d      	ldr	r3, [pc, #180]	@ (8002a74 <HAL_GPIO_Init+0x304>)
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029c2:	693b      	ldr	r3, [r7, #16]
 80029c4:	43db      	mvns	r3, r3
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	4013      	ands	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d003      	beq.n	80029e0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80029d8:	69ba      	ldr	r2, [r7, #24]
 80029da:	693b      	ldr	r3, [r7, #16]
 80029dc:	4313      	orrs	r3, r2
 80029de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029e0:	4a24      	ldr	r2, [pc, #144]	@ (8002a74 <HAL_GPIO_Init+0x304>)
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029e6:	4b23      	ldr	r3, [pc, #140]	@ (8002a74 <HAL_GPIO_Init+0x304>)
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	43db      	mvns	r3, r3
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	4013      	ands	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	685b      	ldr	r3, [r3, #4]
 80029fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002a02:	69ba      	ldr	r2, [r7, #24]
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002a0a:	4a1a      	ldr	r2, [pc, #104]	@ (8002a74 <HAL_GPIO_Init+0x304>)
 8002a0c:	69bb      	ldr	r3, [r7, #24]
 8002a0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a10:	4b18      	ldr	r3, [pc, #96]	@ (8002a74 <HAL_GPIO_Init+0x304>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	43db      	mvns	r3, r3
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	4013      	ands	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d003      	beq.n	8002a34 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a34:	4a0f      	ldr	r2, [pc, #60]	@ (8002a74 <HAL_GPIO_Init+0x304>)
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a3a:	69fb      	ldr	r3, [r7, #28]
 8002a3c:	3301      	adds	r3, #1
 8002a3e:	61fb      	str	r3, [r7, #28]
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	2b0f      	cmp	r3, #15
 8002a44:	f67f aea2 	bls.w	800278c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a48:	bf00      	nop
 8002a4a:	bf00      	nop
 8002a4c:	3724      	adds	r7, #36	@ 0x24
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	40023800 	.word	0x40023800
 8002a5c:	40013800 	.word	0x40013800
 8002a60:	40020000 	.word	0x40020000
 8002a64:	40020400 	.word	0x40020400
 8002a68:	40020800 	.word	0x40020800
 8002a6c:	40020c00 	.word	0x40020c00
 8002a70:	40021000 	.word	0x40021000
 8002a74:	40013c00 	.word	0x40013c00

08002a78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	460b      	mov	r3, r1
 8002a82:	807b      	strh	r3, [r7, #2]
 8002a84:	4613      	mov	r3, r2
 8002a86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a88:	787b      	ldrb	r3, [r7, #1]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d003      	beq.n	8002a96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a8e:	887a      	ldrh	r2, [r7, #2]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a94:	e003      	b.n	8002a9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a96:	887b      	ldrh	r3, [r7, #2]
 8002a98:	041a      	lsls	r2, r3, #16
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	619a      	str	r2, [r3, #24]
}
 8002a9e:	bf00      	nop
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr

08002aaa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002aaa:	b480      	push	{r7}
 8002aac:	b085      	sub	sp, #20
 8002aae:	af00      	add	r7, sp, #0
 8002ab0:	6078      	str	r0, [r7, #4]
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	695b      	ldr	r3, [r3, #20]
 8002aba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002abc:	887a      	ldrh	r2, [r7, #2]
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	041a      	lsls	r2, r3, #16
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	43d9      	mvns	r1, r3
 8002ac8:	887b      	ldrh	r3, [r7, #2]
 8002aca:	400b      	ands	r3, r1
 8002acc:	431a      	orrs	r2, r3
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	619a      	str	r2, [r3, #24]
}
 8002ad2:	bf00      	nop
 8002ad4:	3714      	adds	r7, #20
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002adc:	4770      	bx	lr
	...

08002ae0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b086      	sub	sp, #24
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d101      	bne.n	8002af2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aee:	2301      	movs	r3, #1
 8002af0:	e267      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d075      	beq.n	8002bea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002afe:	4b88      	ldr	r3, [pc, #544]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b00:	689b      	ldr	r3, [r3, #8]
 8002b02:	f003 030c 	and.w	r3, r3, #12
 8002b06:	2b04      	cmp	r3, #4
 8002b08:	d00c      	beq.n	8002b24 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b0a:	4b85      	ldr	r3, [pc, #532]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002b12:	2b08      	cmp	r3, #8
 8002b14:	d112      	bne.n	8002b3c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b16:	4b82      	ldr	r3, [pc, #520]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b1e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b22:	d10b      	bne.n	8002b3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b24:	4b7e      	ldr	r3, [pc, #504]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d05b      	beq.n	8002be8 <HAL_RCC_OscConfig+0x108>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d157      	bne.n	8002be8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e242      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	685b      	ldr	r3, [r3, #4]
 8002b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b44:	d106      	bne.n	8002b54 <HAL_RCC_OscConfig+0x74>
 8002b46:	4b76      	ldr	r3, [pc, #472]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a75      	ldr	r2, [pc, #468]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b50:	6013      	str	r3, [r2, #0]
 8002b52:	e01d      	b.n	8002b90 <HAL_RCC_OscConfig+0xb0>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b5c:	d10c      	bne.n	8002b78 <HAL_RCC_OscConfig+0x98>
 8002b5e:	4b70      	ldr	r3, [pc, #448]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4a6f      	ldr	r2, [pc, #444]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b68:	6013      	str	r3, [r2, #0]
 8002b6a:	4b6d      	ldr	r3, [pc, #436]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a6c      	ldr	r2, [pc, #432]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b74:	6013      	str	r3, [r2, #0]
 8002b76:	e00b      	b.n	8002b90 <HAL_RCC_OscConfig+0xb0>
 8002b78:	4b69      	ldr	r3, [pc, #420]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a68      	ldr	r2, [pc, #416]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b82:	6013      	str	r3, [r2, #0]
 8002b84:	4b66      	ldr	r3, [pc, #408]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a65      	ldr	r2, [pc, #404]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002b8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d013      	beq.n	8002bc0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b98:	f7fe fd04 	bl	80015a4 <HAL_GetTick>
 8002b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b9e:	e008      	b.n	8002bb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ba0:	f7fe fd00 	bl	80015a4 <HAL_GetTick>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	1ad3      	subs	r3, r2, r3
 8002baa:	2b64      	cmp	r3, #100	@ 0x64
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e207      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0f0      	beq.n	8002ba0 <HAL_RCC_OscConfig+0xc0>
 8002bbe:	e014      	b.n	8002bea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc0:	f7fe fcf0 	bl	80015a4 <HAL_GetTick>
 8002bc4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bc6:	e008      	b.n	8002bda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bc8:	f7fe fcec 	bl	80015a4 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	2b64      	cmp	r3, #100	@ 0x64
 8002bd4:	d901      	bls.n	8002bda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bd6:	2303      	movs	r3, #3
 8002bd8:	e1f3      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bda:	4b51      	ldr	r3, [pc, #324]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d1f0      	bne.n	8002bc8 <HAL_RCC_OscConfig+0xe8>
 8002be6:	e000      	b.n	8002bea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002be8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0302 	and.w	r3, r3, #2
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d063      	beq.n	8002cbe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002bf6:	4b4a      	ldr	r3, [pc, #296]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 030c 	and.w	r3, r3, #12
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00b      	beq.n	8002c1a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c02:	4b47      	ldr	r3, [pc, #284]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002c0a:	2b08      	cmp	r3, #8
 8002c0c:	d11c      	bne.n	8002c48 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c0e:	4b44      	ldr	r3, [pc, #272]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c10:	685b      	ldr	r3, [r3, #4]
 8002c12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d116      	bne.n	8002c48 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c1a:	4b41      	ldr	r3, [pc, #260]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d005      	beq.n	8002c32 <HAL_RCC_OscConfig+0x152>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	2b01      	cmp	r3, #1
 8002c2c:	d001      	beq.n	8002c32 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e1c7      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c32:	4b3b      	ldr	r3, [pc, #236]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	691b      	ldr	r3, [r3, #16]
 8002c3e:	00db      	lsls	r3, r3, #3
 8002c40:	4937      	ldr	r1, [pc, #220]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c46:	e03a      	b.n	8002cbe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d020      	beq.n	8002c92 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c50:	4b34      	ldr	r3, [pc, #208]	@ (8002d24 <HAL_RCC_OscConfig+0x244>)
 8002c52:	2201      	movs	r2, #1
 8002c54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c56:	f7fe fca5 	bl	80015a4 <HAL_GetTick>
 8002c5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c5c:	e008      	b.n	8002c70 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c5e:	f7fe fca1 	bl	80015a4 <HAL_GetTick>
 8002c62:	4602      	mov	r2, r0
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	1ad3      	subs	r3, r2, r3
 8002c68:	2b02      	cmp	r3, #2
 8002c6a:	d901      	bls.n	8002c70 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c6c:	2303      	movs	r3, #3
 8002c6e:	e1a8      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c70:	4b2b      	ldr	r3, [pc, #172]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0302 	and.w	r3, r3, #2
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d0f0      	beq.n	8002c5e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c7c:	4b28      	ldr	r3, [pc, #160]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	691b      	ldr	r3, [r3, #16]
 8002c88:	00db      	lsls	r3, r3, #3
 8002c8a:	4925      	ldr	r1, [pc, #148]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	600b      	str	r3, [r1, #0]
 8002c90:	e015      	b.n	8002cbe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c92:	4b24      	ldr	r3, [pc, #144]	@ (8002d24 <HAL_RCC_OscConfig+0x244>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c98:	f7fe fc84 	bl	80015a4 <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ca0:	f7fe fc80 	bl	80015a4 <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e187      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cb2:	4b1b      	ldr	r3, [pc, #108]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0308 	and.w	r3, r3, #8
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d036      	beq.n	8002d38 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	695b      	ldr	r3, [r3, #20]
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d016      	beq.n	8002d00 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002cd2:	4b15      	ldr	r3, [pc, #84]	@ (8002d28 <HAL_RCC_OscConfig+0x248>)
 8002cd4:	2201      	movs	r2, #1
 8002cd6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd8:	f7fe fc64 	bl	80015a4 <HAL_GetTick>
 8002cdc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cde:	e008      	b.n	8002cf2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ce0:	f7fe fc60 	bl	80015a4 <HAL_GetTick>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	1ad3      	subs	r3, r2, r3
 8002cea:	2b02      	cmp	r3, #2
 8002cec:	d901      	bls.n	8002cf2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cee:	2303      	movs	r3, #3
 8002cf0:	e167      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8002d20 <HAL_RCC_OscConfig+0x240>)
 8002cf4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d0f0      	beq.n	8002ce0 <HAL_RCC_OscConfig+0x200>
 8002cfe:	e01b      	b.n	8002d38 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d00:	4b09      	ldr	r3, [pc, #36]	@ (8002d28 <HAL_RCC_OscConfig+0x248>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d06:	f7fe fc4d 	bl	80015a4 <HAL_GetTick>
 8002d0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d0c:	e00e      	b.n	8002d2c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d0e:	f7fe fc49 	bl	80015a4 <HAL_GetTick>
 8002d12:	4602      	mov	r2, r0
 8002d14:	693b      	ldr	r3, [r7, #16]
 8002d16:	1ad3      	subs	r3, r2, r3
 8002d18:	2b02      	cmp	r3, #2
 8002d1a:	d907      	bls.n	8002d2c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e150      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
 8002d20:	40023800 	.word	0x40023800
 8002d24:	42470000 	.word	0x42470000
 8002d28:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d2c:	4b88      	ldr	r3, [pc, #544]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d2e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d30:	f003 0302 	and.w	r3, r3, #2
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d1ea      	bne.n	8002d0e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	f000 8097 	beq.w	8002e74 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d46:	2300      	movs	r3, #0
 8002d48:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d4a:	4b81      	ldr	r3, [pc, #516]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d10f      	bne.n	8002d76 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d56:	2300      	movs	r3, #0
 8002d58:	60bb      	str	r3, [r7, #8]
 8002d5a:	4b7d      	ldr	r3, [pc, #500]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d5e:	4a7c      	ldr	r2, [pc, #496]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d64:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d66:	4b7a      	ldr	r3, [pc, #488]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d6e:	60bb      	str	r3, [r7, #8]
 8002d70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d72:	2301      	movs	r3, #1
 8002d74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d76:	4b77      	ldr	r3, [pc, #476]	@ (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d118      	bne.n	8002db4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d82:	4b74      	ldr	r3, [pc, #464]	@ (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	4a73      	ldr	r2, [pc, #460]	@ (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002d88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d8e:	f7fe fc09 	bl	80015a4 <HAL_GetTick>
 8002d92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d94:	e008      	b.n	8002da8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d96:	f7fe fc05 	bl	80015a4 <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	1ad3      	subs	r3, r2, r3
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d901      	bls.n	8002da8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002da4:	2303      	movs	r3, #3
 8002da6:	e10c      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002da8:	4b6a      	ldr	r3, [pc, #424]	@ (8002f54 <HAL_RCC_OscConfig+0x474>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d0f0      	beq.n	8002d96 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	2b01      	cmp	r3, #1
 8002dba:	d106      	bne.n	8002dca <HAL_RCC_OscConfig+0x2ea>
 8002dbc:	4b64      	ldr	r3, [pc, #400]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dc0:	4a63      	ldr	r2, [pc, #396]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dc2:	f043 0301 	orr.w	r3, r3, #1
 8002dc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dc8:	e01c      	b.n	8002e04 <HAL_RCC_OscConfig+0x324>
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	689b      	ldr	r3, [r3, #8]
 8002dce:	2b05      	cmp	r3, #5
 8002dd0:	d10c      	bne.n	8002dec <HAL_RCC_OscConfig+0x30c>
 8002dd2:	4b5f      	ldr	r3, [pc, #380]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dd6:	4a5e      	ldr	r2, [pc, #376]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dd8:	f043 0304 	orr.w	r3, r3, #4
 8002ddc:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dde:	4b5c      	ldr	r3, [pc, #368]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002de0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002de2:	4a5b      	ldr	r2, [pc, #364]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002de4:	f043 0301 	orr.w	r3, r3, #1
 8002de8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dea:	e00b      	b.n	8002e04 <HAL_RCC_OscConfig+0x324>
 8002dec:	4b58      	ldr	r3, [pc, #352]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002df0:	4a57      	ldr	r2, [pc, #348]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002df2:	f023 0301 	bic.w	r3, r3, #1
 8002df6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002df8:	4b55      	ldr	r3, [pc, #340]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dfc:	4a54      	ldr	r2, [pc, #336]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002dfe:	f023 0304 	bic.w	r3, r3, #4
 8002e02:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d015      	beq.n	8002e38 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e0c:	f7fe fbca 	bl	80015a4 <HAL_GetTick>
 8002e10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e12:	e00a      	b.n	8002e2a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e14:	f7fe fbc6 	bl	80015a4 <HAL_GetTick>
 8002e18:	4602      	mov	r2, r0
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d901      	bls.n	8002e2a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002e26:	2303      	movs	r3, #3
 8002e28:	e0cb      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e2a:	4b49      	ldr	r3, [pc, #292]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e2e:	f003 0302 	and.w	r3, r3, #2
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d0ee      	beq.n	8002e14 <HAL_RCC_OscConfig+0x334>
 8002e36:	e014      	b.n	8002e62 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e38:	f7fe fbb4 	bl	80015a4 <HAL_GetTick>
 8002e3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e3e:	e00a      	b.n	8002e56 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e40:	f7fe fbb0 	bl	80015a4 <HAL_GetTick>
 8002e44:	4602      	mov	r2, r0
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	1ad3      	subs	r3, r2, r3
 8002e4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e4e:	4293      	cmp	r3, r2
 8002e50:	d901      	bls.n	8002e56 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e52:	2303      	movs	r3, #3
 8002e54:	e0b5      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e56:	4b3e      	ldr	r3, [pc, #248]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e58:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e5a:	f003 0302 	and.w	r3, r3, #2
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1ee      	bne.n	8002e40 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e62:	7dfb      	ldrb	r3, [r7, #23]
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d105      	bne.n	8002e74 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e68:	4b39      	ldr	r3, [pc, #228]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e6c:	4a38      	ldr	r2, [pc, #224]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e72:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	699b      	ldr	r3, [r3, #24]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	f000 80a1 	beq.w	8002fc0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e7e:	4b34      	ldr	r3, [pc, #208]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	f003 030c 	and.w	r3, r3, #12
 8002e86:	2b08      	cmp	r3, #8
 8002e88:	d05c      	beq.n	8002f44 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	699b      	ldr	r3, [r3, #24]
 8002e8e:	2b02      	cmp	r3, #2
 8002e90:	d141      	bne.n	8002f16 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e92:	4b31      	ldr	r3, [pc, #196]	@ (8002f58 <HAL_RCC_OscConfig+0x478>)
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e98:	f7fe fb84 	bl	80015a4 <HAL_GetTick>
 8002e9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e9e:	e008      	b.n	8002eb2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ea0:	f7fe fb80 	bl	80015a4 <HAL_GetTick>
 8002ea4:	4602      	mov	r2, r0
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	1ad3      	subs	r3, r2, r3
 8002eaa:	2b02      	cmp	r3, #2
 8002eac:	d901      	bls.n	8002eb2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002eae:	2303      	movs	r3, #3
 8002eb0:	e087      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eb2:	4b27      	ldr	r3, [pc, #156]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d1f0      	bne.n	8002ea0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	69da      	ldr	r2, [r3, #28]
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6a1b      	ldr	r3, [r3, #32]
 8002ec6:	431a      	orrs	r2, r3
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ecc:	019b      	lsls	r3, r3, #6
 8002ece:	431a      	orrs	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ed4:	085b      	lsrs	r3, r3, #1
 8002ed6:	3b01      	subs	r3, #1
 8002ed8:	041b      	lsls	r3, r3, #16
 8002eda:	431a      	orrs	r2, r3
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ee0:	061b      	lsls	r3, r3, #24
 8002ee2:	491b      	ldr	r1, [pc, #108]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8002f58 <HAL_RCC_OscConfig+0x478>)
 8002eea:	2201      	movs	r2, #1
 8002eec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eee:	f7fe fb59 	bl	80015a4 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef6:	f7fe fb55 	bl	80015a4 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e05c      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f08:	4b11      	ldr	r3, [pc, #68]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d0f0      	beq.n	8002ef6 <HAL_RCC_OscConfig+0x416>
 8002f14:	e054      	b.n	8002fc0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f16:	4b10      	ldr	r3, [pc, #64]	@ (8002f58 <HAL_RCC_OscConfig+0x478>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f1c:	f7fe fb42 	bl	80015a4 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f22:	e008      	b.n	8002f36 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f24:	f7fe fb3e 	bl	80015a4 <HAL_GetTick>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	1ad3      	subs	r3, r2, r3
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d901      	bls.n	8002f36 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002f32:	2303      	movs	r3, #3
 8002f34:	e045      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f36:	4b06      	ldr	r3, [pc, #24]	@ (8002f50 <HAL_RCC_OscConfig+0x470>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f0      	bne.n	8002f24 <HAL_RCC_OscConfig+0x444>
 8002f42:	e03d      	b.n	8002fc0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	699b      	ldr	r3, [r3, #24]
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d107      	bne.n	8002f5c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e038      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
 8002f50:	40023800 	.word	0x40023800
 8002f54:	40007000 	.word	0x40007000
 8002f58:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f5c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fcc <HAL_RCC_OscConfig+0x4ec>)
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	699b      	ldr	r3, [r3, #24]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d028      	beq.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d121      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d11a      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f86:	68fa      	ldr	r2, [r7, #12]
 8002f88:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f8c:	4013      	ands	r3, r2
 8002f8e:	687a      	ldr	r2, [r7, #4]
 8002f90:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f92:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d111      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa2:	085b      	lsrs	r3, r3, #1
 8002fa4:	3b01      	subs	r3, #1
 8002fa6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fa8:	429a      	cmp	r2, r3
 8002faa:	d107      	bne.n	8002fbc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002fb6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d001      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e000      	b.n	8002fc2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002fc0:	2300      	movs	r3, #0
}
 8002fc2:	4618      	mov	r0, r3
 8002fc4:	3718      	adds	r7, #24
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40023800 	.word	0x40023800

08002fd0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
 8002fd8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d101      	bne.n	8002fe4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	e0cc      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fe4:	4b68      	ldr	r3, [pc, #416]	@ (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0307 	and.w	r3, r3, #7
 8002fec:	683a      	ldr	r2, [r7, #0]
 8002fee:	429a      	cmp	r2, r3
 8002ff0:	d90c      	bls.n	800300c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ff2:	4b65      	ldr	r3, [pc, #404]	@ (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8002ff4:	683a      	ldr	r2, [r7, #0]
 8002ff6:	b2d2      	uxtb	r2, r2
 8002ff8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ffa:	4b63      	ldr	r3, [pc, #396]	@ (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	f003 0307 	and.w	r3, r3, #7
 8003002:	683a      	ldr	r2, [r7, #0]
 8003004:	429a      	cmp	r2, r3
 8003006:	d001      	beq.n	800300c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e0b8      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0302 	and.w	r3, r3, #2
 8003014:	2b00      	cmp	r3, #0
 8003016:	d020      	beq.n	800305a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f003 0304 	and.w	r3, r3, #4
 8003020:	2b00      	cmp	r3, #0
 8003022:	d005      	beq.n	8003030 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003024:	4b59      	ldr	r3, [pc, #356]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	4a58      	ldr	r2, [pc, #352]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800302e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f003 0308 	and.w	r3, r3, #8
 8003038:	2b00      	cmp	r3, #0
 800303a:	d005      	beq.n	8003048 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800303c:	4b53      	ldr	r3, [pc, #332]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	4a52      	ldr	r2, [pc, #328]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003042:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003046:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003048:	4b50      	ldr	r3, [pc, #320]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	494d      	ldr	r1, [pc, #308]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003056:	4313      	orrs	r3, r2
 8003058:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0301 	and.w	r3, r3, #1
 8003062:	2b00      	cmp	r3, #0
 8003064:	d044      	beq.n	80030f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	685b      	ldr	r3, [r3, #4]
 800306a:	2b01      	cmp	r3, #1
 800306c:	d107      	bne.n	800307e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800306e:	4b47      	ldr	r3, [pc, #284]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d119      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e07f      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	2b02      	cmp	r3, #2
 8003084:	d003      	beq.n	800308e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800308a:	2b03      	cmp	r3, #3
 800308c:	d107      	bne.n	800309e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800308e:	4b3f      	ldr	r3, [pc, #252]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d109      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800309a:	2301      	movs	r3, #1
 800309c:	e06f      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800309e:	4b3b      	ldr	r3, [pc, #236]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0302 	and.w	r3, r3, #2
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d101      	bne.n	80030ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e067      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ae:	4b37      	ldr	r3, [pc, #220]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f023 0203 	bic.w	r2, r3, #3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	4934      	ldr	r1, [pc, #208]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030bc:	4313      	orrs	r3, r2
 80030be:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030c0:	f7fe fa70 	bl	80015a4 <HAL_GetTick>
 80030c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030c6:	e00a      	b.n	80030de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c8:	f7fe fa6c 	bl	80015a4 <HAL_GetTick>
 80030cc:	4602      	mov	r2, r0
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e04f      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030de:	4b2b      	ldr	r3, [pc, #172]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f003 020c 	and.w	r2, r3, #12
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	685b      	ldr	r3, [r3, #4]
 80030ea:	009b      	lsls	r3, r3, #2
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d1eb      	bne.n	80030c8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030f0:	4b25      	ldr	r3, [pc, #148]	@ (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	683a      	ldr	r2, [r7, #0]
 80030fa:	429a      	cmp	r2, r3
 80030fc:	d20c      	bcs.n	8003118 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030fe:	4b22      	ldr	r3, [pc, #136]	@ (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	b2d2      	uxtb	r2, r2
 8003104:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003106:	4b20      	ldr	r3, [pc, #128]	@ (8003188 <HAL_RCC_ClockConfig+0x1b8>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f003 0307 	and.w	r3, r3, #7
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	429a      	cmp	r2, r3
 8003112:	d001      	beq.n	8003118 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e032      	b.n	800317e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	2b00      	cmp	r3, #0
 8003122:	d008      	beq.n	8003136 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003124:	4b19      	ldr	r3, [pc, #100]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	4916      	ldr	r1, [pc, #88]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003132:	4313      	orrs	r3, r2
 8003134:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f003 0308 	and.w	r3, r3, #8
 800313e:	2b00      	cmp	r3, #0
 8003140:	d009      	beq.n	8003156 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003142:	4b12      	ldr	r3, [pc, #72]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	691b      	ldr	r3, [r3, #16]
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	490e      	ldr	r1, [pc, #56]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 8003152:	4313      	orrs	r3, r2
 8003154:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003156:	f000 f821 	bl	800319c <HAL_RCC_GetSysClockFreq>
 800315a:	4602      	mov	r2, r0
 800315c:	4b0b      	ldr	r3, [pc, #44]	@ (800318c <HAL_RCC_ClockConfig+0x1bc>)
 800315e:	689b      	ldr	r3, [r3, #8]
 8003160:	091b      	lsrs	r3, r3, #4
 8003162:	f003 030f 	and.w	r3, r3, #15
 8003166:	490a      	ldr	r1, [pc, #40]	@ (8003190 <HAL_RCC_ClockConfig+0x1c0>)
 8003168:	5ccb      	ldrb	r3, [r1, r3]
 800316a:	fa22 f303 	lsr.w	r3, r2, r3
 800316e:	4a09      	ldr	r2, [pc, #36]	@ (8003194 <HAL_RCC_ClockConfig+0x1c4>)
 8003170:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003172:	4b09      	ldr	r3, [pc, #36]	@ (8003198 <HAL_RCC_ClockConfig+0x1c8>)
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	4618      	mov	r0, r3
 8003178:	f7fe f80a 	bl	8001190 <HAL_InitTick>

  return HAL_OK;
 800317c:	2300      	movs	r3, #0
}
 800317e:	4618      	mov	r0, r3
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bd80      	pop	{r7, pc}
 8003186:	bf00      	nop
 8003188:	40023c00 	.word	0x40023c00
 800318c:	40023800 	.word	0x40023800
 8003190:	080085c4 	.word	0x080085c4
 8003194:	20000000 	.word	0x20000000
 8003198:	20000004 	.word	0x20000004

0800319c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800319c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80031a0:	b094      	sub	sp, #80	@ 0x50
 80031a2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031a4:	2300      	movs	r3, #0
 80031a6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80031a8:	2300      	movs	r3, #0
 80031aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80031b0:	2300      	movs	r3, #0
 80031b2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031b4:	4b79      	ldr	r3, [pc, #484]	@ (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 80031b6:	689b      	ldr	r3, [r3, #8]
 80031b8:	f003 030c 	and.w	r3, r3, #12
 80031bc:	2b08      	cmp	r3, #8
 80031be:	d00d      	beq.n	80031dc <HAL_RCC_GetSysClockFreq+0x40>
 80031c0:	2b08      	cmp	r3, #8
 80031c2:	f200 80e1 	bhi.w	8003388 <HAL_RCC_GetSysClockFreq+0x1ec>
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d002      	beq.n	80031d0 <HAL_RCC_GetSysClockFreq+0x34>
 80031ca:	2b04      	cmp	r3, #4
 80031cc:	d003      	beq.n	80031d6 <HAL_RCC_GetSysClockFreq+0x3a>
 80031ce:	e0db      	b.n	8003388 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031d0:	4b73      	ldr	r3, [pc, #460]	@ (80033a0 <HAL_RCC_GetSysClockFreq+0x204>)
 80031d2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031d4:	e0db      	b.n	800338e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031d6:	4b73      	ldr	r3, [pc, #460]	@ (80033a4 <HAL_RCC_GetSysClockFreq+0x208>)
 80031d8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031da:	e0d8      	b.n	800338e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031dc:	4b6f      	ldr	r3, [pc, #444]	@ (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031e4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031e6:	4b6d      	ldr	r3, [pc, #436]	@ (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d063      	beq.n	80032ba <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031f2:	4b6a      	ldr	r3, [pc, #424]	@ (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	099b      	lsrs	r3, r3, #6
 80031f8:	2200      	movs	r2, #0
 80031fa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80031fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003200:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003204:	633b      	str	r3, [r7, #48]	@ 0x30
 8003206:	2300      	movs	r3, #0
 8003208:	637b      	str	r3, [r7, #52]	@ 0x34
 800320a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800320e:	4622      	mov	r2, r4
 8003210:	462b      	mov	r3, r5
 8003212:	f04f 0000 	mov.w	r0, #0
 8003216:	f04f 0100 	mov.w	r1, #0
 800321a:	0159      	lsls	r1, r3, #5
 800321c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003220:	0150      	lsls	r0, r2, #5
 8003222:	4602      	mov	r2, r0
 8003224:	460b      	mov	r3, r1
 8003226:	4621      	mov	r1, r4
 8003228:	1a51      	subs	r1, r2, r1
 800322a:	6139      	str	r1, [r7, #16]
 800322c:	4629      	mov	r1, r5
 800322e:	eb63 0301 	sbc.w	r3, r3, r1
 8003232:	617b      	str	r3, [r7, #20]
 8003234:	f04f 0200 	mov.w	r2, #0
 8003238:	f04f 0300 	mov.w	r3, #0
 800323c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003240:	4659      	mov	r1, fp
 8003242:	018b      	lsls	r3, r1, #6
 8003244:	4651      	mov	r1, sl
 8003246:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800324a:	4651      	mov	r1, sl
 800324c:	018a      	lsls	r2, r1, #6
 800324e:	4651      	mov	r1, sl
 8003250:	ebb2 0801 	subs.w	r8, r2, r1
 8003254:	4659      	mov	r1, fp
 8003256:	eb63 0901 	sbc.w	r9, r3, r1
 800325a:	f04f 0200 	mov.w	r2, #0
 800325e:	f04f 0300 	mov.w	r3, #0
 8003262:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003266:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800326a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800326e:	4690      	mov	r8, r2
 8003270:	4699      	mov	r9, r3
 8003272:	4623      	mov	r3, r4
 8003274:	eb18 0303 	adds.w	r3, r8, r3
 8003278:	60bb      	str	r3, [r7, #8]
 800327a:	462b      	mov	r3, r5
 800327c:	eb49 0303 	adc.w	r3, r9, r3
 8003280:	60fb      	str	r3, [r7, #12]
 8003282:	f04f 0200 	mov.w	r2, #0
 8003286:	f04f 0300 	mov.w	r3, #0
 800328a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800328e:	4629      	mov	r1, r5
 8003290:	024b      	lsls	r3, r1, #9
 8003292:	4621      	mov	r1, r4
 8003294:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003298:	4621      	mov	r1, r4
 800329a:	024a      	lsls	r2, r1, #9
 800329c:	4610      	mov	r0, r2
 800329e:	4619      	mov	r1, r3
 80032a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032a2:	2200      	movs	r2, #0
 80032a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032a6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80032a8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032ac:	f7fc fff0 	bl	8000290 <__aeabi_uldivmod>
 80032b0:	4602      	mov	r2, r0
 80032b2:	460b      	mov	r3, r1
 80032b4:	4613      	mov	r3, r2
 80032b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80032b8:	e058      	b.n	800336c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80032ba:	4b38      	ldr	r3, [pc, #224]	@ (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	099b      	lsrs	r3, r3, #6
 80032c0:	2200      	movs	r2, #0
 80032c2:	4618      	mov	r0, r3
 80032c4:	4611      	mov	r1, r2
 80032c6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80032ca:	623b      	str	r3, [r7, #32]
 80032cc:	2300      	movs	r3, #0
 80032ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80032d0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032d4:	4642      	mov	r2, r8
 80032d6:	464b      	mov	r3, r9
 80032d8:	f04f 0000 	mov.w	r0, #0
 80032dc:	f04f 0100 	mov.w	r1, #0
 80032e0:	0159      	lsls	r1, r3, #5
 80032e2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032e6:	0150      	lsls	r0, r2, #5
 80032e8:	4602      	mov	r2, r0
 80032ea:	460b      	mov	r3, r1
 80032ec:	4641      	mov	r1, r8
 80032ee:	ebb2 0a01 	subs.w	sl, r2, r1
 80032f2:	4649      	mov	r1, r9
 80032f4:	eb63 0b01 	sbc.w	fp, r3, r1
 80032f8:	f04f 0200 	mov.w	r2, #0
 80032fc:	f04f 0300 	mov.w	r3, #0
 8003300:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003304:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003308:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800330c:	ebb2 040a 	subs.w	r4, r2, sl
 8003310:	eb63 050b 	sbc.w	r5, r3, fp
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	00eb      	lsls	r3, r5, #3
 800331e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003322:	00e2      	lsls	r2, r4, #3
 8003324:	4614      	mov	r4, r2
 8003326:	461d      	mov	r5, r3
 8003328:	4643      	mov	r3, r8
 800332a:	18e3      	adds	r3, r4, r3
 800332c:	603b      	str	r3, [r7, #0]
 800332e:	464b      	mov	r3, r9
 8003330:	eb45 0303 	adc.w	r3, r5, r3
 8003334:	607b      	str	r3, [r7, #4]
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	f04f 0300 	mov.w	r3, #0
 800333e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003342:	4629      	mov	r1, r5
 8003344:	028b      	lsls	r3, r1, #10
 8003346:	4621      	mov	r1, r4
 8003348:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800334c:	4621      	mov	r1, r4
 800334e:	028a      	lsls	r2, r1, #10
 8003350:	4610      	mov	r0, r2
 8003352:	4619      	mov	r1, r3
 8003354:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003356:	2200      	movs	r2, #0
 8003358:	61bb      	str	r3, [r7, #24]
 800335a:	61fa      	str	r2, [r7, #28]
 800335c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003360:	f7fc ff96 	bl	8000290 <__aeabi_uldivmod>
 8003364:	4602      	mov	r2, r0
 8003366:	460b      	mov	r3, r1
 8003368:	4613      	mov	r3, r2
 800336a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800336c:	4b0b      	ldr	r3, [pc, #44]	@ (800339c <HAL_RCC_GetSysClockFreq+0x200>)
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	0c1b      	lsrs	r3, r3, #16
 8003372:	f003 0303 	and.w	r3, r3, #3
 8003376:	3301      	adds	r3, #1
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800337c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800337e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003380:	fbb2 f3f3 	udiv	r3, r2, r3
 8003384:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003386:	e002      	b.n	800338e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003388:	4b05      	ldr	r3, [pc, #20]	@ (80033a0 <HAL_RCC_GetSysClockFreq+0x204>)
 800338a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800338c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800338e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003390:	4618      	mov	r0, r3
 8003392:	3750      	adds	r7, #80	@ 0x50
 8003394:	46bd      	mov	sp, r7
 8003396:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800339a:	bf00      	nop
 800339c:	40023800 	.word	0x40023800
 80033a0:	00f42400 	.word	0x00f42400
 80033a4:	007a1200 	.word	0x007a1200

080033a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033ac:	4b03      	ldr	r3, [pc, #12]	@ (80033bc <HAL_RCC_GetHCLKFreq+0x14>)
 80033ae:	681b      	ldr	r3, [r3, #0]
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	20000000 	.word	0x20000000

080033c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80033c4:	f7ff fff0 	bl	80033a8 <HAL_RCC_GetHCLKFreq>
 80033c8:	4602      	mov	r2, r0
 80033ca:	4b05      	ldr	r3, [pc, #20]	@ (80033e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	0a9b      	lsrs	r3, r3, #10
 80033d0:	f003 0307 	and.w	r3, r3, #7
 80033d4:	4903      	ldr	r1, [pc, #12]	@ (80033e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033d6:	5ccb      	ldrb	r3, [r1, r3]
 80033d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033dc:	4618      	mov	r0, r3
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	40023800 	.word	0x40023800
 80033e4:	080085d4 	.word	0x080085d4

080033e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80033ec:	f7ff ffdc 	bl	80033a8 <HAL_RCC_GetHCLKFreq>
 80033f0:	4602      	mov	r2, r0
 80033f2:	4b05      	ldr	r3, [pc, #20]	@ (8003408 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	0b5b      	lsrs	r3, r3, #13
 80033f8:	f003 0307 	and.w	r3, r3, #7
 80033fc:	4903      	ldr	r1, [pc, #12]	@ (800340c <HAL_RCC_GetPCLK2Freq+0x24>)
 80033fe:	5ccb      	ldrb	r3, [r1, r3]
 8003400:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003404:	4618      	mov	r0, r3
 8003406:	bd80      	pop	{r7, pc}
 8003408:	40023800 	.word	0x40023800
 800340c:	080085d4 	.word	0x080085d4

08003410 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003410:	b480      	push	{r7}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	220f      	movs	r2, #15
 800341e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003420:	4b12      	ldr	r3, [pc, #72]	@ (800346c <HAL_RCC_GetClockConfig+0x5c>)
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	f003 0203 	and.w	r2, r3, #3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800342c:	4b0f      	ldr	r3, [pc, #60]	@ (800346c <HAL_RCC_GetClockConfig+0x5c>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8003438:	4b0c      	ldr	r3, [pc, #48]	@ (800346c <HAL_RCC_GetClockConfig+0x5c>)
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003444:	4b09      	ldr	r3, [pc, #36]	@ (800346c <HAL_RCC_GetClockConfig+0x5c>)
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	08db      	lsrs	r3, r3, #3
 800344a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003452:	4b07      	ldr	r3, [pc, #28]	@ (8003470 <HAL_RCC_GetClockConfig+0x60>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f003 0207 	and.w	r2, r3, #7
 800345a:	683b      	ldr	r3, [r7, #0]
 800345c:	601a      	str	r2, [r3, #0]
}
 800345e:	bf00      	nop
 8003460:	370c      	adds	r7, #12
 8003462:	46bd      	mov	sp, r7
 8003464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003468:	4770      	bx	lr
 800346a:	bf00      	nop
 800346c:	40023800 	.word	0x40023800
 8003470:	40023c00 	.word	0x40023c00

08003474 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d101      	bne.n	8003486 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003482:	2301      	movs	r3, #1
 8003484:	e041      	b.n	800350a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800348c:	b2db      	uxtb	r3, r3
 800348e:	2b00      	cmp	r3, #0
 8003490:	d106      	bne.n	80034a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 f839 	bl	8003512 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	2202      	movs	r2, #2
 80034a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681a      	ldr	r2, [r3, #0]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	3304      	adds	r3, #4
 80034b0:	4619      	mov	r1, r3
 80034b2:	4610      	mov	r0, r2
 80034b4:	f000 f9b2 	bl	800381c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2201      	movs	r2, #1
 80034fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2201      	movs	r2, #1
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003508:	2300      	movs	r3, #0
}
 800350a:	4618      	mov	r0, r3
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003512:	b480      	push	{r7}
 8003514:	b083      	sub	sp, #12
 8003516:	af00      	add	r7, sp, #0
 8003518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800351a:	bf00      	nop
 800351c:	370c      	adds	r7, #12
 800351e:	46bd      	mov	sp, r7
 8003520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003524:	4770      	bx	lr
	...

08003528 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003528:	b480      	push	{r7}
 800352a:	b085      	sub	sp, #20
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003536:	b2db      	uxtb	r3, r3
 8003538:	2b01      	cmp	r3, #1
 800353a:	d001      	beq.n	8003540 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e044      	b.n	80035ca <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2202      	movs	r2, #2
 8003544:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f042 0201 	orr.w	r2, r2, #1
 8003556:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4a1e      	ldr	r2, [pc, #120]	@ (80035d8 <HAL_TIM_Base_Start_IT+0xb0>)
 800355e:	4293      	cmp	r3, r2
 8003560:	d018      	beq.n	8003594 <HAL_TIM_Base_Start_IT+0x6c>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800356a:	d013      	beq.n	8003594 <HAL_TIM_Base_Start_IT+0x6c>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	4a1a      	ldr	r2, [pc, #104]	@ (80035dc <HAL_TIM_Base_Start_IT+0xb4>)
 8003572:	4293      	cmp	r3, r2
 8003574:	d00e      	beq.n	8003594 <HAL_TIM_Base_Start_IT+0x6c>
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4a19      	ldr	r2, [pc, #100]	@ (80035e0 <HAL_TIM_Base_Start_IT+0xb8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d009      	beq.n	8003594 <HAL_TIM_Base_Start_IT+0x6c>
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a17      	ldr	r2, [pc, #92]	@ (80035e4 <HAL_TIM_Base_Start_IT+0xbc>)
 8003586:	4293      	cmp	r3, r2
 8003588:	d004      	beq.n	8003594 <HAL_TIM_Base_Start_IT+0x6c>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	4a16      	ldr	r2, [pc, #88]	@ (80035e8 <HAL_TIM_Base_Start_IT+0xc0>)
 8003590:	4293      	cmp	r3, r2
 8003592:	d111      	bne.n	80035b8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 0307 	and.w	r3, r3, #7
 800359e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2b06      	cmp	r3, #6
 80035a4:	d010      	beq.n	80035c8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f042 0201 	orr.w	r2, r2, #1
 80035b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035b6:	e007      	b.n	80035c8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681a      	ldr	r2, [r3, #0]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f042 0201 	orr.w	r2, r2, #1
 80035c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035c8:	2300      	movs	r3, #0
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3714      	adds	r7, #20
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	40010000 	.word	0x40010000
 80035dc:	40000400 	.word	0x40000400
 80035e0:	40000800 	.word	0x40000800
 80035e4:	40000c00 	.word	0x40000c00
 80035e8:	40014000 	.word	0x40014000

080035ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68db      	ldr	r3, [r3, #12]
 80035fa:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	691b      	ldr	r3, [r3, #16]
 8003602:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b00      	cmp	r3, #0
 800360c:	d020      	beq.n	8003650 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f003 0302 	and.w	r3, r3, #2
 8003614:	2b00      	cmp	r3, #0
 8003616:	d01b      	beq.n	8003650 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f06f 0202 	mvn.w	r2, #2
 8003620:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	f003 0303 	and.w	r3, r3, #3
 8003632:	2b00      	cmp	r3, #0
 8003634:	d003      	beq.n	800363e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003636:	6878      	ldr	r0, [r7, #4]
 8003638:	f000 f8d2 	bl	80037e0 <HAL_TIM_IC_CaptureCallback>
 800363c:	e005      	b.n	800364a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800363e:	6878      	ldr	r0, [r7, #4]
 8003640:	f000 f8c4 	bl	80037cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 f8d5 	bl	80037f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f003 0304 	and.w	r3, r3, #4
 8003656:	2b00      	cmp	r3, #0
 8003658:	d020      	beq.n	800369c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	f003 0304 	and.w	r3, r3, #4
 8003660:	2b00      	cmp	r3, #0
 8003662:	d01b      	beq.n	800369c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f06f 0204 	mvn.w	r2, #4
 800366c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2202      	movs	r2, #2
 8003672:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	699b      	ldr	r3, [r3, #24]
 800367a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f8ac 	bl	80037e0 <HAL_TIM_IC_CaptureCallback>
 8003688:	e005      	b.n	8003696 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f000 f89e 	bl	80037cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f000 f8af 	bl	80037f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800369c:	68bb      	ldr	r3, [r7, #8]
 800369e:	f003 0308 	and.w	r3, r3, #8
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d020      	beq.n	80036e8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	f003 0308 	and.w	r3, r3, #8
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d01b      	beq.n	80036e8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f06f 0208 	mvn.w	r2, #8
 80036b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2204      	movs	r2, #4
 80036be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	69db      	ldr	r3, [r3, #28]
 80036c6:	f003 0303 	and.w	r3, r3, #3
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d003      	beq.n	80036d6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80036ce:	6878      	ldr	r0, [r7, #4]
 80036d0:	f000 f886 	bl	80037e0 <HAL_TIM_IC_CaptureCallback>
 80036d4:	e005      	b.n	80036e2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80036d6:	6878      	ldr	r0, [r7, #4]
 80036d8:	f000 f878 	bl	80037cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80036dc:	6878      	ldr	r0, [r7, #4]
 80036de:	f000 f889 	bl	80037f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2200      	movs	r2, #0
 80036e6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	f003 0310 	and.w	r3, r3, #16
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d020      	beq.n	8003734 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f003 0310 	and.w	r3, r3, #16
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d01b      	beq.n	8003734 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f06f 0210 	mvn.w	r2, #16
 8003704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2208      	movs	r2, #8
 800370a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	69db      	ldr	r3, [r3, #28]
 8003712:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003716:	2b00      	cmp	r3, #0
 8003718:	d003      	beq.n	8003722 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f860 	bl	80037e0 <HAL_TIM_IC_CaptureCallback>
 8003720:	e005      	b.n	800372e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 f852 	bl	80037cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 f863 	bl	80037f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003734:	68bb      	ldr	r3, [r7, #8]
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d00c      	beq.n	8003758 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	f003 0301 	and.w	r3, r3, #1
 8003744:	2b00      	cmp	r3, #0
 8003746:	d007      	beq.n	8003758 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f06f 0201 	mvn.w	r2, #1
 8003750:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003752:	6878      	ldr	r0, [r7, #4]
 8003754:	f7fd fcd8 	bl	8001108 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800375e:	2b00      	cmp	r3, #0
 8003760:	d00c      	beq.n	800377c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003768:	2b00      	cmp	r3, #0
 800376a:	d007      	beq.n	800377c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003774:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003776:	6878      	ldr	r0, [r7, #4]
 8003778:	f000 f8e0 	bl	800393c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800377c:	68bb      	ldr	r3, [r7, #8]
 800377e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00c      	beq.n	80037a0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800378c:	2b00      	cmp	r3, #0
 800378e:	d007      	beq.n	80037a0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003798:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800379a:	6878      	ldr	r0, [r7, #4]
 800379c:	f000 f834 	bl	8003808 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	f003 0320 	and.w	r3, r3, #32
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d00c      	beq.n	80037c4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	f003 0320 	and.w	r3, r3, #32
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d007      	beq.n	80037c4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f06f 0220 	mvn.w	r2, #32
 80037bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80037be:	6878      	ldr	r0, [r7, #4]
 80037c0:	f000 f8b2 	bl	8003928 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80037c4:	bf00      	nop
 80037c6:	3710      	adds	r7, #16
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80037f4:	b480      	push	{r7}
 80037f6:	b083      	sub	sp, #12
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80037fc:	bf00      	nop
 80037fe:	370c      	adds	r7, #12
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003808:	b480      	push	{r7}
 800380a:	b083      	sub	sp, #12
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003810:	bf00      	nop
 8003812:	370c      	adds	r7, #12
 8003814:	46bd      	mov	sp, r7
 8003816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381a:	4770      	bx	lr

0800381c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800381c:	b480      	push	{r7}
 800381e:	b085      	sub	sp, #20
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	4a37      	ldr	r2, [pc, #220]	@ (800390c <TIM_Base_SetConfig+0xf0>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d00f      	beq.n	8003854 <TIM_Base_SetConfig+0x38>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800383a:	d00b      	beq.n	8003854 <TIM_Base_SetConfig+0x38>
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	4a34      	ldr	r2, [pc, #208]	@ (8003910 <TIM_Base_SetConfig+0xf4>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d007      	beq.n	8003854 <TIM_Base_SetConfig+0x38>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	4a33      	ldr	r2, [pc, #204]	@ (8003914 <TIM_Base_SetConfig+0xf8>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d003      	beq.n	8003854 <TIM_Base_SetConfig+0x38>
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	4a32      	ldr	r2, [pc, #200]	@ (8003918 <TIM_Base_SetConfig+0xfc>)
 8003850:	4293      	cmp	r3, r2
 8003852:	d108      	bne.n	8003866 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800385a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	68fa      	ldr	r2, [r7, #12]
 8003862:	4313      	orrs	r3, r2
 8003864:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a28      	ldr	r2, [pc, #160]	@ (800390c <TIM_Base_SetConfig+0xf0>)
 800386a:	4293      	cmp	r3, r2
 800386c:	d01b      	beq.n	80038a6 <TIM_Base_SetConfig+0x8a>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003874:	d017      	beq.n	80038a6 <TIM_Base_SetConfig+0x8a>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a25      	ldr	r2, [pc, #148]	@ (8003910 <TIM_Base_SetConfig+0xf4>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d013      	beq.n	80038a6 <TIM_Base_SetConfig+0x8a>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	4a24      	ldr	r2, [pc, #144]	@ (8003914 <TIM_Base_SetConfig+0xf8>)
 8003882:	4293      	cmp	r3, r2
 8003884:	d00f      	beq.n	80038a6 <TIM_Base_SetConfig+0x8a>
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a23      	ldr	r2, [pc, #140]	@ (8003918 <TIM_Base_SetConfig+0xfc>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d00b      	beq.n	80038a6 <TIM_Base_SetConfig+0x8a>
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	4a22      	ldr	r2, [pc, #136]	@ (800391c <TIM_Base_SetConfig+0x100>)
 8003892:	4293      	cmp	r3, r2
 8003894:	d007      	beq.n	80038a6 <TIM_Base_SetConfig+0x8a>
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a21      	ldr	r2, [pc, #132]	@ (8003920 <TIM_Base_SetConfig+0x104>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d003      	beq.n	80038a6 <TIM_Base_SetConfig+0x8a>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	4a20      	ldr	r2, [pc, #128]	@ (8003924 <TIM_Base_SetConfig+0x108>)
 80038a2:	4293      	cmp	r3, r2
 80038a4:	d108      	bne.n	80038b8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	68db      	ldr	r3, [r3, #12]
 80038b2:	68fa      	ldr	r2, [r7, #12]
 80038b4:	4313      	orrs	r3, r2
 80038b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	695b      	ldr	r3, [r3, #20]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038c6:	683b      	ldr	r3, [r7, #0]
 80038c8:	689a      	ldr	r2, [r3, #8]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038ce:	683b      	ldr	r3, [r7, #0]
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	4a0c      	ldr	r2, [pc, #48]	@ (800390c <TIM_Base_SetConfig+0xf0>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d103      	bne.n	80038e6 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	691a      	ldr	r2, [r3, #16]
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f043 0204 	orr.w	r2, r3, #4
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	2201      	movs	r2, #1
 80038f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	68fa      	ldr	r2, [r7, #12]
 80038fc:	601a      	str	r2, [r3, #0]
}
 80038fe:	bf00      	nop
 8003900:	3714      	adds	r7, #20
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	40010000 	.word	0x40010000
 8003910:	40000400 	.word	0x40000400
 8003914:	40000800 	.word	0x40000800
 8003918:	40000c00 	.word	0x40000c00
 800391c:	40014000 	.word	0x40014000
 8003920:	40014400 	.word	0x40014400
 8003924:	40014800 	.word	0x40014800

08003928 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003930:	bf00      	nop
 8003932:	370c      	adds	r7, #12
 8003934:	46bd      	mov	sp, r7
 8003936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393a:	4770      	bx	lr

0800393c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800393c:	b480      	push	{r7}
 800393e:	b083      	sub	sp, #12
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003944:	bf00      	nop
 8003946:	370c      	adds	r7, #12
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr

08003950 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b082      	sub	sp, #8
 8003954:	af00      	add	r7, sp, #0
 8003956:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d101      	bne.n	8003962 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e042      	b.n	80039e8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003968:	b2db      	uxtb	r3, r3
 800396a:	2b00      	cmp	r3, #0
 800396c:	d106      	bne.n	800397c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2200      	movs	r2, #0
 8003972:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003976:	6878      	ldr	r0, [r7, #4]
 8003978:	f7fd fd32 	bl	80013e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2224      	movs	r2, #36	@ 0x24
 8003980:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	68da      	ldr	r2, [r3, #12]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003992:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f000 fe0b 	bl	80045b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	691a      	ldr	r2, [r3, #16]
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80039a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	695a      	ldr	r2, [r3, #20]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	68da      	ldr	r2, [r3, #12]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80039c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2220      	movs	r2, #32
 80039d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2220      	movs	r2, #32
 80039dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2200      	movs	r2, #0
 80039e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80039e6:	2300      	movs	r3, #0
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3708      	adds	r7, #8
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b08c      	sub	sp, #48	@ 0x30
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	60f8      	str	r0, [r7, #12]
 80039f8:	60b9      	str	r1, [r7, #8]
 80039fa:	4613      	mov	r3, r2
 80039fc:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a04:	b2db      	uxtb	r3, r3
 8003a06:	2b20      	cmp	r3, #32
 8003a08:	d162      	bne.n	8003ad0 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a0a:	68bb      	ldr	r3, [r7, #8]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d002      	beq.n	8003a16 <HAL_UART_Transmit_DMA+0x26>
 8003a10:	88fb      	ldrh	r3, [r7, #6]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d101      	bne.n	8003a1a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8003a16:	2301      	movs	r3, #1
 8003a18:	e05b      	b.n	8003ad2 <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	88fa      	ldrh	r2, [r7, #6]
 8003a24:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	88fa      	ldrh	r2, [r7, #6]
 8003a2a:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2221      	movs	r2, #33	@ 0x21
 8003a36:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a3e:	4a27      	ldr	r2, [pc, #156]	@ (8003adc <HAL_UART_Transmit_DMA+0xec>)
 8003a40:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a46:	4a26      	ldr	r2, [pc, #152]	@ (8003ae0 <HAL_UART_Transmit_DMA+0xf0>)
 8003a48:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a4e:	4a25      	ldr	r2, [pc, #148]	@ (8003ae4 <HAL_UART_Transmit_DMA+0xf4>)
 8003a50:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003a56:	2200      	movs	r2, #0
 8003a58:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8003a5a:	f107 0308 	add.w	r3, r7, #8
 8003a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8003a64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a66:	6819      	ldr	r1, [r3, #0]
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	3304      	adds	r3, #4
 8003a6e:	461a      	mov	r2, r3
 8003a70:	88fb      	ldrh	r3, [r7, #6]
 8003a72:	f7fe fb29 	bl	80020c8 <HAL_DMA_Start_IT>
 8003a76:	4603      	mov	r3, r0
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d008      	beq.n	8003a8e <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2210      	movs	r2, #16
 8003a80:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2220      	movs	r2, #32
 8003a86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	e021      	b.n	8003ad2 <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003a96:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	3314      	adds	r3, #20
 8003a9e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aa0:	69bb      	ldr	r3, [r7, #24]
 8003aa2:	e853 3f00 	ldrex	r3, [r3]
 8003aa6:	617b      	str	r3, [r7, #20]
   return(result);
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003aae:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	3314      	adds	r3, #20
 8003ab6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003ab8:	627a      	str	r2, [r7, #36]	@ 0x24
 8003aba:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003abc:	6a39      	ldr	r1, [r7, #32]
 8003abe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ac0:	e841 2300 	strex	r3, r2, [r1]
 8003ac4:	61fb      	str	r3, [r7, #28]
   return(result);
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1e5      	bne.n	8003a98 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8003acc:	2300      	movs	r3, #0
 8003ace:	e000      	b.n	8003ad2 <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8003ad0:	2302      	movs	r3, #2
  }
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	3730      	adds	r7, #48	@ 0x30
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	bd80      	pop	{r7, pc}
 8003ada:	bf00      	nop
 8003adc:	080040e1 	.word	0x080040e1
 8003ae0:	0800417b 	.word	0x0800417b
 8003ae4:	08004197 	.word	0x08004197

08003ae8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b0ba      	sub	sp, #232	@ 0xe8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	68db      	ldr	r3, [r3, #12]
 8003b00:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	695b      	ldr	r3, [r3, #20]
 8003b0a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003b1a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b1e:	f003 030f 	and.w	r3, r3, #15
 8003b22:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003b26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10f      	bne.n	8003b4e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b32:	f003 0320 	and.w	r3, r3, #32
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d009      	beq.n	8003b4e <HAL_UART_IRQHandler+0x66>
 8003b3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b3e:	f003 0320 	and.w	r3, r3, #32
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d003      	beq.n	8003b4e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003b46:	6878      	ldr	r0, [r7, #4]
 8003b48:	f000 fc73 	bl	8004432 <UART_Receive_IT>
      return;
 8003b4c:	e273      	b.n	8004036 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b4e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	f000 80de 	beq.w	8003d14 <HAL_UART_IRQHandler+0x22c>
 8003b58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003b5c:	f003 0301 	and.w	r3, r3, #1
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d106      	bne.n	8003b72 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b68:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	f000 80d1 	beq.w	8003d14 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00b      	beq.n	8003b96 <HAL_UART_IRQHandler+0xae>
 8003b7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d005      	beq.n	8003b96 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b8e:	f043 0201 	orr.w	r2, r3, #1
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b9a:	f003 0304 	and.w	r3, r3, #4
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d00b      	beq.n	8003bba <HAL_UART_IRQHandler+0xd2>
 8003ba2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003ba6:	f003 0301 	and.w	r3, r3, #1
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d005      	beq.n	8003bba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bb2:	f043 0202 	orr.w	r2, r3, #2
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003bba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bbe:	f003 0302 	and.w	r3, r3, #2
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d00b      	beq.n	8003bde <HAL_UART_IRQHandler+0xf6>
 8003bc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bca:	f003 0301 	and.w	r3, r3, #1
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d005      	beq.n	8003bde <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003bd6:	f043 0204 	orr.w	r2, r3, #4
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003bde:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003be2:	f003 0308 	and.w	r3, r3, #8
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d011      	beq.n	8003c0e <HAL_UART_IRQHandler+0x126>
 8003bea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003bee:	f003 0320 	and.w	r3, r3, #32
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d105      	bne.n	8003c02 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003bf6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003bfa:	f003 0301 	and.w	r3, r3, #1
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d005      	beq.n	8003c0e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c06:	f043 0208 	orr.w	r2, r3, #8
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	f000 820a 	beq.w	800402c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c1c:	f003 0320 	and.w	r3, r3, #32
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d008      	beq.n	8003c36 <HAL_UART_IRQHandler+0x14e>
 8003c24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c28:	f003 0320 	and.w	r3, r3, #32
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d002      	beq.n	8003c36 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 fbfe 	bl	8004432 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	695b      	ldr	r3, [r3, #20]
 8003c3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c40:	2b40      	cmp	r3, #64	@ 0x40
 8003c42:	bf0c      	ite	eq
 8003c44:	2301      	moveq	r3, #1
 8003c46:	2300      	movne	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c52:	f003 0308 	and.w	r3, r3, #8
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d103      	bne.n	8003c62 <HAL_UART_IRQHandler+0x17a>
 8003c5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d04f      	beq.n	8003d02 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 fb09 	bl	800427a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	695b      	ldr	r3, [r3, #20]
 8003c6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c72:	2b40      	cmp	r3, #64	@ 0x40
 8003c74:	d141      	bne.n	8003cfa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	3314      	adds	r3, #20
 8003c7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003c84:	e853 3f00 	ldrex	r3, [r3]
 8003c88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003c8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003c90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	3314      	adds	r3, #20
 8003c9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003ca2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003ca6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003caa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003cae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003cb2:	e841 2300 	strex	r3, r2, [r1]
 8003cb6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003cba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d1d9      	bne.n	8003c76 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d013      	beq.n	8003cf2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cce:	4a8a      	ldr	r2, [pc, #552]	@ (8003ef8 <HAL_UART_IRQHandler+0x410>)
 8003cd0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7fe fabe 	bl	8002258 <HAL_DMA_Abort_IT>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d016      	beq.n	8003d10 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ce8:	687a      	ldr	r2, [r7, #4]
 8003cea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003cec:	4610      	mov	r0, r2
 8003cee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cf0:	e00e      	b.n	8003d10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f000 f9c0 	bl	8004078 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cf8:	e00a      	b.n	8003d10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003cfa:	6878      	ldr	r0, [r7, #4]
 8003cfc:	f000 f9bc 	bl	8004078 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d00:	e006      	b.n	8003d10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003d02:	6878      	ldr	r0, [r7, #4]
 8003d04:	f000 f9b8 	bl	8004078 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003d0e:	e18d      	b.n	800402c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d10:	bf00      	nop
    return;
 8003d12:	e18b      	b.n	800402c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	f040 8167 	bne.w	8003fec <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003d1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003d22:	f003 0310 	and.w	r3, r3, #16
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f000 8160 	beq.w	8003fec <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003d2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003d30:	f003 0310 	and.w	r3, r3, #16
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	f000 8159 	beq.w	8003fec <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	60bb      	str	r3, [r7, #8]
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	60bb      	str	r3, [r7, #8]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	685b      	ldr	r3, [r3, #4]
 8003d4c:	60bb      	str	r3, [r7, #8]
 8003d4e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	695b      	ldr	r3, [r3, #20]
 8003d56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d5a:	2b40      	cmp	r3, #64	@ 0x40
 8003d5c:	f040 80ce 	bne.w	8003efc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003d6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 80a9 	beq.w	8003ec8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003d7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	f080 80a2 	bcs.w	8003ec8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003d8a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d90:	69db      	ldr	r3, [r3, #28]
 8003d92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003d96:	f000 8088 	beq.w	8003eaa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	330c      	adds	r3, #12
 8003da0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003da4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003da8:	e853 3f00 	ldrex	r3, [r3]
 8003dac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003db0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003db4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003db8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	330c      	adds	r3, #12
 8003dc2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003dc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003dca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003dd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003dd6:	e841 2300 	strex	r3, r2, [r1]
 8003dda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003dde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d1d9      	bne.n	8003d9a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	3314      	adds	r3, #20
 8003dec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003df0:	e853 3f00 	ldrex	r3, [r3]
 8003df4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003df6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003df8:	f023 0301 	bic.w	r3, r3, #1
 8003dfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	3314      	adds	r3, #20
 8003e06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003e0a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003e0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e10:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003e12:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003e16:	e841 2300 	strex	r3, r2, [r1]
 8003e1a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003e1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d1e1      	bne.n	8003de6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	3314      	adds	r3, #20
 8003e28:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003e2c:	e853 3f00 	ldrex	r3, [r3]
 8003e30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003e32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003e34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	3314      	adds	r3, #20
 8003e42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003e46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003e48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003e4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003e4e:	e841 2300 	strex	r3, r2, [r1]
 8003e52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003e54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d1e3      	bne.n	8003e22 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2220      	movs	r2, #32
 8003e5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	330c      	adds	r3, #12
 8003e6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e72:	e853 3f00 	ldrex	r3, [r3]
 8003e76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e7a:	f023 0310 	bic.w	r3, r3, #16
 8003e7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	330c      	adds	r3, #12
 8003e88:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003e8c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003e8e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e94:	e841 2300 	strex	r3, r2, [r1]
 8003e98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003e9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1e3      	bne.n	8003e68 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7fe f967 	bl	8002178 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2202      	movs	r2, #2
 8003eae:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003eb8:	b29b      	uxth	r3, r3
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	4619      	mov	r1, r3
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f000 f8e3 	bl	800408c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003ec6:	e0b3      	b.n	8004030 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003ecc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003ed0:	429a      	cmp	r2, r3
 8003ed2:	f040 80ad 	bne.w	8004030 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003eda:	69db      	ldr	r3, [r3, #28]
 8003edc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003ee0:	f040 80a6 	bne.w	8004030 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2202      	movs	r2, #2
 8003ee8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003eee:	4619      	mov	r1, r3
 8003ef0:	6878      	ldr	r0, [r7, #4]
 8003ef2:	f000 f8cb 	bl	800408c <HAL_UARTEx_RxEventCallback>
      return;
 8003ef6:	e09b      	b.n	8004030 <HAL_UART_IRQHandler+0x548>
 8003ef8:	08004341 	.word	0x08004341
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f04:	b29b      	uxth	r3, r3
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f10:	b29b      	uxth	r3, r3
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	f000 808e 	beq.w	8004034 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003f18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 8089 	beq.w	8004034 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	330c      	adds	r3, #12
 8003f28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f2c:	e853 3f00 	ldrex	r3, [r3]
 8003f30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	330c      	adds	r3, #12
 8003f42:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003f46:	647a      	str	r2, [r7, #68]	@ 0x44
 8003f48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003f4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003f4e:	e841 2300 	strex	r3, r2, [r1]
 8003f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003f54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d1e3      	bne.n	8003f22 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	3314      	adds	r3, #20
 8003f60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f64:	e853 3f00 	ldrex	r3, [r3]
 8003f68:	623b      	str	r3, [r7, #32]
   return(result);
 8003f6a:	6a3b      	ldr	r3, [r7, #32]
 8003f6c:	f023 0301 	bic.w	r3, r3, #1
 8003f70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	3314      	adds	r3, #20
 8003f7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003f7e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f86:	e841 2300 	strex	r3, r2, [r1]
 8003f8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d1e3      	bne.n	8003f5a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2220      	movs	r2, #32
 8003f96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	330c      	adds	r3, #12
 8003fa6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	e853 3f00 	ldrex	r3, [r3]
 8003fae:	60fb      	str	r3, [r7, #12]
   return(result);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f023 0310 	bic.w	r3, r3, #16
 8003fb6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	330c      	adds	r3, #12
 8003fc0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003fc4:	61fa      	str	r2, [r7, #28]
 8003fc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fc8:	69b9      	ldr	r1, [r7, #24]
 8003fca:	69fa      	ldr	r2, [r7, #28]
 8003fcc:	e841 2300 	strex	r3, r2, [r1]
 8003fd0:	617b      	str	r3, [r7, #20]
   return(result);
 8003fd2:	697b      	ldr	r3, [r7, #20]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1e3      	bne.n	8003fa0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2202      	movs	r2, #2
 8003fdc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003fde:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f000 f851 	bl	800408c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003fea:	e023      	b.n	8004034 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ff4:	2b00      	cmp	r3, #0
 8003ff6:	d009      	beq.n	800400c <HAL_UART_IRQHandler+0x524>
 8003ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003ffc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004000:	2b00      	cmp	r3, #0
 8004002:	d003      	beq.n	800400c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8004004:	6878      	ldr	r0, [r7, #4]
 8004006:	f000 f9ac 	bl	8004362 <UART_Transmit_IT>
    return;
 800400a:	e014      	b.n	8004036 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800400c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004014:	2b00      	cmp	r3, #0
 8004016:	d00e      	beq.n	8004036 <HAL_UART_IRQHandler+0x54e>
 8004018:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800401c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004020:	2b00      	cmp	r3, #0
 8004022:	d008      	beq.n	8004036 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8004024:	6878      	ldr	r0, [r7, #4]
 8004026:	f000 f9ec 	bl	8004402 <UART_EndTransmit_IT>
    return;
 800402a:	e004      	b.n	8004036 <HAL_UART_IRQHandler+0x54e>
    return;
 800402c:	bf00      	nop
 800402e:	e002      	b.n	8004036 <HAL_UART_IRQHandler+0x54e>
      return;
 8004030:	bf00      	nop
 8004032:	e000      	b.n	8004036 <HAL_UART_IRQHandler+0x54e>
      return;
 8004034:	bf00      	nop
  }
}
 8004036:	37e8      	adds	r7, #232	@ 0xe8
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800403c:	b480      	push	{r7}
 800403e:	b083      	sub	sp, #12
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004044:	bf00      	nop
 8004046:	370c      	adds	r7, #12
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004050:	b480      	push	{r7}
 8004052:	b083      	sub	sp, #12
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004058:	bf00      	nop
 800405a:	370c      	adds	r7, #12
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004064:	b480      	push	{r7}
 8004066:	b083      	sub	sp, #12
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800406c:	bf00      	nop
 800406e:	370c      	adds	r7, #12
 8004070:	46bd      	mov	sp, r7
 8004072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004076:	4770      	bx	lr

08004078 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004078:	b480      	push	{r7}
 800407a:	b083      	sub	sp, #12
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004080:	bf00      	nop
 8004082:	370c      	adds	r7, #12
 8004084:	46bd      	mov	sp, r7
 8004086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408a:	4770      	bx	lr

0800408c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800408c:	b480      	push	{r7}
 800408e:	b083      	sub	sp, #12
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	460b      	mov	r3, r1
 8004096:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004098:	bf00      	nop
 800409a:	370c      	adds	r7, #12
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr

080040a4 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b085      	sub	sp, #20
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 80040ac:	2300      	movs	r3, #0
 80040ae:	60fb      	str	r3, [r7, #12]
 80040b0:	2300      	movs	r3, #0
 80040b2:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80040c4:	b2db      	uxtb	r3, r3
 80040c6:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	68bb      	ldr	r3, [r7, #8]
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	4313      	orrs	r3, r2
 80040d2:	b2db      	uxtb	r3, r3
}
 80040d4:	4618      	mov	r0, r3
 80040d6:	3714      	adds	r7, #20
 80040d8:	46bd      	mov	sp, r7
 80040da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040de:	4770      	bx	lr

080040e0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b090      	sub	sp, #64	@ 0x40
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d137      	bne.n	800416c <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80040fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040fe:	2200      	movs	r2, #0
 8004100:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004102:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	3314      	adds	r3, #20
 8004108:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800410a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410c:	e853 3f00 	ldrex	r3, [r3]
 8004110:	623b      	str	r3, [r7, #32]
   return(result);
 8004112:	6a3b      	ldr	r3, [r7, #32]
 8004114:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004118:	63bb      	str	r3, [r7, #56]	@ 0x38
 800411a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	3314      	adds	r3, #20
 8004120:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004122:	633a      	str	r2, [r7, #48]	@ 0x30
 8004124:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004126:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004128:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800412a:	e841 2300 	strex	r3, r2, [r1]
 800412e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1e5      	bne.n	8004102 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004136:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	330c      	adds	r3, #12
 800413c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	e853 3f00 	ldrex	r3, [r3]
 8004144:	60fb      	str	r3, [r7, #12]
   return(result);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800414c:	637b      	str	r3, [r7, #52]	@ 0x34
 800414e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	330c      	adds	r3, #12
 8004154:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004156:	61fa      	str	r2, [r7, #28]
 8004158:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415a:	69b9      	ldr	r1, [r7, #24]
 800415c:	69fa      	ldr	r2, [r7, #28]
 800415e:	e841 2300 	strex	r3, r2, [r1]
 8004162:	617b      	str	r3, [r7, #20]
   return(result);
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d1e5      	bne.n	8004136 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800416a:	e002      	b.n	8004172 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800416c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800416e:	f7ff ff65 	bl	800403c <HAL_UART_TxCpltCallback>
}
 8004172:	bf00      	nop
 8004174:	3740      	adds	r7, #64	@ 0x40
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}

0800417a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800417a:	b580      	push	{r7, lr}
 800417c:	b084      	sub	sp, #16
 800417e:	af00      	add	r7, sp, #0
 8004180:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004186:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004188:	68f8      	ldr	r0, [r7, #12]
 800418a:	f7ff ff61 	bl	8004050 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800418e:	bf00      	nop
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8004196:	b580      	push	{r7, lr}
 8004198:	b084      	sub	sp, #16
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800419e:	2300      	movs	r3, #0
 80041a0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041a6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	695b      	ldr	r3, [r3, #20]
 80041ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041b2:	2b80      	cmp	r3, #128	@ 0x80
 80041b4:	bf0c      	ite	eq
 80041b6:	2301      	moveq	r3, #1
 80041b8:	2300      	movne	r3, #0
 80041ba:	b2db      	uxtb	r3, r3
 80041bc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041c4:	b2db      	uxtb	r3, r3
 80041c6:	2b21      	cmp	r3, #33	@ 0x21
 80041c8:	d108      	bne.n	80041dc <UART_DMAError+0x46>
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d005      	beq.n	80041dc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	2200      	movs	r2, #0
 80041d4:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80041d6:	68b8      	ldr	r0, [r7, #8]
 80041d8:	f000 f827 	bl	800422a <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	695b      	ldr	r3, [r3, #20]
 80041e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041e6:	2b40      	cmp	r3, #64	@ 0x40
 80041e8:	bf0c      	ite	eq
 80041ea:	2301      	moveq	r3, #1
 80041ec:	2300      	movne	r3, #0
 80041ee:	b2db      	uxtb	r3, r3
 80041f0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80041f2:	68bb      	ldr	r3, [r7, #8]
 80041f4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80041f8:	b2db      	uxtb	r3, r3
 80041fa:	2b22      	cmp	r3, #34	@ 0x22
 80041fc:	d108      	bne.n	8004210 <UART_DMAError+0x7a>
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d005      	beq.n	8004210 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004204:	68bb      	ldr	r3, [r7, #8]
 8004206:	2200      	movs	r2, #0
 8004208:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800420a:	68b8      	ldr	r0, [r7, #8]
 800420c:	f000 f835 	bl	800427a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004214:	f043 0210 	orr.w	r2, r3, #16
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800421c:	68b8      	ldr	r0, [r7, #8]
 800421e:	f7ff ff2b 	bl	8004078 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004222:	bf00      	nop
 8004224:	3710      	adds	r7, #16
 8004226:	46bd      	mov	sp, r7
 8004228:	bd80      	pop	{r7, pc}

0800422a <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800422a:	b480      	push	{r7}
 800422c:	b089      	sub	sp, #36	@ 0x24
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	330c      	adds	r3, #12
 8004238:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	e853 3f00 	ldrex	r3, [r3]
 8004240:	60bb      	str	r3, [r7, #8]
   return(result);
 8004242:	68bb      	ldr	r3, [r7, #8]
 8004244:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004248:	61fb      	str	r3, [r7, #28]
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	330c      	adds	r3, #12
 8004250:	69fa      	ldr	r2, [r7, #28]
 8004252:	61ba      	str	r2, [r7, #24]
 8004254:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004256:	6979      	ldr	r1, [r7, #20]
 8004258:	69ba      	ldr	r2, [r7, #24]
 800425a:	e841 2300 	strex	r3, r2, [r1]
 800425e:	613b      	str	r3, [r7, #16]
   return(result);
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d1e5      	bne.n	8004232 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	2220      	movs	r2, #32
 800426a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800426e:	bf00      	nop
 8004270:	3724      	adds	r7, #36	@ 0x24
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr

0800427a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800427a:	b480      	push	{r7}
 800427c:	b095      	sub	sp, #84	@ 0x54
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	330c      	adds	r3, #12
 8004288:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800428a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800428c:	e853 3f00 	ldrex	r3, [r3]
 8004290:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004294:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004298:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	330c      	adds	r3, #12
 80042a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80042a2:	643a      	str	r2, [r7, #64]	@ 0x40
 80042a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042aa:	e841 2300 	strex	r3, r2, [r1]
 80042ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d1e5      	bne.n	8004282 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	3314      	adds	r3, #20
 80042bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042be:	6a3b      	ldr	r3, [r7, #32]
 80042c0:	e853 3f00 	ldrex	r3, [r3]
 80042c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	f023 0301 	bic.w	r3, r3, #1
 80042cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	3314      	adds	r3, #20
 80042d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80042d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80042d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042de:	e841 2300 	strex	r3, r2, [r1]
 80042e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80042e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1e5      	bne.n	80042b6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042ee:	2b01      	cmp	r3, #1
 80042f0:	d119      	bne.n	8004326 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	330c      	adds	r3, #12
 80042f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	e853 3f00 	ldrex	r3, [r3]
 8004300:	60bb      	str	r3, [r7, #8]
   return(result);
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	f023 0310 	bic.w	r3, r3, #16
 8004308:	647b      	str	r3, [r7, #68]	@ 0x44
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	330c      	adds	r3, #12
 8004310:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004312:	61ba      	str	r2, [r7, #24]
 8004314:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004316:	6979      	ldr	r1, [r7, #20]
 8004318:	69ba      	ldr	r2, [r7, #24]
 800431a:	e841 2300 	strex	r3, r2, [r1]
 800431e:	613b      	str	r3, [r7, #16]
   return(result);
 8004320:	693b      	ldr	r3, [r7, #16]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d1e5      	bne.n	80042f2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2220      	movs	r2, #32
 800432a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	2200      	movs	r2, #0
 8004332:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004334:	bf00      	nop
 8004336:	3754      	adds	r7, #84	@ 0x54
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr

08004340 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b084      	sub	sp, #16
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800434c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2200      	movs	r2, #0
 8004352:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004354:	68f8      	ldr	r0, [r7, #12]
 8004356:	f7ff fe8f 	bl	8004078 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800435a:	bf00      	nop
 800435c:	3710      	adds	r7, #16
 800435e:	46bd      	mov	sp, r7
 8004360:	bd80      	pop	{r7, pc}

08004362 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004362:	b480      	push	{r7}
 8004364:	b085      	sub	sp, #20
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b21      	cmp	r3, #33	@ 0x21
 8004374:	d13e      	bne.n	80043f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	689b      	ldr	r3, [r3, #8]
 800437a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800437e:	d114      	bne.n	80043aa <UART_Transmit_IT+0x48>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	691b      	ldr	r3, [r3, #16]
 8004384:	2b00      	cmp	r3, #0
 8004386:	d110      	bne.n	80043aa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	881b      	ldrh	r3, [r3, #0]
 8004392:	461a      	mov	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800439c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	1c9a      	adds	r2, r3, #2
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	621a      	str	r2, [r3, #32]
 80043a8:	e008      	b.n	80043bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	1c59      	adds	r1, r3, #1
 80043b0:	687a      	ldr	r2, [r7, #4]
 80043b2:	6211      	str	r1, [r2, #32]
 80043b4:	781a      	ldrb	r2, [r3, #0]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043c0:	b29b      	uxth	r3, r3
 80043c2:	3b01      	subs	r3, #1
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	4619      	mov	r1, r3
 80043ca:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d10f      	bne.n	80043f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68da      	ldr	r2, [r3, #12]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80043de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	68da      	ldr	r2, [r3, #12]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80043ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80043f0:	2300      	movs	r3, #0
 80043f2:	e000      	b.n	80043f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80043f4:	2302      	movs	r3, #2
  }
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3714      	adds	r7, #20
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr

08004402 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004402:	b580      	push	{r7, lr}
 8004404:	b082      	sub	sp, #8
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	68da      	ldr	r2, [r3, #12]
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004418:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2220      	movs	r2, #32
 800441e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7ff fe0a 	bl	800403c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}

08004432 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004432:	b580      	push	{r7, lr}
 8004434:	b08c      	sub	sp, #48	@ 0x30
 8004436:	af00      	add	r7, sp, #0
 8004438:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800443a:	2300      	movs	r3, #0
 800443c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800443e:	2300      	movs	r3, #0
 8004440:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004448:	b2db      	uxtb	r3, r3
 800444a:	2b22      	cmp	r3, #34	@ 0x22
 800444c:	f040 80aa 	bne.w	80045a4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004458:	d115      	bne.n	8004486 <UART_Receive_IT+0x54>
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	691b      	ldr	r3, [r3, #16]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d111      	bne.n	8004486 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004466:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	b29b      	uxth	r3, r3
 8004470:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004474:	b29a      	uxth	r2, r3
 8004476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004478:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800447e:	1c9a      	adds	r2, r3, #2
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	629a      	str	r2, [r3, #40]	@ 0x28
 8004484:	e024      	b.n	80044d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800448a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004494:	d007      	beq.n	80044a6 <UART_Receive_IT+0x74>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d10a      	bne.n	80044b4 <UART_Receive_IT+0x82>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	691b      	ldr	r3, [r3, #16]
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d106      	bne.n	80044b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	b2da      	uxtb	r2, r3
 80044ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044b0:	701a      	strb	r2, [r3, #0]
 80044b2:	e008      	b.n	80044c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	b2db      	uxtb	r3, r3
 80044bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044c0:	b2da      	uxtb	r2, r3
 80044c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044ca:	1c5a      	adds	r2, r3, #1
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044d4:	b29b      	uxth	r3, r3
 80044d6:	3b01      	subs	r3, #1
 80044d8:	b29b      	uxth	r3, r3
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	4619      	mov	r1, r3
 80044de:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d15d      	bne.n	80045a0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68da      	ldr	r2, [r3, #12]
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	f022 0220 	bic.w	r2, r2, #32
 80044f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004502:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	695a      	ldr	r2, [r3, #20]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f022 0201 	bic.w	r2, r2, #1
 8004512:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2220      	movs	r2, #32
 8004518:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004526:	2b01      	cmp	r3, #1
 8004528:	d135      	bne.n	8004596 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2200      	movs	r2, #0
 800452e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	330c      	adds	r3, #12
 8004536:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	e853 3f00 	ldrex	r3, [r3]
 800453e:	613b      	str	r3, [r7, #16]
   return(result);
 8004540:	693b      	ldr	r3, [r7, #16]
 8004542:	f023 0310 	bic.w	r3, r3, #16
 8004546:	627b      	str	r3, [r7, #36]	@ 0x24
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	330c      	adds	r3, #12
 800454e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004550:	623a      	str	r2, [r7, #32]
 8004552:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004554:	69f9      	ldr	r1, [r7, #28]
 8004556:	6a3a      	ldr	r2, [r7, #32]
 8004558:	e841 2300 	strex	r3, r2, [r1]
 800455c:	61bb      	str	r3, [r7, #24]
   return(result);
 800455e:	69bb      	ldr	r3, [r7, #24]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d1e5      	bne.n	8004530 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0310 	and.w	r3, r3, #16
 800456e:	2b10      	cmp	r3, #16
 8004570:	d10a      	bne.n	8004588 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004572:	2300      	movs	r3, #0
 8004574:	60fb      	str	r3, [r7, #12]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	60fb      	str	r3, [r7, #12]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	60fb      	str	r3, [r7, #12]
 8004586:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800458c:	4619      	mov	r1, r3
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f7ff fd7c 	bl	800408c <HAL_UARTEx_RxEventCallback>
 8004594:	e002      	b.n	800459c <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f7ff fd64 	bl	8004064 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800459c:	2300      	movs	r3, #0
 800459e:	e002      	b.n	80045a6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80045a0:	2300      	movs	r3, #0
 80045a2:	e000      	b.n	80045a6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80045a4:	2302      	movs	r3, #2
  }
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	3730      	adds	r7, #48	@ 0x30
 80045aa:	46bd      	mov	sp, r7
 80045ac:	bd80      	pop	{r7, pc}
	...

080045b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045b4:	b0c0      	sub	sp, #256	@ 0x100
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80045c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045cc:	68d9      	ldr	r1, [r3, #12]
 80045ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045d2:	681a      	ldr	r2, [r3, #0]
 80045d4:	ea40 0301 	orr.w	r3, r0, r1
 80045d8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045de:	689a      	ldr	r2, [r3, #8]
 80045e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045e4:	691b      	ldr	r3, [r3, #16]
 80045e6:	431a      	orrs	r2, r3
 80045e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ec:	695b      	ldr	r3, [r3, #20]
 80045ee:	431a      	orrs	r2, r3
 80045f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f4:	69db      	ldr	r3, [r3, #28]
 80045f6:	4313      	orrs	r3, r2
 80045f8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80045fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004608:	f021 010c 	bic.w	r1, r1, #12
 800460c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004616:	430b      	orrs	r3, r1
 8004618:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800461a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	695b      	ldr	r3, [r3, #20]
 8004622:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800462a:	6999      	ldr	r1, [r3, #24]
 800462c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004630:	681a      	ldr	r2, [r3, #0]
 8004632:	ea40 0301 	orr.w	r3, r0, r1
 8004636:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	4b8f      	ldr	r3, [pc, #572]	@ (800487c <UART_SetConfig+0x2cc>)
 8004640:	429a      	cmp	r2, r3
 8004642:	d005      	beq.n	8004650 <UART_SetConfig+0xa0>
 8004644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	4b8d      	ldr	r3, [pc, #564]	@ (8004880 <UART_SetConfig+0x2d0>)
 800464c:	429a      	cmp	r2, r3
 800464e:	d104      	bne.n	800465a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004650:	f7fe feca 	bl	80033e8 <HAL_RCC_GetPCLK2Freq>
 8004654:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004658:	e003      	b.n	8004662 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800465a:	f7fe feb1 	bl	80033c0 <HAL_RCC_GetPCLK1Freq>
 800465e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004662:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004666:	69db      	ldr	r3, [r3, #28]
 8004668:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800466c:	f040 810c 	bne.w	8004888 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004670:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004674:	2200      	movs	r2, #0
 8004676:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800467a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800467e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004682:	4622      	mov	r2, r4
 8004684:	462b      	mov	r3, r5
 8004686:	1891      	adds	r1, r2, r2
 8004688:	65b9      	str	r1, [r7, #88]	@ 0x58
 800468a:	415b      	adcs	r3, r3
 800468c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800468e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004692:	4621      	mov	r1, r4
 8004694:	eb12 0801 	adds.w	r8, r2, r1
 8004698:	4629      	mov	r1, r5
 800469a:	eb43 0901 	adc.w	r9, r3, r1
 800469e:	f04f 0200 	mov.w	r2, #0
 80046a2:	f04f 0300 	mov.w	r3, #0
 80046a6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046aa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046ae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046b2:	4690      	mov	r8, r2
 80046b4:	4699      	mov	r9, r3
 80046b6:	4623      	mov	r3, r4
 80046b8:	eb18 0303 	adds.w	r3, r8, r3
 80046bc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80046c0:	462b      	mov	r3, r5
 80046c2:	eb49 0303 	adc.w	r3, r9, r3
 80046c6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80046ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	2200      	movs	r2, #0
 80046d2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80046d6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80046da:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80046de:	460b      	mov	r3, r1
 80046e0:	18db      	adds	r3, r3, r3
 80046e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80046e4:	4613      	mov	r3, r2
 80046e6:	eb42 0303 	adc.w	r3, r2, r3
 80046ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80046ec:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80046f0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80046f4:	f7fb fdcc 	bl	8000290 <__aeabi_uldivmod>
 80046f8:	4602      	mov	r2, r0
 80046fa:	460b      	mov	r3, r1
 80046fc:	4b61      	ldr	r3, [pc, #388]	@ (8004884 <UART_SetConfig+0x2d4>)
 80046fe:	fba3 2302 	umull	r2, r3, r3, r2
 8004702:	095b      	lsrs	r3, r3, #5
 8004704:	011c      	lsls	r4, r3, #4
 8004706:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800470a:	2200      	movs	r2, #0
 800470c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004710:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004714:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004718:	4642      	mov	r2, r8
 800471a:	464b      	mov	r3, r9
 800471c:	1891      	adds	r1, r2, r2
 800471e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004720:	415b      	adcs	r3, r3
 8004722:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004724:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004728:	4641      	mov	r1, r8
 800472a:	eb12 0a01 	adds.w	sl, r2, r1
 800472e:	4649      	mov	r1, r9
 8004730:	eb43 0b01 	adc.w	fp, r3, r1
 8004734:	f04f 0200 	mov.w	r2, #0
 8004738:	f04f 0300 	mov.w	r3, #0
 800473c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004740:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004744:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004748:	4692      	mov	sl, r2
 800474a:	469b      	mov	fp, r3
 800474c:	4643      	mov	r3, r8
 800474e:	eb1a 0303 	adds.w	r3, sl, r3
 8004752:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004756:	464b      	mov	r3, r9
 8004758:	eb4b 0303 	adc.w	r3, fp, r3
 800475c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004764:	685b      	ldr	r3, [r3, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800476c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004770:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004774:	460b      	mov	r3, r1
 8004776:	18db      	adds	r3, r3, r3
 8004778:	643b      	str	r3, [r7, #64]	@ 0x40
 800477a:	4613      	mov	r3, r2
 800477c:	eb42 0303 	adc.w	r3, r2, r3
 8004780:	647b      	str	r3, [r7, #68]	@ 0x44
 8004782:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004786:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800478a:	f7fb fd81 	bl	8000290 <__aeabi_uldivmod>
 800478e:	4602      	mov	r2, r0
 8004790:	460b      	mov	r3, r1
 8004792:	4611      	mov	r1, r2
 8004794:	4b3b      	ldr	r3, [pc, #236]	@ (8004884 <UART_SetConfig+0x2d4>)
 8004796:	fba3 2301 	umull	r2, r3, r3, r1
 800479a:	095b      	lsrs	r3, r3, #5
 800479c:	2264      	movs	r2, #100	@ 0x64
 800479e:	fb02 f303 	mul.w	r3, r2, r3
 80047a2:	1acb      	subs	r3, r1, r3
 80047a4:	00db      	lsls	r3, r3, #3
 80047a6:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80047aa:	4b36      	ldr	r3, [pc, #216]	@ (8004884 <UART_SetConfig+0x2d4>)
 80047ac:	fba3 2302 	umull	r2, r3, r3, r2
 80047b0:	095b      	lsrs	r3, r3, #5
 80047b2:	005b      	lsls	r3, r3, #1
 80047b4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80047b8:	441c      	add	r4, r3
 80047ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047be:	2200      	movs	r2, #0
 80047c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80047c4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80047c8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80047cc:	4642      	mov	r2, r8
 80047ce:	464b      	mov	r3, r9
 80047d0:	1891      	adds	r1, r2, r2
 80047d2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80047d4:	415b      	adcs	r3, r3
 80047d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047d8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80047dc:	4641      	mov	r1, r8
 80047de:	1851      	adds	r1, r2, r1
 80047e0:	6339      	str	r1, [r7, #48]	@ 0x30
 80047e2:	4649      	mov	r1, r9
 80047e4:	414b      	adcs	r3, r1
 80047e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80047e8:	f04f 0200 	mov.w	r2, #0
 80047ec:	f04f 0300 	mov.w	r3, #0
 80047f0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80047f4:	4659      	mov	r1, fp
 80047f6:	00cb      	lsls	r3, r1, #3
 80047f8:	4651      	mov	r1, sl
 80047fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047fe:	4651      	mov	r1, sl
 8004800:	00ca      	lsls	r2, r1, #3
 8004802:	4610      	mov	r0, r2
 8004804:	4619      	mov	r1, r3
 8004806:	4603      	mov	r3, r0
 8004808:	4642      	mov	r2, r8
 800480a:	189b      	adds	r3, r3, r2
 800480c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004810:	464b      	mov	r3, r9
 8004812:	460a      	mov	r2, r1
 8004814:	eb42 0303 	adc.w	r3, r2, r3
 8004818:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800481c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004828:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800482c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004830:	460b      	mov	r3, r1
 8004832:	18db      	adds	r3, r3, r3
 8004834:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004836:	4613      	mov	r3, r2
 8004838:	eb42 0303 	adc.w	r3, r2, r3
 800483c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800483e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004842:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004846:	f7fb fd23 	bl	8000290 <__aeabi_uldivmod>
 800484a:	4602      	mov	r2, r0
 800484c:	460b      	mov	r3, r1
 800484e:	4b0d      	ldr	r3, [pc, #52]	@ (8004884 <UART_SetConfig+0x2d4>)
 8004850:	fba3 1302 	umull	r1, r3, r3, r2
 8004854:	095b      	lsrs	r3, r3, #5
 8004856:	2164      	movs	r1, #100	@ 0x64
 8004858:	fb01 f303 	mul.w	r3, r1, r3
 800485c:	1ad3      	subs	r3, r2, r3
 800485e:	00db      	lsls	r3, r3, #3
 8004860:	3332      	adds	r3, #50	@ 0x32
 8004862:	4a08      	ldr	r2, [pc, #32]	@ (8004884 <UART_SetConfig+0x2d4>)
 8004864:	fba2 2303 	umull	r2, r3, r2, r3
 8004868:	095b      	lsrs	r3, r3, #5
 800486a:	f003 0207 	and.w	r2, r3, #7
 800486e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4422      	add	r2, r4
 8004876:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004878:	e106      	b.n	8004a88 <UART_SetConfig+0x4d8>
 800487a:	bf00      	nop
 800487c:	40011000 	.word	0x40011000
 8004880:	40011400 	.word	0x40011400
 8004884:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004888:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800488c:	2200      	movs	r2, #0
 800488e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004892:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004896:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800489a:	4642      	mov	r2, r8
 800489c:	464b      	mov	r3, r9
 800489e:	1891      	adds	r1, r2, r2
 80048a0:	6239      	str	r1, [r7, #32]
 80048a2:	415b      	adcs	r3, r3
 80048a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80048a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048aa:	4641      	mov	r1, r8
 80048ac:	1854      	adds	r4, r2, r1
 80048ae:	4649      	mov	r1, r9
 80048b0:	eb43 0501 	adc.w	r5, r3, r1
 80048b4:	f04f 0200 	mov.w	r2, #0
 80048b8:	f04f 0300 	mov.w	r3, #0
 80048bc:	00eb      	lsls	r3, r5, #3
 80048be:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048c2:	00e2      	lsls	r2, r4, #3
 80048c4:	4614      	mov	r4, r2
 80048c6:	461d      	mov	r5, r3
 80048c8:	4643      	mov	r3, r8
 80048ca:	18e3      	adds	r3, r4, r3
 80048cc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80048d0:	464b      	mov	r3, r9
 80048d2:	eb45 0303 	adc.w	r3, r5, r3
 80048d6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80048da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80048e6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80048ea:	f04f 0200 	mov.w	r2, #0
 80048ee:	f04f 0300 	mov.w	r3, #0
 80048f2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80048f6:	4629      	mov	r1, r5
 80048f8:	008b      	lsls	r3, r1, #2
 80048fa:	4621      	mov	r1, r4
 80048fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004900:	4621      	mov	r1, r4
 8004902:	008a      	lsls	r2, r1, #2
 8004904:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004908:	f7fb fcc2 	bl	8000290 <__aeabi_uldivmod>
 800490c:	4602      	mov	r2, r0
 800490e:	460b      	mov	r3, r1
 8004910:	4b60      	ldr	r3, [pc, #384]	@ (8004a94 <UART_SetConfig+0x4e4>)
 8004912:	fba3 2302 	umull	r2, r3, r3, r2
 8004916:	095b      	lsrs	r3, r3, #5
 8004918:	011c      	lsls	r4, r3, #4
 800491a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800491e:	2200      	movs	r2, #0
 8004920:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004924:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004928:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800492c:	4642      	mov	r2, r8
 800492e:	464b      	mov	r3, r9
 8004930:	1891      	adds	r1, r2, r2
 8004932:	61b9      	str	r1, [r7, #24]
 8004934:	415b      	adcs	r3, r3
 8004936:	61fb      	str	r3, [r7, #28]
 8004938:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800493c:	4641      	mov	r1, r8
 800493e:	1851      	adds	r1, r2, r1
 8004940:	6139      	str	r1, [r7, #16]
 8004942:	4649      	mov	r1, r9
 8004944:	414b      	adcs	r3, r1
 8004946:	617b      	str	r3, [r7, #20]
 8004948:	f04f 0200 	mov.w	r2, #0
 800494c:	f04f 0300 	mov.w	r3, #0
 8004950:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004954:	4659      	mov	r1, fp
 8004956:	00cb      	lsls	r3, r1, #3
 8004958:	4651      	mov	r1, sl
 800495a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800495e:	4651      	mov	r1, sl
 8004960:	00ca      	lsls	r2, r1, #3
 8004962:	4610      	mov	r0, r2
 8004964:	4619      	mov	r1, r3
 8004966:	4603      	mov	r3, r0
 8004968:	4642      	mov	r2, r8
 800496a:	189b      	adds	r3, r3, r2
 800496c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004970:	464b      	mov	r3, r9
 8004972:	460a      	mov	r2, r1
 8004974:	eb42 0303 	adc.w	r3, r2, r3
 8004978:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800497c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	2200      	movs	r2, #0
 8004984:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004986:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004988:	f04f 0200 	mov.w	r2, #0
 800498c:	f04f 0300 	mov.w	r3, #0
 8004990:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004994:	4649      	mov	r1, r9
 8004996:	008b      	lsls	r3, r1, #2
 8004998:	4641      	mov	r1, r8
 800499a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800499e:	4641      	mov	r1, r8
 80049a0:	008a      	lsls	r2, r1, #2
 80049a2:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80049a6:	f7fb fc73 	bl	8000290 <__aeabi_uldivmod>
 80049aa:	4602      	mov	r2, r0
 80049ac:	460b      	mov	r3, r1
 80049ae:	4611      	mov	r1, r2
 80049b0:	4b38      	ldr	r3, [pc, #224]	@ (8004a94 <UART_SetConfig+0x4e4>)
 80049b2:	fba3 2301 	umull	r2, r3, r3, r1
 80049b6:	095b      	lsrs	r3, r3, #5
 80049b8:	2264      	movs	r2, #100	@ 0x64
 80049ba:	fb02 f303 	mul.w	r3, r2, r3
 80049be:	1acb      	subs	r3, r1, r3
 80049c0:	011b      	lsls	r3, r3, #4
 80049c2:	3332      	adds	r3, #50	@ 0x32
 80049c4:	4a33      	ldr	r2, [pc, #204]	@ (8004a94 <UART_SetConfig+0x4e4>)
 80049c6:	fba2 2303 	umull	r2, r3, r2, r3
 80049ca:	095b      	lsrs	r3, r3, #5
 80049cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049d0:	441c      	add	r4, r3
 80049d2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049d6:	2200      	movs	r2, #0
 80049d8:	673b      	str	r3, [r7, #112]	@ 0x70
 80049da:	677a      	str	r2, [r7, #116]	@ 0x74
 80049dc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80049e0:	4642      	mov	r2, r8
 80049e2:	464b      	mov	r3, r9
 80049e4:	1891      	adds	r1, r2, r2
 80049e6:	60b9      	str	r1, [r7, #8]
 80049e8:	415b      	adcs	r3, r3
 80049ea:	60fb      	str	r3, [r7, #12]
 80049ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049f0:	4641      	mov	r1, r8
 80049f2:	1851      	adds	r1, r2, r1
 80049f4:	6039      	str	r1, [r7, #0]
 80049f6:	4649      	mov	r1, r9
 80049f8:	414b      	adcs	r3, r1
 80049fa:	607b      	str	r3, [r7, #4]
 80049fc:	f04f 0200 	mov.w	r2, #0
 8004a00:	f04f 0300 	mov.w	r3, #0
 8004a04:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004a08:	4659      	mov	r1, fp
 8004a0a:	00cb      	lsls	r3, r1, #3
 8004a0c:	4651      	mov	r1, sl
 8004a0e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a12:	4651      	mov	r1, sl
 8004a14:	00ca      	lsls	r2, r1, #3
 8004a16:	4610      	mov	r0, r2
 8004a18:	4619      	mov	r1, r3
 8004a1a:	4603      	mov	r3, r0
 8004a1c:	4642      	mov	r2, r8
 8004a1e:	189b      	adds	r3, r3, r2
 8004a20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a22:	464b      	mov	r3, r9
 8004a24:	460a      	mov	r2, r1
 8004a26:	eb42 0303 	adc.w	r3, r2, r3
 8004a2a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a36:	667a      	str	r2, [r7, #100]	@ 0x64
 8004a38:	f04f 0200 	mov.w	r2, #0
 8004a3c:	f04f 0300 	mov.w	r3, #0
 8004a40:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004a44:	4649      	mov	r1, r9
 8004a46:	008b      	lsls	r3, r1, #2
 8004a48:	4641      	mov	r1, r8
 8004a4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a4e:	4641      	mov	r1, r8
 8004a50:	008a      	lsls	r2, r1, #2
 8004a52:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004a56:	f7fb fc1b 	bl	8000290 <__aeabi_uldivmod>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a94 <UART_SetConfig+0x4e4>)
 8004a60:	fba3 1302 	umull	r1, r3, r3, r2
 8004a64:	095b      	lsrs	r3, r3, #5
 8004a66:	2164      	movs	r1, #100	@ 0x64
 8004a68:	fb01 f303 	mul.w	r3, r1, r3
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	3332      	adds	r3, #50	@ 0x32
 8004a72:	4a08      	ldr	r2, [pc, #32]	@ (8004a94 <UART_SetConfig+0x4e4>)
 8004a74:	fba2 2303 	umull	r2, r3, r2, r3
 8004a78:	095b      	lsrs	r3, r3, #5
 8004a7a:	f003 020f 	and.w	r2, r3, #15
 8004a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4422      	add	r2, r4
 8004a86:	609a      	str	r2, [r3, #8]
}
 8004a88:	bf00      	nop
 8004a8a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a94:	51eb851f 	.word	0x51eb851f

08004a98 <__NVIC_SetPriority>:
{
 8004a98:	b480      	push	{r7}
 8004a9a:	b083      	sub	sp, #12
 8004a9c:	af00      	add	r7, sp, #0
 8004a9e:	4603      	mov	r3, r0
 8004aa0:	6039      	str	r1, [r7, #0]
 8004aa2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	db0a      	blt.n	8004ac2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	b2da      	uxtb	r2, r3
 8004ab0:	490c      	ldr	r1, [pc, #48]	@ (8004ae4 <__NVIC_SetPriority+0x4c>)
 8004ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ab6:	0112      	lsls	r2, r2, #4
 8004ab8:	b2d2      	uxtb	r2, r2
 8004aba:	440b      	add	r3, r1
 8004abc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004ac0:	e00a      	b.n	8004ad8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ac2:	683b      	ldr	r3, [r7, #0]
 8004ac4:	b2da      	uxtb	r2, r3
 8004ac6:	4908      	ldr	r1, [pc, #32]	@ (8004ae8 <__NVIC_SetPriority+0x50>)
 8004ac8:	79fb      	ldrb	r3, [r7, #7]
 8004aca:	f003 030f 	and.w	r3, r3, #15
 8004ace:	3b04      	subs	r3, #4
 8004ad0:	0112      	lsls	r2, r2, #4
 8004ad2:	b2d2      	uxtb	r2, r2
 8004ad4:	440b      	add	r3, r1
 8004ad6:	761a      	strb	r2, [r3, #24]
}
 8004ad8:	bf00      	nop
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr
 8004ae4:	e000e100 	.word	0xe000e100
 8004ae8:	e000ed00 	.word	0xe000ed00

08004aec <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004aec:	b580      	push	{r7, lr}
 8004aee:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004af0:	4b05      	ldr	r3, [pc, #20]	@ (8004b08 <SysTick_Handler+0x1c>)
 8004af2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004af4:	f001 ff60 	bl	80069b8 <xTaskGetSchedulerState>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b01      	cmp	r3, #1
 8004afc:	d001      	beq.n	8004b02 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004afe:	f002 fd5b 	bl	80075b8 <xPortSysTickHandler>
  }
}
 8004b02:	bf00      	nop
 8004b04:	bd80      	pop	{r7, pc}
 8004b06:	bf00      	nop
 8004b08:	e000e010 	.word	0xe000e010

08004b0c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004b10:	2100      	movs	r1, #0
 8004b12:	f06f 0004 	mvn.w	r0, #4
 8004b16:	f7ff ffbf 	bl	8004a98 <__NVIC_SetPriority>
#endif
}
 8004b1a:	bf00      	nop
 8004b1c:	bd80      	pop	{r7, pc}
	...

08004b20 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004b20:	b480      	push	{r7}
 8004b22:	b083      	sub	sp, #12
 8004b24:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b26:	f3ef 8305 	mrs	r3, IPSR
 8004b2a:	603b      	str	r3, [r7, #0]
  return(result);
 8004b2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d003      	beq.n	8004b3a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004b32:	f06f 0305 	mvn.w	r3, #5
 8004b36:	607b      	str	r3, [r7, #4]
 8004b38:	e00c      	b.n	8004b54 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004b3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004b64 <osKernelInitialize+0x44>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d105      	bne.n	8004b4e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004b42:	4b08      	ldr	r3, [pc, #32]	@ (8004b64 <osKernelInitialize+0x44>)
 8004b44:	2201      	movs	r2, #1
 8004b46:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	607b      	str	r3, [r7, #4]
 8004b4c:	e002      	b.n	8004b54 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004b4e:	f04f 33ff 	mov.w	r3, #4294967295
 8004b52:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004b54:	687b      	ldr	r3, [r7, #4]
}
 8004b56:	4618      	mov	r0, r3
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	2000035c 	.word	0x2000035c

08004b68 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b6e:	f3ef 8305 	mrs	r3, IPSR
 8004b72:	603b      	str	r3, [r7, #0]
  return(result);
 8004b74:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d003      	beq.n	8004b82 <osKernelStart+0x1a>
    stat = osErrorISR;
 8004b7a:	f06f 0305 	mvn.w	r3, #5
 8004b7e:	607b      	str	r3, [r7, #4]
 8004b80:	e010      	b.n	8004ba4 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004b82:	4b0b      	ldr	r3, [pc, #44]	@ (8004bb0 <osKernelStart+0x48>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d109      	bne.n	8004b9e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004b8a:	f7ff ffbf 	bl	8004b0c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004b8e:	4b08      	ldr	r3, [pc, #32]	@ (8004bb0 <osKernelStart+0x48>)
 8004b90:	2202      	movs	r2, #2
 8004b92:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004b94:	f001 fac2 	bl	800611c <vTaskStartScheduler>
      stat = osOK;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	607b      	str	r3, [r7, #4]
 8004b9c:	e002      	b.n	8004ba4 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8004ba2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004ba4:	687b      	ldr	r3, [r7, #4]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3708      	adds	r7, #8
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}
 8004bae:	bf00      	nop
 8004bb0:	2000035c 	.word	0x2000035c

08004bb4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004bb4:	b580      	push	{r7, lr}
 8004bb6:	b08e      	sub	sp, #56	@ 0x38
 8004bb8:	af04      	add	r7, sp, #16
 8004bba:	60f8      	str	r0, [r7, #12]
 8004bbc:	60b9      	str	r1, [r7, #8]
 8004bbe:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004bc4:	f3ef 8305 	mrs	r3, IPSR
 8004bc8:	617b      	str	r3, [r7, #20]
  return(result);
 8004bca:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d17e      	bne.n	8004cce <osThreadNew+0x11a>
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d07b      	beq.n	8004cce <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004bd6:	2380      	movs	r3, #128	@ 0x80
 8004bd8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004bda:	2318      	movs	r3, #24
 8004bdc:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004bde:	2300      	movs	r3, #0
 8004be0:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004be2:	f04f 33ff 	mov.w	r3, #4294967295
 8004be6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d045      	beq.n	8004c7a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d002      	beq.n	8004bfc <osThreadNew+0x48>
        name = attr->name;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	699b      	ldr	r3, [r3, #24]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d002      	beq.n	8004c0a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	699b      	ldr	r3, [r3, #24]
 8004c08:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004c0a:	69fb      	ldr	r3, [r7, #28]
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d008      	beq.n	8004c22 <osThreadNew+0x6e>
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	2b38      	cmp	r3, #56	@ 0x38
 8004c14:	d805      	bhi.n	8004c22 <osThreadNew+0x6e>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f003 0301 	and.w	r3, r3, #1
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d001      	beq.n	8004c26 <osThreadNew+0x72>
        return (NULL);
 8004c22:	2300      	movs	r3, #0
 8004c24:	e054      	b.n	8004cd0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	695b      	ldr	r3, [r3, #20]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d003      	beq.n	8004c36 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	695b      	ldr	r3, [r3, #20]
 8004c32:	089b      	lsrs	r3, r3, #2
 8004c34:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d00e      	beq.n	8004c5c <osThreadNew+0xa8>
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	68db      	ldr	r3, [r3, #12]
 8004c42:	2b5b      	cmp	r3, #91	@ 0x5b
 8004c44:	d90a      	bls.n	8004c5c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d006      	beq.n	8004c5c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	695b      	ldr	r3, [r3, #20]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d002      	beq.n	8004c5c <osThreadNew+0xa8>
        mem = 1;
 8004c56:	2301      	movs	r3, #1
 8004c58:	61bb      	str	r3, [r7, #24]
 8004c5a:	e010      	b.n	8004c7e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d10c      	bne.n	8004c7e <osThreadNew+0xca>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	68db      	ldr	r3, [r3, #12]
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d108      	bne.n	8004c7e <osThreadNew+0xca>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d104      	bne.n	8004c7e <osThreadNew+0xca>
          mem = 0;
 8004c74:	2300      	movs	r3, #0
 8004c76:	61bb      	str	r3, [r7, #24]
 8004c78:	e001      	b.n	8004c7e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004c7e:	69bb      	ldr	r3, [r7, #24]
 8004c80:	2b01      	cmp	r3, #1
 8004c82:	d110      	bne.n	8004ca6 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004c88:	687a      	ldr	r2, [r7, #4]
 8004c8a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c8c:	9202      	str	r2, [sp, #8]
 8004c8e:	9301      	str	r3, [sp, #4]
 8004c90:	69fb      	ldr	r3, [r7, #28]
 8004c92:	9300      	str	r3, [sp, #0]
 8004c94:	68bb      	ldr	r3, [r7, #8]
 8004c96:	6a3a      	ldr	r2, [r7, #32]
 8004c98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	f001 f862 	bl	8005d64 <xTaskCreateStatic>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	613b      	str	r3, [r7, #16]
 8004ca4:	e013      	b.n	8004cce <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004ca6:	69bb      	ldr	r3, [r7, #24]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d110      	bne.n	8004cce <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004cac:	6a3b      	ldr	r3, [r7, #32]
 8004cae:	b29a      	uxth	r2, r3
 8004cb0:	f107 0310 	add.w	r3, r7, #16
 8004cb4:	9301      	str	r3, [sp, #4]
 8004cb6:	69fb      	ldr	r3, [r7, #28]
 8004cb8:	9300      	str	r3, [sp, #0]
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004cbe:	68f8      	ldr	r0, [r7, #12]
 8004cc0:	f001 f8b0 	bl	8005e24 <xTaskCreate>
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d001      	beq.n	8004cce <osThreadNew+0x11a>
            hTask = NULL;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004cce:	693b      	ldr	r3, [r7, #16]
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	3728      	adds	r7, #40	@ 0x28
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bd80      	pop	{r7, pc}

08004cd8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ce0:	f3ef 8305 	mrs	r3, IPSR
 8004ce4:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ce6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d003      	beq.n	8004cf4 <osDelay+0x1c>
    stat = osErrorISR;
 8004cec:	f06f 0305 	mvn.w	r3, #5
 8004cf0:	60fb      	str	r3, [r7, #12]
 8004cf2:	e007      	b.n	8004d04 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d002      	beq.n	8004d04 <osDelay+0x2c>
      vTaskDelay(ticks);
 8004cfe:	6878      	ldr	r0, [r7, #4]
 8004d00:	f001 f9d6 	bl	80060b0 <vTaskDelay>
    }
  }

  return (stat);
 8004d04:	68fb      	ldr	r3, [r7, #12]
}
 8004d06:	4618      	mov	r0, r3
 8004d08:	3710      	adds	r7, #16
 8004d0a:	46bd      	mov	sp, r7
 8004d0c:	bd80      	pop	{r7, pc}

08004d0e <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004d0e:	b580      	push	{r7, lr}
 8004d10:	b08a      	sub	sp, #40	@ 0x28
 8004d12:	af02      	add	r7, sp, #8
 8004d14:	60f8      	str	r0, [r7, #12]
 8004d16:	60b9      	str	r1, [r7, #8]
 8004d18:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004d1e:	f3ef 8305 	mrs	r3, IPSR
 8004d22:	613b      	str	r3, [r7, #16]
  return(result);
 8004d24:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d15f      	bne.n	8004dea <osMessageQueueNew+0xdc>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d05c      	beq.n	8004dea <osMessageQueueNew+0xdc>
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d059      	beq.n	8004dea <osMessageQueueNew+0xdc>
    mem = -1;
 8004d36:	f04f 33ff 	mov.w	r3, #4294967295
 8004d3a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d029      	beq.n	8004d96 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d012      	beq.n	8004d70 <osMessageQueueNew+0x62>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	68db      	ldr	r3, [r3, #12]
 8004d4e:	2b4f      	cmp	r3, #79	@ 0x4f
 8004d50:	d90e      	bls.n	8004d70 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00a      	beq.n	8004d70 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	695a      	ldr	r2, [r3, #20]
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	68b9      	ldr	r1, [r7, #8]
 8004d62:	fb01 f303 	mul.w	r3, r1, r3
 8004d66:	429a      	cmp	r2, r3
 8004d68:	d302      	bcc.n	8004d70 <osMessageQueueNew+0x62>
        mem = 1;
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	61bb      	str	r3, [r7, #24]
 8004d6e:	e014      	b.n	8004d9a <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d110      	bne.n	8004d9a <osMessageQueueNew+0x8c>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d10c      	bne.n	8004d9a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d108      	bne.n	8004d9a <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	695b      	ldr	r3, [r3, #20]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d104      	bne.n	8004d9a <osMessageQueueNew+0x8c>
          mem = 0;
 8004d90:	2300      	movs	r3, #0
 8004d92:	61bb      	str	r3, [r7, #24]
 8004d94:	e001      	b.n	8004d9a <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8004d96:	2300      	movs	r3, #0
 8004d98:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004d9a:	69bb      	ldr	r3, [r7, #24]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d10b      	bne.n	8004db8 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	691a      	ldr	r2, [r3, #16]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	689b      	ldr	r3, [r3, #8]
 8004da8:	2100      	movs	r1, #0
 8004daa:	9100      	str	r1, [sp, #0]
 8004dac:	68b9      	ldr	r1, [r7, #8]
 8004dae:	68f8      	ldr	r0, [r7, #12]
 8004db0:	f000 fa66 	bl	8005280 <xQueueGenericCreateStatic>
 8004db4:	61f8      	str	r0, [r7, #28]
 8004db6:	e008      	b.n	8004dca <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d105      	bne.n	8004dca <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	68b9      	ldr	r1, [r7, #8]
 8004dc2:	68f8      	ldr	r0, [r7, #12]
 8004dc4:	f000 fad9 	bl	800537a <xQueueGenericCreate>
 8004dc8:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d00c      	beq.n	8004dea <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d003      	beq.n	8004dde <osMessageQueueNew+0xd0>
        name = attr->name;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	617b      	str	r3, [r7, #20]
 8004ddc:	e001      	b.n	8004de2 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8004de2:	6979      	ldr	r1, [r7, #20]
 8004de4:	69f8      	ldr	r0, [r7, #28]
 8004de6:	f000 ff5f 	bl	8005ca8 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004dea:	69fb      	ldr	r3, [r7, #28]
}
 8004dec:	4618      	mov	r0, r3
 8004dee:	3720      	adds	r7, #32
 8004df0:	46bd      	mov	sp, r7
 8004df2:	bd80      	pop	{r7, pc}

08004df4 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b088      	sub	sp, #32
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	60f8      	str	r0, [r7, #12]
 8004dfc:	60b9      	str	r1, [r7, #8]
 8004dfe:	603b      	str	r3, [r7, #0]
 8004e00:	4613      	mov	r3, r2
 8004e02:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004e08:	2300      	movs	r3, #0
 8004e0a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e0c:	f3ef 8305 	mrs	r3, IPSR
 8004e10:	617b      	str	r3, [r7, #20]
  return(result);
 8004e12:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d028      	beq.n	8004e6a <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004e18:	69bb      	ldr	r3, [r7, #24]
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d005      	beq.n	8004e2a <osMessageQueuePut+0x36>
 8004e1e:	68bb      	ldr	r3, [r7, #8]
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d002      	beq.n	8004e2a <osMessageQueuePut+0x36>
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d003      	beq.n	8004e32 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8004e2a:	f06f 0303 	mvn.w	r3, #3
 8004e2e:	61fb      	str	r3, [r7, #28]
 8004e30:	e038      	b.n	8004ea4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8004e32:	2300      	movs	r3, #0
 8004e34:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004e36:	f107 0210 	add.w	r2, r7, #16
 8004e3a:	2300      	movs	r3, #0
 8004e3c:	68b9      	ldr	r1, [r7, #8]
 8004e3e:	69b8      	ldr	r0, [r7, #24]
 8004e40:	f000 fbfc 	bl	800563c <xQueueGenericSendFromISR>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d003      	beq.n	8004e52 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8004e4a:	f06f 0302 	mvn.w	r3, #2
 8004e4e:	61fb      	str	r3, [r7, #28]
 8004e50:	e028      	b.n	8004ea4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8004e52:	693b      	ldr	r3, [r7, #16]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d025      	beq.n	8004ea4 <osMessageQueuePut+0xb0>
 8004e58:	4b15      	ldr	r3, [pc, #84]	@ (8004eb0 <osMessageQueuePut+0xbc>)
 8004e5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e5e:	601a      	str	r2, [r3, #0]
 8004e60:	f3bf 8f4f 	dsb	sy
 8004e64:	f3bf 8f6f 	isb	sy
 8004e68:	e01c      	b.n	8004ea4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004e6a:	69bb      	ldr	r3, [r7, #24]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d002      	beq.n	8004e76 <osMessageQueuePut+0x82>
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d103      	bne.n	8004e7e <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 8004e76:	f06f 0303 	mvn.w	r3, #3
 8004e7a:	61fb      	str	r3, [r7, #28]
 8004e7c:	e012      	b.n	8004ea4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004e7e:	2300      	movs	r3, #0
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	68b9      	ldr	r1, [r7, #8]
 8004e84:	69b8      	ldr	r0, [r7, #24]
 8004e86:	f000 fad7 	bl	8005438 <xQueueGenericSend>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d009      	beq.n	8004ea4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d003      	beq.n	8004e9e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8004e96:	f06f 0301 	mvn.w	r3, #1
 8004e9a:	61fb      	str	r3, [r7, #28]
 8004e9c:	e002      	b.n	8004ea4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 8004e9e:	f06f 0302 	mvn.w	r3, #2
 8004ea2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004ea4:	69fb      	ldr	r3, [r7, #28]
}
 8004ea6:	4618      	mov	r0, r3
 8004ea8:	3720      	adds	r7, #32
 8004eaa:	46bd      	mov	sp, r7
 8004eac:	bd80      	pop	{r7, pc}
 8004eae:	bf00      	nop
 8004eb0:	e000ed04 	.word	0xe000ed04

08004eb4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b088      	sub	sp, #32
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	60f8      	str	r0, [r7, #12]
 8004ebc:	60b9      	str	r1, [r7, #8]
 8004ebe:	607a      	str	r2, [r7, #4]
 8004ec0:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004eca:	f3ef 8305 	mrs	r3, IPSR
 8004ece:	617b      	str	r3, [r7, #20]
  return(result);
 8004ed0:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d028      	beq.n	8004f28 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004ed6:	69bb      	ldr	r3, [r7, #24]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d005      	beq.n	8004ee8 <osMessageQueueGet+0x34>
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d002      	beq.n	8004ee8 <osMessageQueueGet+0x34>
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d003      	beq.n	8004ef0 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8004ee8:	f06f 0303 	mvn.w	r3, #3
 8004eec:	61fb      	str	r3, [r7, #28]
 8004eee:	e037      	b.n	8004f60 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004ef4:	f107 0310 	add.w	r3, r7, #16
 8004ef8:	461a      	mov	r2, r3
 8004efa:	68b9      	ldr	r1, [r7, #8]
 8004efc:	69b8      	ldr	r0, [r7, #24]
 8004efe:	f000 fd1d 	bl	800593c <xQueueReceiveFromISR>
 8004f02:	4603      	mov	r3, r0
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d003      	beq.n	8004f10 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8004f08:	f06f 0302 	mvn.w	r3, #2
 8004f0c:	61fb      	str	r3, [r7, #28]
 8004f0e:	e027      	b.n	8004f60 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8004f10:	693b      	ldr	r3, [r7, #16]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d024      	beq.n	8004f60 <osMessageQueueGet+0xac>
 8004f16:	4b15      	ldr	r3, [pc, #84]	@ (8004f6c <osMessageQueueGet+0xb8>)
 8004f18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f1c:	601a      	str	r2, [r3, #0]
 8004f1e:	f3bf 8f4f 	dsb	sy
 8004f22:	f3bf 8f6f 	isb	sy
 8004f26:	e01b      	b.n	8004f60 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d002      	beq.n	8004f34 <osMessageQueueGet+0x80>
 8004f2e:	68bb      	ldr	r3, [r7, #8]
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d103      	bne.n	8004f3c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8004f34:	f06f 0303 	mvn.w	r3, #3
 8004f38:	61fb      	str	r3, [r7, #28]
 8004f3a:	e011      	b.n	8004f60 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004f3c:	683a      	ldr	r2, [r7, #0]
 8004f3e:	68b9      	ldr	r1, [r7, #8]
 8004f40:	69b8      	ldr	r0, [r7, #24]
 8004f42:	f000 fc19 	bl	8005778 <xQueueReceive>
 8004f46:	4603      	mov	r3, r0
 8004f48:	2b01      	cmp	r3, #1
 8004f4a:	d009      	beq.n	8004f60 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8004f52:	f06f 0301 	mvn.w	r3, #1
 8004f56:	61fb      	str	r3, [r7, #28]
 8004f58:	e002      	b.n	8004f60 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8004f5a:	f06f 0302 	mvn.w	r3, #2
 8004f5e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8004f60:	69fb      	ldr	r3, [r7, #28]
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3720      	adds	r7, #32
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
 8004f6a:	bf00      	nop
 8004f6c:	e000ed04 	.word	0xe000ed04

08004f70 <osMessageQueueGetSpace>:
  }

  return ((uint32_t)count);
}

uint32_t osMessageQueueGetSpace (osMessageQueueId_t mq_id) {
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b08a      	sub	sp, #40	@ 0x28
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]
  StaticQueue_t *mq = (StaticQueue_t *)mq_id;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	623b      	str	r3, [r7, #32]
  uint32_t space;
  uint32_t isrm;

  if (mq == NULL) {
 8004f7c:	6a3b      	ldr	r3, [r7, #32]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d102      	bne.n	8004f88 <osMessageQueueGetSpace+0x18>
    space = 0U;
 8004f82:	2300      	movs	r3, #0
 8004f84:	627b      	str	r3, [r7, #36]	@ 0x24
 8004f86:	e023      	b.n	8004fd0 <osMessageQueueGetSpace+0x60>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004f88:	f3ef 8305 	mrs	r3, IPSR
 8004f8c:	61bb      	str	r3, [r7, #24]
  return(result);
 8004f8e:	69bb      	ldr	r3, [r7, #24]
  }
  else if (IS_IRQ()) {
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d019      	beq.n	8004fc8 <osMessageQueueGetSpace+0x58>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004f94:	f3ef 8211 	mrs	r2, BASEPRI
 8004f98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f9c:	f383 8811 	msr	BASEPRI, r3
 8004fa0:	f3bf 8f6f 	isb	sy
 8004fa4:	f3bf 8f4f 	dsb	sy
 8004fa8:	613a      	str	r2, [r7, #16]
 8004faa:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004fac:	693b      	ldr	r3, [r7, #16]
    isrm = taskENTER_CRITICAL_FROM_ISR();
 8004fae:	61fb      	str	r3, [r7, #28]

    /* space = pxQueue->uxLength - pxQueue->uxMessagesWaiting; */
    space = mq->uxDummy4[1] - mq->uxDummy4[0];
 8004fb0:	6a3b      	ldr	r3, [r7, #32]
 8004fb2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fb4:	6a3b      	ldr	r3, [r7, #32]
 8004fb6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fb8:	1ad3      	subs	r3, r2, r3
 8004fba:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004fc6:	e003      	b.n	8004fd0 <osMessageQueueGetSpace+0x60>

    taskEXIT_CRITICAL_FROM_ISR(isrm);
  }
  else {
    space = (uint32_t)uxQueueSpacesAvailable ((QueueHandle_t)mq);
 8004fc8:	6a38      	ldr	r0, [r7, #32]
 8004fca:	f000 fd39 	bl	8005a40 <uxQueueSpacesAvailable>
 8004fce:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return (space);
 8004fd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	3728      	adds	r7, #40	@ 0x28
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	bd80      	pop	{r7, pc}
	...

08004fdc <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	60f8      	str	r0, [r7, #12]
 8004fe4:	60b9      	str	r1, [r7, #8]
 8004fe6:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	4a07      	ldr	r2, [pc, #28]	@ (8005008 <vApplicationGetIdleTaskMemory+0x2c>)
 8004fec:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	4a06      	ldr	r2, [pc, #24]	@ (800500c <vApplicationGetIdleTaskMemory+0x30>)
 8004ff2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2280      	movs	r2, #128	@ 0x80
 8004ff8:	601a      	str	r2, [r3, #0]
}
 8004ffa:	bf00      	nop
 8004ffc:	3714      	adds	r7, #20
 8004ffe:	46bd      	mov	sp, r7
 8005000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005004:	4770      	bx	lr
 8005006:	bf00      	nop
 8005008:	20000360 	.word	0x20000360
 800500c:	200003bc 	.word	0x200003bc

08005010 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	60f8      	str	r0, [r7, #12]
 8005018:	60b9      	str	r1, [r7, #8]
 800501a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	4a07      	ldr	r2, [pc, #28]	@ (800503c <vApplicationGetTimerTaskMemory+0x2c>)
 8005020:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005022:	68bb      	ldr	r3, [r7, #8]
 8005024:	4a06      	ldr	r2, [pc, #24]	@ (8005040 <vApplicationGetTimerTaskMemory+0x30>)
 8005026:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800502e:	601a      	str	r2, [r3, #0]
}
 8005030:	bf00      	nop
 8005032:	3714      	adds	r7, #20
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr
 800503c:	200005bc 	.word	0x200005bc
 8005040:	20000618 	.word	0x20000618

08005044 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	f103 0208 	add.w	r2, r3, #8
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	f04f 32ff 	mov.w	r2, #4294967295
 800505c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	f103 0208 	add.w	r2, r3, #8
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	f103 0208 	add.w	r2, r3, #8
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2200      	movs	r2, #0
 8005076:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005092:	bf00      	nop
 8005094:	370c      	adds	r7, #12
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr

0800509e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800509e:	b480      	push	{r7}
 80050a0:	b085      	sub	sp, #20
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
 80050a6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	68fa      	ldr	r2, [r7, #12]
 80050b2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	689a      	ldr	r2, [r3, #8]
 80050b8:	683b      	ldr	r3, [r7, #0]
 80050ba:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	689b      	ldr	r3, [r3, #8]
 80050c0:	683a      	ldr	r2, [r7, #0]
 80050c2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	687a      	ldr	r2, [r7, #4]
 80050ce:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	1c5a      	adds	r2, r3, #1
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	601a      	str	r2, [r3, #0]
}
 80050da:	bf00      	nop
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr

080050e6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80050e6:	b480      	push	{r7}
 80050e8:	b085      	sub	sp, #20
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6078      	str	r0, [r7, #4]
 80050ee:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050fc:	d103      	bne.n	8005106 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	691b      	ldr	r3, [r3, #16]
 8005102:	60fb      	str	r3, [r7, #12]
 8005104:	e00c      	b.n	8005120 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	3308      	adds	r3, #8
 800510a:	60fb      	str	r3, [r7, #12]
 800510c:	e002      	b.n	8005114 <vListInsert+0x2e>
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	685b      	ldr	r3, [r3, #4]
 8005112:	60fb      	str	r3, [r7, #12]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	68ba      	ldr	r2, [r7, #8]
 800511c:	429a      	cmp	r2, r3
 800511e:	d2f6      	bcs.n	800510e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	685a      	ldr	r2, [r3, #4]
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	683a      	ldr	r2, [r7, #0]
 800512e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	683a      	ldr	r2, [r7, #0]
 800513a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	1c5a      	adds	r2, r3, #1
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	601a      	str	r2, [r3, #0]
}
 800514c:	bf00      	nop
 800514e:	3714      	adds	r7, #20
 8005150:	46bd      	mov	sp, r7
 8005152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005156:	4770      	bx	lr

08005158 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	691b      	ldr	r3, [r3, #16]
 8005164:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	687a      	ldr	r2, [r7, #4]
 800516c:	6892      	ldr	r2, [r2, #8]
 800516e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	689b      	ldr	r3, [r3, #8]
 8005174:	687a      	ldr	r2, [r7, #4]
 8005176:	6852      	ldr	r2, [r2, #4]
 8005178:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	685b      	ldr	r3, [r3, #4]
 800517e:	687a      	ldr	r2, [r7, #4]
 8005180:	429a      	cmp	r2, r3
 8005182:	d103      	bne.n	800518c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	689a      	ldr	r2, [r3, #8]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	1e5a      	subs	r2, r3, #1
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	681b      	ldr	r3, [r3, #0]
}
 80051a0:	4618      	mov	r0, r3
 80051a2:	3714      	adds	r7, #20
 80051a4:	46bd      	mov	sp, r7
 80051a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051aa:	4770      	bx	lr

080051ac <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b084      	sub	sp, #16
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
 80051b4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d10b      	bne.n	80051d8 <xQueueGenericReset+0x2c>
	__asm volatile
 80051c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051c4:	f383 8811 	msr	BASEPRI, r3
 80051c8:	f3bf 8f6f 	isb	sy
 80051cc:	f3bf 8f4f 	dsb	sy
 80051d0:	60bb      	str	r3, [r7, #8]
}
 80051d2:	bf00      	nop
 80051d4:	bf00      	nop
 80051d6:	e7fd      	b.n	80051d4 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80051d8:	f002 f95e 	bl	8007498 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681a      	ldr	r2, [r3, #0]
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80051e4:	68f9      	ldr	r1, [r7, #12]
 80051e6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80051e8:	fb01 f303 	mul.w	r3, r1, r3
 80051ec:	441a      	add	r2, r3
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2200      	movs	r2, #0
 80051f6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681a      	ldr	r2, [r3, #0]
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	681a      	ldr	r2, [r3, #0]
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005208:	3b01      	subs	r3, #1
 800520a:	68f9      	ldr	r1, [r7, #12]
 800520c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800520e:	fb01 f303 	mul.w	r3, r1, r3
 8005212:	441a      	add	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	22ff      	movs	r2, #255	@ 0xff
 800521c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	22ff      	movs	r2, #255	@ 0xff
 8005224:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005228:	683b      	ldr	r3, [r7, #0]
 800522a:	2b00      	cmp	r3, #0
 800522c:	d114      	bne.n	8005258 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	691b      	ldr	r3, [r3, #16]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d01a      	beq.n	800526c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	3310      	adds	r3, #16
 800523a:	4618      	mov	r0, r3
 800523c:	f001 f9fc 	bl	8006638 <xTaskRemoveFromEventList>
 8005240:	4603      	mov	r3, r0
 8005242:	2b00      	cmp	r3, #0
 8005244:	d012      	beq.n	800526c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005246:	4b0d      	ldr	r3, [pc, #52]	@ (800527c <xQueueGenericReset+0xd0>)
 8005248:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800524c:	601a      	str	r2, [r3, #0]
 800524e:	f3bf 8f4f 	dsb	sy
 8005252:	f3bf 8f6f 	isb	sy
 8005256:	e009      	b.n	800526c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	3310      	adds	r3, #16
 800525c:	4618      	mov	r0, r3
 800525e:	f7ff fef1 	bl	8005044 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	3324      	adds	r3, #36	@ 0x24
 8005266:	4618      	mov	r0, r3
 8005268:	f7ff feec 	bl	8005044 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800526c:	f002 f946 	bl	80074fc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8005270:	2301      	movs	r3, #1
}
 8005272:	4618      	mov	r0, r3
 8005274:	3710      	adds	r7, #16
 8005276:	46bd      	mov	sp, r7
 8005278:	bd80      	pop	{r7, pc}
 800527a:	bf00      	nop
 800527c:	e000ed04 	.word	0xe000ed04

08005280 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8005280:	b580      	push	{r7, lr}
 8005282:	b08e      	sub	sp, #56	@ 0x38
 8005284:	af02      	add	r7, sp, #8
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
 800528c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2b00      	cmp	r3, #0
 8005292:	d10b      	bne.n	80052ac <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005298:	f383 8811 	msr	BASEPRI, r3
 800529c:	f3bf 8f6f 	isb	sy
 80052a0:	f3bf 8f4f 	dsb	sy
 80052a4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80052a6:	bf00      	nop
 80052a8:	bf00      	nop
 80052aa:	e7fd      	b.n	80052a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80052ac:	683b      	ldr	r3, [r7, #0]
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d10b      	bne.n	80052ca <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80052b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052b6:	f383 8811 	msr	BASEPRI, r3
 80052ba:	f3bf 8f6f 	isb	sy
 80052be:	f3bf 8f4f 	dsb	sy
 80052c2:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80052c4:	bf00      	nop
 80052c6:	bf00      	nop
 80052c8:	e7fd      	b.n	80052c6 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d002      	beq.n	80052d6 <xQueueGenericCreateStatic+0x56>
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d001      	beq.n	80052da <xQueueGenericCreateStatic+0x5a>
 80052d6:	2301      	movs	r3, #1
 80052d8:	e000      	b.n	80052dc <xQueueGenericCreateStatic+0x5c>
 80052da:	2300      	movs	r3, #0
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d10b      	bne.n	80052f8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80052e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e4:	f383 8811 	msr	BASEPRI, r3
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	623b      	str	r3, [r7, #32]
}
 80052f2:	bf00      	nop
 80052f4:	bf00      	nop
 80052f6:	e7fd      	b.n	80052f4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d102      	bne.n	8005304 <xQueueGenericCreateStatic+0x84>
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d101      	bne.n	8005308 <xQueueGenericCreateStatic+0x88>
 8005304:	2301      	movs	r3, #1
 8005306:	e000      	b.n	800530a <xQueueGenericCreateStatic+0x8a>
 8005308:	2300      	movs	r3, #0
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10b      	bne.n	8005326 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800530e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005312:	f383 8811 	msr	BASEPRI, r3
 8005316:	f3bf 8f6f 	isb	sy
 800531a:	f3bf 8f4f 	dsb	sy
 800531e:	61fb      	str	r3, [r7, #28]
}
 8005320:	bf00      	nop
 8005322:	bf00      	nop
 8005324:	e7fd      	b.n	8005322 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005326:	2350      	movs	r3, #80	@ 0x50
 8005328:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	2b50      	cmp	r3, #80	@ 0x50
 800532e:	d00b      	beq.n	8005348 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8005330:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005334:	f383 8811 	msr	BASEPRI, r3
 8005338:	f3bf 8f6f 	isb	sy
 800533c:	f3bf 8f4f 	dsb	sy
 8005340:	61bb      	str	r3, [r7, #24]
}
 8005342:	bf00      	nop
 8005344:	bf00      	nop
 8005346:	e7fd      	b.n	8005344 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005348:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800534e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005350:	2b00      	cmp	r3, #0
 8005352:	d00d      	beq.n	8005370 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005356:	2201      	movs	r2, #1
 8005358:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800535c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8005360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005362:	9300      	str	r3, [sp, #0]
 8005364:	4613      	mov	r3, r2
 8005366:	687a      	ldr	r2, [r7, #4]
 8005368:	68b9      	ldr	r1, [r7, #8]
 800536a:	68f8      	ldr	r0, [r7, #12]
 800536c:	f000 f840 	bl	80053f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8005372:	4618      	mov	r0, r3
 8005374:	3730      	adds	r7, #48	@ 0x30
 8005376:	46bd      	mov	sp, r7
 8005378:	bd80      	pop	{r7, pc}

0800537a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800537a:	b580      	push	{r7, lr}
 800537c:	b08a      	sub	sp, #40	@ 0x28
 800537e:	af02      	add	r7, sp, #8
 8005380:	60f8      	str	r0, [r7, #12]
 8005382:	60b9      	str	r1, [r7, #8]
 8005384:	4613      	mov	r3, r2
 8005386:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2b00      	cmp	r3, #0
 800538c:	d10b      	bne.n	80053a6 <xQueueGenericCreate+0x2c>
	__asm volatile
 800538e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005392:	f383 8811 	msr	BASEPRI, r3
 8005396:	f3bf 8f6f 	isb	sy
 800539a:	f3bf 8f4f 	dsb	sy
 800539e:	613b      	str	r3, [r7, #16]
}
 80053a0:	bf00      	nop
 80053a2:	bf00      	nop
 80053a4:	e7fd      	b.n	80053a2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	68ba      	ldr	r2, [r7, #8]
 80053aa:	fb02 f303 	mul.w	r3, r2, r3
 80053ae:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80053b0:	69fb      	ldr	r3, [r7, #28]
 80053b2:	3350      	adds	r3, #80	@ 0x50
 80053b4:	4618      	mov	r0, r3
 80053b6:	f002 f991 	bl	80076dc <pvPortMalloc>
 80053ba:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d011      	beq.n	80053e6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80053c2:	69bb      	ldr	r3, [r7, #24]
 80053c4:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	3350      	adds	r3, #80	@ 0x50
 80053ca:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80053d4:	79fa      	ldrb	r2, [r7, #7]
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	9300      	str	r3, [sp, #0]
 80053da:	4613      	mov	r3, r2
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	68b9      	ldr	r1, [r7, #8]
 80053e0:	68f8      	ldr	r0, [r7, #12]
 80053e2:	f000 f805 	bl	80053f0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80053e6:	69bb      	ldr	r3, [r7, #24]
	}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3720      	adds	r7, #32
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]
 80053fc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d103      	bne.n	800540c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005404:	69bb      	ldr	r3, [r7, #24]
 8005406:	69ba      	ldr	r2, [r7, #24]
 8005408:	601a      	str	r2, [r3, #0]
 800540a:	e002      	b.n	8005412 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800540c:	69bb      	ldr	r3, [r7, #24]
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	68fa      	ldr	r2, [r7, #12]
 8005416:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	68ba      	ldr	r2, [r7, #8]
 800541c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800541e:	2101      	movs	r1, #1
 8005420:	69b8      	ldr	r0, [r7, #24]
 8005422:	f7ff fec3 	bl	80051ac <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005426:	69bb      	ldr	r3, [r7, #24]
 8005428:	78fa      	ldrb	r2, [r7, #3]
 800542a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800542e:	bf00      	nop
 8005430:	3710      	adds	r7, #16
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
	...

08005438 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b08e      	sub	sp, #56	@ 0x38
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
 8005444:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8005446:	2300      	movs	r3, #0
 8005448:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800544e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10b      	bne.n	800546c <xQueueGenericSend+0x34>
	__asm volatile
 8005454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005458:	f383 8811 	msr	BASEPRI, r3
 800545c:	f3bf 8f6f 	isb	sy
 8005460:	f3bf 8f4f 	dsb	sy
 8005464:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005466:	bf00      	nop
 8005468:	bf00      	nop
 800546a:	e7fd      	b.n	8005468 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d103      	bne.n	800547a <xQueueGenericSend+0x42>
 8005472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005476:	2b00      	cmp	r3, #0
 8005478:	d101      	bne.n	800547e <xQueueGenericSend+0x46>
 800547a:	2301      	movs	r3, #1
 800547c:	e000      	b.n	8005480 <xQueueGenericSend+0x48>
 800547e:	2300      	movs	r3, #0
 8005480:	2b00      	cmp	r3, #0
 8005482:	d10b      	bne.n	800549c <xQueueGenericSend+0x64>
	__asm volatile
 8005484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005488:	f383 8811 	msr	BASEPRI, r3
 800548c:	f3bf 8f6f 	isb	sy
 8005490:	f3bf 8f4f 	dsb	sy
 8005494:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005496:	bf00      	nop
 8005498:	bf00      	nop
 800549a:	e7fd      	b.n	8005498 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800549c:	683b      	ldr	r3, [r7, #0]
 800549e:	2b02      	cmp	r3, #2
 80054a0:	d103      	bne.n	80054aa <xQueueGenericSend+0x72>
 80054a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d101      	bne.n	80054ae <xQueueGenericSend+0x76>
 80054aa:	2301      	movs	r3, #1
 80054ac:	e000      	b.n	80054b0 <xQueueGenericSend+0x78>
 80054ae:	2300      	movs	r3, #0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d10b      	bne.n	80054cc <xQueueGenericSend+0x94>
	__asm volatile
 80054b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054b8:	f383 8811 	msr	BASEPRI, r3
 80054bc:	f3bf 8f6f 	isb	sy
 80054c0:	f3bf 8f4f 	dsb	sy
 80054c4:	623b      	str	r3, [r7, #32]
}
 80054c6:	bf00      	nop
 80054c8:	bf00      	nop
 80054ca:	e7fd      	b.n	80054c8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054cc:	f001 fa74 	bl	80069b8 <xTaskGetSchedulerState>
 80054d0:	4603      	mov	r3, r0
 80054d2:	2b00      	cmp	r3, #0
 80054d4:	d102      	bne.n	80054dc <xQueueGenericSend+0xa4>
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d101      	bne.n	80054e0 <xQueueGenericSend+0xa8>
 80054dc:	2301      	movs	r3, #1
 80054de:	e000      	b.n	80054e2 <xQueueGenericSend+0xaa>
 80054e0:	2300      	movs	r3, #0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d10b      	bne.n	80054fe <xQueueGenericSend+0xc6>
	__asm volatile
 80054e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054ea:	f383 8811 	msr	BASEPRI, r3
 80054ee:	f3bf 8f6f 	isb	sy
 80054f2:	f3bf 8f4f 	dsb	sy
 80054f6:	61fb      	str	r3, [r7, #28]
}
 80054f8:	bf00      	nop
 80054fa:	bf00      	nop
 80054fc:	e7fd      	b.n	80054fa <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80054fe:	f001 ffcb 	bl	8007498 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005504:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800550a:	429a      	cmp	r2, r3
 800550c:	d302      	bcc.n	8005514 <xQueueGenericSend+0xdc>
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	2b02      	cmp	r3, #2
 8005512:	d129      	bne.n	8005568 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005514:	683a      	ldr	r2, [r7, #0]
 8005516:	68b9      	ldr	r1, [r7, #8]
 8005518:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800551a:	f000 fab5 	bl	8005a88 <prvCopyDataToQueue>
 800551e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005522:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005524:	2b00      	cmp	r3, #0
 8005526:	d010      	beq.n	800554a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800552a:	3324      	adds	r3, #36	@ 0x24
 800552c:	4618      	mov	r0, r3
 800552e:	f001 f883 	bl	8006638 <xTaskRemoveFromEventList>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d013      	beq.n	8005560 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005538:	4b3f      	ldr	r3, [pc, #252]	@ (8005638 <xQueueGenericSend+0x200>)
 800553a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800553e:	601a      	str	r2, [r3, #0]
 8005540:	f3bf 8f4f 	dsb	sy
 8005544:	f3bf 8f6f 	isb	sy
 8005548:	e00a      	b.n	8005560 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800554a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800554c:	2b00      	cmp	r3, #0
 800554e:	d007      	beq.n	8005560 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005550:	4b39      	ldr	r3, [pc, #228]	@ (8005638 <xQueueGenericSend+0x200>)
 8005552:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005556:	601a      	str	r2, [r3, #0]
 8005558:	f3bf 8f4f 	dsb	sy
 800555c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005560:	f001 ffcc 	bl	80074fc <vPortExitCritical>
				return pdPASS;
 8005564:	2301      	movs	r3, #1
 8005566:	e063      	b.n	8005630 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d103      	bne.n	8005576 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800556e:	f001 ffc5 	bl	80074fc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005572:	2300      	movs	r3, #0
 8005574:	e05c      	b.n	8005630 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005576:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005578:	2b00      	cmp	r3, #0
 800557a:	d106      	bne.n	800558a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800557c:	f107 0314 	add.w	r3, r7, #20
 8005580:	4618      	mov	r0, r3
 8005582:	f001 f8bd 	bl	8006700 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005586:	2301      	movs	r3, #1
 8005588:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800558a:	f001 ffb7 	bl	80074fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800558e:	f000 fe2d 	bl	80061ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005592:	f001 ff81 	bl	8007498 <vPortEnterCritical>
 8005596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005598:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800559c:	b25b      	sxtb	r3, r3
 800559e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a2:	d103      	bne.n	80055ac <xQueueGenericSend+0x174>
 80055a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055a6:	2200      	movs	r2, #0
 80055a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055ae:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80055b2:	b25b      	sxtb	r3, r3
 80055b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055b8:	d103      	bne.n	80055c2 <xQueueGenericSend+0x18a>
 80055ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80055c2:	f001 ff9b 	bl	80074fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80055c6:	1d3a      	adds	r2, r7, #4
 80055c8:	f107 0314 	add.w	r3, r7, #20
 80055cc:	4611      	mov	r1, r2
 80055ce:	4618      	mov	r0, r3
 80055d0:	f001 f8ac 	bl	800672c <xTaskCheckForTimeOut>
 80055d4:	4603      	mov	r3, r0
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d124      	bne.n	8005624 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80055da:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055dc:	f000 fb4c 	bl	8005c78 <prvIsQueueFull>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d018      	beq.n	8005618 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80055e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055e8:	3310      	adds	r3, #16
 80055ea:	687a      	ldr	r2, [r7, #4]
 80055ec:	4611      	mov	r1, r2
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 ffd0 	bl	8006594 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80055f4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055f6:	f000 fad7 	bl	8005ba8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80055fa:	f000 fe05 	bl	8006208 <xTaskResumeAll>
 80055fe:	4603      	mov	r3, r0
 8005600:	2b00      	cmp	r3, #0
 8005602:	f47f af7c 	bne.w	80054fe <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005606:	4b0c      	ldr	r3, [pc, #48]	@ (8005638 <xQueueGenericSend+0x200>)
 8005608:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800560c:	601a      	str	r2, [r3, #0]
 800560e:	f3bf 8f4f 	dsb	sy
 8005612:	f3bf 8f6f 	isb	sy
 8005616:	e772      	b.n	80054fe <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005618:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800561a:	f000 fac5 	bl	8005ba8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800561e:	f000 fdf3 	bl	8006208 <xTaskResumeAll>
 8005622:	e76c      	b.n	80054fe <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005624:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005626:	f000 fabf 	bl	8005ba8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800562a:	f000 fded 	bl	8006208 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800562e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005630:	4618      	mov	r0, r3
 8005632:	3738      	adds	r7, #56	@ 0x38
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	e000ed04 	.word	0xe000ed04

0800563c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b090      	sub	sp, #64	@ 0x40
 8005640:	af00      	add	r7, sp, #0
 8005642:	60f8      	str	r0, [r7, #12]
 8005644:	60b9      	str	r1, [r7, #8]
 8005646:	607a      	str	r2, [r7, #4]
 8005648:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800564e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005650:	2b00      	cmp	r3, #0
 8005652:	d10b      	bne.n	800566c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005654:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005658:	f383 8811 	msr	BASEPRI, r3
 800565c:	f3bf 8f6f 	isb	sy
 8005660:	f3bf 8f4f 	dsb	sy
 8005664:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005666:	bf00      	nop
 8005668:	bf00      	nop
 800566a:	e7fd      	b.n	8005668 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800566c:	68bb      	ldr	r3, [r7, #8]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d103      	bne.n	800567a <xQueueGenericSendFromISR+0x3e>
 8005672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005676:	2b00      	cmp	r3, #0
 8005678:	d101      	bne.n	800567e <xQueueGenericSendFromISR+0x42>
 800567a:	2301      	movs	r3, #1
 800567c:	e000      	b.n	8005680 <xQueueGenericSendFromISR+0x44>
 800567e:	2300      	movs	r3, #0
 8005680:	2b00      	cmp	r3, #0
 8005682:	d10b      	bne.n	800569c <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005684:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005688:	f383 8811 	msr	BASEPRI, r3
 800568c:	f3bf 8f6f 	isb	sy
 8005690:	f3bf 8f4f 	dsb	sy
 8005694:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005696:	bf00      	nop
 8005698:	bf00      	nop
 800569a:	e7fd      	b.n	8005698 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	2b02      	cmp	r3, #2
 80056a0:	d103      	bne.n	80056aa <xQueueGenericSendFromISR+0x6e>
 80056a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d101      	bne.n	80056ae <xQueueGenericSendFromISR+0x72>
 80056aa:	2301      	movs	r3, #1
 80056ac:	e000      	b.n	80056b0 <xQueueGenericSendFromISR+0x74>
 80056ae:	2300      	movs	r3, #0
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d10b      	bne.n	80056cc <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80056b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056b8:	f383 8811 	msr	BASEPRI, r3
 80056bc:	f3bf 8f6f 	isb	sy
 80056c0:	f3bf 8f4f 	dsb	sy
 80056c4:	623b      	str	r3, [r7, #32]
}
 80056c6:	bf00      	nop
 80056c8:	bf00      	nop
 80056ca:	e7fd      	b.n	80056c8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80056cc:	f001 ffc4 	bl	8007658 <vPortValidateInterruptPriority>
	__asm volatile
 80056d0:	f3ef 8211 	mrs	r2, BASEPRI
 80056d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d8:	f383 8811 	msr	BASEPRI, r3
 80056dc:	f3bf 8f6f 	isb	sy
 80056e0:	f3bf 8f4f 	dsb	sy
 80056e4:	61fa      	str	r2, [r7, #28]
 80056e6:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 80056e8:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80056ea:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056f4:	429a      	cmp	r2, r3
 80056f6:	d302      	bcc.n	80056fe <xQueueGenericSendFromISR+0xc2>
 80056f8:	683b      	ldr	r3, [r7, #0]
 80056fa:	2b02      	cmp	r3, #2
 80056fc:	d12f      	bne.n	800575e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80056fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005700:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005704:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005708:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800570a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800570c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800570e:	683a      	ldr	r2, [r7, #0]
 8005710:	68b9      	ldr	r1, [r7, #8]
 8005712:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005714:	f000 f9b8 	bl	8005a88 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005718:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800571c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005720:	d112      	bne.n	8005748 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005724:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005726:	2b00      	cmp	r3, #0
 8005728:	d016      	beq.n	8005758 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800572a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800572c:	3324      	adds	r3, #36	@ 0x24
 800572e:	4618      	mov	r0, r3
 8005730:	f000 ff82 	bl	8006638 <xTaskRemoveFromEventList>
 8005734:	4603      	mov	r3, r0
 8005736:	2b00      	cmp	r3, #0
 8005738:	d00e      	beq.n	8005758 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d00b      	beq.n	8005758 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	601a      	str	r2, [r3, #0]
 8005746:	e007      	b.n	8005758 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005748:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800574c:	3301      	adds	r3, #1
 800574e:	b2db      	uxtb	r3, r3
 8005750:	b25a      	sxtb	r2, r3
 8005752:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005758:	2301      	movs	r3, #1
 800575a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800575c:	e001      	b.n	8005762 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800575e:	2300      	movs	r3, #0
 8005760:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005762:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005764:	617b      	str	r3, [r7, #20]
	__asm volatile
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f383 8811 	msr	BASEPRI, r3
}
 800576c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800576e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005770:	4618      	mov	r0, r3
 8005772:	3740      	adds	r7, #64	@ 0x40
 8005774:	46bd      	mov	sp, r7
 8005776:	bd80      	pop	{r7, pc}

08005778 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b08c      	sub	sp, #48	@ 0x30
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005784:	2300      	movs	r3, #0
 8005786:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800578c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800578e:	2b00      	cmp	r3, #0
 8005790:	d10b      	bne.n	80057aa <xQueueReceive+0x32>
	__asm volatile
 8005792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005796:	f383 8811 	msr	BASEPRI, r3
 800579a:	f3bf 8f6f 	isb	sy
 800579e:	f3bf 8f4f 	dsb	sy
 80057a2:	623b      	str	r3, [r7, #32]
}
 80057a4:	bf00      	nop
 80057a6:	bf00      	nop
 80057a8:	e7fd      	b.n	80057a6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80057aa:	68bb      	ldr	r3, [r7, #8]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d103      	bne.n	80057b8 <xQueueReceive+0x40>
 80057b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d101      	bne.n	80057bc <xQueueReceive+0x44>
 80057b8:	2301      	movs	r3, #1
 80057ba:	e000      	b.n	80057be <xQueueReceive+0x46>
 80057bc:	2300      	movs	r3, #0
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d10b      	bne.n	80057da <xQueueReceive+0x62>
	__asm volatile
 80057c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c6:	f383 8811 	msr	BASEPRI, r3
 80057ca:	f3bf 8f6f 	isb	sy
 80057ce:	f3bf 8f4f 	dsb	sy
 80057d2:	61fb      	str	r3, [r7, #28]
}
 80057d4:	bf00      	nop
 80057d6:	bf00      	nop
 80057d8:	e7fd      	b.n	80057d6 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057da:	f001 f8ed 	bl	80069b8 <xTaskGetSchedulerState>
 80057de:	4603      	mov	r3, r0
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d102      	bne.n	80057ea <xQueueReceive+0x72>
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d101      	bne.n	80057ee <xQueueReceive+0x76>
 80057ea:	2301      	movs	r3, #1
 80057ec:	e000      	b.n	80057f0 <xQueueReceive+0x78>
 80057ee:	2300      	movs	r3, #0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d10b      	bne.n	800580c <xQueueReceive+0x94>
	__asm volatile
 80057f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057f8:	f383 8811 	msr	BASEPRI, r3
 80057fc:	f3bf 8f6f 	isb	sy
 8005800:	f3bf 8f4f 	dsb	sy
 8005804:	61bb      	str	r3, [r7, #24]
}
 8005806:	bf00      	nop
 8005808:	bf00      	nop
 800580a:	e7fd      	b.n	8005808 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800580c:	f001 fe44 	bl	8007498 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005812:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005814:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005818:	2b00      	cmp	r3, #0
 800581a:	d01f      	beq.n	800585c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800581c:	68b9      	ldr	r1, [r7, #8]
 800581e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005820:	f000 f99c 	bl	8005b5c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005826:	1e5a      	subs	r2, r3, #1
 8005828:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800582a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800582c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800582e:	691b      	ldr	r3, [r3, #16]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d00f      	beq.n	8005854 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005834:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005836:	3310      	adds	r3, #16
 8005838:	4618      	mov	r0, r3
 800583a:	f000 fefd 	bl	8006638 <xTaskRemoveFromEventList>
 800583e:	4603      	mov	r3, r0
 8005840:	2b00      	cmp	r3, #0
 8005842:	d007      	beq.n	8005854 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005844:	4b3c      	ldr	r3, [pc, #240]	@ (8005938 <xQueueReceive+0x1c0>)
 8005846:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800584a:	601a      	str	r2, [r3, #0]
 800584c:	f3bf 8f4f 	dsb	sy
 8005850:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005854:	f001 fe52 	bl	80074fc <vPortExitCritical>
				return pdPASS;
 8005858:	2301      	movs	r3, #1
 800585a:	e069      	b.n	8005930 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d103      	bne.n	800586a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005862:	f001 fe4b 	bl	80074fc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005866:	2300      	movs	r3, #0
 8005868:	e062      	b.n	8005930 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800586a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800586c:	2b00      	cmp	r3, #0
 800586e:	d106      	bne.n	800587e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005870:	f107 0310 	add.w	r3, r7, #16
 8005874:	4618      	mov	r0, r3
 8005876:	f000 ff43 	bl	8006700 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800587a:	2301      	movs	r3, #1
 800587c:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800587e:	f001 fe3d 	bl	80074fc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005882:	f000 fcb3 	bl	80061ec <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005886:	f001 fe07 	bl	8007498 <vPortEnterCritical>
 800588a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800588c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005890:	b25b      	sxtb	r3, r3
 8005892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005896:	d103      	bne.n	80058a0 <xQueueReceive+0x128>
 8005898:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800589a:	2200      	movs	r2, #0
 800589c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80058a6:	b25b      	sxtb	r3, r3
 80058a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ac:	d103      	bne.n	80058b6 <xQueueReceive+0x13e>
 80058ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b0:	2200      	movs	r2, #0
 80058b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80058b6:	f001 fe21 	bl	80074fc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80058ba:	1d3a      	adds	r2, r7, #4
 80058bc:	f107 0310 	add.w	r3, r7, #16
 80058c0:	4611      	mov	r1, r2
 80058c2:	4618      	mov	r0, r3
 80058c4:	f000 ff32 	bl	800672c <xTaskCheckForTimeOut>
 80058c8:	4603      	mov	r3, r0
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d123      	bne.n	8005916 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058d0:	f000 f9bc 	bl	8005c4c <prvIsQueueEmpty>
 80058d4:	4603      	mov	r3, r0
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d017      	beq.n	800590a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80058da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058dc:	3324      	adds	r3, #36	@ 0x24
 80058de:	687a      	ldr	r2, [r7, #4]
 80058e0:	4611      	mov	r1, r2
 80058e2:	4618      	mov	r0, r3
 80058e4:	f000 fe56 	bl	8006594 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80058e8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058ea:	f000 f95d 	bl	8005ba8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80058ee:	f000 fc8b 	bl	8006208 <xTaskResumeAll>
 80058f2:	4603      	mov	r3, r0
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d189      	bne.n	800580c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80058f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005938 <xQueueReceive+0x1c0>)
 80058fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058fe:	601a      	str	r2, [r3, #0]
 8005900:	f3bf 8f4f 	dsb	sy
 8005904:	f3bf 8f6f 	isb	sy
 8005908:	e780      	b.n	800580c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800590a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800590c:	f000 f94c 	bl	8005ba8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005910:	f000 fc7a 	bl	8006208 <xTaskResumeAll>
 8005914:	e77a      	b.n	800580c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005916:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005918:	f000 f946 	bl	8005ba8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800591c:	f000 fc74 	bl	8006208 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005920:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005922:	f000 f993 	bl	8005c4c <prvIsQueueEmpty>
 8005926:	4603      	mov	r3, r0
 8005928:	2b00      	cmp	r3, #0
 800592a:	f43f af6f 	beq.w	800580c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800592e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005930:	4618      	mov	r0, r3
 8005932:	3730      	adds	r7, #48	@ 0x30
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}
 8005938:	e000ed04 	.word	0xe000ed04

0800593c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b08e      	sub	sp, #56	@ 0x38
 8005940:	af00      	add	r7, sp, #0
 8005942:	60f8      	str	r0, [r7, #12]
 8005944:	60b9      	str	r1, [r7, #8]
 8005946:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800594c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800594e:	2b00      	cmp	r3, #0
 8005950:	d10b      	bne.n	800596a <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8005952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005956:	f383 8811 	msr	BASEPRI, r3
 800595a:	f3bf 8f6f 	isb	sy
 800595e:	f3bf 8f4f 	dsb	sy
 8005962:	623b      	str	r3, [r7, #32]
}
 8005964:	bf00      	nop
 8005966:	bf00      	nop
 8005968:	e7fd      	b.n	8005966 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800596a:	68bb      	ldr	r3, [r7, #8]
 800596c:	2b00      	cmp	r3, #0
 800596e:	d103      	bne.n	8005978 <xQueueReceiveFromISR+0x3c>
 8005970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005974:	2b00      	cmp	r3, #0
 8005976:	d101      	bne.n	800597c <xQueueReceiveFromISR+0x40>
 8005978:	2301      	movs	r3, #1
 800597a:	e000      	b.n	800597e <xQueueReceiveFromISR+0x42>
 800597c:	2300      	movs	r3, #0
 800597e:	2b00      	cmp	r3, #0
 8005980:	d10b      	bne.n	800599a <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8005982:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	61fb      	str	r3, [r7, #28]
}
 8005994:	bf00      	nop
 8005996:	bf00      	nop
 8005998:	e7fd      	b.n	8005996 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800599a:	f001 fe5d 	bl	8007658 <vPortValidateInterruptPriority>
	__asm volatile
 800599e:	f3ef 8211 	mrs	r2, BASEPRI
 80059a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059a6:	f383 8811 	msr	BASEPRI, r3
 80059aa:	f3bf 8f6f 	isb	sy
 80059ae:	f3bf 8f4f 	dsb	sy
 80059b2:	61ba      	str	r2, [r7, #24]
 80059b4:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80059b6:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80059b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059be:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d02f      	beq.n	8005a26 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80059c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80059cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80059d0:	68b9      	ldr	r1, [r7, #8]
 80059d2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80059d4:	f000 f8c2 	bl	8005b5c <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80059d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059da:	1e5a      	subs	r2, r3, #1
 80059dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059de:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80059e0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80059e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e8:	d112      	bne.n	8005a10 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80059ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d016      	beq.n	8005a20 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80059f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f4:	3310      	adds	r3, #16
 80059f6:	4618      	mov	r0, r3
 80059f8:	f000 fe1e 	bl	8006638 <xTaskRemoveFromEventList>
 80059fc:	4603      	mov	r3, r0
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d00e      	beq.n	8005a20 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00b      	beq.n	8005a20 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	601a      	str	r2, [r3, #0]
 8005a0e:	e007      	b.n	8005a20 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005a10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005a14:	3301      	adds	r3, #1
 8005a16:	b2db      	uxtb	r3, r3
 8005a18:	b25a      	sxtb	r2, r3
 8005a1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8005a20:	2301      	movs	r3, #1
 8005a22:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a24:	e001      	b.n	8005a2a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8005a26:	2300      	movs	r3, #0
 8005a28:	637b      	str	r3, [r7, #52]	@ 0x34
 8005a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a2c:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f383 8811 	msr	BASEPRI, r3
}
 8005a34:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	3738      	adds	r7, #56	@ 0x38
 8005a3c:	46bd      	mov	sp, r7
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <uxQueueSpacesAvailable>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 8005a40:	b580      	push	{r7, lr}
 8005a42:	b086      	sub	sp, #24
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10b      	bne.n	8005a6a <uxQueueSpacesAvailable+0x2a>
	__asm volatile
 8005a52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a56:	f383 8811 	msr	BASEPRI, r3
 8005a5a:	f3bf 8f6f 	isb	sy
 8005a5e:	f3bf 8f4f 	dsb	sy
 8005a62:	60fb      	str	r3, [r7, #12]
}
 8005a64:	bf00      	nop
 8005a66:	bf00      	nop
 8005a68:	e7fd      	b.n	8005a66 <uxQueueSpacesAvailable+0x26>

	taskENTER_CRITICAL();
 8005a6a:	f001 fd15 	bl	8007498 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 8005a6e:	697b      	ldr	r3, [r7, #20]
 8005a70:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005a72:	697b      	ldr	r3, [r7, #20]
 8005a74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
 8005a7a:	f001 fd3f 	bl	80074fc <vPortExitCritical>

	return uxReturn;
 8005a7e:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8005a80:	4618      	mov	r0, r3
 8005a82:	3718      	adds	r7, #24
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b086      	sub	sp, #24
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	60f8      	str	r0, [r7, #12]
 8005a90:	60b9      	str	r1, [r7, #8]
 8005a92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005a94:	2300      	movs	r3, #0
 8005a96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d10d      	bne.n	8005ac2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d14d      	bne.n	8005b4a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f000 ff9e 	bl	80069f4 <xTaskPriorityDisinherit>
 8005ab8:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2200      	movs	r2, #0
 8005abe:	609a      	str	r2, [r3, #8]
 8005ac0:	e043      	b.n	8005b4a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d119      	bne.n	8005afc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6858      	ldr	r0, [r3, #4]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad0:	461a      	mov	r2, r3
 8005ad2:	68b9      	ldr	r1, [r7, #8]
 8005ad4:	f002 f85a 	bl	8007b8c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	685a      	ldr	r2, [r3, #4]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ae0:	441a      	add	r2, r3
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	685a      	ldr	r2, [r3, #4]
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	689b      	ldr	r3, [r3, #8]
 8005aee:	429a      	cmp	r2, r3
 8005af0:	d32b      	bcc.n	8005b4a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	605a      	str	r2, [r3, #4]
 8005afa:	e026      	b.n	8005b4a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	68d8      	ldr	r0, [r3, #12]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b04:	461a      	mov	r2, r3
 8005b06:	68b9      	ldr	r1, [r7, #8]
 8005b08:	f002 f840 	bl	8007b8c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	68da      	ldr	r2, [r3, #12]
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b14:	425b      	negs	r3, r3
 8005b16:	441a      	add	r2, r3
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	68da      	ldr	r2, [r3, #12]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d207      	bcs.n	8005b38 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	689a      	ldr	r2, [r3, #8]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b30:	425b      	negs	r3, r3
 8005b32:	441a      	add	r2, r3
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	2b02      	cmp	r3, #2
 8005b3c:	d105      	bne.n	8005b4a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d002      	beq.n	8005b4a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005b44:	693b      	ldr	r3, [r7, #16]
 8005b46:	3b01      	subs	r3, #1
 8005b48:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005b4a:	693b      	ldr	r3, [r7, #16]
 8005b4c:	1c5a      	adds	r2, r3, #1
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005b52:	697b      	ldr	r3, [r7, #20]
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3718      	adds	r7, #24
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d018      	beq.n	8005ba0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	68da      	ldr	r2, [r3, #12]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b76:	441a      	add	r2, r3
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	68da      	ldr	r2, [r3, #12]
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d303      	bcc.n	8005b90 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	68d9      	ldr	r1, [r3, #12]
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b98:	461a      	mov	r2, r3
 8005b9a:	6838      	ldr	r0, [r7, #0]
 8005b9c:	f001 fff6 	bl	8007b8c <memcpy>
	}
}
 8005ba0:	bf00      	nop
 8005ba2:	3708      	adds	r7, #8
 8005ba4:	46bd      	mov	sp, r7
 8005ba6:	bd80      	pop	{r7, pc}

08005ba8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b084      	sub	sp, #16
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005bb0:	f001 fc72 	bl	8007498 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005bbc:	e011      	b.n	8005be2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d012      	beq.n	8005bec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	3324      	adds	r3, #36	@ 0x24
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f000 fd34 	bl	8006638 <xTaskRemoveFromEventList>
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d001      	beq.n	8005bda <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005bd6:	f000 fe0d 	bl	80067f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005bda:	7bfb      	ldrb	r3, [r7, #15]
 8005bdc:	3b01      	subs	r3, #1
 8005bde:	b2db      	uxtb	r3, r3
 8005be0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005be2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	dce9      	bgt.n	8005bbe <prvUnlockQueue+0x16>
 8005bea:	e000      	b.n	8005bee <prvUnlockQueue+0x46>
					break;
 8005bec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	22ff      	movs	r2, #255	@ 0xff
 8005bf2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005bf6:	f001 fc81 	bl	80074fc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005bfa:	f001 fc4d 	bl	8007498 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005c04:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c06:	e011      	b.n	8005c2c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	691b      	ldr	r3, [r3, #16]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d012      	beq.n	8005c36 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	3310      	adds	r3, #16
 8005c14:	4618      	mov	r0, r3
 8005c16:	f000 fd0f 	bl	8006638 <xTaskRemoveFromEventList>
 8005c1a:	4603      	mov	r3, r0
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d001      	beq.n	8005c24 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005c20:	f000 fde8 	bl	80067f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005c24:	7bbb      	ldrb	r3, [r7, #14]
 8005c26:	3b01      	subs	r3, #1
 8005c28:	b2db      	uxtb	r3, r3
 8005c2a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005c2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	dce9      	bgt.n	8005c08 <prvUnlockQueue+0x60>
 8005c34:	e000      	b.n	8005c38 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005c36:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	22ff      	movs	r2, #255	@ 0xff
 8005c3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005c40:	f001 fc5c 	bl	80074fc <vPortExitCritical>
}
 8005c44:	bf00      	nop
 8005c46:	3710      	adds	r7, #16
 8005c48:	46bd      	mov	sp, r7
 8005c4a:	bd80      	pop	{r7, pc}

08005c4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b084      	sub	sp, #16
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c54:	f001 fc20 	bl	8007498 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d102      	bne.n	8005c66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005c60:	2301      	movs	r3, #1
 8005c62:	60fb      	str	r3, [r7, #12]
 8005c64:	e001      	b.n	8005c6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005c66:	2300      	movs	r3, #0
 8005c68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c6a:	f001 fc47 	bl	80074fc <vPortExitCritical>

	return xReturn;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	3710      	adds	r7, #16
 8005c74:	46bd      	mov	sp, r7
 8005c76:	bd80      	pop	{r7, pc}

08005c78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b084      	sub	sp, #16
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005c80:	f001 fc0a 	bl	8007498 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d102      	bne.n	8005c96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005c90:	2301      	movs	r3, #1
 8005c92:	60fb      	str	r3, [r7, #12]
 8005c94:	e001      	b.n	8005c9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005c96:	2300      	movs	r3, #0
 8005c98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005c9a:	f001 fc2f 	bl	80074fc <vPortExitCritical>

	return xReturn;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3710      	adds	r7, #16
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005ca8:	b480      	push	{r7}
 8005caa:	b085      	sub	sp, #20
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
 8005cb0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	60fb      	str	r3, [r7, #12]
 8005cb6:	e014      	b.n	8005ce2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005cb8:	4a0f      	ldr	r2, [pc, #60]	@ (8005cf8 <vQueueAddToRegistry+0x50>)
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d10b      	bne.n	8005cdc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005cc4:	490c      	ldr	r1, [pc, #48]	@ (8005cf8 <vQueueAddToRegistry+0x50>)
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	683a      	ldr	r2, [r7, #0]
 8005cca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005cce:	4a0a      	ldr	r2, [pc, #40]	@ (8005cf8 <vQueueAddToRegistry+0x50>)
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	00db      	lsls	r3, r3, #3
 8005cd4:	4413      	add	r3, r2
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005cda:	e006      	b.n	8005cea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	3301      	adds	r3, #1
 8005ce0:	60fb      	str	r3, [r7, #12]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2b07      	cmp	r3, #7
 8005ce6:	d9e7      	bls.n	8005cb8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005ce8:	bf00      	nop
 8005cea:	bf00      	nop
 8005cec:	3714      	adds	r7, #20
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	20000a18 	.word	0x20000a18

08005cfc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005cfc:	b580      	push	{r7, lr}
 8005cfe:	b086      	sub	sp, #24
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	60f8      	str	r0, [r7, #12]
 8005d04:	60b9      	str	r1, [r7, #8]
 8005d06:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005d0c:	f001 fbc4 	bl	8007498 <vPortEnterCritical>
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d16:	b25b      	sxtb	r3, r3
 8005d18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1c:	d103      	bne.n	8005d26 <vQueueWaitForMessageRestricted+0x2a>
 8005d1e:	697b      	ldr	r3, [r7, #20]
 8005d20:	2200      	movs	r2, #0
 8005d22:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d26:	697b      	ldr	r3, [r7, #20]
 8005d28:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d2c:	b25b      	sxtb	r3, r3
 8005d2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d32:	d103      	bne.n	8005d3c <vQueueWaitForMessageRestricted+0x40>
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	2200      	movs	r2, #0
 8005d38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d3c:	f001 fbde 	bl	80074fc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005d40:	697b      	ldr	r3, [r7, #20]
 8005d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d106      	bne.n	8005d56 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	3324      	adds	r3, #36	@ 0x24
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	68b9      	ldr	r1, [r7, #8]
 8005d50:	4618      	mov	r0, r3
 8005d52:	f000 fc45 	bl	80065e0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005d56:	6978      	ldr	r0, [r7, #20]
 8005d58:	f7ff ff26 	bl	8005ba8 <prvUnlockQueue>
	}
 8005d5c:	bf00      	nop
 8005d5e:	3718      	adds	r7, #24
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bd80      	pop	{r7, pc}

08005d64 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005d64:	b580      	push	{r7, lr}
 8005d66:	b08e      	sub	sp, #56	@ 0x38
 8005d68:	af04      	add	r7, sp, #16
 8005d6a:	60f8      	str	r0, [r7, #12]
 8005d6c:	60b9      	str	r1, [r7, #8]
 8005d6e:	607a      	str	r2, [r7, #4]
 8005d70:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005d72:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d10b      	bne.n	8005d90 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7c:	f383 8811 	msr	BASEPRI, r3
 8005d80:	f3bf 8f6f 	isb	sy
 8005d84:	f3bf 8f4f 	dsb	sy
 8005d88:	623b      	str	r3, [r7, #32]
}
 8005d8a:	bf00      	nop
 8005d8c:	bf00      	nop
 8005d8e:	e7fd      	b.n	8005d8c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005d90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d10b      	bne.n	8005dae <xTaskCreateStatic+0x4a>
	__asm volatile
 8005d96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d9a:	f383 8811 	msr	BASEPRI, r3
 8005d9e:	f3bf 8f6f 	isb	sy
 8005da2:	f3bf 8f4f 	dsb	sy
 8005da6:	61fb      	str	r3, [r7, #28]
}
 8005da8:	bf00      	nop
 8005daa:	bf00      	nop
 8005dac:	e7fd      	b.n	8005daa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005dae:	235c      	movs	r3, #92	@ 0x5c
 8005db0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	2b5c      	cmp	r3, #92	@ 0x5c
 8005db6:	d00b      	beq.n	8005dd0 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dbc:	f383 8811 	msr	BASEPRI, r3
 8005dc0:	f3bf 8f6f 	isb	sy
 8005dc4:	f3bf 8f4f 	dsb	sy
 8005dc8:	61bb      	str	r3, [r7, #24]
}
 8005dca:	bf00      	nop
 8005dcc:	bf00      	nop
 8005dce:	e7fd      	b.n	8005dcc <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005dd0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d01e      	beq.n	8005e16 <xTaskCreateStatic+0xb2>
 8005dd8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d01b      	beq.n	8005e16 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005dde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005de0:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005de6:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005de8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dea:	2202      	movs	r2, #2
 8005dec:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005df0:	2300      	movs	r3, #0
 8005df2:	9303      	str	r3, [sp, #12]
 8005df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df6:	9302      	str	r3, [sp, #8]
 8005df8:	f107 0314 	add.w	r3, r7, #20
 8005dfc:	9301      	str	r3, [sp, #4]
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e00:	9300      	str	r3, [sp, #0]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	687a      	ldr	r2, [r7, #4]
 8005e06:	68b9      	ldr	r1, [r7, #8]
 8005e08:	68f8      	ldr	r0, [r7, #12]
 8005e0a:	f000 f850 	bl	8005eae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e0e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005e10:	f000 f8de 	bl	8005fd0 <prvAddNewTaskToReadyList>
 8005e14:	e001      	b.n	8005e1a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005e16:	2300      	movs	r3, #0
 8005e18:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005e1a:	697b      	ldr	r3, [r7, #20]
	}
 8005e1c:	4618      	mov	r0, r3
 8005e1e:	3728      	adds	r7, #40	@ 0x28
 8005e20:	46bd      	mov	sp, r7
 8005e22:	bd80      	pop	{r7, pc}

08005e24 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b08c      	sub	sp, #48	@ 0x30
 8005e28:	af04      	add	r7, sp, #16
 8005e2a:	60f8      	str	r0, [r7, #12]
 8005e2c:	60b9      	str	r1, [r7, #8]
 8005e2e:	603b      	str	r3, [r7, #0]
 8005e30:	4613      	mov	r3, r2
 8005e32:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005e34:	88fb      	ldrh	r3, [r7, #6]
 8005e36:	009b      	lsls	r3, r3, #2
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f001 fc4f 	bl	80076dc <pvPortMalloc>
 8005e3e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005e40:	697b      	ldr	r3, [r7, #20]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00e      	beq.n	8005e64 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005e46:	205c      	movs	r0, #92	@ 0x5c
 8005e48:	f001 fc48 	bl	80076dc <pvPortMalloc>
 8005e4c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005e4e:	69fb      	ldr	r3, [r7, #28]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d003      	beq.n	8005e5c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005e54:	69fb      	ldr	r3, [r7, #28]
 8005e56:	697a      	ldr	r2, [r7, #20]
 8005e58:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e5a:	e005      	b.n	8005e68 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005e5c:	6978      	ldr	r0, [r7, #20]
 8005e5e:	f001 fd0b 	bl	8007878 <vPortFree>
 8005e62:	e001      	b.n	8005e68 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005e64:	2300      	movs	r3, #0
 8005e66:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005e68:	69fb      	ldr	r3, [r7, #28]
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d017      	beq.n	8005e9e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005e6e:	69fb      	ldr	r3, [r7, #28]
 8005e70:	2200      	movs	r2, #0
 8005e72:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005e76:	88fa      	ldrh	r2, [r7, #6]
 8005e78:	2300      	movs	r3, #0
 8005e7a:	9303      	str	r3, [sp, #12]
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	9302      	str	r3, [sp, #8]
 8005e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e82:	9301      	str	r3, [sp, #4]
 8005e84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	68b9      	ldr	r1, [r7, #8]
 8005e8c:	68f8      	ldr	r0, [r7, #12]
 8005e8e:	f000 f80e 	bl	8005eae <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e92:	69f8      	ldr	r0, [r7, #28]
 8005e94:	f000 f89c 	bl	8005fd0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	61bb      	str	r3, [r7, #24]
 8005e9c:	e002      	b.n	8005ea4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e9e:	f04f 33ff 	mov.w	r3, #4294967295
 8005ea2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005ea4:	69bb      	ldr	r3, [r7, #24]
	}
 8005ea6:	4618      	mov	r0, r3
 8005ea8:	3720      	adds	r7, #32
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd80      	pop	{r7, pc}

08005eae <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005eae:	b580      	push	{r7, lr}
 8005eb0:	b088      	sub	sp, #32
 8005eb2:	af00      	add	r7, sp, #0
 8005eb4:	60f8      	str	r0, [r7, #12]
 8005eb6:	60b9      	str	r1, [r7, #8]
 8005eb8:	607a      	str	r2, [r7, #4]
 8005eba:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ebe:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	21a5      	movs	r1, #165	@ 0xa5
 8005ec8:	f001 fe2c 	bl	8007b24 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ece:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005ed6:	3b01      	subs	r3, #1
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	4413      	add	r3, r2
 8005edc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005ede:	69bb      	ldr	r3, [r7, #24]
 8005ee0:	f023 0307 	bic.w	r3, r3, #7
 8005ee4:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005ee6:	69bb      	ldr	r3, [r7, #24]
 8005ee8:	f003 0307 	and.w	r3, r3, #7
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d00b      	beq.n	8005f08 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005ef0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ef4:	f383 8811 	msr	BASEPRI, r3
 8005ef8:	f3bf 8f6f 	isb	sy
 8005efc:	f3bf 8f4f 	dsb	sy
 8005f00:	617b      	str	r3, [r7, #20]
}
 8005f02:	bf00      	nop
 8005f04:	bf00      	nop
 8005f06:	e7fd      	b.n	8005f04 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d01f      	beq.n	8005f4e <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f0e:	2300      	movs	r3, #0
 8005f10:	61fb      	str	r3, [r7, #28]
 8005f12:	e012      	b.n	8005f3a <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	69fb      	ldr	r3, [r7, #28]
 8005f18:	4413      	add	r3, r2
 8005f1a:	7819      	ldrb	r1, [r3, #0]
 8005f1c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	4413      	add	r3, r2
 8005f22:	3334      	adds	r3, #52	@ 0x34
 8005f24:	460a      	mov	r2, r1
 8005f26:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005f28:	68ba      	ldr	r2, [r7, #8]
 8005f2a:	69fb      	ldr	r3, [r7, #28]
 8005f2c:	4413      	add	r3, r2
 8005f2e:	781b      	ldrb	r3, [r3, #0]
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d006      	beq.n	8005f42 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005f34:	69fb      	ldr	r3, [r7, #28]
 8005f36:	3301      	adds	r3, #1
 8005f38:	61fb      	str	r3, [r7, #28]
 8005f3a:	69fb      	ldr	r3, [r7, #28]
 8005f3c:	2b0f      	cmp	r3, #15
 8005f3e:	d9e9      	bls.n	8005f14 <prvInitialiseNewTask+0x66>
 8005f40:	e000      	b.n	8005f44 <prvInitialiseNewTask+0x96>
			{
				break;
 8005f42:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f46:	2200      	movs	r2, #0
 8005f48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f4c:	e003      	b.n	8005f56 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005f4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f58:	2b37      	cmp	r3, #55	@ 0x37
 8005f5a:	d901      	bls.n	8005f60 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005f5c:	2337      	movs	r3, #55	@ 0x37
 8005f5e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f62:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f64:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005f66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f68:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005f6a:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005f6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f6e:	2200      	movs	r2, #0
 8005f70:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f74:	3304      	adds	r3, #4
 8005f76:	4618      	mov	r0, r3
 8005f78:	f7ff f884 	bl	8005084 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f7e:	3318      	adds	r3, #24
 8005f80:	4618      	mov	r0, r3
 8005f82:	f7ff f87f 	bl	8005084 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f8a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005f8e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005f92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f94:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005f9a:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005f9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa4:	2200      	movs	r2, #0
 8005fa6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005faa:	683a      	ldr	r2, [r7, #0]
 8005fac:	68f9      	ldr	r1, [r7, #12]
 8005fae:	69b8      	ldr	r0, [r7, #24]
 8005fb0:	f001 f93e 	bl	8007230 <pxPortInitialiseStack>
 8005fb4:	4602      	mov	r2, r0
 8005fb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fb8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d002      	beq.n	8005fc6 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005fc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fc2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005fc4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005fc6:	bf00      	nop
 8005fc8:	3720      	adds	r7, #32
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	bd80      	pop	{r7, pc}
	...

08005fd0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b082      	sub	sp, #8
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005fd8:	f001 fa5e 	bl	8007498 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005fdc:	4b2d      	ldr	r3, [pc, #180]	@ (8006094 <prvAddNewTaskToReadyList+0xc4>)
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	3301      	adds	r3, #1
 8005fe2:	4a2c      	ldr	r2, [pc, #176]	@ (8006094 <prvAddNewTaskToReadyList+0xc4>)
 8005fe4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005fe6:	4b2c      	ldr	r3, [pc, #176]	@ (8006098 <prvAddNewTaskToReadyList+0xc8>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d109      	bne.n	8006002 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005fee:	4a2a      	ldr	r2, [pc, #168]	@ (8006098 <prvAddNewTaskToReadyList+0xc8>)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005ff4:	4b27      	ldr	r3, [pc, #156]	@ (8006094 <prvAddNewTaskToReadyList+0xc4>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2b01      	cmp	r3, #1
 8005ffa:	d110      	bne.n	800601e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005ffc:	f000 fc1e 	bl	800683c <prvInitialiseTaskLists>
 8006000:	e00d      	b.n	800601e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006002:	4b26      	ldr	r3, [pc, #152]	@ (800609c <prvAddNewTaskToReadyList+0xcc>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d109      	bne.n	800601e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800600a:	4b23      	ldr	r3, [pc, #140]	@ (8006098 <prvAddNewTaskToReadyList+0xc8>)
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006014:	429a      	cmp	r2, r3
 8006016:	d802      	bhi.n	800601e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006018:	4a1f      	ldr	r2, [pc, #124]	@ (8006098 <prvAddNewTaskToReadyList+0xc8>)
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800601e:	4b20      	ldr	r3, [pc, #128]	@ (80060a0 <prvAddNewTaskToReadyList+0xd0>)
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	3301      	adds	r3, #1
 8006024:	4a1e      	ldr	r2, [pc, #120]	@ (80060a0 <prvAddNewTaskToReadyList+0xd0>)
 8006026:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006028:	4b1d      	ldr	r3, [pc, #116]	@ (80060a0 <prvAddNewTaskToReadyList+0xd0>)
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006034:	4b1b      	ldr	r3, [pc, #108]	@ (80060a4 <prvAddNewTaskToReadyList+0xd4>)
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	429a      	cmp	r2, r3
 800603a:	d903      	bls.n	8006044 <prvAddNewTaskToReadyList+0x74>
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006040:	4a18      	ldr	r2, [pc, #96]	@ (80060a4 <prvAddNewTaskToReadyList+0xd4>)
 8006042:	6013      	str	r3, [r2, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006048:	4613      	mov	r3, r2
 800604a:	009b      	lsls	r3, r3, #2
 800604c:	4413      	add	r3, r2
 800604e:	009b      	lsls	r3, r3, #2
 8006050:	4a15      	ldr	r2, [pc, #84]	@ (80060a8 <prvAddNewTaskToReadyList+0xd8>)
 8006052:	441a      	add	r2, r3
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	3304      	adds	r3, #4
 8006058:	4619      	mov	r1, r3
 800605a:	4610      	mov	r0, r2
 800605c:	f7ff f81f 	bl	800509e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006060:	f001 fa4c 	bl	80074fc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006064:	4b0d      	ldr	r3, [pc, #52]	@ (800609c <prvAddNewTaskToReadyList+0xcc>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2b00      	cmp	r3, #0
 800606a:	d00e      	beq.n	800608a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800606c:	4b0a      	ldr	r3, [pc, #40]	@ (8006098 <prvAddNewTaskToReadyList+0xc8>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006076:	429a      	cmp	r2, r3
 8006078:	d207      	bcs.n	800608a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800607a:	4b0c      	ldr	r3, [pc, #48]	@ (80060ac <prvAddNewTaskToReadyList+0xdc>)
 800607c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006080:	601a      	str	r2, [r3, #0]
 8006082:	f3bf 8f4f 	dsb	sy
 8006086:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800608a:	bf00      	nop
 800608c:	3708      	adds	r7, #8
 800608e:	46bd      	mov	sp, r7
 8006090:	bd80      	pop	{r7, pc}
 8006092:	bf00      	nop
 8006094:	20000f2c 	.word	0x20000f2c
 8006098:	20000a58 	.word	0x20000a58
 800609c:	20000f38 	.word	0x20000f38
 80060a0:	20000f48 	.word	0x20000f48
 80060a4:	20000f34 	.word	0x20000f34
 80060a8:	20000a5c 	.word	0x20000a5c
 80060ac:	e000ed04 	.word	0xe000ed04

080060b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b084      	sub	sp, #16
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80060b8:	2300      	movs	r3, #0
 80060ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d018      	beq.n	80060f4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80060c2:	4b14      	ldr	r3, [pc, #80]	@ (8006114 <vTaskDelay+0x64>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00b      	beq.n	80060e2 <vTaskDelay+0x32>
	__asm volatile
 80060ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ce:	f383 8811 	msr	BASEPRI, r3
 80060d2:	f3bf 8f6f 	isb	sy
 80060d6:	f3bf 8f4f 	dsb	sy
 80060da:	60bb      	str	r3, [r7, #8]
}
 80060dc:	bf00      	nop
 80060de:	bf00      	nop
 80060e0:	e7fd      	b.n	80060de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80060e2:	f000 f883 	bl	80061ec <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80060e6:	2100      	movs	r1, #0
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f000 fcf3 	bl	8006ad4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80060ee:	f000 f88b 	bl	8006208 <xTaskResumeAll>
 80060f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d107      	bne.n	800610a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80060fa:	4b07      	ldr	r3, [pc, #28]	@ (8006118 <vTaskDelay+0x68>)
 80060fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006100:	601a      	str	r2, [r3, #0]
 8006102:	f3bf 8f4f 	dsb	sy
 8006106:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800610a:	bf00      	nop
 800610c:	3710      	adds	r7, #16
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
 8006112:	bf00      	nop
 8006114:	20000f54 	.word	0x20000f54
 8006118:	e000ed04 	.word	0xe000ed04

0800611c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b08a      	sub	sp, #40	@ 0x28
 8006120:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006122:	2300      	movs	r3, #0
 8006124:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006126:	2300      	movs	r3, #0
 8006128:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800612a:	463a      	mov	r2, r7
 800612c:	1d39      	adds	r1, r7, #4
 800612e:	f107 0308 	add.w	r3, r7, #8
 8006132:	4618      	mov	r0, r3
 8006134:	f7fe ff52 	bl	8004fdc <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006138:	6839      	ldr	r1, [r7, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68ba      	ldr	r2, [r7, #8]
 800613e:	9202      	str	r2, [sp, #8]
 8006140:	9301      	str	r3, [sp, #4]
 8006142:	2300      	movs	r3, #0
 8006144:	9300      	str	r3, [sp, #0]
 8006146:	2300      	movs	r3, #0
 8006148:	460a      	mov	r2, r1
 800614a:	4922      	ldr	r1, [pc, #136]	@ (80061d4 <vTaskStartScheduler+0xb8>)
 800614c:	4822      	ldr	r0, [pc, #136]	@ (80061d8 <vTaskStartScheduler+0xbc>)
 800614e:	f7ff fe09 	bl	8005d64 <xTaskCreateStatic>
 8006152:	4603      	mov	r3, r0
 8006154:	4a21      	ldr	r2, [pc, #132]	@ (80061dc <vTaskStartScheduler+0xc0>)
 8006156:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006158:	4b20      	ldr	r3, [pc, #128]	@ (80061dc <vTaskStartScheduler+0xc0>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2b00      	cmp	r3, #0
 800615e:	d002      	beq.n	8006166 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006160:	2301      	movs	r3, #1
 8006162:	617b      	str	r3, [r7, #20]
 8006164:	e001      	b.n	800616a <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006166:	2300      	movs	r3, #0
 8006168:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	2b01      	cmp	r3, #1
 800616e:	d102      	bne.n	8006176 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006170:	f000 fd04 	bl	8006b7c <xTimerCreateTimerTask>
 8006174:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	2b01      	cmp	r3, #1
 800617a:	d116      	bne.n	80061aa <vTaskStartScheduler+0x8e>
	__asm volatile
 800617c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006180:	f383 8811 	msr	BASEPRI, r3
 8006184:	f3bf 8f6f 	isb	sy
 8006188:	f3bf 8f4f 	dsb	sy
 800618c:	613b      	str	r3, [r7, #16]
}
 800618e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006190:	4b13      	ldr	r3, [pc, #76]	@ (80061e0 <vTaskStartScheduler+0xc4>)
 8006192:	f04f 32ff 	mov.w	r2, #4294967295
 8006196:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006198:	4b12      	ldr	r3, [pc, #72]	@ (80061e4 <vTaskStartScheduler+0xc8>)
 800619a:	2201      	movs	r2, #1
 800619c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800619e:	4b12      	ldr	r3, [pc, #72]	@ (80061e8 <vTaskStartScheduler+0xcc>)
 80061a0:	2200      	movs	r2, #0
 80061a2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80061a4:	f001 f8d4 	bl	8007350 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80061a8:	e00f      	b.n	80061ca <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b0:	d10b      	bne.n	80061ca <vTaskStartScheduler+0xae>
	__asm volatile
 80061b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b6:	f383 8811 	msr	BASEPRI, r3
 80061ba:	f3bf 8f6f 	isb	sy
 80061be:	f3bf 8f4f 	dsb	sy
 80061c2:	60fb      	str	r3, [r7, #12]
}
 80061c4:	bf00      	nop
 80061c6:	bf00      	nop
 80061c8:	e7fd      	b.n	80061c6 <vTaskStartScheduler+0xaa>
}
 80061ca:	bf00      	nop
 80061cc:	3718      	adds	r7, #24
 80061ce:	46bd      	mov	sp, r7
 80061d0:	bd80      	pop	{r7, pc}
 80061d2:	bf00      	nop
 80061d4:	080084cc 	.word	0x080084cc
 80061d8:	0800680d 	.word	0x0800680d
 80061dc:	20000f50 	.word	0x20000f50
 80061e0:	20000f4c 	.word	0x20000f4c
 80061e4:	20000f38 	.word	0x20000f38
 80061e8:	20000f30 	.word	0x20000f30

080061ec <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80061ec:	b480      	push	{r7}
 80061ee:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80061f0:	4b04      	ldr	r3, [pc, #16]	@ (8006204 <vTaskSuspendAll+0x18>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	3301      	adds	r3, #1
 80061f6:	4a03      	ldr	r2, [pc, #12]	@ (8006204 <vTaskSuspendAll+0x18>)
 80061f8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80061fa:	bf00      	nop
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr
 8006204:	20000f54 	.word	0x20000f54

08006208 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006208:	b580      	push	{r7, lr}
 800620a:	b084      	sub	sp, #16
 800620c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800620e:	2300      	movs	r3, #0
 8006210:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006212:	2300      	movs	r3, #0
 8006214:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006216:	4b42      	ldr	r3, [pc, #264]	@ (8006320 <xTaskResumeAll+0x118>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10b      	bne.n	8006236 <xTaskResumeAll+0x2e>
	__asm volatile
 800621e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006222:	f383 8811 	msr	BASEPRI, r3
 8006226:	f3bf 8f6f 	isb	sy
 800622a:	f3bf 8f4f 	dsb	sy
 800622e:	603b      	str	r3, [r7, #0]
}
 8006230:	bf00      	nop
 8006232:	bf00      	nop
 8006234:	e7fd      	b.n	8006232 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006236:	f001 f92f 	bl	8007498 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800623a:	4b39      	ldr	r3, [pc, #228]	@ (8006320 <xTaskResumeAll+0x118>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	3b01      	subs	r3, #1
 8006240:	4a37      	ldr	r2, [pc, #220]	@ (8006320 <xTaskResumeAll+0x118>)
 8006242:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006244:	4b36      	ldr	r3, [pc, #216]	@ (8006320 <xTaskResumeAll+0x118>)
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d162      	bne.n	8006312 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800624c:	4b35      	ldr	r3, [pc, #212]	@ (8006324 <xTaskResumeAll+0x11c>)
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d05e      	beq.n	8006312 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006254:	e02f      	b.n	80062b6 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006256:	4b34      	ldr	r3, [pc, #208]	@ (8006328 <xTaskResumeAll+0x120>)
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	68db      	ldr	r3, [r3, #12]
 800625c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	3318      	adds	r3, #24
 8006262:	4618      	mov	r0, r3
 8006264:	f7fe ff78 	bl	8005158 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	3304      	adds	r3, #4
 800626c:	4618      	mov	r0, r3
 800626e:	f7fe ff73 	bl	8005158 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006276:	4b2d      	ldr	r3, [pc, #180]	@ (800632c <xTaskResumeAll+0x124>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	429a      	cmp	r2, r3
 800627c:	d903      	bls.n	8006286 <xTaskResumeAll+0x7e>
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006282:	4a2a      	ldr	r2, [pc, #168]	@ (800632c <xTaskResumeAll+0x124>)
 8006284:	6013      	str	r3, [r2, #0]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800628a:	4613      	mov	r3, r2
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	4413      	add	r3, r2
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4a27      	ldr	r2, [pc, #156]	@ (8006330 <xTaskResumeAll+0x128>)
 8006294:	441a      	add	r2, r3
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	3304      	adds	r3, #4
 800629a:	4619      	mov	r1, r3
 800629c:	4610      	mov	r0, r2
 800629e:	f7fe fefe 	bl	800509e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062a6:	4b23      	ldr	r3, [pc, #140]	@ (8006334 <xTaskResumeAll+0x12c>)
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ac:	429a      	cmp	r2, r3
 80062ae:	d302      	bcc.n	80062b6 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80062b0:	4b21      	ldr	r3, [pc, #132]	@ (8006338 <xTaskResumeAll+0x130>)
 80062b2:	2201      	movs	r2, #1
 80062b4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80062b6:	4b1c      	ldr	r3, [pc, #112]	@ (8006328 <xTaskResumeAll+0x120>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d1cb      	bne.n	8006256 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d001      	beq.n	80062c8 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80062c4:	f000 fb58 	bl	8006978 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80062c8:	4b1c      	ldr	r3, [pc, #112]	@ (800633c <xTaskResumeAll+0x134>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d010      	beq.n	80062f6 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80062d4:	f000 f846 	bl	8006364 <xTaskIncrementTick>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d002      	beq.n	80062e4 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80062de:	4b16      	ldr	r3, [pc, #88]	@ (8006338 <xTaskResumeAll+0x130>)
 80062e0:	2201      	movs	r2, #1
 80062e2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	3b01      	subs	r3, #1
 80062e8:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d1f1      	bne.n	80062d4 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80062f0:	4b12      	ldr	r3, [pc, #72]	@ (800633c <xTaskResumeAll+0x134>)
 80062f2:	2200      	movs	r2, #0
 80062f4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80062f6:	4b10      	ldr	r3, [pc, #64]	@ (8006338 <xTaskResumeAll+0x130>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d009      	beq.n	8006312 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80062fe:	2301      	movs	r3, #1
 8006300:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006302:	4b0f      	ldr	r3, [pc, #60]	@ (8006340 <xTaskResumeAll+0x138>)
 8006304:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006308:	601a      	str	r2, [r3, #0]
 800630a:	f3bf 8f4f 	dsb	sy
 800630e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006312:	f001 f8f3 	bl	80074fc <vPortExitCritical>

	return xAlreadyYielded;
 8006316:	68bb      	ldr	r3, [r7, #8]
}
 8006318:	4618      	mov	r0, r3
 800631a:	3710      	adds	r7, #16
 800631c:	46bd      	mov	sp, r7
 800631e:	bd80      	pop	{r7, pc}
 8006320:	20000f54 	.word	0x20000f54
 8006324:	20000f2c 	.word	0x20000f2c
 8006328:	20000eec 	.word	0x20000eec
 800632c:	20000f34 	.word	0x20000f34
 8006330:	20000a5c 	.word	0x20000a5c
 8006334:	20000a58 	.word	0x20000a58
 8006338:	20000f40 	.word	0x20000f40
 800633c:	20000f3c 	.word	0x20000f3c
 8006340:	e000ed04 	.word	0xe000ed04

08006344 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006344:	b480      	push	{r7}
 8006346:	b083      	sub	sp, #12
 8006348:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800634a:	4b05      	ldr	r3, [pc, #20]	@ (8006360 <xTaskGetTickCount+0x1c>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006350:	687b      	ldr	r3, [r7, #4]
}
 8006352:	4618      	mov	r0, r3
 8006354:	370c      	adds	r7, #12
 8006356:	46bd      	mov	sp, r7
 8006358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	20000f30 	.word	0x20000f30

08006364 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006364:	b580      	push	{r7, lr}
 8006366:	b086      	sub	sp, #24
 8006368:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800636a:	2300      	movs	r3, #0
 800636c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800636e:	4b4f      	ldr	r3, [pc, #316]	@ (80064ac <xTaskIncrementTick+0x148>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	2b00      	cmp	r3, #0
 8006374:	f040 8090 	bne.w	8006498 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006378:	4b4d      	ldr	r3, [pc, #308]	@ (80064b0 <xTaskIncrementTick+0x14c>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	3301      	adds	r3, #1
 800637e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006380:	4a4b      	ldr	r2, [pc, #300]	@ (80064b0 <xTaskIncrementTick+0x14c>)
 8006382:	693b      	ldr	r3, [r7, #16]
 8006384:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	2b00      	cmp	r3, #0
 800638a:	d121      	bne.n	80063d0 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800638c:	4b49      	ldr	r3, [pc, #292]	@ (80064b4 <xTaskIncrementTick+0x150>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d00b      	beq.n	80063ae <xTaskIncrementTick+0x4a>
	__asm volatile
 8006396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800639a:	f383 8811 	msr	BASEPRI, r3
 800639e:	f3bf 8f6f 	isb	sy
 80063a2:	f3bf 8f4f 	dsb	sy
 80063a6:	603b      	str	r3, [r7, #0]
}
 80063a8:	bf00      	nop
 80063aa:	bf00      	nop
 80063ac:	e7fd      	b.n	80063aa <xTaskIncrementTick+0x46>
 80063ae:	4b41      	ldr	r3, [pc, #260]	@ (80064b4 <xTaskIncrementTick+0x150>)
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	60fb      	str	r3, [r7, #12]
 80063b4:	4b40      	ldr	r3, [pc, #256]	@ (80064b8 <xTaskIncrementTick+0x154>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	4a3e      	ldr	r2, [pc, #248]	@ (80064b4 <xTaskIncrementTick+0x150>)
 80063ba:	6013      	str	r3, [r2, #0]
 80063bc:	4a3e      	ldr	r2, [pc, #248]	@ (80064b8 <xTaskIncrementTick+0x154>)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	6013      	str	r3, [r2, #0]
 80063c2:	4b3e      	ldr	r3, [pc, #248]	@ (80064bc <xTaskIncrementTick+0x158>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	3301      	adds	r3, #1
 80063c8:	4a3c      	ldr	r2, [pc, #240]	@ (80064bc <xTaskIncrementTick+0x158>)
 80063ca:	6013      	str	r3, [r2, #0]
 80063cc:	f000 fad4 	bl	8006978 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80063d0:	4b3b      	ldr	r3, [pc, #236]	@ (80064c0 <xTaskIncrementTick+0x15c>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	693a      	ldr	r2, [r7, #16]
 80063d6:	429a      	cmp	r2, r3
 80063d8:	d349      	bcc.n	800646e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80063da:	4b36      	ldr	r3, [pc, #216]	@ (80064b4 <xTaskIncrementTick+0x150>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d104      	bne.n	80063ee <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80063e4:	4b36      	ldr	r3, [pc, #216]	@ (80064c0 <xTaskIncrementTick+0x15c>)
 80063e6:	f04f 32ff 	mov.w	r2, #4294967295
 80063ea:	601a      	str	r2, [r3, #0]
					break;
 80063ec:	e03f      	b.n	800646e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80063ee:	4b31      	ldr	r3, [pc, #196]	@ (80064b4 <xTaskIncrementTick+0x150>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	68db      	ldr	r3, [r3, #12]
 80063f4:	68db      	ldr	r3, [r3, #12]
 80063f6:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	685b      	ldr	r3, [r3, #4]
 80063fc:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80063fe:	693a      	ldr	r2, [r7, #16]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	429a      	cmp	r2, r3
 8006404:	d203      	bcs.n	800640e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006406:	4a2e      	ldr	r2, [pc, #184]	@ (80064c0 <xTaskIncrementTick+0x15c>)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800640c:	e02f      	b.n	800646e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	3304      	adds	r3, #4
 8006412:	4618      	mov	r0, r3
 8006414:	f7fe fea0 	bl	8005158 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006418:	68bb      	ldr	r3, [r7, #8]
 800641a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800641c:	2b00      	cmp	r3, #0
 800641e:	d004      	beq.n	800642a <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006420:	68bb      	ldr	r3, [r7, #8]
 8006422:	3318      	adds	r3, #24
 8006424:	4618      	mov	r0, r3
 8006426:	f7fe fe97 	bl	8005158 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800642e:	4b25      	ldr	r3, [pc, #148]	@ (80064c4 <xTaskIncrementTick+0x160>)
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	429a      	cmp	r2, r3
 8006434:	d903      	bls.n	800643e <xTaskIncrementTick+0xda>
 8006436:	68bb      	ldr	r3, [r7, #8]
 8006438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800643a:	4a22      	ldr	r2, [pc, #136]	@ (80064c4 <xTaskIncrementTick+0x160>)
 800643c:	6013      	str	r3, [r2, #0]
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006442:	4613      	mov	r3, r2
 8006444:	009b      	lsls	r3, r3, #2
 8006446:	4413      	add	r3, r2
 8006448:	009b      	lsls	r3, r3, #2
 800644a:	4a1f      	ldr	r2, [pc, #124]	@ (80064c8 <xTaskIncrementTick+0x164>)
 800644c:	441a      	add	r2, r3
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	3304      	adds	r3, #4
 8006452:	4619      	mov	r1, r3
 8006454:	4610      	mov	r0, r2
 8006456:	f7fe fe22 	bl	800509e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800645a:	68bb      	ldr	r3, [r7, #8]
 800645c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800645e:	4b1b      	ldr	r3, [pc, #108]	@ (80064cc <xTaskIncrementTick+0x168>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006464:	429a      	cmp	r2, r3
 8006466:	d3b8      	bcc.n	80063da <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006468:	2301      	movs	r3, #1
 800646a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800646c:	e7b5      	b.n	80063da <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800646e:	4b17      	ldr	r3, [pc, #92]	@ (80064cc <xTaskIncrementTick+0x168>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006474:	4914      	ldr	r1, [pc, #80]	@ (80064c8 <xTaskIncrementTick+0x164>)
 8006476:	4613      	mov	r3, r2
 8006478:	009b      	lsls	r3, r3, #2
 800647a:	4413      	add	r3, r2
 800647c:	009b      	lsls	r3, r3, #2
 800647e:	440b      	add	r3, r1
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	2b01      	cmp	r3, #1
 8006484:	d901      	bls.n	800648a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006486:	2301      	movs	r3, #1
 8006488:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800648a:	4b11      	ldr	r3, [pc, #68]	@ (80064d0 <xTaskIncrementTick+0x16c>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2b00      	cmp	r3, #0
 8006490:	d007      	beq.n	80064a2 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006492:	2301      	movs	r3, #1
 8006494:	617b      	str	r3, [r7, #20]
 8006496:	e004      	b.n	80064a2 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006498:	4b0e      	ldr	r3, [pc, #56]	@ (80064d4 <xTaskIncrementTick+0x170>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	3301      	adds	r3, #1
 800649e:	4a0d      	ldr	r2, [pc, #52]	@ (80064d4 <xTaskIncrementTick+0x170>)
 80064a0:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80064a2:	697b      	ldr	r3, [r7, #20]
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	3718      	adds	r7, #24
 80064a8:	46bd      	mov	sp, r7
 80064aa:	bd80      	pop	{r7, pc}
 80064ac:	20000f54 	.word	0x20000f54
 80064b0:	20000f30 	.word	0x20000f30
 80064b4:	20000ee4 	.word	0x20000ee4
 80064b8:	20000ee8 	.word	0x20000ee8
 80064bc:	20000f44 	.word	0x20000f44
 80064c0:	20000f4c 	.word	0x20000f4c
 80064c4:	20000f34 	.word	0x20000f34
 80064c8:	20000a5c 	.word	0x20000a5c
 80064cc:	20000a58 	.word	0x20000a58
 80064d0:	20000f40 	.word	0x20000f40
 80064d4:	20000f3c 	.word	0x20000f3c

080064d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80064de:	4b28      	ldr	r3, [pc, #160]	@ (8006580 <vTaskSwitchContext+0xa8>)
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d003      	beq.n	80064ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80064e6:	4b27      	ldr	r3, [pc, #156]	@ (8006584 <vTaskSwitchContext+0xac>)
 80064e8:	2201      	movs	r2, #1
 80064ea:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80064ec:	e042      	b.n	8006574 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80064ee:	4b25      	ldr	r3, [pc, #148]	@ (8006584 <vTaskSwitchContext+0xac>)
 80064f0:	2200      	movs	r2, #0
 80064f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064f4:	4b24      	ldr	r3, [pc, #144]	@ (8006588 <vTaskSwitchContext+0xb0>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	60fb      	str	r3, [r7, #12]
 80064fa:	e011      	b.n	8006520 <vTaskSwitchContext+0x48>
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d10b      	bne.n	800651a <vTaskSwitchContext+0x42>
	__asm volatile
 8006502:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006506:	f383 8811 	msr	BASEPRI, r3
 800650a:	f3bf 8f6f 	isb	sy
 800650e:	f3bf 8f4f 	dsb	sy
 8006512:	607b      	str	r3, [r7, #4]
}
 8006514:	bf00      	nop
 8006516:	bf00      	nop
 8006518:	e7fd      	b.n	8006516 <vTaskSwitchContext+0x3e>
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	3b01      	subs	r3, #1
 800651e:	60fb      	str	r3, [r7, #12]
 8006520:	491a      	ldr	r1, [pc, #104]	@ (800658c <vTaskSwitchContext+0xb4>)
 8006522:	68fa      	ldr	r2, [r7, #12]
 8006524:	4613      	mov	r3, r2
 8006526:	009b      	lsls	r3, r3, #2
 8006528:	4413      	add	r3, r2
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	440b      	add	r3, r1
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2b00      	cmp	r3, #0
 8006532:	d0e3      	beq.n	80064fc <vTaskSwitchContext+0x24>
 8006534:	68fa      	ldr	r2, [r7, #12]
 8006536:	4613      	mov	r3, r2
 8006538:	009b      	lsls	r3, r3, #2
 800653a:	4413      	add	r3, r2
 800653c:	009b      	lsls	r3, r3, #2
 800653e:	4a13      	ldr	r2, [pc, #76]	@ (800658c <vTaskSwitchContext+0xb4>)
 8006540:	4413      	add	r3, r2
 8006542:	60bb      	str	r3, [r7, #8]
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	685b      	ldr	r3, [r3, #4]
 8006548:	685a      	ldr	r2, [r3, #4]
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	605a      	str	r2, [r3, #4]
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	685a      	ldr	r2, [r3, #4]
 8006552:	68bb      	ldr	r3, [r7, #8]
 8006554:	3308      	adds	r3, #8
 8006556:	429a      	cmp	r2, r3
 8006558:	d104      	bne.n	8006564 <vTaskSwitchContext+0x8c>
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	685a      	ldr	r2, [r3, #4]
 8006560:	68bb      	ldr	r3, [r7, #8]
 8006562:	605a      	str	r2, [r3, #4]
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	685b      	ldr	r3, [r3, #4]
 8006568:	68db      	ldr	r3, [r3, #12]
 800656a:	4a09      	ldr	r2, [pc, #36]	@ (8006590 <vTaskSwitchContext+0xb8>)
 800656c:	6013      	str	r3, [r2, #0]
 800656e:	4a06      	ldr	r2, [pc, #24]	@ (8006588 <vTaskSwitchContext+0xb0>)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	6013      	str	r3, [r2, #0]
}
 8006574:	bf00      	nop
 8006576:	3714      	adds	r7, #20
 8006578:	46bd      	mov	sp, r7
 800657a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657e:	4770      	bx	lr
 8006580:	20000f54 	.word	0x20000f54
 8006584:	20000f40 	.word	0x20000f40
 8006588:	20000f34 	.word	0x20000f34
 800658c:	20000a5c 	.word	0x20000a5c
 8006590:	20000a58 	.word	0x20000a58

08006594 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006594:	b580      	push	{r7, lr}
 8006596:	b084      	sub	sp, #16
 8006598:	af00      	add	r7, sp, #0
 800659a:	6078      	str	r0, [r7, #4]
 800659c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d10b      	bne.n	80065bc <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80065a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065a8:	f383 8811 	msr	BASEPRI, r3
 80065ac:	f3bf 8f6f 	isb	sy
 80065b0:	f3bf 8f4f 	dsb	sy
 80065b4:	60fb      	str	r3, [r7, #12]
}
 80065b6:	bf00      	nop
 80065b8:	bf00      	nop
 80065ba:	e7fd      	b.n	80065b8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80065bc:	4b07      	ldr	r3, [pc, #28]	@ (80065dc <vTaskPlaceOnEventList+0x48>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	3318      	adds	r3, #24
 80065c2:	4619      	mov	r1, r3
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f7fe fd8e 	bl	80050e6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80065ca:	2101      	movs	r1, #1
 80065cc:	6838      	ldr	r0, [r7, #0]
 80065ce:	f000 fa81 	bl	8006ad4 <prvAddCurrentTaskToDelayedList>
}
 80065d2:	bf00      	nop
 80065d4:	3710      	adds	r7, #16
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}
 80065da:	bf00      	nop
 80065dc:	20000a58 	.word	0x20000a58

080065e0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b086      	sub	sp, #24
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	60b9      	str	r1, [r7, #8]
 80065ea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d10b      	bne.n	800660a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80065f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065f6:	f383 8811 	msr	BASEPRI, r3
 80065fa:	f3bf 8f6f 	isb	sy
 80065fe:	f3bf 8f4f 	dsb	sy
 8006602:	617b      	str	r3, [r7, #20]
}
 8006604:	bf00      	nop
 8006606:	bf00      	nop
 8006608:	e7fd      	b.n	8006606 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800660a:	4b0a      	ldr	r3, [pc, #40]	@ (8006634 <vTaskPlaceOnEventListRestricted+0x54>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	3318      	adds	r3, #24
 8006610:	4619      	mov	r1, r3
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f7fe fd43 	bl	800509e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d002      	beq.n	8006624 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800661e:	f04f 33ff 	mov.w	r3, #4294967295
 8006622:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006624:	6879      	ldr	r1, [r7, #4]
 8006626:	68b8      	ldr	r0, [r7, #8]
 8006628:	f000 fa54 	bl	8006ad4 <prvAddCurrentTaskToDelayedList>
	}
 800662c:	bf00      	nop
 800662e:	3718      	adds	r7, #24
 8006630:	46bd      	mov	sp, r7
 8006632:	bd80      	pop	{r7, pc}
 8006634:	20000a58 	.word	0x20000a58

08006638 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b086      	sub	sp, #24
 800663c:	af00      	add	r7, sp, #0
 800663e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	2b00      	cmp	r3, #0
 800664c:	d10b      	bne.n	8006666 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800664e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006652:	f383 8811 	msr	BASEPRI, r3
 8006656:	f3bf 8f6f 	isb	sy
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	60fb      	str	r3, [r7, #12]
}
 8006660:	bf00      	nop
 8006662:	bf00      	nop
 8006664:	e7fd      	b.n	8006662 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006666:	693b      	ldr	r3, [r7, #16]
 8006668:	3318      	adds	r3, #24
 800666a:	4618      	mov	r0, r3
 800666c:	f7fe fd74 	bl	8005158 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006670:	4b1d      	ldr	r3, [pc, #116]	@ (80066e8 <xTaskRemoveFromEventList+0xb0>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d11d      	bne.n	80066b4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	3304      	adds	r3, #4
 800667c:	4618      	mov	r0, r3
 800667e:	f7fe fd6b 	bl	8005158 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006686:	4b19      	ldr	r3, [pc, #100]	@ (80066ec <xTaskRemoveFromEventList+0xb4>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	429a      	cmp	r2, r3
 800668c:	d903      	bls.n	8006696 <xTaskRemoveFromEventList+0x5e>
 800668e:	693b      	ldr	r3, [r7, #16]
 8006690:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006692:	4a16      	ldr	r2, [pc, #88]	@ (80066ec <xTaskRemoveFromEventList+0xb4>)
 8006694:	6013      	str	r3, [r2, #0]
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800669a:	4613      	mov	r3, r2
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	4413      	add	r3, r2
 80066a0:	009b      	lsls	r3, r3, #2
 80066a2:	4a13      	ldr	r2, [pc, #76]	@ (80066f0 <xTaskRemoveFromEventList+0xb8>)
 80066a4:	441a      	add	r2, r3
 80066a6:	693b      	ldr	r3, [r7, #16]
 80066a8:	3304      	adds	r3, #4
 80066aa:	4619      	mov	r1, r3
 80066ac:	4610      	mov	r0, r2
 80066ae:	f7fe fcf6 	bl	800509e <vListInsertEnd>
 80066b2:	e005      	b.n	80066c0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	3318      	adds	r3, #24
 80066b8:	4619      	mov	r1, r3
 80066ba:	480e      	ldr	r0, [pc, #56]	@ (80066f4 <xTaskRemoveFromEventList+0xbc>)
 80066bc:	f7fe fcef 	bl	800509e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066c4:	4b0c      	ldr	r3, [pc, #48]	@ (80066f8 <xTaskRemoveFromEventList+0xc0>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ca:	429a      	cmp	r2, r3
 80066cc:	d905      	bls.n	80066da <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80066ce:	2301      	movs	r3, #1
 80066d0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80066d2:	4b0a      	ldr	r3, [pc, #40]	@ (80066fc <xTaskRemoveFromEventList+0xc4>)
 80066d4:	2201      	movs	r2, #1
 80066d6:	601a      	str	r2, [r3, #0]
 80066d8:	e001      	b.n	80066de <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80066da:	2300      	movs	r3, #0
 80066dc:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80066de:	697b      	ldr	r3, [r7, #20]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3718      	adds	r7, #24
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}
 80066e8:	20000f54 	.word	0x20000f54
 80066ec:	20000f34 	.word	0x20000f34
 80066f0:	20000a5c 	.word	0x20000a5c
 80066f4:	20000eec 	.word	0x20000eec
 80066f8:	20000a58 	.word	0x20000a58
 80066fc:	20000f40 	.word	0x20000f40

08006700 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006708:	4b06      	ldr	r3, [pc, #24]	@ (8006724 <vTaskInternalSetTimeOutState+0x24>)
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006710:	4b05      	ldr	r3, [pc, #20]	@ (8006728 <vTaskInternalSetTimeOutState+0x28>)
 8006712:	681a      	ldr	r2, [r3, #0]
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	605a      	str	r2, [r3, #4]
}
 8006718:	bf00      	nop
 800671a:	370c      	adds	r7, #12
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr
 8006724:	20000f44 	.word	0x20000f44
 8006728:	20000f30 	.word	0x20000f30

0800672c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800672c:	b580      	push	{r7, lr}
 800672e:	b088      	sub	sp, #32
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
 8006734:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d10b      	bne.n	8006754 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800673c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006740:	f383 8811 	msr	BASEPRI, r3
 8006744:	f3bf 8f6f 	isb	sy
 8006748:	f3bf 8f4f 	dsb	sy
 800674c:	613b      	str	r3, [r7, #16]
}
 800674e:	bf00      	nop
 8006750:	bf00      	nop
 8006752:	e7fd      	b.n	8006750 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006754:	683b      	ldr	r3, [r7, #0]
 8006756:	2b00      	cmp	r3, #0
 8006758:	d10b      	bne.n	8006772 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800675a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800675e:	f383 8811 	msr	BASEPRI, r3
 8006762:	f3bf 8f6f 	isb	sy
 8006766:	f3bf 8f4f 	dsb	sy
 800676a:	60fb      	str	r3, [r7, #12]
}
 800676c:	bf00      	nop
 800676e:	bf00      	nop
 8006770:	e7fd      	b.n	800676e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006772:	f000 fe91 	bl	8007498 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006776:	4b1d      	ldr	r3, [pc, #116]	@ (80067ec <xTaskCheckForTimeOut+0xc0>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	69ba      	ldr	r2, [r7, #24]
 8006782:	1ad3      	subs	r3, r2, r3
 8006784:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006786:	683b      	ldr	r3, [r7, #0]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678e:	d102      	bne.n	8006796 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006790:	2300      	movs	r3, #0
 8006792:	61fb      	str	r3, [r7, #28]
 8006794:	e023      	b.n	80067de <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681a      	ldr	r2, [r3, #0]
 800679a:	4b15      	ldr	r3, [pc, #84]	@ (80067f0 <xTaskCheckForTimeOut+0xc4>)
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	429a      	cmp	r2, r3
 80067a0:	d007      	beq.n	80067b2 <xTaskCheckForTimeOut+0x86>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	685b      	ldr	r3, [r3, #4]
 80067a6:	69ba      	ldr	r2, [r7, #24]
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d302      	bcc.n	80067b2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80067ac:	2301      	movs	r3, #1
 80067ae:	61fb      	str	r3, [r7, #28]
 80067b0:	e015      	b.n	80067de <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80067b2:	683b      	ldr	r3, [r7, #0]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	697a      	ldr	r2, [r7, #20]
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d20b      	bcs.n	80067d4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	1ad2      	subs	r2, r2, r3
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f7ff ff99 	bl	8006700 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80067ce:	2300      	movs	r3, #0
 80067d0:	61fb      	str	r3, [r7, #28]
 80067d2:	e004      	b.n	80067de <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	2200      	movs	r2, #0
 80067d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80067da:	2301      	movs	r3, #1
 80067dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80067de:	f000 fe8d 	bl	80074fc <vPortExitCritical>

	return xReturn;
 80067e2:	69fb      	ldr	r3, [r7, #28]
}
 80067e4:	4618      	mov	r0, r3
 80067e6:	3720      	adds	r7, #32
 80067e8:	46bd      	mov	sp, r7
 80067ea:	bd80      	pop	{r7, pc}
 80067ec:	20000f30 	.word	0x20000f30
 80067f0:	20000f44 	.word	0x20000f44

080067f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80067f4:	b480      	push	{r7}
 80067f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80067f8:	4b03      	ldr	r3, [pc, #12]	@ (8006808 <vTaskMissedYield+0x14>)
 80067fa:	2201      	movs	r2, #1
 80067fc:	601a      	str	r2, [r3, #0]
}
 80067fe:	bf00      	nop
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr
 8006808:	20000f40 	.word	0x20000f40

0800680c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b082      	sub	sp, #8
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006814:	f000 f852 	bl	80068bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006818:	4b06      	ldr	r3, [pc, #24]	@ (8006834 <prvIdleTask+0x28>)
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	2b01      	cmp	r3, #1
 800681e:	d9f9      	bls.n	8006814 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006820:	4b05      	ldr	r3, [pc, #20]	@ (8006838 <prvIdleTask+0x2c>)
 8006822:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006826:	601a      	str	r2, [r3, #0]
 8006828:	f3bf 8f4f 	dsb	sy
 800682c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006830:	e7f0      	b.n	8006814 <prvIdleTask+0x8>
 8006832:	bf00      	nop
 8006834:	20000a5c 	.word	0x20000a5c
 8006838:	e000ed04 	.word	0xe000ed04

0800683c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b082      	sub	sp, #8
 8006840:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006842:	2300      	movs	r3, #0
 8006844:	607b      	str	r3, [r7, #4]
 8006846:	e00c      	b.n	8006862 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006848:	687a      	ldr	r2, [r7, #4]
 800684a:	4613      	mov	r3, r2
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	4413      	add	r3, r2
 8006850:	009b      	lsls	r3, r3, #2
 8006852:	4a12      	ldr	r2, [pc, #72]	@ (800689c <prvInitialiseTaskLists+0x60>)
 8006854:	4413      	add	r3, r2
 8006856:	4618      	mov	r0, r3
 8006858:	f7fe fbf4 	bl	8005044 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	3301      	adds	r3, #1
 8006860:	607b      	str	r3, [r7, #4]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2b37      	cmp	r3, #55	@ 0x37
 8006866:	d9ef      	bls.n	8006848 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006868:	480d      	ldr	r0, [pc, #52]	@ (80068a0 <prvInitialiseTaskLists+0x64>)
 800686a:	f7fe fbeb 	bl	8005044 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800686e:	480d      	ldr	r0, [pc, #52]	@ (80068a4 <prvInitialiseTaskLists+0x68>)
 8006870:	f7fe fbe8 	bl	8005044 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006874:	480c      	ldr	r0, [pc, #48]	@ (80068a8 <prvInitialiseTaskLists+0x6c>)
 8006876:	f7fe fbe5 	bl	8005044 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800687a:	480c      	ldr	r0, [pc, #48]	@ (80068ac <prvInitialiseTaskLists+0x70>)
 800687c:	f7fe fbe2 	bl	8005044 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006880:	480b      	ldr	r0, [pc, #44]	@ (80068b0 <prvInitialiseTaskLists+0x74>)
 8006882:	f7fe fbdf 	bl	8005044 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006886:	4b0b      	ldr	r3, [pc, #44]	@ (80068b4 <prvInitialiseTaskLists+0x78>)
 8006888:	4a05      	ldr	r2, [pc, #20]	@ (80068a0 <prvInitialiseTaskLists+0x64>)
 800688a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800688c:	4b0a      	ldr	r3, [pc, #40]	@ (80068b8 <prvInitialiseTaskLists+0x7c>)
 800688e:	4a05      	ldr	r2, [pc, #20]	@ (80068a4 <prvInitialiseTaskLists+0x68>)
 8006890:	601a      	str	r2, [r3, #0]
}
 8006892:	bf00      	nop
 8006894:	3708      	adds	r7, #8
 8006896:	46bd      	mov	sp, r7
 8006898:	bd80      	pop	{r7, pc}
 800689a:	bf00      	nop
 800689c:	20000a5c 	.word	0x20000a5c
 80068a0:	20000ebc 	.word	0x20000ebc
 80068a4:	20000ed0 	.word	0x20000ed0
 80068a8:	20000eec 	.word	0x20000eec
 80068ac:	20000f00 	.word	0x20000f00
 80068b0:	20000f18 	.word	0x20000f18
 80068b4:	20000ee4 	.word	0x20000ee4
 80068b8:	20000ee8 	.word	0x20000ee8

080068bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068c2:	e019      	b.n	80068f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80068c4:	f000 fde8 	bl	8007498 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80068c8:	4b10      	ldr	r3, [pc, #64]	@ (800690c <prvCheckTasksWaitingTermination+0x50>)
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	3304      	adds	r3, #4
 80068d4:	4618      	mov	r0, r3
 80068d6:	f7fe fc3f 	bl	8005158 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80068da:	4b0d      	ldr	r3, [pc, #52]	@ (8006910 <prvCheckTasksWaitingTermination+0x54>)
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	3b01      	subs	r3, #1
 80068e0:	4a0b      	ldr	r2, [pc, #44]	@ (8006910 <prvCheckTasksWaitingTermination+0x54>)
 80068e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80068e4:	4b0b      	ldr	r3, [pc, #44]	@ (8006914 <prvCheckTasksWaitingTermination+0x58>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	3b01      	subs	r3, #1
 80068ea:	4a0a      	ldr	r2, [pc, #40]	@ (8006914 <prvCheckTasksWaitingTermination+0x58>)
 80068ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80068ee:	f000 fe05 	bl	80074fc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 f810 	bl	8006918 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80068f8:	4b06      	ldr	r3, [pc, #24]	@ (8006914 <prvCheckTasksWaitingTermination+0x58>)
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d1e1      	bne.n	80068c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006900:	bf00      	nop
 8006902:	bf00      	nop
 8006904:	3708      	adds	r7, #8
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop
 800690c:	20000f00 	.word	0x20000f00
 8006910:	20000f2c 	.word	0x20000f2c
 8006914:	20000f14 	.word	0x20000f14

08006918 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006926:	2b00      	cmp	r3, #0
 8006928:	d108      	bne.n	800693c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800692e:	4618      	mov	r0, r3
 8006930:	f000 ffa2 	bl	8007878 <vPortFree>
				vPortFree( pxTCB );
 8006934:	6878      	ldr	r0, [r7, #4]
 8006936:	f000 ff9f 	bl	8007878 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800693a:	e019      	b.n	8006970 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006942:	2b01      	cmp	r3, #1
 8006944:	d103      	bne.n	800694e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006946:	6878      	ldr	r0, [r7, #4]
 8006948:	f000 ff96 	bl	8007878 <vPortFree>
	}
 800694c:	e010      	b.n	8006970 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006954:	2b02      	cmp	r3, #2
 8006956:	d00b      	beq.n	8006970 <prvDeleteTCB+0x58>
	__asm volatile
 8006958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800695c:	f383 8811 	msr	BASEPRI, r3
 8006960:	f3bf 8f6f 	isb	sy
 8006964:	f3bf 8f4f 	dsb	sy
 8006968:	60fb      	str	r3, [r7, #12]
}
 800696a:	bf00      	nop
 800696c:	bf00      	nop
 800696e:	e7fd      	b.n	800696c <prvDeleteTCB+0x54>
	}
 8006970:	bf00      	nop
 8006972:	3710      	adds	r7, #16
 8006974:	46bd      	mov	sp, r7
 8006976:	bd80      	pop	{r7, pc}

08006978 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006978:	b480      	push	{r7}
 800697a:	b083      	sub	sp, #12
 800697c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800697e:	4b0c      	ldr	r3, [pc, #48]	@ (80069b0 <prvResetNextTaskUnblockTime+0x38>)
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	2b00      	cmp	r3, #0
 8006986:	d104      	bne.n	8006992 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006988:	4b0a      	ldr	r3, [pc, #40]	@ (80069b4 <prvResetNextTaskUnblockTime+0x3c>)
 800698a:	f04f 32ff 	mov.w	r2, #4294967295
 800698e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006990:	e008      	b.n	80069a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006992:	4b07      	ldr	r3, [pc, #28]	@ (80069b0 <prvResetNextTaskUnblockTime+0x38>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	68db      	ldr	r3, [r3, #12]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	685b      	ldr	r3, [r3, #4]
 80069a0:	4a04      	ldr	r2, [pc, #16]	@ (80069b4 <prvResetNextTaskUnblockTime+0x3c>)
 80069a2:	6013      	str	r3, [r2, #0]
}
 80069a4:	bf00      	nop
 80069a6:	370c      	adds	r7, #12
 80069a8:	46bd      	mov	sp, r7
 80069aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ae:	4770      	bx	lr
 80069b0:	20000ee4 	.word	0x20000ee4
 80069b4:	20000f4c 	.word	0x20000f4c

080069b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80069b8:	b480      	push	{r7}
 80069ba:	b083      	sub	sp, #12
 80069bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80069be:	4b0b      	ldr	r3, [pc, #44]	@ (80069ec <xTaskGetSchedulerState+0x34>)
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d102      	bne.n	80069cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80069c6:	2301      	movs	r3, #1
 80069c8:	607b      	str	r3, [r7, #4]
 80069ca:	e008      	b.n	80069de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80069cc:	4b08      	ldr	r3, [pc, #32]	@ (80069f0 <xTaskGetSchedulerState+0x38>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	2b00      	cmp	r3, #0
 80069d2:	d102      	bne.n	80069da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80069d4:	2302      	movs	r3, #2
 80069d6:	607b      	str	r3, [r7, #4]
 80069d8:	e001      	b.n	80069de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80069da:	2300      	movs	r3, #0
 80069dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80069de:	687b      	ldr	r3, [r7, #4]
	}
 80069e0:	4618      	mov	r0, r3
 80069e2:	370c      	adds	r7, #12
 80069e4:	46bd      	mov	sp, r7
 80069e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ea:	4770      	bx	lr
 80069ec:	20000f38 	.word	0x20000f38
 80069f0:	20000f54 	.word	0x20000f54

080069f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b086      	sub	sp, #24
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006a00:	2300      	movs	r3, #0
 8006a02:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d058      	beq.n	8006abc <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006a0a:	4b2f      	ldr	r3, [pc, #188]	@ (8006ac8 <xTaskPriorityDisinherit+0xd4>)
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	693a      	ldr	r2, [r7, #16]
 8006a10:	429a      	cmp	r2, r3
 8006a12:	d00b      	beq.n	8006a2c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006a14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a18:	f383 8811 	msr	BASEPRI, r3
 8006a1c:	f3bf 8f6f 	isb	sy
 8006a20:	f3bf 8f4f 	dsb	sy
 8006a24:	60fb      	str	r3, [r7, #12]
}
 8006a26:	bf00      	nop
 8006a28:	bf00      	nop
 8006a2a:	e7fd      	b.n	8006a28 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d10b      	bne.n	8006a4c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006a34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a38:	f383 8811 	msr	BASEPRI, r3
 8006a3c:	f3bf 8f6f 	isb	sy
 8006a40:	f3bf 8f4f 	dsb	sy
 8006a44:	60bb      	str	r3, [r7, #8]
}
 8006a46:	bf00      	nop
 8006a48:	bf00      	nop
 8006a4a:	e7fd      	b.n	8006a48 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006a4c:	693b      	ldr	r3, [r7, #16]
 8006a4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a50:	1e5a      	subs	r2, r3, #1
 8006a52:	693b      	ldr	r3, [r7, #16]
 8006a54:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a5a:	693b      	ldr	r3, [r7, #16]
 8006a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d02c      	beq.n	8006abc <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d128      	bne.n	8006abc <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a6a:	693b      	ldr	r3, [r7, #16]
 8006a6c:	3304      	adds	r3, #4
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7fe fb72 	bl	8005158 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006a74:	693b      	ldr	r3, [r7, #16]
 8006a76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006a78:	693b      	ldr	r3, [r7, #16]
 8006a7a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a7c:	693b      	ldr	r3, [r7, #16]
 8006a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a80:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006a88:	693b      	ldr	r3, [r7, #16]
 8006a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8006acc <xTaskPriorityDisinherit+0xd8>)
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	429a      	cmp	r2, r3
 8006a92:	d903      	bls.n	8006a9c <xTaskPriorityDisinherit+0xa8>
 8006a94:	693b      	ldr	r3, [r7, #16]
 8006a96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a98:	4a0c      	ldr	r2, [pc, #48]	@ (8006acc <xTaskPriorityDisinherit+0xd8>)
 8006a9a:	6013      	str	r3, [r2, #0]
 8006a9c:	693b      	ldr	r3, [r7, #16]
 8006a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aa0:	4613      	mov	r3, r2
 8006aa2:	009b      	lsls	r3, r3, #2
 8006aa4:	4413      	add	r3, r2
 8006aa6:	009b      	lsls	r3, r3, #2
 8006aa8:	4a09      	ldr	r2, [pc, #36]	@ (8006ad0 <xTaskPriorityDisinherit+0xdc>)
 8006aaa:	441a      	add	r2, r3
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	3304      	adds	r3, #4
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	4610      	mov	r0, r2
 8006ab4:	f7fe faf3 	bl	800509e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006abc:	697b      	ldr	r3, [r7, #20]
	}
 8006abe:	4618      	mov	r0, r3
 8006ac0:	3718      	adds	r7, #24
 8006ac2:	46bd      	mov	sp, r7
 8006ac4:	bd80      	pop	{r7, pc}
 8006ac6:	bf00      	nop
 8006ac8:	20000a58 	.word	0x20000a58
 8006acc:	20000f34 	.word	0x20000f34
 8006ad0:	20000a5c 	.word	0x20000a5c

08006ad4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006ad4:	b580      	push	{r7, lr}
 8006ad6:	b084      	sub	sp, #16
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
 8006adc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006ade:	4b21      	ldr	r3, [pc, #132]	@ (8006b64 <prvAddCurrentTaskToDelayedList+0x90>)
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006ae4:	4b20      	ldr	r3, [pc, #128]	@ (8006b68 <prvAddCurrentTaskToDelayedList+0x94>)
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	3304      	adds	r3, #4
 8006aea:	4618      	mov	r0, r3
 8006aec:	f7fe fb34 	bl	8005158 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006af6:	d10a      	bne.n	8006b0e <prvAddCurrentTaskToDelayedList+0x3a>
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d007      	beq.n	8006b0e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006afe:	4b1a      	ldr	r3, [pc, #104]	@ (8006b68 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	3304      	adds	r3, #4
 8006b04:	4619      	mov	r1, r3
 8006b06:	4819      	ldr	r0, [pc, #100]	@ (8006b6c <prvAddCurrentTaskToDelayedList+0x98>)
 8006b08:	f7fe fac9 	bl	800509e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006b0c:	e026      	b.n	8006b5c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006b0e:	68fa      	ldr	r2, [r7, #12]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	4413      	add	r3, r2
 8006b14:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8006b16:	4b14      	ldr	r3, [pc, #80]	@ (8006b68 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	68ba      	ldr	r2, [r7, #8]
 8006b1c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006b1e:	68ba      	ldr	r2, [r7, #8]
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	429a      	cmp	r2, r3
 8006b24:	d209      	bcs.n	8006b3a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b26:	4b12      	ldr	r3, [pc, #72]	@ (8006b70 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8006b68 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	3304      	adds	r3, #4
 8006b30:	4619      	mov	r1, r3
 8006b32:	4610      	mov	r0, r2
 8006b34:	f7fe fad7 	bl	80050e6 <vListInsert>
}
 8006b38:	e010      	b.n	8006b5c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006b3a:	4b0e      	ldr	r3, [pc, #56]	@ (8006b74 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	4b0a      	ldr	r3, [pc, #40]	@ (8006b68 <prvAddCurrentTaskToDelayedList+0x94>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	3304      	adds	r3, #4
 8006b44:	4619      	mov	r1, r3
 8006b46:	4610      	mov	r0, r2
 8006b48:	f7fe facd 	bl	80050e6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006b4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	68ba      	ldr	r2, [r7, #8]
 8006b52:	429a      	cmp	r2, r3
 8006b54:	d202      	bcs.n	8006b5c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006b56:	4a08      	ldr	r2, [pc, #32]	@ (8006b78 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	6013      	str	r3, [r2, #0]
}
 8006b5c:	bf00      	nop
 8006b5e:	3710      	adds	r7, #16
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bd80      	pop	{r7, pc}
 8006b64:	20000f30 	.word	0x20000f30
 8006b68:	20000a58 	.word	0x20000a58
 8006b6c:	20000f18 	.word	0x20000f18
 8006b70:	20000ee8 	.word	0x20000ee8
 8006b74:	20000ee4 	.word	0x20000ee4
 8006b78:	20000f4c 	.word	0x20000f4c

08006b7c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b08a      	sub	sp, #40	@ 0x28
 8006b80:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006b82:	2300      	movs	r3, #0
 8006b84:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006b86:	f000 fb13 	bl	80071b0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006b8a:	4b1d      	ldr	r3, [pc, #116]	@ (8006c00 <xTimerCreateTimerTask+0x84>)
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d021      	beq.n	8006bd6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006b92:	2300      	movs	r3, #0
 8006b94:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006b96:	2300      	movs	r3, #0
 8006b98:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006b9a:	1d3a      	adds	r2, r7, #4
 8006b9c:	f107 0108 	add.w	r1, r7, #8
 8006ba0:	f107 030c 	add.w	r3, r7, #12
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f7fe fa33 	bl	8005010 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006baa:	6879      	ldr	r1, [r7, #4]
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	68fa      	ldr	r2, [r7, #12]
 8006bb0:	9202      	str	r2, [sp, #8]
 8006bb2:	9301      	str	r3, [sp, #4]
 8006bb4:	2302      	movs	r3, #2
 8006bb6:	9300      	str	r3, [sp, #0]
 8006bb8:	2300      	movs	r3, #0
 8006bba:	460a      	mov	r2, r1
 8006bbc:	4911      	ldr	r1, [pc, #68]	@ (8006c04 <xTimerCreateTimerTask+0x88>)
 8006bbe:	4812      	ldr	r0, [pc, #72]	@ (8006c08 <xTimerCreateTimerTask+0x8c>)
 8006bc0:	f7ff f8d0 	bl	8005d64 <xTaskCreateStatic>
 8006bc4:	4603      	mov	r3, r0
 8006bc6:	4a11      	ldr	r2, [pc, #68]	@ (8006c0c <xTimerCreateTimerTask+0x90>)
 8006bc8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006bca:	4b10      	ldr	r3, [pc, #64]	@ (8006c0c <xTimerCreateTimerTask+0x90>)
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d001      	beq.n	8006bd6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006bd2:	2301      	movs	r3, #1
 8006bd4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006bd6:	697b      	ldr	r3, [r7, #20]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d10b      	bne.n	8006bf4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be0:	f383 8811 	msr	BASEPRI, r3
 8006be4:	f3bf 8f6f 	isb	sy
 8006be8:	f3bf 8f4f 	dsb	sy
 8006bec:	613b      	str	r3, [r7, #16]
}
 8006bee:	bf00      	nop
 8006bf0:	bf00      	nop
 8006bf2:	e7fd      	b.n	8006bf0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006bf4:	697b      	ldr	r3, [r7, #20]
}
 8006bf6:	4618      	mov	r0, r3
 8006bf8:	3718      	adds	r7, #24
 8006bfa:	46bd      	mov	sp, r7
 8006bfc:	bd80      	pop	{r7, pc}
 8006bfe:	bf00      	nop
 8006c00:	20000f88 	.word	0x20000f88
 8006c04:	080084d4 	.word	0x080084d4
 8006c08:	08006d49 	.word	0x08006d49
 8006c0c:	20000f8c 	.word	0x20000f8c

08006c10 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b08a      	sub	sp, #40	@ 0x28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	60f8      	str	r0, [r7, #12]
 8006c18:	60b9      	str	r1, [r7, #8]
 8006c1a:	607a      	str	r2, [r7, #4]
 8006c1c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006c1e:	2300      	movs	r3, #0
 8006c20:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d10b      	bne.n	8006c40 <xTimerGenericCommand+0x30>
	__asm volatile
 8006c28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c2c:	f383 8811 	msr	BASEPRI, r3
 8006c30:	f3bf 8f6f 	isb	sy
 8006c34:	f3bf 8f4f 	dsb	sy
 8006c38:	623b      	str	r3, [r7, #32]
}
 8006c3a:	bf00      	nop
 8006c3c:	bf00      	nop
 8006c3e:	e7fd      	b.n	8006c3c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006c40:	4b19      	ldr	r3, [pc, #100]	@ (8006ca8 <xTimerGenericCommand+0x98>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d02a      	beq.n	8006c9e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006c54:	68bb      	ldr	r3, [r7, #8]
 8006c56:	2b05      	cmp	r3, #5
 8006c58:	dc18      	bgt.n	8006c8c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006c5a:	f7ff fead 	bl	80069b8 <xTaskGetSchedulerState>
 8006c5e:	4603      	mov	r3, r0
 8006c60:	2b02      	cmp	r3, #2
 8006c62:	d109      	bne.n	8006c78 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006c64:	4b10      	ldr	r3, [pc, #64]	@ (8006ca8 <xTimerGenericCommand+0x98>)
 8006c66:	6818      	ldr	r0, [r3, #0]
 8006c68:	f107 0110 	add.w	r1, r7, #16
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006c70:	f7fe fbe2 	bl	8005438 <xQueueGenericSend>
 8006c74:	6278      	str	r0, [r7, #36]	@ 0x24
 8006c76:	e012      	b.n	8006c9e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006c78:	4b0b      	ldr	r3, [pc, #44]	@ (8006ca8 <xTimerGenericCommand+0x98>)
 8006c7a:	6818      	ldr	r0, [r3, #0]
 8006c7c:	f107 0110 	add.w	r1, r7, #16
 8006c80:	2300      	movs	r3, #0
 8006c82:	2200      	movs	r2, #0
 8006c84:	f7fe fbd8 	bl	8005438 <xQueueGenericSend>
 8006c88:	6278      	str	r0, [r7, #36]	@ 0x24
 8006c8a:	e008      	b.n	8006c9e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006c8c:	4b06      	ldr	r3, [pc, #24]	@ (8006ca8 <xTimerGenericCommand+0x98>)
 8006c8e:	6818      	ldr	r0, [r3, #0]
 8006c90:	f107 0110 	add.w	r1, r7, #16
 8006c94:	2300      	movs	r3, #0
 8006c96:	683a      	ldr	r2, [r7, #0]
 8006c98:	f7fe fcd0 	bl	800563c <xQueueGenericSendFromISR>
 8006c9c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006c9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3728      	adds	r7, #40	@ 0x28
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}
 8006ca8:	20000f88 	.word	0x20000f88

08006cac <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006cac:	b580      	push	{r7, lr}
 8006cae:	b088      	sub	sp, #32
 8006cb0:	af02      	add	r7, sp, #8
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cb6:	4b23      	ldr	r3, [pc, #140]	@ (8006d44 <prvProcessExpiredTimer+0x98>)
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	68db      	ldr	r3, [r3, #12]
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006cc0:	697b      	ldr	r3, [r7, #20]
 8006cc2:	3304      	adds	r3, #4
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f7fe fa47 	bl	8005158 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006cca:	697b      	ldr	r3, [r7, #20]
 8006ccc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006cd0:	f003 0304 	and.w	r3, r3, #4
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d023      	beq.n	8006d20 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	699a      	ldr	r2, [r3, #24]
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	18d1      	adds	r1, r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	683a      	ldr	r2, [r7, #0]
 8006ce4:	6978      	ldr	r0, [r7, #20]
 8006ce6:	f000 f8d5 	bl	8006e94 <prvInsertTimerInActiveList>
 8006cea:	4603      	mov	r3, r0
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d020      	beq.n	8006d32 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	9300      	str	r3, [sp, #0]
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	2100      	movs	r1, #0
 8006cfa:	6978      	ldr	r0, [r7, #20]
 8006cfc:	f7ff ff88 	bl	8006c10 <xTimerGenericCommand>
 8006d00:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d114      	bne.n	8006d32 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006d08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d0c:	f383 8811 	msr	BASEPRI, r3
 8006d10:	f3bf 8f6f 	isb	sy
 8006d14:	f3bf 8f4f 	dsb	sy
 8006d18:	60fb      	str	r3, [r7, #12]
}
 8006d1a:	bf00      	nop
 8006d1c:	bf00      	nop
 8006d1e:	e7fd      	b.n	8006d1c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006d26:	f023 0301 	bic.w	r3, r3, #1
 8006d2a:	b2da      	uxtb	r2, r3
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006d32:	697b      	ldr	r3, [r7, #20]
 8006d34:	6a1b      	ldr	r3, [r3, #32]
 8006d36:	6978      	ldr	r0, [r7, #20]
 8006d38:	4798      	blx	r3
}
 8006d3a:	bf00      	nop
 8006d3c:	3718      	adds	r7, #24
 8006d3e:	46bd      	mov	sp, r7
 8006d40:	bd80      	pop	{r7, pc}
 8006d42:	bf00      	nop
 8006d44:	20000f80 	.word	0x20000f80

08006d48 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006d48:	b580      	push	{r7, lr}
 8006d4a:	b084      	sub	sp, #16
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d50:	f107 0308 	add.w	r3, r7, #8
 8006d54:	4618      	mov	r0, r3
 8006d56:	f000 f859 	bl	8006e0c <prvGetNextExpireTime>
 8006d5a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006d5c:	68bb      	ldr	r3, [r7, #8]
 8006d5e:	4619      	mov	r1, r3
 8006d60:	68f8      	ldr	r0, [r7, #12]
 8006d62:	f000 f805 	bl	8006d70 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006d66:	f000 f8d7 	bl	8006f18 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006d6a:	bf00      	nop
 8006d6c:	e7f0      	b.n	8006d50 <prvTimerTask+0x8>
	...

08006d70 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b084      	sub	sp, #16
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
 8006d78:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006d7a:	f7ff fa37 	bl	80061ec <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006d7e:	f107 0308 	add.w	r3, r7, #8
 8006d82:	4618      	mov	r0, r3
 8006d84:	f000 f866 	bl	8006e54 <prvSampleTimeNow>
 8006d88:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006d8a:	68bb      	ldr	r3, [r7, #8]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d130      	bne.n	8006df2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006d90:	683b      	ldr	r3, [r7, #0]
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d10a      	bne.n	8006dac <prvProcessTimerOrBlockTask+0x3c>
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	429a      	cmp	r2, r3
 8006d9c:	d806      	bhi.n	8006dac <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006d9e:	f7ff fa33 	bl	8006208 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006da2:	68f9      	ldr	r1, [r7, #12]
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f7ff ff81 	bl	8006cac <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006daa:	e024      	b.n	8006df6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d008      	beq.n	8006dc4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006db2:	4b13      	ldr	r3, [pc, #76]	@ (8006e00 <prvProcessTimerOrBlockTask+0x90>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d101      	bne.n	8006dc0 <prvProcessTimerOrBlockTask+0x50>
 8006dbc:	2301      	movs	r3, #1
 8006dbe:	e000      	b.n	8006dc2 <prvProcessTimerOrBlockTask+0x52>
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8006e04 <prvProcessTimerOrBlockTask+0x94>)
 8006dc6:	6818      	ldr	r0, [r3, #0]
 8006dc8:	687a      	ldr	r2, [r7, #4]
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	1ad3      	subs	r3, r2, r3
 8006dce:	683a      	ldr	r2, [r7, #0]
 8006dd0:	4619      	mov	r1, r3
 8006dd2:	f7fe ff93 	bl	8005cfc <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006dd6:	f7ff fa17 	bl	8006208 <xTaskResumeAll>
 8006dda:	4603      	mov	r3, r0
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d10a      	bne.n	8006df6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006de0:	4b09      	ldr	r3, [pc, #36]	@ (8006e08 <prvProcessTimerOrBlockTask+0x98>)
 8006de2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006de6:	601a      	str	r2, [r3, #0]
 8006de8:	f3bf 8f4f 	dsb	sy
 8006dec:	f3bf 8f6f 	isb	sy
}
 8006df0:	e001      	b.n	8006df6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006df2:	f7ff fa09 	bl	8006208 <xTaskResumeAll>
}
 8006df6:	bf00      	nop
 8006df8:	3710      	adds	r7, #16
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bd80      	pop	{r7, pc}
 8006dfe:	bf00      	nop
 8006e00:	20000f84 	.word	0x20000f84
 8006e04:	20000f88 	.word	0x20000f88
 8006e08:	e000ed04 	.word	0xe000ed04

08006e0c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006e0c:	b480      	push	{r7}
 8006e0e:	b085      	sub	sp, #20
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006e14:	4b0e      	ldr	r3, [pc, #56]	@ (8006e50 <prvGetNextExpireTime+0x44>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d101      	bne.n	8006e22 <prvGetNextExpireTime+0x16>
 8006e1e:	2201      	movs	r2, #1
 8006e20:	e000      	b.n	8006e24 <prvGetNextExpireTime+0x18>
 8006e22:	2200      	movs	r2, #0
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d105      	bne.n	8006e3c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006e30:	4b07      	ldr	r3, [pc, #28]	@ (8006e50 <prvGetNextExpireTime+0x44>)
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	68db      	ldr	r3, [r3, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	60fb      	str	r3, [r7, #12]
 8006e3a:	e001      	b.n	8006e40 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006e40:	68fb      	ldr	r3, [r7, #12]
}
 8006e42:	4618      	mov	r0, r3
 8006e44:	3714      	adds	r7, #20
 8006e46:	46bd      	mov	sp, r7
 8006e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4c:	4770      	bx	lr
 8006e4e:	bf00      	nop
 8006e50:	20000f80 	.word	0x20000f80

08006e54 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006e5c:	f7ff fa72 	bl	8006344 <xTaskGetTickCount>
 8006e60:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006e62:	4b0b      	ldr	r3, [pc, #44]	@ (8006e90 <prvSampleTimeNow+0x3c>)
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	68fa      	ldr	r2, [r7, #12]
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	d205      	bcs.n	8006e78 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006e6c:	f000 f93a 	bl	80070e4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	601a      	str	r2, [r3, #0]
 8006e76:	e002      	b.n	8006e7e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006e7e:	4a04      	ldr	r2, [pc, #16]	@ (8006e90 <prvSampleTimeNow+0x3c>)
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006e84:	68fb      	ldr	r3, [r7, #12]
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3710      	adds	r7, #16
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	20000f90 	.word	0x20000f90

08006e94 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006e94:	b580      	push	{r7, lr}
 8006e96:	b086      	sub	sp, #24
 8006e98:	af00      	add	r7, sp, #0
 8006e9a:	60f8      	str	r0, [r7, #12]
 8006e9c:	60b9      	str	r1, [r7, #8]
 8006e9e:	607a      	str	r2, [r7, #4]
 8006ea0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	68ba      	ldr	r2, [r7, #8]
 8006eaa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	68fa      	ldr	r2, [r7, #12]
 8006eb0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006eb2:	68ba      	ldr	r2, [r7, #8]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d812      	bhi.n	8006ee0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eba:	687a      	ldr	r2, [r7, #4]
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	1ad2      	subs	r2, r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	699b      	ldr	r3, [r3, #24]
 8006ec4:	429a      	cmp	r2, r3
 8006ec6:	d302      	bcc.n	8006ece <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006ec8:	2301      	movs	r3, #1
 8006eca:	617b      	str	r3, [r7, #20]
 8006ecc:	e01b      	b.n	8006f06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006ece:	4b10      	ldr	r3, [pc, #64]	@ (8006f10 <prvInsertTimerInActiveList+0x7c>)
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	3304      	adds	r3, #4
 8006ed6:	4619      	mov	r1, r3
 8006ed8:	4610      	mov	r0, r2
 8006eda:	f7fe f904 	bl	80050e6 <vListInsert>
 8006ede:	e012      	b.n	8006f06 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	429a      	cmp	r2, r3
 8006ee6:	d206      	bcs.n	8006ef6 <prvInsertTimerInActiveList+0x62>
 8006ee8:	68ba      	ldr	r2, [r7, #8]
 8006eea:	683b      	ldr	r3, [r7, #0]
 8006eec:	429a      	cmp	r2, r3
 8006eee:	d302      	bcc.n	8006ef6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006ef0:	2301      	movs	r3, #1
 8006ef2:	617b      	str	r3, [r7, #20]
 8006ef4:	e007      	b.n	8006f06 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ef6:	4b07      	ldr	r3, [pc, #28]	@ (8006f14 <prvInsertTimerInActiveList+0x80>)
 8006ef8:	681a      	ldr	r2, [r3, #0]
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	3304      	adds	r3, #4
 8006efe:	4619      	mov	r1, r3
 8006f00:	4610      	mov	r0, r2
 8006f02:	f7fe f8f0 	bl	80050e6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006f06:	697b      	ldr	r3, [r7, #20]
}
 8006f08:	4618      	mov	r0, r3
 8006f0a:	3718      	adds	r7, #24
 8006f0c:	46bd      	mov	sp, r7
 8006f0e:	bd80      	pop	{r7, pc}
 8006f10:	20000f84 	.word	0x20000f84
 8006f14:	20000f80 	.word	0x20000f80

08006f18 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b08e      	sub	sp, #56	@ 0x38
 8006f1c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f1e:	e0ce      	b.n	80070be <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	da19      	bge.n	8006f5a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006f26:	1d3b      	adds	r3, r7, #4
 8006f28:	3304      	adds	r3, #4
 8006f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006f2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d10b      	bne.n	8006f4a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006f32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f36:	f383 8811 	msr	BASEPRI, r3
 8006f3a:	f3bf 8f6f 	isb	sy
 8006f3e:	f3bf 8f4f 	dsb	sy
 8006f42:	61fb      	str	r3, [r7, #28]
}
 8006f44:	bf00      	nop
 8006f46:	bf00      	nop
 8006f48:	e7fd      	b.n	8006f46 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f50:	6850      	ldr	r0, [r2, #4]
 8006f52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f54:	6892      	ldr	r2, [r2, #8]
 8006f56:	4611      	mov	r1, r2
 8006f58:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	f2c0 80ae 	blt.w	80070be <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006f66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f68:	695b      	ldr	r3, [r3, #20]
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d004      	beq.n	8006f78 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f70:	3304      	adds	r3, #4
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fe f8f0 	bl	8005158 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006f78:	463b      	mov	r3, r7
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7ff ff6a 	bl	8006e54 <prvSampleTimeNow>
 8006f80:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	2b09      	cmp	r3, #9
 8006f86:	f200 8097 	bhi.w	80070b8 <prvProcessReceivedCommands+0x1a0>
 8006f8a:	a201      	add	r2, pc, #4	@ (adr r2, 8006f90 <prvProcessReceivedCommands+0x78>)
 8006f8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f90:	08006fb9 	.word	0x08006fb9
 8006f94:	08006fb9 	.word	0x08006fb9
 8006f98:	08006fb9 	.word	0x08006fb9
 8006f9c:	0800702f 	.word	0x0800702f
 8006fa0:	08007043 	.word	0x08007043
 8006fa4:	0800708f 	.word	0x0800708f
 8006fa8:	08006fb9 	.word	0x08006fb9
 8006fac:	08006fb9 	.word	0x08006fb9
 8006fb0:	0800702f 	.word	0x0800702f
 8006fb4:	08007043 	.word	0x08007043
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006fbe:	f043 0301 	orr.w	r3, r3, #1
 8006fc2:	b2da      	uxtb	r2, r3
 8006fc4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fc6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006fca:	68ba      	ldr	r2, [r7, #8]
 8006fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fce:	699b      	ldr	r3, [r3, #24]
 8006fd0:	18d1      	adds	r1, r2, r3
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fd8:	f7ff ff5c 	bl	8006e94 <prvInsertTimerInActiveList>
 8006fdc:	4603      	mov	r3, r0
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d06c      	beq.n	80070bc <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006fe2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fe4:	6a1b      	ldr	r3, [r3, #32]
 8006fe6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006fe8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ff0:	f003 0304 	and.w	r3, r3, #4
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d061      	beq.n	80070bc <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006ff8:	68ba      	ldr	r2, [r7, #8]
 8006ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ffc:	699b      	ldr	r3, [r3, #24]
 8006ffe:	441a      	add	r2, r3
 8007000:	2300      	movs	r3, #0
 8007002:	9300      	str	r3, [sp, #0]
 8007004:	2300      	movs	r3, #0
 8007006:	2100      	movs	r1, #0
 8007008:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800700a:	f7ff fe01 	bl	8006c10 <xTimerGenericCommand>
 800700e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007010:	6a3b      	ldr	r3, [r7, #32]
 8007012:	2b00      	cmp	r3, #0
 8007014:	d152      	bne.n	80070bc <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007016:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800701a:	f383 8811 	msr	BASEPRI, r3
 800701e:	f3bf 8f6f 	isb	sy
 8007022:	f3bf 8f4f 	dsb	sy
 8007026:	61bb      	str	r3, [r7, #24]
}
 8007028:	bf00      	nop
 800702a:	bf00      	nop
 800702c:	e7fd      	b.n	800702a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800702e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007030:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007034:	f023 0301 	bic.w	r3, r3, #1
 8007038:	b2da      	uxtb	r2, r3
 800703a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800703c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007040:	e03d      	b.n	80070be <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007044:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007048:	f043 0301 	orr.w	r3, r3, #1
 800704c:	b2da      	uxtb	r2, r3
 800704e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007050:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007054:	68ba      	ldr	r2, [r7, #8]
 8007056:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007058:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800705a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800705c:	699b      	ldr	r3, [r3, #24]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d10b      	bne.n	800707a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007062:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007066:	f383 8811 	msr	BASEPRI, r3
 800706a:	f3bf 8f6f 	isb	sy
 800706e:	f3bf 8f4f 	dsb	sy
 8007072:	617b      	str	r3, [r7, #20]
}
 8007074:	bf00      	nop
 8007076:	bf00      	nop
 8007078:	e7fd      	b.n	8007076 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800707a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800707c:	699a      	ldr	r2, [r3, #24]
 800707e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007080:	18d1      	adds	r1, r2, r3
 8007082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007084:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007086:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007088:	f7ff ff04 	bl	8006e94 <prvInsertTimerInActiveList>
					break;
 800708c:	e017      	b.n	80070be <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800708e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007090:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007094:	f003 0302 	and.w	r3, r3, #2
 8007098:	2b00      	cmp	r3, #0
 800709a:	d103      	bne.n	80070a4 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800709c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800709e:	f000 fbeb 	bl	8007878 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80070a2:	e00c      	b.n	80070be <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80070a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80070aa:	f023 0301 	bic.w	r3, r3, #1
 80070ae:	b2da      	uxtb	r2, r3
 80070b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80070b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80070b6:	e002      	b.n	80070be <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80070b8:	bf00      	nop
 80070ba:	e000      	b.n	80070be <prvProcessReceivedCommands+0x1a6>
					break;
 80070bc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80070be:	4b08      	ldr	r3, [pc, #32]	@ (80070e0 <prvProcessReceivedCommands+0x1c8>)
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	1d39      	adds	r1, r7, #4
 80070c4:	2200      	movs	r2, #0
 80070c6:	4618      	mov	r0, r3
 80070c8:	f7fe fb56 	bl	8005778 <xQueueReceive>
 80070cc:	4603      	mov	r3, r0
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	f47f af26 	bne.w	8006f20 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80070d4:	bf00      	nop
 80070d6:	bf00      	nop
 80070d8:	3730      	adds	r7, #48	@ 0x30
 80070da:	46bd      	mov	sp, r7
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	20000f88 	.word	0x20000f88

080070e4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b088      	sub	sp, #32
 80070e8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80070ea:	e049      	b.n	8007180 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80070ec:	4b2e      	ldr	r3, [pc, #184]	@ (80071a8 <prvSwitchTimerLists+0xc4>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68db      	ldr	r3, [r3, #12]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80070f6:	4b2c      	ldr	r3, [pc, #176]	@ (80071a8 <prvSwitchTimerLists+0xc4>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	68db      	ldr	r3, [r3, #12]
 80070fc:	68db      	ldr	r3, [r3, #12]
 80070fe:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	3304      	adds	r3, #4
 8007104:	4618      	mov	r0, r3
 8007106:	f7fe f827 	bl	8005158 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	6a1b      	ldr	r3, [r3, #32]
 800710e:	68f8      	ldr	r0, [r7, #12]
 8007110:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007118:	f003 0304 	and.w	r3, r3, #4
 800711c:	2b00      	cmp	r3, #0
 800711e:	d02f      	beq.n	8007180 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	699b      	ldr	r3, [r3, #24]
 8007124:	693a      	ldr	r2, [r7, #16]
 8007126:	4413      	add	r3, r2
 8007128:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800712a:	68ba      	ldr	r2, [r7, #8]
 800712c:	693b      	ldr	r3, [r7, #16]
 800712e:	429a      	cmp	r2, r3
 8007130:	d90e      	bls.n	8007150 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	68ba      	ldr	r2, [r7, #8]
 8007136:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	68fa      	ldr	r2, [r7, #12]
 800713c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800713e:	4b1a      	ldr	r3, [pc, #104]	@ (80071a8 <prvSwitchTimerLists+0xc4>)
 8007140:	681a      	ldr	r2, [r3, #0]
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	3304      	adds	r3, #4
 8007146:	4619      	mov	r1, r3
 8007148:	4610      	mov	r0, r2
 800714a:	f7fd ffcc 	bl	80050e6 <vListInsert>
 800714e:	e017      	b.n	8007180 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007150:	2300      	movs	r3, #0
 8007152:	9300      	str	r3, [sp, #0]
 8007154:	2300      	movs	r3, #0
 8007156:	693a      	ldr	r2, [r7, #16]
 8007158:	2100      	movs	r1, #0
 800715a:	68f8      	ldr	r0, [r7, #12]
 800715c:	f7ff fd58 	bl	8006c10 <xTimerGenericCommand>
 8007160:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d10b      	bne.n	8007180 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007168:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800716c:	f383 8811 	msr	BASEPRI, r3
 8007170:	f3bf 8f6f 	isb	sy
 8007174:	f3bf 8f4f 	dsb	sy
 8007178:	603b      	str	r3, [r7, #0]
}
 800717a:	bf00      	nop
 800717c:	bf00      	nop
 800717e:	e7fd      	b.n	800717c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007180:	4b09      	ldr	r3, [pc, #36]	@ (80071a8 <prvSwitchTimerLists+0xc4>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	2b00      	cmp	r3, #0
 8007188:	d1b0      	bne.n	80070ec <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800718a:	4b07      	ldr	r3, [pc, #28]	@ (80071a8 <prvSwitchTimerLists+0xc4>)
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007190:	4b06      	ldr	r3, [pc, #24]	@ (80071ac <prvSwitchTimerLists+0xc8>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	4a04      	ldr	r2, [pc, #16]	@ (80071a8 <prvSwitchTimerLists+0xc4>)
 8007196:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007198:	4a04      	ldr	r2, [pc, #16]	@ (80071ac <prvSwitchTimerLists+0xc8>)
 800719a:	697b      	ldr	r3, [r7, #20]
 800719c:	6013      	str	r3, [r2, #0]
}
 800719e:	bf00      	nop
 80071a0:	3718      	adds	r7, #24
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	20000f80 	.word	0x20000f80
 80071ac:	20000f84 	.word	0x20000f84

080071b0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b082      	sub	sp, #8
 80071b4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80071b6:	f000 f96f 	bl	8007498 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80071ba:	4b15      	ldr	r3, [pc, #84]	@ (8007210 <prvCheckForValidListAndQueue+0x60>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d120      	bne.n	8007204 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80071c2:	4814      	ldr	r0, [pc, #80]	@ (8007214 <prvCheckForValidListAndQueue+0x64>)
 80071c4:	f7fd ff3e 	bl	8005044 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80071c8:	4813      	ldr	r0, [pc, #76]	@ (8007218 <prvCheckForValidListAndQueue+0x68>)
 80071ca:	f7fd ff3b 	bl	8005044 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80071ce:	4b13      	ldr	r3, [pc, #76]	@ (800721c <prvCheckForValidListAndQueue+0x6c>)
 80071d0:	4a10      	ldr	r2, [pc, #64]	@ (8007214 <prvCheckForValidListAndQueue+0x64>)
 80071d2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80071d4:	4b12      	ldr	r3, [pc, #72]	@ (8007220 <prvCheckForValidListAndQueue+0x70>)
 80071d6:	4a10      	ldr	r2, [pc, #64]	@ (8007218 <prvCheckForValidListAndQueue+0x68>)
 80071d8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80071da:	2300      	movs	r3, #0
 80071dc:	9300      	str	r3, [sp, #0]
 80071de:	4b11      	ldr	r3, [pc, #68]	@ (8007224 <prvCheckForValidListAndQueue+0x74>)
 80071e0:	4a11      	ldr	r2, [pc, #68]	@ (8007228 <prvCheckForValidListAndQueue+0x78>)
 80071e2:	2110      	movs	r1, #16
 80071e4:	200a      	movs	r0, #10
 80071e6:	f7fe f84b 	bl	8005280 <xQueueGenericCreateStatic>
 80071ea:	4603      	mov	r3, r0
 80071ec:	4a08      	ldr	r2, [pc, #32]	@ (8007210 <prvCheckForValidListAndQueue+0x60>)
 80071ee:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80071f0:	4b07      	ldr	r3, [pc, #28]	@ (8007210 <prvCheckForValidListAndQueue+0x60>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d005      	beq.n	8007204 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80071f8:	4b05      	ldr	r3, [pc, #20]	@ (8007210 <prvCheckForValidListAndQueue+0x60>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	490b      	ldr	r1, [pc, #44]	@ (800722c <prvCheckForValidListAndQueue+0x7c>)
 80071fe:	4618      	mov	r0, r3
 8007200:	f7fe fd52 	bl	8005ca8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007204:	f000 f97a 	bl	80074fc <vPortExitCritical>
}
 8007208:	bf00      	nop
 800720a:	46bd      	mov	sp, r7
 800720c:	bd80      	pop	{r7, pc}
 800720e:	bf00      	nop
 8007210:	20000f88 	.word	0x20000f88
 8007214:	20000f58 	.word	0x20000f58
 8007218:	20000f6c 	.word	0x20000f6c
 800721c:	20000f80 	.word	0x20000f80
 8007220:	20000f84 	.word	0x20000f84
 8007224:	20001034 	.word	0x20001034
 8007228:	20000f94 	.word	0x20000f94
 800722c:	080084dc 	.word	0x080084dc

08007230 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007230:	b480      	push	{r7}
 8007232:	b085      	sub	sp, #20
 8007234:	af00      	add	r7, sp, #0
 8007236:	60f8      	str	r0, [r7, #12]
 8007238:	60b9      	str	r1, [r7, #8]
 800723a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	3b04      	subs	r3, #4
 8007240:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007248:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	3b04      	subs	r3, #4
 800724e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	f023 0201 	bic.w	r2, r3, #1
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	3b04      	subs	r3, #4
 800725e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007260:	4a0c      	ldr	r2, [pc, #48]	@ (8007294 <pxPortInitialiseStack+0x64>)
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	3b14      	subs	r3, #20
 800726a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	3b04      	subs	r3, #4
 8007276:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	f06f 0202 	mvn.w	r2, #2
 800727e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	3b20      	subs	r3, #32
 8007284:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007286:	68fb      	ldr	r3, [r7, #12]
}
 8007288:	4618      	mov	r0, r3
 800728a:	3714      	adds	r7, #20
 800728c:	46bd      	mov	sp, r7
 800728e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007292:	4770      	bx	lr
 8007294:	08007299 	.word	0x08007299

08007298 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007298:	b480      	push	{r7}
 800729a:	b085      	sub	sp, #20
 800729c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800729e:	2300      	movs	r3, #0
 80072a0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80072a2:	4b13      	ldr	r3, [pc, #76]	@ (80072f0 <prvTaskExitError+0x58>)
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072aa:	d00b      	beq.n	80072c4 <prvTaskExitError+0x2c>
	__asm volatile
 80072ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072b0:	f383 8811 	msr	BASEPRI, r3
 80072b4:	f3bf 8f6f 	isb	sy
 80072b8:	f3bf 8f4f 	dsb	sy
 80072bc:	60fb      	str	r3, [r7, #12]
}
 80072be:	bf00      	nop
 80072c0:	bf00      	nop
 80072c2:	e7fd      	b.n	80072c0 <prvTaskExitError+0x28>
	__asm volatile
 80072c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80072c8:	f383 8811 	msr	BASEPRI, r3
 80072cc:	f3bf 8f6f 	isb	sy
 80072d0:	f3bf 8f4f 	dsb	sy
 80072d4:	60bb      	str	r3, [r7, #8]
}
 80072d6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80072d8:	bf00      	nop
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d0fc      	beq.n	80072da <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80072e0:	bf00      	nop
 80072e2:	bf00      	nop
 80072e4:	3714      	adds	r7, #20
 80072e6:	46bd      	mov	sp, r7
 80072e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ec:	4770      	bx	lr
 80072ee:	bf00      	nop
 80072f0:	2000000c 	.word	0x2000000c
	...

08007300 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007300:	4b07      	ldr	r3, [pc, #28]	@ (8007320 <pxCurrentTCBConst2>)
 8007302:	6819      	ldr	r1, [r3, #0]
 8007304:	6808      	ldr	r0, [r1, #0]
 8007306:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800730a:	f380 8809 	msr	PSP, r0
 800730e:	f3bf 8f6f 	isb	sy
 8007312:	f04f 0000 	mov.w	r0, #0
 8007316:	f380 8811 	msr	BASEPRI, r0
 800731a:	4770      	bx	lr
 800731c:	f3af 8000 	nop.w

08007320 <pxCurrentTCBConst2>:
 8007320:	20000a58 	.word	0x20000a58
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007324:	bf00      	nop
 8007326:	bf00      	nop

08007328 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007328:	4808      	ldr	r0, [pc, #32]	@ (800734c <prvPortStartFirstTask+0x24>)
 800732a:	6800      	ldr	r0, [r0, #0]
 800732c:	6800      	ldr	r0, [r0, #0]
 800732e:	f380 8808 	msr	MSP, r0
 8007332:	f04f 0000 	mov.w	r0, #0
 8007336:	f380 8814 	msr	CONTROL, r0
 800733a:	b662      	cpsie	i
 800733c:	b661      	cpsie	f
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	f3bf 8f6f 	isb	sy
 8007346:	df00      	svc	0
 8007348:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800734a:	bf00      	nop
 800734c:	e000ed08 	.word	0xe000ed08

08007350 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b086      	sub	sp, #24
 8007354:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007356:	4b47      	ldr	r3, [pc, #284]	@ (8007474 <xPortStartScheduler+0x124>)
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	4a47      	ldr	r2, [pc, #284]	@ (8007478 <xPortStartScheduler+0x128>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d10b      	bne.n	8007378 <xPortStartScheduler+0x28>
	__asm volatile
 8007360:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007364:	f383 8811 	msr	BASEPRI, r3
 8007368:	f3bf 8f6f 	isb	sy
 800736c:	f3bf 8f4f 	dsb	sy
 8007370:	60fb      	str	r3, [r7, #12]
}
 8007372:	bf00      	nop
 8007374:	bf00      	nop
 8007376:	e7fd      	b.n	8007374 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007378:	4b3e      	ldr	r3, [pc, #248]	@ (8007474 <xPortStartScheduler+0x124>)
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	4a3f      	ldr	r2, [pc, #252]	@ (800747c <xPortStartScheduler+0x12c>)
 800737e:	4293      	cmp	r3, r2
 8007380:	d10b      	bne.n	800739a <xPortStartScheduler+0x4a>
	__asm volatile
 8007382:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007386:	f383 8811 	msr	BASEPRI, r3
 800738a:	f3bf 8f6f 	isb	sy
 800738e:	f3bf 8f4f 	dsb	sy
 8007392:	613b      	str	r3, [r7, #16]
}
 8007394:	bf00      	nop
 8007396:	bf00      	nop
 8007398:	e7fd      	b.n	8007396 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800739a:	4b39      	ldr	r3, [pc, #228]	@ (8007480 <xPortStartScheduler+0x130>)
 800739c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	781b      	ldrb	r3, [r3, #0]
 80073a2:	b2db      	uxtb	r3, r3
 80073a4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	22ff      	movs	r2, #255	@ 0xff
 80073aa:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	b2db      	uxtb	r3, r3
 80073b2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80073b4:	78fb      	ldrb	r3, [r7, #3]
 80073b6:	b2db      	uxtb	r3, r3
 80073b8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80073bc:	b2da      	uxtb	r2, r3
 80073be:	4b31      	ldr	r3, [pc, #196]	@ (8007484 <xPortStartScheduler+0x134>)
 80073c0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80073c2:	4b31      	ldr	r3, [pc, #196]	@ (8007488 <xPortStartScheduler+0x138>)
 80073c4:	2207      	movs	r2, #7
 80073c6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073c8:	e009      	b.n	80073de <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80073ca:	4b2f      	ldr	r3, [pc, #188]	@ (8007488 <xPortStartScheduler+0x138>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	3b01      	subs	r3, #1
 80073d0:	4a2d      	ldr	r2, [pc, #180]	@ (8007488 <xPortStartScheduler+0x138>)
 80073d2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80073d4:	78fb      	ldrb	r3, [r7, #3]
 80073d6:	b2db      	uxtb	r3, r3
 80073d8:	005b      	lsls	r3, r3, #1
 80073da:	b2db      	uxtb	r3, r3
 80073dc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80073de:	78fb      	ldrb	r3, [r7, #3]
 80073e0:	b2db      	uxtb	r3, r3
 80073e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80073e6:	2b80      	cmp	r3, #128	@ 0x80
 80073e8:	d0ef      	beq.n	80073ca <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80073ea:	4b27      	ldr	r3, [pc, #156]	@ (8007488 <xPortStartScheduler+0x138>)
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	f1c3 0307 	rsb	r3, r3, #7
 80073f2:	2b04      	cmp	r3, #4
 80073f4:	d00b      	beq.n	800740e <xPortStartScheduler+0xbe>
	__asm volatile
 80073f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80073fa:	f383 8811 	msr	BASEPRI, r3
 80073fe:	f3bf 8f6f 	isb	sy
 8007402:	f3bf 8f4f 	dsb	sy
 8007406:	60bb      	str	r3, [r7, #8]
}
 8007408:	bf00      	nop
 800740a:	bf00      	nop
 800740c:	e7fd      	b.n	800740a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800740e:	4b1e      	ldr	r3, [pc, #120]	@ (8007488 <xPortStartScheduler+0x138>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	021b      	lsls	r3, r3, #8
 8007414:	4a1c      	ldr	r2, [pc, #112]	@ (8007488 <xPortStartScheduler+0x138>)
 8007416:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007418:	4b1b      	ldr	r3, [pc, #108]	@ (8007488 <xPortStartScheduler+0x138>)
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007420:	4a19      	ldr	r2, [pc, #100]	@ (8007488 <xPortStartScheduler+0x138>)
 8007422:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	b2da      	uxtb	r2, r3
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800742c:	4b17      	ldr	r3, [pc, #92]	@ (800748c <xPortStartScheduler+0x13c>)
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	4a16      	ldr	r2, [pc, #88]	@ (800748c <xPortStartScheduler+0x13c>)
 8007432:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007436:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007438:	4b14      	ldr	r3, [pc, #80]	@ (800748c <xPortStartScheduler+0x13c>)
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	4a13      	ldr	r2, [pc, #76]	@ (800748c <xPortStartScheduler+0x13c>)
 800743e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007442:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007444:	f000 f8da 	bl	80075fc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007448:	4b11      	ldr	r3, [pc, #68]	@ (8007490 <xPortStartScheduler+0x140>)
 800744a:	2200      	movs	r2, #0
 800744c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800744e:	f000 f8f9 	bl	8007644 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007452:	4b10      	ldr	r3, [pc, #64]	@ (8007494 <xPortStartScheduler+0x144>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4a0f      	ldr	r2, [pc, #60]	@ (8007494 <xPortStartScheduler+0x144>)
 8007458:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800745c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800745e:	f7ff ff63 	bl	8007328 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007462:	f7ff f839 	bl	80064d8 <vTaskSwitchContext>
	prvTaskExitError();
 8007466:	f7ff ff17 	bl	8007298 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800746a:	2300      	movs	r3, #0
}
 800746c:	4618      	mov	r0, r3
 800746e:	3718      	adds	r7, #24
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}
 8007474:	e000ed00 	.word	0xe000ed00
 8007478:	410fc271 	.word	0x410fc271
 800747c:	410fc270 	.word	0x410fc270
 8007480:	e000e400 	.word	0xe000e400
 8007484:	20001084 	.word	0x20001084
 8007488:	20001088 	.word	0x20001088
 800748c:	e000ed20 	.word	0xe000ed20
 8007490:	2000000c 	.word	0x2000000c
 8007494:	e000ef34 	.word	0xe000ef34

08007498 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007498:	b480      	push	{r7}
 800749a:	b083      	sub	sp, #12
 800749c:	af00      	add	r7, sp, #0
	__asm volatile
 800749e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074a2:	f383 8811 	msr	BASEPRI, r3
 80074a6:	f3bf 8f6f 	isb	sy
 80074aa:	f3bf 8f4f 	dsb	sy
 80074ae:	607b      	str	r3, [r7, #4]
}
 80074b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80074b2:	4b10      	ldr	r3, [pc, #64]	@ (80074f4 <vPortEnterCritical+0x5c>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	3301      	adds	r3, #1
 80074b8:	4a0e      	ldr	r2, [pc, #56]	@ (80074f4 <vPortEnterCritical+0x5c>)
 80074ba:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80074bc:	4b0d      	ldr	r3, [pc, #52]	@ (80074f4 <vPortEnterCritical+0x5c>)
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d110      	bne.n	80074e6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80074c4:	4b0c      	ldr	r3, [pc, #48]	@ (80074f8 <vPortEnterCritical+0x60>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00b      	beq.n	80074e6 <vPortEnterCritical+0x4e>
	__asm volatile
 80074ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074d2:	f383 8811 	msr	BASEPRI, r3
 80074d6:	f3bf 8f6f 	isb	sy
 80074da:	f3bf 8f4f 	dsb	sy
 80074de:	603b      	str	r3, [r7, #0]
}
 80074e0:	bf00      	nop
 80074e2:	bf00      	nop
 80074e4:	e7fd      	b.n	80074e2 <vPortEnterCritical+0x4a>
	}
}
 80074e6:	bf00      	nop
 80074e8:	370c      	adds	r7, #12
 80074ea:	46bd      	mov	sp, r7
 80074ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074f0:	4770      	bx	lr
 80074f2:	bf00      	nop
 80074f4:	2000000c 	.word	0x2000000c
 80074f8:	e000ed04 	.word	0xe000ed04

080074fc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80074fc:	b480      	push	{r7}
 80074fe:	b083      	sub	sp, #12
 8007500:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007502:	4b12      	ldr	r3, [pc, #72]	@ (800754c <vPortExitCritical+0x50>)
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d10b      	bne.n	8007522 <vPortExitCritical+0x26>
	__asm volatile
 800750a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800750e:	f383 8811 	msr	BASEPRI, r3
 8007512:	f3bf 8f6f 	isb	sy
 8007516:	f3bf 8f4f 	dsb	sy
 800751a:	607b      	str	r3, [r7, #4]
}
 800751c:	bf00      	nop
 800751e:	bf00      	nop
 8007520:	e7fd      	b.n	800751e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007522:	4b0a      	ldr	r3, [pc, #40]	@ (800754c <vPortExitCritical+0x50>)
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	3b01      	subs	r3, #1
 8007528:	4a08      	ldr	r2, [pc, #32]	@ (800754c <vPortExitCritical+0x50>)
 800752a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800752c:	4b07      	ldr	r3, [pc, #28]	@ (800754c <vPortExitCritical+0x50>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	2b00      	cmp	r3, #0
 8007532:	d105      	bne.n	8007540 <vPortExitCritical+0x44>
 8007534:	2300      	movs	r3, #0
 8007536:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007538:	683b      	ldr	r3, [r7, #0]
 800753a:	f383 8811 	msr	BASEPRI, r3
}
 800753e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007540:	bf00      	nop
 8007542:	370c      	adds	r7, #12
 8007544:	46bd      	mov	sp, r7
 8007546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800754a:	4770      	bx	lr
 800754c:	2000000c 	.word	0x2000000c

08007550 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007550:	f3ef 8009 	mrs	r0, PSP
 8007554:	f3bf 8f6f 	isb	sy
 8007558:	4b15      	ldr	r3, [pc, #84]	@ (80075b0 <pxCurrentTCBConst>)
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	f01e 0f10 	tst.w	lr, #16
 8007560:	bf08      	it	eq
 8007562:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007566:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800756a:	6010      	str	r0, [r2, #0]
 800756c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007570:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007574:	f380 8811 	msr	BASEPRI, r0
 8007578:	f3bf 8f4f 	dsb	sy
 800757c:	f3bf 8f6f 	isb	sy
 8007580:	f7fe ffaa 	bl	80064d8 <vTaskSwitchContext>
 8007584:	f04f 0000 	mov.w	r0, #0
 8007588:	f380 8811 	msr	BASEPRI, r0
 800758c:	bc09      	pop	{r0, r3}
 800758e:	6819      	ldr	r1, [r3, #0]
 8007590:	6808      	ldr	r0, [r1, #0]
 8007592:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007596:	f01e 0f10 	tst.w	lr, #16
 800759a:	bf08      	it	eq
 800759c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80075a0:	f380 8809 	msr	PSP, r0
 80075a4:	f3bf 8f6f 	isb	sy
 80075a8:	4770      	bx	lr
 80075aa:	bf00      	nop
 80075ac:	f3af 8000 	nop.w

080075b0 <pxCurrentTCBConst>:
 80075b0:	20000a58 	.word	0x20000a58
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80075b4:	bf00      	nop
 80075b6:	bf00      	nop

080075b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
	__asm volatile
 80075be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075c2:	f383 8811 	msr	BASEPRI, r3
 80075c6:	f3bf 8f6f 	isb	sy
 80075ca:	f3bf 8f4f 	dsb	sy
 80075ce:	607b      	str	r3, [r7, #4]
}
 80075d0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80075d2:	f7fe fec7 	bl	8006364 <xTaskIncrementTick>
 80075d6:	4603      	mov	r3, r0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d003      	beq.n	80075e4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80075dc:	4b06      	ldr	r3, [pc, #24]	@ (80075f8 <xPortSysTickHandler+0x40>)
 80075de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075e2:	601a      	str	r2, [r3, #0]
 80075e4:	2300      	movs	r3, #0
 80075e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80075e8:	683b      	ldr	r3, [r7, #0]
 80075ea:	f383 8811 	msr	BASEPRI, r3
}
 80075ee:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80075f0:	bf00      	nop
 80075f2:	3708      	adds	r7, #8
 80075f4:	46bd      	mov	sp, r7
 80075f6:	bd80      	pop	{r7, pc}
 80075f8:	e000ed04 	.word	0xe000ed04

080075fc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80075fc:	b480      	push	{r7}
 80075fe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007600:	4b0b      	ldr	r3, [pc, #44]	@ (8007630 <vPortSetupTimerInterrupt+0x34>)
 8007602:	2200      	movs	r2, #0
 8007604:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007606:	4b0b      	ldr	r3, [pc, #44]	@ (8007634 <vPortSetupTimerInterrupt+0x38>)
 8007608:	2200      	movs	r2, #0
 800760a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800760c:	4b0a      	ldr	r3, [pc, #40]	@ (8007638 <vPortSetupTimerInterrupt+0x3c>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	4a0a      	ldr	r2, [pc, #40]	@ (800763c <vPortSetupTimerInterrupt+0x40>)
 8007612:	fba2 2303 	umull	r2, r3, r2, r3
 8007616:	099b      	lsrs	r3, r3, #6
 8007618:	4a09      	ldr	r2, [pc, #36]	@ (8007640 <vPortSetupTimerInterrupt+0x44>)
 800761a:	3b01      	subs	r3, #1
 800761c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800761e:	4b04      	ldr	r3, [pc, #16]	@ (8007630 <vPortSetupTimerInterrupt+0x34>)
 8007620:	2207      	movs	r2, #7
 8007622:	601a      	str	r2, [r3, #0]
}
 8007624:	bf00      	nop
 8007626:	46bd      	mov	sp, r7
 8007628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800762c:	4770      	bx	lr
 800762e:	bf00      	nop
 8007630:	e000e010 	.word	0xe000e010
 8007634:	e000e018 	.word	0xe000e018
 8007638:	20000000 	.word	0x20000000
 800763c:	10624dd3 	.word	0x10624dd3
 8007640:	e000e014 	.word	0xe000e014

08007644 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007644:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007654 <vPortEnableVFP+0x10>
 8007648:	6801      	ldr	r1, [r0, #0]
 800764a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800764e:	6001      	str	r1, [r0, #0]
 8007650:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007652:	bf00      	nop
 8007654:	e000ed88 	.word	0xe000ed88

08007658 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007658:	b480      	push	{r7}
 800765a:	b085      	sub	sp, #20
 800765c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800765e:	f3ef 8305 	mrs	r3, IPSR
 8007662:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	2b0f      	cmp	r3, #15
 8007668:	d915      	bls.n	8007696 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800766a:	4a18      	ldr	r2, [pc, #96]	@ (80076cc <vPortValidateInterruptPriority+0x74>)
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	4413      	add	r3, r2
 8007670:	781b      	ldrb	r3, [r3, #0]
 8007672:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007674:	4b16      	ldr	r3, [pc, #88]	@ (80076d0 <vPortValidateInterruptPriority+0x78>)
 8007676:	781b      	ldrb	r3, [r3, #0]
 8007678:	7afa      	ldrb	r2, [r7, #11]
 800767a:	429a      	cmp	r2, r3
 800767c:	d20b      	bcs.n	8007696 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800767e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007682:	f383 8811 	msr	BASEPRI, r3
 8007686:	f3bf 8f6f 	isb	sy
 800768a:	f3bf 8f4f 	dsb	sy
 800768e:	607b      	str	r3, [r7, #4]
}
 8007690:	bf00      	nop
 8007692:	bf00      	nop
 8007694:	e7fd      	b.n	8007692 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007696:	4b0f      	ldr	r3, [pc, #60]	@ (80076d4 <vPortValidateInterruptPriority+0x7c>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800769e:	4b0e      	ldr	r3, [pc, #56]	@ (80076d8 <vPortValidateInterruptPriority+0x80>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	429a      	cmp	r2, r3
 80076a4:	d90b      	bls.n	80076be <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80076a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076aa:	f383 8811 	msr	BASEPRI, r3
 80076ae:	f3bf 8f6f 	isb	sy
 80076b2:	f3bf 8f4f 	dsb	sy
 80076b6:	603b      	str	r3, [r7, #0]
}
 80076b8:	bf00      	nop
 80076ba:	bf00      	nop
 80076bc:	e7fd      	b.n	80076ba <vPortValidateInterruptPriority+0x62>
	}
 80076be:	bf00      	nop
 80076c0:	3714      	adds	r7, #20
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	e000e3f0 	.word	0xe000e3f0
 80076d0:	20001084 	.word	0x20001084
 80076d4:	e000ed0c 	.word	0xe000ed0c
 80076d8:	20001088 	.word	0x20001088

080076dc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	b08a      	sub	sp, #40	@ 0x28
 80076e0:	af00      	add	r7, sp, #0
 80076e2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80076e4:	2300      	movs	r3, #0
 80076e6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80076e8:	f7fe fd80 	bl	80061ec <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80076ec:	4b5c      	ldr	r3, [pc, #368]	@ (8007860 <pvPortMalloc+0x184>)
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d101      	bne.n	80076f8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80076f4:	f000 f924 	bl	8007940 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80076f8:	4b5a      	ldr	r3, [pc, #360]	@ (8007864 <pvPortMalloc+0x188>)
 80076fa:	681a      	ldr	r2, [r3, #0]
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	4013      	ands	r3, r2
 8007700:	2b00      	cmp	r3, #0
 8007702:	f040 8095 	bne.w	8007830 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2b00      	cmp	r3, #0
 800770a:	d01e      	beq.n	800774a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800770c:	2208      	movs	r2, #8
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4413      	add	r3, r2
 8007712:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	f003 0307 	and.w	r3, r3, #7
 800771a:	2b00      	cmp	r3, #0
 800771c:	d015      	beq.n	800774a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f023 0307 	bic.w	r3, r3, #7
 8007724:	3308      	adds	r3, #8
 8007726:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f003 0307 	and.w	r3, r3, #7
 800772e:	2b00      	cmp	r3, #0
 8007730:	d00b      	beq.n	800774a <pvPortMalloc+0x6e>
	__asm volatile
 8007732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007736:	f383 8811 	msr	BASEPRI, r3
 800773a:	f3bf 8f6f 	isb	sy
 800773e:	f3bf 8f4f 	dsb	sy
 8007742:	617b      	str	r3, [r7, #20]
}
 8007744:	bf00      	nop
 8007746:	bf00      	nop
 8007748:	e7fd      	b.n	8007746 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d06f      	beq.n	8007830 <pvPortMalloc+0x154>
 8007750:	4b45      	ldr	r3, [pc, #276]	@ (8007868 <pvPortMalloc+0x18c>)
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	687a      	ldr	r2, [r7, #4]
 8007756:	429a      	cmp	r2, r3
 8007758:	d86a      	bhi.n	8007830 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800775a:	4b44      	ldr	r3, [pc, #272]	@ (800786c <pvPortMalloc+0x190>)
 800775c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800775e:	4b43      	ldr	r3, [pc, #268]	@ (800786c <pvPortMalloc+0x190>)
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007764:	e004      	b.n	8007770 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007768:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800776a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007770:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007772:	685b      	ldr	r3, [r3, #4]
 8007774:	687a      	ldr	r2, [r7, #4]
 8007776:	429a      	cmp	r2, r3
 8007778:	d903      	bls.n	8007782 <pvPortMalloc+0xa6>
 800777a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d1f1      	bne.n	8007766 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007782:	4b37      	ldr	r3, [pc, #220]	@ (8007860 <pvPortMalloc+0x184>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007788:	429a      	cmp	r2, r3
 800778a:	d051      	beq.n	8007830 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800778c:	6a3b      	ldr	r3, [r7, #32]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	2208      	movs	r2, #8
 8007792:	4413      	add	r3, r2
 8007794:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007798:	681a      	ldr	r2, [r3, #0]
 800779a:	6a3b      	ldr	r3, [r7, #32]
 800779c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800779e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077a0:	685a      	ldr	r2, [r3, #4]
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	1ad2      	subs	r2, r2, r3
 80077a6:	2308      	movs	r3, #8
 80077a8:	005b      	lsls	r3, r3, #1
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d920      	bls.n	80077f0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80077ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	4413      	add	r3, r2
 80077b4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80077b6:	69bb      	ldr	r3, [r7, #24]
 80077b8:	f003 0307 	and.w	r3, r3, #7
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d00b      	beq.n	80077d8 <pvPortMalloc+0xfc>
	__asm volatile
 80077c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077c4:	f383 8811 	msr	BASEPRI, r3
 80077c8:	f3bf 8f6f 	isb	sy
 80077cc:	f3bf 8f4f 	dsb	sy
 80077d0:	613b      	str	r3, [r7, #16]
}
 80077d2:	bf00      	nop
 80077d4:	bf00      	nop
 80077d6:	e7fd      	b.n	80077d4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80077d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077da:	685a      	ldr	r2, [r3, #4]
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	1ad2      	subs	r2, r2, r3
 80077e0:	69bb      	ldr	r3, [r7, #24]
 80077e2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80077e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077e6:	687a      	ldr	r2, [r7, #4]
 80077e8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80077ea:	69b8      	ldr	r0, [r7, #24]
 80077ec:	f000 f90a 	bl	8007a04 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80077f0:	4b1d      	ldr	r3, [pc, #116]	@ (8007868 <pvPortMalloc+0x18c>)
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077f6:	685b      	ldr	r3, [r3, #4]
 80077f8:	1ad3      	subs	r3, r2, r3
 80077fa:	4a1b      	ldr	r2, [pc, #108]	@ (8007868 <pvPortMalloc+0x18c>)
 80077fc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80077fe:	4b1a      	ldr	r3, [pc, #104]	@ (8007868 <pvPortMalloc+0x18c>)
 8007800:	681a      	ldr	r2, [r3, #0]
 8007802:	4b1b      	ldr	r3, [pc, #108]	@ (8007870 <pvPortMalloc+0x194>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	429a      	cmp	r2, r3
 8007808:	d203      	bcs.n	8007812 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800780a:	4b17      	ldr	r3, [pc, #92]	@ (8007868 <pvPortMalloc+0x18c>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	4a18      	ldr	r2, [pc, #96]	@ (8007870 <pvPortMalloc+0x194>)
 8007810:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007814:	685a      	ldr	r2, [r3, #4]
 8007816:	4b13      	ldr	r3, [pc, #76]	@ (8007864 <pvPortMalloc+0x188>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	431a      	orrs	r2, r3
 800781c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800781e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007822:	2200      	movs	r2, #0
 8007824:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007826:	4b13      	ldr	r3, [pc, #76]	@ (8007874 <pvPortMalloc+0x198>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	3301      	adds	r3, #1
 800782c:	4a11      	ldr	r2, [pc, #68]	@ (8007874 <pvPortMalloc+0x198>)
 800782e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007830:	f7fe fcea 	bl	8006208 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007834:	69fb      	ldr	r3, [r7, #28]
 8007836:	f003 0307 	and.w	r3, r3, #7
 800783a:	2b00      	cmp	r3, #0
 800783c:	d00b      	beq.n	8007856 <pvPortMalloc+0x17a>
	__asm volatile
 800783e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007842:	f383 8811 	msr	BASEPRI, r3
 8007846:	f3bf 8f6f 	isb	sy
 800784a:	f3bf 8f4f 	dsb	sy
 800784e:	60fb      	str	r3, [r7, #12]
}
 8007850:	bf00      	nop
 8007852:	bf00      	nop
 8007854:	e7fd      	b.n	8007852 <pvPortMalloc+0x176>
	return pvReturn;
 8007856:	69fb      	ldr	r3, [r7, #28]
}
 8007858:	4618      	mov	r0, r3
 800785a:	3728      	adds	r7, #40	@ 0x28
 800785c:	46bd      	mov	sp, r7
 800785e:	bd80      	pop	{r7, pc}
 8007860:	20004c94 	.word	0x20004c94
 8007864:	20004ca8 	.word	0x20004ca8
 8007868:	20004c98 	.word	0x20004c98
 800786c:	20004c8c 	.word	0x20004c8c
 8007870:	20004c9c 	.word	0x20004c9c
 8007874:	20004ca0 	.word	0x20004ca0

08007878 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2b00      	cmp	r3, #0
 8007888:	d04f      	beq.n	800792a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800788a:	2308      	movs	r3, #8
 800788c:	425b      	negs	r3, r3
 800788e:	697a      	ldr	r2, [r7, #20]
 8007890:	4413      	add	r3, r2
 8007892:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	685a      	ldr	r2, [r3, #4]
 800789c:	4b25      	ldr	r3, [pc, #148]	@ (8007934 <vPortFree+0xbc>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	4013      	ands	r3, r2
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d10b      	bne.n	80078be <vPortFree+0x46>
	__asm volatile
 80078a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078aa:	f383 8811 	msr	BASEPRI, r3
 80078ae:	f3bf 8f6f 	isb	sy
 80078b2:	f3bf 8f4f 	dsb	sy
 80078b6:	60fb      	str	r3, [r7, #12]
}
 80078b8:	bf00      	nop
 80078ba:	bf00      	nop
 80078bc:	e7fd      	b.n	80078ba <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80078be:	693b      	ldr	r3, [r7, #16]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d00b      	beq.n	80078de <vPortFree+0x66>
	__asm volatile
 80078c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078ca:	f383 8811 	msr	BASEPRI, r3
 80078ce:	f3bf 8f6f 	isb	sy
 80078d2:	f3bf 8f4f 	dsb	sy
 80078d6:	60bb      	str	r3, [r7, #8]
}
 80078d8:	bf00      	nop
 80078da:	bf00      	nop
 80078dc:	e7fd      	b.n	80078da <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80078de:	693b      	ldr	r3, [r7, #16]
 80078e0:	685a      	ldr	r2, [r3, #4]
 80078e2:	4b14      	ldr	r3, [pc, #80]	@ (8007934 <vPortFree+0xbc>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	4013      	ands	r3, r2
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d01e      	beq.n	800792a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80078ec:	693b      	ldr	r3, [r7, #16]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d11a      	bne.n	800792a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	685a      	ldr	r2, [r3, #4]
 80078f8:	4b0e      	ldr	r3, [pc, #56]	@ (8007934 <vPortFree+0xbc>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	43db      	mvns	r3, r3
 80078fe:	401a      	ands	r2, r3
 8007900:	693b      	ldr	r3, [r7, #16]
 8007902:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007904:	f7fe fc72 	bl	80061ec <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007908:	693b      	ldr	r3, [r7, #16]
 800790a:	685a      	ldr	r2, [r3, #4]
 800790c:	4b0a      	ldr	r3, [pc, #40]	@ (8007938 <vPortFree+0xc0>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4413      	add	r3, r2
 8007912:	4a09      	ldr	r2, [pc, #36]	@ (8007938 <vPortFree+0xc0>)
 8007914:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007916:	6938      	ldr	r0, [r7, #16]
 8007918:	f000 f874 	bl	8007a04 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800791c:	4b07      	ldr	r3, [pc, #28]	@ (800793c <vPortFree+0xc4>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	3301      	adds	r3, #1
 8007922:	4a06      	ldr	r2, [pc, #24]	@ (800793c <vPortFree+0xc4>)
 8007924:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007926:	f7fe fc6f 	bl	8006208 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800792a:	bf00      	nop
 800792c:	3718      	adds	r7, #24
 800792e:	46bd      	mov	sp, r7
 8007930:	bd80      	pop	{r7, pc}
 8007932:	bf00      	nop
 8007934:	20004ca8 	.word	0x20004ca8
 8007938:	20004c98 	.word	0x20004c98
 800793c:	20004ca4 	.word	0x20004ca4

08007940 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007940:	b480      	push	{r7}
 8007942:	b085      	sub	sp, #20
 8007944:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007946:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800794a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800794c:	4b27      	ldr	r3, [pc, #156]	@ (80079ec <prvHeapInit+0xac>)
 800794e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	f003 0307 	and.w	r3, r3, #7
 8007956:	2b00      	cmp	r3, #0
 8007958:	d00c      	beq.n	8007974 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	3307      	adds	r3, #7
 800795e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f023 0307 	bic.w	r3, r3, #7
 8007966:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007968:	68ba      	ldr	r2, [r7, #8]
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	1ad3      	subs	r3, r2, r3
 800796e:	4a1f      	ldr	r2, [pc, #124]	@ (80079ec <prvHeapInit+0xac>)
 8007970:	4413      	add	r3, r2
 8007972:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007978:	4a1d      	ldr	r2, [pc, #116]	@ (80079f0 <prvHeapInit+0xb0>)
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800797e:	4b1c      	ldr	r3, [pc, #112]	@ (80079f0 <prvHeapInit+0xb0>)
 8007980:	2200      	movs	r2, #0
 8007982:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	68ba      	ldr	r2, [r7, #8]
 8007988:	4413      	add	r3, r2
 800798a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800798c:	2208      	movs	r2, #8
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	1a9b      	subs	r3, r3, r2
 8007992:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	f023 0307 	bic.w	r3, r3, #7
 800799a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	4a15      	ldr	r2, [pc, #84]	@ (80079f4 <prvHeapInit+0xb4>)
 80079a0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80079a2:	4b14      	ldr	r3, [pc, #80]	@ (80079f4 <prvHeapInit+0xb4>)
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	2200      	movs	r2, #0
 80079a8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80079aa:	4b12      	ldr	r3, [pc, #72]	@ (80079f4 <prvHeapInit+0xb4>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	2200      	movs	r2, #0
 80079b0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80079b6:	683b      	ldr	r3, [r7, #0]
 80079b8:	68fa      	ldr	r2, [r7, #12]
 80079ba:	1ad2      	subs	r2, r2, r3
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80079c0:	4b0c      	ldr	r3, [pc, #48]	@ (80079f4 <prvHeapInit+0xb4>)
 80079c2:	681a      	ldr	r2, [r3, #0]
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079c8:	683b      	ldr	r3, [r7, #0]
 80079ca:	685b      	ldr	r3, [r3, #4]
 80079cc:	4a0a      	ldr	r2, [pc, #40]	@ (80079f8 <prvHeapInit+0xb8>)
 80079ce:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	685b      	ldr	r3, [r3, #4]
 80079d4:	4a09      	ldr	r2, [pc, #36]	@ (80079fc <prvHeapInit+0xbc>)
 80079d6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80079d8:	4b09      	ldr	r3, [pc, #36]	@ (8007a00 <prvHeapInit+0xc0>)
 80079da:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80079de:	601a      	str	r2, [r3, #0]
}
 80079e0:	bf00      	nop
 80079e2:	3714      	adds	r7, #20
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr
 80079ec:	2000108c 	.word	0x2000108c
 80079f0:	20004c8c 	.word	0x20004c8c
 80079f4:	20004c94 	.word	0x20004c94
 80079f8:	20004c9c 	.word	0x20004c9c
 80079fc:	20004c98 	.word	0x20004c98
 8007a00:	20004ca8 	.word	0x20004ca8

08007a04 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007a04:	b480      	push	{r7}
 8007a06:	b085      	sub	sp, #20
 8007a08:	af00      	add	r7, sp, #0
 8007a0a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007a0c:	4b28      	ldr	r3, [pc, #160]	@ (8007ab0 <prvInsertBlockIntoFreeList+0xac>)
 8007a0e:	60fb      	str	r3, [r7, #12]
 8007a10:	e002      	b.n	8007a18 <prvInsertBlockIntoFreeList+0x14>
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	681b      	ldr	r3, [r3, #0]
 8007a16:	60fb      	str	r3, [r7, #12]
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d8f7      	bhi.n	8007a12 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	68ba      	ldr	r2, [r7, #8]
 8007a2c:	4413      	add	r3, r2
 8007a2e:	687a      	ldr	r2, [r7, #4]
 8007a30:	429a      	cmp	r2, r3
 8007a32:	d108      	bne.n	8007a46 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	685a      	ldr	r2, [r3, #4]
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	685b      	ldr	r3, [r3, #4]
 8007a3c:	441a      	add	r2, r3
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	685b      	ldr	r3, [r3, #4]
 8007a4e:	68ba      	ldr	r2, [r7, #8]
 8007a50:	441a      	add	r2, r3
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	429a      	cmp	r2, r3
 8007a58:	d118      	bne.n	8007a8c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681a      	ldr	r2, [r3, #0]
 8007a5e:	4b15      	ldr	r3, [pc, #84]	@ (8007ab4 <prvInsertBlockIntoFreeList+0xb0>)
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	429a      	cmp	r2, r3
 8007a64:	d00d      	beq.n	8007a82 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	685a      	ldr	r2, [r3, #4]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	685b      	ldr	r3, [r3, #4]
 8007a70:	441a      	add	r2, r3
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	681a      	ldr	r2, [r3, #0]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	601a      	str	r2, [r3, #0]
 8007a80:	e008      	b.n	8007a94 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007a82:	4b0c      	ldr	r3, [pc, #48]	@ (8007ab4 <prvInsertBlockIntoFreeList+0xb0>)
 8007a84:	681a      	ldr	r2, [r3, #0]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	601a      	str	r2, [r3, #0]
 8007a8a:	e003      	b.n	8007a94 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681a      	ldr	r2, [r3, #0]
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007a94:	68fa      	ldr	r2, [r7, #12]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	429a      	cmp	r2, r3
 8007a9a:	d002      	beq.n	8007aa2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	687a      	ldr	r2, [r7, #4]
 8007aa0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007aa2:	bf00      	nop
 8007aa4:	3714      	adds	r7, #20
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr
 8007aae:	bf00      	nop
 8007ab0:	20004c8c 	.word	0x20004c8c
 8007ab4:	20004c94 	.word	0x20004c94

08007ab8 <sniprintf>:
 8007ab8:	b40c      	push	{r2, r3}
 8007aba:	b530      	push	{r4, r5, lr}
 8007abc:	4b18      	ldr	r3, [pc, #96]	@ (8007b20 <sniprintf+0x68>)
 8007abe:	1e0c      	subs	r4, r1, #0
 8007ac0:	681d      	ldr	r5, [r3, #0]
 8007ac2:	b09d      	sub	sp, #116	@ 0x74
 8007ac4:	da08      	bge.n	8007ad8 <sniprintf+0x20>
 8007ac6:	238b      	movs	r3, #139	@ 0x8b
 8007ac8:	602b      	str	r3, [r5, #0]
 8007aca:	f04f 30ff 	mov.w	r0, #4294967295
 8007ace:	b01d      	add	sp, #116	@ 0x74
 8007ad0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ad4:	b002      	add	sp, #8
 8007ad6:	4770      	bx	lr
 8007ad8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007adc:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007ae0:	f04f 0300 	mov.w	r3, #0
 8007ae4:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007ae6:	bf14      	ite	ne
 8007ae8:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007aec:	4623      	moveq	r3, r4
 8007aee:	9304      	str	r3, [sp, #16]
 8007af0:	9307      	str	r3, [sp, #28]
 8007af2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007af6:	9002      	str	r0, [sp, #8]
 8007af8:	9006      	str	r0, [sp, #24]
 8007afa:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007afe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007b00:	ab21      	add	r3, sp, #132	@ 0x84
 8007b02:	a902      	add	r1, sp, #8
 8007b04:	4628      	mov	r0, r5
 8007b06:	9301      	str	r3, [sp, #4]
 8007b08:	f000 f9a2 	bl	8007e50 <_svfiprintf_r>
 8007b0c:	1c43      	adds	r3, r0, #1
 8007b0e:	bfbc      	itt	lt
 8007b10:	238b      	movlt	r3, #139	@ 0x8b
 8007b12:	602b      	strlt	r3, [r5, #0]
 8007b14:	2c00      	cmp	r4, #0
 8007b16:	d0da      	beq.n	8007ace <sniprintf+0x16>
 8007b18:	9b02      	ldr	r3, [sp, #8]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	701a      	strb	r2, [r3, #0]
 8007b1e:	e7d6      	b.n	8007ace <sniprintf+0x16>
 8007b20:	20000010 	.word	0x20000010

08007b24 <memset>:
 8007b24:	4402      	add	r2, r0
 8007b26:	4603      	mov	r3, r0
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d100      	bne.n	8007b2e <memset+0xa>
 8007b2c:	4770      	bx	lr
 8007b2e:	f803 1b01 	strb.w	r1, [r3], #1
 8007b32:	e7f9      	b.n	8007b28 <memset+0x4>

08007b34 <__errno>:
 8007b34:	4b01      	ldr	r3, [pc, #4]	@ (8007b3c <__errno+0x8>)
 8007b36:	6818      	ldr	r0, [r3, #0]
 8007b38:	4770      	bx	lr
 8007b3a:	bf00      	nop
 8007b3c:	20000010 	.word	0x20000010

08007b40 <__libc_init_array>:
 8007b40:	b570      	push	{r4, r5, r6, lr}
 8007b42:	4d0d      	ldr	r5, [pc, #52]	@ (8007b78 <__libc_init_array+0x38>)
 8007b44:	4c0d      	ldr	r4, [pc, #52]	@ (8007b7c <__libc_init_array+0x3c>)
 8007b46:	1b64      	subs	r4, r4, r5
 8007b48:	10a4      	asrs	r4, r4, #2
 8007b4a:	2600      	movs	r6, #0
 8007b4c:	42a6      	cmp	r6, r4
 8007b4e:	d109      	bne.n	8007b64 <__libc_init_array+0x24>
 8007b50:	4d0b      	ldr	r5, [pc, #44]	@ (8007b80 <__libc_init_array+0x40>)
 8007b52:	4c0c      	ldr	r4, [pc, #48]	@ (8007b84 <__libc_init_array+0x44>)
 8007b54:	f000 fc64 	bl	8008420 <_init>
 8007b58:	1b64      	subs	r4, r4, r5
 8007b5a:	10a4      	asrs	r4, r4, #2
 8007b5c:	2600      	movs	r6, #0
 8007b5e:	42a6      	cmp	r6, r4
 8007b60:	d105      	bne.n	8007b6e <__libc_init_array+0x2e>
 8007b62:	bd70      	pop	{r4, r5, r6, pc}
 8007b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b68:	4798      	blx	r3
 8007b6a:	3601      	adds	r6, #1
 8007b6c:	e7ee      	b.n	8007b4c <__libc_init_array+0xc>
 8007b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007b72:	4798      	blx	r3
 8007b74:	3601      	adds	r6, #1
 8007b76:	e7f2      	b.n	8007b5e <__libc_init_array+0x1e>
 8007b78:	08008620 	.word	0x08008620
 8007b7c:	08008620 	.word	0x08008620
 8007b80:	08008620 	.word	0x08008620
 8007b84:	08008624 	.word	0x08008624

08007b88 <__retarget_lock_acquire_recursive>:
 8007b88:	4770      	bx	lr

08007b8a <__retarget_lock_release_recursive>:
 8007b8a:	4770      	bx	lr

08007b8c <memcpy>:
 8007b8c:	440a      	add	r2, r1
 8007b8e:	4291      	cmp	r1, r2
 8007b90:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b94:	d100      	bne.n	8007b98 <memcpy+0xc>
 8007b96:	4770      	bx	lr
 8007b98:	b510      	push	{r4, lr}
 8007b9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b9e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007ba2:	4291      	cmp	r1, r2
 8007ba4:	d1f9      	bne.n	8007b9a <memcpy+0xe>
 8007ba6:	bd10      	pop	{r4, pc}

08007ba8 <_free_r>:
 8007ba8:	b538      	push	{r3, r4, r5, lr}
 8007baa:	4605      	mov	r5, r0
 8007bac:	2900      	cmp	r1, #0
 8007bae:	d041      	beq.n	8007c34 <_free_r+0x8c>
 8007bb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bb4:	1f0c      	subs	r4, r1, #4
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	bfb8      	it	lt
 8007bba:	18e4      	addlt	r4, r4, r3
 8007bbc:	f000 f8e0 	bl	8007d80 <__malloc_lock>
 8007bc0:	4a1d      	ldr	r2, [pc, #116]	@ (8007c38 <_free_r+0x90>)
 8007bc2:	6813      	ldr	r3, [r2, #0]
 8007bc4:	b933      	cbnz	r3, 8007bd4 <_free_r+0x2c>
 8007bc6:	6063      	str	r3, [r4, #4]
 8007bc8:	6014      	str	r4, [r2, #0]
 8007bca:	4628      	mov	r0, r5
 8007bcc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bd0:	f000 b8dc 	b.w	8007d8c <__malloc_unlock>
 8007bd4:	42a3      	cmp	r3, r4
 8007bd6:	d908      	bls.n	8007bea <_free_r+0x42>
 8007bd8:	6820      	ldr	r0, [r4, #0]
 8007bda:	1821      	adds	r1, r4, r0
 8007bdc:	428b      	cmp	r3, r1
 8007bde:	bf01      	itttt	eq
 8007be0:	6819      	ldreq	r1, [r3, #0]
 8007be2:	685b      	ldreq	r3, [r3, #4]
 8007be4:	1809      	addeq	r1, r1, r0
 8007be6:	6021      	streq	r1, [r4, #0]
 8007be8:	e7ed      	b.n	8007bc6 <_free_r+0x1e>
 8007bea:	461a      	mov	r2, r3
 8007bec:	685b      	ldr	r3, [r3, #4]
 8007bee:	b10b      	cbz	r3, 8007bf4 <_free_r+0x4c>
 8007bf0:	42a3      	cmp	r3, r4
 8007bf2:	d9fa      	bls.n	8007bea <_free_r+0x42>
 8007bf4:	6811      	ldr	r1, [r2, #0]
 8007bf6:	1850      	adds	r0, r2, r1
 8007bf8:	42a0      	cmp	r0, r4
 8007bfa:	d10b      	bne.n	8007c14 <_free_r+0x6c>
 8007bfc:	6820      	ldr	r0, [r4, #0]
 8007bfe:	4401      	add	r1, r0
 8007c00:	1850      	adds	r0, r2, r1
 8007c02:	4283      	cmp	r3, r0
 8007c04:	6011      	str	r1, [r2, #0]
 8007c06:	d1e0      	bne.n	8007bca <_free_r+0x22>
 8007c08:	6818      	ldr	r0, [r3, #0]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	6053      	str	r3, [r2, #4]
 8007c0e:	4408      	add	r0, r1
 8007c10:	6010      	str	r0, [r2, #0]
 8007c12:	e7da      	b.n	8007bca <_free_r+0x22>
 8007c14:	d902      	bls.n	8007c1c <_free_r+0x74>
 8007c16:	230c      	movs	r3, #12
 8007c18:	602b      	str	r3, [r5, #0]
 8007c1a:	e7d6      	b.n	8007bca <_free_r+0x22>
 8007c1c:	6820      	ldr	r0, [r4, #0]
 8007c1e:	1821      	adds	r1, r4, r0
 8007c20:	428b      	cmp	r3, r1
 8007c22:	bf04      	itt	eq
 8007c24:	6819      	ldreq	r1, [r3, #0]
 8007c26:	685b      	ldreq	r3, [r3, #4]
 8007c28:	6063      	str	r3, [r4, #4]
 8007c2a:	bf04      	itt	eq
 8007c2c:	1809      	addeq	r1, r1, r0
 8007c2e:	6021      	streq	r1, [r4, #0]
 8007c30:	6054      	str	r4, [r2, #4]
 8007c32:	e7ca      	b.n	8007bca <_free_r+0x22>
 8007c34:	bd38      	pop	{r3, r4, r5, pc}
 8007c36:	bf00      	nop
 8007c38:	20004df0 	.word	0x20004df0

08007c3c <sbrk_aligned>:
 8007c3c:	b570      	push	{r4, r5, r6, lr}
 8007c3e:	4e0f      	ldr	r6, [pc, #60]	@ (8007c7c <sbrk_aligned+0x40>)
 8007c40:	460c      	mov	r4, r1
 8007c42:	6831      	ldr	r1, [r6, #0]
 8007c44:	4605      	mov	r5, r0
 8007c46:	b911      	cbnz	r1, 8007c4e <sbrk_aligned+0x12>
 8007c48:	f000 fba4 	bl	8008394 <_sbrk_r>
 8007c4c:	6030      	str	r0, [r6, #0]
 8007c4e:	4621      	mov	r1, r4
 8007c50:	4628      	mov	r0, r5
 8007c52:	f000 fb9f 	bl	8008394 <_sbrk_r>
 8007c56:	1c43      	adds	r3, r0, #1
 8007c58:	d103      	bne.n	8007c62 <sbrk_aligned+0x26>
 8007c5a:	f04f 34ff 	mov.w	r4, #4294967295
 8007c5e:	4620      	mov	r0, r4
 8007c60:	bd70      	pop	{r4, r5, r6, pc}
 8007c62:	1cc4      	adds	r4, r0, #3
 8007c64:	f024 0403 	bic.w	r4, r4, #3
 8007c68:	42a0      	cmp	r0, r4
 8007c6a:	d0f8      	beq.n	8007c5e <sbrk_aligned+0x22>
 8007c6c:	1a21      	subs	r1, r4, r0
 8007c6e:	4628      	mov	r0, r5
 8007c70:	f000 fb90 	bl	8008394 <_sbrk_r>
 8007c74:	3001      	adds	r0, #1
 8007c76:	d1f2      	bne.n	8007c5e <sbrk_aligned+0x22>
 8007c78:	e7ef      	b.n	8007c5a <sbrk_aligned+0x1e>
 8007c7a:	bf00      	nop
 8007c7c:	20004dec 	.word	0x20004dec

08007c80 <_malloc_r>:
 8007c80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007c84:	1ccd      	adds	r5, r1, #3
 8007c86:	f025 0503 	bic.w	r5, r5, #3
 8007c8a:	3508      	adds	r5, #8
 8007c8c:	2d0c      	cmp	r5, #12
 8007c8e:	bf38      	it	cc
 8007c90:	250c      	movcc	r5, #12
 8007c92:	2d00      	cmp	r5, #0
 8007c94:	4606      	mov	r6, r0
 8007c96:	db01      	blt.n	8007c9c <_malloc_r+0x1c>
 8007c98:	42a9      	cmp	r1, r5
 8007c9a:	d904      	bls.n	8007ca6 <_malloc_r+0x26>
 8007c9c:	230c      	movs	r3, #12
 8007c9e:	6033      	str	r3, [r6, #0]
 8007ca0:	2000      	movs	r0, #0
 8007ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007ca6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007d7c <_malloc_r+0xfc>
 8007caa:	f000 f869 	bl	8007d80 <__malloc_lock>
 8007cae:	f8d8 3000 	ldr.w	r3, [r8]
 8007cb2:	461c      	mov	r4, r3
 8007cb4:	bb44      	cbnz	r4, 8007d08 <_malloc_r+0x88>
 8007cb6:	4629      	mov	r1, r5
 8007cb8:	4630      	mov	r0, r6
 8007cba:	f7ff ffbf 	bl	8007c3c <sbrk_aligned>
 8007cbe:	1c43      	adds	r3, r0, #1
 8007cc0:	4604      	mov	r4, r0
 8007cc2:	d158      	bne.n	8007d76 <_malloc_r+0xf6>
 8007cc4:	f8d8 4000 	ldr.w	r4, [r8]
 8007cc8:	4627      	mov	r7, r4
 8007cca:	2f00      	cmp	r7, #0
 8007ccc:	d143      	bne.n	8007d56 <_malloc_r+0xd6>
 8007cce:	2c00      	cmp	r4, #0
 8007cd0:	d04b      	beq.n	8007d6a <_malloc_r+0xea>
 8007cd2:	6823      	ldr	r3, [r4, #0]
 8007cd4:	4639      	mov	r1, r7
 8007cd6:	4630      	mov	r0, r6
 8007cd8:	eb04 0903 	add.w	r9, r4, r3
 8007cdc:	f000 fb5a 	bl	8008394 <_sbrk_r>
 8007ce0:	4581      	cmp	r9, r0
 8007ce2:	d142      	bne.n	8007d6a <_malloc_r+0xea>
 8007ce4:	6821      	ldr	r1, [r4, #0]
 8007ce6:	1a6d      	subs	r5, r5, r1
 8007ce8:	4629      	mov	r1, r5
 8007cea:	4630      	mov	r0, r6
 8007cec:	f7ff ffa6 	bl	8007c3c <sbrk_aligned>
 8007cf0:	3001      	adds	r0, #1
 8007cf2:	d03a      	beq.n	8007d6a <_malloc_r+0xea>
 8007cf4:	6823      	ldr	r3, [r4, #0]
 8007cf6:	442b      	add	r3, r5
 8007cf8:	6023      	str	r3, [r4, #0]
 8007cfa:	f8d8 3000 	ldr.w	r3, [r8]
 8007cfe:	685a      	ldr	r2, [r3, #4]
 8007d00:	bb62      	cbnz	r2, 8007d5c <_malloc_r+0xdc>
 8007d02:	f8c8 7000 	str.w	r7, [r8]
 8007d06:	e00f      	b.n	8007d28 <_malloc_r+0xa8>
 8007d08:	6822      	ldr	r2, [r4, #0]
 8007d0a:	1b52      	subs	r2, r2, r5
 8007d0c:	d420      	bmi.n	8007d50 <_malloc_r+0xd0>
 8007d0e:	2a0b      	cmp	r2, #11
 8007d10:	d917      	bls.n	8007d42 <_malloc_r+0xc2>
 8007d12:	1961      	adds	r1, r4, r5
 8007d14:	42a3      	cmp	r3, r4
 8007d16:	6025      	str	r5, [r4, #0]
 8007d18:	bf18      	it	ne
 8007d1a:	6059      	strne	r1, [r3, #4]
 8007d1c:	6863      	ldr	r3, [r4, #4]
 8007d1e:	bf08      	it	eq
 8007d20:	f8c8 1000 	streq.w	r1, [r8]
 8007d24:	5162      	str	r2, [r4, r5]
 8007d26:	604b      	str	r3, [r1, #4]
 8007d28:	4630      	mov	r0, r6
 8007d2a:	f000 f82f 	bl	8007d8c <__malloc_unlock>
 8007d2e:	f104 000b 	add.w	r0, r4, #11
 8007d32:	1d23      	adds	r3, r4, #4
 8007d34:	f020 0007 	bic.w	r0, r0, #7
 8007d38:	1ac2      	subs	r2, r0, r3
 8007d3a:	bf1c      	itt	ne
 8007d3c:	1a1b      	subne	r3, r3, r0
 8007d3e:	50a3      	strne	r3, [r4, r2]
 8007d40:	e7af      	b.n	8007ca2 <_malloc_r+0x22>
 8007d42:	6862      	ldr	r2, [r4, #4]
 8007d44:	42a3      	cmp	r3, r4
 8007d46:	bf0c      	ite	eq
 8007d48:	f8c8 2000 	streq.w	r2, [r8]
 8007d4c:	605a      	strne	r2, [r3, #4]
 8007d4e:	e7eb      	b.n	8007d28 <_malloc_r+0xa8>
 8007d50:	4623      	mov	r3, r4
 8007d52:	6864      	ldr	r4, [r4, #4]
 8007d54:	e7ae      	b.n	8007cb4 <_malloc_r+0x34>
 8007d56:	463c      	mov	r4, r7
 8007d58:	687f      	ldr	r7, [r7, #4]
 8007d5a:	e7b6      	b.n	8007cca <_malloc_r+0x4a>
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	685b      	ldr	r3, [r3, #4]
 8007d60:	42a3      	cmp	r3, r4
 8007d62:	d1fb      	bne.n	8007d5c <_malloc_r+0xdc>
 8007d64:	2300      	movs	r3, #0
 8007d66:	6053      	str	r3, [r2, #4]
 8007d68:	e7de      	b.n	8007d28 <_malloc_r+0xa8>
 8007d6a:	230c      	movs	r3, #12
 8007d6c:	6033      	str	r3, [r6, #0]
 8007d6e:	4630      	mov	r0, r6
 8007d70:	f000 f80c 	bl	8007d8c <__malloc_unlock>
 8007d74:	e794      	b.n	8007ca0 <_malloc_r+0x20>
 8007d76:	6005      	str	r5, [r0, #0]
 8007d78:	e7d6      	b.n	8007d28 <_malloc_r+0xa8>
 8007d7a:	bf00      	nop
 8007d7c:	20004df0 	.word	0x20004df0

08007d80 <__malloc_lock>:
 8007d80:	4801      	ldr	r0, [pc, #4]	@ (8007d88 <__malloc_lock+0x8>)
 8007d82:	f7ff bf01 	b.w	8007b88 <__retarget_lock_acquire_recursive>
 8007d86:	bf00      	nop
 8007d88:	20004de8 	.word	0x20004de8

08007d8c <__malloc_unlock>:
 8007d8c:	4801      	ldr	r0, [pc, #4]	@ (8007d94 <__malloc_unlock+0x8>)
 8007d8e:	f7ff befc 	b.w	8007b8a <__retarget_lock_release_recursive>
 8007d92:	bf00      	nop
 8007d94:	20004de8 	.word	0x20004de8

08007d98 <__ssputs_r>:
 8007d98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d9c:	688e      	ldr	r6, [r1, #8]
 8007d9e:	461f      	mov	r7, r3
 8007da0:	42be      	cmp	r6, r7
 8007da2:	680b      	ldr	r3, [r1, #0]
 8007da4:	4682      	mov	sl, r0
 8007da6:	460c      	mov	r4, r1
 8007da8:	4690      	mov	r8, r2
 8007daa:	d82d      	bhi.n	8007e08 <__ssputs_r+0x70>
 8007dac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007db0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007db4:	d026      	beq.n	8007e04 <__ssputs_r+0x6c>
 8007db6:	6965      	ldr	r5, [r4, #20]
 8007db8:	6909      	ldr	r1, [r1, #16]
 8007dba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007dbe:	eba3 0901 	sub.w	r9, r3, r1
 8007dc2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007dc6:	1c7b      	adds	r3, r7, #1
 8007dc8:	444b      	add	r3, r9
 8007dca:	106d      	asrs	r5, r5, #1
 8007dcc:	429d      	cmp	r5, r3
 8007dce:	bf38      	it	cc
 8007dd0:	461d      	movcc	r5, r3
 8007dd2:	0553      	lsls	r3, r2, #21
 8007dd4:	d527      	bpl.n	8007e26 <__ssputs_r+0x8e>
 8007dd6:	4629      	mov	r1, r5
 8007dd8:	f7ff ff52 	bl	8007c80 <_malloc_r>
 8007ddc:	4606      	mov	r6, r0
 8007dde:	b360      	cbz	r0, 8007e3a <__ssputs_r+0xa2>
 8007de0:	6921      	ldr	r1, [r4, #16]
 8007de2:	464a      	mov	r2, r9
 8007de4:	f7ff fed2 	bl	8007b8c <memcpy>
 8007de8:	89a3      	ldrh	r3, [r4, #12]
 8007dea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007dee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007df2:	81a3      	strh	r3, [r4, #12]
 8007df4:	6126      	str	r6, [r4, #16]
 8007df6:	6165      	str	r5, [r4, #20]
 8007df8:	444e      	add	r6, r9
 8007dfa:	eba5 0509 	sub.w	r5, r5, r9
 8007dfe:	6026      	str	r6, [r4, #0]
 8007e00:	60a5      	str	r5, [r4, #8]
 8007e02:	463e      	mov	r6, r7
 8007e04:	42be      	cmp	r6, r7
 8007e06:	d900      	bls.n	8007e0a <__ssputs_r+0x72>
 8007e08:	463e      	mov	r6, r7
 8007e0a:	6820      	ldr	r0, [r4, #0]
 8007e0c:	4632      	mov	r2, r6
 8007e0e:	4641      	mov	r1, r8
 8007e10:	f000 faa6 	bl	8008360 <memmove>
 8007e14:	68a3      	ldr	r3, [r4, #8]
 8007e16:	1b9b      	subs	r3, r3, r6
 8007e18:	60a3      	str	r3, [r4, #8]
 8007e1a:	6823      	ldr	r3, [r4, #0]
 8007e1c:	4433      	add	r3, r6
 8007e1e:	6023      	str	r3, [r4, #0]
 8007e20:	2000      	movs	r0, #0
 8007e22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e26:	462a      	mov	r2, r5
 8007e28:	f000 fac4 	bl	80083b4 <_realloc_r>
 8007e2c:	4606      	mov	r6, r0
 8007e2e:	2800      	cmp	r0, #0
 8007e30:	d1e0      	bne.n	8007df4 <__ssputs_r+0x5c>
 8007e32:	6921      	ldr	r1, [r4, #16]
 8007e34:	4650      	mov	r0, sl
 8007e36:	f7ff feb7 	bl	8007ba8 <_free_r>
 8007e3a:	230c      	movs	r3, #12
 8007e3c:	f8ca 3000 	str.w	r3, [sl]
 8007e40:	89a3      	ldrh	r3, [r4, #12]
 8007e42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007e46:	81a3      	strh	r3, [r4, #12]
 8007e48:	f04f 30ff 	mov.w	r0, #4294967295
 8007e4c:	e7e9      	b.n	8007e22 <__ssputs_r+0x8a>
	...

08007e50 <_svfiprintf_r>:
 8007e50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e54:	4698      	mov	r8, r3
 8007e56:	898b      	ldrh	r3, [r1, #12]
 8007e58:	061b      	lsls	r3, r3, #24
 8007e5a:	b09d      	sub	sp, #116	@ 0x74
 8007e5c:	4607      	mov	r7, r0
 8007e5e:	460d      	mov	r5, r1
 8007e60:	4614      	mov	r4, r2
 8007e62:	d510      	bpl.n	8007e86 <_svfiprintf_r+0x36>
 8007e64:	690b      	ldr	r3, [r1, #16]
 8007e66:	b973      	cbnz	r3, 8007e86 <_svfiprintf_r+0x36>
 8007e68:	2140      	movs	r1, #64	@ 0x40
 8007e6a:	f7ff ff09 	bl	8007c80 <_malloc_r>
 8007e6e:	6028      	str	r0, [r5, #0]
 8007e70:	6128      	str	r0, [r5, #16]
 8007e72:	b930      	cbnz	r0, 8007e82 <_svfiprintf_r+0x32>
 8007e74:	230c      	movs	r3, #12
 8007e76:	603b      	str	r3, [r7, #0]
 8007e78:	f04f 30ff 	mov.w	r0, #4294967295
 8007e7c:	b01d      	add	sp, #116	@ 0x74
 8007e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e82:	2340      	movs	r3, #64	@ 0x40
 8007e84:	616b      	str	r3, [r5, #20]
 8007e86:	2300      	movs	r3, #0
 8007e88:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e8a:	2320      	movs	r3, #32
 8007e8c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007e90:	f8cd 800c 	str.w	r8, [sp, #12]
 8007e94:	2330      	movs	r3, #48	@ 0x30
 8007e96:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008034 <_svfiprintf_r+0x1e4>
 8007e9a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007e9e:	f04f 0901 	mov.w	r9, #1
 8007ea2:	4623      	mov	r3, r4
 8007ea4:	469a      	mov	sl, r3
 8007ea6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007eaa:	b10a      	cbz	r2, 8007eb0 <_svfiprintf_r+0x60>
 8007eac:	2a25      	cmp	r2, #37	@ 0x25
 8007eae:	d1f9      	bne.n	8007ea4 <_svfiprintf_r+0x54>
 8007eb0:	ebba 0b04 	subs.w	fp, sl, r4
 8007eb4:	d00b      	beq.n	8007ece <_svfiprintf_r+0x7e>
 8007eb6:	465b      	mov	r3, fp
 8007eb8:	4622      	mov	r2, r4
 8007eba:	4629      	mov	r1, r5
 8007ebc:	4638      	mov	r0, r7
 8007ebe:	f7ff ff6b 	bl	8007d98 <__ssputs_r>
 8007ec2:	3001      	adds	r0, #1
 8007ec4:	f000 80a7 	beq.w	8008016 <_svfiprintf_r+0x1c6>
 8007ec8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007eca:	445a      	add	r2, fp
 8007ecc:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ece:	f89a 3000 	ldrb.w	r3, [sl]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	f000 809f 	beq.w	8008016 <_svfiprintf_r+0x1c6>
 8007ed8:	2300      	movs	r3, #0
 8007eda:	f04f 32ff 	mov.w	r2, #4294967295
 8007ede:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007ee2:	f10a 0a01 	add.w	sl, sl, #1
 8007ee6:	9304      	str	r3, [sp, #16]
 8007ee8:	9307      	str	r3, [sp, #28]
 8007eea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007eee:	931a      	str	r3, [sp, #104]	@ 0x68
 8007ef0:	4654      	mov	r4, sl
 8007ef2:	2205      	movs	r2, #5
 8007ef4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ef8:	484e      	ldr	r0, [pc, #312]	@ (8008034 <_svfiprintf_r+0x1e4>)
 8007efa:	f7f8 f979 	bl	80001f0 <memchr>
 8007efe:	9a04      	ldr	r2, [sp, #16]
 8007f00:	b9d8      	cbnz	r0, 8007f3a <_svfiprintf_r+0xea>
 8007f02:	06d0      	lsls	r0, r2, #27
 8007f04:	bf44      	itt	mi
 8007f06:	2320      	movmi	r3, #32
 8007f08:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f0c:	0711      	lsls	r1, r2, #28
 8007f0e:	bf44      	itt	mi
 8007f10:	232b      	movmi	r3, #43	@ 0x2b
 8007f12:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f16:	f89a 3000 	ldrb.w	r3, [sl]
 8007f1a:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f1c:	d015      	beq.n	8007f4a <_svfiprintf_r+0xfa>
 8007f1e:	9a07      	ldr	r2, [sp, #28]
 8007f20:	4654      	mov	r4, sl
 8007f22:	2000      	movs	r0, #0
 8007f24:	f04f 0c0a 	mov.w	ip, #10
 8007f28:	4621      	mov	r1, r4
 8007f2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f2e:	3b30      	subs	r3, #48	@ 0x30
 8007f30:	2b09      	cmp	r3, #9
 8007f32:	d94b      	bls.n	8007fcc <_svfiprintf_r+0x17c>
 8007f34:	b1b0      	cbz	r0, 8007f64 <_svfiprintf_r+0x114>
 8007f36:	9207      	str	r2, [sp, #28]
 8007f38:	e014      	b.n	8007f64 <_svfiprintf_r+0x114>
 8007f3a:	eba0 0308 	sub.w	r3, r0, r8
 8007f3e:	fa09 f303 	lsl.w	r3, r9, r3
 8007f42:	4313      	orrs	r3, r2
 8007f44:	9304      	str	r3, [sp, #16]
 8007f46:	46a2      	mov	sl, r4
 8007f48:	e7d2      	b.n	8007ef0 <_svfiprintf_r+0xa0>
 8007f4a:	9b03      	ldr	r3, [sp, #12]
 8007f4c:	1d19      	adds	r1, r3, #4
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	9103      	str	r1, [sp, #12]
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	bfbb      	ittet	lt
 8007f56:	425b      	neglt	r3, r3
 8007f58:	f042 0202 	orrlt.w	r2, r2, #2
 8007f5c:	9307      	strge	r3, [sp, #28]
 8007f5e:	9307      	strlt	r3, [sp, #28]
 8007f60:	bfb8      	it	lt
 8007f62:	9204      	strlt	r2, [sp, #16]
 8007f64:	7823      	ldrb	r3, [r4, #0]
 8007f66:	2b2e      	cmp	r3, #46	@ 0x2e
 8007f68:	d10a      	bne.n	8007f80 <_svfiprintf_r+0x130>
 8007f6a:	7863      	ldrb	r3, [r4, #1]
 8007f6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f6e:	d132      	bne.n	8007fd6 <_svfiprintf_r+0x186>
 8007f70:	9b03      	ldr	r3, [sp, #12]
 8007f72:	1d1a      	adds	r2, r3, #4
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	9203      	str	r2, [sp, #12]
 8007f78:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007f7c:	3402      	adds	r4, #2
 8007f7e:	9305      	str	r3, [sp, #20]
 8007f80:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008044 <_svfiprintf_r+0x1f4>
 8007f84:	7821      	ldrb	r1, [r4, #0]
 8007f86:	2203      	movs	r2, #3
 8007f88:	4650      	mov	r0, sl
 8007f8a:	f7f8 f931 	bl	80001f0 <memchr>
 8007f8e:	b138      	cbz	r0, 8007fa0 <_svfiprintf_r+0x150>
 8007f90:	9b04      	ldr	r3, [sp, #16]
 8007f92:	eba0 000a 	sub.w	r0, r0, sl
 8007f96:	2240      	movs	r2, #64	@ 0x40
 8007f98:	4082      	lsls	r2, r0
 8007f9a:	4313      	orrs	r3, r2
 8007f9c:	3401      	adds	r4, #1
 8007f9e:	9304      	str	r3, [sp, #16]
 8007fa0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007fa4:	4824      	ldr	r0, [pc, #144]	@ (8008038 <_svfiprintf_r+0x1e8>)
 8007fa6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007faa:	2206      	movs	r2, #6
 8007fac:	f7f8 f920 	bl	80001f0 <memchr>
 8007fb0:	2800      	cmp	r0, #0
 8007fb2:	d036      	beq.n	8008022 <_svfiprintf_r+0x1d2>
 8007fb4:	4b21      	ldr	r3, [pc, #132]	@ (800803c <_svfiprintf_r+0x1ec>)
 8007fb6:	bb1b      	cbnz	r3, 8008000 <_svfiprintf_r+0x1b0>
 8007fb8:	9b03      	ldr	r3, [sp, #12]
 8007fba:	3307      	adds	r3, #7
 8007fbc:	f023 0307 	bic.w	r3, r3, #7
 8007fc0:	3308      	adds	r3, #8
 8007fc2:	9303      	str	r3, [sp, #12]
 8007fc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007fc6:	4433      	add	r3, r6
 8007fc8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fca:	e76a      	b.n	8007ea2 <_svfiprintf_r+0x52>
 8007fcc:	fb0c 3202 	mla	r2, ip, r2, r3
 8007fd0:	460c      	mov	r4, r1
 8007fd2:	2001      	movs	r0, #1
 8007fd4:	e7a8      	b.n	8007f28 <_svfiprintf_r+0xd8>
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	3401      	adds	r4, #1
 8007fda:	9305      	str	r3, [sp, #20]
 8007fdc:	4619      	mov	r1, r3
 8007fde:	f04f 0c0a 	mov.w	ip, #10
 8007fe2:	4620      	mov	r0, r4
 8007fe4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007fe8:	3a30      	subs	r2, #48	@ 0x30
 8007fea:	2a09      	cmp	r2, #9
 8007fec:	d903      	bls.n	8007ff6 <_svfiprintf_r+0x1a6>
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d0c6      	beq.n	8007f80 <_svfiprintf_r+0x130>
 8007ff2:	9105      	str	r1, [sp, #20]
 8007ff4:	e7c4      	b.n	8007f80 <_svfiprintf_r+0x130>
 8007ff6:	fb0c 2101 	mla	r1, ip, r1, r2
 8007ffa:	4604      	mov	r4, r0
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	e7f0      	b.n	8007fe2 <_svfiprintf_r+0x192>
 8008000:	ab03      	add	r3, sp, #12
 8008002:	9300      	str	r3, [sp, #0]
 8008004:	462a      	mov	r2, r5
 8008006:	4b0e      	ldr	r3, [pc, #56]	@ (8008040 <_svfiprintf_r+0x1f0>)
 8008008:	a904      	add	r1, sp, #16
 800800a:	4638      	mov	r0, r7
 800800c:	f3af 8000 	nop.w
 8008010:	1c42      	adds	r2, r0, #1
 8008012:	4606      	mov	r6, r0
 8008014:	d1d6      	bne.n	8007fc4 <_svfiprintf_r+0x174>
 8008016:	89ab      	ldrh	r3, [r5, #12]
 8008018:	065b      	lsls	r3, r3, #25
 800801a:	f53f af2d 	bmi.w	8007e78 <_svfiprintf_r+0x28>
 800801e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008020:	e72c      	b.n	8007e7c <_svfiprintf_r+0x2c>
 8008022:	ab03      	add	r3, sp, #12
 8008024:	9300      	str	r3, [sp, #0]
 8008026:	462a      	mov	r2, r5
 8008028:	4b05      	ldr	r3, [pc, #20]	@ (8008040 <_svfiprintf_r+0x1f0>)
 800802a:	a904      	add	r1, sp, #16
 800802c:	4638      	mov	r0, r7
 800802e:	f000 f879 	bl	8008124 <_printf_i>
 8008032:	e7ed      	b.n	8008010 <_svfiprintf_r+0x1c0>
 8008034:	080085e4 	.word	0x080085e4
 8008038:	080085ee 	.word	0x080085ee
 800803c:	00000000 	.word	0x00000000
 8008040:	08007d99 	.word	0x08007d99
 8008044:	080085ea 	.word	0x080085ea

08008048 <_printf_common>:
 8008048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800804c:	4616      	mov	r6, r2
 800804e:	4698      	mov	r8, r3
 8008050:	688a      	ldr	r2, [r1, #8]
 8008052:	690b      	ldr	r3, [r1, #16]
 8008054:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008058:	4293      	cmp	r3, r2
 800805a:	bfb8      	it	lt
 800805c:	4613      	movlt	r3, r2
 800805e:	6033      	str	r3, [r6, #0]
 8008060:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008064:	4607      	mov	r7, r0
 8008066:	460c      	mov	r4, r1
 8008068:	b10a      	cbz	r2, 800806e <_printf_common+0x26>
 800806a:	3301      	adds	r3, #1
 800806c:	6033      	str	r3, [r6, #0]
 800806e:	6823      	ldr	r3, [r4, #0]
 8008070:	0699      	lsls	r1, r3, #26
 8008072:	bf42      	ittt	mi
 8008074:	6833      	ldrmi	r3, [r6, #0]
 8008076:	3302      	addmi	r3, #2
 8008078:	6033      	strmi	r3, [r6, #0]
 800807a:	6825      	ldr	r5, [r4, #0]
 800807c:	f015 0506 	ands.w	r5, r5, #6
 8008080:	d106      	bne.n	8008090 <_printf_common+0x48>
 8008082:	f104 0a19 	add.w	sl, r4, #25
 8008086:	68e3      	ldr	r3, [r4, #12]
 8008088:	6832      	ldr	r2, [r6, #0]
 800808a:	1a9b      	subs	r3, r3, r2
 800808c:	42ab      	cmp	r3, r5
 800808e:	dc26      	bgt.n	80080de <_printf_common+0x96>
 8008090:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008094:	6822      	ldr	r2, [r4, #0]
 8008096:	3b00      	subs	r3, #0
 8008098:	bf18      	it	ne
 800809a:	2301      	movne	r3, #1
 800809c:	0692      	lsls	r2, r2, #26
 800809e:	d42b      	bmi.n	80080f8 <_printf_common+0xb0>
 80080a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80080a4:	4641      	mov	r1, r8
 80080a6:	4638      	mov	r0, r7
 80080a8:	47c8      	blx	r9
 80080aa:	3001      	adds	r0, #1
 80080ac:	d01e      	beq.n	80080ec <_printf_common+0xa4>
 80080ae:	6823      	ldr	r3, [r4, #0]
 80080b0:	6922      	ldr	r2, [r4, #16]
 80080b2:	f003 0306 	and.w	r3, r3, #6
 80080b6:	2b04      	cmp	r3, #4
 80080b8:	bf02      	ittt	eq
 80080ba:	68e5      	ldreq	r5, [r4, #12]
 80080bc:	6833      	ldreq	r3, [r6, #0]
 80080be:	1aed      	subeq	r5, r5, r3
 80080c0:	68a3      	ldr	r3, [r4, #8]
 80080c2:	bf0c      	ite	eq
 80080c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80080c8:	2500      	movne	r5, #0
 80080ca:	4293      	cmp	r3, r2
 80080cc:	bfc4      	itt	gt
 80080ce:	1a9b      	subgt	r3, r3, r2
 80080d0:	18ed      	addgt	r5, r5, r3
 80080d2:	2600      	movs	r6, #0
 80080d4:	341a      	adds	r4, #26
 80080d6:	42b5      	cmp	r5, r6
 80080d8:	d11a      	bne.n	8008110 <_printf_common+0xc8>
 80080da:	2000      	movs	r0, #0
 80080dc:	e008      	b.n	80080f0 <_printf_common+0xa8>
 80080de:	2301      	movs	r3, #1
 80080e0:	4652      	mov	r2, sl
 80080e2:	4641      	mov	r1, r8
 80080e4:	4638      	mov	r0, r7
 80080e6:	47c8      	blx	r9
 80080e8:	3001      	adds	r0, #1
 80080ea:	d103      	bne.n	80080f4 <_printf_common+0xac>
 80080ec:	f04f 30ff 	mov.w	r0, #4294967295
 80080f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080f4:	3501      	adds	r5, #1
 80080f6:	e7c6      	b.n	8008086 <_printf_common+0x3e>
 80080f8:	18e1      	adds	r1, r4, r3
 80080fa:	1c5a      	adds	r2, r3, #1
 80080fc:	2030      	movs	r0, #48	@ 0x30
 80080fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008102:	4422      	add	r2, r4
 8008104:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008108:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800810c:	3302      	adds	r3, #2
 800810e:	e7c7      	b.n	80080a0 <_printf_common+0x58>
 8008110:	2301      	movs	r3, #1
 8008112:	4622      	mov	r2, r4
 8008114:	4641      	mov	r1, r8
 8008116:	4638      	mov	r0, r7
 8008118:	47c8      	blx	r9
 800811a:	3001      	adds	r0, #1
 800811c:	d0e6      	beq.n	80080ec <_printf_common+0xa4>
 800811e:	3601      	adds	r6, #1
 8008120:	e7d9      	b.n	80080d6 <_printf_common+0x8e>
	...

08008124 <_printf_i>:
 8008124:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008128:	7e0f      	ldrb	r7, [r1, #24]
 800812a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800812c:	2f78      	cmp	r7, #120	@ 0x78
 800812e:	4691      	mov	r9, r2
 8008130:	4680      	mov	r8, r0
 8008132:	460c      	mov	r4, r1
 8008134:	469a      	mov	sl, r3
 8008136:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800813a:	d807      	bhi.n	800814c <_printf_i+0x28>
 800813c:	2f62      	cmp	r7, #98	@ 0x62
 800813e:	d80a      	bhi.n	8008156 <_printf_i+0x32>
 8008140:	2f00      	cmp	r7, #0
 8008142:	f000 80d1 	beq.w	80082e8 <_printf_i+0x1c4>
 8008146:	2f58      	cmp	r7, #88	@ 0x58
 8008148:	f000 80b8 	beq.w	80082bc <_printf_i+0x198>
 800814c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008150:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008154:	e03a      	b.n	80081cc <_printf_i+0xa8>
 8008156:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800815a:	2b15      	cmp	r3, #21
 800815c:	d8f6      	bhi.n	800814c <_printf_i+0x28>
 800815e:	a101      	add	r1, pc, #4	@ (adr r1, 8008164 <_printf_i+0x40>)
 8008160:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008164:	080081bd 	.word	0x080081bd
 8008168:	080081d1 	.word	0x080081d1
 800816c:	0800814d 	.word	0x0800814d
 8008170:	0800814d 	.word	0x0800814d
 8008174:	0800814d 	.word	0x0800814d
 8008178:	0800814d 	.word	0x0800814d
 800817c:	080081d1 	.word	0x080081d1
 8008180:	0800814d 	.word	0x0800814d
 8008184:	0800814d 	.word	0x0800814d
 8008188:	0800814d 	.word	0x0800814d
 800818c:	0800814d 	.word	0x0800814d
 8008190:	080082cf 	.word	0x080082cf
 8008194:	080081fb 	.word	0x080081fb
 8008198:	08008289 	.word	0x08008289
 800819c:	0800814d 	.word	0x0800814d
 80081a0:	0800814d 	.word	0x0800814d
 80081a4:	080082f1 	.word	0x080082f1
 80081a8:	0800814d 	.word	0x0800814d
 80081ac:	080081fb 	.word	0x080081fb
 80081b0:	0800814d 	.word	0x0800814d
 80081b4:	0800814d 	.word	0x0800814d
 80081b8:	08008291 	.word	0x08008291
 80081bc:	6833      	ldr	r3, [r6, #0]
 80081be:	1d1a      	adds	r2, r3, #4
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	6032      	str	r2, [r6, #0]
 80081c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80081c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80081cc:	2301      	movs	r3, #1
 80081ce:	e09c      	b.n	800830a <_printf_i+0x1e6>
 80081d0:	6833      	ldr	r3, [r6, #0]
 80081d2:	6820      	ldr	r0, [r4, #0]
 80081d4:	1d19      	adds	r1, r3, #4
 80081d6:	6031      	str	r1, [r6, #0]
 80081d8:	0606      	lsls	r6, r0, #24
 80081da:	d501      	bpl.n	80081e0 <_printf_i+0xbc>
 80081dc:	681d      	ldr	r5, [r3, #0]
 80081de:	e003      	b.n	80081e8 <_printf_i+0xc4>
 80081e0:	0645      	lsls	r5, r0, #25
 80081e2:	d5fb      	bpl.n	80081dc <_printf_i+0xb8>
 80081e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80081e8:	2d00      	cmp	r5, #0
 80081ea:	da03      	bge.n	80081f4 <_printf_i+0xd0>
 80081ec:	232d      	movs	r3, #45	@ 0x2d
 80081ee:	426d      	negs	r5, r5
 80081f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80081f4:	4858      	ldr	r0, [pc, #352]	@ (8008358 <_printf_i+0x234>)
 80081f6:	230a      	movs	r3, #10
 80081f8:	e011      	b.n	800821e <_printf_i+0xfa>
 80081fa:	6821      	ldr	r1, [r4, #0]
 80081fc:	6833      	ldr	r3, [r6, #0]
 80081fe:	0608      	lsls	r0, r1, #24
 8008200:	f853 5b04 	ldr.w	r5, [r3], #4
 8008204:	d402      	bmi.n	800820c <_printf_i+0xe8>
 8008206:	0649      	lsls	r1, r1, #25
 8008208:	bf48      	it	mi
 800820a:	b2ad      	uxthmi	r5, r5
 800820c:	2f6f      	cmp	r7, #111	@ 0x6f
 800820e:	4852      	ldr	r0, [pc, #328]	@ (8008358 <_printf_i+0x234>)
 8008210:	6033      	str	r3, [r6, #0]
 8008212:	bf14      	ite	ne
 8008214:	230a      	movne	r3, #10
 8008216:	2308      	moveq	r3, #8
 8008218:	2100      	movs	r1, #0
 800821a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800821e:	6866      	ldr	r6, [r4, #4]
 8008220:	60a6      	str	r6, [r4, #8]
 8008222:	2e00      	cmp	r6, #0
 8008224:	db05      	blt.n	8008232 <_printf_i+0x10e>
 8008226:	6821      	ldr	r1, [r4, #0]
 8008228:	432e      	orrs	r6, r5
 800822a:	f021 0104 	bic.w	r1, r1, #4
 800822e:	6021      	str	r1, [r4, #0]
 8008230:	d04b      	beq.n	80082ca <_printf_i+0x1a6>
 8008232:	4616      	mov	r6, r2
 8008234:	fbb5 f1f3 	udiv	r1, r5, r3
 8008238:	fb03 5711 	mls	r7, r3, r1, r5
 800823c:	5dc7      	ldrb	r7, [r0, r7]
 800823e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008242:	462f      	mov	r7, r5
 8008244:	42bb      	cmp	r3, r7
 8008246:	460d      	mov	r5, r1
 8008248:	d9f4      	bls.n	8008234 <_printf_i+0x110>
 800824a:	2b08      	cmp	r3, #8
 800824c:	d10b      	bne.n	8008266 <_printf_i+0x142>
 800824e:	6823      	ldr	r3, [r4, #0]
 8008250:	07df      	lsls	r7, r3, #31
 8008252:	d508      	bpl.n	8008266 <_printf_i+0x142>
 8008254:	6923      	ldr	r3, [r4, #16]
 8008256:	6861      	ldr	r1, [r4, #4]
 8008258:	4299      	cmp	r1, r3
 800825a:	bfde      	ittt	le
 800825c:	2330      	movle	r3, #48	@ 0x30
 800825e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008262:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008266:	1b92      	subs	r2, r2, r6
 8008268:	6122      	str	r2, [r4, #16]
 800826a:	f8cd a000 	str.w	sl, [sp]
 800826e:	464b      	mov	r3, r9
 8008270:	aa03      	add	r2, sp, #12
 8008272:	4621      	mov	r1, r4
 8008274:	4640      	mov	r0, r8
 8008276:	f7ff fee7 	bl	8008048 <_printf_common>
 800827a:	3001      	adds	r0, #1
 800827c:	d14a      	bne.n	8008314 <_printf_i+0x1f0>
 800827e:	f04f 30ff 	mov.w	r0, #4294967295
 8008282:	b004      	add	sp, #16
 8008284:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008288:	6823      	ldr	r3, [r4, #0]
 800828a:	f043 0320 	orr.w	r3, r3, #32
 800828e:	6023      	str	r3, [r4, #0]
 8008290:	4832      	ldr	r0, [pc, #200]	@ (800835c <_printf_i+0x238>)
 8008292:	2778      	movs	r7, #120	@ 0x78
 8008294:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008298:	6823      	ldr	r3, [r4, #0]
 800829a:	6831      	ldr	r1, [r6, #0]
 800829c:	061f      	lsls	r7, r3, #24
 800829e:	f851 5b04 	ldr.w	r5, [r1], #4
 80082a2:	d402      	bmi.n	80082aa <_printf_i+0x186>
 80082a4:	065f      	lsls	r7, r3, #25
 80082a6:	bf48      	it	mi
 80082a8:	b2ad      	uxthmi	r5, r5
 80082aa:	6031      	str	r1, [r6, #0]
 80082ac:	07d9      	lsls	r1, r3, #31
 80082ae:	bf44      	itt	mi
 80082b0:	f043 0320 	orrmi.w	r3, r3, #32
 80082b4:	6023      	strmi	r3, [r4, #0]
 80082b6:	b11d      	cbz	r5, 80082c0 <_printf_i+0x19c>
 80082b8:	2310      	movs	r3, #16
 80082ba:	e7ad      	b.n	8008218 <_printf_i+0xf4>
 80082bc:	4826      	ldr	r0, [pc, #152]	@ (8008358 <_printf_i+0x234>)
 80082be:	e7e9      	b.n	8008294 <_printf_i+0x170>
 80082c0:	6823      	ldr	r3, [r4, #0]
 80082c2:	f023 0320 	bic.w	r3, r3, #32
 80082c6:	6023      	str	r3, [r4, #0]
 80082c8:	e7f6      	b.n	80082b8 <_printf_i+0x194>
 80082ca:	4616      	mov	r6, r2
 80082cc:	e7bd      	b.n	800824a <_printf_i+0x126>
 80082ce:	6833      	ldr	r3, [r6, #0]
 80082d0:	6825      	ldr	r5, [r4, #0]
 80082d2:	6961      	ldr	r1, [r4, #20]
 80082d4:	1d18      	adds	r0, r3, #4
 80082d6:	6030      	str	r0, [r6, #0]
 80082d8:	062e      	lsls	r6, r5, #24
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	d501      	bpl.n	80082e2 <_printf_i+0x1be>
 80082de:	6019      	str	r1, [r3, #0]
 80082e0:	e002      	b.n	80082e8 <_printf_i+0x1c4>
 80082e2:	0668      	lsls	r0, r5, #25
 80082e4:	d5fb      	bpl.n	80082de <_printf_i+0x1ba>
 80082e6:	8019      	strh	r1, [r3, #0]
 80082e8:	2300      	movs	r3, #0
 80082ea:	6123      	str	r3, [r4, #16]
 80082ec:	4616      	mov	r6, r2
 80082ee:	e7bc      	b.n	800826a <_printf_i+0x146>
 80082f0:	6833      	ldr	r3, [r6, #0]
 80082f2:	1d1a      	adds	r2, r3, #4
 80082f4:	6032      	str	r2, [r6, #0]
 80082f6:	681e      	ldr	r6, [r3, #0]
 80082f8:	6862      	ldr	r2, [r4, #4]
 80082fa:	2100      	movs	r1, #0
 80082fc:	4630      	mov	r0, r6
 80082fe:	f7f7 ff77 	bl	80001f0 <memchr>
 8008302:	b108      	cbz	r0, 8008308 <_printf_i+0x1e4>
 8008304:	1b80      	subs	r0, r0, r6
 8008306:	6060      	str	r0, [r4, #4]
 8008308:	6863      	ldr	r3, [r4, #4]
 800830a:	6123      	str	r3, [r4, #16]
 800830c:	2300      	movs	r3, #0
 800830e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008312:	e7aa      	b.n	800826a <_printf_i+0x146>
 8008314:	6923      	ldr	r3, [r4, #16]
 8008316:	4632      	mov	r2, r6
 8008318:	4649      	mov	r1, r9
 800831a:	4640      	mov	r0, r8
 800831c:	47d0      	blx	sl
 800831e:	3001      	adds	r0, #1
 8008320:	d0ad      	beq.n	800827e <_printf_i+0x15a>
 8008322:	6823      	ldr	r3, [r4, #0]
 8008324:	079b      	lsls	r3, r3, #30
 8008326:	d413      	bmi.n	8008350 <_printf_i+0x22c>
 8008328:	68e0      	ldr	r0, [r4, #12]
 800832a:	9b03      	ldr	r3, [sp, #12]
 800832c:	4298      	cmp	r0, r3
 800832e:	bfb8      	it	lt
 8008330:	4618      	movlt	r0, r3
 8008332:	e7a6      	b.n	8008282 <_printf_i+0x15e>
 8008334:	2301      	movs	r3, #1
 8008336:	4632      	mov	r2, r6
 8008338:	4649      	mov	r1, r9
 800833a:	4640      	mov	r0, r8
 800833c:	47d0      	blx	sl
 800833e:	3001      	adds	r0, #1
 8008340:	d09d      	beq.n	800827e <_printf_i+0x15a>
 8008342:	3501      	adds	r5, #1
 8008344:	68e3      	ldr	r3, [r4, #12]
 8008346:	9903      	ldr	r1, [sp, #12]
 8008348:	1a5b      	subs	r3, r3, r1
 800834a:	42ab      	cmp	r3, r5
 800834c:	dcf2      	bgt.n	8008334 <_printf_i+0x210>
 800834e:	e7eb      	b.n	8008328 <_printf_i+0x204>
 8008350:	2500      	movs	r5, #0
 8008352:	f104 0619 	add.w	r6, r4, #25
 8008356:	e7f5      	b.n	8008344 <_printf_i+0x220>
 8008358:	080085f5 	.word	0x080085f5
 800835c:	08008606 	.word	0x08008606

08008360 <memmove>:
 8008360:	4288      	cmp	r0, r1
 8008362:	b510      	push	{r4, lr}
 8008364:	eb01 0402 	add.w	r4, r1, r2
 8008368:	d902      	bls.n	8008370 <memmove+0x10>
 800836a:	4284      	cmp	r4, r0
 800836c:	4623      	mov	r3, r4
 800836e:	d807      	bhi.n	8008380 <memmove+0x20>
 8008370:	1e43      	subs	r3, r0, #1
 8008372:	42a1      	cmp	r1, r4
 8008374:	d008      	beq.n	8008388 <memmove+0x28>
 8008376:	f811 2b01 	ldrb.w	r2, [r1], #1
 800837a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800837e:	e7f8      	b.n	8008372 <memmove+0x12>
 8008380:	4402      	add	r2, r0
 8008382:	4601      	mov	r1, r0
 8008384:	428a      	cmp	r2, r1
 8008386:	d100      	bne.n	800838a <memmove+0x2a>
 8008388:	bd10      	pop	{r4, pc}
 800838a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800838e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008392:	e7f7      	b.n	8008384 <memmove+0x24>

08008394 <_sbrk_r>:
 8008394:	b538      	push	{r3, r4, r5, lr}
 8008396:	4d06      	ldr	r5, [pc, #24]	@ (80083b0 <_sbrk_r+0x1c>)
 8008398:	2300      	movs	r3, #0
 800839a:	4604      	mov	r4, r0
 800839c:	4608      	mov	r0, r1
 800839e:	602b      	str	r3, [r5, #0]
 80083a0:	f7f8 ffac 	bl	80012fc <_sbrk>
 80083a4:	1c43      	adds	r3, r0, #1
 80083a6:	d102      	bne.n	80083ae <_sbrk_r+0x1a>
 80083a8:	682b      	ldr	r3, [r5, #0]
 80083aa:	b103      	cbz	r3, 80083ae <_sbrk_r+0x1a>
 80083ac:	6023      	str	r3, [r4, #0]
 80083ae:	bd38      	pop	{r3, r4, r5, pc}
 80083b0:	20004de4 	.word	0x20004de4

080083b4 <_realloc_r>:
 80083b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083b8:	4607      	mov	r7, r0
 80083ba:	4614      	mov	r4, r2
 80083bc:	460d      	mov	r5, r1
 80083be:	b921      	cbnz	r1, 80083ca <_realloc_r+0x16>
 80083c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80083c4:	4611      	mov	r1, r2
 80083c6:	f7ff bc5b 	b.w	8007c80 <_malloc_r>
 80083ca:	b92a      	cbnz	r2, 80083d8 <_realloc_r+0x24>
 80083cc:	f7ff fbec 	bl	8007ba8 <_free_r>
 80083d0:	4625      	mov	r5, r4
 80083d2:	4628      	mov	r0, r5
 80083d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083d8:	f000 f81a 	bl	8008410 <_malloc_usable_size_r>
 80083dc:	4284      	cmp	r4, r0
 80083de:	4606      	mov	r6, r0
 80083e0:	d802      	bhi.n	80083e8 <_realloc_r+0x34>
 80083e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80083e6:	d8f4      	bhi.n	80083d2 <_realloc_r+0x1e>
 80083e8:	4621      	mov	r1, r4
 80083ea:	4638      	mov	r0, r7
 80083ec:	f7ff fc48 	bl	8007c80 <_malloc_r>
 80083f0:	4680      	mov	r8, r0
 80083f2:	b908      	cbnz	r0, 80083f8 <_realloc_r+0x44>
 80083f4:	4645      	mov	r5, r8
 80083f6:	e7ec      	b.n	80083d2 <_realloc_r+0x1e>
 80083f8:	42b4      	cmp	r4, r6
 80083fa:	4622      	mov	r2, r4
 80083fc:	4629      	mov	r1, r5
 80083fe:	bf28      	it	cs
 8008400:	4632      	movcs	r2, r6
 8008402:	f7ff fbc3 	bl	8007b8c <memcpy>
 8008406:	4629      	mov	r1, r5
 8008408:	4638      	mov	r0, r7
 800840a:	f7ff fbcd 	bl	8007ba8 <_free_r>
 800840e:	e7f1      	b.n	80083f4 <_realloc_r+0x40>

08008410 <_malloc_usable_size_r>:
 8008410:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008414:	1f18      	subs	r0, r3, #4
 8008416:	2b00      	cmp	r3, #0
 8008418:	bfbc      	itt	lt
 800841a:	580b      	ldrlt	r3, [r1, r0]
 800841c:	18c0      	addlt	r0, r0, r3
 800841e:	4770      	bx	lr

08008420 <_init>:
 8008420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008422:	bf00      	nop
 8008424:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008426:	bc08      	pop	{r3}
 8008428:	469e      	mov	lr, r3
 800842a:	4770      	bx	lr

0800842c <_fini>:
 800842c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800842e:	bf00      	nop
 8008430:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008432:	bc08      	pop	{r3}
 8008434:	469e      	mov	lr, r3
 8008436:	4770      	bx	lr
