/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [14:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  reg [6:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [31:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [11:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_3z;
  wire [16:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((in_data[3] | celloutsig_0_3z) & in_data[28]);
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_6z) & celloutsig_0_4z);
  assign celloutsig_0_13z = ~((celloutsig_0_8z[1] | celloutsig_0_8z[2]) & (celloutsig_0_7z | celloutsig_0_7z));
  assign celloutsig_0_12z = celloutsig_0_8z[1] ^ celloutsig_0_3z;
  assign celloutsig_0_2z = celloutsig_0_0z ^ in_data[5];
  assign celloutsig_0_3z = celloutsig_0_2z ^ in_data[38];
  assign celloutsig_0_0z = ~(in_data[95] ^ in_data[56]);
  assign celloutsig_0_6z = ~(in_data[10] ^ celloutsig_0_1z);
  assign celloutsig_0_20z = { celloutsig_0_9z[2:0], celloutsig_0_1z } & { celloutsig_0_10z[9:8], celloutsig_0_12z, celloutsig_0_4z };
  assign celloutsig_1_18z = { in_data[187:177], celloutsig_1_11z } / { 1'h1, celloutsig_1_10z[1:0], celloutsig_1_9z };
  assign celloutsig_1_1z = { in_data[159:156], celloutsig_1_0z } / { 1'h1, in_data[141:140], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_3z = { celloutsig_1_1z[0], 1'h1, celloutsig_1_0z, 1'h1 } == in_data[123:120];
  assign celloutsig_1_15z = { celloutsig_1_3z, celloutsig_1_12z } === celloutsig_1_10z[12:9];
  assign celloutsig_0_21z = { in_data[15:13], celloutsig_0_13z, celloutsig_0_19z } === { celloutsig_0_20z[3:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_18z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[171:162] === in_data[147:138];
  assign celloutsig_1_11z = ! { celloutsig_1_5z[8:5], celloutsig_1_3z };
  assign celloutsig_1_19z = ! { in_data[181:176], celloutsig_1_15z };
  assign celloutsig_0_1z = ! { in_data[12:10], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_5z[10:2] % { 1'h1, celloutsig_1_5z[15:8] };
  assign celloutsig_1_10z = { celloutsig_1_9z[8:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_1z } % { 1'h1, in_data[190:160] };
  assign celloutsig_0_18z = { celloutsig_0_11z[2:0], celloutsig_0_13z, celloutsig_0_12z } % { 1'h1, celloutsig_0_11z[3:0] };
  assign celloutsig_1_5z = in_data[167:151] % { 1'h1, in_data[178:163] };
  assign celloutsig_1_12z = celloutsig_1_3z ? celloutsig_1_10z[14:12] : celloutsig_1_9z[8:6];
  assign { celloutsig_0_14z[9:5], celloutsig_0_14z[10], celloutsig_0_14z[3:0] } = celloutsig_0_12z ? { celloutsig_0_9z[2:1], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z, 1'h1 } : { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_13z, 1'h0, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_0_8z = - in_data[21:18];
  assign celloutsig_0_10z = - in_data[82:68];
  assign celloutsig_0_11z = { celloutsig_0_10z[5:1], celloutsig_0_1z, celloutsig_0_4z } << { celloutsig_0_10z[14:9], celloutsig_0_4z };
  assign celloutsig_0_19z = { in_data[41:36], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z } ~^ { celloutsig_0_14z[6:5], celloutsig_0_14z[10], celloutsig_0_14z[3], celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_9z = { in_data[6:3], celloutsig_0_0z } ^ in_data[22:18];
  always_latch
    if (clkin_data[0]) celloutsig_0_22z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_22z = celloutsig_0_19z[7:1];
  assign celloutsig_0_14z[4] = celloutsig_0_14z[10];
  assign { out_data[139:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
