<pragmas>
<pragma file="" line="0" pragmaType="inline" parentfunction="hls::stream<int, 0>::stream(char const*)" off="0" region="0" recursive="0"/>
<pragma file="core.cpp" line="103" pragmaType="pipeline" parentfunction="store_op" off="0" ii="1" rewind="0" style=""/>
<pragma file="core.cpp" line="90" pragmaType="pipeline" parentfunction="load_op" off="0" ii="1" rewind="0" style=""/>
<pragma file="core.cpp" line="199" pragmaType="pipeline" parentfunction="write_back" off="0" ii="1" rewind="0" style=""/>
<pragma file="" line="0" pragmaType="inline" parentfunction="empty" off="0" region="0" recursive="0"/>
<pragma file="" line="0" pragmaType="inline" parentfunction="write" off="0" region="0" recursive="0"/>
<pragma file="core.cpp" line="136" pragmaType="pipeline" parentfunction="execute" off="0" ii="1" rewind="0" style=""/>
<pragma file="core.cpp" line="65" pragmaType="pipeline" parentfunction="load_data_a" off="0" ii="1" rewind="0" style=""/>
<pragma file="core.cpp" line="256" pragmaType="dataflow" parentfunction="alv_VHDL" disable_start_propagation="0"/>
<pragma file="core.cpp" line="224" pragmaType="interface" parentfunction="alv_VHDL" mode="s_axilite" port="a" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="225" pragmaType="interface" parentfunction="alv_VHDL" mode="s_axilite" port="b" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="226" pragmaType="interface" parentfunction="alv_VHDL" mode="s_axilite" port="c" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="227" pragmaType="interface" parentfunction="alv_VHDL" mode="s_axilite" port="op" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="228" pragmaType="interface" parentfunction="alv_VHDL" mode="s_axilite" port="selec" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="230" pragmaType="interface" parentfunction="alv_VHDL" mode="s_axilite" port="" bundle="control" offset="-1" name="" clock="" impl="" register="0"/>
<pragma file="core.cpp" line="232" pragmaType="interface" parentfunction="alv_VHDL" mode="m_axi" port="a" bundle="gmem0" offset="slave" name="" depth="50" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="core.cpp" line="233" pragmaType="interface" parentfunction="alv_VHDL" mode="m_axi" port="b" bundle="gmem1" offset="slave" name="" depth="50" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="core.cpp" line="234" pragmaType="interface" parentfunction="alv_VHDL" mode="m_axi" port="c" bundle="gmem2" offset="slave" name="" depth="50" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="core.cpp" line="235" pragmaType="interface" parentfunction="alv_VHDL" mode="m_axi" port="op" bundle="gmem3" offset="slave" name="" depth="50" num_read_outstanding="-1" num_write_outstanding="-1" max_burst_read_length="-1" max_burst_write_length="-1" latency="-1" max_widen_bitwidth="-1" channel=""/>
<pragma file="core.cpp" line="238" pragmaType="stream" parentfunction="alv_VHDL" depth="50" type="fifo" variable="_ZZ8alv_VHDLPViS0_S0_S0_iE6data_a"/>
<pragma file="core.cpp" line="242" pragmaType="stream" parentfunction="alv_VHDL" depth="50" type="fifo" variable="_ZZ8alv_VHDLPViS0_S0_S0_iE6data_b"/>
<pragma file="core.cpp" line="246" pragmaType="stream" parentfunction="alv_VHDL" depth="50" type="fifo" variable="_ZZ8alv_VHDLPViS0_S0_S0_iE11data_result"/>
<pragma file="core.cpp" line="250" pragmaType="stream" parentfunction="alv_VHDL" depth="50" type="fifo" variable="_ZZ8alv_VHDLPViS0_S0_S0_iE13ALU_operation"/>
<pragma file="" line="0" pragmaType="inline" parentfunction="read" off="0" region="0" recursive="0"/>
<pragma file="" line="0" pragmaType="inline" parentfunction="read" off="0" region="0" recursive="0"/>
<pragma file="core.cpp" line="76" pragmaType="pipeline" parentfunction="load_data_b" off="0" ii="1" rewind="0" style=""/>
<pragma file="core.cpp" line="123" pragmaType="inline" parentfunction="load_data_and_op" off="0" region="0" recursive="0"/>
</pragmas>
