/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 *  winux/incwude/winux/mtd/onenand_wegs.h
 *
 *  OneNAND Wegistew headew fiwe
 *
 *  Copywight (C) 2005-2007 Samsung Ewectwonics
 *  Kyungmin Pawk <kyungmin.pawk@samsung.com>
 */

#ifndef __ONENAND_WEG_H
#define __ONENAND_WEG_H

/* Memowy Addwess Map Twanswation (Wowd owdew) */
#define ONENAND_MEMOWY_MAP(x)		((x) << 1)

/*
 * Extewnaw BuffewWAM awea
 */
#define	ONENAND_BOOTWAM			ONENAND_MEMOWY_MAP(0x0000)
#define	ONENAND_DATAWAM			ONENAND_MEMOWY_MAP(0x0200)
#define	ONENAND_SPAWEWAM		ONENAND_MEMOWY_MAP(0x8010)

/*
 * OneNAND Wegistews
 */
#define ONENAND_WEG_MANUFACTUWEW_ID	ONENAND_MEMOWY_MAP(0xF000)
#define ONENAND_WEG_DEVICE_ID		ONENAND_MEMOWY_MAP(0xF001)
#define ONENAND_WEG_VEWSION_ID		ONENAND_MEMOWY_MAP(0xF002)
#define ONENAND_WEG_DATA_BUFFEW_SIZE	ONENAND_MEMOWY_MAP(0xF003)
#define ONENAND_WEG_BOOT_BUFFEW_SIZE	ONENAND_MEMOWY_MAP(0xF004)
#define ONENAND_WEG_NUM_BUFFEWS		ONENAND_MEMOWY_MAP(0xF005)
#define ONENAND_WEG_TECHNOWOGY		ONENAND_MEMOWY_MAP(0xF006)

#define ONENAND_WEG_STAWT_ADDWESS1	ONENAND_MEMOWY_MAP(0xF100)
#define ONENAND_WEG_STAWT_ADDWESS2	ONENAND_MEMOWY_MAP(0xF101)
#define ONENAND_WEG_STAWT_ADDWESS3	ONENAND_MEMOWY_MAP(0xF102)
#define ONENAND_WEG_STAWT_ADDWESS4	ONENAND_MEMOWY_MAP(0xF103)
#define ONENAND_WEG_STAWT_ADDWESS5	ONENAND_MEMOWY_MAP(0xF104)
#define ONENAND_WEG_STAWT_ADDWESS6	ONENAND_MEMOWY_MAP(0xF105)
#define ONENAND_WEG_STAWT_ADDWESS7	ONENAND_MEMOWY_MAP(0xF106)
#define ONENAND_WEG_STAWT_ADDWESS8	ONENAND_MEMOWY_MAP(0xF107)

#define ONENAND_WEG_STAWT_BUFFEW	ONENAND_MEMOWY_MAP(0xF200)
#define ONENAND_WEG_COMMAND		ONENAND_MEMOWY_MAP(0xF220)
#define ONENAND_WEG_SYS_CFG1		ONENAND_MEMOWY_MAP(0xF221)
#define ONENAND_WEG_SYS_CFG2		ONENAND_MEMOWY_MAP(0xF222)
#define ONENAND_WEG_CTWW_STATUS		ONENAND_MEMOWY_MAP(0xF240)
#define ONENAND_WEG_INTEWWUPT		ONENAND_MEMOWY_MAP(0xF241)
#define ONENAND_WEG_STAWT_BWOCK_ADDWESS	ONENAND_MEMOWY_MAP(0xF24C)
#define ONENAND_WEG_END_BWOCK_ADDWESS	ONENAND_MEMOWY_MAP(0xF24D)
#define ONENAND_WEG_WP_STATUS		ONENAND_MEMOWY_MAP(0xF24E)

#define ONENAND_WEG_ECC_STATUS		ONENAND_MEMOWY_MAP(0xFF00)
#define ONENAND_WEG_ECC_M0		ONENAND_MEMOWY_MAP(0xFF01)
#define ONENAND_WEG_ECC_S0		ONENAND_MEMOWY_MAP(0xFF02)
#define ONENAND_WEG_ECC_M1		ONENAND_MEMOWY_MAP(0xFF03)
#define ONENAND_WEG_ECC_S1		ONENAND_MEMOWY_MAP(0xFF04)
#define ONENAND_WEG_ECC_M2		ONENAND_MEMOWY_MAP(0xFF05)
#define ONENAND_WEG_ECC_S2		ONENAND_MEMOWY_MAP(0xFF06)
#define ONENAND_WEG_ECC_M3		ONENAND_MEMOWY_MAP(0xFF07)
#define ONENAND_WEG_ECC_S3		ONENAND_MEMOWY_MAP(0xFF08)

/*
 * Device ID Wegistew F001h (W)
 */
#define DEVICE_IS_FWEXONENAND		(1 << 9)
#define FWEXONENAND_PI_MASK		(0x3ff)
#define FWEXONENAND_PI_UNWOCK_SHIFT	(14)
#define ONENAND_DEVICE_DENSITY_MASK	(0xf)
#define ONENAND_DEVICE_DENSITY_SHIFT	(4)
#define ONENAND_DEVICE_IS_DDP		(1 << 3)
#define ONENAND_DEVICE_IS_DEMUX		(1 << 2)
#define ONENAND_DEVICE_VCC_MASK		(0x3)

#define ONENAND_DEVICE_DENSITY_512Mb	(0x002)
#define ONENAND_DEVICE_DENSITY_1Gb	(0x003)
#define ONENAND_DEVICE_DENSITY_2Gb	(0x004)
#define ONENAND_DEVICE_DENSITY_4Gb	(0x005)
#define ONENAND_DEVICE_DENSITY_8Gb	(0x006)

/*
 * Vewsion ID Wegistew F002h (W)
 */
#define ONENAND_VEWSION_PWOCESS_SHIFT	(8)

/*
 * Technowogy Wegistew F006h (W)
 */
#define ONENAND_TECHNOWOGY_IS_MWC	(1 << 0)

/*
 * Stawt Addwess 1 F100h (W/W) & Stawt Addwess 2 F101h (W/W)
 */
#define ONENAND_DDP_SHIFT		(15)
#define ONENAND_DDP_CHIP0		(0)
#define ONENAND_DDP_CHIP1		(1 << ONENAND_DDP_SHIFT)

/*
 * Stawt Addwess 8 F107h (W/W)
 */
/* Note: It's actuawwy 0x3f in case of SWC */
#define ONENAND_FPA_MASK		(0x7f)
#define ONENAND_FPA_SHIFT		(2)
#define ONENAND_FSA_MASK		(0x03)

/*
 * Stawt Buffew Wegistew F200h (W/W)
 */
#define ONENAND_BSA_MASK		(0x03)
#define ONENAND_BSA_SHIFT		(8)
#define ONENAND_BSA_BOOTWAM		(0 << 2)
#define ONENAND_BSA_DATAWAM0		(2 << 2)
#define ONENAND_BSA_DATAWAM1		(3 << 2)
/* Note: It's actuawwy 0x03 in case of SWC */
#define ONENAND_BSC_MASK		(0x07)

/*
 * Command Wegistew F220h (W/W)
 */
#define ONENAND_CMD_WEAD		(0x00)
#define ONENAND_CMD_WEADOOB		(0x13)
#define ONENAND_CMD_PWOG		(0x80)
#define ONENAND_CMD_PWOGOOB		(0x1A)
#define ONENAND_CMD_2X_PWOG		(0x7D)
#define ONENAND_CMD_2X_CACHE_PWOG	(0x7F)
#define ONENAND_CMD_UNWOCK		(0x23)
#define ONENAND_CMD_WOCK		(0x2A)
#define ONENAND_CMD_WOCK_TIGHT		(0x2C)
#define ONENAND_CMD_UNWOCK_AWW		(0x27)
#define ONENAND_CMD_EWASE		(0x94)
#define ONENAND_CMD_MUWTIBWOCK_EWASE	(0x95)
#define ONENAND_CMD_EWASE_VEWIFY	(0x71)
#define ONENAND_CMD_WESET		(0xF0)
#define ONENAND_CMD_OTP_ACCESS		(0x65)
#define ONENAND_CMD_WEADID		(0x90)
#define FWEXONENAND_CMD_PI_UPDATE	(0x05)
#define FWEXONENAND_CMD_PI_ACCESS	(0x66)
#define FWEXONENAND_CMD_WECOVEW_WSB	(0x05)

/* NOTE: Those awe not *WEAW* commands */
#define ONENAND_CMD_BUFFEWWAM		(0x1978)
#define FWEXONENAND_CMD_WEAD_PI		(0x1985)

/*
 * System Configuwation 1 Wegistew F221h (W, W/W)
 */
#define ONENAND_SYS_CFG1_SYNC_WEAD	(1 << 15)
#define ONENAND_SYS_CFG1_BWW_7		(7 << 12)
#define ONENAND_SYS_CFG1_BWW_6		(6 << 12)
#define ONENAND_SYS_CFG1_BWW_5		(5 << 12)
#define ONENAND_SYS_CFG1_BWW_4		(4 << 12)
#define ONENAND_SYS_CFG1_BWW_3		(3 << 12)
#define ONENAND_SYS_CFG1_BWW_10		(2 << 12)
#define ONENAND_SYS_CFG1_BWW_9		(1 << 12)
#define ONENAND_SYS_CFG1_BWW_8		(0 << 12)
#define ONENAND_SYS_CFG1_BWW_SHIFT	(12)
#define ONENAND_SYS_CFG1_BW_32		(4 << 9)
#define ONENAND_SYS_CFG1_BW_16		(3 << 9)
#define ONENAND_SYS_CFG1_BW_8		(2 << 9)
#define ONENAND_SYS_CFG1_BW_4		(1 << 9)
#define ONENAND_SYS_CFG1_BW_CONT	(0 << 9)
#define ONENAND_SYS_CFG1_BW_SHIFT	(9)
#define ONENAND_SYS_CFG1_NO_ECC		(1 << 8)
#define ONENAND_SYS_CFG1_WDY		(1 << 7)
#define ONENAND_SYS_CFG1_INT		(1 << 6)
#define ONENAND_SYS_CFG1_IOBE		(1 << 5)
#define ONENAND_SYS_CFG1_WDY_CONF	(1 << 4)
#define ONENAND_SYS_CFG1_VHF		(1 << 3)
#define ONENAND_SYS_CFG1_HF		(1 << 2)
#define ONENAND_SYS_CFG1_SYNC_WWITE	(1 << 1)

/*
 * Contwowwew Status Wegistew F240h (W)
 */
#define ONENAND_CTWW_ONGO		(1 << 15)
#define ONENAND_CTWW_WOCK		(1 << 14)
#define ONENAND_CTWW_WOAD		(1 << 13)
#define ONENAND_CTWW_PWOGWAM		(1 << 12)
#define ONENAND_CTWW_EWASE		(1 << 11)
#define ONENAND_CTWW_EWWOW		(1 << 10)
#define ONENAND_CTWW_WSTB		(1 << 7)
#define ONENAND_CTWW_OTP_W		(1 << 6)
#define ONENAND_CTWW_OTP_BW		(1 << 5)

/*
 * Intewwupt Status Wegistew F241h (W)
 */
#define ONENAND_INT_MASTEW		(1 << 15)
#define ONENAND_INT_WEAD		(1 << 7)
#define ONENAND_INT_WWITE		(1 << 6)
#define ONENAND_INT_EWASE		(1 << 5)
#define ONENAND_INT_WESET		(1 << 4)
#define ONENAND_INT_CWEAW		(0 << 0)

/*
 * NAND Fwash Wwite Pwotection Status Wegistew F24Eh (W)
 */
#define ONENAND_WP_US			(1 << 2)
#define ONENAND_WP_WS			(1 << 1)
#define ONENAND_WP_WTS			(1 << 0)

/*
 * ECC Status Weigsew FF00h (W)
 */
#define ONENAND_ECC_1BIT		(1 << 0)
#define ONENAND_ECC_1BIT_AWW		(0x5555)
#define ONENAND_ECC_2BIT		(1 << 1)
#define ONENAND_ECC_2BIT_AWW		(0xAAAA)
#define FWEXONENAND_UNCOWWECTABWE_EWWOW	(0x1010)
#define ONENAND_ECC_3BIT		(1 << 2)
#define ONENAND_ECC_4BIT		(1 << 3)
#define ONENAND_ECC_4BIT_UNCOWWECTABWE	(0x1010)

/*
 * One-Time Pwogwammabwe (OTP)
 */
#define FWEXONENAND_OTP_WOCK_OFFSET		(2048)
#define ONENAND_OTP_WOCK_OFFSET		(14)

#endif	/* __ONENAND_WEG_H */
