Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id C4E09CD6E49
	for <qemu-riscv@archiver.kernel.org>; Fri, 29 May 2026 18:33:27 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1wT21B-0002yJ-M5; Fri, 29 May 2026 14:33:13 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <pierrick.bouvier@oss.qualcomm.com>)
 id 1wT211-0002v4-7B
 for qemu-riscv@nongnu.org; Fri, 29 May 2026 14:33:03 -0400
Received: from mx0a-0031df01.pphosted.com ([205.220.168.131])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <pierrick.bouvier@oss.qualcomm.com>)
 id 1wT20z-0008Ih-2n
 for qemu-riscv@nongnu.org; Fri, 29 May 2026 14:33:02 -0400
Received: from pps.filterd (m0279864.ppops.net [127.0.0.1])
 by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id
 64TIQe5Z877141
 for <qemu-riscv@nongnu.org>; Fri, 29 May 2026 18:32:59 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
 cc:content-transfer-encoding:content-type:date:from:in-reply-to
 :message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
 nzDfJflnY7niPY39DVPah9WcdVeoxqqcSGibMMC2R2U=; b=X5Gjv0OzIlKCRCuz
 o74u+xyPw43HCkwUyn0d30iUBIBuDBPSXaBy06oCKcmyW7BtE7UuGV4AXCF2k78Q
 hvdOkz8VQjixXU/zEnTOsL/UlGN+OptvUGctRSfN4u702Br1C5X/d8ODnt9lotGl
 LcQZrrZUiQ2McTF+OQvKch0OujbczCUyKYpbB4PZZqo67FzQAHEIAY/kHaOUmIx7
 X33N4hgMsOge7NwrA6T9RgdcVsV8Mpnssa+OWrKk1/cylIQ1aoD//vVYC9QlaGfa
 qvcotdZWvLz2jJlLJ9SGQf7aeDT1opLXrelFRl4bx0MhsmBk6ocZA8p7LmVbkjYn
 +2eNUg==
Received: from mail-dl1-f71.google.com (mail-dl1-f71.google.com [74.125.82.71])
 by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4efg3401qm-1
 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
 for <qemu-riscv@nongnu.org>; Fri, 29 May 2026 18:32:59 +0000 (GMT)
Received: by mail-dl1-f71.google.com with SMTP id
 a92af1059eb24-12dece274b1so18811554c88.1
 for <qemu-riscv@nongnu.org>; Fri, 29 May 2026 11:32:59 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=oss.qualcomm.com; s=google; t=1780079578; x=1780684378; darn=nongnu.org;
 h=content-transfer-encoding:in-reply-to:content-language:from
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :from:to:cc:subject:date:message-id:reply-to;
 bh=nzDfJflnY7niPY39DVPah9WcdVeoxqqcSGibMMC2R2U=;
 b=Ho3i0cyu/CDQzh1PVxyQkJzlaZGsbgHC37RjV383vfbEtJoFY2Z6Vc0GZeCGhl84Im
 v3Nd5y6HCVu+tsp3jjiXadhosi8cZbB49wjNPLQ6I3/9S/2Mh4BhM245syPDfSj8pFJK
 fij6y1bcfX0jEuBiVD+PkDlzgGrSnBwySRySSv4nEvIknRn/qLHsxyxN/vHXUlhpKDfF
 YdOihrxLe95uwkrKW55Hj5gOlrWVYFGuX1RkGyEqb3Z6bc/UtuQfh+tDQpo3dHd7m2kR
 1Qe/FCs7Gmr4PhIXMtm9We8QbqE0Sdb7vI4vI0fPUECzWjW+PMykZM5pWBau+NHiyRPV
 tCrw==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20251104; t=1780079578; x=1780684378;
 h=content-transfer-encoding:in-reply-to:content-language:from
 :references:cc:to:subject:user-agent:mime-version:date:message-id
 :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=nzDfJflnY7niPY39DVPah9WcdVeoxqqcSGibMMC2R2U=;
 b=DzAOjJuDr2ybgBo0wQa8R9swhUQff9MNIHpt7IfxyqJ5NWpxEsBp93EobG3llUTdkI
 bdGyLuOvZ4PNTcUfr0SXcG1p6YMGBWpQoURNKov6jm5DURV3PHC3OD8zErlSriHT1JUC
 elLEB23YKDMNHu+8wjRVzjdpqUReceo7sMkIhQL/qJUbTPdP7dUAk0EtDF2gkRr3atFd
 UpYTsLmYdgyZPImz9oviyW6EGXcCj2kvynsslgcQH8g6KzHQhHXt3K96IH+iwx53tkd1
 T/Andu6Pf8Cf6uoDjQ5phSH8+HMHwbstXpzb2mVOamuO2QDrBKYN66TQeQgyyQcYzHMD
 N0gw==
X-Forwarded-Encrypted: i=1;
 AFNElJ/fefhmmBYZcQSzjo3cBhGRNCUBk4U+gVcqK7VHmQqHvuXWFmkfh0EqetPTwptNovVhlw09Tl9ZkHWg@nongnu.org
X-Gm-Message-State: AOJu0Yy+EGh/juoGato5NGK1m3NWc9Zh9hBex/8FMBE6sCYFbbkJTgbO
 QTzN4bJ+9iZkkXJO0W1KUW/E/7fue/e+TnRsvFhcAGOu3I4G1r3La9xy+HPCuypIMmklRF2wlgQ
 eJwL4m2tdbMQEIrahFjizA5ZJLvJGgPx+n+gvkXewQZs222KAc1QAsxIPfg==
X-Gm-Gg: Acq92OFaxFgcyph0qOuNfJOeCEGvw5ghpSiRNc6tm2+aRYQ23nnRWTXY2eYnj+5qCa8
 pbnIy1NC2v3T776YY1tXRmE0AMTt8OMRSGnmnEhuwMCdscBcwevjP7QspBtXn+sYJpgyzdv/wDc
 XDX7U+Li7rls+BBMUkzhw/X9v06B5wFWG05luyMuvZp/wZv18Qtgv+Lr5FhkuObpmjVgcpOu7f+
 v++UQNwG98gWI13RWovK7CMZj+xD3WJkVw/dvCD/F30jlFzH+iFy5juAu87OCfpuJBiNGya2+LH
 ks4I+BWEtdN3kRh/mkYsl8fbeYnzIkNljgA6eJrKK0mu4zQVovW0GXBXILnIJda92ylCLJdv7Su
 IkpwNcmuvyr2pqxGJ8Us+8HsBfmxT1u3QuurO3M1LgY2wGASWnVh97rE5dP3C4YUIKKYmpdvbhw
 W/UdWgx8a0/aLxC51vqUvBrBi8
X-Received: by 2002:a05:7022:b89:b0:12b:f8d6:d4bc with SMTP id
 a92af1059eb24-137d429c8cemr372090c88.34.1780079578400; 
 Fri, 29 May 2026 11:32:58 -0700 (PDT)
X-Received: by 2002:a05:7022:b89:b0:12b:f8d6:d4bc with SMTP id
 a92af1059eb24-137d429c8cemr372048c88.34.1780079577805; 
 Fri, 29 May 2026 11:32:57 -0700 (PDT)
Received: from [192.168.1.170] (216-71-219-44.dyn.novuscom.net.
 [216.71.219.44]) by smtp.gmail.com with ESMTPSA id
 a92af1059eb24-137b36aef95sm1649548c88.4.2026.05.29.11.32.55
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Fri, 29 May 2026 11:32:57 -0700 (PDT)
Message-ID: <179357ae-8d50-49e5-abc5-8abf670be847@oss.qualcomm.com>
Date: Fri, 29 May 2026 11:32:55 -0700
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH 05/17] accel/kvm: Remove need for
 AccelCPUClass::cpu_target_realize
To: =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@linaro.org>,
 qemu-devel@nongnu.org
Cc: Reinoud Zandijk <reinoud@netbsd.org>,
 Pedro Barbuda <pbarbuda@microsoft.com>,
 Nicholas Piggin <npiggin@gmail.com>,
 Glenn Miles <milesg@linux.ibm.com>, Alexander Graf <agraf@csgraf.de>,
 Peter Maydell <peter.maydell@linaro.org>,
 Marcelo Tosatti <mtosatti@redhat.com>, qemu-arm@nongnu.org,
 Richard Henderson <richard.henderson@linaro.org>,
 Roman Bolshakov <rbolshakov@ddn.com>, Anton Johansson <anjo@rev.ng>,
 Paolo Bonzini <pbonzini@redhat.com>,
 =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@mailo.com>,
 Palmer Dabbelt <palmer@dabbelt.com>, Song Gao <gaosong@loongson.cn>,
 qemu-riscv@nongnu.org, Liu Zhiwei <zhiwei_liu@linux.alibaba.com>,
 Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
 Harsh Prateek Bora <harshpb@linux.ibm.com>,
 Phil Dennis-Jordan <phil@philjordan.eu>,
 Alistair Francis <alistair.francis@wdc.com>, qemu-ppc@nongnu.org,
 Weiwei Li <liwei1518@gmail.com>, Chao Liu <chao.liu.zevorn@gmail.com>,
 kvm@vger.kernel.org, Claudio Fontana <cfontana@suse.de>,
 Chinmay Rath <rathc@linux.ibm.com>,
 Mohamed Mediouni <mohamed@unpredictable.fr>
References: <20260529142434.87880-1-philmd@linaro.org>
 <20260529142434.87880-6-philmd@linaro.org>
From: Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>
Content-Language: en-US
In-Reply-To: <20260529142434.87880-6-philmd@linaro.org>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-Proofpoint-ORIG-GUID: Hv4KxBs8lPW4LWEsi9eKOPpCjwHjryzU
X-Authority-Analysis: v=2.4 cv=EOI2FVZC c=1 sm=1 tr=0 ts=6a19dbdb cx=c_pps
 a=JYo30EpNSr/tUYqK9jHPoA==:117 a=iLqgmErQAxjCjdq5jj1Aqg==:17
 a=IkcTkHD0fZMA:10 a=NGcC8JguVDcA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=DJpcGTmdVt4CTyJn9g5Z:22
 a=KKAkSRfTAAAA:8 a=EUspDBNiAAAA:8 a=tWnGTKlWpr7XSlU29EEA:9 a=3ZKOabzyN94A:10
 a=QEXdDO2ut3YA:10 a=Fk4IpSoW4aLDllm1B1p-:22 a=cvBusfyB2V15izCimMoJ:22
X-Proofpoint-GUID: Hv4KxBs8lPW4LWEsi9eKOPpCjwHjryzU
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNTI5MDE4NSBTYWx0ZWRfX3wskUSZ+tN4z
 BW/7/PP5F8AhNWbbDMyimroP1mXV+i955BWQ/rEoPUwfGvZmsoWqF8nhX+YeA4L9jdXSl5wCnAo
 Km1hvLUenmxSPgMZvRbZeBuJr4pWYJmPoYP4ES9nIfIyUgxvDgz0XFw9+KvAwA0pGOtQwnvr5qT
 Z646+dCN51nHEAxTWIoYpZuXHQ1ZL1u9NkGOe92QTCByAh/hmXXjsYzm8Ye9fTYlGQJVX0th2B1
 oABaj3f46HxXApgRCM2uSl+v4QxZfkj+2vCy+w34KC67jyhfYki8dBCGVnqOufQq2Qo/CvEypyv
 gWo3FFjMtej2xaL1uqwIsb6F2PHCKZWbcLNJiMQorNyBywkDFN82hfXAkIWwuSb3Wm9VoCa/XTl
 KEnZLiwI4L8suFu6tNmt+tbVrQO4sXe0BuZUiwmlJwr6WL9IULEGkcSnO8ym8jZ/mm5j2VyxuRy
 Dfam7MDxTwc3JpbUZYg==
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49
 definitions=2026-05-29_05,2026-05-28_03,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 priorityscore=1501 impostorscore=0 spamscore=0 phishscore=0 bulkscore=0
 suspectscore=0 clxscore=1015 malwarescore=0 lowpriorityscore=0 adultscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2605210000 definitions=main-2605290185
Received-SPF: pass client-ip=205.220.168.131;
 envelope-from=pierrick.bouvier@oss.qualcomm.com;
 helo=mx0a-0031df01.pphosted.com
X-Spam_score_int: -27
X-Spam_score: -2.8
X-Spam_bar: --
X-Spam_report: (-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_LOW=-0.7, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=unavailable autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

On 5/29/2026 7:24 AM, Philippe Mathieu-Daudé wrote:
> accel_cpu_common_realize() first calls accel_cpu->cpu_target_realize
> then ops->cpu_realize.
> 
> Rather than having one handler for each host architecture, use a
> single host-specific method (prefixed with kvm_arch_* like other
> similar KVM methods). Register it once as AccelOpsClass
> cpu_target_realize handler.
> 
> PPC's ACCEL_CPU_NAME("kvm") TypeInfo is  now empty, remove it.
> 
> Signed-off-by: Philippe Mathieu-Daudé <philmd@linaro.org>
> ---
>  include/system/kvm.h       |  2 ++
>  accel/kvm/kvm-accel-ops.c  |  1 +
>  target/i386/kvm/kvm-cpu.c  |  3 +--
>  target/ppc/kvm.c           | 23 +----------------------
>  target/riscv/kvm/kvm-cpu.c | 10 +---------
>  5 files changed, 6 insertions(+), 33 deletions(-)
> 
> diff --git a/include/system/kvm.h b/include/system/kvm.h
> index 5fa33eddda3..fd7175ea9f5 100644
> --- a/include/system/kvm.h
> +++ b/include/system/kvm.h
> @@ -364,6 +364,8 @@ int kvm_arch_pre_create_vcpu(CPUState *cpu, Error **errp);
>  int kvm_arch_init_vcpu(CPUState *cpu);
>  int kvm_arch_destroy_vcpu(CPUState *cpu);
>  
> +bool kvm_arch_cpu_realize(CPUState *cpu, Error **errp);
> +
>  #ifdef TARGET_KVM_HAVE_RESET_PARKED_VCPU
>  void kvm_arch_reset_parked_vcpu(unsigned long vcpu_id, int kvm_fd);
>  #else
> diff --git a/accel/kvm/kvm-accel-ops.c b/accel/kvm/kvm-accel-ops.c
> index 6d9140e549f..4294c7a9514 100644
> --- a/accel/kvm/kvm-accel-ops.c
> +++ b/accel/kvm/kvm-accel-ops.c
> @@ -97,6 +97,7 @@ static void kvm_accel_ops_class_init(ObjectClass *oc, const void *data)
>      AccelOpsClass *ops = ACCEL_OPS_CLASS(oc);
>  
>      ops->create_vcpu_thread = kvm_start_vcpu_thread;
> +    ops->cpu_target_realize = kvm_arch_cpu_realize;

cpu_realize

>      ops->cpu_thread_is_idle = kvm_vcpu_thread_is_idle;
>      ops->cpus_are_resettable = kvm_cpus_are_resettable;
>      ops->synchronize_post_reset = kvm_cpu_synchronize_post_reset;
> diff --git a/target/i386/kvm/kvm-cpu.c b/target/i386/kvm/kvm-cpu.c
> index c34d9f15c7e..36634ec8929 100644
> --- a/target/i386/kvm/kvm-cpu.c
> +++ b/target/i386/kvm/kvm-cpu.c
> @@ -39,7 +39,7 @@ static void kvm_set_guest_phys_bits(CPUState *cs)
>      }
>  }
>  
> -static bool kvm_cpu_realizefn(CPUState *cs, Error **errp)
> +bool kvm_arch_cpu_realize(CPUState *cs, Error **errp)
>  {
>      X86CPU *cpu = X86_CPU(cs);
>      X86CPUClass *xcc = X86_CPU_GET_CLASS(cpu);
> @@ -237,7 +237,6 @@ static void kvm_cpu_accel_class_init(ObjectClass *oc, const void *data)
>  {
>      AccelCPUClass *acc = ACCEL_CPU_CLASS(oc);
>  
> -    acc->cpu_target_realize = kvm_cpu_realizefn;
>      acc->cpu_instance_init = kvm_cpu_instance_init;
>  }
>  static const TypeInfo kvm_cpu_accel_type_info = {
> diff --git a/target/ppc/kvm.c b/target/ppc/kvm.c
> index b94c2997a07..013f5e852e1 100644
> --- a/target/ppc/kvm.c
> +++ b/target/ppc/kvm.c
> @@ -49,7 +49,6 @@
>  #include "elf.h"
>  #include "system/kvm_int.h"
>  #include "system/kvm.h"
> -#include "accel/accel-cpu-target.h"
>  
>  #include CONFIG_DEVICES
>  
> @@ -2353,7 +2352,7 @@ static void alter_insns(uint64_t *word, uint64_t flags, bool on)
>      }
>  }
>  
> -static bool kvmppc_cpu_realize(CPUState *cs, Error **errp)
> +bool kvm_arch_cpu_realize(CPUState *cs, Error **errp)
>  {
>      int ret;
>      const char *vcpu_str = (cs->parent_obj.hotplugged == true) ?
> @@ -2995,23 +2994,3 @@ void kvmppc_set_reg_tb_offset(PowerPCCPU *cpu, int64_t tb_offset)
>  void kvm_arch_accel_class_init(ObjectClass *oc)
>  {
>  }
> -
> -static void kvm_cpu_accel_class_init(ObjectClass *oc, const void *data)
> -{
> -    AccelCPUClass *acc = ACCEL_CPU_CLASS(oc);
> -
> -    acc->cpu_target_realize = kvmppc_cpu_realize;
> -}
> -
> -static const TypeInfo kvm_cpu_accel_type_info = {
> -    .name = ACCEL_CPU_NAME("kvm"),
> -
> -    .parent = TYPE_ACCEL_CPU,
> -    .class_init = kvm_cpu_accel_class_init,
> -    .abstract = true,
> -};
> -static void kvm_cpu_accel_register_types(void)
> -{
> -    type_register_static(&kvm_cpu_accel_type_info);
> -}
> -type_init(kvm_cpu_accel_register_types);
> diff --git a/target/riscv/kvm/kvm-cpu.c b/target/riscv/kvm/kvm-cpu.c
> index 17ba38403a3..7c4440d0025 100644
> --- a/target/riscv/kvm/kvm-cpu.c
> +++ b/target/riscv/kvm/kvm-cpu.c
> @@ -1990,14 +1990,7 @@ static void kvm_cpu_instance_init(CPUState *cs)
>      kvm_riscv_add_cpu_user_properties(obj);
>  }
>  
> -/*
> - * We'll get here via the following path:
> - *
> - * riscv_cpu_realize()
> - *   -> cpu_exec_realizefn()
> - *      -> kvm_cpu_realize() (via accel_cpu_common_realize())
> - */
> -static bool kvm_cpu_realize(CPUState *cs, Error **errp)
> +bool kvm_arch_cpu_realize(CPUState *cs, Error **errp)
>  {
>      RISCVCPU *cpu = RISCV_CPU(cs);
>      int ret;
> @@ -2120,7 +2113,6 @@ static void kvm_cpu_accel_class_init(ObjectClass *oc, const void *data)
>      AccelCPUClass *acc = ACCEL_CPU_CLASS(oc);
>  
>      acc->cpu_instance_init = kvm_cpu_instance_init;
> -    acc->cpu_target_realize = kvm_cpu_realize;
>  }
>  
>  static const TypeInfo kvm_cpu_accel_type_info = {


Reviewed-by: Pierrick Bouvier <pierrick.bouvier@oss.qualcomm.com>

Regards,
Pierrick

