
VirtualQueue.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fe2c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e60  0800ffc0  0800ffc0  0001ffc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010e20  08010e20  00030200  2**0
                  CONTENTS
  4 .ARM          00000008  08010e20  08010e20  00020e20  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010e28  08010e28  00030200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010e28  08010e28  00020e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010e2c  08010e2c  00020e2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000200  20000000  08010e30  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c50  20000200  08011030  00030200  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000e50  08011030  00030e50  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00024a25  00000000  00000000  00030230  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000041d7  00000000  00000000  00054c55  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001bc8  00000000  00000000  00058e30  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000019d0  00000000  00000000  0005a9f8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002e72c  00000000  00000000  0005c3c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001a13d  00000000  00000000  0008aaf4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00113c81  00000000  00000000  000a4c31  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001b88b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000085fc  00000000  00000000  001b8930  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000200 	.word	0x20000200
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ffa4 	.word	0x0800ffa4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000204 	.word	0x20000204
 80001cc:	0800ffa4 	.word	0x0800ffa4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b972 	b.w	8000f34 <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f806 	bl	8000c68 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__udivmoddi4>:
 8000c68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c6c:	9e08      	ldr	r6, [sp, #32]
 8000c6e:	4604      	mov	r4, r0
 8000c70:	4688      	mov	r8, r1
 8000c72:	2b00      	cmp	r3, #0
 8000c74:	d14b      	bne.n	8000d0e <__udivmoddi4+0xa6>
 8000c76:	428a      	cmp	r2, r1
 8000c78:	4615      	mov	r5, r2
 8000c7a:	d967      	bls.n	8000d4c <__udivmoddi4+0xe4>
 8000c7c:	fab2 f282 	clz	r2, r2
 8000c80:	b14a      	cbz	r2, 8000c96 <__udivmoddi4+0x2e>
 8000c82:	f1c2 0720 	rsb	r7, r2, #32
 8000c86:	fa01 f302 	lsl.w	r3, r1, r2
 8000c8a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c8e:	4095      	lsls	r5, r2
 8000c90:	ea47 0803 	orr.w	r8, r7, r3
 8000c94:	4094      	lsls	r4, r2
 8000c96:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c9a:	0c23      	lsrs	r3, r4, #16
 8000c9c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ca0:	fa1f fc85 	uxth.w	ip, r5
 8000ca4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ca8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cac:	fb07 f10c 	mul.w	r1, r7, ip
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d909      	bls.n	8000cc8 <__udivmoddi4+0x60>
 8000cb4:	18eb      	adds	r3, r5, r3
 8000cb6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cba:	f080 811b 	bcs.w	8000ef4 <__udivmoddi4+0x28c>
 8000cbe:	4299      	cmp	r1, r3
 8000cc0:	f240 8118 	bls.w	8000ef4 <__udivmoddi4+0x28c>
 8000cc4:	3f02      	subs	r7, #2
 8000cc6:	442b      	add	r3, r5
 8000cc8:	1a5b      	subs	r3, r3, r1
 8000cca:	b2a4      	uxth	r4, r4
 8000ccc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cd0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cd4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cd8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cdc:	45a4      	cmp	ip, r4
 8000cde:	d909      	bls.n	8000cf4 <__udivmoddi4+0x8c>
 8000ce0:	192c      	adds	r4, r5, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	f080 8107 	bcs.w	8000ef8 <__udivmoddi4+0x290>
 8000cea:	45a4      	cmp	ip, r4
 8000cec:	f240 8104 	bls.w	8000ef8 <__udivmoddi4+0x290>
 8000cf0:	3802      	subs	r0, #2
 8000cf2:	442c      	add	r4, r5
 8000cf4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000cf8:	eba4 040c 	sub.w	r4, r4, ip
 8000cfc:	2700      	movs	r7, #0
 8000cfe:	b11e      	cbz	r6, 8000d08 <__udivmoddi4+0xa0>
 8000d00:	40d4      	lsrs	r4, r2
 8000d02:	2300      	movs	r3, #0
 8000d04:	e9c6 4300 	strd	r4, r3, [r6]
 8000d08:	4639      	mov	r1, r7
 8000d0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0xbe>
 8000d12:	2e00      	cmp	r6, #0
 8000d14:	f000 80eb 	beq.w	8000eee <__udivmoddi4+0x286>
 8000d18:	2700      	movs	r7, #0
 8000d1a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d1e:	4638      	mov	r0, r7
 8000d20:	4639      	mov	r1, r7
 8000d22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d26:	fab3 f783 	clz	r7, r3
 8000d2a:	2f00      	cmp	r7, #0
 8000d2c:	d147      	bne.n	8000dbe <__udivmoddi4+0x156>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d302      	bcc.n	8000d38 <__udivmoddi4+0xd0>
 8000d32:	4282      	cmp	r2, r0
 8000d34:	f200 80fa 	bhi.w	8000f2c <__udivmoddi4+0x2c4>
 8000d38:	1a84      	subs	r4, r0, r2
 8000d3a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d3e:	2001      	movs	r0, #1
 8000d40:	4698      	mov	r8, r3
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	d0e0      	beq.n	8000d08 <__udivmoddi4+0xa0>
 8000d46:	e9c6 4800 	strd	r4, r8, [r6]
 8000d4a:	e7dd      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000d4c:	b902      	cbnz	r2, 8000d50 <__udivmoddi4+0xe8>
 8000d4e:	deff      	udf	#255	; 0xff
 8000d50:	fab2 f282 	clz	r2, r2
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f040 808f 	bne.w	8000e78 <__udivmoddi4+0x210>
 8000d5a:	1b49      	subs	r1, r1, r5
 8000d5c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d60:	fa1f f885 	uxth.w	r8, r5
 8000d64:	2701      	movs	r7, #1
 8000d66:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d6a:	0c23      	lsrs	r3, r4, #16
 8000d6c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d70:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d74:	fb08 f10c 	mul.w	r1, r8, ip
 8000d78:	4299      	cmp	r1, r3
 8000d7a:	d907      	bls.n	8000d8c <__udivmoddi4+0x124>
 8000d7c:	18eb      	adds	r3, r5, r3
 8000d7e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d82:	d202      	bcs.n	8000d8a <__udivmoddi4+0x122>
 8000d84:	4299      	cmp	r1, r3
 8000d86:	f200 80cd 	bhi.w	8000f24 <__udivmoddi4+0x2bc>
 8000d8a:	4684      	mov	ip, r0
 8000d8c:	1a59      	subs	r1, r3, r1
 8000d8e:	b2a3      	uxth	r3, r4
 8000d90:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d94:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d98:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d9c:	fb08 f800 	mul.w	r8, r8, r0
 8000da0:	45a0      	cmp	r8, r4
 8000da2:	d907      	bls.n	8000db4 <__udivmoddi4+0x14c>
 8000da4:	192c      	adds	r4, r5, r4
 8000da6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x14a>
 8000dac:	45a0      	cmp	r8, r4
 8000dae:	f200 80b6 	bhi.w	8000f1e <__udivmoddi4+0x2b6>
 8000db2:	4618      	mov	r0, r3
 8000db4:	eba4 0408 	sub.w	r4, r4, r8
 8000db8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dbc:	e79f      	b.n	8000cfe <__udivmoddi4+0x96>
 8000dbe:	f1c7 0c20 	rsb	ip, r7, #32
 8000dc2:	40bb      	lsls	r3, r7
 8000dc4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000dc8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dcc:	fa01 f407 	lsl.w	r4, r1, r7
 8000dd0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000dd4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000dd8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000ddc:	4325      	orrs	r5, r4
 8000dde:	fbb3 f9f8 	udiv	r9, r3, r8
 8000de2:	0c2c      	lsrs	r4, r5, #16
 8000de4:	fb08 3319 	mls	r3, r8, r9, r3
 8000de8:	fa1f fa8e 	uxth.w	sl, lr
 8000dec:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000df0:	fb09 f40a 	mul.w	r4, r9, sl
 8000df4:	429c      	cmp	r4, r3
 8000df6:	fa02 f207 	lsl.w	r2, r2, r7
 8000dfa:	fa00 f107 	lsl.w	r1, r0, r7
 8000dfe:	d90b      	bls.n	8000e18 <__udivmoddi4+0x1b0>
 8000e00:	eb1e 0303 	adds.w	r3, lr, r3
 8000e04:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e08:	f080 8087 	bcs.w	8000f1a <__udivmoddi4+0x2b2>
 8000e0c:	429c      	cmp	r4, r3
 8000e0e:	f240 8084 	bls.w	8000f1a <__udivmoddi4+0x2b2>
 8000e12:	f1a9 0902 	sub.w	r9, r9, #2
 8000e16:	4473      	add	r3, lr
 8000e18:	1b1b      	subs	r3, r3, r4
 8000e1a:	b2ad      	uxth	r5, r5
 8000e1c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e20:	fb08 3310 	mls	r3, r8, r0, r3
 8000e24:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e28:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e2c:	45a2      	cmp	sl, r4
 8000e2e:	d908      	bls.n	8000e42 <__udivmoddi4+0x1da>
 8000e30:	eb1e 0404 	adds.w	r4, lr, r4
 8000e34:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e38:	d26b      	bcs.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3a:	45a2      	cmp	sl, r4
 8000e3c:	d969      	bls.n	8000f12 <__udivmoddi4+0x2aa>
 8000e3e:	3802      	subs	r0, #2
 8000e40:	4474      	add	r4, lr
 8000e42:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e46:	fba0 8902 	umull	r8, r9, r0, r2
 8000e4a:	eba4 040a 	sub.w	r4, r4, sl
 8000e4e:	454c      	cmp	r4, r9
 8000e50:	46c2      	mov	sl, r8
 8000e52:	464b      	mov	r3, r9
 8000e54:	d354      	bcc.n	8000f00 <__udivmoddi4+0x298>
 8000e56:	d051      	beq.n	8000efc <__udivmoddi4+0x294>
 8000e58:	2e00      	cmp	r6, #0
 8000e5a:	d069      	beq.n	8000f30 <__udivmoddi4+0x2c8>
 8000e5c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e60:	eb64 0403 	sbc.w	r4, r4, r3
 8000e64:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e68:	40fd      	lsrs	r5, r7
 8000e6a:	40fc      	lsrs	r4, r7
 8000e6c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e70:	e9c6 5400 	strd	r5, r4, [r6]
 8000e74:	2700      	movs	r7, #0
 8000e76:	e747      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e80:	4095      	lsls	r5, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	fa21 f303 	lsr.w	r3, r1, r3
 8000e8a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e8e:	4338      	orrs	r0, r7
 8000e90:	0c01      	lsrs	r1, r0, #16
 8000e92:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e96:	fa1f f885 	uxth.w	r8, r5
 8000e9a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e9e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea2:	fb07 f308 	mul.w	r3, r7, r8
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	fa04 f402 	lsl.w	r4, r4, r2
 8000eac:	d907      	bls.n	8000ebe <__udivmoddi4+0x256>
 8000eae:	1869      	adds	r1, r5, r1
 8000eb0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000eb4:	d22f      	bcs.n	8000f16 <__udivmoddi4+0x2ae>
 8000eb6:	428b      	cmp	r3, r1
 8000eb8:	d92d      	bls.n	8000f16 <__udivmoddi4+0x2ae>
 8000eba:	3f02      	subs	r7, #2
 8000ebc:	4429      	add	r1, r5
 8000ebe:	1acb      	subs	r3, r1, r3
 8000ec0:	b281      	uxth	r1, r0
 8000ec2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ece:	fb00 f308 	mul.w	r3, r0, r8
 8000ed2:	428b      	cmp	r3, r1
 8000ed4:	d907      	bls.n	8000ee6 <__udivmoddi4+0x27e>
 8000ed6:	1869      	adds	r1, r5, r1
 8000ed8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000edc:	d217      	bcs.n	8000f0e <__udivmoddi4+0x2a6>
 8000ede:	428b      	cmp	r3, r1
 8000ee0:	d915      	bls.n	8000f0e <__udivmoddi4+0x2a6>
 8000ee2:	3802      	subs	r0, #2
 8000ee4:	4429      	add	r1, r5
 8000ee6:	1ac9      	subs	r1, r1, r3
 8000ee8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000eec:	e73b      	b.n	8000d66 <__udivmoddi4+0xfe>
 8000eee:	4637      	mov	r7, r6
 8000ef0:	4630      	mov	r0, r6
 8000ef2:	e709      	b.n	8000d08 <__udivmoddi4+0xa0>
 8000ef4:	4607      	mov	r7, r0
 8000ef6:	e6e7      	b.n	8000cc8 <__udivmoddi4+0x60>
 8000ef8:	4618      	mov	r0, r3
 8000efa:	e6fb      	b.n	8000cf4 <__udivmoddi4+0x8c>
 8000efc:	4541      	cmp	r1, r8
 8000efe:	d2ab      	bcs.n	8000e58 <__udivmoddi4+0x1f0>
 8000f00:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f04:	eb69 020e 	sbc.w	r2, r9, lr
 8000f08:	3801      	subs	r0, #1
 8000f0a:	4613      	mov	r3, r2
 8000f0c:	e7a4      	b.n	8000e58 <__udivmoddi4+0x1f0>
 8000f0e:	4660      	mov	r0, ip
 8000f10:	e7e9      	b.n	8000ee6 <__udivmoddi4+0x27e>
 8000f12:	4618      	mov	r0, r3
 8000f14:	e795      	b.n	8000e42 <__udivmoddi4+0x1da>
 8000f16:	4667      	mov	r7, ip
 8000f18:	e7d1      	b.n	8000ebe <__udivmoddi4+0x256>
 8000f1a:	4681      	mov	r9, r0
 8000f1c:	e77c      	b.n	8000e18 <__udivmoddi4+0x1b0>
 8000f1e:	3802      	subs	r0, #2
 8000f20:	442c      	add	r4, r5
 8000f22:	e747      	b.n	8000db4 <__udivmoddi4+0x14c>
 8000f24:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f28:	442b      	add	r3, r5
 8000f2a:	e72f      	b.n	8000d8c <__udivmoddi4+0x124>
 8000f2c:	4638      	mov	r0, r7
 8000f2e:	e708      	b.n	8000d42 <__udivmoddi4+0xda>
 8000f30:	4637      	mov	r7, r6
 8000f32:	e6e9      	b.n	8000d08 <__udivmoddi4+0xa0>

08000f34 <__aeabi_idiv0>:
 8000f34:	4770      	bx	lr
 8000f36:	bf00      	nop

08000f38 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f42:	2003      	movs	r0, #3
 8000f44:	f001 faac 	bl	80024a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f48:	2000      	movs	r0, #0
 8000f4a:	f000 f80d 	bl	8000f68 <HAL_InitTick>
 8000f4e:	4603      	mov	r3, r0
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d002      	beq.n	8000f5a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f54:	2301      	movs	r3, #1
 8000f56:	71fb      	strb	r3, [r7, #7]
 8000f58:	e001      	b.n	8000f5e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f5a:	f00a fdc3 	bl	800bae4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f5e:	79fb      	ldrb	r3, [r7, #7]
}
 8000f60:	4618      	mov	r0, r3
 8000f62:	3708      	adds	r7, #8
 8000f64:	46bd      	mov	sp, r7
 8000f66:	bd80      	pop	{r7, pc}

08000f68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b084      	sub	sp, #16
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f70:	2300      	movs	r3, #0
 8000f72:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f74:	4b16      	ldr	r3, [pc, #88]	; (8000fd0 <HAL_InitTick+0x68>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d022      	beq.n	8000fc2 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000f7c:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <HAL_InitTick+0x6c>)
 8000f7e:	681a      	ldr	r2, [r3, #0]
 8000f80:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <HAL_InitTick+0x68>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000f88:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f90:	4618      	mov	r0, r3
 8000f92:	f001 faba 	bl	800250a <HAL_SYSTICK_Config>
 8000f96:	4603      	mov	r3, r0
 8000f98:	2b00      	cmp	r3, #0
 8000f9a:	d10f      	bne.n	8000fbc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2b0f      	cmp	r3, #15
 8000fa0:	d809      	bhi.n	8000fb6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	6879      	ldr	r1, [r7, #4]
 8000fa6:	f04f 30ff 	mov.w	r0, #4294967295
 8000faa:	f001 fa84 	bl	80024b6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000fae:	4a0a      	ldr	r2, [pc, #40]	; (8000fd8 <HAL_InitTick+0x70>)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6013      	str	r3, [r2, #0]
 8000fb4:	e007      	b.n	8000fc6 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	73fb      	strb	r3, [r7, #15]
 8000fba:	e004      	b.n	8000fc6 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	73fb      	strb	r3, [r7, #15]
 8000fc0:	e001      	b.n	8000fc6 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3710      	adds	r7, #16
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20000004 	.word	0x20000004
 8000fd4:	20000028 	.word	0x20000028
 8000fd8:	20000000 	.word	0x20000000

08000fdc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fe0:	4b05      	ldr	r3, [pc, #20]	; (8000ff8 <HAL_IncTick+0x1c>)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	4b05      	ldr	r3, [pc, #20]	; (8000ffc <HAL_IncTick+0x20>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	4413      	add	r3, r2
 8000fea:	4a03      	ldr	r2, [pc, #12]	; (8000ff8 <HAL_IncTick+0x1c>)
 8000fec:	6013      	str	r3, [r2, #0]
}
 8000fee:	bf00      	nop
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr
 8000ff8:	20000268 	.word	0x20000268
 8000ffc:	20000004 	.word	0x20000004

08001000 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  return uwTick;
 8001004:	4b03      	ldr	r3, [pc, #12]	; (8001014 <HAL_GetTick+0x14>)
 8001006:	681b      	ldr	r3, [r3, #0]
}
 8001008:	4618      	mov	r0, r3
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
 8001012:	bf00      	nop
 8001014:	20000268 	.word	0x20000268

08001018 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001020:	f7ff ffee 	bl	8001000 <HAL_GetTick>
 8001024:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001030:	d004      	beq.n	800103c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001032:	4b09      	ldr	r3, [pc, #36]	; (8001058 <HAL_Delay+0x40>)
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	68fa      	ldr	r2, [r7, #12]
 8001038:	4413      	add	r3, r2
 800103a:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800103c:	bf00      	nop
 800103e:	f7ff ffdf 	bl	8001000 <HAL_GetTick>
 8001042:	4602      	mov	r2, r0
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	1ad3      	subs	r3, r2, r3
 8001048:	68fa      	ldr	r2, [r7, #12]
 800104a:	429a      	cmp	r2, r3
 800104c:	d8f7      	bhi.n	800103e <HAL_Delay+0x26>
  {
  }
}
 800104e:	bf00      	nop
 8001050:	3710      	adds	r7, #16
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	20000004 	.word	0x20000004

0800105c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
 8001064:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800106e:	683b      	ldr	r3, [r7, #0]
 8001070:	431a      	orrs	r2, r3
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	609a      	str	r2, [r3, #8]
}
 8001076:	bf00      	nop
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
 800108a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	431a      	orrs	r2, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	609a      	str	r2, [r3, #8]
}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b083      	sub	sp, #12
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 80010b8:	4618      	mov	r0, r3
 80010ba:	370c      	adds	r7, #12
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80010c4:	b490      	push	{r4, r7}
 80010c6:	b084      	sub	sp, #16
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	60b9      	str	r1, [r7, #8]
 80010ce:	607a      	str	r2, [r7, #4]
 80010d0:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	3360      	adds	r3, #96	; 0x60
 80010d6:	461a      	mov	r2, r3
 80010d8:	68bb      	ldr	r3, [r7, #8]
 80010da:	009b      	lsls	r3, r3, #2
 80010dc:	4413      	add	r3, r2
 80010de:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80010e0:	6822      	ldr	r2, [r4, #0]
 80010e2:	4b08      	ldr	r3, [pc, #32]	; (8001104 <LL_ADC_SetOffset+0x40>)
 80010e4:	4013      	ands	r3, r2
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80010ec:	683a      	ldr	r2, [r7, #0]
 80010ee:	430a      	orrs	r2, r1
 80010f0:	4313      	orrs	r3, r2
 80010f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010f6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80010f8:	bf00      	nop
 80010fa:	3710      	adds	r7, #16
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bc90      	pop	{r4, r7}
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	03fff000 	.word	0x03fff000

08001108 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001108:	b490      	push	{r4, r7}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	3360      	adds	r3, #96	; 0x60
 8001116:	461a      	mov	r2, r3
 8001118:	683b      	ldr	r3, [r7, #0]
 800111a:	009b      	lsls	r3, r3, #2
 800111c:	4413      	add	r3, r2
 800111e:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001120:	6823      	ldr	r3, [r4, #0]
 8001122:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001126:	4618      	mov	r0, r3
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bc90      	pop	{r4, r7}
 800112e:	4770      	bx	lr

08001130 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001130:	b490      	push	{r4, r7}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
 8001136:	60f8      	str	r0, [r7, #12]
 8001138:	60b9      	str	r1, [r7, #8]
 800113a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	3360      	adds	r3, #96	; 0x60
 8001140:	461a      	mov	r2, r3
 8001142:	68bb      	ldr	r3, [r7, #8]
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	4413      	add	r3, r2
 8001148:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800114a:	6823      	ldr	r3, [r4, #0]
 800114c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	4313      	orrs	r3, r2
 8001154:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001156:	bf00      	nop
 8001158:	3710      	adds	r7, #16
 800115a:	46bd      	mov	sp, r7
 800115c:	bc90      	pop	{r4, r7}
 800115e:	4770      	bx	lr

08001160 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	68db      	ldr	r3, [r3, #12]
 800116c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8001170:	2b00      	cmp	r3, #0
 8001172:	d101      	bne.n	8001178 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001174:	2301      	movs	r3, #1
 8001176:	e000      	b.n	800117a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001178:	2300      	movs	r3, #0
}
 800117a:	4618      	mov	r0, r3
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr

08001186 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001186:	b490      	push	{r4, r7}
 8001188:	b084      	sub	sp, #16
 800118a:	af00      	add	r7, sp, #0
 800118c:	60f8      	str	r0, [r7, #12]
 800118e:	60b9      	str	r1, [r7, #8]
 8001190:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001192:	68fb      	ldr	r3, [r7, #12]
 8001194:	3330      	adds	r3, #48	; 0x30
 8001196:	461a      	mov	r2, r3
 8001198:	68bb      	ldr	r3, [r7, #8]
 800119a:	0a1b      	lsrs	r3, r3, #8
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	f003 030c 	and.w	r3, r3, #12
 80011a2:	4413      	add	r3, r2
 80011a4:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80011a6:	6822      	ldr	r2, [r4, #0]
 80011a8:	68bb      	ldr	r3, [r7, #8]
 80011aa:	f003 031f 	and.w	r3, r3, #31
 80011ae:	211f      	movs	r1, #31
 80011b0:	fa01 f303 	lsl.w	r3, r1, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	401a      	ands	r2, r3
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	0e9b      	lsrs	r3, r3, #26
 80011bc:	f003 011f 	and.w	r1, r3, #31
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	f003 031f 	and.w	r3, r3, #31
 80011c6:	fa01 f303 	lsl.w	r3, r1, r3
 80011ca:	4313      	orrs	r3, r2
 80011cc:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80011ce:	bf00      	nop
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bc90      	pop	{r4, r7}
 80011d6:	4770      	bx	lr

080011d8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80011d8:	b490      	push	{r4, r7}
 80011da:	b084      	sub	sp, #16
 80011dc:	af00      	add	r7, sp, #0
 80011de:	60f8      	str	r0, [r7, #12]
 80011e0:	60b9      	str	r1, [r7, #8]
 80011e2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	3314      	adds	r3, #20
 80011e8:	461a      	mov	r2, r3
 80011ea:	68bb      	ldr	r3, [r7, #8]
 80011ec:	0e5b      	lsrs	r3, r3, #25
 80011ee:	009b      	lsls	r3, r3, #2
 80011f0:	f003 0304 	and.w	r3, r3, #4
 80011f4:	4413      	add	r3, r2
 80011f6:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80011f8:	6822      	ldr	r2, [r4, #0]
 80011fa:	68bb      	ldr	r3, [r7, #8]
 80011fc:	0d1b      	lsrs	r3, r3, #20
 80011fe:	f003 031f 	and.w	r3, r3, #31
 8001202:	2107      	movs	r1, #7
 8001204:	fa01 f303 	lsl.w	r3, r1, r3
 8001208:	43db      	mvns	r3, r3
 800120a:	401a      	ands	r2, r3
 800120c:	68bb      	ldr	r3, [r7, #8]
 800120e:	0d1b      	lsrs	r3, r3, #20
 8001210:	f003 031f 	and.w	r3, r3, #31
 8001214:	6879      	ldr	r1, [r7, #4]
 8001216:	fa01 f303 	lsl.w	r3, r1, r3
 800121a:	4313      	orrs	r3, r2
 800121c:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800121e:	bf00      	nop
 8001220:	3710      	adds	r7, #16
 8001222:	46bd      	mov	sp, r7
 8001224:	bc90      	pop	{r4, r7}
 8001226:	4770      	bx	lr

08001228 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001228:	b480      	push	{r7}
 800122a:	b085      	sub	sp, #20
 800122c:	af00      	add	r7, sp, #0
 800122e:	60f8      	str	r0, [r7, #12]
 8001230:	60b9      	str	r1, [r7, #8]
 8001232:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001240:	43db      	mvns	r3, r3
 8001242:	401a      	ands	r2, r3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	f003 0318 	and.w	r3, r3, #24
 800124a:	4908      	ldr	r1, [pc, #32]	; (800126c <LL_ADC_SetChannelSingleDiff+0x44>)
 800124c:	40d9      	lsrs	r1, r3
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	400b      	ands	r3, r1
 8001252:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001256:	431a      	orrs	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800125e:	bf00      	nop
 8001260:	3714      	adds	r7, #20
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	0007ffff 	.word	0x0007ffff

08001270 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001270:	b480      	push	{r7}
 8001272:	b083      	sub	sp, #12
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	689b      	ldr	r3, [r3, #8]
 800127c:	f003 031f 	and.w	r3, r3, #31
}
 8001280:	4618      	mov	r0, r3
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689b      	ldr	r3, [r3, #8]
 8001298:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 800129c:	4618      	mov	r0, r3
 800129e:	370c      	adds	r7, #12
 80012a0:	46bd      	mov	sp, r7
 80012a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a6:	4770      	bx	lr

080012a8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80012b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80012bc:	687a      	ldr	r2, [r7, #4]
 80012be:	6093      	str	r3, [r2, #8]
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ca:	4770      	bx	lr

080012cc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80012dc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80012e0:	d101      	bne.n	80012e6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80012e2:	2301      	movs	r3, #1
 80012e4:	e000      	b.n	80012e8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr

080012f4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001304:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001308:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	689b      	ldr	r3, [r3, #8]
 8001328:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800132c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001330:	d101      	bne.n	8001336 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001332:	2301      	movs	r3, #1
 8001334:	e000      	b.n	8001338 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001336:	2300      	movs	r3, #0
}
 8001338:	4618      	mov	r0, r3
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	689b      	ldr	r3, [r3, #8]
 8001350:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001354:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001358:	f043 0201 	orr.w	r2, r3, #1
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136a:	4770      	bx	lr

0800136c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800136c:	b480      	push	{r7}
 800136e:	b083      	sub	sp, #12
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f003 0301 	and.w	r3, r3, #1
 800137c:	2b01      	cmp	r3, #1
 800137e:	d101      	bne.n	8001384 <LL_ADC_IsEnabled+0x18>
 8001380:	2301      	movs	r3, #1
 8001382:	e000      	b.n	8001386 <LL_ADC_IsEnabled+0x1a>
 8001384:	2300      	movs	r3, #0
}
 8001386:	4618      	mov	r0, r3
 8001388:	370c      	adds	r7, #12
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr

08001392 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001392:	b480      	push	{r7}
 8001394:	b083      	sub	sp, #12
 8001396:	af00      	add	r7, sp, #0
 8001398:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	689b      	ldr	r3, [r3, #8]
 800139e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80013a2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80013a6:	f043 0204 	orr.w	r2, r3, #4
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr

080013ba <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80013ba:	b480      	push	{r7}
 80013bc:	b083      	sub	sp, #12
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	689b      	ldr	r3, [r3, #8]
 80013c6:	f003 0304 	and.w	r3, r3, #4
 80013ca:	2b04      	cmp	r3, #4
 80013cc:	d101      	bne.n	80013d2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80013ce:	2301      	movs	r3, #1
 80013d0:	e000      	b.n	80013d4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80013d2:	2300      	movs	r3, #0
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	370c      	adds	r7, #12
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr

080013e0 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f003 0308 	and.w	r3, r3, #8
 80013f0:	2b08      	cmp	r3, #8
 80013f2:	d101      	bne.n	80013f8 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80013f4:	2301      	movs	r3, #1
 80013f6:	e000      	b.n	80013fa <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80013f8:	2300      	movs	r3, #0
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
	...

08001408 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001408:	b590      	push	{r4, r7, lr}
 800140a:	b089      	sub	sp, #36	; 0x24
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001410:	2300      	movs	r3, #0
 8001412:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001414:	2300      	movs	r3, #0
 8001416:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d101      	bne.n	8001422 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800141e:	2301      	movs	r3, #1
 8001420:	e134      	b.n	800168c <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800142c:	2b00      	cmp	r3, #0
 800142e:	d109      	bne.n	8001444 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001430:	6878      	ldr	r0, [r7, #4]
 8001432:	f00a fb7b 	bl	800bb2c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2200      	movs	r2, #0
 800143a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2200      	movs	r2, #0
 8001440:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4618      	mov	r0, r3
 800144a:	f7ff ff3f 	bl	80012cc <LL_ADC_IsDeepPowerDownEnabled>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d004      	beq.n	800145e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff ff25 	bl	80012a8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ff5a 	bl	800131c <LL_ADC_IsInternalRegulatorEnabled>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d113      	bne.n	8001496 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ff3e 	bl	80012f4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001478:	4b86      	ldr	r3, [pc, #536]	; (8001694 <HAL_ADC_Init+0x28c>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	099b      	lsrs	r3, r3, #6
 800147e:	4a86      	ldr	r2, [pc, #536]	; (8001698 <HAL_ADC_Init+0x290>)
 8001480:	fba2 2303 	umull	r2, r3, r2, r3
 8001484:	099b      	lsrs	r3, r3, #6
 8001486:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001488:	e002      	b.n	8001490 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800148a:	68bb      	ldr	r3, [r7, #8]
 800148c:	3b01      	subs	r3, #1
 800148e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001490:	68bb      	ldr	r3, [r7, #8]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1f9      	bne.n	800148a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4618      	mov	r0, r3
 800149c:	f7ff ff3e 	bl	800131c <LL_ADC_IsInternalRegulatorEnabled>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d10d      	bne.n	80014c2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014aa:	f043 0210 	orr.w	r2, r3, #16
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014b6:	f043 0201 	orr.w	r2, r3, #1
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4618      	mov	r0, r3
 80014c8:	f7ff ff77 	bl	80013ba <LL_ADC_REG_IsConversionOngoing>
 80014cc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014d2:	f003 0310 	and.w	r3, r3, #16
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	f040 80cf 	bne.w	800167a <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	f040 80cb 	bne.w	800167a <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80014e8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80014ec:	f043 0202 	orr.w	r2, r3, #2
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ff37 	bl	800136c <LL_ADC_IsEnabled>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d115      	bne.n	8001530 <HAL_ADC_Init+0x128>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001504:	4865      	ldr	r0, [pc, #404]	; (800169c <HAL_ADC_Init+0x294>)
 8001506:	f7ff ff31 	bl	800136c <LL_ADC_IsEnabled>
 800150a:	4604      	mov	r4, r0
 800150c:	4864      	ldr	r0, [pc, #400]	; (80016a0 <HAL_ADC_Init+0x298>)
 800150e:	f7ff ff2d 	bl	800136c <LL_ADC_IsEnabled>
 8001512:	4603      	mov	r3, r0
 8001514:	431c      	orrs	r4, r3
 8001516:	4863      	ldr	r0, [pc, #396]	; (80016a4 <HAL_ADC_Init+0x29c>)
 8001518:	f7ff ff28 	bl	800136c <LL_ADC_IsEnabled>
 800151c:	4603      	mov	r3, r0
 800151e:	4323      	orrs	r3, r4
 8001520:	2b00      	cmp	r3, #0
 8001522:	d105      	bne.n	8001530 <HAL_ADC_Init+0x128>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	4619      	mov	r1, r3
 800152a:	485f      	ldr	r0, [pc, #380]	; (80016a8 <HAL_ADC_Init+0x2a0>)
 800152c:	f7ff fd96 	bl	800105c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	7e5b      	ldrb	r3, [r3, #25]
 8001534:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800153a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001540:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001546:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800154e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001550:	4313      	orrs	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	f893 3020 	ldrb.w	r3, [r3, #32]
 800155a:	2b01      	cmp	r3, #1
 800155c:	d106      	bne.n	800156c <HAL_ADC_Init+0x164>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001562:	3b01      	subs	r3, #1
 8001564:	045b      	lsls	r3, r3, #17
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4313      	orrs	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001570:	2b00      	cmp	r3, #0
 8001572:	d009      	beq.n	8001588 <HAL_ADC_Init+0x180>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001578:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001580:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001582:	69ba      	ldr	r2, [r7, #24]
 8001584:	4313      	orrs	r3, r2
 8001586:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	68da      	ldr	r2, [r3, #12]
 800158e:	4b47      	ldr	r3, [pc, #284]	; (80016ac <HAL_ADC_Init+0x2a4>)
 8001590:	4013      	ands	r3, r2
 8001592:	687a      	ldr	r2, [r7, #4]
 8001594:	6812      	ldr	r2, [r2, #0]
 8001596:	69b9      	ldr	r1, [r7, #24]
 8001598:	430b      	orrs	r3, r1
 800159a:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ff0a 	bl	80013ba <LL_ADC_REG_IsConversionOngoing>
 80015a6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	4618      	mov	r0, r3
 80015ae:	f7ff ff17 	bl	80013e0 <LL_ADC_INJ_IsConversionOngoing>
 80015b2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80015b4:	693b      	ldr	r3, [r7, #16]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d13d      	bne.n	8001636 <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d13a      	bne.n	8001636 <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80015c4:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80015cc:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80015ce:	4313      	orrs	r3, r2
 80015d0:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	68db      	ldr	r3, [r3, #12]
 80015d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80015dc:	f023 0302 	bic.w	r3, r3, #2
 80015e0:	687a      	ldr	r2, [r7, #4]
 80015e2:	6812      	ldr	r2, [r2, #0]
 80015e4:	69b9      	ldr	r1, [r7, #24]
 80015e6:	430b      	orrs	r3, r1
 80015e8:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80015f0:	2b01      	cmp	r3, #1
 80015f2:	d118      	bne.n	8001626 <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	691b      	ldr	r3, [r3, #16]
 80015fa:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 80015fe:	f023 0304 	bic.w	r3, r3, #4
 8001602:	687a      	ldr	r2, [r7, #4]
 8001604:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001606:	687a      	ldr	r2, [r7, #4]
 8001608:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800160a:	4311      	orrs	r1, r2
 800160c:	687a      	ldr	r2, [r7, #4]
 800160e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001610:	4311      	orrs	r1, r2
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001616:	430a      	orrs	r2, r1
 8001618:	431a      	orrs	r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f042 0201 	orr.w	r2, r2, #1
 8001622:	611a      	str	r2, [r3, #16]
 8001624:	e007      	b.n	8001636 <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	691a      	ldr	r2, [r3, #16]
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f022 0201 	bic.w	r2, r2, #1
 8001634:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	691b      	ldr	r3, [r3, #16]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d10c      	bne.n	8001658 <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001644:	f023 010f 	bic.w	r1, r3, #15
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	69db      	ldr	r3, [r3, #28]
 800164c:	1e5a      	subs	r2, r3, #1
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	430a      	orrs	r2, r1
 8001654:	631a      	str	r2, [r3, #48]	; 0x30
 8001656:	e007      	b.n	8001668 <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f022 020f 	bic.w	r2, r2, #15
 8001666:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800166c:	f023 0303 	bic.w	r3, r3, #3
 8001670:	f043 0201 	orr.w	r2, r3, #1
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	655a      	str	r2, [r3, #84]	; 0x54
 8001678:	e007      	b.n	800168a <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800167e:	f043 0210 	orr.w	r2, r3, #16
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8001686:	2301      	movs	r3, #1
 8001688:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800168a:	7ffb      	ldrb	r3, [r7, #31]
}
 800168c:	4618      	mov	r0, r3
 800168e:	3724      	adds	r7, #36	; 0x24
 8001690:	46bd      	mov	sp, r7
 8001692:	bd90      	pop	{r4, r7, pc}
 8001694:	20000028 	.word	0x20000028
 8001698:	053e2d63 	.word	0x053e2d63
 800169c:	50040000 	.word	0x50040000
 80016a0:	50040100 	.word	0x50040100
 80016a4:	50040200 	.word	0x50040200
 80016a8:	50040300 	.word	0x50040300
 80016ac:	fff0c007 	.word	0xfff0c007

080016b0 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80016b8:	4857      	ldr	r0, [pc, #348]	; (8001818 <HAL_ADC_Start+0x168>)
 80016ba:	f7ff fdd9 	bl	8001270 <LL_ADC_GetMultimode>
 80016be:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	4618      	mov	r0, r3
 80016c6:	f7ff fe78 	bl	80013ba <LL_ADC_REG_IsConversionOngoing>
 80016ca:	4603      	mov	r3, r0
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	f040 809c 	bne.w	800180a <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80016d8:	2b01      	cmp	r3, #1
 80016da:	d101      	bne.n	80016e0 <HAL_ADC_Start+0x30>
 80016dc:	2302      	movs	r3, #2
 80016de:	e097      	b.n	8001810 <HAL_ADC_Start+0x160>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2201      	movs	r2, #1
 80016e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f000 fcdd 	bl	80020a8 <ADC_Enable>
 80016ee:	4603      	mov	r3, r0
 80016f0:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80016f2:	7dfb      	ldrb	r3, [r7, #23]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	f040 8083 	bne.w	8001800 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80016fe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001702:	f023 0301 	bic.w	r3, r3, #1
 8001706:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4a42      	ldr	r2, [pc, #264]	; (800181c <HAL_ADC_Start+0x16c>)
 8001714:	4293      	cmp	r3, r2
 8001716:	d002      	beq.n	800171e <HAL_ADC_Start+0x6e>
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	e000      	b.n	8001720 <HAL_ADC_Start+0x70>
 800171e:	4b40      	ldr	r3, [pc, #256]	; (8001820 <HAL_ADC_Start+0x170>)
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	6812      	ldr	r2, [r2, #0]
 8001724:	4293      	cmp	r3, r2
 8001726:	d002      	beq.n	800172e <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d105      	bne.n	800173a <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001732:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	655a      	str	r2, [r3, #84]	; 0x54
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800173e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001742:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001746:	d106      	bne.n	8001756 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800174c:	f023 0206 	bic.w	r2, r3, #6
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	659a      	str	r2, [r3, #88]	; 0x58
 8001754:	e002      	b.n	800175c <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2200      	movs	r2, #0
 800175a:	659a      	str	r2, [r3, #88]	; 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	221c      	movs	r2, #28
 8001762:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2200      	movs	r2, #0
 8001768:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a2a      	ldr	r2, [pc, #168]	; (800181c <HAL_ADC_Start+0x16c>)
 8001772:	4293      	cmp	r3, r2
 8001774:	d002      	beq.n	800177c <HAL_ADC_Start+0xcc>
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	e000      	b.n	800177e <HAL_ADC_Start+0xce>
 800177c:	4b28      	ldr	r3, [pc, #160]	; (8001820 <HAL_ADC_Start+0x170>)
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	4293      	cmp	r3, r2
 8001784:	d008      	beq.n	8001798 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001786:	693b      	ldr	r3, [r7, #16]
 8001788:	2b00      	cmp	r3, #0
 800178a:	d005      	beq.n	8001798 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800178c:	693b      	ldr	r3, [r7, #16]
 800178e:	2b05      	cmp	r3, #5
 8001790:	d002      	beq.n	8001798 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	2b09      	cmp	r3, #9
 8001796:	d114      	bne.n	80017c2 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	68db      	ldr	r3, [r3, #12]
 800179e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d007      	beq.n	80017b6 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017aa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017ae:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	655a      	str	r2, [r3, #84]	; 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4618      	mov	r0, r3
 80017bc:	f7ff fde9 	bl	8001392 <LL_ADC_REG_StartConversion>
 80017c0:	e025      	b.n	800180e <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017c6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	655a      	str	r2, [r3, #84]	; 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a12      	ldr	r2, [pc, #72]	; (800181c <HAL_ADC_Start+0x16c>)
 80017d4:	4293      	cmp	r3, r2
 80017d6:	d002      	beq.n	80017de <HAL_ADC_Start+0x12e>
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	e000      	b.n	80017e0 <HAL_ADC_Start+0x130>
 80017de:	4b10      	ldr	r3, [pc, #64]	; (8001820 <HAL_ADC_Start+0x170>)
 80017e0:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	68db      	ldr	r3, [r3, #12]
 80017e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d00f      	beq.n	800180e <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80017f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80017f6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	655a      	str	r2, [r3, #84]	; 0x54
 80017fe:	e006      	b.n	800180e <HAL_ADC_Start+0x15e>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8001808:	e001      	b.n	800180e <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800180a:	2302      	movs	r3, #2
 800180c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800180e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001810:	4618      	mov	r0, r3
 8001812:	3718      	adds	r7, #24
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	50040300 	.word	0x50040300
 800181c:	50040100 	.word	0x50040100
 8001820:	50040000 	.word	0x50040000

08001824 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b088      	sub	sp, #32
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800182e:	4862      	ldr	r0, [pc, #392]	; (80019b8 <HAL_ADC_PollForConversion+0x194>)
 8001830:	f7ff fd1e 	bl	8001270 <LL_ADC_GetMultimode>
 8001834:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	695b      	ldr	r3, [r3, #20]
 800183a:	2b08      	cmp	r3, #8
 800183c:	d102      	bne.n	8001844 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800183e:	2308      	movs	r3, #8
 8001840:	61fb      	str	r3, [r7, #28]
 8001842:	e02a      	b.n	800189a <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001844:	697b      	ldr	r3, [r7, #20]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d005      	beq.n	8001856 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800184a:	697b      	ldr	r3, [r7, #20]
 800184c:	2b05      	cmp	r3, #5
 800184e:	d002      	beq.n	8001856 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	2b09      	cmp	r3, #9
 8001854:	d111      	bne.n	800187a <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	68db      	ldr	r3, [r3, #12]
 800185c:	f003 0301 	and.w	r3, r3, #1
 8001860:	2b00      	cmp	r3, #0
 8001862:	d007      	beq.n	8001874 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001868:	f043 0220 	orr.w	r2, r3, #32
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e09d      	b.n	80019b0 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001874:	2304      	movs	r3, #4
 8001876:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8001878:	e00f      	b.n	800189a <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800187a:	484f      	ldr	r0, [pc, #316]	; (80019b8 <HAL_ADC_PollForConversion+0x194>)
 800187c:	f7ff fd06 	bl	800128c <LL_ADC_GetMultiDMATransfer>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d007      	beq.n	8001896 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800188a:	f043 0220 	orr.w	r2, r3, #32
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e08c      	b.n	80019b0 <HAL_ADC_PollForConversion+0x18c>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8001896:	2304      	movs	r3, #4
 8001898:	61fb      	str	r3, [r7, #28]
    }
#endif
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800189a:	f7ff fbb1 	bl	8001000 <HAL_GetTick>
 800189e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80018a0:	e01a      	b.n	80018d8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018a8:	d016      	beq.n	80018d8 <HAL_ADC_PollForConversion+0xb4>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80018aa:	f7ff fba9 	bl	8001000 <HAL_GetTick>
 80018ae:	4602      	mov	r2, r0
 80018b0:	693b      	ldr	r3, [r7, #16]
 80018b2:	1ad3      	subs	r3, r2, r3
 80018b4:	683a      	ldr	r2, [r7, #0]
 80018b6:	429a      	cmp	r2, r3
 80018b8:	d302      	bcc.n	80018c0 <HAL_ADC_PollForConversion+0x9c>
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d10b      	bne.n	80018d8 <HAL_ADC_PollForConversion+0xb4>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018c4:	f043 0204 	orr.w	r2, r3, #4
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	655a      	str	r2, [r3, #84]	; 0x54

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2200      	movs	r2, #0
 80018d0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80018d4:	2303      	movs	r3, #3
 80018d6:	e06b      	b.n	80019b0 <HAL_ADC_PollForConversion+0x18c>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	69fb      	ldr	r3, [r7, #28]
 80018e0:	4013      	ands	r3, r2
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d0dd      	beq.n	80018a2 <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80018ea:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff fc32 	bl	8001160 <LL_ADC_REG_IsTriggerSourceSWStart>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d01c      	beq.n	800193c <HAL_ADC_PollForConversion+0x118>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	7e5b      	ldrb	r3, [r3, #25]
 8001906:	2b00      	cmp	r3, #0
 8001908:	d118      	bne.n	800193c <HAL_ADC_PollForConversion+0x118>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f003 0308 	and.w	r3, r3, #8
 8001914:	2b08      	cmp	r3, #8
 8001916:	d111      	bne.n	800193c <HAL_ADC_PollForConversion+0x118>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800191c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	655a      	str	r2, [r3, #84]	; 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001928:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800192c:	2b00      	cmp	r3, #0
 800192e:	d105      	bne.n	800193c <HAL_ADC_PollForConversion+0x118>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001934:	f043 0201 	orr.w	r2, r3, #1
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a1e      	ldr	r2, [pc, #120]	; (80019bc <HAL_ADC_PollForConversion+0x198>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d002      	beq.n	800194c <HAL_ADC_PollForConversion+0x128>
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	e000      	b.n	800194e <HAL_ADC_PollForConversion+0x12a>
 800194c:	4b1c      	ldr	r3, [pc, #112]	; (80019c0 <HAL_ADC_PollForConversion+0x19c>)
 800194e:	687a      	ldr	r2, [r7, #4]
 8001950:	6812      	ldr	r2, [r2, #0]
 8001952:	4293      	cmp	r3, r2
 8001954:	d008      	beq.n	8001968 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001956:	697b      	ldr	r3, [r7, #20]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d005      	beq.n	8001968 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	2b05      	cmp	r3, #5
 8001960:	d002      	beq.n	8001968 <HAL_ADC_PollForConversion+0x144>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8001962:	697b      	ldr	r3, [r7, #20]
 8001964:	2b09      	cmp	r3, #9
 8001966:	d104      	bne.n	8001972 <HAL_ADC_PollForConversion+0x14e>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	68db      	ldr	r3, [r3, #12]
 800196e:	61bb      	str	r3, [r7, #24]
 8001970:	e00c      	b.n	800198c <HAL_ADC_PollForConversion+0x168>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	4a11      	ldr	r2, [pc, #68]	; (80019bc <HAL_ADC_PollForConversion+0x198>)
 8001978:	4293      	cmp	r3, r2
 800197a:	d002      	beq.n	8001982 <HAL_ADC_PollForConversion+0x15e>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	e000      	b.n	8001984 <HAL_ADC_PollForConversion+0x160>
 8001982:	4b0f      	ldr	r3, [pc, #60]	; (80019c0 <HAL_ADC_PollForConversion+0x19c>)
 8001984:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800198c:	69fb      	ldr	r3, [r7, #28]
 800198e:	2b08      	cmp	r3, #8
 8001990:	d104      	bne.n	800199c <HAL_ADC_PollForConversion+0x178>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	2208      	movs	r2, #8
 8001998:	601a      	str	r2, [r3, #0]
 800199a:	e008      	b.n	80019ae <HAL_ADC_PollForConversion+0x18a>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d103      	bne.n	80019ae <HAL_ADC_PollForConversion+0x18a>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	220c      	movs	r2, #12
 80019ac:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80019ae:	2300      	movs	r3, #0
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3720      	adds	r7, #32
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	50040300 	.word	0x50040300
 80019bc:	50040100 	.word	0x50040100
 80019c0:	50040000 	.word	0x50040000

080019c4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80019d2:	4618      	mov	r0, r3
 80019d4:	370c      	adds	r7, #12
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr
	...

080019e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b0a6      	sub	sp, #152	; 0x98
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
 80019e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019ea:	2300      	movs	r3, #0
 80019ec:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80019f0:	2300      	movs	r3, #0
 80019f2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d101      	bne.n	8001a02 <HAL_ADC_ConfigChannel+0x22>
 80019fe:	2302      	movs	r3, #2
 8001a00:	e348      	b.n	8002094 <HAL_ADC_ConfigChannel+0x6b4>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f7ff fcd3 	bl	80013ba <LL_ADC_REG_IsConversionOngoing>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	f040 8329 	bne.w	800206e <HAL_ADC_ConfigChannel+0x68e>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	685b      	ldr	r3, [r3, #4]
 8001a20:	2b05      	cmp	r3, #5
 8001a22:	d824      	bhi.n	8001a6e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	3b02      	subs	r3, #2
 8001a2a:	2b03      	cmp	r3, #3
 8001a2c:	d81b      	bhi.n	8001a66 <HAL_ADC_ConfigChannel+0x86>
 8001a2e:	a201      	add	r2, pc, #4	; (adr r2, 8001a34 <HAL_ADC_ConfigChannel+0x54>)
 8001a30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a34:	08001a45 	.word	0x08001a45
 8001a38:	08001a4d 	.word	0x08001a4d
 8001a3c:	08001a55 	.word	0x08001a55
 8001a40:	08001a5d 	.word	0x08001a5d
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	220c      	movs	r2, #12
 8001a48:	605a      	str	r2, [r3, #4]
 8001a4a:	e011      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	2212      	movs	r2, #18
 8001a50:	605a      	str	r2, [r3, #4]
 8001a52:	e00d      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	2218      	movs	r2, #24
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	e009      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a62:	605a      	str	r2, [r3, #4]
 8001a64:	e004      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	2206      	movs	r2, #6
 8001a6a:	605a      	str	r2, [r3, #4]
 8001a6c:	e000      	b.n	8001a70 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001a6e:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6818      	ldr	r0, [r3, #0]
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	6859      	ldr	r1, [r3, #4]
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	461a      	mov	r2, r3
 8001a7e:	f7ff fb82 	bl	8001186 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff fc97 	bl	80013ba <LL_ADC_REG_IsConversionOngoing>
 8001a8c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff fca3 	bl	80013e0 <LL_ADC_INJ_IsConversionOngoing>
 8001a9a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a9e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	f040 8148 	bne.w	8001d38 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001aa8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	f040 8143 	bne.w	8001d38 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6818      	ldr	r0, [r3, #0]
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	6819      	ldr	r1, [r3, #0]
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	461a      	mov	r2, r3
 8001ac0:	f7ff fb8a 	bl	80011d8 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	695a      	ldr	r2, [r3, #20]
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	08db      	lsrs	r3, r3, #3
 8001ad0:	f003 0303 	and.w	r3, r3, #3
 8001ad4:	005b      	lsls	r3, r3, #1
 8001ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ada:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001ade:	683b      	ldr	r3, [r7, #0]
 8001ae0:	691b      	ldr	r3, [r3, #16]
 8001ae2:	2b04      	cmp	r3, #4
 8001ae4:	d00a      	beq.n	8001afc <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6818      	ldr	r0, [r3, #0]
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	6919      	ldr	r1, [r3, #16]
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	681a      	ldr	r2, [r3, #0]
 8001af2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001af6:	f7ff fae5 	bl	80010c4 <LL_ADC_SetOffset>
 8001afa:	e11d      	b.n	8001d38 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2100      	movs	r1, #0
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff fb00 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d10a      	bne.n	8001b28 <HAL_ADC_ConfigChannel+0x148>
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	2100      	movs	r1, #0
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f7ff faf5 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	0e9b      	lsrs	r3, r3, #26
 8001b22:	f003 021f 	and.w	r2, r3, #31
 8001b26:	e012      	b.n	8001b4e <HAL_ADC_ConfigChannel+0x16e>
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7ff faea 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001b34:	4603      	mov	r3, r0
 8001b36:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b3a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001b3e:	fa93 f3a3 	rbit	r3, r3
 8001b42:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001b44:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001b46:	fab3 f383 	clz	r3, r3
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	683b      	ldr	r3, [r7, #0]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d105      	bne.n	8001b66 <HAL_ADC_ConfigChannel+0x186>
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	0e9b      	lsrs	r3, r3, #26
 8001b60:	f003 031f 	and.w	r3, r3, #31
 8001b64:	e00a      	b.n	8001b7c <HAL_ADC_ConfigChannel+0x19c>
 8001b66:	683b      	ldr	r3, [r7, #0]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b6e:	fa93 f3a3 	rbit	r3, r3
 8001b72:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8001b74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b76:	fab3 f383 	clz	r3, r3
 8001b7a:	b2db      	uxtb	r3, r3
 8001b7c:	429a      	cmp	r2, r3
 8001b7e:	d106      	bne.n	8001b8e <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2200      	movs	r2, #0
 8001b86:	2100      	movs	r1, #0
 8001b88:	4618      	mov	r0, r3
 8001b8a:	f7ff fad1 	bl	8001130 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	2101      	movs	r1, #1
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff fab7 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	d10a      	bne.n	8001bba <HAL_ADC_ConfigChannel+0x1da>
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	2101      	movs	r1, #1
 8001baa:	4618      	mov	r0, r3
 8001bac:	f7ff faac 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	0e9b      	lsrs	r3, r3, #26
 8001bb4:	f003 021f 	and.w	r2, r3, #31
 8001bb8:	e010      	b.n	8001bdc <HAL_ADC_ConfigChannel+0x1fc>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f7ff faa1 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001bcc:	fa93 f3a3 	rbit	r3, r3
 8001bd0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001bd2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001bd4:	fab3 f383 	clz	r3, r3
 8001bd8:	b2db      	uxtb	r3, r3
 8001bda:	461a      	mov	r2, r3
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d105      	bne.n	8001bf4 <HAL_ADC_ConfigChannel+0x214>
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	0e9b      	lsrs	r3, r3, #26
 8001bee:	f003 031f 	and.w	r3, r3, #31
 8001bf2:	e00a      	b.n	8001c0a <HAL_ADC_ConfigChannel+0x22a>
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bfa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001bfc:	fa93 f3a3 	rbit	r3, r3
 8001c00:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001c02:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c04:	fab3 f383 	clz	r3, r3
 8001c08:	b2db      	uxtb	r3, r3
 8001c0a:	429a      	cmp	r2, r3
 8001c0c:	d106      	bne.n	8001c1c <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	2200      	movs	r2, #0
 8001c14:	2101      	movs	r1, #1
 8001c16:	4618      	mov	r0, r3
 8001c18:	f7ff fa8a 	bl	8001130 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	2102      	movs	r1, #2
 8001c22:	4618      	mov	r0, r3
 8001c24:	f7ff fa70 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d10a      	bne.n	8001c48 <HAL_ADC_ConfigChannel+0x268>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	2102      	movs	r1, #2
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff fa65 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	0e9b      	lsrs	r3, r3, #26
 8001c42:	f003 021f 	and.w	r2, r3, #31
 8001c46:	e010      	b.n	8001c6a <HAL_ADC_ConfigChannel+0x28a>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	2102      	movs	r1, #2
 8001c4e:	4618      	mov	r0, r3
 8001c50:	f7ff fa5a 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001c54:	4603      	mov	r3, r0
 8001c56:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c58:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001c5a:	fa93 f3a3 	rbit	r3, r3
 8001c5e:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8001c60:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001c62:	fab3 f383 	clz	r3, r3
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	461a      	mov	r2, r3
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d105      	bne.n	8001c82 <HAL_ADC_ConfigChannel+0x2a2>
 8001c76:	683b      	ldr	r3, [r7, #0]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	0e9b      	lsrs	r3, r3, #26
 8001c7c:	f003 031f 	and.w	r3, r3, #31
 8001c80:	e00a      	b.n	8001c98 <HAL_ADC_ConfigChannel+0x2b8>
 8001c82:	683b      	ldr	r3, [r7, #0]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001c8a:	fa93 f3a3 	rbit	r3, r3
 8001c8e:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8001c90:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001c92:	fab3 f383 	clz	r3, r3
 8001c96:	b2db      	uxtb	r3, r3
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d106      	bne.n	8001caa <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2102      	movs	r1, #2
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	f7ff fa43 	bl	8001130 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2103      	movs	r1, #3
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff fa29 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d10a      	bne.n	8001cd6 <HAL_ADC_ConfigChannel+0x2f6>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	2103      	movs	r1, #3
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7ff fa1e 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	0e9b      	lsrs	r3, r3, #26
 8001cd0:	f003 021f 	and.w	r2, r3, #31
 8001cd4:	e010      	b.n	8001cf8 <HAL_ADC_ConfigChannel+0x318>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2103      	movs	r1, #3
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fa13 	bl	8001108 <LL_ADC_GetOffsetChannel>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ce6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001ce8:	fa93 f3a3 	rbit	r3, r3
 8001cec:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001cee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001cf0:	fab3 f383 	clz	r3, r3
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	461a      	mov	r2, r3
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d105      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x330>
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	0e9b      	lsrs	r3, r3, #26
 8001d0a:	f003 031f 	and.w	r3, r3, #31
 8001d0e:	e00a      	b.n	8001d26 <HAL_ADC_ConfigChannel+0x346>
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d18:	fa93 f3a3 	rbit	r3, r3
 8001d1c:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 8001d1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d20:	fab3 f383 	clz	r3, r3
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d106      	bne.n	8001d38 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	2103      	movs	r1, #3
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff f9fc 	bl	8001130 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff fb15 	bl	800136c <LL_ADC_IsEnabled>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	f040 810c 	bne.w	8001f62 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6818      	ldr	r0, [r3, #0]
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	6819      	ldr	r1, [r3, #0]
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	461a      	mov	r2, r3
 8001d58:	f7ff fa66 	bl	8001228 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	4aad      	ldr	r2, [pc, #692]	; (8002018 <HAL_ADC_ConfigChannel+0x638>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	f040 80fd 	bne.w	8001f62 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d10b      	bne.n	8001d90 <HAL_ADC_ConfigChannel+0x3b0>
 8001d78:	683b      	ldr	r3, [r7, #0]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	0e9b      	lsrs	r3, r3, #26
 8001d7e:	3301      	adds	r3, #1
 8001d80:	f003 031f 	and.w	r3, r3, #31
 8001d84:	2b09      	cmp	r3, #9
 8001d86:	bf94      	ite	ls
 8001d88:	2301      	movls	r3, #1
 8001d8a:	2300      	movhi	r3, #0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	e012      	b.n	8001db6 <HAL_ADC_ConfigChannel+0x3d6>
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d96:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d98:	fa93 f3a3 	rbit	r3, r3
 8001d9c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8001d9e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001da0:	fab3 f383 	clz	r3, r3
 8001da4:	b2db      	uxtb	r3, r3
 8001da6:	3301      	adds	r3, #1
 8001da8:	f003 031f 	and.w	r3, r3, #31
 8001dac:	2b09      	cmp	r3, #9
 8001dae:	bf94      	ite	ls
 8001db0:	2301      	movls	r3, #1
 8001db2:	2300      	movhi	r3, #0
 8001db4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d064      	beq.n	8001e84 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d107      	bne.n	8001dd6 <HAL_ADC_ConfigChannel+0x3f6>
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	0e9b      	lsrs	r3, r3, #26
 8001dcc:	3301      	adds	r3, #1
 8001dce:	069b      	lsls	r3, r3, #26
 8001dd0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001dd4:	e00e      	b.n	8001df4 <HAL_ADC_ConfigChannel+0x414>
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ddc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dde:	fa93 f3a3 	rbit	r3, r3
 8001de2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8001de4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001de6:	fab3 f383 	clz	r3, r3
 8001dea:	b2db      	uxtb	r3, r3
 8001dec:	3301      	adds	r3, #1
 8001dee:	069b      	lsls	r3, r3, #26
 8001df0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d109      	bne.n	8001e14 <HAL_ADC_ConfigChannel+0x434>
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	0e9b      	lsrs	r3, r3, #26
 8001e06:	3301      	adds	r3, #1
 8001e08:	f003 031f 	and.w	r3, r3, #31
 8001e0c:	2101      	movs	r1, #1
 8001e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e12:	e010      	b.n	8001e36 <HAL_ADC_ConfigChannel+0x456>
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e1c:	fa93 f3a3 	rbit	r3, r3
 8001e20:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e24:	fab3 f383 	clz	r3, r3
 8001e28:	b2db      	uxtb	r3, r3
 8001e2a:	3301      	adds	r3, #1
 8001e2c:	f003 031f 	and.w	r3, r3, #31
 8001e30:	2101      	movs	r1, #1
 8001e32:	fa01 f303 	lsl.w	r3, r1, r3
 8001e36:	ea42 0103 	orr.w	r1, r2, r3
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d10a      	bne.n	8001e5c <HAL_ADC_ConfigChannel+0x47c>
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	0e9b      	lsrs	r3, r3, #26
 8001e4c:	3301      	adds	r3, #1
 8001e4e:	f003 021f 	and.w	r2, r3, #31
 8001e52:	4613      	mov	r3, r2
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	4413      	add	r3, r2
 8001e58:	051b      	lsls	r3, r3, #20
 8001e5a:	e011      	b.n	8001e80 <HAL_ADC_ConfigChannel+0x4a0>
 8001e5c:	683b      	ldr	r3, [r7, #0]
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e64:	fa93 f3a3 	rbit	r3, r3
 8001e68:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8001e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6c:	fab3 f383 	clz	r3, r3
 8001e70:	b2db      	uxtb	r3, r3
 8001e72:	3301      	adds	r3, #1
 8001e74:	f003 021f 	and.w	r2, r3, #31
 8001e78:	4613      	mov	r3, r2
 8001e7a:	005b      	lsls	r3, r3, #1
 8001e7c:	4413      	add	r3, r2
 8001e7e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e80:	430b      	orrs	r3, r1
 8001e82:	e069      	b.n	8001f58 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d107      	bne.n	8001ea0 <HAL_ADC_ConfigChannel+0x4c0>
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	0e9b      	lsrs	r3, r3, #26
 8001e96:	3301      	adds	r3, #1
 8001e98:	069b      	lsls	r3, r3, #26
 8001e9a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e9e:	e00e      	b.n	8001ebe <HAL_ADC_ConfigChannel+0x4de>
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ea6:	6a3b      	ldr	r3, [r7, #32]
 8001ea8:	fa93 f3a3 	rbit	r3, r3
 8001eac:	61fb      	str	r3, [r7, #28]
  return result;
 8001eae:	69fb      	ldr	r3, [r7, #28]
 8001eb0:	fab3 f383 	clz	r3, r3
 8001eb4:	b2db      	uxtb	r3, r3
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	069b      	lsls	r3, r3, #26
 8001eba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d109      	bne.n	8001ede <HAL_ADC_ConfigChannel+0x4fe>
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	0e9b      	lsrs	r3, r3, #26
 8001ed0:	3301      	adds	r3, #1
 8001ed2:	f003 031f 	and.w	r3, r3, #31
 8001ed6:	2101      	movs	r1, #1
 8001ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8001edc:	e010      	b.n	8001f00 <HAL_ADC_ConfigChannel+0x520>
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee4:	69bb      	ldr	r3, [r7, #24]
 8001ee6:	fa93 f3a3 	rbit	r3, r3
 8001eea:	617b      	str	r3, [r7, #20]
  return result;
 8001eec:	697b      	ldr	r3, [r7, #20]
 8001eee:	fab3 f383 	clz	r3, r3
 8001ef2:	b2db      	uxtb	r3, r3
 8001ef4:	3301      	adds	r3, #1
 8001ef6:	f003 031f 	and.w	r3, r3, #31
 8001efa:	2101      	movs	r1, #1
 8001efc:	fa01 f303 	lsl.w	r3, r1, r3
 8001f00:	ea42 0103 	orr.w	r1, r2, r3
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d10d      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x54c>
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	0e9b      	lsrs	r3, r3, #26
 8001f16:	3301      	adds	r3, #1
 8001f18:	f003 021f 	and.w	r2, r3, #31
 8001f1c:	4613      	mov	r3, r2
 8001f1e:	005b      	lsls	r3, r3, #1
 8001f20:	4413      	add	r3, r2
 8001f22:	3b1e      	subs	r3, #30
 8001f24:	051b      	lsls	r3, r3, #20
 8001f26:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001f2a:	e014      	b.n	8001f56 <HAL_ADC_ConfigChannel+0x576>
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	fa93 f3a3 	rbit	r3, r3
 8001f38:	60fb      	str	r3, [r7, #12]
  return result;
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	fab3 f383 	clz	r3, r3
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	3301      	adds	r3, #1
 8001f44:	f003 021f 	and.w	r2, r3, #31
 8001f48:	4613      	mov	r3, r2
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	4413      	add	r3, r2
 8001f4e:	3b1e      	subs	r3, #30
 8001f50:	051b      	lsls	r3, r3, #20
 8001f52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f56:	430b      	orrs	r3, r1
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	6892      	ldr	r2, [r2, #8]
 8001f5c:	4619      	mov	r1, r3
 8001f5e:	f7ff f93b 	bl	80011d8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	4b2d      	ldr	r3, [pc, #180]	; (800201c <HAL_ADC_ConfigChannel+0x63c>)
 8001f68:	4013      	ands	r3, r2
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	f000 808c 	beq.w	8002088 <HAL_ADC_ConfigChannel+0x6a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001f70:	482b      	ldr	r0, [pc, #172]	; (8002020 <HAL_ADC_ConfigChannel+0x640>)
 8001f72:	f7ff f899 	bl	80010a8 <LL_ADC_GetCommonPathInternalCh>
 8001f76:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a29      	ldr	r2, [pc, #164]	; (8002024 <HAL_ADC_ConfigChannel+0x644>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d12b      	bne.n	8001fdc <HAL_ADC_ConfigChannel+0x5fc>
 8001f84:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f88:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d125      	bne.n	8001fdc <HAL_ADC_ConfigChannel+0x5fc>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a24      	ldr	r2, [pc, #144]	; (8002028 <HAL_ADC_ConfigChannel+0x648>)
 8001f96:	4293      	cmp	r3, r2
 8001f98:	d004      	beq.n	8001fa4 <HAL_ADC_ConfigChannel+0x5c4>
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a23      	ldr	r2, [pc, #140]	; (800202c <HAL_ADC_ConfigChannel+0x64c>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d16e      	bne.n	8002082 <HAL_ADC_ConfigChannel+0x6a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001fa4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fa8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8001fac:	4619      	mov	r1, r3
 8001fae:	481c      	ldr	r0, [pc, #112]	; (8002020 <HAL_ADC_ConfigChannel+0x640>)
 8001fb0:	f7ff f867 	bl	8001082 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001fb4:	4b1e      	ldr	r3, [pc, #120]	; (8002030 <HAL_ADC_ConfigChannel+0x650>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	099b      	lsrs	r3, r3, #6
 8001fba:	4a1e      	ldr	r2, [pc, #120]	; (8002034 <HAL_ADC_ConfigChannel+0x654>)
 8001fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fc0:	099a      	lsrs	r2, r3, #6
 8001fc2:	4613      	mov	r3, r2
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	4413      	add	r3, r2
 8001fc8:	009b      	lsls	r3, r3, #2
 8001fca:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001fcc:	e002      	b.n	8001fd4 <HAL_ADC_ConfigChannel+0x5f4>
          {
            wait_loop_index--;
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	3b01      	subs	r3, #1
 8001fd2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f9      	bne.n	8001fce <HAL_ADC_ConfigChannel+0x5ee>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8001fda:	e052      	b.n	8002082 <HAL_ADC_ConfigChannel+0x6a2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a15      	ldr	r2, [pc, #84]	; (8002038 <HAL_ADC_ConfigChannel+0x658>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d12a      	bne.n	800203c <HAL_ADC_ConfigChannel+0x65c>
 8001fe6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001fea:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d124      	bne.n	800203c <HAL_ADC_ConfigChannel+0x65c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	4a0c      	ldr	r2, [pc, #48]	; (8002028 <HAL_ADC_ConfigChannel+0x648>)
 8001ff8:	4293      	cmp	r3, r2
 8001ffa:	d004      	beq.n	8002006 <HAL_ADC_ConfigChannel+0x626>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	4a0a      	ldr	r2, [pc, #40]	; (800202c <HAL_ADC_ConfigChannel+0x64c>)
 8002002:	4293      	cmp	r3, r2
 8002004:	d13f      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x6a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002006:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800200a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800200e:	4619      	mov	r1, r3
 8002010:	4803      	ldr	r0, [pc, #12]	; (8002020 <HAL_ADC_ConfigChannel+0x640>)
 8002012:	f7ff f836 	bl	8001082 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002016:	e036      	b.n	8002086 <HAL_ADC_ConfigChannel+0x6a6>
 8002018:	407f0000 	.word	0x407f0000
 800201c:	80080000 	.word	0x80080000
 8002020:	50040300 	.word	0x50040300
 8002024:	c7520000 	.word	0xc7520000
 8002028:	50040000 	.word	0x50040000
 800202c:	50040200 	.word	0x50040200
 8002030:	20000028 	.word	0x20000028
 8002034:	053e2d63 	.word	0x053e2d63
 8002038:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4a16      	ldr	r2, [pc, #88]	; (800209c <HAL_ADC_ConfigChannel+0x6bc>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d120      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x6a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002046:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800204a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d11a      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x6a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4a12      	ldr	r2, [pc, #72]	; (80020a0 <HAL_ADC_ConfigChannel+0x6c0>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d115      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x6a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800205c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002060:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002064:	4619      	mov	r1, r3
 8002066:	480f      	ldr	r0, [pc, #60]	; (80020a4 <HAL_ADC_ConfigChannel+0x6c4>)
 8002068:	f7ff f80b 	bl	8001082 <LL_ADC_SetCommonPathInternalCh>
 800206c:	e00c      	b.n	8002088 <HAL_ADC_ConfigChannel+0x6a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002072:	f043 0220 	orr.w	r2, r3, #32
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
 8002080:	e002      	b.n	8002088 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002082:	bf00      	nop
 8002084:	e000      	b.n	8002088 <HAL_ADC_ConfigChannel+0x6a8>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002086:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8002090:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8002094:	4618      	mov	r0, r3
 8002096:	3798      	adds	r7, #152	; 0x98
 8002098:	46bd      	mov	sp, r7
 800209a:	bd80      	pop	{r7, pc}
 800209c:	80000001 	.word	0x80000001
 80020a0:	50040000 	.word	0x50040000
 80020a4:	50040300 	.word	0x50040300

080020a8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4618      	mov	r0, r3
 80020b6:	f7ff f959 	bl	800136c <LL_ADC_IsEnabled>
 80020ba:	4603      	mov	r3, r0
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d146      	bne.n	800214e <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689a      	ldr	r2, [r3, #8]
 80020c6:	4b24      	ldr	r3, [pc, #144]	; (8002158 <ADC_Enable+0xb0>)
 80020c8:	4013      	ands	r3, r2
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d00d      	beq.n	80020ea <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020d2:	f043 0210 	orr.w	r2, r3, #16
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80020de:	f043 0201 	orr.w	r2, r3, #1
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e032      	b.n	8002150 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f7ff f928 	bl	8001344 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80020f4:	f7fe ff84 	bl	8001000 <HAL_GetTick>
 80020f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80020fa:	e021      	b.n	8002140 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff f933 	bl	800136c <LL_ADC_IsEnabled>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d104      	bne.n	8002116 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4618      	mov	r0, r3
 8002112:	f7ff f917 	bl	8001344 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002116:	f7fe ff73 	bl	8001000 <HAL_GetTick>
 800211a:	4602      	mov	r2, r0
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	1ad3      	subs	r3, r2, r3
 8002120:	2b02      	cmp	r3, #2
 8002122:	d90d      	bls.n	8002140 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002128:	f043 0210 	orr.w	r2, r3, #16
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002134:	f043 0201 	orr.w	r2, r3, #1
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e007      	b.n	8002150 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f003 0301 	and.w	r3, r3, #1
 800214a:	2b01      	cmp	r3, #1
 800214c:	d1d6      	bne.n	80020fc <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	8000003f 	.word	0x8000003f

0800215c <LL_ADC_IsEnabled>:
{
 800215c:	b480      	push	{r7}
 800215e:	b083      	sub	sp, #12
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f003 0301 	and.w	r3, r3, #1
 800216c:	2b01      	cmp	r3, #1
 800216e:	d101      	bne.n	8002174 <LL_ADC_IsEnabled+0x18>
 8002170:	2301      	movs	r3, #1
 8002172:	e000      	b.n	8002176 <LL_ADC_IsEnabled+0x1a>
 8002174:	2300      	movs	r3, #0
}
 8002176:	4618      	mov	r0, r3
 8002178:	370c      	adds	r7, #12
 800217a:	46bd      	mov	sp, r7
 800217c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002180:	4770      	bx	lr

08002182 <LL_ADC_REG_IsConversionOngoing>:
{
 8002182:	b480      	push	{r7}
 8002184:	b083      	sub	sp, #12
 8002186:	af00      	add	r7, sp, #0
 8002188:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	f003 0304 	and.w	r3, r3, #4
 8002192:	2b04      	cmp	r3, #4
 8002194:	d101      	bne.n	800219a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002196:	2301      	movs	r3, #1
 8002198:	e000      	b.n	800219c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800219a:	2300      	movs	r3, #0
}
 800219c:	4618      	mov	r0, r3
 800219e:	370c      	adds	r7, #12
 80021a0:	46bd      	mov	sp, r7
 80021a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a6:	4770      	bx	lr

080021a8 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80021a8:	b590      	push	{r4, r7, lr}
 80021aa:	b09f      	sub	sp, #124	; 0x7c
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021b2:	2300      	movs	r3, #0
 80021b4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d101      	bne.n	80021c6 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80021c2:	2302      	movs	r3, #2
 80021c4:	e08f      	b.n	80022e6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2201      	movs	r2, #1
 80021ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4a47      	ldr	r2, [pc, #284]	; (80022f0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80021d4:	4293      	cmp	r3, r2
 80021d6:	d102      	bne.n	80021de <HAL_ADCEx_MultiModeConfigChannel+0x36>
 80021d8:	4b46      	ldr	r3, [pc, #280]	; (80022f4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 80021da:	60bb      	str	r3, [r7, #8]
 80021dc:	e001      	b.n	80021e2 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 80021de:	2300      	movs	r3, #0
 80021e0:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d10b      	bne.n	8002200 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ec:	f043 0220 	orr.w	r2, r3, #32
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e072      	b.n	80022e6 <HAL_ADCEx_MultiModeConfigChannel+0x13e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	4618      	mov	r0, r3
 8002204:	f7ff ffbd 	bl	8002182 <LL_ADC_REG_IsConversionOngoing>
 8002208:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	4618      	mov	r0, r3
 8002210:	f7ff ffb7 	bl	8002182 <LL_ADC_REG_IsConversionOngoing>
 8002214:	4603      	mov	r3, r0
 8002216:	2b00      	cmp	r3, #0
 8002218:	d154      	bne.n	80022c4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 800221a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800221c:	2b00      	cmp	r3, #0
 800221e:	d151      	bne.n	80022c4 <HAL_ADCEx_MultiModeConfigChannel+0x11c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002220:	4b35      	ldr	r3, [pc, #212]	; (80022f8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8002222:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2b00      	cmp	r3, #0
 800222a:	d02c      	beq.n	8002286 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800222c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	6859      	ldr	r1, [r3, #4]
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800223e:	035b      	lsls	r3, r3, #13
 8002240:	430b      	orrs	r3, r1
 8002242:	431a      	orrs	r2, r3
 8002244:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002246:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002248:	4829      	ldr	r0, [pc, #164]	; (80022f0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 800224a:	f7ff ff87 	bl	800215c <LL_ADC_IsEnabled>
 800224e:	4604      	mov	r4, r0
 8002250:	4828      	ldr	r0, [pc, #160]	; (80022f4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 8002252:	f7ff ff83 	bl	800215c <LL_ADC_IsEnabled>
 8002256:	4603      	mov	r3, r0
 8002258:	431c      	orrs	r4, r3
 800225a:	4828      	ldr	r0, [pc, #160]	; (80022fc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800225c:	f7ff ff7e 	bl	800215c <LL_ADC_IsEnabled>
 8002260:	4603      	mov	r3, r0
 8002262:	4323      	orrs	r3, r4
 8002264:	2b00      	cmp	r3, #0
 8002266:	d137      	bne.n	80022d8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002268:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002270:	f023 030f 	bic.w	r3, r3, #15
 8002274:	683a      	ldr	r2, [r7, #0]
 8002276:	6811      	ldr	r1, [r2, #0]
 8002278:	683a      	ldr	r2, [r7, #0]
 800227a:	6892      	ldr	r2, [r2, #8]
 800227c:	430a      	orrs	r2, r1
 800227e:	431a      	orrs	r2, r3
 8002280:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002282:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002284:	e028      	b.n	80022d8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002286:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002288:	689b      	ldr	r3, [r3, #8]
 800228a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800228e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002290:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002292:	4817      	ldr	r0, [pc, #92]	; (80022f0 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8002294:	f7ff ff62 	bl	800215c <LL_ADC_IsEnabled>
 8002298:	4604      	mov	r4, r0
 800229a:	4816      	ldr	r0, [pc, #88]	; (80022f4 <HAL_ADCEx_MultiModeConfigChannel+0x14c>)
 800229c:	f7ff ff5e 	bl	800215c <LL_ADC_IsEnabled>
 80022a0:	4603      	mov	r3, r0
 80022a2:	431c      	orrs	r4, r3
 80022a4:	4815      	ldr	r0, [pc, #84]	; (80022fc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80022a6:	f7ff ff59 	bl	800215c <LL_ADC_IsEnabled>
 80022aa:	4603      	mov	r3, r0
 80022ac:	4323      	orrs	r3, r4
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d112      	bne.n	80022d8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80022b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80022b4:	689b      	ldr	r3, [r3, #8]
 80022b6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80022ba:	f023 030f 	bic.w	r3, r3, #15
 80022be:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80022c0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80022c2:	e009      	b.n	80022d8 <HAL_ADCEx_MultiModeConfigChannel+0x130>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80022c8:	f043 0220 	orr.w	r2, r3, #32
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80022d0:	2301      	movs	r3, #1
 80022d2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80022d6:	e000      	b.n	80022da <HAL_ADCEx_MultiModeConfigChannel+0x132>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80022d8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80022e2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	377c      	adds	r7, #124	; 0x7c
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd90      	pop	{r4, r7, pc}
 80022ee:	bf00      	nop
 80022f0:	50040000 	.word	0x50040000
 80022f4:	50040100 	.word	0x50040100
 80022f8:	50040300 	.word	0x50040300
 80022fc:	50040200 	.word	0x50040200

08002300 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002300:	b480      	push	{r7}
 8002302:	b085      	sub	sp, #20
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	f003 0307 	and.w	r3, r3, #7
 800230e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002310:	4b0c      	ldr	r3, [pc, #48]	; (8002344 <__NVIC_SetPriorityGrouping+0x44>)
 8002312:	68db      	ldr	r3, [r3, #12]
 8002314:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002316:	68ba      	ldr	r2, [r7, #8]
 8002318:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800231c:	4013      	ands	r3, r2
 800231e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002324:	68bb      	ldr	r3, [r7, #8]
 8002326:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002328:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800232c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002330:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002332:	4a04      	ldr	r2, [pc, #16]	; (8002344 <__NVIC_SetPriorityGrouping+0x44>)
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	60d3      	str	r3, [r2, #12]
}
 8002338:	bf00      	nop
 800233a:	3714      	adds	r7, #20
 800233c:	46bd      	mov	sp, r7
 800233e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002342:	4770      	bx	lr
 8002344:	e000ed00 	.word	0xe000ed00

08002348 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002348:	b480      	push	{r7}
 800234a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800234c:	4b04      	ldr	r3, [pc, #16]	; (8002360 <__NVIC_GetPriorityGrouping+0x18>)
 800234e:	68db      	ldr	r3, [r3, #12]
 8002350:	0a1b      	lsrs	r3, r3, #8
 8002352:	f003 0307 	and.w	r3, r3, #7
}
 8002356:	4618      	mov	r0, r3
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	e000ed00 	.word	0xe000ed00

08002364 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002364:	b480      	push	{r7}
 8002366:	b083      	sub	sp, #12
 8002368:	af00      	add	r7, sp, #0
 800236a:	4603      	mov	r3, r0
 800236c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800236e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002372:	2b00      	cmp	r3, #0
 8002374:	db0b      	blt.n	800238e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002376:	79fb      	ldrb	r3, [r7, #7]
 8002378:	f003 021f 	and.w	r2, r3, #31
 800237c:	4907      	ldr	r1, [pc, #28]	; (800239c <__NVIC_EnableIRQ+0x38>)
 800237e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002382:	095b      	lsrs	r3, r3, #5
 8002384:	2001      	movs	r0, #1
 8002386:	fa00 f202 	lsl.w	r2, r0, r2
 800238a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800238e:	bf00      	nop
 8002390:	370c      	adds	r7, #12
 8002392:	46bd      	mov	sp, r7
 8002394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002398:	4770      	bx	lr
 800239a:	bf00      	nop
 800239c:	e000e100 	.word	0xe000e100

080023a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	4603      	mov	r3, r0
 80023a8:	6039      	str	r1, [r7, #0]
 80023aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80023ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	db0a      	blt.n	80023ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	b2da      	uxtb	r2, r3
 80023b8:	490c      	ldr	r1, [pc, #48]	; (80023ec <__NVIC_SetPriority+0x4c>)
 80023ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023be:	0112      	lsls	r2, r2, #4
 80023c0:	b2d2      	uxtb	r2, r2
 80023c2:	440b      	add	r3, r1
 80023c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80023c8:	e00a      	b.n	80023e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	b2da      	uxtb	r2, r3
 80023ce:	4908      	ldr	r1, [pc, #32]	; (80023f0 <__NVIC_SetPriority+0x50>)
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	f003 030f 	and.w	r3, r3, #15
 80023d6:	3b04      	subs	r3, #4
 80023d8:	0112      	lsls	r2, r2, #4
 80023da:	b2d2      	uxtb	r2, r2
 80023dc:	440b      	add	r3, r1
 80023de:	761a      	strb	r2, [r3, #24]
}
 80023e0:	bf00      	nop
 80023e2:	370c      	adds	r7, #12
 80023e4:	46bd      	mov	sp, r7
 80023e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ea:	4770      	bx	lr
 80023ec:	e000e100 	.word	0xe000e100
 80023f0:	e000ed00 	.word	0xe000ed00

080023f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b089      	sub	sp, #36	; 0x24
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002408:	69fb      	ldr	r3, [r7, #28]
 800240a:	f1c3 0307 	rsb	r3, r3, #7
 800240e:	2b04      	cmp	r3, #4
 8002410:	bf28      	it	cs
 8002412:	2304      	movcs	r3, #4
 8002414:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002416:	69fb      	ldr	r3, [r7, #28]
 8002418:	3304      	adds	r3, #4
 800241a:	2b06      	cmp	r3, #6
 800241c:	d902      	bls.n	8002424 <NVIC_EncodePriority+0x30>
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3b03      	subs	r3, #3
 8002422:	e000      	b.n	8002426 <NVIC_EncodePriority+0x32>
 8002424:	2300      	movs	r3, #0
 8002426:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002428:	f04f 32ff 	mov.w	r2, #4294967295
 800242c:	69bb      	ldr	r3, [r7, #24]
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	43da      	mvns	r2, r3
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	401a      	ands	r2, r3
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800243c:	f04f 31ff 	mov.w	r1, #4294967295
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	fa01 f303 	lsl.w	r3, r1, r3
 8002446:	43d9      	mvns	r1, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800244c:	4313      	orrs	r3, r2
         );
}
 800244e:	4618      	mov	r0, r3
 8002450:	3724      	adds	r7, #36	; 0x24
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
	...

0800245c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	3b01      	subs	r3, #1
 8002468:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800246c:	d301      	bcc.n	8002472 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800246e:	2301      	movs	r3, #1
 8002470:	e00f      	b.n	8002492 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002472:	4a0a      	ldr	r2, [pc, #40]	; (800249c <SysTick_Config+0x40>)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	3b01      	subs	r3, #1
 8002478:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800247a:	210f      	movs	r1, #15
 800247c:	f04f 30ff 	mov.w	r0, #4294967295
 8002480:	f7ff ff8e 	bl	80023a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002484:	4b05      	ldr	r3, [pc, #20]	; (800249c <SysTick_Config+0x40>)
 8002486:	2200      	movs	r2, #0
 8002488:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800248a:	4b04      	ldr	r3, [pc, #16]	; (800249c <SysTick_Config+0x40>)
 800248c:	2207      	movs	r2, #7
 800248e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	e000e010 	.word	0xe000e010

080024a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f7ff ff29 	bl	8002300 <__NVIC_SetPriorityGrouping>
}
 80024ae:	bf00      	nop
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}

080024b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024b6:	b580      	push	{r7, lr}
 80024b8:	b086      	sub	sp, #24
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	4603      	mov	r3, r0
 80024be:	60b9      	str	r1, [r7, #8]
 80024c0:	607a      	str	r2, [r7, #4]
 80024c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80024c4:	2300      	movs	r3, #0
 80024c6:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80024c8:	f7ff ff3e 	bl	8002348 <__NVIC_GetPriorityGrouping>
 80024cc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80024ce:	687a      	ldr	r2, [r7, #4]
 80024d0:	68b9      	ldr	r1, [r7, #8]
 80024d2:	6978      	ldr	r0, [r7, #20]
 80024d4:	f7ff ff8e 	bl	80023f4 <NVIC_EncodePriority>
 80024d8:	4602      	mov	r2, r0
 80024da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024de:	4611      	mov	r1, r2
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff ff5d 	bl	80023a0 <__NVIC_SetPriority>
}
 80024e6:	bf00      	nop
 80024e8:	3718      	adds	r7, #24
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}

080024ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024ee:	b580      	push	{r7, lr}
 80024f0:	b082      	sub	sp, #8
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	4603      	mov	r3, r0
 80024f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80024f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024fc:	4618      	mov	r0, r3
 80024fe:	f7ff ff31 	bl	8002364 <__NVIC_EnableIRQ>
}
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800250a:	b580      	push	{r7, lr}
 800250c:	b082      	sub	sp, #8
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002512:	6878      	ldr	r0, [r7, #4]
 8002514:	f7ff ffa2 	bl	800245c <SysTick_Config>
 8002518:	4603      	mov	r3, r0
}
 800251a:	4618      	mov	r0, r3
 800251c:	3708      	adds	r7, #8
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}
	...

08002524 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d101      	bne.n	8002536 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002532:	2301      	movs	r3, #1
 8002534:	e098      	b.n	8002668 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	461a      	mov	r2, r3
 800253c:	4b4d      	ldr	r3, [pc, #308]	; (8002674 <HAL_DMA_Init+0x150>)
 800253e:	429a      	cmp	r2, r3
 8002540:	d80f      	bhi.n	8002562 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	461a      	mov	r2, r3
 8002548:	4b4b      	ldr	r3, [pc, #300]	; (8002678 <HAL_DMA_Init+0x154>)
 800254a:	4413      	add	r3, r2
 800254c:	4a4b      	ldr	r2, [pc, #300]	; (800267c <HAL_DMA_Init+0x158>)
 800254e:	fba2 2303 	umull	r2, r3, r2, r3
 8002552:	091b      	lsrs	r3, r3, #4
 8002554:	009a      	lsls	r2, r3, #2
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	4a48      	ldr	r2, [pc, #288]	; (8002680 <HAL_DMA_Init+0x15c>)
 800255e:	641a      	str	r2, [r3, #64]	; 0x40
 8002560:	e00e      	b.n	8002580 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	461a      	mov	r2, r3
 8002568:	4b46      	ldr	r3, [pc, #280]	; (8002684 <HAL_DMA_Init+0x160>)
 800256a:	4413      	add	r3, r2
 800256c:	4a43      	ldr	r2, [pc, #268]	; (800267c <HAL_DMA_Init+0x158>)
 800256e:	fba2 2303 	umull	r2, r3, r2, r3
 8002572:	091b      	lsrs	r3, r3, #4
 8002574:	009a      	lsls	r2, r3, #2
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	4a42      	ldr	r2, [pc, #264]	; (8002688 <HAL_DMA_Init+0x164>)
 800257e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2202      	movs	r2, #2
 8002584:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800259a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80025a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	691b      	ldr	r3, [r3, #16]
 80025aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80025b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80025bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a1b      	ldr	r3, [r3, #32]
 80025c2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	68fa      	ldr	r2, [r7, #12]
 80025d0:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	689b      	ldr	r3, [r3, #8]
 80025d6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80025da:	d039      	beq.n	8002650 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e0:	4a27      	ldr	r2, [pc, #156]	; (8002680 <HAL_DMA_Init+0x15c>)
 80025e2:	4293      	cmp	r3, r2
 80025e4:	d11a      	bne.n	800261c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80025e6:	4b29      	ldr	r3, [pc, #164]	; (800268c <HAL_DMA_Init+0x168>)
 80025e8:	681a      	ldr	r2, [r3, #0]
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ee:	f003 031c 	and.w	r3, r3, #28
 80025f2:	210f      	movs	r1, #15
 80025f4:	fa01 f303 	lsl.w	r3, r1, r3
 80025f8:	43db      	mvns	r3, r3
 80025fa:	4924      	ldr	r1, [pc, #144]	; (800268c <HAL_DMA_Init+0x168>)
 80025fc:	4013      	ands	r3, r2
 80025fe:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002600:	4b22      	ldr	r3, [pc, #136]	; (800268c <HAL_DMA_Init+0x168>)
 8002602:	681a      	ldr	r2, [r3, #0]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	6859      	ldr	r1, [r3, #4]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260c:	f003 031c 	and.w	r3, r3, #28
 8002610:	fa01 f303 	lsl.w	r3, r1, r3
 8002614:	491d      	ldr	r1, [pc, #116]	; (800268c <HAL_DMA_Init+0x168>)
 8002616:	4313      	orrs	r3, r2
 8002618:	600b      	str	r3, [r1, #0]
 800261a:	e019      	b.n	8002650 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800261c:	4b1c      	ldr	r3, [pc, #112]	; (8002690 <HAL_DMA_Init+0x16c>)
 800261e:	681a      	ldr	r2, [r3, #0]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002624:	f003 031c 	and.w	r3, r3, #28
 8002628:	210f      	movs	r1, #15
 800262a:	fa01 f303 	lsl.w	r3, r1, r3
 800262e:	43db      	mvns	r3, r3
 8002630:	4917      	ldr	r1, [pc, #92]	; (8002690 <HAL_DMA_Init+0x16c>)
 8002632:	4013      	ands	r3, r2
 8002634:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002636:	4b16      	ldr	r3, [pc, #88]	; (8002690 <HAL_DMA_Init+0x16c>)
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6859      	ldr	r1, [r3, #4]
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002642:	f003 031c 	and.w	r3, r3, #28
 8002646:	fa01 f303 	lsl.w	r3, r1, r3
 800264a:	4911      	ldr	r1, [pc, #68]	; (8002690 <HAL_DMA_Init+0x16c>)
 800264c:	4313      	orrs	r3, r2
 800264e:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2200      	movs	r2, #0
 8002654:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002666:	2300      	movs	r3, #0
}
 8002668:	4618      	mov	r0, r3
 800266a:	3714      	adds	r7, #20
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr
 8002674:	40020407 	.word	0x40020407
 8002678:	bffdfff8 	.word	0xbffdfff8
 800267c:	cccccccd 	.word	0xcccccccd
 8002680:	40020000 	.word	0x40020000
 8002684:	bffdfbf8 	.word	0xbffdfbf8
 8002688:	40020400 	.word	0x40020400
 800268c:	400200a8 	.word	0x400200a8
 8002690:	400204a8 	.word	0x400204a8

08002694 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
 80026a0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026a2:	2300      	movs	r3, #0
 80026a4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d101      	bne.n	80026b4 <HAL_DMA_Start_IT+0x20>
 80026b0:	2302      	movs	r3, #2
 80026b2:	e04b      	b.n	800274c <HAL_DMA_Start_IT+0xb8>
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d13a      	bne.n	800273e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2202      	movs	r2, #2
 80026cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681a      	ldr	r2, [r3, #0]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f022 0201 	bic.w	r2, r2, #1
 80026e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	687a      	ldr	r2, [r7, #4]
 80026ea:	68b9      	ldr	r1, [r7, #8]
 80026ec:	68f8      	ldr	r0, [r7, #12]
 80026ee:	f000 f96b 	bl	80029c8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d008      	beq.n	800270c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	681a      	ldr	r2, [r3, #0]
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f042 020e 	orr.w	r2, r2, #14
 8002708:	601a      	str	r2, [r3, #0]
 800270a:	e00f      	b.n	800272c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	681a      	ldr	r2, [r3, #0]
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f022 0204 	bic.w	r2, r2, #4
 800271a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681a      	ldr	r2, [r3, #0]
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f042 020a 	orr.w	r2, r2, #10
 800272a:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f042 0201 	orr.w	r2, r2, #1
 800273a:	601a      	str	r2, [r3, #0]
 800273c:	e005      	b.n	800274a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002746:	2302      	movs	r3, #2
 8002748:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800274a:	7dfb      	ldrb	r3, [r7, #23]
}
 800274c:	4618      	mov	r0, r3
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002754:	b480      	push	{r7}
 8002756:	b085      	sub	sp, #20
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800275c:	2300      	movs	r3, #0
 800275e:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002766:	b2db      	uxtb	r3, r3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d008      	beq.n	800277e <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2204      	movs	r2, #4
 8002770:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	2200      	movs	r2, #0
 8002776:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e022      	b.n	80027c4 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	681a      	ldr	r2, [r3, #0]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	f022 020e 	bic.w	r2, r2, #14
 800278c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	f022 0201 	bic.w	r2, r2, #1
 800279c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027a2:	f003 021c 	and.w	r2, r3, #28
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027aa:	2101      	movs	r1, #1
 80027ac:	fa01 f202 	lsl.w	r2, r1, r2
 80027b0:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2201      	movs	r2, #1
 80027b6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80027c2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80027c4:	4618      	mov	r0, r3
 80027c6:	3714      	adds	r7, #20
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b084      	sub	sp, #16
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027d8:	2300      	movs	r3, #0
 80027da:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80027e2:	b2db      	uxtb	r3, r3
 80027e4:	2b02      	cmp	r3, #2
 80027e6:	d005      	beq.n	80027f4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2204      	movs	r2, #4
 80027ec:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80027ee:	2301      	movs	r3, #1
 80027f0:	73fb      	strb	r3, [r7, #15]
 80027f2:	e029      	b.n	8002848 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f022 020e 	bic.w	r2, r2, #14
 8002802:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	681a      	ldr	r2, [r3, #0]
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	f022 0201 	bic.w	r2, r2, #1
 8002812:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002818:	f003 021c 	and.w	r2, r3, #28
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002820:	2101      	movs	r1, #1
 8002822:	fa01 f202 	lsl.w	r2, r1, r2
 8002826:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800283c:	2b00      	cmp	r3, #0
 800283e:	d003      	beq.n	8002848 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	4798      	blx	r3
    }
  }
  return status;
 8002848:	7bfb      	ldrb	r3, [r7, #15]
}
 800284a:	4618      	mov	r0, r3
 800284c:	3710      	adds	r7, #16
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}

08002852 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002852:	b580      	push	{r7, lr}
 8002854:	b084      	sub	sp, #16
 8002856:	af00      	add	r7, sp, #0
 8002858:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286e:	f003 031c 	and.w	r3, r3, #28
 8002872:	2204      	movs	r2, #4
 8002874:	409a      	lsls	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	4013      	ands	r3, r2
 800287a:	2b00      	cmp	r3, #0
 800287c:	d026      	beq.n	80028cc <HAL_DMA_IRQHandler+0x7a>
 800287e:	68bb      	ldr	r3, [r7, #8]
 8002880:	f003 0304 	and.w	r3, r3, #4
 8002884:	2b00      	cmp	r3, #0
 8002886:	d021      	beq.n	80028cc <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f003 0320 	and.w	r3, r3, #32
 8002892:	2b00      	cmp	r3, #0
 8002894:	d107      	bne.n	80028a6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	681a      	ldr	r2, [r3, #0]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f022 0204 	bic.w	r2, r2, #4
 80028a4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028aa:	f003 021c 	and.w	r2, r3, #28
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	2104      	movs	r1, #4
 80028b4:	fa01 f202 	lsl.w	r2, r1, r2
 80028b8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d071      	beq.n	80029a6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80028ca:	e06c      	b.n	80029a6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d0:	f003 031c 	and.w	r3, r3, #28
 80028d4:	2202      	movs	r2, #2
 80028d6:	409a      	lsls	r2, r3
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	4013      	ands	r3, r2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d02e      	beq.n	800293e <HAL_DMA_IRQHandler+0xec>
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	f003 0302 	and.w	r3, r3, #2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d029      	beq.n	800293e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0320 	and.w	r3, r3, #32
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d10b      	bne.n	8002910 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	681a      	ldr	r2, [r3, #0]
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	f022 020a 	bic.w	r2, r2, #10
 8002906:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	2201      	movs	r2, #1
 800290c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002914:	f003 021c 	and.w	r2, r3, #28
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291c:	2102      	movs	r1, #2
 800291e:	fa01 f202 	lsl.w	r2, r1, r2
 8002922:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002930:	2b00      	cmp	r3, #0
 8002932:	d038      	beq.n	80029a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800293c:	e033      	b.n	80029a6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002942:	f003 031c 	and.w	r3, r3, #28
 8002946:	2208      	movs	r2, #8
 8002948:	409a      	lsls	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	4013      	ands	r3, r2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d02a      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x156>
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	f003 0308 	and.w	r3, r3, #8
 8002958:	2b00      	cmp	r3, #0
 800295a:	d025      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	681a      	ldr	r2, [r3, #0]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	f022 020e 	bic.w	r2, r2, #14
 800296a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002970:	f003 021c 	and.w	r2, r3, #28
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002978:	2101      	movs	r1, #1
 800297a:	fa01 f202 	lsl.w	r2, r1, r2
 800297e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2201      	movs	r2, #1
 8002984:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2201      	movs	r2, #1
 800298a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800299a:	2b00      	cmp	r3, #0
 800299c:	d004      	beq.n	80029a8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80029a6:	bf00      	nop
 80029a8:	bf00      	nop
}
 80029aa:	3710      	adds	r7, #16
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
}
 80029bc:	4618      	mov	r0, r3
 80029be:	370c      	adds	r7, #12
 80029c0:	46bd      	mov	sp, r7
 80029c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c6:	4770      	bx	lr

080029c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029c8:	b480      	push	{r7}
 80029ca:	b085      	sub	sp, #20
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	60f8      	str	r0, [r7, #12]
 80029d0:	60b9      	str	r1, [r7, #8]
 80029d2:	607a      	str	r2, [r7, #4]
 80029d4:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029da:	f003 021c 	and.w	r2, r3, #28
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e2:	2101      	movs	r1, #1
 80029e4:	fa01 f202 	lsl.w	r2, r1, r2
 80029e8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	683a      	ldr	r2, [r7, #0]
 80029f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	2b10      	cmp	r3, #16
 80029f8:	d108      	bne.n	8002a0c <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	687a      	ldr	r2, [r7, #4]
 8002a00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	68ba      	ldr	r2, [r7, #8]
 8002a08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a0a:	e007      	b.n	8002a1c <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	68ba      	ldr	r2, [r7, #8]
 8002a12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	687a      	ldr	r2, [r7, #4]
 8002a1a:	60da      	str	r2, [r3, #12]
}
 8002a1c:	bf00      	nop
 8002a1e:	3714      	adds	r7, #20
 8002a20:	46bd      	mov	sp, r7
 8002a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a26:	4770      	bx	lr

08002a28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b087      	sub	sp, #28
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
 8002a30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a32:	2300      	movs	r3, #0
 8002a34:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a36:	e17f      	b.n	8002d38 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	681a      	ldr	r2, [r3, #0]
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	fa01 f303 	lsl.w	r3, r1, r3
 8002a44:	4013      	ands	r3, r2
 8002a46:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	f000 8171 	beq.w	8002d32 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a50:	683b      	ldr	r3, [r7, #0]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	2b02      	cmp	r3, #2
 8002a56:	d003      	beq.n	8002a60 <HAL_GPIO_Init+0x38>
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	2b12      	cmp	r3, #18
 8002a5e:	d123      	bne.n	8002aa8 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002a60:	697b      	ldr	r3, [r7, #20]
 8002a62:	08da      	lsrs	r2, r3, #3
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3208      	adds	r2, #8
 8002a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	f003 0307 	and.w	r3, r3, #7
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	220f      	movs	r2, #15
 8002a78:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7c:	43db      	mvns	r3, r3
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	4013      	ands	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	691a      	ldr	r2, [r3, #16]
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	f003 0307 	and.w	r3, r3, #7
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	fa02 f303 	lsl.w	r3, r2, r3
 8002a94:	693a      	ldr	r2, [r7, #16]
 8002a96:	4313      	orrs	r3, r2
 8002a98:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	08da      	lsrs	r2, r3, #3
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	3208      	adds	r2, #8
 8002aa2:	6939      	ldr	r1, [r7, #16]
 8002aa4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	005b      	lsls	r3, r3, #1
 8002ab2:	2203      	movs	r2, #3
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	4013      	ands	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002ac0:	683b      	ldr	r3, [r7, #0]
 8002ac2:	685b      	ldr	r3, [r3, #4]
 8002ac4:	f003 0203 	and.w	r2, r3, #3
 8002ac8:	697b      	ldr	r3, [r7, #20]
 8002aca:	005b      	lsls	r3, r3, #1
 8002acc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	2b01      	cmp	r3, #1
 8002ae2:	d00b      	beq.n	8002afc <HAL_GPIO_Init+0xd4>
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d007      	beq.n	8002afc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002af0:	2b11      	cmp	r3, #17
 8002af2:	d003      	beq.n	8002afc <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002af4:	683b      	ldr	r3, [r7, #0]
 8002af6:	685b      	ldr	r3, [r3, #4]
 8002af8:	2b12      	cmp	r3, #18
 8002afa:	d130      	bne.n	8002b5e <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	689b      	ldr	r3, [r3, #8]
 8002b00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	005b      	lsls	r3, r3, #1
 8002b06:	2203      	movs	r2, #3
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	4013      	ands	r3, r2
 8002b12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	68da      	ldr	r2, [r3, #12]
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	005b      	lsls	r3, r3, #1
 8002b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	4313      	orrs	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	685b      	ldr	r3, [r3, #4]
 8002b30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002b32:	2201      	movs	r2, #1
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	43db      	mvns	r3, r3
 8002b3c:	693a      	ldr	r2, [r7, #16]
 8002b3e:	4013      	ands	r3, r2
 8002b40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002b42:	683b      	ldr	r3, [r7, #0]
 8002b44:	685b      	ldr	r3, [r3, #4]
 8002b46:	091b      	lsrs	r3, r3, #4
 8002b48:	f003 0201 	and.w	r2, r3, #1
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b52:	693a      	ldr	r2, [r7, #16]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f003 0303 	and.w	r3, r3, #3
 8002b66:	2b03      	cmp	r3, #3
 8002b68:	d118      	bne.n	8002b9c <HAL_GPIO_Init+0x174>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002b70:	2201      	movs	r2, #1
 8002b72:	697b      	ldr	r3, [r7, #20]
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	693a      	ldr	r2, [r7, #16]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	08db      	lsrs	r3, r3, #3
 8002b86:	f003 0201 	and.w	r2, r3, #1
 8002b8a:	697b      	ldr	r3, [r7, #20]
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	693a      	ldr	r2, [r7, #16]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	693a      	ldr	r2, [r7, #16]
 8002b9a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68db      	ldr	r3, [r3, #12]
 8002ba0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002ba2:	697b      	ldr	r3, [r7, #20]
 8002ba4:	005b      	lsls	r3, r3, #1
 8002ba6:	2203      	movs	r2, #3
 8002ba8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bac:	43db      	mvns	r3, r3
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	689a      	ldr	r2, [r3, #8]
 8002bb8:	697b      	ldr	r3, [r7, #20]
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	693a      	ldr	r2, [r7, #16]
 8002bca:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f000 80ac 	beq.w	8002d32 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002bda:	4b5e      	ldr	r3, [pc, #376]	; (8002d54 <HAL_GPIO_Init+0x32c>)
 8002bdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bde:	4a5d      	ldr	r2, [pc, #372]	; (8002d54 <HAL_GPIO_Init+0x32c>)
 8002be0:	f043 0301 	orr.w	r3, r3, #1
 8002be4:	6613      	str	r3, [r2, #96]	; 0x60
 8002be6:	4b5b      	ldr	r3, [pc, #364]	; (8002d54 <HAL_GPIO_Init+0x32c>)
 8002be8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002bea:	f003 0301 	and.w	r3, r3, #1
 8002bee:	60bb      	str	r3, [r7, #8]
 8002bf0:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002bf2:	4a59      	ldr	r2, [pc, #356]	; (8002d58 <HAL_GPIO_Init+0x330>)
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	089b      	lsrs	r3, r3, #2
 8002bf8:	3302      	adds	r3, #2
 8002bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bfe:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	f003 0303 	and.w	r3, r3, #3
 8002c06:	009b      	lsls	r3, r3, #2
 8002c08:	220f      	movs	r2, #15
 8002c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002c0e:	43db      	mvns	r3, r3
 8002c10:	693a      	ldr	r2, [r7, #16]
 8002c12:	4013      	ands	r3, r2
 8002c14:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c1c:	d025      	beq.n	8002c6a <HAL_GPIO_Init+0x242>
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	4a4e      	ldr	r2, [pc, #312]	; (8002d5c <HAL_GPIO_Init+0x334>)
 8002c22:	4293      	cmp	r3, r2
 8002c24:	d01f      	beq.n	8002c66 <HAL_GPIO_Init+0x23e>
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	4a4d      	ldr	r2, [pc, #308]	; (8002d60 <HAL_GPIO_Init+0x338>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d019      	beq.n	8002c62 <HAL_GPIO_Init+0x23a>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	4a4c      	ldr	r2, [pc, #304]	; (8002d64 <HAL_GPIO_Init+0x33c>)
 8002c32:	4293      	cmp	r3, r2
 8002c34:	d013      	beq.n	8002c5e <HAL_GPIO_Init+0x236>
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	4a4b      	ldr	r2, [pc, #300]	; (8002d68 <HAL_GPIO_Init+0x340>)
 8002c3a:	4293      	cmp	r3, r2
 8002c3c:	d00d      	beq.n	8002c5a <HAL_GPIO_Init+0x232>
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a4a      	ldr	r2, [pc, #296]	; (8002d6c <HAL_GPIO_Init+0x344>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d007      	beq.n	8002c56 <HAL_GPIO_Init+0x22e>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	4a49      	ldr	r2, [pc, #292]	; (8002d70 <HAL_GPIO_Init+0x348>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d101      	bne.n	8002c52 <HAL_GPIO_Init+0x22a>
 8002c4e:	2306      	movs	r3, #6
 8002c50:	e00c      	b.n	8002c6c <HAL_GPIO_Init+0x244>
 8002c52:	2307      	movs	r3, #7
 8002c54:	e00a      	b.n	8002c6c <HAL_GPIO_Init+0x244>
 8002c56:	2305      	movs	r3, #5
 8002c58:	e008      	b.n	8002c6c <HAL_GPIO_Init+0x244>
 8002c5a:	2304      	movs	r3, #4
 8002c5c:	e006      	b.n	8002c6c <HAL_GPIO_Init+0x244>
 8002c5e:	2303      	movs	r3, #3
 8002c60:	e004      	b.n	8002c6c <HAL_GPIO_Init+0x244>
 8002c62:	2302      	movs	r3, #2
 8002c64:	e002      	b.n	8002c6c <HAL_GPIO_Init+0x244>
 8002c66:	2301      	movs	r3, #1
 8002c68:	e000      	b.n	8002c6c <HAL_GPIO_Init+0x244>
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	697a      	ldr	r2, [r7, #20]
 8002c6e:	f002 0203 	and.w	r2, r2, #3
 8002c72:	0092      	lsls	r2, r2, #2
 8002c74:	4093      	lsls	r3, r2
 8002c76:	693a      	ldr	r2, [r7, #16]
 8002c78:	4313      	orrs	r3, r2
 8002c7a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002c7c:	4936      	ldr	r1, [pc, #216]	; (8002d58 <HAL_GPIO_Init+0x330>)
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	089b      	lsrs	r3, r3, #2
 8002c82:	3302      	adds	r3, #2
 8002c84:	693a      	ldr	r2, [r7, #16]
 8002c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8002c8a:	4b3a      	ldr	r3, [pc, #232]	; (8002d74 <HAL_GPIO_Init+0x34c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	43db      	mvns	r3, r3
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	4013      	ands	r3, r2
 8002c98:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	685b      	ldr	r3, [r3, #4]
 8002c9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002ca6:	693a      	ldr	r2, [r7, #16]
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002cae:	4a31      	ldr	r2, [pc, #196]	; (8002d74 <HAL_GPIO_Init+0x34c>)
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002cb4:	4b2f      	ldr	r3, [pc, #188]	; (8002d74 <HAL_GPIO_Init+0x34c>)
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	43db      	mvns	r3, r3
 8002cbe:	693a      	ldr	r2, [r7, #16]
 8002cc0:	4013      	ands	r3, r2
 8002cc2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	685b      	ldr	r3, [r3, #4]
 8002cc8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d003      	beq.n	8002cd8 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002cd0:	693a      	ldr	r2, [r7, #16]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002cd8:	4a26      	ldr	r2, [pc, #152]	; (8002d74 <HAL_GPIO_Init+0x34c>)
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002cde:	4b25      	ldr	r3, [pc, #148]	; (8002d74 <HAL_GPIO_Init+0x34c>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	693a      	ldr	r2, [r7, #16]
 8002cea:	4013      	ands	r3, r2
 8002cec:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	685b      	ldr	r3, [r3, #4]
 8002cf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d003      	beq.n	8002d02 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002cfa:	693a      	ldr	r2, [r7, #16]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	4313      	orrs	r3, r2
 8002d00:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002d02:	4a1c      	ldr	r2, [pc, #112]	; (8002d74 <HAL_GPIO_Init+0x34c>)
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002d08:	4b1a      	ldr	r3, [pc, #104]	; (8002d74 <HAL_GPIO_Init+0x34c>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	43db      	mvns	r3, r3
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	4013      	ands	r3, r2
 8002d16:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002d2c:	4a11      	ldr	r2, [pc, #68]	; (8002d74 <HAL_GPIO_Init+0x34c>)
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	3301      	adds	r3, #1
 8002d36:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	f47f ae78 	bne.w	8002a38 <HAL_GPIO_Init+0x10>
  }
}
 8002d48:	bf00      	nop
 8002d4a:	371c      	adds	r7, #28
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d52:	4770      	bx	lr
 8002d54:	40021000 	.word	0x40021000
 8002d58:	40010000 	.word	0x40010000
 8002d5c:	48000400 	.word	0x48000400
 8002d60:	48000800 	.word	0x48000800
 8002d64:	48000c00 	.word	0x48000c00
 8002d68:	48001000 	.word	0x48001000
 8002d6c:	48001400 	.word	0x48001400
 8002d70:	48001800 	.word	0x48001800
 8002d74:	40010400 	.word	0x40010400

08002d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d78:	b480      	push	{r7}
 8002d7a:	b083      	sub	sp, #12
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	460b      	mov	r3, r1
 8002d82:	807b      	strh	r3, [r7, #2]
 8002d84:	4613      	mov	r3, r2
 8002d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d88:	787b      	ldrb	r3, [r7, #1]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d003      	beq.n	8002d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002d8e:	887a      	ldrh	r2, [r7, #2]
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002d94:	e002      	b.n	8002d9c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002d96:	887a      	ldrh	r2, [r7, #2]
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002d9c:	bf00      	nop
 8002d9e:	370c      	adds	r7, #12
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr

08002da8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d101      	bne.n	8002dba <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002db6:	2301      	movs	r3, #1
 8002db8:	e081      	b.n	8002ebe <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002dc0:	b2db      	uxtb	r3, r3
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d106      	bne.n	8002dd4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f008 ff2c 	bl	800bc2c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2224      	movs	r2, #36	; 0x24
 8002dd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	681a      	ldr	r2, [r3, #0]
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f022 0201 	bic.w	r2, r2, #1
 8002dea:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685a      	ldr	r2, [r3, #4]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002df8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	689a      	ldr	r2, [r3, #8]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e08:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	68db      	ldr	r3, [r3, #12]
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d107      	bne.n	8002e22 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	689a      	ldr	r2, [r3, #8]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e1e:	609a      	str	r2, [r3, #8]
 8002e20:	e006      	b.n	8002e30 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689a      	ldr	r2, [r3, #8]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002e2e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d104      	bne.n	8002e42 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002e40:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	6812      	ldr	r2, [r2, #0]
 8002e4c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002e50:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e54:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	68da      	ldr	r2, [r3, #12]
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e64:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	691a      	ldr	r2, [r3, #16]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	695b      	ldr	r3, [r3, #20]
 8002e6e:	ea42 0103 	orr.w	r1, r2, r3
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	699b      	ldr	r3, [r3, #24]
 8002e76:	021a      	lsls	r2, r3, #8
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	69d9      	ldr	r1, [r3, #28]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6a1a      	ldr	r2, [r3, #32]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	430a      	orrs	r2, r1
 8002e8e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	f042 0201 	orr.w	r2, r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2220      	movs	r2, #32
 8002eaa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	2200      	movs	r2, #0
 8002eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002ebc:	2300      	movs	r3, #0
}
 8002ebe:	4618      	mov	r0, r3
 8002ec0:	3708      	adds	r7, #8
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	bd80      	pop	{r7, pc}
	...

08002ec8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b088      	sub	sp, #32
 8002ecc:	af02      	add	r7, sp, #8
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	4608      	mov	r0, r1
 8002ed2:	4611      	mov	r1, r2
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	817b      	strh	r3, [r7, #10]
 8002eda:	460b      	mov	r3, r1
 8002edc:	813b      	strh	r3, [r7, #8]
 8002ede:	4613      	mov	r3, r2
 8002ee0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ee8:	b2db      	uxtb	r3, r3
 8002eea:	2b20      	cmp	r3, #32
 8002eec:	f040 80f9 	bne.w	80030e2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ef0:	6a3b      	ldr	r3, [r7, #32]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d002      	beq.n	8002efc <HAL_I2C_Mem_Write+0x34>
 8002ef6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d105      	bne.n	8002f08 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f02:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002f04:	2301      	movs	r3, #1
 8002f06:	e0ed      	b.n	80030e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d101      	bne.n	8002f16 <HAL_I2C_Mem_Write+0x4e>
 8002f12:	2302      	movs	r3, #2
 8002f14:	e0e6      	b.n	80030e4 <HAL_I2C_Mem_Write+0x21c>
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	2201      	movs	r2, #1
 8002f1a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002f1e:	f7fe f86f 	bl	8001000 <HAL_GetTick>
 8002f22:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002f24:	697b      	ldr	r3, [r7, #20]
 8002f26:	9300      	str	r3, [sp, #0]
 8002f28:	2319      	movs	r3, #25
 8002f2a:	2201      	movs	r2, #1
 8002f2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f30:	68f8      	ldr	r0, [r7, #12]
 8002f32:	f000 fac3 	bl	80034bc <I2C_WaitOnFlagUntilTimeout>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d001      	beq.n	8002f40 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002f3c:	2301      	movs	r3, #1
 8002f3e:	e0d1      	b.n	80030e4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	2221      	movs	r2, #33	; 0x21
 8002f44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	2240      	movs	r2, #64	; 0x40
 8002f4c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	2200      	movs	r2, #0
 8002f54:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6a3a      	ldr	r2, [r7, #32]
 8002f5a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002f60:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f68:	88f8      	ldrh	r0, [r7, #6]
 8002f6a:	893a      	ldrh	r2, [r7, #8]
 8002f6c:	8979      	ldrh	r1, [r7, #10]
 8002f6e:	697b      	ldr	r3, [r7, #20]
 8002f70:	9301      	str	r3, [sp, #4]
 8002f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f74:	9300      	str	r3, [sp, #0]
 8002f76:	4603      	mov	r3, r0
 8002f78:	68f8      	ldr	r0, [r7, #12]
 8002f7a:	f000 f9d3 	bl	8003324 <I2C_RequestMemoryWrite>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d005      	beq.n	8002f90 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e0a9      	b.n	80030e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f94:	b29b      	uxth	r3, r3
 8002f96:	2bff      	cmp	r3, #255	; 0xff
 8002f98:	d90e      	bls.n	8002fb8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	22ff      	movs	r2, #255	; 0xff
 8002f9e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	8979      	ldrh	r1, [r7, #10]
 8002fa8:	2300      	movs	r3, #0
 8002faa:	9300      	str	r3, [sp, #0]
 8002fac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002fb0:	68f8      	ldr	r0, [r7, #12]
 8002fb2:	f000 fba5 	bl	8003700 <I2C_TransferConfig>
 8002fb6:	e00f      	b.n	8002fd8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fbc:	b29a      	uxth	r2, r3
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc6:	b2da      	uxtb	r2, r3
 8002fc8:	8979      	ldrh	r1, [r7, #10]
 8002fca:	2300      	movs	r3, #0
 8002fcc:	9300      	str	r3, [sp, #0]
 8002fce:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002fd2:	68f8      	ldr	r0, [r7, #12]
 8002fd4:	f000 fb94 	bl	8003700 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fd8:	697a      	ldr	r2, [r7, #20]
 8002fda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fdc:	68f8      	ldr	r0, [r7, #12]
 8002fde:	f000 faad 	bl	800353c <I2C_WaitOnTXISFlagUntilTimeout>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d001      	beq.n	8002fec <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002fe8:	2301      	movs	r3, #1
 8002fea:	e07b      	b.n	80030e4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff0:	781a      	ldrb	r2, [r3, #0]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffc:	1c5a      	adds	r2, r3, #1
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003006:	b29b      	uxth	r3, r3
 8003008:	3b01      	subs	r3, #1
 800300a:	b29a      	uxth	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003014:	3b01      	subs	r3, #1
 8003016:	b29a      	uxth	r2, r3
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003020:	b29b      	uxth	r3, r3
 8003022:	2b00      	cmp	r3, #0
 8003024:	d034      	beq.n	8003090 <HAL_I2C_Mem_Write+0x1c8>
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800302a:	2b00      	cmp	r3, #0
 800302c:	d130      	bne.n	8003090 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	9300      	str	r3, [sp, #0]
 8003032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003034:	2200      	movs	r2, #0
 8003036:	2180      	movs	r1, #128	; 0x80
 8003038:	68f8      	ldr	r0, [r7, #12]
 800303a:	f000 fa3f 	bl	80034bc <I2C_WaitOnFlagUntilTimeout>
 800303e:	4603      	mov	r3, r0
 8003040:	2b00      	cmp	r3, #0
 8003042:	d001      	beq.n	8003048 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e04d      	b.n	80030e4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800304c:	b29b      	uxth	r3, r3
 800304e:	2bff      	cmp	r3, #255	; 0xff
 8003050:	d90e      	bls.n	8003070 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	22ff      	movs	r2, #255	; 0xff
 8003056:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800305c:	b2da      	uxtb	r2, r3
 800305e:	8979      	ldrh	r1, [r7, #10]
 8003060:	2300      	movs	r3, #0
 8003062:	9300      	str	r3, [sp, #0]
 8003064:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003068:	68f8      	ldr	r0, [r7, #12]
 800306a:	f000 fb49 	bl	8003700 <I2C_TransferConfig>
 800306e:	e00f      	b.n	8003090 <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003074:	b29a      	uxth	r2, r3
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800307e:	b2da      	uxtb	r2, r3
 8003080:	8979      	ldrh	r1, [r7, #10]
 8003082:	2300      	movs	r3, #0
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800308a:	68f8      	ldr	r0, [r7, #12]
 800308c:	f000 fb38 	bl	8003700 <I2C_TransferConfig>
        }
      }

    }
    while (hi2c->XferCount > 0U);
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003094:	b29b      	uxth	r3, r3
 8003096:	2b00      	cmp	r3, #0
 8003098:	d19e      	bne.n	8002fd8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800309a:	697a      	ldr	r2, [r7, #20]
 800309c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f000 fa8c 	bl	80035bc <I2C_WaitOnSTOPFlagUntilTimeout>
 80030a4:	4603      	mov	r3, r0
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d001      	beq.n	80030ae <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80030aa:	2301      	movs	r3, #1
 80030ac:	e01a      	b.n	80030e4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2220      	movs	r2, #32
 80030b4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	6859      	ldr	r1, [r3, #4]
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	4b0a      	ldr	r3, [pc, #40]	; (80030ec <HAL_I2C_Mem_Write+0x224>)
 80030c2:	400b      	ands	r3, r1
 80030c4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	2220      	movs	r2, #32
 80030ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80030ce:	68fb      	ldr	r3, [r7, #12]
 80030d0:	2200      	movs	r2, #0
 80030d2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	2200      	movs	r2, #0
 80030da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80030de:	2300      	movs	r3, #0
 80030e0:	e000      	b.n	80030e4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80030e2:	2302      	movs	r3, #2
  }
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3718      	adds	r7, #24
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	fe00e800 	.word	0xfe00e800

080030f0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b088      	sub	sp, #32
 80030f4:	af02      	add	r7, sp, #8
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	4608      	mov	r0, r1
 80030fa:	4611      	mov	r1, r2
 80030fc:	461a      	mov	r2, r3
 80030fe:	4603      	mov	r3, r0
 8003100:	817b      	strh	r3, [r7, #10]
 8003102:	460b      	mov	r3, r1
 8003104:	813b      	strh	r3, [r7, #8]
 8003106:	4613      	mov	r3, r2
 8003108:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003110:	b2db      	uxtb	r3, r3
 8003112:	2b20      	cmp	r3, #32
 8003114:	f040 80fd 	bne.w	8003312 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003118:	6a3b      	ldr	r3, [r7, #32]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d002      	beq.n	8003124 <HAL_I2C_Mem_Read+0x34>
 800311e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003120:	2b00      	cmp	r3, #0
 8003122:	d105      	bne.n	8003130 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f44f 7200 	mov.w	r2, #512	; 0x200
 800312a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e0f1      	b.n	8003314 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003136:	2b01      	cmp	r3, #1
 8003138:	d101      	bne.n	800313e <HAL_I2C_Mem_Read+0x4e>
 800313a:	2302      	movs	r3, #2
 800313c:	e0ea      	b.n	8003314 <HAL_I2C_Mem_Read+0x224>
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2201      	movs	r2, #1
 8003142:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003146:	f7fd ff5b 	bl	8001000 <HAL_GetTick>
 800314a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	9300      	str	r3, [sp, #0]
 8003150:	2319      	movs	r3, #25
 8003152:	2201      	movs	r2, #1
 8003154:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003158:	68f8      	ldr	r0, [r7, #12]
 800315a:	f000 f9af 	bl	80034bc <I2C_WaitOnFlagUntilTimeout>
 800315e:	4603      	mov	r3, r0
 8003160:	2b00      	cmp	r3, #0
 8003162:	d001      	beq.n	8003168 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8003164:	2301      	movs	r3, #1
 8003166:	e0d5      	b.n	8003314 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2222      	movs	r2, #34	; 0x22
 800316c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2240      	movs	r2, #64	; 0x40
 8003174:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2200      	movs	r2, #0
 800317c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	6a3a      	ldr	r2, [r7, #32]
 8003182:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003188:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2200      	movs	r2, #0
 800318e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003190:	88f8      	ldrh	r0, [r7, #6]
 8003192:	893a      	ldrh	r2, [r7, #8]
 8003194:	8979      	ldrh	r1, [r7, #10]
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	9301      	str	r3, [sp, #4]
 800319a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800319c:	9300      	str	r3, [sp, #0]
 800319e:	4603      	mov	r3, r0
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f000 f913 	bl	80033cc <I2C_RequestMemoryRead>
 80031a6:	4603      	mov	r3, r0
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d005      	beq.n	80031b8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e0ad      	b.n	8003314 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031bc:	b29b      	uxth	r3, r3
 80031be:	2bff      	cmp	r3, #255	; 0xff
 80031c0:	d90e      	bls.n	80031e0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	22ff      	movs	r2, #255	; 0xff
 80031c6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031cc:	b2da      	uxtb	r2, r3
 80031ce:	8979      	ldrh	r1, [r7, #10]
 80031d0:	4b52      	ldr	r3, [pc, #328]	; (800331c <HAL_I2C_Mem_Read+0x22c>)
 80031d2:	9300      	str	r3, [sp, #0]
 80031d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031d8:	68f8      	ldr	r0, [r7, #12]
 80031da:	f000 fa91 	bl	8003700 <I2C_TransferConfig>
 80031de:	e00f      	b.n	8003200 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031ee:	b2da      	uxtb	r2, r3
 80031f0:	8979      	ldrh	r1, [r7, #10]
 80031f2:	4b4a      	ldr	r3, [pc, #296]	; (800331c <HAL_I2C_Mem_Read+0x22c>)
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031fa:	68f8      	ldr	r0, [r7, #12]
 80031fc:	f000 fa80 	bl	8003700 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	9300      	str	r3, [sp, #0]
 8003204:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003206:	2200      	movs	r2, #0
 8003208:	2104      	movs	r1, #4
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 f956 	bl	80034bc <I2C_WaitOnFlagUntilTimeout>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d001      	beq.n	800321a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003216:	2301      	movs	r3, #1
 8003218:	e07c      	b.n	8003314 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003224:	b2d2      	uxtb	r2, r2
 8003226:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800322c:	1c5a      	adds	r2, r3, #1
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003236:	3b01      	subs	r3, #1
 8003238:	b29a      	uxth	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003242:	b29b      	uxth	r3, r3
 8003244:	3b01      	subs	r3, #1
 8003246:	b29a      	uxth	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003250:	b29b      	uxth	r3, r3
 8003252:	2b00      	cmp	r3, #0
 8003254:	d034      	beq.n	80032c0 <HAL_I2C_Mem_Read+0x1d0>
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800325a:	2b00      	cmp	r3, #0
 800325c:	d130      	bne.n	80032c0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800325e:	697b      	ldr	r3, [r7, #20]
 8003260:	9300      	str	r3, [sp, #0]
 8003262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003264:	2200      	movs	r2, #0
 8003266:	2180      	movs	r1, #128	; 0x80
 8003268:	68f8      	ldr	r0, [r7, #12]
 800326a:	f000 f927 	bl	80034bc <I2C_WaitOnFlagUntilTimeout>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d001      	beq.n	8003278 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003274:	2301      	movs	r3, #1
 8003276:	e04d      	b.n	8003314 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800327c:	b29b      	uxth	r3, r3
 800327e:	2bff      	cmp	r3, #255	; 0xff
 8003280:	d90e      	bls.n	80032a0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	22ff      	movs	r2, #255	; 0xff
 8003286:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800328c:	b2da      	uxtb	r2, r3
 800328e:	8979      	ldrh	r1, [r7, #10]
 8003290:	2300      	movs	r3, #0
 8003292:	9300      	str	r3, [sp, #0]
 8003294:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003298:	68f8      	ldr	r0, [r7, #12]
 800329a:	f000 fa31 	bl	8003700 <I2C_TransferConfig>
 800329e:	e00f      	b.n	80032c0 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032a4:	b29a      	uxth	r2, r3
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032ae:	b2da      	uxtb	r2, r3
 80032b0:	8979      	ldrh	r1, [r7, #10]
 80032b2:	2300      	movs	r3, #0
 80032b4:	9300      	str	r3, [sp, #0]
 80032b6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80032ba:	68f8      	ldr	r0, [r7, #12]
 80032bc:	f000 fa20 	bl	8003700 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d19a      	bne.n	8003200 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032ca:	697a      	ldr	r2, [r7, #20]
 80032cc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f000 f974 	bl	80035bc <I2C_WaitOnSTOPFlagUntilTimeout>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e01a      	b.n	8003314 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	2220      	movs	r2, #32
 80032e4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	6859      	ldr	r1, [r3, #4]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	4b0b      	ldr	r3, [pc, #44]	; (8003320 <HAL_I2C_Mem_Read+0x230>)
 80032f2:	400b      	ands	r3, r1
 80032f4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	2220      	movs	r2, #32
 80032fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	2200      	movs	r2, #0
 8003302:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	2200      	movs	r2, #0
 800330a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800330e:	2300      	movs	r3, #0
 8003310:	e000      	b.n	8003314 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8003312:	2302      	movs	r3, #2
  }
}
 8003314:	4618      	mov	r0, r3
 8003316:	3718      	adds	r7, #24
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}
 800331c:	80002400 	.word	0x80002400
 8003320:	fe00e800 	.word	0xfe00e800

08003324 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b086      	sub	sp, #24
 8003328:	af02      	add	r7, sp, #8
 800332a:	60f8      	str	r0, [r7, #12]
 800332c:	4608      	mov	r0, r1
 800332e:	4611      	mov	r1, r2
 8003330:	461a      	mov	r2, r3
 8003332:	4603      	mov	r3, r0
 8003334:	817b      	strh	r3, [r7, #10]
 8003336:	460b      	mov	r3, r1
 8003338:	813b      	strh	r3, [r7, #8]
 800333a:	4613      	mov	r3, r2
 800333c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800333e:	88fb      	ldrh	r3, [r7, #6]
 8003340:	b2da      	uxtb	r2, r3
 8003342:	8979      	ldrh	r1, [r7, #10]
 8003344:	4b20      	ldr	r3, [pc, #128]	; (80033c8 <I2C_RequestMemoryWrite+0xa4>)
 8003346:	9300      	str	r3, [sp, #0]
 8003348:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 f9d7 	bl	8003700 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003352:	69fa      	ldr	r2, [r7, #28]
 8003354:	69b9      	ldr	r1, [r7, #24]
 8003356:	68f8      	ldr	r0, [r7, #12]
 8003358:	f000 f8f0 	bl	800353c <I2C_WaitOnTXISFlagUntilTimeout>
 800335c:	4603      	mov	r3, r0
 800335e:	2b00      	cmp	r3, #0
 8003360:	d001      	beq.n	8003366 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e02c      	b.n	80033c0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003366:	88fb      	ldrh	r3, [r7, #6]
 8003368:	2b01      	cmp	r3, #1
 800336a:	d105      	bne.n	8003378 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800336c:	893b      	ldrh	r3, [r7, #8]
 800336e:	b2da      	uxtb	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	629a      	str	r2, [r3, #40]	; 0x28
 8003376:	e015      	b.n	80033a4 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003378:	893b      	ldrh	r3, [r7, #8]
 800337a:	0a1b      	lsrs	r3, r3, #8
 800337c:	b29b      	uxth	r3, r3
 800337e:	b2da      	uxtb	r2, r3
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003386:	69fa      	ldr	r2, [r7, #28]
 8003388:	69b9      	ldr	r1, [r7, #24]
 800338a:	68f8      	ldr	r0, [r7, #12]
 800338c:	f000 f8d6 	bl	800353c <I2C_WaitOnTXISFlagUntilTimeout>
 8003390:	4603      	mov	r3, r0
 8003392:	2b00      	cmp	r3, #0
 8003394:	d001      	beq.n	800339a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e012      	b.n	80033c0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800339a:	893b      	ldrh	r3, [r7, #8]
 800339c:	b2da      	uxtb	r2, r3
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80033a4:	69fb      	ldr	r3, [r7, #28]
 80033a6:	9300      	str	r3, [sp, #0]
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	2200      	movs	r2, #0
 80033ac:	2180      	movs	r1, #128	; 0x80
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f000 f884 	bl	80034bc <I2C_WaitOnFlagUntilTimeout>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e000      	b.n	80033c0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80033be:	2300      	movs	r3, #0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}
 80033c8:	80002000 	.word	0x80002000

080033cc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033cc:	b580      	push	{r7, lr}
 80033ce:	b086      	sub	sp, #24
 80033d0:	af02      	add	r7, sp, #8
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	4608      	mov	r0, r1
 80033d6:	4611      	mov	r1, r2
 80033d8:	461a      	mov	r2, r3
 80033da:	4603      	mov	r3, r0
 80033dc:	817b      	strh	r3, [r7, #10]
 80033de:	460b      	mov	r3, r1
 80033e0:	813b      	strh	r3, [r7, #8]
 80033e2:	4613      	mov	r3, r2
 80033e4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80033e6:	88fb      	ldrh	r3, [r7, #6]
 80033e8:	b2da      	uxtb	r2, r3
 80033ea:	8979      	ldrh	r1, [r7, #10]
 80033ec:	4b20      	ldr	r3, [pc, #128]	; (8003470 <I2C_RequestMemoryRead+0xa4>)
 80033ee:	9300      	str	r3, [sp, #0]
 80033f0:	2300      	movs	r3, #0
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f000 f984 	bl	8003700 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033f8:	69fa      	ldr	r2, [r7, #28]
 80033fa:	69b9      	ldr	r1, [r7, #24]
 80033fc:	68f8      	ldr	r0, [r7, #12]
 80033fe:	f000 f89d 	bl	800353c <I2C_WaitOnTXISFlagUntilTimeout>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003408:	2301      	movs	r3, #1
 800340a:	e02c      	b.n	8003466 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800340c:	88fb      	ldrh	r3, [r7, #6]
 800340e:	2b01      	cmp	r3, #1
 8003410:	d105      	bne.n	800341e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003412:	893b      	ldrh	r3, [r7, #8]
 8003414:	b2da      	uxtb	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	629a      	str	r2, [r3, #40]	; 0x28
 800341c:	e015      	b.n	800344a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800341e:	893b      	ldrh	r3, [r7, #8]
 8003420:	0a1b      	lsrs	r3, r3, #8
 8003422:	b29b      	uxth	r3, r3
 8003424:	b2da      	uxtb	r2, r3
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800342c:	69fa      	ldr	r2, [r7, #28]
 800342e:	69b9      	ldr	r1, [r7, #24]
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f000 f883 	bl	800353c <I2C_WaitOnTXISFlagUntilTimeout>
 8003436:	4603      	mov	r3, r0
 8003438:	2b00      	cmp	r3, #0
 800343a:	d001      	beq.n	8003440 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800343c:	2301      	movs	r3, #1
 800343e:	e012      	b.n	8003466 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003440:	893b      	ldrh	r3, [r7, #8]
 8003442:	b2da      	uxtb	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	9300      	str	r3, [sp, #0]
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	2200      	movs	r2, #0
 8003452:	2140      	movs	r1, #64	; 0x40
 8003454:	68f8      	ldr	r0, [r7, #12]
 8003456:	f000 f831 	bl	80034bc <I2C_WaitOnFlagUntilTimeout>
 800345a:	4603      	mov	r3, r0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d001      	beq.n	8003464 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e000      	b.n	8003466 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8003464:	2300      	movs	r3, #0
}
 8003466:	4618      	mov	r0, r3
 8003468:	3710      	adds	r7, #16
 800346a:	46bd      	mov	sp, r7
 800346c:	bd80      	pop	{r7, pc}
 800346e:	bf00      	nop
 8003470:	80002000 	.word	0x80002000

08003474 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003474:	b480      	push	{r7}
 8003476:	b083      	sub	sp, #12
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699b      	ldr	r3, [r3, #24]
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b02      	cmp	r3, #2
 8003488:	d103      	bne.n	8003492 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	2200      	movs	r2, #0
 8003490:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	f003 0301 	and.w	r3, r3, #1
 800349c:	2b01      	cmp	r3, #1
 800349e:	d007      	beq.n	80034b0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	699a      	ldr	r2, [r3, #24]
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f042 0201 	orr.w	r2, r2, #1
 80034ae:	619a      	str	r2, [r3, #24]
  }
}
 80034b0:	bf00      	nop
 80034b2:	370c      	adds	r7, #12
 80034b4:	46bd      	mov	sp, r7
 80034b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ba:	4770      	bx	lr

080034bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b084      	sub	sp, #16
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	60f8      	str	r0, [r7, #12]
 80034c4:	60b9      	str	r1, [r7, #8]
 80034c6:	603b      	str	r3, [r7, #0]
 80034c8:	4613      	mov	r3, r2
 80034ca:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034cc:	e022      	b.n	8003514 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d4:	d01e      	beq.n	8003514 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034d6:	f7fd fd93 	bl	8001000 <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	69bb      	ldr	r3, [r7, #24]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	683a      	ldr	r2, [r7, #0]
 80034e2:	429a      	cmp	r2, r3
 80034e4:	d302      	bcc.n	80034ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d113      	bne.n	8003514 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034f0:	f043 0220 	orr.w	r2, r3, #32
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	2220      	movs	r2, #32
 80034fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e00f      	b.n	8003534 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	699a      	ldr	r2, [r3, #24]
 800351a:	68bb      	ldr	r3, [r7, #8]
 800351c:	4013      	ands	r3, r2
 800351e:	68ba      	ldr	r2, [r7, #8]
 8003520:	429a      	cmp	r2, r3
 8003522:	bf0c      	ite	eq
 8003524:	2301      	moveq	r3, #1
 8003526:	2300      	movne	r3, #0
 8003528:	b2db      	uxtb	r3, r3
 800352a:	461a      	mov	r2, r3
 800352c:	79fb      	ldrb	r3, [r7, #7]
 800352e:	429a      	cmp	r2, r3
 8003530:	d0cd      	beq.n	80034ce <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003532:	2300      	movs	r3, #0
}
 8003534:	4618      	mov	r0, r3
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003548:	e02c      	b.n	80035a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800354a:	687a      	ldr	r2, [r7, #4]
 800354c:	68b9      	ldr	r1, [r7, #8]
 800354e:	68f8      	ldr	r0, [r7, #12]
 8003550:	f000 f870 	bl	8003634 <I2C_IsAcknowledgeFailed>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d001      	beq.n	800355e <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e02a      	b.n	80035b4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800355e:	68bb      	ldr	r3, [r7, #8]
 8003560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003564:	d01e      	beq.n	80035a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003566:	f7fd fd4b 	bl	8001000 <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	68ba      	ldr	r2, [r7, #8]
 8003572:	429a      	cmp	r2, r3
 8003574:	d302      	bcc.n	800357c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003576:	68bb      	ldr	r3, [r7, #8]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d113      	bne.n	80035a4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003580:	f043 0220 	orr.w	r2, r3, #32
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	2220      	movs	r2, #32
 800358c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2200      	movs	r2, #0
 8003594:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	2200      	movs	r2, #0
 800359c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e007      	b.n	80035b4 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	699b      	ldr	r3, [r3, #24]
 80035aa:	f003 0302 	and.w	r3, r3, #2
 80035ae:	2b02      	cmp	r3, #2
 80035b0:	d1cb      	bne.n	800354a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	60f8      	str	r0, [r7, #12]
 80035c4:	60b9      	str	r1, [r7, #8]
 80035c6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035c8:	e028      	b.n	800361c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	68b9      	ldr	r1, [r7, #8]
 80035ce:	68f8      	ldr	r0, [r7, #12]
 80035d0:	f000 f830 	bl	8003634 <I2C_IsAcknowledgeFailed>
 80035d4:	4603      	mov	r3, r0
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d001      	beq.n	80035de <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80035da:	2301      	movs	r3, #1
 80035dc:	e026      	b.n	800362c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80035de:	f7fd fd0f 	bl	8001000 <HAL_GetTick>
 80035e2:	4602      	mov	r2, r0
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	1ad3      	subs	r3, r2, r3
 80035e8:	68ba      	ldr	r2, [r7, #8]
 80035ea:	429a      	cmp	r2, r3
 80035ec:	d302      	bcc.n	80035f4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d113      	bne.n	800361c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f8:	f043 0220 	orr.w	r2, r3, #32
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2220      	movs	r2, #32
 8003604:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2200      	movs	r2, #0
 800360c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e007      	b.n	800362c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	699b      	ldr	r3, [r3, #24]
 8003622:	f003 0320 	and.w	r3, r3, #32
 8003626:	2b20      	cmp	r3, #32
 8003628:	d1cf      	bne.n	80035ca <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800362a:	2300      	movs	r3, #0
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b084      	sub	sp, #16
 8003638:	af00      	add	r7, sp, #0
 800363a:	60f8      	str	r0, [r7, #12]
 800363c:	60b9      	str	r1, [r7, #8]
 800363e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	699b      	ldr	r3, [r3, #24]
 8003646:	f003 0310 	and.w	r3, r3, #16
 800364a:	2b10      	cmp	r3, #16
 800364c:	d151      	bne.n	80036f2 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800364e:	e022      	b.n	8003696 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003650:	68bb      	ldr	r3, [r7, #8]
 8003652:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003656:	d01e      	beq.n	8003696 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003658:	f7fd fcd2 	bl	8001000 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	68ba      	ldr	r2, [r7, #8]
 8003664:	429a      	cmp	r2, r3
 8003666:	d302      	bcc.n	800366e <I2C_IsAcknowledgeFailed+0x3a>
 8003668:	68bb      	ldr	r3, [r7, #8]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d113      	bne.n	8003696 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003672:	f043 0220 	orr.w	r2, r3, #32
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	2220      	movs	r2, #32
 800367e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	2200      	movs	r2, #0
 8003686:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e02e      	b.n	80036f4 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	f003 0320 	and.w	r3, r3, #32
 80036a0:	2b20      	cmp	r3, #32
 80036a2:	d1d5      	bne.n	8003650 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2210      	movs	r2, #16
 80036aa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2220      	movs	r2, #32
 80036b2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80036b4:	68f8      	ldr	r0, [r7, #12]
 80036b6:	f7ff fedd 	bl	8003474 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	6859      	ldr	r1, [r3, #4]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	4b0d      	ldr	r3, [pc, #52]	; (80036fc <I2C_IsAcknowledgeFailed+0xc8>)
 80036c6:	400b      	ands	r3, r1
 80036c8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ce:	f043 0204 	orr.w	r2, r3, #4
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2220      	movs	r2, #32
 80036da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	2200      	movs	r2, #0
 80036ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e000      	b.n	80036f4 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	fe00e800 	.word	0xfe00e800

08003700 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8003700:	b480      	push	{r7}
 8003702:	b085      	sub	sp, #20
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	607b      	str	r3, [r7, #4]
 800370a:	460b      	mov	r3, r1
 800370c:	817b      	strh	r3, [r7, #10]
 800370e:	4613      	mov	r3, r2
 8003710:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	69bb      	ldr	r3, [r7, #24]
 800371a:	0d5b      	lsrs	r3, r3, #21
 800371c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8003720:	4b0d      	ldr	r3, [pc, #52]	; (8003758 <I2C_TransferConfig+0x58>)
 8003722:	430b      	orrs	r3, r1
 8003724:	43db      	mvns	r3, r3
 8003726:	ea02 0103 	and.w	r1, r2, r3
 800372a:	897b      	ldrh	r3, [r7, #10]
 800372c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003730:	7a7b      	ldrb	r3, [r7, #9]
 8003732:	041b      	lsls	r3, r3, #16
 8003734:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003738:	431a      	orrs	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	431a      	orrs	r2, r3
 800373e:	69bb      	ldr	r3, [r7, #24]
 8003740:	431a      	orrs	r2, r3
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	430a      	orrs	r2, r1
 8003748:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800374a:	bf00      	nop
 800374c:	3714      	adds	r7, #20
 800374e:	46bd      	mov	sp, r7
 8003750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003754:	4770      	bx	lr
 8003756:	bf00      	nop
 8003758:	03ff63ff 	.word	0x03ff63ff

0800375c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800375c:	b480      	push	{r7}
 800375e:	b083      	sub	sp, #12
 8003760:	af00      	add	r7, sp, #0
 8003762:	6078      	str	r0, [r7, #4]
 8003764:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800376c:	b2db      	uxtb	r3, r3
 800376e:	2b20      	cmp	r3, #32
 8003770:	d138      	bne.n	80037e4 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003778:	2b01      	cmp	r3, #1
 800377a:	d101      	bne.n	8003780 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800377c:	2302      	movs	r3, #2
 800377e:	e032      	b.n	80037e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2224      	movs	r2, #36	; 0x24
 800378c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f022 0201 	bic.w	r2, r2, #1
 800379e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	681a      	ldr	r2, [r3, #0]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80037ae:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	6819      	ldr	r1, [r3, #0]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	430a      	orrs	r2, r1
 80037be:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f042 0201 	orr.w	r2, r2, #1
 80037ce:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2220      	movs	r2, #32
 80037d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80037e0:	2300      	movs	r3, #0
 80037e2:	e000      	b.n	80037e6 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80037e4:	2302      	movs	r3, #2
  }
}
 80037e6:	4618      	mov	r0, r3
 80037e8:	370c      	adds	r7, #12
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr

080037f2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80037f2:	b480      	push	{r7}
 80037f4:	b085      	sub	sp, #20
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
 80037fa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b20      	cmp	r3, #32
 8003806:	d139      	bne.n	800387c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800380e:	2b01      	cmp	r3, #1
 8003810:	d101      	bne.n	8003816 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003812:	2302      	movs	r3, #2
 8003814:	e033      	b.n	800387e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2201      	movs	r2, #1
 800381a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2224      	movs	r2, #36	; 0x24
 8003822:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	681a      	ldr	r2, [r3, #0]
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f022 0201 	bic.w	r2, r2, #1
 8003834:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003844:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	021b      	lsls	r3, r3, #8
 800384a:	68fa      	ldr	r2, [r7, #12]
 800384c:	4313      	orrs	r3, r2
 800384e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	68fa      	ldr	r2, [r7, #12]
 8003856:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f042 0201 	orr.w	r2, r2, #1
 8003866:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2220      	movs	r2, #32
 800386c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003878:	2300      	movs	r3, #0
 800387a:	e000      	b.n	800387e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800387c:	2302      	movs	r3, #2
  }
}
 800387e:	4618      	mov	r0, r3
 8003880:	3714      	adds	r7, #20
 8003882:	46bd      	mov	sp, r7
 8003884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003888:	4770      	bx	lr
	...

0800388c <HAL_LCD_Init>:
  * @note   This function can be used only when the LCD is disabled.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Init(LCD_HandleTypeDef *hlcd)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b086      	sub	sp, #24
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status;

  /* Check the LCD handle allocation */
  if (hlcd == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_LCD_Init+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e0af      	b.n	80039fe <HAL_LCD_Init+0x172>
  assert_param(IS_LCD_CONTRAST(hlcd->Init.Contrast));
  assert_param(IS_LCD_BLINK_FREQUENCY(hlcd->Init.BlinkFrequency));
  assert_param(IS_LCD_BLINK_MODE(hlcd->Init.BlinkMode));
  assert_param(IS_LCD_MUX_SEGMENT(hlcd->Init.MuxSegment));

  if (hlcd->State == HAL_LCD_STATE_RESET)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d106      	bne.n	80038b8 <HAL_LCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hlcd->Lock = HAL_UNLOCKED;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize the low level hardware (MSP) */
    HAL_LCD_MspInit(hlcd);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f008 f9fe 	bl	800bcb4 <HAL_LCD_MspInit>
  }

  hlcd->State = HAL_LCD_STATE_BUSY;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2202      	movs	r2, #2
 80038bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the peripheral */
  __HAL_LCD_DISABLE(hlcd);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	681a      	ldr	r2, [r3, #0]
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f022 0201 	bic.w	r2, r2, #1
 80038ce:	601a      	str	r2, [r3, #0]

  /* Clear the LCD_RAM registers and enable the display request by setting the UDR bit
     in the LCD_SR register */
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
 80038d4:	e00a      	b.n	80038ec <HAL_LCD_Init+0x60>
  {
    hlcd->Instance->RAM[counter] = 0;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	3304      	adds	r3, #4
 80038de:	009b      	lsls	r3, r3, #2
 80038e0:	4413      	add	r3, r2
 80038e2:	2200      	movs	r2, #0
 80038e4:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	3301      	adds	r3, #1
 80038ea:	617b      	str	r3, [r7, #20]
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	2b0f      	cmp	r3, #15
 80038f0:	d9f1      	bls.n	80038d6 <HAL_LCD_Init+0x4a>
  }
  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	689a      	ldr	r2, [r3, #8]
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f042 0204 	orr.w	r2, r2, #4
 8003900:	609a      	str	r2, [r3, #8]
     Set BLINKF[2:0] bits according to hlcd->Init.BlinkFrequency value
     Set DEAD[2:0] bits according to hlcd->Init.DeadTime value
     Set PON[2:0] bits according to hlcd->Init.PulseOnDuration value
     Set CC[2:0] bits according to hlcd->Init.Contrast value
     Set HD bit according to hlcd->Init.HighDrive value */
  MODIFY_REG(hlcd->Instance->FCR, \
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	4b3f      	ldr	r3, [pc, #252]	; (8003a08 <HAL_LCD_Init+0x17c>)
 800390a:	4013      	ands	r3, r2
 800390c:	687a      	ldr	r2, [r7, #4]
 800390e:	6851      	ldr	r1, [r2, #4]
 8003910:	687a      	ldr	r2, [r7, #4]
 8003912:	6892      	ldr	r2, [r2, #8]
 8003914:	4311      	orrs	r1, r2
 8003916:	687a      	ldr	r2, [r7, #4]
 8003918:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800391a:	4311      	orrs	r1, r2
 800391c:	687a      	ldr	r2, [r7, #4]
 800391e:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003920:	4311      	orrs	r1, r2
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	69d2      	ldr	r2, [r2, #28]
 8003926:	4311      	orrs	r1, r2
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	6a12      	ldr	r2, [r2, #32]
 800392c:	4311      	orrs	r1, r2
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	6992      	ldr	r2, [r2, #24]
 8003932:	4311      	orrs	r1, r2
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003938:	4311      	orrs	r1, r2
 800393a:	687a      	ldr	r2, [r7, #4]
 800393c:	6812      	ldr	r2, [r2, #0]
 800393e:	430b      	orrs	r3, r1
 8003940:	6053      	str	r3, [r2, #4]
              hlcd->Init.DeadTime | hlcd->Init.PulseOnDuration | hlcd->Init.Contrast | hlcd->Init.HighDrive));

  /* Wait until LCD Frame Control Register Synchronization flag (FCRSF) is set in the LCD_SR register
     This bit is set by hardware each time the LCD_FCR register is updated in the LCDCLK
     domain. It is cleared by hardware when writing to the LCD_FCR register.*/
  status = LCD_WaitForSynchro(hlcd);
 8003942:	6878      	ldr	r0, [r7, #4]
 8003944:	f000 f94c 	bl	8003be0 <LCD_WaitForSynchro>
 8003948:	4603      	mov	r3, r0
 800394a:	74fb      	strb	r3, [r7, #19]
  if (status != HAL_OK)
 800394c:	7cfb      	ldrb	r3, [r7, #19]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <HAL_LCD_Init+0xca>
  {
    return status;
 8003952:	7cfb      	ldrb	r3, [r7, #19]
 8003954:	e053      	b.n	80039fe <HAL_LCD_Init+0x172>
  /* Configure the LCD Duty, Bias, Voltage Source, Dead Time, Pulse On Duration and Contrast:
     Set DUTY[2:0] bits according to hlcd->Init.Duty value
     Set BIAS[1:0] bits according to hlcd->Init.Bias value
     Set VSEL bit according to hlcd->Init.VoltageSource value
     Set MUX_SEG bit according to hlcd->Init.MuxSegment value */
  MODIFY_REG(hlcd->Instance->CR, \
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f023 01fe 	bic.w	r1, r3, #254	; 0xfe
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68da      	ldr	r2, [r3, #12]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	691b      	ldr	r3, [r3, #16]
 8003968:	431a      	orrs	r2, r3
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	695b      	ldr	r3, [r3, #20]
 800396e:	431a      	orrs	r2, r3
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003974:	431a      	orrs	r2, r3
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	430a      	orrs	r2, r1
 800397c:	601a      	str	r2, [r3, #0]
             (LCD_CR_DUTY | LCD_CR_BIAS | LCD_CR_VSEL | LCD_CR_MUX_SEG), \
             (hlcd->Init.Duty | hlcd->Init.Bias | hlcd->Init.VoltageSource | hlcd->Init.MuxSegment));

  /* Enable the peripheral */
  __HAL_LCD_ENABLE(hlcd);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f042 0201 	orr.w	r2, r2, #1
 800398c:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 800398e:	f7fd fb37 	bl	8001000 <HAL_GetTick>
 8003992:	60f8      	str	r0, [r7, #12]

  /* Wait Until the LCD is enabled */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 8003994:	e00c      	b.n	80039b0 <HAL_LCD_Init+0x124>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003996:	f7fd fb33 	bl	8001000 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039a4:	d904      	bls.n	80039b0 <HAL_LCD_Init+0x124>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_ENS;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2208      	movs	r2, #8
 80039aa:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80039ac:	2303      	movs	r3, #3
 80039ae:	e026      	b.n	80039fe <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_ENS) == RESET)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	689b      	ldr	r3, [r3, #8]
 80039b6:	f003 0301 	and.w	r3, r3, #1
 80039ba:	2b01      	cmp	r3, #1
 80039bc:	d1eb      	bne.n	8003996 <HAL_LCD_Init+0x10a>
    }
  }

  /* Get timeout */
  tickstart = HAL_GetTick();
 80039be:	f7fd fb1f 	bl	8001000 <HAL_GetTick>
 80039c2:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD Booster is ready */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80039c4:	e00c      	b.n	80039e0 <HAL_LCD_Init+0x154>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 80039c6:	f7fd fb1b 	bl	8001000 <HAL_GetTick>
 80039ca:	4602      	mov	r2, r0
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	1ad3      	subs	r3, r2, r3
 80039d0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039d4:	d904      	bls.n	80039e0 <HAL_LCD_Init+0x154>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_RDY;
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2210      	movs	r2, #16
 80039da:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 80039dc:	2303      	movs	r3, #3
 80039de:	e00e      	b.n	80039fe <HAL_LCD_Init+0x172>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_RDY) == RESET)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	689b      	ldr	r3, [r3, #8]
 80039e6:	f003 0310 	and.w	r3, r3, #16
 80039ea:	2b10      	cmp	r3, #16
 80039ec:	d1eb      	bne.n	80039c6 <HAL_LCD_Init+0x13a>
    }
  }

  /* Initialize the LCD state */
  hlcd->ErrorCode = HAL_LCD_ERROR_NONE;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	2200      	movs	r2, #0
 80039f2:	639a      	str	r2, [r3, #56]	; 0x38
  hlcd->State = HAL_LCD_STATE_READY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2201      	movs	r2, #1
 80039f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return status;
 80039fc:	7cfb      	ldrb	r3, [r7, #19]
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3718      	adds	r7, #24
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	bf00      	nop
 8003a08:	fc00000e 	.word	0xfc00000e

08003a0c <HAL_LCD_Write>:
  * @param RAMRegisterMask specifies the LCD RAM Register Data Mask.
  * @param Data specifies LCD Data Value to be written.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Write(LCD_HandleTypeDef *hlcd, uint32_t RAMRegisterIndex, uint32_t RAMRegisterMask, uint32_t Data)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	60b9      	str	r1, [r7, #8]
 8003a16:	607a      	str	r2, [r7, #4]
 8003a18:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  HAL_LCD_StateTypeDef state = hlcd->State;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a20:	75fb      	strb	r3, [r7, #23]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8003a22:	7dfb      	ldrb	r3, [r7, #23]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d002      	beq.n	8003a2e <HAL_LCD_Write+0x22>
 8003a28:	7dfb      	ldrb	r3, [r7, #23]
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d144      	bne.n	8003ab8 <HAL_LCD_Write+0xac>
  {
    /* Check the parameters */
    assert_param(IS_LCD_RAM_REGISTER(RAMRegisterIndex));

    if (hlcd->State == HAL_LCD_STATE_READY)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a34:	b2db      	uxtb	r3, r3
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d12a      	bne.n	8003a90 <HAL_LCD_Write+0x84>
    {
      /* Process Locked */
      __HAL_LOCK(hlcd);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d101      	bne.n	8003a48 <HAL_LCD_Write+0x3c>
 8003a44:	2302      	movs	r3, #2
 8003a46:	e038      	b.n	8003aba <HAL_LCD_Write+0xae>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hlcd->State = HAL_LCD_STATE_BUSY;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2202      	movs	r2, #2
 8003a54:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Get timeout */
      tickstart = HAL_GetTick();
 8003a58:	f7fd fad2 	bl	8001000 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

      /*!< Wait Until the LCD is ready */
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003a5e:	e010      	b.n	8003a82 <HAL_LCD_Write+0x76>
      {
        if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003a60:	f7fd face 	bl	8001000 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003a6e:	d908      	bls.n	8003a82 <HAL_LCD_Write+0x76>
        {
          hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2202      	movs	r2, #2
 8003a74:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process Unlocked */
          __HAL_UNLOCK(hlcd);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 8003a7e:	2303      	movs	r3, #3
 8003a80:	e01b      	b.n	8003aba <HAL_LCD_Write+0xae>
      while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f003 0304 	and.w	r3, r3, #4
 8003a8c:	2b04      	cmp	r3, #4
 8003a8e:	d0e7      	beq.n	8003a60 <HAL_LCD_Write+0x54>
        }
      }
    }

    /* Copy the new Data bytes to LCD RAM register */
    MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	3304      	adds	r3, #4
 8003a98:	009b      	lsls	r3, r3, #2
 8003a9a:	4413      	add	r3, r2
 8003a9c:	685a      	ldr	r2, [r3, #4]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	401a      	ands	r2, r3
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6819      	ldr	r1, [r3, #0]
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	431a      	orrs	r2, r3
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	3304      	adds	r3, #4
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	440b      	add	r3, r1
 8003ab2:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	e000      	b.n	8003aba <HAL_LCD_Write+0xae>
  }
  else
  {
    return HAL_ERROR;
 8003ab8:	2301      	movs	r3, #1
  }
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3718      	adds	r7, #24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd80      	pop	{r7, pc}

08003ac2 <HAL_LCD_Clear>:
  * @brief Clear the LCD RAM registers.
  * @param hlcd LCD handle
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_Clear(LCD_HandleTypeDef *hlcd)
{
 8003ac2:	b580      	push	{r7, lr}
 8003ac4:	b086      	sub	sp, #24
 8003ac6:	af00      	add	r7, sp, #0
 8003ac8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t counter;
  HAL_StatusTypeDef status = HAL_ERROR;
 8003aca:	2301      	movs	r3, #1
 8003acc:	74fb      	strb	r3, [r7, #19]
  HAL_LCD_StateTypeDef state = hlcd->State;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ad4:	74bb      	strb	r3, [r7, #18]
  
  if ((state == HAL_LCD_STATE_READY) || (state == HAL_LCD_STATE_BUSY))
 8003ad6:	7cbb      	ldrb	r3, [r7, #18]
 8003ad8:	2b01      	cmp	r3, #1
 8003ada:	d002      	beq.n	8003ae2 <HAL_LCD_Clear+0x20>
 8003adc:	7cbb      	ldrb	r3, [r7, #18]
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d140      	bne.n	8003b64 <HAL_LCD_Clear+0xa2>
  {
    /* Process Locked */
    __HAL_LOCK(hlcd);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8003ae8:	2b01      	cmp	r3, #1
 8003aea:	d101      	bne.n	8003af0 <HAL_LCD_Clear+0x2e>
 8003aec:	2302      	movs	r3, #2
 8003aee:	e03a      	b.n	8003b66 <HAL_LCD_Clear+0xa4>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    hlcd->State = HAL_LCD_STATE_BUSY;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2202      	movs	r2, #2
 8003afc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Get timeout */
    tickstart = HAL_GetTick();
 8003b00:	f7fd fa7e 	bl	8001000 <HAL_GetTick>
 8003b04:	60f8      	str	r0, [r7, #12]

    /*!< Wait Until the LCD is ready */
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003b06:	e010      	b.n	8003b2a <HAL_LCD_Clear+0x68>
    {
      if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003b08:	f7fd fa7a 	bl	8001000 <HAL_GetTick>
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	1ad3      	subs	r3, r2, r3
 8003b12:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003b16:	d908      	bls.n	8003b2a <HAL_LCD_Clear+0x68>
      {
        hlcd->ErrorCode = HAL_LCD_ERROR_UDR;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Process Unlocked */
        __HAL_UNLOCK(hlcd);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2200      	movs	r2, #0
 8003b22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8003b26:	2303      	movs	r3, #3
 8003b28:	e01d      	b.n	8003b66 <HAL_LCD_Clear+0xa4>
    while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDR) != RESET)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 0304 	and.w	r3, r3, #4
 8003b34:	2b04      	cmp	r3, #4
 8003b36:	d0e7      	beq.n	8003b08 <HAL_LCD_Clear+0x46>
      }
    }
    /* Clear the LCD_RAM registers */
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003b38:	2300      	movs	r3, #0
 8003b3a:	617b      	str	r3, [r7, #20]
 8003b3c:	e00a      	b.n	8003b54 <HAL_LCD_Clear+0x92>
    {
      hlcd->Instance->RAM[counter] = 0;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	3304      	adds	r3, #4
 8003b46:	009b      	lsls	r3, r3, #2
 8003b48:	4413      	add	r3, r2
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	605a      	str	r2, [r3, #4]
    for (counter = LCD_RAM_REGISTER0; counter <= LCD_RAM_REGISTER15; counter++)
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	3301      	adds	r3, #1
 8003b52:	617b      	str	r3, [r7, #20]
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	2b0f      	cmp	r3, #15
 8003b58:	d9f1      	bls.n	8003b3e <HAL_LCD_Clear+0x7c>
    }

    /* Update the LCD display */
    status = HAL_LCD_UpdateDisplayRequest(hlcd);
 8003b5a:	6878      	ldr	r0, [r7, #4]
 8003b5c:	f000 f807 	bl	8003b6e <HAL_LCD_UpdateDisplayRequest>
 8003b60:	4603      	mov	r3, r0
 8003b62:	74fb      	strb	r3, [r7, #19]
  }
  return status;
 8003b64:	7cfb      	ldrb	r3, [r7, #19]
}
 8003b66:	4618      	mov	r0, r3
 8003b68:	3718      	adds	r7, #24
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}

08003b6e <HAL_LCD_UpdateDisplayRequest>:
  *         for which commons are active (depending on DUTY). For example if
  *         DUTY = 1/2, only the LCD_DISPLAY of COM0 and COM1 will be updated.
  * @retval None
  */
HAL_StatusTypeDef HAL_LCD_UpdateDisplayRequest(LCD_HandleTypeDef *hlcd)
{
 8003b6e:	b580      	push	{r7, lr}
 8003b70:	b084      	sub	sp, #16
 8003b72:	af00      	add	r7, sp, #0
 8003b74:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear the Update Display Done flag before starting the update display request */
  __HAL_LCD_CLEAR_FLAG(hlcd, LCD_FLAG_UDD);
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2208      	movs	r2, #8
 8003b7c:	60da      	str	r2, [r3, #12]

  /* Enable the display request */
  hlcd->Instance->SR |= LCD_SR_UDR;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	689a      	ldr	r2, [r3, #8]
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f042 0204 	orr.w	r2, r2, #4
 8003b8c:	609a      	str	r2, [r3, #8]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003b8e:	f7fd fa37 	bl	8001000 <HAL_GetTick>
 8003b92:	60f8      	str	r0, [r7, #12]

  /*!< Wait Until the LCD display is done */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003b94:	e010      	b.n	8003bb8 <HAL_LCD_UpdateDisplayRequest+0x4a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003b96:	f7fd fa33 	bl	8001000 <HAL_GetTick>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	1ad3      	subs	r3, r2, r3
 8003ba0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003ba4:	d908      	bls.n	8003bb8 <HAL_LCD_UpdateDisplayRequest+0x4a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_UDD;
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2204      	movs	r2, #4
 8003baa:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hlcd);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e00f      	b.n	8003bd8 <HAL_LCD_UpdateDisplayRequest+0x6a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_UDD) == RESET)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	689b      	ldr	r3, [r3, #8]
 8003bbe:	f003 0308 	and.w	r3, r3, #8
 8003bc2:	2b08      	cmp	r3, #8
 8003bc4:	d1e7      	bne.n	8003b96 <HAL_LCD_UpdateDisplayRequest+0x28>
    }
  }

  hlcd->State = HAL_LCD_STATE_READY;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2201      	movs	r2, #1
 8003bca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Process Unlocked */
  __HAL_UNLOCK(hlcd);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8003bd6:	2300      	movs	r3, #0
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	3710      	adds	r7, #16
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	bd80      	pop	{r7, pc}

08003be0 <LCD_WaitForSynchro>:
  * @brief  Wait until the LCD FCR register is synchronized in the LCDCLK domain.
  *   This function must be called after any write operation to LCD_FCR register.
  * @retval None
  */
HAL_StatusTypeDef LCD_WaitForSynchro(LCD_HandleTypeDef *hlcd)
{
 8003be0:	b580      	push	{r7, lr}
 8003be2:	b084      	sub	sp, #16
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8003be8:	f7fd fa0a 	bl	8001000 <HAL_GetTick>
 8003bec:	60f8      	str	r0, [r7, #12]

  /* Loop until FCRSF flag is set */
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003bee:	e00c      	b.n	8003c0a <LCD_WaitForSynchro+0x2a>
  {
    if ((HAL_GetTick() - tickstart) > LCD_TIMEOUT_VALUE)
 8003bf0:	f7fd fa06 	bl	8001000 <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003bfe:	d904      	bls.n	8003c0a <LCD_WaitForSynchro+0x2a>
    {
      hlcd->ErrorCode = HAL_LCD_ERROR_FCRSF;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_TIMEOUT;
 8003c06:	2303      	movs	r3, #3
 8003c08:	e007      	b.n	8003c1a <LCD_WaitForSynchro+0x3a>
  while (__HAL_LCD_GET_FLAG(hlcd, LCD_FLAG_FCRSF) == RESET)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f003 0320 	and.w	r3, r3, #32
 8003c14:	2b20      	cmp	r3, #32
 8003c16:	d1eb      	bne.n	8003bf0 <LCD_WaitForSynchro+0x10>
    }
  }

  return HAL_OK;
 8003c18:	2300      	movs	r3, #0
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	3710      	adds	r7, #16
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	bd80      	pop	{r7, pc}
	...

08003c24 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003c24:	b480      	push	{r7}
 8003c26:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003c28:	4b04      	ldr	r3, [pc, #16]	; (8003c3c <HAL_PWREx_GetVoltageRange+0x18>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	46bd      	mov	sp, r7
 8003c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c38:	4770      	bx	lr
 8003c3a:	bf00      	nop
 8003c3c:	40007000 	.word	0x40007000

08003c40 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c4e:	d130      	bne.n	8003cb2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003c50:	4b23      	ldr	r3, [pc, #140]	; (8003ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c5c:	d038      	beq.n	8003cd0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c5e:	4b20      	ldr	r3, [pc, #128]	; (8003ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c66:	4a1e      	ldr	r2, [pc, #120]	; (8003ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c68:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c6c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003c6e:	4b1d      	ldr	r3, [pc, #116]	; (8003ce4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	2232      	movs	r2, #50	; 0x32
 8003c74:	fb02 f303 	mul.w	r3, r2, r3
 8003c78:	4a1b      	ldr	r2, [pc, #108]	; (8003ce8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c7e:	0c9b      	lsrs	r3, r3, #18
 8003c80:	3301      	adds	r3, #1
 8003c82:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c84:	e002      	b.n	8003c8c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	3b01      	subs	r3, #1
 8003c8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c8c:	4b14      	ldr	r3, [pc, #80]	; (8003ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003c8e:	695b      	ldr	r3, [r3, #20]
 8003c90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c94:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c98:	d102      	bne.n	8003ca0 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d1f2      	bne.n	8003c86 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003ca0:	4b0f      	ldr	r3, [pc, #60]	; (8003ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003ca2:	695b      	ldr	r3, [r3, #20]
 8003ca4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ca8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cac:	d110      	bne.n	8003cd0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003cae:	2303      	movs	r3, #3
 8003cb0:	e00f      	b.n	8003cd2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cb2:	4b0b      	ldr	r3, [pc, #44]	; (8003ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003cba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cbe:	d007      	beq.n	8003cd0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003cc0:	4b07      	ldr	r3, [pc, #28]	; (8003ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003cc8:	4a05      	ldr	r2, [pc, #20]	; (8003ce0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003cca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003cce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003cd0:	2300      	movs	r3, #0
}
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	3714      	adds	r7, #20
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	40007000 	.word	0x40007000
 8003ce4:	20000028 	.word	0x20000028
 8003ce8:	431bde83 	.word	0x431bde83

08003cec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b088      	sub	sp, #32
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e39d      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cfe:	4ba4      	ldr	r3, [pc, #656]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 030c 	and.w	r3, r3, #12
 8003d06:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d08:	4ba1      	ldr	r3, [pc, #644]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003d0a:	68db      	ldr	r3, [r3, #12]
 8003d0c:	f003 0303 	and.w	r3, r3, #3
 8003d10:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0310 	and.w	r3, r3, #16
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f000 80e1 	beq.w	8003ee2 <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d20:	69bb      	ldr	r3, [r7, #24]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d007      	beq.n	8003d36 <HAL_RCC_OscConfig+0x4a>
 8003d26:	69bb      	ldr	r3, [r7, #24]
 8003d28:	2b0c      	cmp	r3, #12
 8003d2a:	f040 8088 	bne.w	8003e3e <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	2b01      	cmp	r3, #1
 8003d32:	f040 8084 	bne.w	8003e3e <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d36:	4b96      	ldr	r3, [pc, #600]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d005      	beq.n	8003d4e <HAL_RCC_OscConfig+0x62>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d101      	bne.n	8003d4e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e375      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a1a      	ldr	r2, [r3, #32]
 8003d52:	4b8f      	ldr	r3, [pc, #572]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f003 0308 	and.w	r3, r3, #8
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d004      	beq.n	8003d68 <HAL_RCC_OscConfig+0x7c>
 8003d5e:	4b8c      	ldr	r3, [pc, #560]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d66:	e005      	b.n	8003d74 <HAL_RCC_OscConfig+0x88>
 8003d68:	4b89      	ldr	r3, [pc, #548]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003d6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d6e:	091b      	lsrs	r3, r3, #4
 8003d70:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d74:	4293      	cmp	r3, r2
 8003d76:	d223      	bcs.n	8003dc0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a1b      	ldr	r3, [r3, #32]
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 fd09 	bl	8004794 <RCC_SetFlashLatencyFromMSIRange>
 8003d82:	4603      	mov	r3, r0
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d001      	beq.n	8003d8c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	e356      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d8c:	4b80      	ldr	r3, [pc, #512]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a7f      	ldr	r2, [pc, #508]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003d92:	f043 0308 	orr.w	r3, r3, #8
 8003d96:	6013      	str	r3, [r2, #0]
 8003d98:	4b7d      	ldr	r3, [pc, #500]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a1b      	ldr	r3, [r3, #32]
 8003da4:	497a      	ldr	r1, [pc, #488]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003daa:	4b79      	ldr	r3, [pc, #484]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	69db      	ldr	r3, [r3, #28]
 8003db6:	021b      	lsls	r3, r3, #8
 8003db8:	4975      	ldr	r1, [pc, #468]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003dba:	4313      	orrs	r3, r2
 8003dbc:	604b      	str	r3, [r1, #4]
 8003dbe:	e022      	b.n	8003e06 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003dc0:	4b73      	ldr	r3, [pc, #460]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	4a72      	ldr	r2, [pc, #456]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003dc6:	f043 0308 	orr.w	r3, r3, #8
 8003dca:	6013      	str	r3, [r2, #0]
 8003dcc:	4b70      	ldr	r3, [pc, #448]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	6a1b      	ldr	r3, [r3, #32]
 8003dd8:	496d      	ldr	r1, [pc, #436]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003dda:	4313      	orrs	r3, r2
 8003ddc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003dde:	4b6c      	ldr	r3, [pc, #432]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	021b      	lsls	r3, r3, #8
 8003dec:	4968      	ldr	r1, [pc, #416]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	4618      	mov	r0, r3
 8003df8:	f000 fccc 	bl	8004794 <RCC_SetFlashLatencyFromMSIRange>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e319      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e06:	f000 fc03 	bl	8004610 <HAL_RCC_GetSysClockFreq>
 8003e0a:	4601      	mov	r1, r0
 8003e0c:	4b60      	ldr	r3, [pc, #384]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	f003 030f 	and.w	r3, r3, #15
 8003e16:	4a5f      	ldr	r2, [pc, #380]	; (8003f94 <HAL_RCC_OscConfig+0x2a8>)
 8003e18:	5cd3      	ldrb	r3, [r2, r3]
 8003e1a:	f003 031f 	and.w	r3, r3, #31
 8003e1e:	fa21 f303 	lsr.w	r3, r1, r3
 8003e22:	4a5d      	ldr	r2, [pc, #372]	; (8003f98 <HAL_RCC_OscConfig+0x2ac>)
 8003e24:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003e26:	4b5d      	ldr	r3, [pc, #372]	; (8003f9c <HAL_RCC_OscConfig+0x2b0>)
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f7fd f89c 	bl	8000f68 <HAL_InitTick>
 8003e30:	4603      	mov	r3, r0
 8003e32:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003e34:	7bfb      	ldrb	r3, [r7, #15]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d052      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8003e3a:	7bfb      	ldrb	r3, [r7, #15]
 8003e3c:	e2fd      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d032      	beq.n	8003eac <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e46:	4b52      	ldr	r3, [pc, #328]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	4a51      	ldr	r2, [pc, #324]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003e4c:	f043 0301 	orr.w	r3, r3, #1
 8003e50:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e52:	f7fd f8d5 	bl	8001000 <HAL_GetTick>
 8003e56:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e58:	e008      	b.n	8003e6c <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e5a:	f7fd f8d1 	bl	8001000 <HAL_GetTick>
 8003e5e:	4602      	mov	r2, r0
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d901      	bls.n	8003e6c <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8003e68:	2303      	movs	r3, #3
 8003e6a:	e2e6      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e6c:	4b48      	ldr	r3, [pc, #288]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	f003 0302 	and.w	r3, r3, #2
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d0f0      	beq.n	8003e5a <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e78:	4b45      	ldr	r3, [pc, #276]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	4a44      	ldr	r2, [pc, #272]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003e7e:	f043 0308 	orr.w	r3, r3, #8
 8003e82:	6013      	str	r3, [r2, #0]
 8003e84:	4b42      	ldr	r3, [pc, #264]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	493f      	ldr	r1, [pc, #252]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003e92:	4313      	orrs	r3, r2
 8003e94:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e96:	4b3e      	ldr	r3, [pc, #248]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	021b      	lsls	r3, r3, #8
 8003ea4:	493a      	ldr	r1, [pc, #232]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	604b      	str	r3, [r1, #4]
 8003eaa:	e01a      	b.n	8003ee2 <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003eac:	4b38      	ldr	r3, [pc, #224]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a37      	ldr	r2, [pc, #220]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003eb2:	f023 0301 	bic.w	r3, r3, #1
 8003eb6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003eb8:	f7fd f8a2 	bl	8001000 <HAL_GetTick>
 8003ebc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ebe:	e008      	b.n	8003ed2 <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ec0:	f7fd f89e 	bl	8001000 <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b02      	cmp	r3, #2
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e2b3      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ed2:	4b2f      	ldr	r3, [pc, #188]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f003 0302 	and.w	r3, r3, #2
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1f0      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x1d4>
 8003ede:	e000      	b.n	8003ee2 <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003ee0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0301 	and.w	r3, r3, #1
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d074      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	2b08      	cmp	r3, #8
 8003ef2:	d005      	beq.n	8003f00 <HAL_RCC_OscConfig+0x214>
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	2b0c      	cmp	r3, #12
 8003ef8:	d10e      	bne.n	8003f18 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	2b03      	cmp	r3, #3
 8003efe:	d10b      	bne.n	8003f18 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f00:	4b23      	ldr	r3, [pc, #140]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d064      	beq.n	8003fd6 <HAL_RCC_OscConfig+0x2ea>
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d160      	bne.n	8003fd6 <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e290      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f20:	d106      	bne.n	8003f30 <HAL_RCC_OscConfig+0x244>
 8003f22:	4b1b      	ldr	r3, [pc, #108]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	4a1a      	ldr	r2, [pc, #104]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f2c:	6013      	str	r3, [r2, #0]
 8003f2e:	e01d      	b.n	8003f6c <HAL_RCC_OscConfig+0x280>
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	685b      	ldr	r3, [r3, #4]
 8003f34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f38:	d10c      	bne.n	8003f54 <HAL_RCC_OscConfig+0x268>
 8003f3a:	4b15      	ldr	r3, [pc, #84]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a14      	ldr	r2, [pc, #80]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f44:	6013      	str	r3, [r2, #0]
 8003f46:	4b12      	ldr	r3, [pc, #72]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	4a11      	ldr	r2, [pc, #68]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f50:	6013      	str	r3, [r2, #0]
 8003f52:	e00b      	b.n	8003f6c <HAL_RCC_OscConfig+0x280>
 8003f54:	4b0e      	ldr	r3, [pc, #56]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	4a0d      	ldr	r2, [pc, #52]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f5e:	6013      	str	r3, [r2, #0]
 8003f60:	4b0b      	ldr	r3, [pc, #44]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a0a      	ldr	r2, [pc, #40]	; (8003f90 <HAL_RCC_OscConfig+0x2a4>)
 8003f66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f6a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	685b      	ldr	r3, [r3, #4]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d01c      	beq.n	8003fae <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f74:	f7fd f844 	bl	8001000 <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f7a:	e011      	b.n	8003fa0 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f7c:	f7fd f840 	bl	8001000 <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b64      	cmp	r3, #100	; 0x64
 8003f88:	d90a      	bls.n	8003fa0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e255      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
 8003f8e:	bf00      	nop
 8003f90:	40021000 	.word	0x40021000
 8003f94:	08010be8 	.word	0x08010be8
 8003f98:	20000028 	.word	0x20000028
 8003f9c:	20000000 	.word	0x20000000
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003fa0:	4bae      	ldr	r3, [pc, #696]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d0e7      	beq.n	8003f7c <HAL_RCC_OscConfig+0x290>
 8003fac:	e014      	b.n	8003fd8 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fae:	f7fd f827 	bl	8001000 <HAL_GetTick>
 8003fb2:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fb4:	e008      	b.n	8003fc8 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fb6:	f7fd f823 	bl	8001000 <HAL_GetTick>
 8003fba:	4602      	mov	r2, r0
 8003fbc:	693b      	ldr	r3, [r7, #16]
 8003fbe:	1ad3      	subs	r3, r2, r3
 8003fc0:	2b64      	cmp	r3, #100	; 0x64
 8003fc2:	d901      	bls.n	8003fc8 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 8003fc4:	2303      	movs	r3, #3
 8003fc6:	e238      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003fc8:	4ba4      	ldr	r3, [pc, #656]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d1f0      	bne.n	8003fb6 <HAL_RCC_OscConfig+0x2ca>
 8003fd4:	e000      	b.n	8003fd8 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fd6:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f003 0302 	and.w	r3, r3, #2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d060      	beq.n	80040a6 <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	2b04      	cmp	r3, #4
 8003fe8:	d005      	beq.n	8003ff6 <HAL_RCC_OscConfig+0x30a>
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	2b0c      	cmp	r3, #12
 8003fee:	d119      	bne.n	8004024 <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ff0:	697b      	ldr	r3, [r7, #20]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d116      	bne.n	8004024 <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ff6:	4b99      	ldr	r3, [pc, #612]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d005      	beq.n	800400e <HAL_RCC_OscConfig+0x322>
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	68db      	ldr	r3, [r3, #12]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e215      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800400e:	4b93      	ldr	r3, [pc, #588]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004010:	685b      	ldr	r3, [r3, #4]
 8004012:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	061b      	lsls	r3, r3, #24
 800401c:	498f      	ldr	r1, [pc, #572]	; (800425c <HAL_RCC_OscConfig+0x570>)
 800401e:	4313      	orrs	r3, r2
 8004020:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004022:	e040      	b.n	80040a6 <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	68db      	ldr	r3, [r3, #12]
 8004028:	2b00      	cmp	r3, #0
 800402a:	d023      	beq.n	8004074 <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800402c:	4b8b      	ldr	r3, [pc, #556]	; (800425c <HAL_RCC_OscConfig+0x570>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a8a      	ldr	r2, [pc, #552]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004032:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004036:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004038:	f7fc ffe2 	bl	8001000 <HAL_GetTick>
 800403c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800403e:	e008      	b.n	8004052 <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004040:	f7fc ffde 	bl	8001000 <HAL_GetTick>
 8004044:	4602      	mov	r2, r0
 8004046:	693b      	ldr	r3, [r7, #16]
 8004048:	1ad3      	subs	r3, r2, r3
 800404a:	2b02      	cmp	r3, #2
 800404c:	d901      	bls.n	8004052 <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 800404e:	2303      	movs	r3, #3
 8004050:	e1f3      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004052:	4b82      	ldr	r3, [pc, #520]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800405a:	2b00      	cmp	r3, #0
 800405c:	d0f0      	beq.n	8004040 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800405e:	4b7f      	ldr	r3, [pc, #508]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004060:	685b      	ldr	r3, [r3, #4]
 8004062:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	061b      	lsls	r3, r3, #24
 800406c:	497b      	ldr	r1, [pc, #492]	; (800425c <HAL_RCC_OscConfig+0x570>)
 800406e:	4313      	orrs	r3, r2
 8004070:	604b      	str	r3, [r1, #4]
 8004072:	e018      	b.n	80040a6 <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004074:	4b79      	ldr	r3, [pc, #484]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a78      	ldr	r2, [pc, #480]	; (800425c <HAL_RCC_OscConfig+0x570>)
 800407a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800407e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004080:	f7fc ffbe 	bl	8001000 <HAL_GetTick>
 8004084:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004086:	e008      	b.n	800409a <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004088:	f7fc ffba 	bl	8001000 <HAL_GetTick>
 800408c:	4602      	mov	r2, r0
 800408e:	693b      	ldr	r3, [r7, #16]
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	2b02      	cmp	r3, #2
 8004094:	d901      	bls.n	800409a <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 8004096:	2303      	movs	r3, #3
 8004098:	e1cf      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800409a:	4b70      	ldr	r3, [pc, #448]	; (800425c <HAL_RCC_OscConfig+0x570>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d1f0      	bne.n	8004088 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f003 0308 	and.w	r3, r3, #8
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d03c      	beq.n	800412c <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	695b      	ldr	r3, [r3, #20]
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d01c      	beq.n	80040f4 <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040ba:	4b68      	ldr	r3, [pc, #416]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80040bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040c0:	4a66      	ldr	r2, [pc, #408]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80040c2:	f043 0301 	orr.w	r3, r3, #1
 80040c6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040ca:	f7fc ff99 	bl	8001000 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040d2:	f7fc ff95 	bl	8001000 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e1aa      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040e4:	4b5d      	ldr	r3, [pc, #372]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80040e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040ea:	f003 0302 	and.w	r3, r3, #2
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d0ef      	beq.n	80040d2 <HAL_RCC_OscConfig+0x3e6>
 80040f2:	e01b      	b.n	800412c <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040f4:	4b59      	ldr	r3, [pc, #356]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80040f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040fa:	4a58      	ldr	r2, [pc, #352]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80040fc:	f023 0301 	bic.w	r3, r3, #1
 8004100:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004104:	f7fc ff7c 	bl	8001000 <HAL_GetTick>
 8004108:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800410a:	e008      	b.n	800411e <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800410c:	f7fc ff78 	bl	8001000 <HAL_GetTick>
 8004110:	4602      	mov	r2, r0
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	1ad3      	subs	r3, r2, r3
 8004116:	2b02      	cmp	r3, #2
 8004118:	d901      	bls.n	800411e <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 800411a:	2303      	movs	r3, #3
 800411c:	e18d      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800411e:	4b4f      	ldr	r3, [pc, #316]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004120:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004124:	f003 0302 	and.w	r3, r3, #2
 8004128:	2b00      	cmp	r3, #0
 800412a:	d1ef      	bne.n	800410c <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0304 	and.w	r3, r3, #4
 8004134:	2b00      	cmp	r3, #0
 8004136:	f000 80a5 	beq.w	8004284 <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 800413a:	2300      	movs	r3, #0
 800413c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800413e:	4b47      	ldr	r3, [pc, #284]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d10d      	bne.n	8004166 <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800414a:	4b44      	ldr	r3, [pc, #272]	; (800425c <HAL_RCC_OscConfig+0x570>)
 800414c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800414e:	4a43      	ldr	r2, [pc, #268]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004150:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004154:	6593      	str	r3, [r2, #88]	; 0x58
 8004156:	4b41      	ldr	r3, [pc, #260]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004158:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800415a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800415e:	60bb      	str	r3, [r7, #8]
 8004160:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004162:	2301      	movs	r3, #1
 8004164:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004166:	4b3e      	ldr	r3, [pc, #248]	; (8004260 <HAL_RCC_OscConfig+0x574>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800416e:	2b00      	cmp	r3, #0
 8004170:	d118      	bne.n	80041a4 <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004172:	4b3b      	ldr	r3, [pc, #236]	; (8004260 <HAL_RCC_OscConfig+0x574>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a3a      	ldr	r2, [pc, #232]	; (8004260 <HAL_RCC_OscConfig+0x574>)
 8004178:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800417c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800417e:	f7fc ff3f 	bl	8001000 <HAL_GetTick>
 8004182:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004184:	e008      	b.n	8004198 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004186:	f7fc ff3b 	bl	8001000 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	2b02      	cmp	r3, #2
 8004192:	d901      	bls.n	8004198 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e150      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004198:	4b31      	ldr	r3, [pc, #196]	; (8004260 <HAL_RCC_OscConfig+0x574>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0f0      	beq.n	8004186 <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	689b      	ldr	r3, [r3, #8]
 80041a8:	2b01      	cmp	r3, #1
 80041aa:	d108      	bne.n	80041be <HAL_RCC_OscConfig+0x4d2>
 80041ac:	4b2b      	ldr	r3, [pc, #172]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80041ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041b2:	4a2a      	ldr	r2, [pc, #168]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80041b4:	f043 0301 	orr.w	r3, r3, #1
 80041b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041bc:	e024      	b.n	8004208 <HAL_RCC_OscConfig+0x51c>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	2b05      	cmp	r3, #5
 80041c4:	d110      	bne.n	80041e8 <HAL_RCC_OscConfig+0x4fc>
 80041c6:	4b25      	ldr	r3, [pc, #148]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80041c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041cc:	4a23      	ldr	r2, [pc, #140]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80041ce:	f043 0304 	orr.w	r3, r3, #4
 80041d2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041d6:	4b21      	ldr	r3, [pc, #132]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80041d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041dc:	4a1f      	ldr	r2, [pc, #124]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80041de:	f043 0301 	orr.w	r3, r3, #1
 80041e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041e6:	e00f      	b.n	8004208 <HAL_RCC_OscConfig+0x51c>
 80041e8:	4b1c      	ldr	r3, [pc, #112]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80041ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041ee:	4a1b      	ldr	r2, [pc, #108]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80041f0:	f023 0301 	bic.w	r3, r3, #1
 80041f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041f8:	4b18      	ldr	r3, [pc, #96]	; (800425c <HAL_RCC_OscConfig+0x570>)
 80041fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041fe:	4a17      	ldr	r2, [pc, #92]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004200:	f023 0304 	bic.w	r3, r3, #4
 8004204:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	689b      	ldr	r3, [r3, #8]
 800420c:	2b00      	cmp	r3, #0
 800420e:	d016      	beq.n	800423e <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004210:	f7fc fef6 	bl	8001000 <HAL_GetTick>
 8004214:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004216:	e00a      	b.n	800422e <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004218:	f7fc fef2 	bl	8001000 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	f241 3288 	movw	r2, #5000	; 0x1388
 8004226:	4293      	cmp	r3, r2
 8004228:	d901      	bls.n	800422e <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 800422a:	2303      	movs	r3, #3
 800422c:	e105      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800422e:	4b0b      	ldr	r3, [pc, #44]	; (800425c <HAL_RCC_OscConfig+0x570>)
 8004230:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0ed      	beq.n	8004218 <HAL_RCC_OscConfig+0x52c>
 800423c:	e019      	b.n	8004272 <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800423e:	f7fc fedf 	bl	8001000 <HAL_GetTick>
 8004242:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004244:	e00e      	b.n	8004264 <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004246:	f7fc fedb 	bl	8001000 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	f241 3288 	movw	r2, #5000	; 0x1388
 8004254:	4293      	cmp	r3, r2
 8004256:	d905      	bls.n	8004264 <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e0ee      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
 800425c:	40021000 	.word	0x40021000
 8004260:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004264:	4b77      	ldr	r3, [pc, #476]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004266:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800426a:	f003 0302 	and.w	r3, r3, #2
 800426e:	2b00      	cmp	r3, #0
 8004270:	d1e9      	bne.n	8004246 <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004272:	7ffb      	ldrb	r3, [r7, #31]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d105      	bne.n	8004284 <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004278:	4b72      	ldr	r3, [pc, #456]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 800427a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800427c:	4a71      	ldr	r2, [pc, #452]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 800427e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004282:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004288:	2b00      	cmp	r3, #0
 800428a:	f000 80d5 	beq.w	8004438 <HAL_RCC_OscConfig+0x74c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800428e:	69bb      	ldr	r3, [r7, #24]
 8004290:	2b0c      	cmp	r3, #12
 8004292:	f000 808e 	beq.w	80043b2 <HAL_RCC_OscConfig+0x6c6>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800429a:	2b02      	cmp	r3, #2
 800429c:	d15b      	bne.n	8004356 <HAL_RCC_OscConfig+0x66a>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800429e:	4b69      	ldr	r3, [pc, #420]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a68      	ldr	r2, [pc, #416]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 80042a4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80042a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042aa:	f7fc fea9 	bl	8001000 <HAL_GetTick>
 80042ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042b0:	e008      	b.n	80042c4 <HAL_RCC_OscConfig+0x5d8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042b2:	f7fc fea5 	bl	8001000 <HAL_GetTick>
 80042b6:	4602      	mov	r2, r0
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	2b02      	cmp	r3, #2
 80042be:	d901      	bls.n	80042c4 <HAL_RCC_OscConfig+0x5d8>
          {
            return HAL_TIMEOUT;
 80042c0:	2303      	movs	r3, #3
 80042c2:	e0ba      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042c4:	4b5f      	ldr	r3, [pc, #380]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d1f0      	bne.n	80042b2 <HAL_RCC_OscConfig+0x5c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80042d0:	4b5c      	ldr	r3, [pc, #368]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 80042d2:	68da      	ldr	r2, [r3, #12]
 80042d4:	4b5c      	ldr	r3, [pc, #368]	; (8004448 <HAL_RCC_OscConfig+0x75c>)
 80042d6:	4013      	ands	r3, r2
 80042d8:	687a      	ldr	r2, [r7, #4]
 80042da:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80042dc:	687a      	ldr	r2, [r7, #4]
 80042de:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80042e0:	3a01      	subs	r2, #1
 80042e2:	0112      	lsls	r2, r2, #4
 80042e4:	4311      	orrs	r1, r2
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80042ea:	0212      	lsls	r2, r2, #8
 80042ec:	4311      	orrs	r1, r2
 80042ee:	687a      	ldr	r2, [r7, #4]
 80042f0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80042f2:	0852      	lsrs	r2, r2, #1
 80042f4:	3a01      	subs	r2, #1
 80042f6:	0552      	lsls	r2, r2, #21
 80042f8:	4311      	orrs	r1, r2
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80042fe:	0852      	lsrs	r2, r2, #1
 8004300:	3a01      	subs	r2, #1
 8004302:	0652      	lsls	r2, r2, #25
 8004304:	4311      	orrs	r1, r2
 8004306:	687a      	ldr	r2, [r7, #4]
 8004308:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800430a:	0912      	lsrs	r2, r2, #4
 800430c:	0452      	lsls	r2, r2, #17
 800430e:	430a      	orrs	r2, r1
 8004310:	494c      	ldr	r1, [pc, #304]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004312:	4313      	orrs	r3, r2
 8004314:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004316:	4b4b      	ldr	r3, [pc, #300]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a4a      	ldr	r2, [pc, #296]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 800431c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004320:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004322:	4b48      	ldr	r3, [pc, #288]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	4a47      	ldr	r2, [pc, #284]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004328:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800432c:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800432e:	f7fc fe67 	bl	8001000 <HAL_GetTick>
 8004332:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004334:	e008      	b.n	8004348 <HAL_RCC_OscConfig+0x65c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004336:	f7fc fe63 	bl	8001000 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	2b02      	cmp	r3, #2
 8004342:	d901      	bls.n	8004348 <HAL_RCC_OscConfig+0x65c>
          {
            return HAL_TIMEOUT;
 8004344:	2303      	movs	r3, #3
 8004346:	e078      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004348:	4b3e      	ldr	r3, [pc, #248]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d0f0      	beq.n	8004336 <HAL_RCC_OscConfig+0x64a>
 8004354:	e070      	b.n	8004438 <HAL_RCC_OscConfig+0x74c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004356:	4b3b      	ldr	r3, [pc, #236]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a3a      	ldr	r2, [pc, #232]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 800435c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004360:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004362:	4b38      	ldr	r3, [pc, #224]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d105      	bne.n	800437a <HAL_RCC_OscConfig+0x68e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800436e:	4b35      	ldr	r3, [pc, #212]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004370:	68db      	ldr	r3, [r3, #12]
 8004372:	4a34      	ldr	r2, [pc, #208]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004374:	f023 0303 	bic.w	r3, r3, #3
 8004378:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800437a:	4b32      	ldr	r3, [pc, #200]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	4a31      	ldr	r2, [pc, #196]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 8004380:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004384:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004388:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800438a:	f7fc fe39 	bl	8001000 <HAL_GetTick>
 800438e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004390:	e008      	b.n	80043a4 <HAL_RCC_OscConfig+0x6b8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004392:	f7fc fe35 	bl	8001000 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d901      	bls.n	80043a4 <HAL_RCC_OscConfig+0x6b8>
          {
            return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e04a      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043a4:	4b27      	ldr	r3, [pc, #156]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d1f0      	bne.n	8004392 <HAL_RCC_OscConfig+0x6a6>
 80043b0:	e042      	b.n	8004438 <HAL_RCC_OscConfig+0x74c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d101      	bne.n	80043be <HAL_RCC_OscConfig+0x6d2>
      {
        return HAL_ERROR;
 80043ba:	2301      	movs	r3, #1
 80043bc:	e03d      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80043be:	4b21      	ldr	r3, [pc, #132]	; (8004444 <HAL_RCC_OscConfig+0x758>)
 80043c0:	68db      	ldr	r3, [r3, #12]
 80043c2:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	f003 0203 	and.w	r2, r3, #3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d130      	bne.n	8004434 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043dc:	3b01      	subs	r3, #1
 80043de:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d127      	bne.n	8004434 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043e4:	697b      	ldr	r3, [r7, #20]
 80043e6:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043ee:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d11f      	bne.n	8004434 <HAL_RCC_OscConfig+0x748>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043fa:	687a      	ldr	r2, [r7, #4]
 80043fc:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043fe:	2a07      	cmp	r2, #7
 8004400:	bf14      	ite	ne
 8004402:	2201      	movne	r2, #1
 8004404:	2200      	moveq	r2, #0
 8004406:	b2d2      	uxtb	r2, r2
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004408:	4293      	cmp	r3, r2
 800440a:	d113      	bne.n	8004434 <HAL_RCC_OscConfig+0x748>
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004416:	085b      	lsrs	r3, r3, #1
 8004418:	3b01      	subs	r3, #1
 800441a:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800441c:	429a      	cmp	r2, r3
 800441e:	d109      	bne.n	8004434 <HAL_RCC_OscConfig+0x748>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800442a:	085b      	lsrs	r3, r3, #1
 800442c:	3b01      	subs	r3, #1
 800442e:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004430:	429a      	cmp	r2, r3
 8004432:	d001      	beq.n	8004438 <HAL_RCC_OscConfig+0x74c>
        {
          return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e000      	b.n	800443a <HAL_RCC_OscConfig+0x74e>
        }
      }
    }
  }
  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3720      	adds	r7, #32
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	40021000 	.word	0x40021000
 8004448:	f99d808c 	.word	0xf99d808c

0800444c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800444c:	b580      	push	{r7, lr}
 800444e:	b084      	sub	sp, #16
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
 8004454:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d101      	bne.n	8004460 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800445c:	2301      	movs	r3, #1
 800445e:	e0c8      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004460:	4b66      	ldr	r3, [pc, #408]	; (80045fc <HAL_RCC_ClockConfig+0x1b0>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f003 0307 	and.w	r3, r3, #7
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	429a      	cmp	r2, r3
 800446c:	d910      	bls.n	8004490 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800446e:	4b63      	ldr	r3, [pc, #396]	; (80045fc <HAL_RCC_ClockConfig+0x1b0>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f023 0207 	bic.w	r2, r3, #7
 8004476:	4961      	ldr	r1, [pc, #388]	; (80045fc <HAL_RCC_ClockConfig+0x1b0>)
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	4313      	orrs	r3, r2
 800447c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800447e:	4b5f      	ldr	r3, [pc, #380]	; (80045fc <HAL_RCC_ClockConfig+0x1b0>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 0307 	and.w	r3, r3, #7
 8004486:	683a      	ldr	r2, [r7, #0]
 8004488:	429a      	cmp	r2, r3
 800448a:	d001      	beq.n	8004490 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800448c:	2301      	movs	r3, #1
 800448e:	e0b0      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	2b00      	cmp	r3, #0
 800449a:	d04c      	beq.n	8004536 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	2b03      	cmp	r3, #3
 80044a2:	d107      	bne.n	80044b4 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044a4:	4b56      	ldr	r3, [pc, #344]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d121      	bne.n	80044f4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	e09e      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d107      	bne.n	80044cc <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80044bc:	4b50      	ldr	r3, [pc, #320]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d115      	bne.n	80044f4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80044c8:	2301      	movs	r3, #1
 80044ca:	e092      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d107      	bne.n	80044e4 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80044d4:	4b4a      	ldr	r3, [pc, #296]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f003 0302 	and.w	r3, r3, #2
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d109      	bne.n	80044f4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80044e0:	2301      	movs	r3, #1
 80044e2:	e086      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80044e4:	4b46      	ldr	r3, [pc, #280]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e07e      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80044f4:	4b42      	ldr	r3, [pc, #264]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f023 0203 	bic.w	r2, r3, #3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	493f      	ldr	r1, [pc, #252]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 8004502:	4313      	orrs	r3, r2
 8004504:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004506:	f7fc fd7b 	bl	8001000 <HAL_GetTick>
 800450a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800450c:	e00a      	b.n	8004524 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800450e:	f7fc fd77 	bl	8001000 <HAL_GetTick>
 8004512:	4602      	mov	r2, r0
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	1ad3      	subs	r3, r2, r3
 8004518:	f241 3288 	movw	r2, #5000	; 0x1388
 800451c:	4293      	cmp	r3, r2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e066      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004524:	4b36      	ldr	r3, [pc, #216]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	f003 020c 	and.w	r2, r3, #12
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	009b      	lsls	r3, r3, #2
 8004532:	429a      	cmp	r2, r3
 8004534:	d1eb      	bne.n	800450e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d008      	beq.n	8004554 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004542:	4b2f      	ldr	r3, [pc, #188]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 8004544:	689b      	ldr	r3, [r3, #8]
 8004546:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	492c      	ldr	r1, [pc, #176]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 8004550:	4313      	orrs	r3, r2
 8004552:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004554:	4b29      	ldr	r3, [pc, #164]	; (80045fc <HAL_RCC_ClockConfig+0x1b0>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f003 0307 	and.w	r3, r3, #7
 800455c:	683a      	ldr	r2, [r7, #0]
 800455e:	429a      	cmp	r2, r3
 8004560:	d210      	bcs.n	8004584 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004562:	4b26      	ldr	r3, [pc, #152]	; (80045fc <HAL_RCC_ClockConfig+0x1b0>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f023 0207 	bic.w	r2, r3, #7
 800456a:	4924      	ldr	r1, [pc, #144]	; (80045fc <HAL_RCC_ClockConfig+0x1b0>)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	4313      	orrs	r3, r2
 8004570:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004572:	4b22      	ldr	r3, [pc, #136]	; (80045fc <HAL_RCC_ClockConfig+0x1b0>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 0307 	and.w	r3, r3, #7
 800457a:	683a      	ldr	r2, [r7, #0]
 800457c:	429a      	cmp	r2, r3
 800457e:	d001      	beq.n	8004584 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8004580:	2301      	movs	r3, #1
 8004582:	e036      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f003 0304 	and.w	r3, r3, #4
 800458c:	2b00      	cmp	r3, #0
 800458e:	d008      	beq.n	80045a2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004590:	4b1b      	ldr	r3, [pc, #108]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 8004592:	689b      	ldr	r3, [r3, #8]
 8004594:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	68db      	ldr	r3, [r3, #12]
 800459c:	4918      	ldr	r1, [pc, #96]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 800459e:	4313      	orrs	r3, r2
 80045a0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0308 	and.w	r3, r3, #8
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d009      	beq.n	80045c2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045ae:	4b14      	ldr	r3, [pc, #80]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	691b      	ldr	r3, [r3, #16]
 80045ba:	00db      	lsls	r3, r3, #3
 80045bc:	4910      	ldr	r1, [pc, #64]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 80045be:	4313      	orrs	r3, r2
 80045c0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80045c2:	f000 f825 	bl	8004610 <HAL_RCC_GetSysClockFreq>
 80045c6:	4601      	mov	r1, r0
 80045c8:	4b0d      	ldr	r3, [pc, #52]	; (8004600 <HAL_RCC_ClockConfig+0x1b4>)
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	091b      	lsrs	r3, r3, #4
 80045ce:	f003 030f 	and.w	r3, r3, #15
 80045d2:	4a0c      	ldr	r2, [pc, #48]	; (8004604 <HAL_RCC_ClockConfig+0x1b8>)
 80045d4:	5cd3      	ldrb	r3, [r2, r3]
 80045d6:	f003 031f 	and.w	r3, r3, #31
 80045da:	fa21 f303 	lsr.w	r3, r1, r3
 80045de:	4a0a      	ldr	r2, [pc, #40]	; (8004608 <HAL_RCC_ClockConfig+0x1bc>)
 80045e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80045e2:	4b0a      	ldr	r3, [pc, #40]	; (800460c <HAL_RCC_ClockConfig+0x1c0>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f7fc fcbe 	bl	8000f68 <HAL_InitTick>
 80045ec:	4603      	mov	r3, r0
 80045ee:	72fb      	strb	r3, [r7, #11]

  return status;
 80045f0:	7afb      	ldrb	r3, [r7, #11]
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	40022000 	.word	0x40022000
 8004600:	40021000 	.word	0x40021000
 8004604:	08010be8 	.word	0x08010be8
 8004608:	20000028 	.word	0x20000028
 800460c:	20000000 	.word	0x20000000

08004610 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004610:	b480      	push	{r7}
 8004612:	b089      	sub	sp, #36	; 0x24
 8004614:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004616:	2300      	movs	r3, #0
 8004618:	61fb      	str	r3, [r7, #28]
 800461a:	2300      	movs	r3, #0
 800461c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800461e:	4b3d      	ldr	r3, [pc, #244]	; (8004714 <HAL_RCC_GetSysClockFreq+0x104>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 030c 	and.w	r3, r3, #12
 8004626:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004628:	4b3a      	ldr	r3, [pc, #232]	; (8004714 <HAL_RCC_GetSysClockFreq+0x104>)
 800462a:	68db      	ldr	r3, [r3, #12]
 800462c:	f003 0303 	and.w	r3, r3, #3
 8004630:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	2b00      	cmp	r3, #0
 8004636:	d005      	beq.n	8004644 <HAL_RCC_GetSysClockFreq+0x34>
 8004638:	693b      	ldr	r3, [r7, #16]
 800463a:	2b0c      	cmp	r3, #12
 800463c:	d121      	bne.n	8004682 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d11e      	bne.n	8004682 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004644:	4b33      	ldr	r3, [pc, #204]	; (8004714 <HAL_RCC_GetSysClockFreq+0x104>)
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	f003 0308 	and.w	r3, r3, #8
 800464c:	2b00      	cmp	r3, #0
 800464e:	d107      	bne.n	8004660 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004650:	4b30      	ldr	r3, [pc, #192]	; (8004714 <HAL_RCC_GetSysClockFreq+0x104>)
 8004652:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004656:	0a1b      	lsrs	r3, r3, #8
 8004658:	f003 030f 	and.w	r3, r3, #15
 800465c:	61fb      	str	r3, [r7, #28]
 800465e:	e005      	b.n	800466c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004660:	4b2c      	ldr	r3, [pc, #176]	; (8004714 <HAL_RCC_GetSysClockFreq+0x104>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	091b      	lsrs	r3, r3, #4
 8004666:	f003 030f 	and.w	r3, r3, #15
 800466a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800466c:	4a2a      	ldr	r2, [pc, #168]	; (8004718 <HAL_RCC_GetSysClockFreq+0x108>)
 800466e:	69fb      	ldr	r3, [r7, #28]
 8004670:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004674:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d10d      	bne.n	8004698 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800467c:	69fb      	ldr	r3, [r7, #28]
 800467e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004680:	e00a      	b.n	8004698 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	2b04      	cmp	r3, #4
 8004686:	d102      	bne.n	800468e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004688:	4b24      	ldr	r3, [pc, #144]	; (800471c <HAL_RCC_GetSysClockFreq+0x10c>)
 800468a:	61bb      	str	r3, [r7, #24]
 800468c:	e004      	b.n	8004698 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800468e:	693b      	ldr	r3, [r7, #16]
 8004690:	2b08      	cmp	r3, #8
 8004692:	d101      	bne.n	8004698 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004694:	4b22      	ldr	r3, [pc, #136]	; (8004720 <HAL_RCC_GetSysClockFreq+0x110>)
 8004696:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	2b0c      	cmp	r3, #12
 800469c:	d133      	bne.n	8004706 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800469e:	4b1d      	ldr	r3, [pc, #116]	; (8004714 <HAL_RCC_GetSysClockFreq+0x104>)
 80046a0:	68db      	ldr	r3, [r3, #12]
 80046a2:	f003 0303 	and.w	r3, r3, #3
 80046a6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d002      	beq.n	80046b4 <HAL_RCC_GetSysClockFreq+0xa4>
 80046ae:	2b03      	cmp	r3, #3
 80046b0:	d003      	beq.n	80046ba <HAL_RCC_GetSysClockFreq+0xaa>
 80046b2:	e005      	b.n	80046c0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80046b4:	4b19      	ldr	r3, [pc, #100]	; (800471c <HAL_RCC_GetSysClockFreq+0x10c>)
 80046b6:	617b      	str	r3, [r7, #20]
      break;
 80046b8:	e005      	b.n	80046c6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80046ba:	4b19      	ldr	r3, [pc, #100]	; (8004720 <HAL_RCC_GetSysClockFreq+0x110>)
 80046bc:	617b      	str	r3, [r7, #20]
      break;
 80046be:	e002      	b.n	80046c6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	617b      	str	r3, [r7, #20]
      break;
 80046c4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80046c6:	4b13      	ldr	r3, [pc, #76]	; (8004714 <HAL_RCC_GetSysClockFreq+0x104>)
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	091b      	lsrs	r3, r3, #4
 80046cc:	f003 0307 	and.w	r3, r3, #7
 80046d0:	3301      	adds	r3, #1
 80046d2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80046d4:	4b0f      	ldr	r3, [pc, #60]	; (8004714 <HAL_RCC_GetSysClockFreq+0x104>)
 80046d6:	68db      	ldr	r3, [r3, #12]
 80046d8:	0a1b      	lsrs	r3, r3, #8
 80046da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046de:	697a      	ldr	r2, [r7, #20]
 80046e0:	fb02 f203 	mul.w	r2, r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80046ea:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80046ec:	4b09      	ldr	r3, [pc, #36]	; (8004714 <HAL_RCC_GetSysClockFreq+0x104>)
 80046ee:	68db      	ldr	r3, [r3, #12]
 80046f0:	0e5b      	lsrs	r3, r3, #25
 80046f2:	f003 0303 	and.w	r3, r3, #3
 80046f6:	3301      	adds	r3, #1
 80046f8:	005b      	lsls	r3, r3, #1
 80046fa:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80046fc:	697a      	ldr	r2, [r7, #20]
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	fbb2 f3f3 	udiv	r3, r2, r3
 8004704:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004706:	69bb      	ldr	r3, [r7, #24]
}
 8004708:	4618      	mov	r0, r3
 800470a:	3724      	adds	r7, #36	; 0x24
 800470c:	46bd      	mov	sp, r7
 800470e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004712:	4770      	bx	lr
 8004714:	40021000 	.word	0x40021000
 8004718:	08010c00 	.word	0x08010c00
 800471c:	00f42400 	.word	0x00f42400
 8004720:	007a1200 	.word	0x007a1200

08004724 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004724:	b480      	push	{r7}
 8004726:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004728:	4b03      	ldr	r3, [pc, #12]	; (8004738 <HAL_RCC_GetHCLKFreq+0x14>)
 800472a:	681b      	ldr	r3, [r3, #0]
}
 800472c:	4618      	mov	r0, r3
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	20000028 	.word	0x20000028

0800473c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004740:	f7ff fff0 	bl	8004724 <HAL_RCC_GetHCLKFreq>
 8004744:	4601      	mov	r1, r0
 8004746:	4b06      	ldr	r3, [pc, #24]	; (8004760 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	0a1b      	lsrs	r3, r3, #8
 800474c:	f003 0307 	and.w	r3, r3, #7
 8004750:	4a04      	ldr	r2, [pc, #16]	; (8004764 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004752:	5cd3      	ldrb	r3, [r2, r3]
 8004754:	f003 031f 	and.w	r3, r3, #31
 8004758:	fa21 f303 	lsr.w	r3, r1, r3
}
 800475c:	4618      	mov	r0, r3
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40021000 	.word	0x40021000
 8004764:	08010bf8 	.word	0x08010bf8

08004768 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800476c:	f7ff ffda 	bl	8004724 <HAL_RCC_GetHCLKFreq>
 8004770:	4601      	mov	r1, r0
 8004772:	4b06      	ldr	r3, [pc, #24]	; (800478c <HAL_RCC_GetPCLK2Freq+0x24>)
 8004774:	689b      	ldr	r3, [r3, #8]
 8004776:	0adb      	lsrs	r3, r3, #11
 8004778:	f003 0307 	and.w	r3, r3, #7
 800477c:	4a04      	ldr	r2, [pc, #16]	; (8004790 <HAL_RCC_GetPCLK2Freq+0x28>)
 800477e:	5cd3      	ldrb	r3, [r2, r3]
 8004780:	f003 031f 	and.w	r3, r3, #31
 8004784:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004788:	4618      	mov	r0, r3
 800478a:	bd80      	pop	{r7, pc}
 800478c:	40021000 	.word	0x40021000
 8004790:	08010bf8 	.word	0x08010bf8

08004794 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b086      	sub	sp, #24
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800479c:	2300      	movs	r3, #0
 800479e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80047a0:	4b2a      	ldr	r3, [pc, #168]	; (800484c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d003      	beq.n	80047b4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80047ac:	f7ff fa3a 	bl	8003c24 <HAL_PWREx_GetVoltageRange>
 80047b0:	6178      	str	r0, [r7, #20]
 80047b2:	e014      	b.n	80047de <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80047b4:	4b25      	ldr	r3, [pc, #148]	; (800484c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047b8:	4a24      	ldr	r2, [pc, #144]	; (800484c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047ba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80047be:	6593      	str	r3, [r2, #88]	; 0x58
 80047c0:	4b22      	ldr	r3, [pc, #136]	; (800484c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047c8:	60fb      	str	r3, [r7, #12]
 80047ca:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80047cc:	f7ff fa2a 	bl	8003c24 <HAL_PWREx_GetVoltageRange>
 80047d0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80047d2:	4b1e      	ldr	r3, [pc, #120]	; (800484c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047d6:	4a1d      	ldr	r2, [pc, #116]	; (800484c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80047d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047dc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047e4:	d10b      	bne.n	80047fe <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	2b80      	cmp	r3, #128	; 0x80
 80047ea:	d919      	bls.n	8004820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2ba0      	cmp	r3, #160	; 0xa0
 80047f0:	d902      	bls.n	80047f8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80047f2:	2302      	movs	r3, #2
 80047f4:	613b      	str	r3, [r7, #16]
 80047f6:	e013      	b.n	8004820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80047f8:	2301      	movs	r3, #1
 80047fa:	613b      	str	r3, [r7, #16]
 80047fc:	e010      	b.n	8004820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2b80      	cmp	r3, #128	; 0x80
 8004802:	d902      	bls.n	800480a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004804:	2303      	movs	r3, #3
 8004806:	613b      	str	r3, [r7, #16]
 8004808:	e00a      	b.n	8004820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2b80      	cmp	r3, #128	; 0x80
 800480e:	d102      	bne.n	8004816 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004810:	2302      	movs	r3, #2
 8004812:	613b      	str	r3, [r7, #16]
 8004814:	e004      	b.n	8004820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b70      	cmp	r3, #112	; 0x70
 800481a:	d101      	bne.n	8004820 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800481c:	2301      	movs	r3, #1
 800481e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004820:	4b0b      	ldr	r3, [pc, #44]	; (8004850 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f023 0207 	bic.w	r2, r3, #7
 8004828:	4909      	ldr	r1, [pc, #36]	; (8004850 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	4313      	orrs	r3, r2
 800482e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004830:	4b07      	ldr	r3, [pc, #28]	; (8004850 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f003 0307 	and.w	r3, r3, #7
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	429a      	cmp	r2, r3
 800483c:	d001      	beq.n	8004842 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e000      	b.n	8004844 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004842:	2300      	movs	r3, #0
}
 8004844:	4618      	mov	r0, r3
 8004846:	3718      	adds	r7, #24
 8004848:	46bd      	mov	sp, r7
 800484a:	bd80      	pop	{r7, pc}
 800484c:	40021000 	.word	0x40021000
 8004850:	40022000 	.word	0x40022000

08004854 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b086      	sub	sp, #24
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800485c:	2300      	movs	r3, #0
 800485e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004860:	2300      	movs	r3, #0
 8004862:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800486c:	2b00      	cmp	r3, #0
 800486e:	d03f      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004874:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004878:	d01c      	beq.n	80048b4 <HAL_RCCEx_PeriphCLKConfig+0x60>
 800487a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800487e:	d802      	bhi.n	8004886 <HAL_RCCEx_PeriphCLKConfig+0x32>
 8004880:	2b00      	cmp	r3, #0
 8004882:	d00e      	beq.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
 8004884:	e01f      	b.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
 8004886:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800488a:	d003      	beq.n	8004894 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800488c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004890:	d01c      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x78>
 8004892:	e018      	b.n	80048c6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004894:	4b85      	ldr	r3, [pc, #532]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004896:	68db      	ldr	r3, [r3, #12]
 8004898:	4a84      	ldr	r2, [pc, #528]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800489a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800489e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048a0:	e015      	b.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x7a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	3304      	adds	r3, #4
 80048a6:	2100      	movs	r1, #0
 80048a8:	4618      	mov	r0, r3
 80048aa:	f000 fab9 	bl	8004e20 <RCCEx_PLLSAI1_Config>
 80048ae:	4603      	mov	r3, r0
 80048b0:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048b2:	e00c      	b.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x7a>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	3320      	adds	r3, #32
 80048b8:	2100      	movs	r1, #0
 80048ba:	4618      	mov	r0, r3
 80048bc:	f000 fba0 	bl	8005000 <RCCEx_PLLSAI2_Config>
 80048c0:	4603      	mov	r3, r0
 80048c2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048c4:	e003      	b.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	74fb      	strb	r3, [r7, #19]
      break;
 80048ca:	e000      	b.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
      break;
 80048cc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048ce:	7cfb      	ldrb	r3, [r7, #19]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d10b      	bne.n	80048ec <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80048d4:	4b75      	ldr	r3, [pc, #468]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048da:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80048e2:	4972      	ldr	r1, [pc, #456]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80048ea:	e001      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048ec:	7cfb      	ldrb	r3, [r7, #19]
 80048ee:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d03f      	beq.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004900:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004904:	d01c      	beq.n	8004940 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004906:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800490a:	d802      	bhi.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0xbe>
 800490c:	2b00      	cmp	r3, #0
 800490e:	d00e      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0xda>
 8004910:	e01f      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004912:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004916:	d003      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0xcc>
 8004918:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800491c:	d01c      	beq.n	8004958 <HAL_RCCEx_PeriphCLKConfig+0x104>
 800491e:	e018      	b.n	8004952 <HAL_RCCEx_PeriphCLKConfig+0xfe>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated form System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004920:	4b62      	ldr	r3, [pc, #392]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004922:	68db      	ldr	r3, [r3, #12]
 8004924:	4a61      	ldr	r2, [pc, #388]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004926:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800492a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800492c:	e015      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	3304      	adds	r3, #4
 8004932:	2100      	movs	r1, #0
 8004934:	4618      	mov	r0, r3
 8004936:	f000 fa73 	bl	8004e20 <RCCEx_PLLSAI1_Config>
 800493a:	4603      	mov	r3, r0
 800493c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800493e:	e00c      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x106>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	3320      	adds	r3, #32
 8004944:	2100      	movs	r1, #0
 8004946:	4618      	mov	r0, r3
 8004948:	f000 fb5a 	bl	8005000 <RCCEx_PLLSAI2_Config>
 800494c:	4603      	mov	r3, r0
 800494e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004950:	e003      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x106>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	74fb      	strb	r3, [r7, #19]
      break;
 8004956:	e000      	b.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x106>
      break;
 8004958:	bf00      	nop
    }

    if(ret == HAL_OK)
 800495a:	7cfb      	ldrb	r3, [r7, #19]
 800495c:	2b00      	cmp	r3, #0
 800495e:	d10b      	bne.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x124>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004960:	4b52      	ldr	r3, [pc, #328]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004962:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004966:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800496e:	494f      	ldr	r1, [pc, #316]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004970:	4313      	orrs	r3, r2
 8004972:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004976:	e001      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x128>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004978:	7cfb      	ldrb	r3, [r7, #19]
 800497a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004984:	2b00      	cmp	r3, #0
 8004986:	f000 80a0 	beq.w	8004aca <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 800498a:	2300      	movs	r3, #0
 800498c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800498e:	4b47      	ldr	r3, [pc, #284]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004992:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004996:	2b00      	cmp	r3, #0
 8004998:	d101      	bne.n	800499e <HAL_RCCEx_PeriphCLKConfig+0x14a>
 800499a:	2301      	movs	r3, #1
 800499c:	e000      	b.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 800499e:	2300      	movs	r3, #0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d00d      	beq.n	80049c0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049a4:	4b41      	ldr	r3, [pc, #260]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a8:	4a40      	ldr	r2, [pc, #256]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049ae:	6593      	str	r3, [r2, #88]	; 0x58
 80049b0:	4b3e      	ldr	r3, [pc, #248]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049b8:	60bb      	str	r3, [r7, #8]
 80049ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049bc:	2301      	movs	r3, #1
 80049be:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80049c0:	4b3b      	ldr	r3, [pc, #236]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a3a      	ldr	r2, [pc, #232]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049c6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049ca:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80049cc:	f7fc fb18 	bl	8001000 <HAL_GetTick>
 80049d0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80049d2:	e009      	b.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x194>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049d4:	f7fc fb14 	bl	8001000 <HAL_GetTick>
 80049d8:	4602      	mov	r2, r0
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	1ad3      	subs	r3, r2, r3
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d902      	bls.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x194>
      {
        ret = HAL_TIMEOUT;
 80049e2:	2303      	movs	r3, #3
 80049e4:	74fb      	strb	r3, [r7, #19]
        break;
 80049e6:	e005      	b.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80049e8:	4b31      	ldr	r3, [pc, #196]	; (8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d0ef      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
    }

    if(ret == HAL_OK)
 80049f4:	7cfb      	ldrb	r3, [r7, #19]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d15c      	bne.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80049fa:	4b2c      	ldr	r3, [pc, #176]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80049fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a00:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a04:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d01f      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a12:	697a      	ldr	r2, [r7, #20]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d019      	beq.n	8004a4c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a18:	4b24      	ldr	r3, [pc, #144]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a22:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a24:	4b21      	ldr	r3, [pc, #132]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a26:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a2a:	4a20      	ldr	r2, [pc, #128]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a30:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a34:	4b1d      	ldr	r3, [pc, #116]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a36:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a3a:	4a1c      	ldr	r2, [pc, #112]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a40:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a44:	4a19      	ldr	r2, [pc, #100]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	f003 0301 	and.w	r3, r3, #1
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d016      	beq.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x230>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a56:	f7fc fad3 	bl	8001000 <HAL_GetTick>
 8004a5a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a5c:	e00b      	b.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x222>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004a5e:	f7fc facf 	bl	8001000 <HAL_GetTick>
 8004a62:	4602      	mov	r2, r0
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	1ad3      	subs	r3, r2, r3
 8004a68:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d902      	bls.n	8004a76 <HAL_RCCEx_PeriphCLKConfig+0x222>
          {
            ret = HAL_TIMEOUT;
 8004a70:	2303      	movs	r3, #3
 8004a72:	74fb      	strb	r3, [r7, #19]
            break;
 8004a74:	e006      	b.n	8004a84 <HAL_RCCEx_PeriphCLKConfig+0x230>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004a76:	4b0d      	ldr	r3, [pc, #52]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a78:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a7c:	f003 0302 	and.w	r3, r3, #2
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d0ec      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x20a>
          }
        }
      }

      if(ret == HAL_OK)
 8004a84:	7cfb      	ldrb	r3, [r7, #19]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d10c      	bne.n	8004aa4 <HAL_RCCEx_PeriphCLKConfig+0x250>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a8a:	4b08      	ldr	r3, [pc, #32]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004a90:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a9a:	4904      	ldr	r1, [pc, #16]	; (8004aac <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004aa2:	e009      	b.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004aa4:	7cfb      	ldrb	r3, [r7, #19]
 8004aa6:	74bb      	strb	r3, [r7, #18]
 8004aa8:	e006      	b.n	8004ab8 <HAL_RCCEx_PeriphCLKConfig+0x264>
 8004aaa:	bf00      	nop
 8004aac:	40021000 	.word	0x40021000
 8004ab0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ab4:	7cfb      	ldrb	r3, [r7, #19]
 8004ab6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ab8:	7c7b      	ldrb	r3, [r7, #17]
 8004aba:	2b01      	cmp	r3, #1
 8004abc:	d105      	bne.n	8004aca <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004abe:	4b9e      	ldr	r3, [pc, #632]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ac2:	4a9d      	ldr	r2, [pc, #628]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ac4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ac8:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f003 0301 	and.w	r3, r3, #1
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d00a      	beq.n	8004aec <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004ad6:	4b98      	ldr	r3, [pc, #608]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004adc:	f023 0203 	bic.w	r2, r3, #3
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae4:	4994      	ldr	r1, [pc, #592]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f003 0302 	and.w	r3, r3, #2
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d00a      	beq.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004af8:	4b8f      	ldr	r3, [pc, #572]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004afe:	f023 020c 	bic.w	r2, r3, #12
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b06:	498c      	ldr	r1, [pc, #560]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b08:	4313      	orrs	r3, r2
 8004b0a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f003 0304 	and.w	r3, r3, #4
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d00a      	beq.n	8004b30 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b1a:	4b87      	ldr	r3, [pc, #540]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b20:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b28:	4983      	ldr	r1, [pc, #524]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b2a:	4313      	orrs	r3, r2
 8004b2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f003 0308 	and.w	r3, r3, #8
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d00a      	beq.n	8004b52 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b3c:	4b7e      	ldr	r3, [pc, #504]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b42:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4a:	497b      	ldr	r1, [pc, #492]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b4c:	4313      	orrs	r3, r2
 8004b4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f003 0310 	and.w	r3, r3, #16
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d00a      	beq.n	8004b74 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004b5e:	4b76      	ldr	r3, [pc, #472]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b6c:	4972      	ldr	r1, [pc, #456]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b6e:	4313      	orrs	r3, r2
 8004b70:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0320 	and.w	r3, r3, #32
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d00a      	beq.n	8004b96 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004b80:	4b6d      	ldr	r3, [pc, #436]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b86:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b8e:	496a      	ldr	r1, [pc, #424]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004b90:	4313      	orrs	r3, r2
 8004b92:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00a      	beq.n	8004bb8 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004ba2:	4b65      	ldr	r3, [pc, #404]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ba4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ba8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb0:	4961      	ldr	r1, [pc, #388]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d00a      	beq.n	8004bda <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004bc4:	4b5c      	ldr	r3, [pc, #368]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bca:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bd2:	4959      	ldr	r1, [pc, #356]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d00a      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004be6:	4b54      	ldr	r3, [pc, #336]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004be8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bec:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bf4:	4950      	ldr	r1, [pc, #320]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00a      	beq.n	8004c1e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c08:	4b4b      	ldr	r3, [pc, #300]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c0e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c16:	4948      	ldr	r1, [pc, #288]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00a      	beq.n	8004c40 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c2a:	4b43      	ldr	r3, [pc, #268]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c30:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c38:	493f      	ldr	r1, [pc, #252]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d028      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x44a>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c4c:	4b3a      	ldr	r3, [pc, #232]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c52:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c5a:	4937      	ldr	r1, [pc, #220]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c5c:	4313      	orrs	r3, r2
 8004c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c66:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c6a:	d106      	bne.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x426>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c6c:	4b32      	ldr	r3, [pc, #200]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	4a31      	ldr	r2, [pc, #196]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004c72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004c76:	60d3      	str	r3, [r2, #12]
 8004c78:	e011      	b.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x44a>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004c7e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004c82:	d10c      	bne.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x44a>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	3304      	adds	r3, #4
 8004c88:	2101      	movs	r1, #1
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f000 f8c8 	bl	8004e20 <RCCEx_PLLSAI1_Config>
 8004c90:	4603      	mov	r3, r0
 8004c92:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004c94:	7cfb      	ldrb	r3, [r7, #19]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d001      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x44a>
        {
          /* set overall return value */
          status = ret;
 8004c9a:	7cfb      	ldrb	r3, [r7, #19]
 8004c9c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d028      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004caa:	4b23      	ldr	r3, [pc, #140]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cb0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb8:	491f      	ldr	r1, [pc, #124]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004cc8:	d106      	bne.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0x484>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cca:	4b1b      	ldr	r3, [pc, #108]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004ccc:	68db      	ldr	r3, [r3, #12]
 8004cce:	4a1a      	ldr	r2, [pc, #104]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004cd0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004cd4:	60d3      	str	r3, [r2, #12]
 8004cd6:	e011      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cdc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004ce0:	d10c      	bne.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	3304      	adds	r3, #4
 8004ce6:	2101      	movs	r1, #1
 8004ce8:	4618      	mov	r0, r3
 8004cea:	f000 f899 	bl	8004e20 <RCCEx_PLLSAI1_Config>
 8004cee:	4603      	mov	r3, r0
 8004cf0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cf2:	7cfb      	ldrb	r3, [r7, #19]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d001      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* set overall return value */
        status = ret;
 8004cf8:	7cfb      	ldrb	r3, [r7, #19]
 8004cfa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d02b      	beq.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x50c>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004d08:	4b0b      	ldr	r3, [pc, #44]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d0e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d16:	4908      	ldr	r1, [pc, #32]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d22:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004d26:	d109      	bne.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x4e8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d28:	4b03      	ldr	r3, [pc, #12]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d2a:	68db      	ldr	r3, [r3, #12]
 8004d2c:	4a02      	ldr	r2, [pc, #8]	; (8004d38 <HAL_RCCEx_PeriphCLKConfig+0x4e4>)
 8004d2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004d32:	60d3      	str	r3, [r2, #12]
 8004d34:	e014      	b.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x50c>
 8004d36:	bf00      	nop
 8004d38:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d40:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004d44:	d10c      	bne.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x50c>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	3304      	adds	r3, #4
 8004d4a:	2101      	movs	r1, #1
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f000 f867 	bl	8004e20 <RCCEx_PLLSAI1_Config>
 8004d52:	4603      	mov	r3, r0
 8004d54:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d56:	7cfb      	ldrb	r3, [r7, #19]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d001      	beq.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      {
        /* set overall return value */
        status = ret;
 8004d5c:	7cfb      	ldrb	r3, [r7, #19]
 8004d5e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d02f      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x578>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d6c:	4b2b      	ldr	r3, [pc, #172]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d72:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d7a:	4928      	ldr	r1, [pc, #160]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004d7c:	4313      	orrs	r3, r2
 8004d7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004d86:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004d8a:	d10d      	bne.n	8004da8 <HAL_RCCEx_PeriphCLKConfig+0x554>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	3304      	adds	r3, #4
 8004d90:	2102      	movs	r1, #2
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 f844 	bl	8004e20 <RCCEx_PLLSAI1_Config>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004d9c:	7cfb      	ldrb	r3, [r7, #19]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d014      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004da2:	7cfb      	ldrb	r3, [r7, #19]
 8004da4:	74bb      	strb	r3, [r7, #18]
 8004da6:	e011      	b.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x578>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004dac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004db0:	d10c      	bne.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x578>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	3320      	adds	r3, #32
 8004db6:	2102      	movs	r1, #2
 8004db8:	4618      	mov	r0, r3
 8004dba:	f000 f921 	bl	8005000 <RCCEx_PLLSAI2_Config>
 8004dbe:	4603      	mov	r3, r0
 8004dc0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004dc2:	7cfb      	ldrb	r3, [r7, #19]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x578>
      {
        /* set overall return value */
        status = ret;
 8004dc8:	7cfb      	ldrb	r3, [r7, #19]
 8004dca:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00a      	beq.n	8004dee <HAL_RCCEx_PeriphCLKConfig+0x59a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004dd8:	4b10      	ldr	r3, [pc, #64]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dde:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004de6:	490d      	ldr	r1, [pc, #52]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d00b      	beq.n	8004e12 <HAL_RCCEx_PeriphCLKConfig+0x5be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004dfa:	4b08      	ldr	r3, [pc, #32]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e00:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004e0a:	4904      	ldr	r1, [pc, #16]	; (8004e1c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004e12:	7cbb      	ldrb	r3, [r7, #18]
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3718      	adds	r7, #24
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	40021000 	.word	0x40021000

08004e20 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b084      	sub	sp, #16
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004e2e:	4b73      	ldr	r3, [pc, #460]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e30:	68db      	ldr	r3, [r3, #12]
 8004e32:	f003 0303 	and.w	r3, r3, #3
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d018      	beq.n	8004e6c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004e3a:	4b70      	ldr	r3, [pc, #448]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	f003 0203 	and.w	r2, r3, #3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d10d      	bne.n	8004e66 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
       ||
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d009      	beq.n	8004e66 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004e52:	4b6a      	ldr	r3, [pc, #424]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	091b      	lsrs	r3, r3, #4
 8004e58:	f003 0307 	and.w	r3, r3, #7
 8004e5c:	1c5a      	adds	r2, r3, #1
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	685b      	ldr	r3, [r3, #4]
       ||
 8004e62:	429a      	cmp	r2, r3
 8004e64:	d044      	beq.n	8004ef0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	73fb      	strb	r3, [r7, #15]
 8004e6a:	e041      	b.n	8004ef0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	2b02      	cmp	r3, #2
 8004e72:	d00c      	beq.n	8004e8e <RCCEx_PLLSAI1_Config+0x6e>
 8004e74:	2b03      	cmp	r3, #3
 8004e76:	d013      	beq.n	8004ea0 <RCCEx_PLLSAI1_Config+0x80>
 8004e78:	2b01      	cmp	r3, #1
 8004e7a:	d120      	bne.n	8004ebe <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004e7c:	4b5f      	ldr	r3, [pc, #380]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0302 	and.w	r3, r3, #2
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d11d      	bne.n	8004ec4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8004e88:	2301      	movs	r3, #1
 8004e8a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e8c:	e01a      	b.n	8004ec4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004e8e:	4b5b      	ldr	r3, [pc, #364]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d116      	bne.n	8004ec8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8004e9a:	2301      	movs	r3, #1
 8004e9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e9e:	e013      	b.n	8004ec8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004ea0:	4b56      	ldr	r3, [pc, #344]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d10f      	bne.n	8004ecc <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004eac:	4b53      	ldr	r3, [pc, #332]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d109      	bne.n	8004ecc <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004ebc:	e006      	b.n	8004ecc <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	73fb      	strb	r3, [r7, #15]
      break;
 8004ec2:	e004      	b.n	8004ece <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004ec4:	bf00      	nop
 8004ec6:	e002      	b.n	8004ece <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004ec8:	bf00      	nop
 8004eca:	e000      	b.n	8004ece <RCCEx_PLLSAI1_Config+0xae>
      break;
 8004ecc:	bf00      	nop
    }

    if(status == HAL_OK)
 8004ece:	7bfb      	ldrb	r3, [r7, #15]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d10d      	bne.n	8004ef0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004ed4:	4b49      	ldr	r3, [pc, #292]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ed6:	68db      	ldr	r3, [r3, #12]
 8004ed8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6819      	ldr	r1, [r3, #0]
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	685b      	ldr	r3, [r3, #4]
 8004ee4:	3b01      	subs	r3, #1
 8004ee6:	011b      	lsls	r3, r3, #4
 8004ee8:	430b      	orrs	r3, r1
 8004eea:	4944      	ldr	r1, [pc, #272]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004eec:	4313      	orrs	r3, r2
 8004eee:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004ef0:	7bfb      	ldrb	r3, [r7, #15]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d17d      	bne.n	8004ff2 <RCCEx_PLLSAI1_Config+0x1d2>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004ef6:	4b41      	ldr	r3, [pc, #260]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4a40      	ldr	r2, [pc, #256]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004efc:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004f00:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f02:	f7fc f87d 	bl	8001000 <HAL_GetTick>
 8004f06:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f08:	e009      	b.n	8004f1e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004f0a:	f7fc f879 	bl	8001000 <HAL_GetTick>
 8004f0e:	4602      	mov	r2, r0
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	1ad3      	subs	r3, r2, r3
 8004f14:	2b02      	cmp	r3, #2
 8004f16:	d902      	bls.n	8004f1e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8004f18:	2303      	movs	r3, #3
 8004f1a:	73fb      	strb	r3, [r7, #15]
        break;
 8004f1c:	e005      	b.n	8004f2a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004f1e:	4b37      	ldr	r3, [pc, #220]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d1ef      	bne.n	8004f0a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 8004f2a:	7bfb      	ldrb	r3, [r7, #15]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d160      	bne.n	8004ff2 <RCCEx_PLLSAI1_Config+0x1d2>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d111      	bne.n	8004f5a <RCCEx_PLLSAI1_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f36:	4b31      	ldr	r3, [pc, #196]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f38:	691b      	ldr	r3, [r3, #16]
 8004f3a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8004f3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f42:	687a      	ldr	r2, [r7, #4]
 8004f44:	6892      	ldr	r2, [r2, #8]
 8004f46:	0211      	lsls	r1, r2, #8
 8004f48:	687a      	ldr	r2, [r7, #4]
 8004f4a:	68d2      	ldr	r2, [r2, #12]
 8004f4c:	0912      	lsrs	r2, r2, #4
 8004f4e:	0452      	lsls	r2, r2, #17
 8004f50:	430a      	orrs	r2, r1
 8004f52:	492a      	ldr	r1, [pc, #168]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f54:	4313      	orrs	r3, r2
 8004f56:	610b      	str	r3, [r1, #16]
 8004f58:	e027      	b.n	8004faa <RCCEx_PLLSAI1_Config+0x18a>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d112      	bne.n	8004f86 <RCCEx_PLLSAI1_Config+0x166>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f60:	4b26      	ldr	r3, [pc, #152]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f62:	691b      	ldr	r3, [r3, #16]
 8004f64:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8004f68:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	6892      	ldr	r2, [r2, #8]
 8004f70:	0211      	lsls	r1, r2, #8
 8004f72:	687a      	ldr	r2, [r7, #4]
 8004f74:	6912      	ldr	r2, [r2, #16]
 8004f76:	0852      	lsrs	r2, r2, #1
 8004f78:	3a01      	subs	r2, #1
 8004f7a:	0552      	lsls	r2, r2, #21
 8004f7c:	430a      	orrs	r2, r1
 8004f7e:	491f      	ldr	r1, [pc, #124]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	610b      	str	r3, [r1, #16]
 8004f84:	e011      	b.n	8004faa <RCCEx_PLLSAI1_Config+0x18a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004f86:	4b1d      	ldr	r3, [pc, #116]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8004f8e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	6892      	ldr	r2, [r2, #8]
 8004f96:	0211      	lsls	r1, r2, #8
 8004f98:	687a      	ldr	r2, [r7, #4]
 8004f9a:	6952      	ldr	r2, [r2, #20]
 8004f9c:	0852      	lsrs	r2, r2, #1
 8004f9e:	3a01      	subs	r2, #1
 8004fa0:	0652      	lsls	r2, r2, #25
 8004fa2:	430a      	orrs	r2, r1
 8004fa4:	4915      	ldr	r1, [pc, #84]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fa6:	4313      	orrs	r3, r2
 8004fa8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004faa:	4b14      	ldr	r3, [pc, #80]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	4a13      	ldr	r2, [pc, #76]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fb0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004fb4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004fb6:	f7fc f823 	bl	8001000 <HAL_GetTick>
 8004fba:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004fbc:	e009      	b.n	8004fd2 <RCCEx_PLLSAI1_Config+0x1b2>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004fbe:	f7fc f81f 	bl	8001000 <HAL_GetTick>
 8004fc2:	4602      	mov	r2, r0
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d902      	bls.n	8004fd2 <RCCEx_PLLSAI1_Config+0x1b2>
        {
          status = HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	73fb      	strb	r3, [r7, #15]
          break;
 8004fd0:	e005      	b.n	8004fde <RCCEx_PLLSAI1_Config+0x1be>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004fd2:	4b0a      	ldr	r3, [pc, #40]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d0ef      	beq.n	8004fbe <RCCEx_PLLSAI1_Config+0x19e>
        }
      }

      if(status == HAL_OK)
 8004fde:	7bfb      	ldrb	r3, [r7, #15]
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d106      	bne.n	8004ff2 <RCCEx_PLLSAI1_Config+0x1d2>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004fe4:	4b05      	ldr	r3, [pc, #20]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fe6:	691a      	ldr	r2, [r3, #16]
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	699b      	ldr	r3, [r3, #24]
 8004fec:	4903      	ldr	r1, [pc, #12]	; (8004ffc <RCCEx_PLLSAI1_Config+0x1dc>)
 8004fee:	4313      	orrs	r3, r2
 8004ff0:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ff2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ff4:	4618      	mov	r0, r3
 8004ff6:	3710      	adds	r7, #16
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}
 8004ffc:	40021000 	.word	0x40021000

08005000 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b084      	sub	sp, #16
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800500a:	2300      	movs	r3, #0
 800500c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800500e:	4b68      	ldr	r3, [pc, #416]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005010:	68db      	ldr	r3, [r3, #12]
 8005012:	f003 0303 	and.w	r3, r3, #3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d018      	beq.n	800504c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800501a:	4b65      	ldr	r3, [pc, #404]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800501c:	68db      	ldr	r3, [r3, #12]
 800501e:	f003 0203 	and.w	r2, r3, #3
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	429a      	cmp	r2, r3
 8005028:	d10d      	bne.n	8005046 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
       ||
 800502e:	2b00      	cmp	r3, #0
 8005030:	d009      	beq.n	8005046 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005032:	4b5f      	ldr	r3, [pc, #380]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005034:	68db      	ldr	r3, [r3, #12]
 8005036:	091b      	lsrs	r3, r3, #4
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	1c5a      	adds	r2, r3, #1
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	685b      	ldr	r3, [r3, #4]
       ||
 8005042:	429a      	cmp	r2, r3
 8005044:	d044      	beq.n	80050d0 <RCCEx_PLLSAI2_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	73fb      	strb	r3, [r7, #15]
 800504a:	e041      	b.n	80050d0 <RCCEx_PLLSAI2_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	2b02      	cmp	r3, #2
 8005052:	d00c      	beq.n	800506e <RCCEx_PLLSAI2_Config+0x6e>
 8005054:	2b03      	cmp	r3, #3
 8005056:	d013      	beq.n	8005080 <RCCEx_PLLSAI2_Config+0x80>
 8005058:	2b01      	cmp	r3, #1
 800505a:	d120      	bne.n	800509e <RCCEx_PLLSAI2_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800505c:	4b54      	ldr	r3, [pc, #336]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 0302 	and.w	r3, r3, #2
 8005064:	2b00      	cmp	r3, #0
 8005066:	d11d      	bne.n	80050a4 <RCCEx_PLLSAI2_Config+0xa4>
      {
        status = HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800506c:	e01a      	b.n	80050a4 <RCCEx_PLLSAI2_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800506e:	4b50      	ldr	r3, [pc, #320]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005076:	2b00      	cmp	r3, #0
 8005078:	d116      	bne.n	80050a8 <RCCEx_PLLSAI2_Config+0xa8>
      {
        status = HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800507e:	e013      	b.n	80050a8 <RCCEx_PLLSAI2_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005080:	4b4b      	ldr	r3, [pc, #300]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d10f      	bne.n	80050ac <RCCEx_PLLSAI2_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800508c:	4b48      	ldr	r3, [pc, #288]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005094:	2b00      	cmp	r3, #0
 8005096:	d109      	bne.n	80050ac <RCCEx_PLLSAI2_Config+0xac>
        {
          status = HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800509c:	e006      	b.n	80050ac <RCCEx_PLLSAI2_Config+0xac>
    default:
      status = HAL_ERROR;
 800509e:	2301      	movs	r3, #1
 80050a0:	73fb      	strb	r3, [r7, #15]
      break;
 80050a2:	e004      	b.n	80050ae <RCCEx_PLLSAI2_Config+0xae>
      break;
 80050a4:	bf00      	nop
 80050a6:	e002      	b.n	80050ae <RCCEx_PLLSAI2_Config+0xae>
      break;
 80050a8:	bf00      	nop
 80050aa:	e000      	b.n	80050ae <RCCEx_PLLSAI2_Config+0xae>
      break;
 80050ac:	bf00      	nop
    }

    if(status == HAL_OK)
 80050ae:	7bfb      	ldrb	r3, [r7, #15]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d10d      	bne.n	80050d0 <RCCEx_PLLSAI2_Config+0xd0>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80050b4:	4b3e      	ldr	r3, [pc, #248]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80050b6:	68db      	ldr	r3, [r3, #12]
 80050b8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	6819      	ldr	r1, [r3, #0]
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	3b01      	subs	r3, #1
 80050c6:	011b      	lsls	r3, r3, #4
 80050c8:	430b      	orrs	r3, r1
 80050ca:	4939      	ldr	r1, [pc, #228]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80050cc:	4313      	orrs	r3, r2
 80050ce:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80050d0:	7bfb      	ldrb	r3, [r7, #15]
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d167      	bne.n	80051a6 <RCCEx_PLLSAI2_Config+0x1a6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80050d6:	4b36      	ldr	r3, [pc, #216]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a35      	ldr	r2, [pc, #212]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80050dc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050e0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050e2:	f7fb ff8d 	bl	8001000 <HAL_GetTick>
 80050e6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80050e8:	e009      	b.n	80050fe <RCCEx_PLLSAI2_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80050ea:	f7fb ff89 	bl	8001000 <HAL_GetTick>
 80050ee:	4602      	mov	r2, r0
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	1ad3      	subs	r3, r2, r3
 80050f4:	2b02      	cmp	r3, #2
 80050f6:	d902      	bls.n	80050fe <RCCEx_PLLSAI2_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 80050f8:	2303      	movs	r3, #3
 80050fa:	73fb      	strb	r3, [r7, #15]
        break;
 80050fc:	e005      	b.n	800510a <RCCEx_PLLSAI2_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80050fe:	4b2c      	ldr	r3, [pc, #176]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005106:	2b00      	cmp	r3, #0
 8005108:	d1ef      	bne.n	80050ea <RCCEx_PLLSAI2_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800510a:	7bfb      	ldrb	r3, [r7, #15]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d14a      	bne.n	80051a6 <RCCEx_PLLSAI2_Config+0x1a6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d111      	bne.n	800513a <RCCEx_PLLSAI2_Config+0x13a>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005116:	4b26      	ldr	r3, [pc, #152]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 800511e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	6892      	ldr	r2, [r2, #8]
 8005126:	0211      	lsls	r1, r2, #8
 8005128:	687a      	ldr	r2, [r7, #4]
 800512a:	68d2      	ldr	r2, [r2, #12]
 800512c:	0912      	lsrs	r2, r2, #4
 800512e:	0452      	lsls	r2, r2, #17
 8005130:	430a      	orrs	r2, r1
 8005132:	491f      	ldr	r1, [pc, #124]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005134:	4313      	orrs	r3, r2
 8005136:	614b      	str	r3, [r1, #20]
 8005138:	e011      	b.n	800515e <RCCEx_PLLSAI2_Config+0x15e>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800513a:	4b1d      	ldr	r3, [pc, #116]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800513c:	695b      	ldr	r3, [r3, #20]
 800513e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8005142:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	6892      	ldr	r2, [r2, #8]
 800514a:	0211      	lsls	r1, r2, #8
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	6912      	ldr	r2, [r2, #16]
 8005150:	0852      	lsrs	r2, r2, #1
 8005152:	3a01      	subs	r2, #1
 8005154:	0652      	lsls	r2, r2, #25
 8005156:	430a      	orrs	r2, r1
 8005158:	4915      	ldr	r1, [pc, #84]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800515a:	4313      	orrs	r3, r2
 800515c:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800515e:	4b14      	ldr	r3, [pc, #80]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	4a13      	ldr	r2, [pc, #76]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005168:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800516a:	f7fb ff49 	bl	8001000 <HAL_GetTick>
 800516e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005170:	e009      	b.n	8005186 <RCCEx_PLLSAI2_Config+0x186>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005172:	f7fb ff45 	bl	8001000 <HAL_GetTick>
 8005176:	4602      	mov	r2, r0
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	1ad3      	subs	r3, r2, r3
 800517c:	2b02      	cmp	r3, #2
 800517e:	d902      	bls.n	8005186 <RCCEx_PLLSAI2_Config+0x186>
        {
          status = HAL_TIMEOUT;
 8005180:	2303      	movs	r3, #3
 8005182:	73fb      	strb	r3, [r7, #15]
          break;
 8005184:	e005      	b.n	8005192 <RCCEx_PLLSAI2_Config+0x192>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005186:	4b0a      	ldr	r3, [pc, #40]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800518e:	2b00      	cmp	r3, #0
 8005190:	d0ef      	beq.n	8005172 <RCCEx_PLLSAI2_Config+0x172>
        }
      }

      if(status == HAL_OK)
 8005192:	7bfb      	ldrb	r3, [r7, #15]
 8005194:	2b00      	cmp	r3, #0
 8005196:	d106      	bne.n	80051a6 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005198:	4b05      	ldr	r3, [pc, #20]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 800519a:	695a      	ldr	r2, [r3, #20]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	695b      	ldr	r3, [r3, #20]
 80051a0:	4903      	ldr	r1, [pc, #12]	; (80051b0 <RCCEx_PLLSAI2_Config+0x1b0>)
 80051a2:	4313      	orrs	r3, r2
 80051a4:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80051a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80051a8:	4618      	mov	r0, r3
 80051aa:	3710      	adds	r7, #16
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bd80      	pop	{r7, pc}
 80051b0:	40021000 	.word	0x40021000

080051b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d101      	bne.n	80051c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051c2:	2301      	movs	r3, #1
 80051c4:	e07c      	b.n	80052c0 <HAL_SPI_Init+0x10c>
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	2200      	movs	r2, #0
 80051ca:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80051d2:	b2db      	uxtb	r3, r3
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d106      	bne.n	80051e6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80051e0:	6878      	ldr	r0, [r7, #4]
 80051e2:	f006 fdc9 	bl	800bd78 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2202      	movs	r2, #2
 80051ea:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80051fc:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005206:	d902      	bls.n	800520e <HAL_SPI_Init+0x5a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005208:	2300      	movs	r3, #0
 800520a:	60fb      	str	r3, [r7, #12]
 800520c:	e002      	b.n	8005214 <HAL_SPI_Init+0x60>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800520e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005212:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	68db      	ldr	r3, [r3, #12]
 8005218:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800521c:	d007      	beq.n	800522e <HAL_SPI_Init+0x7a>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	68db      	ldr	r3, [r3, #12]
 8005222:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005226:	d002      	beq.n	800522e <HAL_SPI_Init+0x7a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	2200      	movs	r2, #0
 800522c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Align the CRC Length on the data size */
  if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10b      	bne.n	800524e <HAL_SPI_Init+0x9a>
  {
    /* CRC Length aligned on the data size : value set by default */
    if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800523e:	d903      	bls.n	8005248 <HAL_SPI_Init+0x94>
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2202      	movs	r2, #2
 8005244:	631a      	str	r2, [r3, #48]	; 0x30
 8005246:	e002      	b.n	800524e <HAL_SPI_Init+0x9a>
    }
    else
    {
      hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	2201      	movs	r2, #1
 800524c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction |
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685a      	ldr	r2, [r3, #4]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	431a      	orrs	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	691b      	ldr	r3, [r3, #16]
 800525c:	431a      	orrs	r2, r3
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	431a      	orrs	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	699b      	ldr	r3, [r3, #24]
 8005268:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800526c:	431a      	orrs	r2, r3
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	69db      	ldr	r3, [r3, #28]
 8005272:	431a      	orrs	r2, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a1b      	ldr	r3, [r3, #32]
 8005278:	ea42 0103 	orr.w	r1, r2, r3
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	430a      	orrs	r2, r1
 8005286:	601a      	str	r2, [r3, #0]
    hspi->Instance->CR1 |= SPI_CR1_CRCL;
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode |
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	699b      	ldr	r3, [r3, #24]
 800528c:	0c1b      	lsrs	r3, r3, #16
 800528e:	f003 0204 	and.w	r2, r3, #4
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005296:	431a      	orrs	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800529c:	431a      	orrs	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	ea42 0103 	orr.w	r1, r2, r3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	68fa      	ldr	r2, [r7, #12]
 80052ac:	430a      	orrs	r2, r1
 80052ae:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2200      	movs	r2, #0
 80052b4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2201      	movs	r2, #1
 80052ba:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 80052be:	2300      	movs	r3, #0
}
 80052c0:	4618      	mov	r0, r3
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}

080052c8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b088      	sub	sp, #32
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	60f8      	str	r0, [r7, #12]
 80052d0:	60b9      	str	r1, [r7, #8]
 80052d2:	603b      	str	r3, [r7, #0]
 80052d4:	4613      	mov	r3, r2
 80052d6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80052d8:	2300      	movs	r3, #0
 80052da:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d101      	bne.n	80052ea <HAL_SPI_Transmit+0x22>
 80052e6:	2302      	movs	r3, #2
 80052e8:	e150      	b.n	800558c <HAL_SPI_Transmit+0x2c4>
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2201      	movs	r2, #1
 80052ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80052f2:	f7fb fe85 	bl	8001000 <HAL_GetTick>
 80052f6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80052f8:	88fb      	ldrh	r3, [r7, #6]
 80052fa:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005302:	b2db      	uxtb	r3, r3
 8005304:	2b01      	cmp	r3, #1
 8005306:	d002      	beq.n	800530e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005308:	2302      	movs	r3, #2
 800530a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800530c:	e135      	b.n	800557a <HAL_SPI_Transmit+0x2b2>
  }

  if ((pData == NULL) || (Size == 0U))
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <HAL_SPI_Transmit+0x52>
 8005314:	88fb      	ldrh	r3, [r7, #6]
 8005316:	2b00      	cmp	r3, #0
 8005318:	d102      	bne.n	8005320 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800531a:	2301      	movs	r3, #1
 800531c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800531e:	e12c      	b.n	800557a <HAL_SPI_Transmit+0x2b2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2203      	movs	r2, #3
 8005324:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	68ba      	ldr	r2, [r7, #8]
 8005332:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	88fa      	ldrh	r2, [r7, #6]
 8005338:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	88fa      	ldrh	r2, [r7, #6]
 800533e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	2200      	movs	r2, #0
 8005344:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	2200      	movs	r2, #0
 8005352:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	2200      	movs	r2, #0
 800535a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	2200      	movs	r2, #0
 8005360:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	689b      	ldr	r3, [r3, #8]
 8005366:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800536a:	d107      	bne.n	800537c <HAL_SPI_Transmit+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	681a      	ldr	r2, [r3, #0]
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800537a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005386:	2b40      	cmp	r3, #64	; 0x40
 8005388:	d007      	beq.n	800539a <HAL_SPI_Transmit+0xd2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005398:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80053a2:	d94b      	bls.n	800543c <HAL_SPI_Transmit+0x174>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d002      	beq.n	80053b2 <HAL_SPI_Transmit+0xea>
 80053ac:	8afb      	ldrh	r3, [r7, #22]
 80053ae:	2b01      	cmp	r3, #1
 80053b0:	d13e      	bne.n	8005430 <HAL_SPI_Transmit+0x168>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b6:	881a      	ldrh	r2, [r3, #0]
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c2:	1c9a      	adds	r2, r3, #2
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80053cc:	b29b      	uxth	r3, r3
 80053ce:	3b01      	subs	r3, #1
 80053d0:	b29a      	uxth	r2, r3
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80053d6:	e02b      	b.n	8005430 <HAL_SPI_Transmit+0x168>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b02      	cmp	r3, #2
 80053e4:	d112      	bne.n	800540c <HAL_SPI_Transmit+0x144>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ea:	881a      	ldrh	r2, [r3, #0]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f6:	1c9a      	adds	r2, r3, #2
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005400:	b29b      	uxth	r3, r3
 8005402:	3b01      	subs	r3, #1
 8005404:	b29a      	uxth	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	87da      	strh	r2, [r3, #62]	; 0x3e
 800540a:	e011      	b.n	8005430 <HAL_SPI_Transmit+0x168>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800540c:	f7fb fdf8 	bl	8001000 <HAL_GetTick>
 8005410:	4602      	mov	r2, r0
 8005412:	69bb      	ldr	r3, [r7, #24]
 8005414:	1ad3      	subs	r3, r2, r3
 8005416:	683a      	ldr	r2, [r7, #0]
 8005418:	429a      	cmp	r2, r3
 800541a:	d803      	bhi.n	8005424 <HAL_SPI_Transmit+0x15c>
 800541c:	683b      	ldr	r3, [r7, #0]
 800541e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005422:	d102      	bne.n	800542a <HAL_SPI_Transmit+0x162>
 8005424:	683b      	ldr	r3, [r7, #0]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d102      	bne.n	8005430 <HAL_SPI_Transmit+0x168>
        {
          errorcode = HAL_TIMEOUT;
 800542a:	2303      	movs	r3, #3
 800542c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800542e:	e0a4      	b.n	800557a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005434:	b29b      	uxth	r3, r3
 8005436:	2b00      	cmp	r3, #0
 8005438:	d1ce      	bne.n	80053d8 <HAL_SPI_Transmit+0x110>
 800543a:	e07c      	b.n	8005536 <HAL_SPI_Transmit+0x26e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d002      	beq.n	800544a <HAL_SPI_Transmit+0x182>
 8005444:	8afb      	ldrh	r3, [r7, #22]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d170      	bne.n	800552c <HAL_SPI_Transmit+0x264>
    {
      if (hspi->TxXferCount > 1U)
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800544e:	b29b      	uxth	r3, r3
 8005450:	2b01      	cmp	r3, #1
 8005452:	d912      	bls.n	800547a <HAL_SPI_Transmit+0x1b2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005458:	881a      	ldrh	r2, [r3, #0]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005464:	1c9a      	adds	r2, r3, #2
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800546e:	b29b      	uxth	r3, r3
 8005470:	3b02      	subs	r3, #2
 8005472:	b29a      	uxth	r2, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005478:	e058      	b.n	800552c <HAL_SPI_Transmit+0x264>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	330c      	adds	r3, #12
 8005484:	7812      	ldrb	r2, [r2, #0]
 8005486:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800548c:	1c5a      	adds	r2, r3, #1
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005496:	b29b      	uxth	r3, r3
 8005498:	3b01      	subs	r3, #1
 800549a:	b29a      	uxth	r2, r3
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80054a0:	e044      	b.n	800552c <HAL_SPI_Transmit+0x264>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	f003 0302 	and.w	r3, r3, #2
 80054ac:	2b02      	cmp	r3, #2
 80054ae:	d12b      	bne.n	8005508 <HAL_SPI_Transmit+0x240>
      {
        if (hspi->TxXferCount > 1U)
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054b4:	b29b      	uxth	r3, r3
 80054b6:	2b01      	cmp	r3, #1
 80054b8:	d912      	bls.n	80054e0 <HAL_SPI_Transmit+0x218>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054be:	881a      	ldrh	r2, [r3, #0]
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ca:	1c9a      	adds	r2, r3, #2
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054d4:	b29b      	uxth	r3, r3
 80054d6:	3b02      	subs	r3, #2
 80054d8:	b29a      	uxth	r2, r3
 80054da:	68fb      	ldr	r3, [r7, #12]
 80054dc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80054de:	e025      	b.n	800552c <HAL_SPI_Transmit+0x264>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	330c      	adds	r3, #12
 80054ea:	7812      	ldrb	r2, [r2, #0]
 80054ec:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f2:	1c5a      	adds	r2, r3, #1
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80054fc:	b29b      	uxth	r3, r3
 80054fe:	3b01      	subs	r3, #1
 8005500:	b29a      	uxth	r2, r3
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005506:	e011      	b.n	800552c <HAL_SPI_Transmit+0x264>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005508:	f7fb fd7a 	bl	8001000 <HAL_GetTick>
 800550c:	4602      	mov	r2, r0
 800550e:	69bb      	ldr	r3, [r7, #24]
 8005510:	1ad3      	subs	r3, r2, r3
 8005512:	683a      	ldr	r2, [r7, #0]
 8005514:	429a      	cmp	r2, r3
 8005516:	d803      	bhi.n	8005520 <HAL_SPI_Transmit+0x258>
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800551e:	d102      	bne.n	8005526 <HAL_SPI_Transmit+0x25e>
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d102      	bne.n	800552c <HAL_SPI_Transmit+0x264>
        {
          errorcode = HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	77fb      	strb	r3, [r7, #31]
          goto error;
 800552a:	e026      	b.n	800557a <HAL_SPI_Transmit+0x2b2>
    while (hspi->TxXferCount > 0U)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005530:	b29b      	uxth	r3, r3
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1b5      	bne.n	80054a2 <HAL_SPI_Transmit+0x1da>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005536:	69ba      	ldr	r2, [r7, #24]
 8005538:	6839      	ldr	r1, [r7, #0]
 800553a:	68f8      	ldr	r0, [r7, #12]
 800553c:	f000 fc94 	bl	8005e68 <SPI_EndRxTxTransaction>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d002      	beq.n	800554c <HAL_SPI_Transmit+0x284>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2220      	movs	r2, #32
 800554a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	2b00      	cmp	r3, #0
 8005552:	d10a      	bne.n	800556a <HAL_SPI_Transmit+0x2a2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005554:	2300      	movs	r3, #0
 8005556:	613b      	str	r3, [r7, #16]
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	68db      	ldr	r3, [r3, #12]
 800555e:	613b      	str	r3, [r7, #16]
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	613b      	str	r3, [r7, #16]
 8005568:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800556e:	2b00      	cmp	r3, #0
 8005570:	d002      	beq.n	8005578 <HAL_SPI_Transmit+0x2b0>
  {
    errorcode = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	77fb      	strb	r3, [r7, #31]
 8005576:	e000      	b.n	800557a <HAL_SPI_Transmit+0x2b2>
  }

error:
 8005578:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	2201      	movs	r2, #1
 800557e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800558a:	7ffb      	ldrb	r3, [r7, #31]
}
 800558c:	4618      	mov	r0, r3
 800558e:	3720      	adds	r7, #32
 8005590:	46bd      	mov	sp, r7
 8005592:	bd80      	pop	{r7, pc}

08005594 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b088      	sub	sp, #32
 8005598:	af02      	add	r7, sp, #8
 800559a:	60f8      	str	r0, [r7, #12]
 800559c:	60b9      	str	r1, [r7, #8]
 800559e:	603b      	str	r3, [r7, #0]
 80055a0:	4613      	mov	r3, r2
 80055a2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80055a4:	2300      	movs	r3, #0
 80055a6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80055b0:	d112      	bne.n	80055d8 <HAL_SPI_Receive+0x44>
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10e      	bne.n	80055d8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2204      	movs	r2, #4
 80055be:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80055c2:	88fa      	ldrh	r2, [r7, #6]
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	9300      	str	r3, [sp, #0]
 80055c8:	4613      	mov	r3, r2
 80055ca:	68ba      	ldr	r2, [r7, #8]
 80055cc:	68b9      	ldr	r1, [r7, #8]
 80055ce:	68f8      	ldr	r0, [r7, #12]
 80055d0:	f000 f908 	bl	80057e4 <HAL_SPI_TransmitReceive>
 80055d4:	4603      	mov	r3, r0
 80055d6:	e101      	b.n	80057dc <HAL_SPI_Receive+0x248>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80055de:	2b01      	cmp	r3, #1
 80055e0:	d101      	bne.n	80055e6 <HAL_SPI_Receive+0x52>
 80055e2:	2302      	movs	r3, #2
 80055e4:	e0fa      	b.n	80057dc <HAL_SPI_Receive+0x248>
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80055ee:	f7fb fd07 	bl	8001000 <HAL_GetTick>
 80055f2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	2b01      	cmp	r3, #1
 80055fe:	d002      	beq.n	8005606 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005600:	2302      	movs	r3, #2
 8005602:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005604:	e0e1      	b.n	80057ca <HAL_SPI_Receive+0x236>
  }

  if ((pData == NULL) || (Size == 0U))
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	2b00      	cmp	r3, #0
 800560a:	d002      	beq.n	8005612 <HAL_SPI_Receive+0x7e>
 800560c:	88fb      	ldrh	r3, [r7, #6]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d102      	bne.n	8005618 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005616:	e0d8      	b.n	80057ca <HAL_SPI_Receive+0x236>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2204      	movs	r2, #4
 800561c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2200      	movs	r2, #0
 8005624:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	68ba      	ldr	r2, [r7, #8]
 800562a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	88fa      	ldrh	r2, [r7, #6]
 8005630:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	88fa      	ldrh	r2, [r7, #6]
 8005638:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	2200      	movs	r2, #0
 8005640:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2200      	movs	r2, #0
 8005646:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2200      	movs	r2, #0
 8005652:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	68db      	ldr	r3, [r3, #12]
 800565e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005662:	d908      	bls.n	8005676 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	685a      	ldr	r2, [r3, #4]
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005672:	605a      	str	r2, [r3, #4]
 8005674:	e007      	b.n	8005686 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005684:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800568e:	d107      	bne.n	80056a0 <HAL_SPI_Receive+0x10c>
  {
    SPI_1LINE_RX(hspi);
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800569e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056aa:	2b40      	cmp	r3, #64	; 0x40
 80056ac:	d007      	beq.n	80056be <HAL_SPI_Receive+0x12a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	681a      	ldr	r2, [r3, #0]
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056bc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	68db      	ldr	r3, [r3, #12]
 80056c2:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80056c6:	d867      	bhi.n	8005798 <HAL_SPI_Receive+0x204>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80056c8:	e030      	b.n	800572c <HAL_SPI_Receive+0x198>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	689b      	ldr	r3, [r3, #8]
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b01      	cmp	r3, #1
 80056d6:	d117      	bne.n	8005708 <HAL_SPI_Receive+0x174>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f103 020c 	add.w	r2, r3, #12
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056e4:	7812      	ldrb	r2, [r2, #0]
 80056e6:	b2d2      	uxtb	r2, r2
 80056e8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ee:	1c5a      	adds	r2, r3, #1
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	3b01      	subs	r3, #1
 80056fe:	b29a      	uxth	r2, r3
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005706:	e011      	b.n	800572c <HAL_SPI_Receive+0x198>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005708:	f7fb fc7a 	bl	8001000 <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	693b      	ldr	r3, [r7, #16]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	683a      	ldr	r2, [r7, #0]
 8005714:	429a      	cmp	r2, r3
 8005716:	d803      	bhi.n	8005720 <HAL_SPI_Receive+0x18c>
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800571e:	d102      	bne.n	8005726 <HAL_SPI_Receive+0x192>
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	2b00      	cmp	r3, #0
 8005724:	d102      	bne.n	800572c <HAL_SPI_Receive+0x198>
        {
          errorcode = HAL_TIMEOUT;
 8005726:	2303      	movs	r3, #3
 8005728:	75fb      	strb	r3, [r7, #23]
          goto error;
 800572a:	e04e      	b.n	80057ca <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005732:	b29b      	uxth	r3, r3
 8005734:	2b00      	cmp	r3, #0
 8005736:	d1c8      	bne.n	80056ca <HAL_SPI_Receive+0x136>
 8005738:	e034      	b.n	80057a4 <HAL_SPI_Receive+0x210>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	2b01      	cmp	r3, #1
 8005746:	d115      	bne.n	8005774 <HAL_SPI_Receive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68da      	ldr	r2, [r3, #12]
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005752:	b292      	uxth	r2, r2
 8005754:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005756:	68fb      	ldr	r3, [r7, #12]
 8005758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800575a:	1c9a      	adds	r2, r3, #2
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005766:	b29b      	uxth	r3, r3
 8005768:	3b01      	subs	r3, #1
 800576a:	b29a      	uxth	r2, r3
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8005772:	e011      	b.n	8005798 <HAL_SPI_Receive+0x204>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005774:	f7fb fc44 	bl	8001000 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	683a      	ldr	r2, [r7, #0]
 8005780:	429a      	cmp	r2, r3
 8005782:	d803      	bhi.n	800578c <HAL_SPI_Receive+0x1f8>
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800578a:	d102      	bne.n	8005792 <HAL_SPI_Receive+0x1fe>
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d102      	bne.n	8005798 <HAL_SPI_Receive+0x204>
        {
          errorcode = HAL_TIMEOUT;
 8005792:	2303      	movs	r3, #3
 8005794:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005796:	e018      	b.n	80057ca <HAL_SPI_Receive+0x236>
    while (hspi->RxXferCount > 0U)
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800579e:	b29b      	uxth	r3, r3
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d1ca      	bne.n	800573a <HAL_SPI_Receive+0x1a6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	6839      	ldr	r1, [r7, #0]
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f000 fb05 	bl	8005db8 <SPI_EndRxTransaction>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d002      	beq.n	80057ba <HAL_SPI_Receive+0x226>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2220      	movs	r2, #32
 80057b8:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d002      	beq.n	80057c8 <HAL_SPI_Receive+0x234>
  {
    errorcode = HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	75fb      	strb	r3, [r7, #23]
 80057c6:	e000      	b.n	80057ca <HAL_SPI_Receive+0x236>
  }

error :
 80057c8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 80057da:	7dfb      	ldrb	r3, [r7, #23]
}
 80057dc:	4618      	mov	r0, r3
 80057de:	3718      	adds	r7, #24
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b08a      	sub	sp, #40	; 0x28
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	60f8      	str	r0, [r7, #12]
 80057ec:	60b9      	str	r1, [r7, #8]
 80057ee:	607a      	str	r2, [r7, #4]
 80057f0:	807b      	strh	r3, [r7, #2]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80057f2:	2301      	movs	r3, #1
 80057f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80057f6:	2300      	movs	r3, #0
 80057f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8005802:	2b01      	cmp	r3, #1
 8005804:	d101      	bne.n	800580a <HAL_SPI_TransmitReceive+0x26>
 8005806:	2302      	movs	r3, #2
 8005808:	e1fb      	b.n	8005c02 <HAL_SPI_TransmitReceive+0x41e>
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005812:	f7fb fbf5 	bl	8001000 <HAL_GetTick>
 8005816:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800581e:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	685b      	ldr	r3, [r3, #4]
 8005824:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8005826:	887b      	ldrh	r3, [r7, #2]
 8005828:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800582a:	887b      	ldrh	r3, [r7, #2]
 800582c:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800582e:	7efb      	ldrb	r3, [r7, #27]
 8005830:	2b01      	cmp	r3, #1
 8005832:	d00e      	beq.n	8005852 <HAL_SPI_TransmitReceive+0x6e>
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800583a:	d106      	bne.n	800584a <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	2b00      	cmp	r3, #0
 8005842:	d102      	bne.n	800584a <HAL_SPI_TransmitReceive+0x66>
 8005844:	7efb      	ldrb	r3, [r7, #27]
 8005846:	2b04      	cmp	r3, #4
 8005848:	d003      	beq.n	8005852 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800584a:	2302      	movs	r3, #2
 800584c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 8005850:	e1cd      	b.n	8005bee <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	2b00      	cmp	r3, #0
 8005856:	d005      	beq.n	8005864 <HAL_SPI_TransmitReceive+0x80>
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2b00      	cmp	r3, #0
 800585c:	d002      	beq.n	8005864 <HAL_SPI_TransmitReceive+0x80>
 800585e:	887b      	ldrh	r3, [r7, #2]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d103      	bne.n	800586c <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 8005864:	2301      	movs	r3, #1
 8005866:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800586a:	e1c0      	b.n	8005bee <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005872:	b2db      	uxtb	r3, r3
 8005874:	2b04      	cmp	r3, #4
 8005876:	d003      	beq.n	8005880 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	2205      	movs	r2, #5
 800587c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	2200      	movs	r2, #0
 8005884:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	887a      	ldrh	r2, [r7, #2]
 8005890:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	887a      	ldrh	r2, [r7, #2]
 8005898:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	68ba      	ldr	r2, [r7, #8]
 80058a0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	887a      	ldrh	r2, [r7, #2]
 80058a6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	887a      	ldrh	r2, [r7, #2]
 80058ac:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	2200      	movs	r2, #0
 80058b2:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80058c2:	d802      	bhi.n	80058ca <HAL_SPI_TransmitReceive+0xe6>
 80058c4:	8a3b      	ldrh	r3, [r7, #16]
 80058c6:	2b01      	cmp	r3, #1
 80058c8:	d908      	bls.n	80058dc <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	685a      	ldr	r2, [r3, #4]
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80058d8:	605a      	str	r2, [r3, #4]
 80058da:	e007      	b.n	80058ec <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	685a      	ldr	r2, [r3, #4]
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80058ea:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058f6:	2b40      	cmp	r3, #64	; 0x40
 80058f8:	d007      	beq.n	800590a <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	681a      	ldr	r2, [r3, #0]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005908:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	68db      	ldr	r3, [r3, #12]
 800590e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8005912:	d97c      	bls.n	8005a0e <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	685b      	ldr	r3, [r3, #4]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d002      	beq.n	8005922 <HAL_SPI_TransmitReceive+0x13e>
 800591c:	8a7b      	ldrh	r3, [r7, #18]
 800591e:	2b01      	cmp	r3, #1
 8005920:	d169      	bne.n	80059f6 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005926:	881a      	ldrh	r2, [r3, #0]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005932:	1c9a      	adds	r2, r3, #2
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800593c:	b29b      	uxth	r3, r3
 800593e:	3b01      	subs	r3, #1
 8005940:	b29a      	uxth	r2, r3
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005946:	e056      	b.n	80059f6 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f003 0302 	and.w	r3, r3, #2
 8005952:	2b02      	cmp	r3, #2
 8005954:	d11b      	bne.n	800598e <HAL_SPI_TransmitReceive+0x1aa>
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800595a:	b29b      	uxth	r3, r3
 800595c:	2b00      	cmp	r3, #0
 800595e:	d016      	beq.n	800598e <HAL_SPI_TransmitReceive+0x1aa>
 8005960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005962:	2b01      	cmp	r3, #1
 8005964:	d113      	bne.n	800598e <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800596a:	881a      	ldrh	r2, [r3, #0]
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005976:	1c9a      	adds	r2, r3, #2
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005980:	b29b      	uxth	r3, r3
 8005982:	3b01      	subs	r3, #1
 8005984:	b29a      	uxth	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800598a:	2300      	movs	r3, #0
 800598c:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	689b      	ldr	r3, [r3, #8]
 8005994:	f003 0301 	and.w	r3, r3, #1
 8005998:	2b01      	cmp	r3, #1
 800599a:	d11c      	bne.n	80059d6 <HAL_SPI_TransmitReceive+0x1f2>
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059a2:	b29b      	uxth	r3, r3
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d016      	beq.n	80059d6 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	68da      	ldr	r2, [r3, #12]
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059b2:	b292      	uxth	r2, r2
 80059b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059ba:	1c9a      	adds	r2, r3, #2
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	3b01      	subs	r3, #1
 80059ca:	b29a      	uxth	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80059d2:	2301      	movs	r3, #1
 80059d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80059d6:	f7fb fb13 	bl	8001000 <HAL_GetTick>
 80059da:	4602      	mov	r2, r0
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	1ad3      	subs	r3, r2, r3
 80059e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80059e2:	429a      	cmp	r2, r3
 80059e4:	d807      	bhi.n	80059f6 <HAL_SPI_TransmitReceive+0x212>
 80059e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80059e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ec:	d003      	beq.n	80059f6 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 80059ee:	2303      	movs	r3, #3
 80059f0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 80059f4:	e0fb      	b.n	8005bee <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1a3      	bne.n	8005948 <HAL_SPI_TransmitReceive+0x164>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005a06:	b29b      	uxth	r3, r3
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d19d      	bne.n	8005948 <HAL_SPI_TransmitReceive+0x164>
 8005a0c:	e0df      	b.n	8005bce <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	685b      	ldr	r3, [r3, #4]
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d003      	beq.n	8005a1e <HAL_SPI_TransmitReceive+0x23a>
 8005a16:	8a7b      	ldrh	r3, [r7, #18]
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	f040 80cb 	bne.w	8005bb4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a22:	b29b      	uxth	r3, r3
 8005a24:	2b01      	cmp	r3, #1
 8005a26:	d912      	bls.n	8005a4e <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a2c:	881a      	ldrh	r2, [r3, #0]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a38:	1c9a      	adds	r2, r3, #2
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	3b02      	subs	r3, #2
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005a4c:	e0b2      	b.n	8005bb4 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	330c      	adds	r3, #12
 8005a58:	7812      	ldrb	r2, [r2, #0]
 8005a5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a60:	1c5a      	adds	r2, r3, #1
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a6a:	b29b      	uxth	r3, r3
 8005a6c:	3b01      	subs	r3, #1
 8005a6e:	b29a      	uxth	r2, r3
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a74:	e09e      	b.n	8005bb4 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	689b      	ldr	r3, [r3, #8]
 8005a7c:	f003 0302 	and.w	r3, r3, #2
 8005a80:	2b02      	cmp	r3, #2
 8005a82:	d134      	bne.n	8005aee <HAL_SPI_TransmitReceive+0x30a>
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d02f      	beq.n	8005aee <HAL_SPI_TransmitReceive+0x30a>
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d12c      	bne.n	8005aee <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	2b01      	cmp	r3, #1
 8005a9c:	d912      	bls.n	8005ac4 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aa2:	881a      	ldrh	r2, [r3, #0]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005aae:	1c9a      	adds	r2, r3, #2
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	3b02      	subs	r3, #2
 8005abc:	b29a      	uxth	r2, r3
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005ac2:	e012      	b.n	8005aea <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	330c      	adds	r3, #12
 8005ace:	7812      	ldrb	r2, [r2, #0]
 8005ad0:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ad6:	1c5a      	adds	r2, r3, #1
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	b29a      	uxth	r2, r3
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005aea:	2300      	movs	r3, #0
 8005aec:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	f003 0301 	and.w	r3, r3, #1
 8005af8:	2b01      	cmp	r3, #1
 8005afa:	d148      	bne.n	8005b8e <HAL_SPI_TransmitReceive+0x3aa>
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d042      	beq.n	8005b8e <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	2b01      	cmp	r3, #1
 8005b12:	d923      	bls.n	8005b5c <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	68da      	ldr	r2, [r3, #12]
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b1e:	b292      	uxth	r2, r2
 8005b20:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b26:	1c9a      	adds	r2, r3, #2
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	3b02      	subs	r3, #2
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	2b01      	cmp	r3, #1
 8005b48:	d81f      	bhi.n	8005b8a <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	685a      	ldr	r2, [r3, #4]
 8005b50:	68fb      	ldr	r3, [r7, #12]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b58:	605a      	str	r2, [r3, #4]
 8005b5a:	e016      	b.n	8005b8a <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f103 020c 	add.w	r2, r3, #12
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b68:	7812      	ldrb	r2, [r2, #0]
 8005b6a:	b2d2      	uxtb	r2, r2
 8005b6c:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b72:	1c5a      	adds	r2, r3, #1
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	3b01      	subs	r3, #1
 8005b82:	b29a      	uxth	r2, r3
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005b8e:	f7fb fa37 	bl	8001000 <HAL_GetTick>
 8005b92:	4602      	mov	r2, r0
 8005b94:	69fb      	ldr	r3, [r7, #28]
 8005b96:	1ad3      	subs	r3, r2, r3
 8005b98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d803      	bhi.n	8005ba6 <HAL_SPI_TransmitReceive+0x3c2>
 8005b9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba4:	d102      	bne.n	8005bac <HAL_SPI_TransmitReceive+0x3c8>
 8005ba6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d103      	bne.n	8005bb4 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8005bb2:	e01c      	b.n	8005bee <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005bb8:	b29b      	uxth	r3, r3
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f47f af5b 	bne.w	8005a76 <HAL_SPI_TransmitReceive+0x292>
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8005bc6:	b29b      	uxth	r3, r3
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f47f af54 	bne.w	8005a76 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005bce:	69fa      	ldr	r2, [r7, #28]
 8005bd0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005bd2:	68f8      	ldr	r0, [r7, #12]
 8005bd4:	f000 f948 	bl	8005e68 <SPI_EndRxTxTransaction>
 8005bd8:	4603      	mov	r3, r0
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d006      	beq.n	8005bec <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005be4:	68fb      	ldr	r3, [r7, #12]
 8005be6:	2220      	movs	r2, #32
 8005be8:	661a      	str	r2, [r3, #96]	; 0x60
 8005bea:	e000      	b.n	8005bee <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 8005bec:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	2201      	movs	r2, #1
 8005bf2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005bfe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8005c02:	4618      	mov	r0, r3
 8005c04:	3728      	adds	r7, #40	; 0x28
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bd80      	pop	{r7, pc}

08005c0a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c0a:	b580      	push	{r7, lr}
 8005c0c:	b084      	sub	sp, #16
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	60f8      	str	r0, [r7, #12]
 8005c12:	60b9      	str	r1, [r7, #8]
 8005c14:	603b      	str	r3, [r7, #0]
 8005c16:	4613      	mov	r3, r2
 8005c18:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c1a:	e04c      	b.n	8005cb6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c22:	d048      	beq.n	8005cb6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005c24:	f7fb f9ec 	bl	8001000 <HAL_GetTick>
 8005c28:	4602      	mov	r2, r0
 8005c2a:	69bb      	ldr	r3, [r7, #24]
 8005c2c:	1ad3      	subs	r3, r2, r3
 8005c2e:	683a      	ldr	r2, [r7, #0]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d902      	bls.n	8005c3a <SPI_WaitFlagStateUntilTimeout+0x30>
 8005c34:	683b      	ldr	r3, [r7, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d13d      	bne.n	8005cb6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	685a      	ldr	r2, [r3, #4]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005c48:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005c52:	d111      	bne.n	8005c78 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	689b      	ldr	r3, [r3, #8]
 8005c58:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c5c:	d004      	beq.n	8005c68 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	689b      	ldr	r3, [r3, #8]
 8005c62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c66:	d107      	bne.n	8005c78 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	681a      	ldr	r2, [r3, #0]
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c76:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005c80:	d10f      	bne.n	8005ca2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	681a      	ldr	r2, [r3, #0]
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005c90:	601a      	str	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005ca0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	2201      	movs	r2, #1
 8005ca6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	2200      	movs	r2, #0
 8005cae:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e00f      	b.n	8005cd6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	689a      	ldr	r2, [r3, #8]
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	4013      	ands	r3, r2
 8005cc0:	68ba      	ldr	r2, [r7, #8]
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	bf0c      	ite	eq
 8005cc6:	2301      	moveq	r3, #1
 8005cc8:	2300      	movne	r3, #0
 8005cca:	b2db      	uxtb	r3, r3
 8005ccc:	461a      	mov	r2, r3
 8005cce:	79fb      	ldrb	r3, [r7, #7]
 8005cd0:	429a      	cmp	r2, r3
 8005cd2:	d1a3      	bne.n	8005c1c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3710      	adds	r7, #16
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}

08005cde <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005cde:	b580      	push	{r7, lr}
 8005ce0:	b084      	sub	sp, #16
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	60f8      	str	r0, [r7, #12]
 8005ce6:	60b9      	str	r1, [r7, #8]
 8005ce8:	607a      	str	r2, [r7, #4]
 8005cea:	603b      	str	r3, [r7, #0]
  while ((hspi->Instance->SR & Fifo) != State)
 8005cec:	e057      	b.n	8005d9e <SPI_WaitFifoStateUntilTimeout+0xc0>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005cee:	68bb      	ldr	r3, [r7, #8]
 8005cf0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005cf4:	d106      	bne.n	8005d04 <SPI_WaitFifoStateUntilTimeout+0x26>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d103      	bne.n	8005d04 <SPI_WaitFifoStateUntilTimeout+0x26>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	330c      	adds	r3, #12
 8005d02:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d0a:	d048      	beq.n	8005d9e <SPI_WaitFifoStateUntilTimeout+0xc0>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8005d0c:	f7fb f978 	bl	8001000 <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	683a      	ldr	r2, [r7, #0]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d902      	bls.n	8005d22 <SPI_WaitFifoStateUntilTimeout+0x44>
 8005d1c:	683b      	ldr	r3, [r7, #0]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d13d      	bne.n	8005d9e <SPI_WaitFifoStateUntilTimeout+0xc0>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	685a      	ldr	r2, [r3, #4]
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	685b      	ldr	r3, [r3, #4]
 8005d36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d3a:	d111      	bne.n	8005d60 <SPI_WaitFifoStateUntilTimeout+0x82>
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d44:	d004      	beq.n	8005d50 <SPI_WaitFifoStateUntilTimeout+0x72>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d4e:	d107      	bne.n	8005d60 <SPI_WaitFifoStateUntilTimeout+0x82>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d68:	d10f      	bne.n	8005d8a <SPI_WaitFifoStateUntilTimeout+0xac>
        {
          SPI_RESET_CRC(hspi);
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d78:	601a      	str	r2, [r3, #0]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	2200      	movs	r2, #0
 8005d96:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005d9a:	2303      	movs	r3, #3
 8005d9c:	e008      	b.n	8005db0 <SPI_WaitFifoStateUntilTimeout+0xd2>
  while ((hspi->Instance->SR & Fifo) != State)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	689a      	ldr	r2, [r3, #8]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	4013      	ands	r3, r2
 8005da8:	687a      	ldr	r2, [r7, #4]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	d19f      	bne.n	8005cee <SPI_WaitFifoStateUntilTimeout+0x10>
      }
    }
  }

  return HAL_OK;
 8005dae:	2300      	movs	r3, #0
}
 8005db0:	4618      	mov	r0, r3
 8005db2:	3710      	adds	r7, #16
 8005db4:	46bd      	mov	sp, r7
 8005db6:	bd80      	pop	{r7, pc}

08005db8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005db8:	b580      	push	{r7, lr}
 8005dba:	b086      	sub	sp, #24
 8005dbc:	af02      	add	r7, sp, #8
 8005dbe:	60f8      	str	r0, [r7, #12]
 8005dc0:	60b9      	str	r1, [r7, #8]
 8005dc2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005dcc:	d111      	bne.n	8005df2 <SPI_EndRxTransaction+0x3a>
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005dd6:	d004      	beq.n	8005de2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005de0:	d107      	bne.n	8005df2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	681a      	ldr	r2, [r3, #0]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005df0:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	9300      	str	r3, [sp, #0]
 8005df6:	68bb      	ldr	r3, [r7, #8]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	2180      	movs	r1, #128	; 0x80
 8005dfc:	68f8      	ldr	r0, [r7, #12]
 8005dfe:	f7ff ff04 	bl	8005c0a <SPI_WaitFlagStateUntilTimeout>
 8005e02:	4603      	mov	r3, r0
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d007      	beq.n	8005e18 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e0c:	f043 0220 	orr.w	r2, r3, #32
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e14:	2303      	movs	r3, #3
 8005e16:	e023      	b.n	8005e60 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	685b      	ldr	r3, [r3, #4]
 8005e1c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e20:	d11d      	bne.n	8005e5e <SPI_EndRxTransaction+0xa6>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	689b      	ldr	r3, [r3, #8]
 8005e26:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e2a:	d004      	beq.n	8005e36 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	689b      	ldr	r3, [r3, #8]
 8005e30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e34:	d113      	bne.n	8005e5e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	9300      	str	r3, [sp, #0]
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005e42:	68f8      	ldr	r0, [r7, #12]
 8005e44:	f7ff ff4b 	bl	8005cde <SPI_WaitFifoStateUntilTimeout>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d007      	beq.n	8005e5e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e52:	f043 0220 	orr.w	r2, r3, #32
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 8005e5a:	2303      	movs	r3, #3
 8005e5c:	e000      	b.n	8005e60 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
}
 8005e60:	4618      	mov	r0, r3
 8005e62:	3710      	adds	r7, #16
 8005e64:	46bd      	mov	sp, r7
 8005e66:	bd80      	pop	{r7, pc}

08005e68 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af02      	add	r7, sp, #8
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	9300      	str	r3, [sp, #0]
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005e80:	68f8      	ldr	r0, [r7, #12]
 8005e82:	f7ff ff2c 	bl	8005cde <SPI_WaitFifoStateUntilTimeout>
 8005e86:	4603      	mov	r3, r0
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d007      	beq.n	8005e9c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005e90:	f043 0220 	orr.w	r2, r3, #32
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005e98:	2303      	movs	r3, #3
 8005e9a:	e027      	b.n	8005eec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	9300      	str	r3, [sp, #0]
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	2180      	movs	r1, #128	; 0x80
 8005ea6:	68f8      	ldr	r0, [r7, #12]
 8005ea8:	f7ff feaf 	bl	8005c0a <SPI_WaitFlagStateUntilTimeout>
 8005eac:	4603      	mov	r3, r0
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d007      	beq.n	8005ec2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005eb6:	f043 0220 	orr.w	r2, r3, #32
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005ebe:	2303      	movs	r3, #3
 8005ec0:	e014      	b.n	8005eec <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005ece:	68f8      	ldr	r0, [r7, #12]
 8005ed0:	f7ff ff05 	bl	8005cde <SPI_WaitFifoStateUntilTimeout>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	2b00      	cmp	r3, #0
 8005ed8:	d007      	beq.n	8005eea <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005ede:	f043 0220 	orr.w	r2, r3, #32
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e000      	b.n	8005eec <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005eea:	2300      	movs	r3, #0
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	3710      	adds	r7, #16
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	bd80      	pop	{r7, pc}

08005ef4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b082      	sub	sp, #8
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e01d      	b.n	8005f42 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f0c:	b2db      	uxtb	r3, r3
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d106      	bne.n	8005f20 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	2200      	movs	r2, #0
 8005f16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f1a:	6878      	ldr	r0, [r7, #4]
 8005f1c:	f005 ff70 	bl	800be00 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2202      	movs	r2, #2
 8005f24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681a      	ldr	r2, [r3, #0]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	3304      	adds	r3, #4
 8005f30:	4619      	mov	r1, r3
 8005f32:	4610      	mov	r0, r2
 8005f34:	f000 f97c 	bl	8006230 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	2201      	movs	r2, #1
 8005f3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3708      	adds	r7, #8
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
	...

08005f4c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005f4c:	b480      	push	{r7}
 8005f4e:	b085      	sub	sp, #20
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68da      	ldr	r2, [r3, #12]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f042 0201 	orr.w	r2, r2, #1
 8005f62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	689a      	ldr	r2, [r3, #8]
 8005f6a:	4b0c      	ldr	r3, [pc, #48]	; (8005f9c <HAL_TIM_Base_Start_IT+0x50>)
 8005f6c:	4013      	ands	r3, r2
 8005f6e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	2b06      	cmp	r3, #6
 8005f74:	d00b      	beq.n	8005f8e <HAL_TIM_Base_Start_IT+0x42>
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f7c:	d007      	beq.n	8005f8e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f042 0201 	orr.w	r2, r2, #1
 8005f8c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3714      	adds	r7, #20
 8005f94:	46bd      	mov	sp, r7
 8005f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9a:	4770      	bx	lr
 8005f9c:	00010007 	.word	0x00010007

08005fa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b082      	sub	sp, #8
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	691b      	ldr	r3, [r3, #16]
 8005fae:	f003 0302 	and.w	r3, r3, #2
 8005fb2:	2b02      	cmp	r3, #2
 8005fb4:	d122      	bne.n	8005ffc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68db      	ldr	r3, [r3, #12]
 8005fbc:	f003 0302 	and.w	r3, r3, #2
 8005fc0:	2b02      	cmp	r3, #2
 8005fc2:	d11b      	bne.n	8005ffc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f06f 0202 	mvn.w	r2, #2
 8005fcc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2201      	movs	r2, #1
 8005fd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	699b      	ldr	r3, [r3, #24]
 8005fda:	f003 0303 	and.w	r3, r3, #3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d003      	beq.n	8005fea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 f905 	bl	80061f2 <HAL_TIM_IC_CaptureCallback>
 8005fe8:	e005      	b.n	8005ff6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 f8f7 	bl	80061de <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ff0:	6878      	ldr	r0, [r7, #4]
 8005ff2:	f000 f908 	bl	8006206 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	2200      	movs	r2, #0
 8005ffa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	691b      	ldr	r3, [r3, #16]
 8006002:	f003 0304 	and.w	r3, r3, #4
 8006006:	2b04      	cmp	r3, #4
 8006008:	d122      	bne.n	8006050 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68db      	ldr	r3, [r3, #12]
 8006010:	f003 0304 	and.w	r3, r3, #4
 8006014:	2b04      	cmp	r3, #4
 8006016:	d11b      	bne.n	8006050 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	f06f 0204 	mvn.w	r2, #4
 8006020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2202      	movs	r2, #2
 8006026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	699b      	ldr	r3, [r3, #24]
 800602e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006032:	2b00      	cmp	r3, #0
 8006034:	d003      	beq.n	800603e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 f8db 	bl	80061f2 <HAL_TIM_IC_CaptureCallback>
 800603c:	e005      	b.n	800604a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800603e:	6878      	ldr	r0, [r7, #4]
 8006040:	f000 f8cd 	bl	80061de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006044:	6878      	ldr	r0, [r7, #4]
 8006046:	f000 f8de 	bl	8006206 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	2200      	movs	r2, #0
 800604e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	691b      	ldr	r3, [r3, #16]
 8006056:	f003 0308 	and.w	r3, r3, #8
 800605a:	2b08      	cmp	r3, #8
 800605c:	d122      	bne.n	80060a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	f003 0308 	and.w	r3, r3, #8
 8006068:	2b08      	cmp	r3, #8
 800606a:	d11b      	bne.n	80060a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	f06f 0208 	mvn.w	r2, #8
 8006074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	2204      	movs	r2, #4
 800607a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	69db      	ldr	r3, [r3, #28]
 8006082:	f003 0303 	and.w	r3, r3, #3
 8006086:	2b00      	cmp	r3, #0
 8006088:	d003      	beq.n	8006092 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 f8b1 	bl	80061f2 <HAL_TIM_IC_CaptureCallback>
 8006090:	e005      	b.n	800609e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f000 f8a3 	bl	80061de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	f000 f8b4 	bl	8006206 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	2200      	movs	r2, #0
 80060a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	f003 0310 	and.w	r3, r3, #16
 80060ae:	2b10      	cmp	r3, #16
 80060b0:	d122      	bne.n	80060f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	68db      	ldr	r3, [r3, #12]
 80060b8:	f003 0310 	and.w	r3, r3, #16
 80060bc:	2b10      	cmp	r3, #16
 80060be:	d11b      	bne.n	80060f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f06f 0210 	mvn.w	r2, #16
 80060c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	2208      	movs	r2, #8
 80060ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	69db      	ldr	r3, [r3, #28]
 80060d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d003      	beq.n	80060e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f000 f887 	bl	80061f2 <HAL_TIM_IC_CaptureCallback>
 80060e4:	e005      	b.n	80060f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060e6:	6878      	ldr	r0, [r7, #4]
 80060e8:	f000 f879 	bl	80061de <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060ec:	6878      	ldr	r0, [r7, #4]
 80060ee:	f000 f88a 	bl	8006206 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	2200      	movs	r2, #0
 80060f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	691b      	ldr	r3, [r3, #16]
 80060fe:	f003 0301 	and.w	r3, r3, #1
 8006102:	2b01      	cmp	r3, #1
 8006104:	d10e      	bne.n	8006124 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	68db      	ldr	r3, [r3, #12]
 800610c:	f003 0301 	and.w	r3, r3, #1
 8006110:	2b01      	cmp	r3, #1
 8006112:	d107      	bne.n	8006124 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f06f 0201 	mvn.w	r2, #1
 800611c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f004 fa36 	bl	800a590 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	691b      	ldr	r3, [r3, #16]
 800612a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800612e:	2b80      	cmp	r3, #128	; 0x80
 8006130:	d10e      	bne.n	8006150 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800613c:	2b80      	cmp	r3, #128	; 0x80
 800613e:	d107      	bne.n	8006150 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800614a:	6878      	ldr	r0, [r7, #4]
 800614c:	f000 f914 	bl	8006378 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800615a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800615e:	d10e      	bne.n	800617e <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	68db      	ldr	r3, [r3, #12]
 8006166:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800616a:	2b80      	cmp	r3, #128	; 0x80
 800616c:	d107      	bne.n	800617e <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006176:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006178:	6878      	ldr	r0, [r7, #4]
 800617a:	f000 f907 	bl	800638c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	691b      	ldr	r3, [r3, #16]
 8006184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006188:	2b40      	cmp	r3, #64	; 0x40
 800618a:	d10e      	bne.n	80061aa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	68db      	ldr	r3, [r3, #12]
 8006192:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006196:	2b40      	cmp	r3, #64	; 0x40
 8006198:	d107      	bne.n	80061aa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80061a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061a4:	6878      	ldr	r0, [r7, #4]
 80061a6:	f000 f838 	bl	800621a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	691b      	ldr	r3, [r3, #16]
 80061b0:	f003 0320 	and.w	r3, r3, #32
 80061b4:	2b20      	cmp	r3, #32
 80061b6:	d10e      	bne.n	80061d6 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	68db      	ldr	r3, [r3, #12]
 80061be:	f003 0320 	and.w	r3, r3, #32
 80061c2:	2b20      	cmp	r3, #32
 80061c4:	d107      	bne.n	80061d6 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	f06f 0220 	mvn.w	r2, #32
 80061ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061d0:	6878      	ldr	r0, [r7, #4]
 80061d2:	f000 f8c7 	bl	8006364 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80061d6:	bf00      	nop
 80061d8:	3708      	adds	r7, #8
 80061da:	46bd      	mov	sp, r7
 80061dc:	bd80      	pop	{r7, pc}

080061de <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80061de:	b480      	push	{r7}
 80061e0:	b083      	sub	sp, #12
 80061e2:	af00      	add	r7, sp, #0
 80061e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr

080061f2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061f2:	b480      	push	{r7}
 80061f4:	b083      	sub	sp, #12
 80061f6:	af00      	add	r7, sp, #0
 80061f8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061fa:	bf00      	nop
 80061fc:	370c      	adds	r7, #12
 80061fe:	46bd      	mov	sp, r7
 8006200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006204:	4770      	bx	lr

08006206 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006206:	b480      	push	{r7}
 8006208:	b083      	sub	sp, #12
 800620a:	af00      	add	r7, sp, #0
 800620c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800620e:	bf00      	nop
 8006210:	370c      	adds	r7, #12
 8006212:	46bd      	mov	sp, r7
 8006214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006218:	4770      	bx	lr

0800621a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800621a:	b480      	push	{r7}
 800621c:	b083      	sub	sp, #12
 800621e:	af00      	add	r7, sp, #0
 8006220:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006222:	bf00      	nop
 8006224:	370c      	adds	r7, #12
 8006226:	46bd      	mov	sp, r7
 8006228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622c:	4770      	bx	lr
	...

08006230 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006230:	b480      	push	{r7}
 8006232:	b085      	sub	sp, #20
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
 8006238:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a40      	ldr	r2, [pc, #256]	; (8006344 <TIM_Base_SetConfig+0x114>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d013      	beq.n	8006270 <TIM_Base_SetConfig+0x40>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800624e:	d00f      	beq.n	8006270 <TIM_Base_SetConfig+0x40>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a3d      	ldr	r2, [pc, #244]	; (8006348 <TIM_Base_SetConfig+0x118>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d00b      	beq.n	8006270 <TIM_Base_SetConfig+0x40>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a3c      	ldr	r2, [pc, #240]	; (800634c <TIM_Base_SetConfig+0x11c>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d007      	beq.n	8006270 <TIM_Base_SetConfig+0x40>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a3b      	ldr	r2, [pc, #236]	; (8006350 <TIM_Base_SetConfig+0x120>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d003      	beq.n	8006270 <TIM_Base_SetConfig+0x40>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	4a3a      	ldr	r2, [pc, #232]	; (8006354 <TIM_Base_SetConfig+0x124>)
 800626c:	4293      	cmp	r3, r2
 800626e:	d108      	bne.n	8006282 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006276:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	685b      	ldr	r3, [r3, #4]
 800627c:	68fa      	ldr	r2, [r7, #12]
 800627e:	4313      	orrs	r3, r2
 8006280:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a2f      	ldr	r2, [pc, #188]	; (8006344 <TIM_Base_SetConfig+0x114>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d01f      	beq.n	80062ca <TIM_Base_SetConfig+0x9a>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006290:	d01b      	beq.n	80062ca <TIM_Base_SetConfig+0x9a>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a2c      	ldr	r2, [pc, #176]	; (8006348 <TIM_Base_SetConfig+0x118>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d017      	beq.n	80062ca <TIM_Base_SetConfig+0x9a>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a2b      	ldr	r2, [pc, #172]	; (800634c <TIM_Base_SetConfig+0x11c>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d013      	beq.n	80062ca <TIM_Base_SetConfig+0x9a>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a2a      	ldr	r2, [pc, #168]	; (8006350 <TIM_Base_SetConfig+0x120>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d00f      	beq.n	80062ca <TIM_Base_SetConfig+0x9a>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a29      	ldr	r2, [pc, #164]	; (8006354 <TIM_Base_SetConfig+0x124>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d00b      	beq.n	80062ca <TIM_Base_SetConfig+0x9a>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a28      	ldr	r2, [pc, #160]	; (8006358 <TIM_Base_SetConfig+0x128>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d007      	beq.n	80062ca <TIM_Base_SetConfig+0x9a>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a27      	ldr	r2, [pc, #156]	; (800635c <TIM_Base_SetConfig+0x12c>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d003      	beq.n	80062ca <TIM_Base_SetConfig+0x9a>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a26      	ldr	r2, [pc, #152]	; (8006360 <TIM_Base_SetConfig+0x130>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d108      	bne.n	80062dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	68db      	ldr	r3, [r3, #12]
 80062d6:	68fa      	ldr	r2, [r7, #12]
 80062d8:	4313      	orrs	r3, r2
 80062da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062dc:	68fb      	ldr	r3, [r7, #12]
 80062de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	695b      	ldr	r3, [r3, #20]
 80062e6:	4313      	orrs	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	689a      	ldr	r2, [r3, #8]
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	4a10      	ldr	r2, [pc, #64]	; (8006344 <TIM_Base_SetConfig+0x114>)
 8006304:	4293      	cmp	r3, r2
 8006306:	d00f      	beq.n	8006328 <TIM_Base_SetConfig+0xf8>
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	4a12      	ldr	r2, [pc, #72]	; (8006354 <TIM_Base_SetConfig+0x124>)
 800630c:	4293      	cmp	r3, r2
 800630e:	d00b      	beq.n	8006328 <TIM_Base_SetConfig+0xf8>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	4a11      	ldr	r2, [pc, #68]	; (8006358 <TIM_Base_SetConfig+0x128>)
 8006314:	4293      	cmp	r3, r2
 8006316:	d007      	beq.n	8006328 <TIM_Base_SetConfig+0xf8>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	4a10      	ldr	r2, [pc, #64]	; (800635c <TIM_Base_SetConfig+0x12c>)
 800631c:	4293      	cmp	r3, r2
 800631e:	d003      	beq.n	8006328 <TIM_Base_SetConfig+0xf8>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	4a0f      	ldr	r2, [pc, #60]	; (8006360 <TIM_Base_SetConfig+0x130>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d103      	bne.n	8006330 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	691a      	ldr	r2, [r3, #16]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2201      	movs	r2, #1
 8006334:	615a      	str	r2, [r3, #20]
}
 8006336:	bf00      	nop
 8006338:	3714      	adds	r7, #20
 800633a:	46bd      	mov	sp, r7
 800633c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006340:	4770      	bx	lr
 8006342:	bf00      	nop
 8006344:	40012c00 	.word	0x40012c00
 8006348:	40000400 	.word	0x40000400
 800634c:	40000800 	.word	0x40000800
 8006350:	40000c00 	.word	0x40000c00
 8006354:	40013400 	.word	0x40013400
 8006358:	40014000 	.word	0x40014000
 800635c:	40014400 	.word	0x40014400
 8006360:	40014800 	.word	0x40014800

08006364 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006380:	bf00      	nop
 8006382:	370c      	adds	r7, #12
 8006384:	46bd      	mov	sp, r7
 8006386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800638a:	4770      	bx	lr

0800638c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800638c:	b480      	push	{r7}
 800638e:	b083      	sub	sp, #12
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006394:	bf00      	nop
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639e:	4770      	bx	lr

080063a0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063a0:	b580      	push	{r7, lr}
 80063a2:	b082      	sub	sp, #8
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d101      	bne.n	80063b2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063ae:	2301      	movs	r3, #1
 80063b0:	e040      	b.n	8006434 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d106      	bne.n	80063c8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2200      	movs	r2, #0
 80063be:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f005 fd42 	bl	800be4c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2224      	movs	r2, #36	; 0x24
 80063cc:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	681a      	ldr	r2, [r3, #0]
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f022 0201 	bic.w	r2, r2, #1
 80063dc:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 fc6c 	bl	8006cbc <UART_SetConfig>
 80063e4:	4603      	mov	r3, r0
 80063e6:	2b01      	cmp	r3, #1
 80063e8:	d101      	bne.n	80063ee <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80063ea:	2301      	movs	r3, #1
 80063ec:	e022      	b.n	8006434 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d002      	beq.n	80063fc <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f000 ffa8 	bl	800734c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	685a      	ldr	r2, [r3, #4]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800640a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	689a      	ldr	r2, [r3, #8]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800641a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f042 0201 	orr.w	r2, r2, #1
 800642a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800642c:	6878      	ldr	r0, [r7, #4]
 800642e:	f001 f82f 	bl	8007490 <UART_CheckIdleState>
 8006432:	4603      	mov	r3, r0
}
 8006434:	4618      	mov	r0, r3
 8006436:	3708      	adds	r7, #8
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}

0800643c <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b08a      	sub	sp, #40	; 0x28
 8006440:	af02      	add	r7, sp, #8
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	603b      	str	r3, [r7, #0]
 8006448:	4613      	mov	r3, r2
 800644a:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006450:	2b20      	cmp	r3, #32
 8006452:	f040 8081 	bne.w	8006558 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d002      	beq.n	8006462 <HAL_UART_Transmit+0x26>
 800645c:	88fb      	ldrh	r3, [r7, #6]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d101      	bne.n	8006466 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	e079      	b.n	800655a <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800646c:	2b01      	cmp	r3, #1
 800646e:	d101      	bne.n	8006474 <HAL_UART_Transmit+0x38>
 8006470:	2302      	movs	r3, #2
 8006472:	e072      	b.n	800655a <HAL_UART_Transmit+0x11e>
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2201      	movs	r2, #1
 8006478:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	2200      	movs	r2, #0
 8006480:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	2221      	movs	r2, #33	; 0x21
 8006486:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8006488:	f7fa fdba 	bl	8001000 <HAL_GetTick>
 800648c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	88fa      	ldrh	r2, [r7, #6]
 8006492:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	88fa      	ldrh	r2, [r7, #6]
 800649a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	689b      	ldr	r3, [r3, #8]
 80064a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80064a6:	d108      	bne.n	80064ba <HAL_UART_Transmit+0x7e>
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	691b      	ldr	r3, [r3, #16]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d104      	bne.n	80064ba <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80064b0:	2300      	movs	r3, #0
 80064b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80064b4:	68bb      	ldr	r3, [r7, #8]
 80064b6:	61bb      	str	r3, [r7, #24]
 80064b8:	e003      	b.n	80064c2 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80064ba:	68bb      	ldr	r3, [r7, #8]
 80064bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80064be:	2300      	movs	r3, #0
 80064c0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80064c2:	e02d      	b.n	8006520 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	9300      	str	r3, [sp, #0]
 80064c8:	697b      	ldr	r3, [r7, #20]
 80064ca:	2200      	movs	r2, #0
 80064cc:	2180      	movs	r1, #128	; 0x80
 80064ce:	68f8      	ldr	r0, [r7, #12]
 80064d0:	f001 f823 	bl	800751a <UART_WaitOnFlagUntilTimeout>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d001      	beq.n	80064de <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80064da:	2303      	movs	r3, #3
 80064dc:	e03d      	b.n	800655a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d10b      	bne.n	80064fc <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80064e4:	69bb      	ldr	r3, [r7, #24]
 80064e6:	881a      	ldrh	r2, [r3, #0]
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80064f0:	b292      	uxth	r2, r2
 80064f2:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80064f4:	69bb      	ldr	r3, [r7, #24]
 80064f6:	3302      	adds	r3, #2
 80064f8:	61bb      	str	r3, [r7, #24]
 80064fa:	e008      	b.n	800650e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064fc:	69fb      	ldr	r3, [r7, #28]
 80064fe:	781a      	ldrb	r2, [r3, #0]
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	b292      	uxth	r2, r2
 8006506:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006508:	69fb      	ldr	r3, [r7, #28]
 800650a:	3301      	adds	r3, #1
 800650c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006514:	b29b      	uxth	r3, r3
 8006516:	3b01      	subs	r3, #1
 8006518:	b29a      	uxth	r2, r3
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006526:	b29b      	uxth	r3, r3
 8006528:	2b00      	cmp	r3, #0
 800652a:	d1cb      	bne.n	80064c4 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800652c:	683b      	ldr	r3, [r7, #0]
 800652e:	9300      	str	r3, [sp, #0]
 8006530:	697b      	ldr	r3, [r7, #20]
 8006532:	2200      	movs	r2, #0
 8006534:	2140      	movs	r1, #64	; 0x40
 8006536:	68f8      	ldr	r0, [r7, #12]
 8006538:	f000 ffef 	bl	800751a <UART_WaitOnFlagUntilTimeout>
 800653c:	4603      	mov	r3, r0
 800653e:	2b00      	cmp	r3, #0
 8006540:	d001      	beq.n	8006546 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e009      	b.n	800655a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2220      	movs	r2, #32
 800654a:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8006554:	2300      	movs	r3, #0
 8006556:	e000      	b.n	800655a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8006558:	2302      	movs	r3, #2
  }
}
 800655a:	4618      	mov	r0, r3
 800655c:	3720      	adds	r7, #32
 800655e:	46bd      	mov	sp, r7
 8006560:	bd80      	pop	{r7, pc}

08006562 <HAL_UART_Receive>:
  * @param Size    Amount of data to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006562:	b580      	push	{r7, lr}
 8006564:	b08a      	sub	sp, #40	; 0x28
 8006566:	af02      	add	r7, sp, #8
 8006568:	60f8      	str	r0, [r7, #12]
 800656a:	60b9      	str	r1, [r7, #8]
 800656c:	603b      	str	r3, [r7, #0]
 800656e:	4613      	mov	r3, r2
 8006570:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006576:	2b20      	cmp	r3, #32
 8006578:	f040 80bb 	bne.w	80066f2 <HAL_UART_Receive+0x190>
  {
    if ((pData == NULL) || (Size == 0U))
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d002      	beq.n	8006588 <HAL_UART_Receive+0x26>
 8006582:	88fb      	ldrh	r3, [r7, #6]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d101      	bne.n	800658c <HAL_UART_Receive+0x2a>
    {
      return  HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e0b3      	b.n	80066f4 <HAL_UART_Receive+0x192>
    }

    __HAL_LOCK(huart);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8006592:	2b01      	cmp	r3, #1
 8006594:	d101      	bne.n	800659a <HAL_UART_Receive+0x38>
 8006596:	2302      	movs	r3, #2
 8006598:	e0ac      	b.n	80066f4 <HAL_UART_Receive+0x192>
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	2201      	movs	r2, #1
 800659e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	2200      	movs	r2, #0
 80065a6:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	2222      	movs	r2, #34	; 0x22
 80065ac:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 80065ae:	f7fa fd27 	bl	8001000 <HAL_GetTick>
 80065b2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	88fa      	ldrh	r2, [r7, #6]
 80065b8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	88fa      	ldrh	r2, [r7, #6]
 80065c0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	689b      	ldr	r3, [r3, #8]
 80065c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80065cc:	d10e      	bne.n	80065ec <HAL_UART_Receive+0x8a>
 80065ce:	68fb      	ldr	r3, [r7, #12]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d105      	bne.n	80065e2 <HAL_UART_Receive+0x80>
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	f240 12ff 	movw	r2, #511	; 0x1ff
 80065dc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065e0:	e02d      	b.n	800663e <HAL_UART_Receive+0xdc>
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	22ff      	movs	r2, #255	; 0xff
 80065e6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80065ea:	e028      	b.n	800663e <HAL_UART_Receive+0xdc>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d10d      	bne.n	8006610 <HAL_UART_Receive+0xae>
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	691b      	ldr	r3, [r3, #16]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d104      	bne.n	8006606 <HAL_UART_Receive+0xa4>
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	22ff      	movs	r2, #255	; 0xff
 8006600:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006604:	e01b      	b.n	800663e <HAL_UART_Receive+0xdc>
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	227f      	movs	r2, #127	; 0x7f
 800660a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800660e:	e016      	b.n	800663e <HAL_UART_Receive+0xdc>
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	689b      	ldr	r3, [r3, #8]
 8006614:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006618:	d10d      	bne.n	8006636 <HAL_UART_Receive+0xd4>
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	691b      	ldr	r3, [r3, #16]
 800661e:	2b00      	cmp	r3, #0
 8006620:	d104      	bne.n	800662c <HAL_UART_Receive+0xca>
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	227f      	movs	r2, #127	; 0x7f
 8006626:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800662a:	e008      	b.n	800663e <HAL_UART_Receive+0xdc>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	223f      	movs	r2, #63	; 0x3f
 8006630:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006634:	e003      	b.n	800663e <HAL_UART_Receive+0xdc>
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2200      	movs	r2, #0
 800663a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    uhMask = huart->Mask;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8006644:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	689b      	ldr	r3, [r3, #8]
 800664a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800664e:	d108      	bne.n	8006662 <HAL_UART_Receive+0x100>
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	691b      	ldr	r3, [r3, #16]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d104      	bne.n	8006662 <HAL_UART_Receive+0x100>
    {
      pdata8bits  = NULL;
 8006658:	2300      	movs	r3, #0
 800665a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	61bb      	str	r3, [r7, #24]
 8006660:	e003      	b.n	800666a <HAL_UART_Receive+0x108>
    }
    else
    {
      pdata8bits  = pData;
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006666:	2300      	movs	r3, #0
 8006668:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800666a:	e033      	b.n	80066d4 <HAL_UART_Receive+0x172>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	9300      	str	r3, [sp, #0]
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	2200      	movs	r2, #0
 8006674:	2120      	movs	r1, #32
 8006676:	68f8      	ldr	r0, [r7, #12]
 8006678:	f000 ff4f 	bl	800751a <UART_WaitOnFlagUntilTimeout>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d001      	beq.n	8006686 <HAL_UART_Receive+0x124>
      {
        return HAL_TIMEOUT;
 8006682:	2303      	movs	r3, #3
 8006684:	e036      	b.n	80066f4 <HAL_UART_Receive+0x192>
      }
      if (pdata8bits == NULL)
 8006686:	69fb      	ldr	r3, [r7, #28]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d10c      	bne.n	80066a6 <HAL_UART_Receive+0x144>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8006692:	b29a      	uxth	r2, r3
 8006694:	8a7b      	ldrh	r3, [r7, #18]
 8006696:	4013      	ands	r3, r2
 8006698:	b29a      	uxth	r2, r3
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800669e:	69bb      	ldr	r3, [r7, #24]
 80066a0:	3302      	adds	r3, #2
 80066a2:	61bb      	str	r3, [r7, #24]
 80066a4:	e00d      	b.n	80066c2 <HAL_UART_Receive+0x160>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80066ac:	b29b      	uxth	r3, r3
 80066ae:	b2da      	uxtb	r2, r3
 80066b0:	8a7b      	ldrh	r3, [r7, #18]
 80066b2:	b2db      	uxtb	r3, r3
 80066b4:	4013      	ands	r3, r2
 80066b6:	b2da      	uxtb	r2, r3
 80066b8:	69fb      	ldr	r3, [r7, #28]
 80066ba:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80066bc:	69fb      	ldr	r3, [r7, #28]
 80066be:	3301      	adds	r3, #1
 80066c0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066c8:	b29b      	uxth	r3, r3
 80066ca:	3b01      	subs	r3, #1
 80066cc:	b29a      	uxth	r2, r3
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    while (huart->RxXferCount > 0U)
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80066da:	b29b      	uxth	r3, r3
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d1c5      	bne.n	800666c <HAL_UART_Receive+0x10a>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	2220      	movs	r2, #32
 80066e4:	679a      	str	r2, [r3, #120]	; 0x78

    __HAL_UNLOCK(huart);
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	2200      	movs	r2, #0
 80066ea:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 80066ee:	2300      	movs	r3, #0
 80066f0:	e000      	b.n	80066f4 <HAL_UART_Receive+0x192>
  }
  else
  {
    return HAL_BUSY;
 80066f2:	2302      	movs	r3, #2
  }
}
 80066f4:	4618      	mov	r0, r3
 80066f6:	3720      	adds	r7, #32
 80066f8:	46bd      	mov	sp, r7
 80066fa:	bd80      	pop	{r7, pc}

080066fc <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
 8006702:	60f8      	str	r0, [r7, #12]
 8006704:	60b9      	str	r1, [r7, #8]
 8006706:	4613      	mov	r3, r2
 8006708:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800670e:	2b20      	cmp	r3, #32
 8006710:	f040 808a 	bne.w	8006828 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d002      	beq.n	8006720 <HAL_UART_Receive_IT+0x24>
 800671a:	88fb      	ldrh	r3, [r7, #6]
 800671c:	2b00      	cmp	r3, #0
 800671e:	d101      	bne.n	8006724 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006720:	2301      	movs	r3, #1
 8006722:	e082      	b.n	800682a <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8006724:	68fb      	ldr	r3, [r7, #12]
 8006726:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800672a:	2b01      	cmp	r3, #1
 800672c:	d101      	bne.n	8006732 <HAL_UART_Receive_IT+0x36>
 800672e:	2302      	movs	r3, #2
 8006730:	e07b      	b.n	800682a <HAL_UART_Receive_IT+0x12e>
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	2201      	movs	r2, #1
 8006736:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	68ba      	ldr	r2, [r7, #8]
 800673e:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	88fa      	ldrh	r2, [r7, #6]
 8006744:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	88fa      	ldrh	r2, [r7, #6]
 800674c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	2200      	movs	r2, #0
 8006754:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800675e:	d10e      	bne.n	800677e <HAL_UART_Receive_IT+0x82>
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	691b      	ldr	r3, [r3, #16]
 8006764:	2b00      	cmp	r3, #0
 8006766:	d105      	bne.n	8006774 <HAL_UART_Receive_IT+0x78>
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800676e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006772:	e02d      	b.n	80067d0 <HAL_UART_Receive_IT+0xd4>
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	22ff      	movs	r2, #255	; 0xff
 8006778:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800677c:	e028      	b.n	80067d0 <HAL_UART_Receive_IT+0xd4>
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	689b      	ldr	r3, [r3, #8]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d10d      	bne.n	80067a2 <HAL_UART_Receive_IT+0xa6>
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	691b      	ldr	r3, [r3, #16]
 800678a:	2b00      	cmp	r3, #0
 800678c:	d104      	bne.n	8006798 <HAL_UART_Receive_IT+0x9c>
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	22ff      	movs	r2, #255	; 0xff
 8006792:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8006796:	e01b      	b.n	80067d0 <HAL_UART_Receive_IT+0xd4>
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	227f      	movs	r2, #127	; 0x7f
 800679c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067a0:	e016      	b.n	80067d0 <HAL_UART_Receive_IT+0xd4>
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	689b      	ldr	r3, [r3, #8]
 80067a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80067aa:	d10d      	bne.n	80067c8 <HAL_UART_Receive_IT+0xcc>
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	691b      	ldr	r3, [r3, #16]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d104      	bne.n	80067be <HAL_UART_Receive_IT+0xc2>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	227f      	movs	r2, #127	; 0x7f
 80067b8:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067bc:	e008      	b.n	80067d0 <HAL_UART_Receive_IT+0xd4>
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	223f      	movs	r2, #63	; 0x3f
 80067c2:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80067c6:	e003      	b.n	80067d0 <HAL_UART_Receive_IT+0xd4>
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	2200      	movs	r2, #0
 80067cc:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	2200      	movs	r2, #0
 80067d4:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	2222      	movs	r2, #34	; 0x22
 80067da:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	689a      	ldr	r2, [r3, #8]
 80067e2:	68fb      	ldr	r3, [r7, #12]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f042 0201 	orr.w	r2, r2, #1
 80067ea:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	689b      	ldr	r3, [r3, #8]
 80067f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067f4:	d107      	bne.n	8006806 <HAL_UART_Receive_IT+0x10a>
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	691b      	ldr	r3, [r3, #16]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d103      	bne.n	8006806 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	4a0d      	ldr	r2, [pc, #52]	; (8006838 <HAL_UART_Receive_IT+0x13c>)
 8006802:	661a      	str	r2, [r3, #96]	; 0x60
 8006804:	e002      	b.n	800680c <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	4a0c      	ldr	r2, [pc, #48]	; (800683c <HAL_UART_Receive_IT+0x140>)
 800680a:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	2200      	movs	r2, #0
 8006810:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	681a      	ldr	r2, [r3, #0]
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8006822:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8006824:	2300      	movs	r3, #0
 8006826:	e000      	b.n	800682a <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8006828:	2302      	movs	r3, #2
  }
}
 800682a:	4618      	mov	r0, r3
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	08007819 	.word	0x08007819
 800683c:	0800776f 	.word	0x0800776f

08006840 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b084      	sub	sp, #16
 8006844:	af00      	add	r7, sp, #0
 8006846:	60f8      	str	r0, [r7, #12]
 8006848:	60b9      	str	r1, [r7, #8]
 800684a:	4613      	mov	r3, r2
 800684c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006852:	2b20      	cmp	r3, #32
 8006854:	d16c      	bne.n	8006930 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d002      	beq.n	8006862 <HAL_UART_Receive_DMA+0x22>
 800685c:	88fb      	ldrh	r3, [r7, #6]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d101      	bne.n	8006866 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8006862:	2301      	movs	r3, #1
 8006864:	e065      	b.n	8006932 <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800686c:	2b01      	cmp	r3, #1
 800686e:	d101      	bne.n	8006874 <HAL_UART_Receive_DMA+0x34>
 8006870:	2302      	movs	r3, #2
 8006872:	e05e      	b.n	8006932 <HAL_UART_Receive_DMA+0xf2>
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	68ba      	ldr	r2, [r7, #8]
 8006880:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	88fa      	ldrh	r2, [r7, #6]
 8006886:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	2200      	movs	r2, #0
 800688e:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2222      	movs	r2, #34	; 0x22
 8006894:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800689a:	2b00      	cmp	r3, #0
 800689c:	d02a      	beq.n	80068f4 <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068a2:	4a26      	ldr	r2, [pc, #152]	; (800693c <HAL_UART_Receive_DMA+0xfc>)
 80068a4:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068aa:	4a25      	ldr	r2, [pc, #148]	; (8006940 <HAL_UART_Receive_DMA+0x100>)
 80068ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068b2:	4a24      	ldr	r2, [pc, #144]	; (8006944 <HAL_UART_Receive_DMA+0x104>)
 80068b4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80068ba:	2200      	movs	r2, #0
 80068bc:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80068be:	68fb      	ldr	r3, [r7, #12]
 80068c0:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	3324      	adds	r3, #36	; 0x24
 80068c8:	4619      	mov	r1, r3
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068ce:	461a      	mov	r2, r3
 80068d0:	88fb      	ldrh	r3, [r7, #6]
 80068d2:	f7fb fedf 	bl	8002694 <HAL_DMA_Start_IT>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d00b      	beq.n	80068f4 <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	2210      	movs	r2, #16
 80068e0:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80068e2:	68fb      	ldr	r3, [r7, #12]
 80068e4:	2200      	movs	r2, #0
 80068e6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	2220      	movs	r2, #32
 80068ee:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 80068f0:	2301      	movs	r3, #1
 80068f2:	e01e      	b.n	8006932 <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2200      	movs	r2, #0
 80068f8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800690a:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	689a      	ldr	r2, [r3, #8]
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f042 0201 	orr.w	r2, r2, #1
 800691a:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	689a      	ldr	r2, [r3, #8]
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800692a:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800692c:	2300      	movs	r3, #0
 800692e:	e000      	b.n	8006932 <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 8006930:	2302      	movs	r3, #2
  }
}
 8006932:	4618      	mov	r0, r3
 8006934:	3710      	adds	r7, #16
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
 800693a:	bf00      	nop
 800693c:	08007615 	.word	0x08007615
 8006940:	0800767d 	.word	0x0800767d
 8006944:	08007699 	.word	0x08007699

08006948 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006954:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800695a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006966:	2b80      	cmp	r3, #128	; 0x80
 8006968:	d126      	bne.n	80069b8 <HAL_UART_DMAStop+0x70>
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2b21      	cmp	r3, #33	; 0x21
 800696e:	d123      	bne.n	80069b8 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	689a      	ldr	r2, [r3, #8]
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800697e:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006984:	2b00      	cmp	r3, #0
 8006986:	d014      	beq.n	80069b2 <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800698c:	4618      	mov	r0, r3
 800698e:	f7fb fee1 	bl	8002754 <HAL_DMA_Abort>
 8006992:	4603      	mov	r3, r0
 8006994:	2b00      	cmp	r3, #0
 8006996:	d00c      	beq.n	80069b2 <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800699c:	4618      	mov	r0, r3
 800699e:	f7fc f807 	bl	80029b0 <HAL_DMA_GetError>
 80069a2:	4603      	mov	r3, r0
 80069a4:	2b20      	cmp	r3, #32
 80069a6:	d104      	bne.n	80069b2 <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2210      	movs	r2, #16
 80069ac:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 80069ae:	2303      	movs	r3, #3
 80069b0:	e031      	b.n	8006a16 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 80069b2:	6878      	ldr	r0, [r7, #4]
 80069b4:	f000 fdf9 	bl	80075aa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	689b      	ldr	r3, [r3, #8]
 80069be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069c2:	2b40      	cmp	r3, #64	; 0x40
 80069c4:	d126      	bne.n	8006a14 <HAL_UART_DMAStop+0xcc>
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	2b22      	cmp	r3, #34	; 0x22
 80069ca:	d123      	bne.n	8006a14 <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	689a      	ldr	r2, [r3, #8]
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80069da:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d014      	beq.n	8006a0e <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069e8:	4618      	mov	r0, r3
 80069ea:	f7fb feb3 	bl	8002754 <HAL_DMA_Abort>
 80069ee:	4603      	mov	r3, r0
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d00c      	beq.n	8006a0e <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80069f8:	4618      	mov	r0, r3
 80069fa:	f7fb ffd9 	bl	80029b0 <HAL_DMA_GetError>
 80069fe:	4603      	mov	r3, r0
 8006a00:	2b20      	cmp	r3, #32
 8006a02:	d104      	bne.n	8006a0e <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2210      	movs	r2, #16
 8006a08:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8006a0a:	2303      	movs	r3, #3
 8006a0c:	e003      	b.n	8006a16 <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8006a0e:	6878      	ldr	r0, [r7, #4]
 8006a10:	f000 fde0 	bl	80075d4 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8006a14:	2300      	movs	r3, #0
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
	...

08006a20 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b088      	sub	sp, #32
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	69db      	ldr	r3, [r3, #28]
 8006a2e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8006a40:	69fb      	ldr	r3, [r7, #28]
 8006a42:	f003 030f 	and.w	r3, r3, #15
 8006a46:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d113      	bne.n	8006a76 <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8006a4e:	69fb      	ldr	r3, [r7, #28]
 8006a50:	f003 0320 	and.w	r3, r3, #32
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d00e      	beq.n	8006a76 <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006a58:	69bb      	ldr	r3, [r7, #24]
 8006a5a:	f003 0320 	and.w	r3, r3, #32
 8006a5e:	2b00      	cmp	r3, #0
 8006a60:	d009      	beq.n	8006a76 <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f000 80ff 	beq.w	8006c6a <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a70:	6878      	ldr	r0, [r7, #4]
 8006a72:	4798      	blx	r3
      }
      return;
 8006a74:	e0f9      	b.n	8006c6a <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	f000 80c1 	beq.w	8006c00 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	f003 0301 	and.w	r3, r3, #1
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d105      	bne.n	8006a94 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8006a88:	69bb      	ldr	r3, [r7, #24]
 8006a8a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	f000 80b6 	beq.w	8006c00 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006a94:	69fb      	ldr	r3, [r7, #28]
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d00e      	beq.n	8006abc <HAL_UART_IRQHandler+0x9c>
 8006a9e:	69bb      	ldr	r3, [r7, #24]
 8006aa0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d009      	beq.n	8006abc <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	2201      	movs	r2, #1
 8006aae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006ab4:	f043 0201 	orr.w	r2, r3, #1
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006abc:	69fb      	ldr	r3, [r7, #28]
 8006abe:	f003 0302 	and.w	r3, r3, #2
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d00e      	beq.n	8006ae4 <HAL_UART_IRQHandler+0xc4>
 8006ac6:	697b      	ldr	r3, [r7, #20]
 8006ac8:	f003 0301 	and.w	r3, r3, #1
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d009      	beq.n	8006ae4 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	2202      	movs	r2, #2
 8006ad6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006adc:	f043 0204 	orr.w	r2, r3, #4
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006ae4:	69fb      	ldr	r3, [r7, #28]
 8006ae6:	f003 0304 	and.w	r3, r3, #4
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d00e      	beq.n	8006b0c <HAL_UART_IRQHandler+0xec>
 8006aee:	697b      	ldr	r3, [r7, #20]
 8006af0:	f003 0301 	and.w	r3, r3, #1
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d009      	beq.n	8006b0c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	2204      	movs	r2, #4
 8006afe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b04:	f043 0202 	orr.w	r2, r3, #2
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006b0c:	69fb      	ldr	r3, [r7, #28]
 8006b0e:	f003 0308 	and.w	r3, r3, #8
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d013      	beq.n	8006b3e <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006b16:	69bb      	ldr	r3, [r7, #24]
 8006b18:	f003 0320 	and.w	r3, r3, #32
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d104      	bne.n	8006b2a <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8006b20:	697b      	ldr	r3, [r7, #20]
 8006b22:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d009      	beq.n	8006b3e <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	2208      	movs	r2, #8
 8006b30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b36:	f043 0208 	orr.w	r2, r3, #8
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f000 8093 	beq.w	8006c6e <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006b48:	69fb      	ldr	r3, [r7, #28]
 8006b4a:	f003 0320 	and.w	r3, r3, #32
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d00c      	beq.n	8006b6c <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8006b52:	69bb      	ldr	r3, [r7, #24]
 8006b54:	f003 0320 	and.w	r3, r3, #32
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d007      	beq.n	8006b6c <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d003      	beq.n	8006b6c <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006b68:	6878      	ldr	r0, [r7, #4]
 8006b6a:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b70:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	689b      	ldr	r3, [r3, #8]
 8006b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b7c:	2b40      	cmp	r3, #64	; 0x40
 8006b7e:	d004      	beq.n	8006b8a <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d031      	beq.n	8006bee <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f000 fd22 	bl	80075d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	689b      	ldr	r3, [r3, #8]
 8006b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b9a:	2b40      	cmp	r3, #64	; 0x40
 8006b9c:	d123      	bne.n	8006be6 <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	689a      	ldr	r2, [r3, #8]
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006bac:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d013      	beq.n	8006bde <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bba:	4a30      	ldr	r2, [pc, #192]	; (8006c7c <HAL_UART_IRQHandler+0x25c>)
 8006bbc:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	f7fb fe04 	bl	80027d0 <HAL_DMA_Abort_IT>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d016      	beq.n	8006bfc <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd4:	687a      	ldr	r2, [r7, #4]
 8006bd6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006bd8:	4610      	mov	r0, r2
 8006bda:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bdc:	e00e      	b.n	8006bfc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f000 f862 	bl	8006ca8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006be4:	e00a      	b.n	8006bfc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006be6:	6878      	ldr	r0, [r7, #4]
 8006be8:	f000 f85e 	bl	8006ca8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bec:	e006      	b.n	8006bfc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006bee:	6878      	ldr	r0, [r7, #4]
 8006bf0:	f000 f85a 	bl	8006ca8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8006bfa:	e038      	b.n	8006c6e <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006bfc:	bf00      	nop
    return;
 8006bfe:	e036      	b.n	8006c6e <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006c00:	69fb      	ldr	r3, [r7, #28]
 8006c02:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d00d      	beq.n	8006c26 <HAL_UART_IRQHandler+0x206>
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d008      	beq.n	8006c26 <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006c1c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006c1e:	6878      	ldr	r0, [r7, #4]
 8006c20:	f000 fe4f 	bl	80078c2 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006c24:	e026      	b.n	8006c74 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006c26:	69fb      	ldr	r3, [r7, #28]
 8006c28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d00d      	beq.n	8006c4c <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006c30:	69bb      	ldr	r3, [r7, #24]
 8006c32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d008      	beq.n	8006c4c <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d017      	beq.n	8006c72 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006c46:	6878      	ldr	r0, [r7, #4]
 8006c48:	4798      	blx	r3
    }
    return;
 8006c4a:	e012      	b.n	8006c72 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006c4c:	69fb      	ldr	r3, [r7, #28]
 8006c4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d00e      	beq.n	8006c74 <HAL_UART_IRQHandler+0x254>
 8006c56:	69bb      	ldr	r3, [r7, #24]
 8006c58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d009      	beq.n	8006c74 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8006c60:	6878      	ldr	r0, [r7, #4]
 8006c62:	f000 fd6b 	bl	800773c <UART_EndTransmit_IT>
    return;
 8006c66:	bf00      	nop
 8006c68:	e004      	b.n	8006c74 <HAL_UART_IRQHandler+0x254>
      return;
 8006c6a:	bf00      	nop
 8006c6c:	e002      	b.n	8006c74 <HAL_UART_IRQHandler+0x254>
    return;
 8006c6e:	bf00      	nop
 8006c70:	e000      	b.n	8006c74 <HAL_UART_IRQHandler+0x254>
    return;
 8006c72:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8006c74:	3720      	adds	r7, #32
 8006c76:	46bd      	mov	sp, r7
 8006c78:	bd80      	pop	{r7, pc}
 8006c7a:	bf00      	nop
 8006c7c:	08007711 	.word	0x08007711

08006c80 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006c80:	b480      	push	{r7}
 8006c82:	b083      	sub	sp, #12
 8006c84:	af00      	add	r7, sp, #0
 8006c86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr

08006c94 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006c9c:	bf00      	nop
 8006c9e:	370c      	adds	r7, #12
 8006ca0:	46bd      	mov	sp, r7
 8006ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ca6:	4770      	bx	lr

08006ca8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b083      	sub	sp, #12
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006cb0:	bf00      	nop
 8006cb2:	370c      	adds	r7, #12
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cba:	4770      	bx	lr

08006cbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006cbc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8006cc0:	b088      	sub	sp, #32
 8006cc2:	af00      	add	r7, sp, #0
 8006cc4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8006cce:	2300      	movs	r3, #0
 8006cd0:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	689a      	ldr	r2, [r3, #8]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	431a      	orrs	r2, r3
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	431a      	orrs	r2, r3
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	69db      	ldr	r3, [r3, #28]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	681a      	ldr	r2, [r3, #0]
 8006cf0:	4bac      	ldr	r3, [pc, #688]	; (8006fa4 <UART_SetConfig+0x2e8>)
 8006cf2:	4013      	ands	r3, r2
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	6812      	ldr	r2, [r2, #0]
 8006cf8:	69f9      	ldr	r1, [r7, #28]
 8006cfa:	430b      	orrs	r3, r1
 8006cfc:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	685b      	ldr	r3, [r3, #4]
 8006d04:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	68da      	ldr	r2, [r3, #12]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	430a      	orrs	r2, r1
 8006d12:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	699b      	ldr	r3, [r3, #24]
 8006d18:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4aa2      	ldr	r2, [pc, #648]	; (8006fa8 <UART_SetConfig+0x2ec>)
 8006d20:	4293      	cmp	r3, r2
 8006d22:	d004      	beq.n	8006d2e <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6a1b      	ldr	r3, [r3, #32]
 8006d28:	69fa      	ldr	r2, [r7, #28]
 8006d2a:	4313      	orrs	r3, r2
 8006d2c:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	689b      	ldr	r3, [r3, #8]
 8006d34:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	69fa      	ldr	r2, [r7, #28]
 8006d3e:	430a      	orrs	r2, r1
 8006d40:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	4a99      	ldr	r2, [pc, #612]	; (8006fac <UART_SetConfig+0x2f0>)
 8006d48:	4293      	cmp	r3, r2
 8006d4a:	d121      	bne.n	8006d90 <UART_SetConfig+0xd4>
 8006d4c:	4b98      	ldr	r3, [pc, #608]	; (8006fb0 <UART_SetConfig+0x2f4>)
 8006d4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d52:	f003 0303 	and.w	r3, r3, #3
 8006d56:	2b03      	cmp	r3, #3
 8006d58:	d816      	bhi.n	8006d88 <UART_SetConfig+0xcc>
 8006d5a:	a201      	add	r2, pc, #4	; (adr r2, 8006d60 <UART_SetConfig+0xa4>)
 8006d5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d60:	08006d71 	.word	0x08006d71
 8006d64:	08006d7d 	.word	0x08006d7d
 8006d68:	08006d77 	.word	0x08006d77
 8006d6c:	08006d83 	.word	0x08006d83
 8006d70:	2301      	movs	r3, #1
 8006d72:	76fb      	strb	r3, [r7, #27]
 8006d74:	e0e8      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006d76:	2302      	movs	r3, #2
 8006d78:	76fb      	strb	r3, [r7, #27]
 8006d7a:	e0e5      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006d7c:	2304      	movs	r3, #4
 8006d7e:	76fb      	strb	r3, [r7, #27]
 8006d80:	e0e2      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006d82:	2308      	movs	r3, #8
 8006d84:	76fb      	strb	r3, [r7, #27]
 8006d86:	e0df      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006d88:	2310      	movs	r3, #16
 8006d8a:	76fb      	strb	r3, [r7, #27]
 8006d8c:	bf00      	nop
 8006d8e:	e0db      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4a87      	ldr	r2, [pc, #540]	; (8006fb4 <UART_SetConfig+0x2f8>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d134      	bne.n	8006e04 <UART_SetConfig+0x148>
 8006d9a:	4b85      	ldr	r3, [pc, #532]	; (8006fb0 <UART_SetConfig+0x2f4>)
 8006d9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006da0:	f003 030c 	and.w	r3, r3, #12
 8006da4:	2b0c      	cmp	r3, #12
 8006da6:	d829      	bhi.n	8006dfc <UART_SetConfig+0x140>
 8006da8:	a201      	add	r2, pc, #4	; (adr r2, 8006db0 <UART_SetConfig+0xf4>)
 8006daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dae:	bf00      	nop
 8006db0:	08006de5 	.word	0x08006de5
 8006db4:	08006dfd 	.word	0x08006dfd
 8006db8:	08006dfd 	.word	0x08006dfd
 8006dbc:	08006dfd 	.word	0x08006dfd
 8006dc0:	08006df1 	.word	0x08006df1
 8006dc4:	08006dfd 	.word	0x08006dfd
 8006dc8:	08006dfd 	.word	0x08006dfd
 8006dcc:	08006dfd 	.word	0x08006dfd
 8006dd0:	08006deb 	.word	0x08006deb
 8006dd4:	08006dfd 	.word	0x08006dfd
 8006dd8:	08006dfd 	.word	0x08006dfd
 8006ddc:	08006dfd 	.word	0x08006dfd
 8006de0:	08006df7 	.word	0x08006df7
 8006de4:	2300      	movs	r3, #0
 8006de6:	76fb      	strb	r3, [r7, #27]
 8006de8:	e0ae      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006dea:	2302      	movs	r3, #2
 8006dec:	76fb      	strb	r3, [r7, #27]
 8006dee:	e0ab      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006df0:	2304      	movs	r3, #4
 8006df2:	76fb      	strb	r3, [r7, #27]
 8006df4:	e0a8      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006df6:	2308      	movs	r3, #8
 8006df8:	76fb      	strb	r3, [r7, #27]
 8006dfa:	e0a5      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006dfc:	2310      	movs	r3, #16
 8006dfe:	76fb      	strb	r3, [r7, #27]
 8006e00:	bf00      	nop
 8006e02:	e0a1      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4a6b      	ldr	r2, [pc, #428]	; (8006fb8 <UART_SetConfig+0x2fc>)
 8006e0a:	4293      	cmp	r3, r2
 8006e0c:	d120      	bne.n	8006e50 <UART_SetConfig+0x194>
 8006e0e:	4b68      	ldr	r3, [pc, #416]	; (8006fb0 <UART_SetConfig+0x2f4>)
 8006e10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e14:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006e18:	2b10      	cmp	r3, #16
 8006e1a:	d00f      	beq.n	8006e3c <UART_SetConfig+0x180>
 8006e1c:	2b10      	cmp	r3, #16
 8006e1e:	d802      	bhi.n	8006e26 <UART_SetConfig+0x16a>
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	d005      	beq.n	8006e30 <UART_SetConfig+0x174>
 8006e24:	e010      	b.n	8006e48 <UART_SetConfig+0x18c>
 8006e26:	2b20      	cmp	r3, #32
 8006e28:	d005      	beq.n	8006e36 <UART_SetConfig+0x17a>
 8006e2a:	2b30      	cmp	r3, #48	; 0x30
 8006e2c:	d009      	beq.n	8006e42 <UART_SetConfig+0x186>
 8006e2e:	e00b      	b.n	8006e48 <UART_SetConfig+0x18c>
 8006e30:	2300      	movs	r3, #0
 8006e32:	76fb      	strb	r3, [r7, #27]
 8006e34:	e088      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e36:	2302      	movs	r3, #2
 8006e38:	76fb      	strb	r3, [r7, #27]
 8006e3a:	e085      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e3c:	2304      	movs	r3, #4
 8006e3e:	76fb      	strb	r3, [r7, #27]
 8006e40:	e082      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e42:	2308      	movs	r3, #8
 8006e44:	76fb      	strb	r3, [r7, #27]
 8006e46:	e07f      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e48:	2310      	movs	r3, #16
 8006e4a:	76fb      	strb	r3, [r7, #27]
 8006e4c:	bf00      	nop
 8006e4e:	e07b      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a59      	ldr	r2, [pc, #356]	; (8006fbc <UART_SetConfig+0x300>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d120      	bne.n	8006e9c <UART_SetConfig+0x1e0>
 8006e5a:	4b55      	ldr	r3, [pc, #340]	; (8006fb0 <UART_SetConfig+0x2f4>)
 8006e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e60:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006e64:	2b40      	cmp	r3, #64	; 0x40
 8006e66:	d00f      	beq.n	8006e88 <UART_SetConfig+0x1cc>
 8006e68:	2b40      	cmp	r3, #64	; 0x40
 8006e6a:	d802      	bhi.n	8006e72 <UART_SetConfig+0x1b6>
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d005      	beq.n	8006e7c <UART_SetConfig+0x1c0>
 8006e70:	e010      	b.n	8006e94 <UART_SetConfig+0x1d8>
 8006e72:	2b80      	cmp	r3, #128	; 0x80
 8006e74:	d005      	beq.n	8006e82 <UART_SetConfig+0x1c6>
 8006e76:	2bc0      	cmp	r3, #192	; 0xc0
 8006e78:	d009      	beq.n	8006e8e <UART_SetConfig+0x1d2>
 8006e7a:	e00b      	b.n	8006e94 <UART_SetConfig+0x1d8>
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	76fb      	strb	r3, [r7, #27]
 8006e80:	e062      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e82:	2302      	movs	r3, #2
 8006e84:	76fb      	strb	r3, [r7, #27]
 8006e86:	e05f      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e88:	2304      	movs	r3, #4
 8006e8a:	76fb      	strb	r3, [r7, #27]
 8006e8c:	e05c      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e8e:	2308      	movs	r3, #8
 8006e90:	76fb      	strb	r3, [r7, #27]
 8006e92:	e059      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e94:	2310      	movs	r3, #16
 8006e96:	76fb      	strb	r3, [r7, #27]
 8006e98:	bf00      	nop
 8006e9a:	e055      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	4a47      	ldr	r2, [pc, #284]	; (8006fc0 <UART_SetConfig+0x304>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d124      	bne.n	8006ef0 <UART_SetConfig+0x234>
 8006ea6:	4b42      	ldr	r3, [pc, #264]	; (8006fb0 <UART_SetConfig+0x2f4>)
 8006ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006eb0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006eb4:	d012      	beq.n	8006edc <UART_SetConfig+0x220>
 8006eb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006eba:	d802      	bhi.n	8006ec2 <UART_SetConfig+0x206>
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d007      	beq.n	8006ed0 <UART_SetConfig+0x214>
 8006ec0:	e012      	b.n	8006ee8 <UART_SetConfig+0x22c>
 8006ec2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ec6:	d006      	beq.n	8006ed6 <UART_SetConfig+0x21a>
 8006ec8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006ecc:	d009      	beq.n	8006ee2 <UART_SetConfig+0x226>
 8006ece:	e00b      	b.n	8006ee8 <UART_SetConfig+0x22c>
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	76fb      	strb	r3, [r7, #27]
 8006ed4:	e038      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006ed6:	2302      	movs	r3, #2
 8006ed8:	76fb      	strb	r3, [r7, #27]
 8006eda:	e035      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006edc:	2304      	movs	r3, #4
 8006ede:	76fb      	strb	r3, [r7, #27]
 8006ee0:	e032      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006ee2:	2308      	movs	r3, #8
 8006ee4:	76fb      	strb	r3, [r7, #27]
 8006ee6:	e02f      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006ee8:	2310      	movs	r3, #16
 8006eea:	76fb      	strb	r3, [r7, #27]
 8006eec:	bf00      	nop
 8006eee:	e02b      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	4a2c      	ldr	r2, [pc, #176]	; (8006fa8 <UART_SetConfig+0x2ec>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d124      	bne.n	8006f44 <UART_SetConfig+0x288>
 8006efa:	4b2d      	ldr	r3, [pc, #180]	; (8006fb0 <UART_SetConfig+0x2f4>)
 8006efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f00:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006f04:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f08:	d012      	beq.n	8006f30 <UART_SetConfig+0x274>
 8006f0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006f0e:	d802      	bhi.n	8006f16 <UART_SetConfig+0x25a>
 8006f10:	2b00      	cmp	r3, #0
 8006f12:	d007      	beq.n	8006f24 <UART_SetConfig+0x268>
 8006f14:	e012      	b.n	8006f3c <UART_SetConfig+0x280>
 8006f16:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f1a:	d006      	beq.n	8006f2a <UART_SetConfig+0x26e>
 8006f1c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006f20:	d009      	beq.n	8006f36 <UART_SetConfig+0x27a>
 8006f22:	e00b      	b.n	8006f3c <UART_SetConfig+0x280>
 8006f24:	2300      	movs	r3, #0
 8006f26:	76fb      	strb	r3, [r7, #27]
 8006f28:	e00e      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006f2a:	2302      	movs	r3, #2
 8006f2c:	76fb      	strb	r3, [r7, #27]
 8006f2e:	e00b      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006f30:	2304      	movs	r3, #4
 8006f32:	76fb      	strb	r3, [r7, #27]
 8006f34:	e008      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006f36:	2308      	movs	r3, #8
 8006f38:	76fb      	strb	r3, [r7, #27]
 8006f3a:	e005      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006f3c:	2310      	movs	r3, #16
 8006f3e:	76fb      	strb	r3, [r7, #27]
 8006f40:	bf00      	nop
 8006f42:	e001      	b.n	8006f48 <UART_SetConfig+0x28c>
 8006f44:	2310      	movs	r3, #16
 8006f46:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a16      	ldr	r2, [pc, #88]	; (8006fa8 <UART_SetConfig+0x2ec>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	f040 80fa 	bne.w	8007148 <UART_SetConfig+0x48c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006f54:	7efb      	ldrb	r3, [r7, #27]
 8006f56:	2b08      	cmp	r3, #8
 8006f58:	d836      	bhi.n	8006fc8 <UART_SetConfig+0x30c>
 8006f5a:	a201      	add	r2, pc, #4	; (adr r2, 8006f60 <UART_SetConfig+0x2a4>)
 8006f5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f60:	08006f85 	.word	0x08006f85
 8006f64:	08006fc9 	.word	0x08006fc9
 8006f68:	08006f8d 	.word	0x08006f8d
 8006f6c:	08006fc9 	.word	0x08006fc9
 8006f70:	08006f93 	.word	0x08006f93
 8006f74:	08006fc9 	.word	0x08006fc9
 8006f78:	08006fc9 	.word	0x08006fc9
 8006f7c:	08006fc9 	.word	0x08006fc9
 8006f80:	08006f9b 	.word	0x08006f9b
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8006f84:	f7fd fbda 	bl	800473c <HAL_RCC_GetPCLK1Freq>
 8006f88:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006f8a:	e020      	b.n	8006fce <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8006f8c:	4b0d      	ldr	r3, [pc, #52]	; (8006fc4 <UART_SetConfig+0x308>)
 8006f8e:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006f90:	e01d      	b.n	8006fce <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8006f92:	f7fd fb3d 	bl	8004610 <HAL_RCC_GetSysClockFreq>
 8006f96:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006f98:	e019      	b.n	8006fce <UART_SetConfig+0x312>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8006f9a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f9e:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8006fa0:	e015      	b.n	8006fce <UART_SetConfig+0x312>
 8006fa2:	bf00      	nop
 8006fa4:	efff69f3 	.word	0xefff69f3
 8006fa8:	40008000 	.word	0x40008000
 8006fac:	40013800 	.word	0x40013800
 8006fb0:	40021000 	.word	0x40021000
 8006fb4:	40004400 	.word	0x40004400
 8006fb8:	40004800 	.word	0x40004800
 8006fbc:	40004c00 	.word	0x40004c00
 8006fc0:	40005000 	.word	0x40005000
 8006fc4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	74fb      	strb	r3, [r7, #19]
        break;
 8006fcc:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	f000 81ac 	beq.w	800732e <UART_SetConfig+0x672>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	685a      	ldr	r2, [r3, #4]
 8006fda:	4613      	mov	r3, r2
 8006fdc:	005b      	lsls	r3, r3, #1
 8006fde:	4413      	add	r3, r2
 8006fe0:	68fa      	ldr	r2, [r7, #12]
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d305      	bcc.n	8006ff2 <UART_SetConfig+0x336>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006fec:	68fa      	ldr	r2, [r7, #12]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	d902      	bls.n	8006ff8 <UART_SetConfig+0x33c>
      {
        ret = HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	74fb      	strb	r3, [r7, #19]
 8006ff6:	e19a      	b.n	800732e <UART_SetConfig+0x672>
      }
      else
      {
        switch (clocksource)
 8006ff8:	7efb      	ldrb	r3, [r7, #27]
 8006ffa:	2b08      	cmp	r3, #8
 8006ffc:	f200 8091 	bhi.w	8007122 <UART_SetConfig+0x466>
 8007000:	a201      	add	r2, pc, #4	; (adr r2, 8007008 <UART_SetConfig+0x34c>)
 8007002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007006:	bf00      	nop
 8007008:	0800702d 	.word	0x0800702d
 800700c:	08007123 	.word	0x08007123
 8007010:	08007079 	.word	0x08007079
 8007014:	08007123 	.word	0x08007123
 8007018:	080070ad 	.word	0x080070ad
 800701c:	08007123 	.word	0x08007123
 8007020:	08007123 	.word	0x08007123
 8007024:	08007123 	.word	0x08007123
 8007028:	080070f9 	.word	0x080070f9
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800702c:	f7fd fb86 	bl	800473c <HAL_RCC_GetPCLK1Freq>
 8007030:	4603      	mov	r3, r0
 8007032:	4619      	mov	r1, r3
 8007034:	f04f 0200 	mov.w	r2, #0
 8007038:	f04f 0300 	mov.w	r3, #0
 800703c:	f04f 0400 	mov.w	r4, #0
 8007040:	0214      	lsls	r4, r2, #8
 8007042:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007046:	020b      	lsls	r3, r1, #8
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	6852      	ldr	r2, [r2, #4]
 800704c:	0852      	lsrs	r2, r2, #1
 800704e:	4611      	mov	r1, r2
 8007050:	f04f 0200 	mov.w	r2, #0
 8007054:	eb13 0b01 	adds.w	fp, r3, r1
 8007058:	eb44 0c02 	adc.w	ip, r4, r2
 800705c:	4658      	mov	r0, fp
 800705e:	4661      	mov	r1, ip
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	685b      	ldr	r3, [r3, #4]
 8007064:	f04f 0400 	mov.w	r4, #0
 8007068:	461a      	mov	r2, r3
 800706a:	4623      	mov	r3, r4
 800706c:	f7f9 fde4 	bl	8000c38 <__aeabi_uldivmod>
 8007070:	4603      	mov	r3, r0
 8007072:	460c      	mov	r4, r1
 8007074:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007076:	e057      	b.n	8007128 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	685b      	ldr	r3, [r3, #4]
 800707c:	085b      	lsrs	r3, r3, #1
 800707e:	f04f 0400 	mov.w	r4, #0
 8007082:	49b1      	ldr	r1, [pc, #708]	; (8007348 <UART_SetConfig+0x68c>)
 8007084:	f04f 0200 	mov.w	r2, #0
 8007088:	eb13 0b01 	adds.w	fp, r3, r1
 800708c:	eb44 0c02 	adc.w	ip, r4, r2
 8007090:	4658      	mov	r0, fp
 8007092:	4661      	mov	r1, ip
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f04f 0400 	mov.w	r4, #0
 800709c:	461a      	mov	r2, r3
 800709e:	4623      	mov	r3, r4
 80070a0:	f7f9 fdca 	bl	8000c38 <__aeabi_uldivmod>
 80070a4:	4603      	mov	r3, r0
 80070a6:	460c      	mov	r4, r1
 80070a8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80070aa:	e03d      	b.n	8007128 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80070ac:	f7fd fab0 	bl	8004610 <HAL_RCC_GetSysClockFreq>
 80070b0:	4603      	mov	r3, r0
 80070b2:	4619      	mov	r1, r3
 80070b4:	f04f 0200 	mov.w	r2, #0
 80070b8:	f04f 0300 	mov.w	r3, #0
 80070bc:	f04f 0400 	mov.w	r4, #0
 80070c0:	0214      	lsls	r4, r2, #8
 80070c2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80070c6:	020b      	lsls	r3, r1, #8
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	6852      	ldr	r2, [r2, #4]
 80070cc:	0852      	lsrs	r2, r2, #1
 80070ce:	4611      	mov	r1, r2
 80070d0:	f04f 0200 	mov.w	r2, #0
 80070d4:	eb13 0b01 	adds.w	fp, r3, r1
 80070d8:	eb44 0c02 	adc.w	ip, r4, r2
 80070dc:	4658      	mov	r0, fp
 80070de:	4661      	mov	r1, ip
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	685b      	ldr	r3, [r3, #4]
 80070e4:	f04f 0400 	mov.w	r4, #0
 80070e8:	461a      	mov	r2, r3
 80070ea:	4623      	mov	r3, r4
 80070ec:	f7f9 fda4 	bl	8000c38 <__aeabi_uldivmod>
 80070f0:	4603      	mov	r3, r0
 80070f2:	460c      	mov	r4, r1
 80070f4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80070f6:	e017      	b.n	8007128 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	085b      	lsrs	r3, r3, #1
 80070fe:	f04f 0400 	mov.w	r4, #0
 8007102:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8007106:	f144 0100 	adc.w	r1, r4, #0
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	f04f 0400 	mov.w	r4, #0
 8007112:	461a      	mov	r2, r3
 8007114:	4623      	mov	r3, r4
 8007116:	f7f9 fd8f 	bl	8000c38 <__aeabi_uldivmod>
 800711a:	4603      	mov	r3, r0
 800711c:	460c      	mov	r4, r1
 800711e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8007120:	e002      	b.n	8007128 <UART_SetConfig+0x46c>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8007122:	2301      	movs	r3, #1
 8007124:	74fb      	strb	r3, [r7, #19]
            break;
 8007126:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800712e:	d308      	bcc.n	8007142 <UART_SetConfig+0x486>
 8007130:	697b      	ldr	r3, [r7, #20]
 8007132:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007136:	d204      	bcs.n	8007142 <UART_SetConfig+0x486>
        {
          huart->Instance->BRR = usartdiv;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	697a      	ldr	r2, [r7, #20]
 800713e:	60da      	str	r2, [r3, #12]
 8007140:	e0f5      	b.n	800732e <UART_SetConfig+0x672>
        }
        else
        {
          ret = HAL_ERROR;
 8007142:	2301      	movs	r3, #1
 8007144:	74fb      	strb	r3, [r7, #19]
 8007146:	e0f2      	b.n	800732e <UART_SetConfig+0x672>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	69db      	ldr	r3, [r3, #28]
 800714c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007150:	d17f      	bne.n	8007252 <UART_SetConfig+0x596>
  {
    switch (clocksource)
 8007152:	7efb      	ldrb	r3, [r7, #27]
 8007154:	2b08      	cmp	r3, #8
 8007156:	d85c      	bhi.n	8007212 <UART_SetConfig+0x556>
 8007158:	a201      	add	r2, pc, #4	; (adr r2, 8007160 <UART_SetConfig+0x4a4>)
 800715a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800715e:	bf00      	nop
 8007160:	08007185 	.word	0x08007185
 8007164:	080071a3 	.word	0x080071a3
 8007168:	080071c1 	.word	0x080071c1
 800716c:	08007213 	.word	0x08007213
 8007170:	080071dd 	.word	0x080071dd
 8007174:	08007213 	.word	0x08007213
 8007178:	08007213 	.word	0x08007213
 800717c:	08007213 	.word	0x08007213
 8007180:	080071fb 	.word	0x080071fb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007184:	f7fd fada 	bl	800473c <HAL_RCC_GetPCLK1Freq>
 8007188:	4603      	mov	r3, r0
 800718a:	005a      	lsls	r2, r3, #1
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	085b      	lsrs	r3, r3, #1
 8007192:	441a      	add	r2, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	685b      	ldr	r3, [r3, #4]
 8007198:	fbb2 f3f3 	udiv	r3, r2, r3
 800719c:	b29b      	uxth	r3, r3
 800719e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80071a0:	e03a      	b.n	8007218 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80071a2:	f7fd fae1 	bl	8004768 <HAL_RCC_GetPCLK2Freq>
 80071a6:	4603      	mov	r3, r0
 80071a8:	005a      	lsls	r2, r3, #1
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	085b      	lsrs	r3, r3, #1
 80071b0:	441a      	add	r2, r3
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	685b      	ldr	r3, [r3, #4]
 80071b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80071be:	e02b      	b.n	8007218 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	085b      	lsrs	r3, r3, #1
 80071c6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80071ca:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80071ce:	687a      	ldr	r2, [r7, #4]
 80071d0:	6852      	ldr	r2, [r2, #4]
 80071d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80071d6:	b29b      	uxth	r3, r3
 80071d8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80071da:	e01d      	b.n	8007218 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80071dc:	f7fd fa18 	bl	8004610 <HAL_RCC_GetSysClockFreq>
 80071e0:	4603      	mov	r3, r0
 80071e2:	005a      	lsls	r2, r3, #1
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	685b      	ldr	r3, [r3, #4]
 80071e8:	085b      	lsrs	r3, r3, #1
 80071ea:	441a      	add	r2, r3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	685b      	ldr	r3, [r3, #4]
 80071f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80071f8:	e00e      	b.n	8007218 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	085b      	lsrs	r3, r3, #1
 8007200:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	fbb2 f3f3 	udiv	r3, r2, r3
 800720c:	b29b      	uxth	r3, r3
 800720e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8007210:	e002      	b.n	8007218 <UART_SetConfig+0x55c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8007212:	2301      	movs	r3, #1
 8007214:	74fb      	strb	r3, [r7, #19]
        break;
 8007216:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	2b0f      	cmp	r3, #15
 800721c:	d916      	bls.n	800724c <UART_SetConfig+0x590>
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007224:	d212      	bcs.n	800724c <UART_SetConfig+0x590>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	b29b      	uxth	r3, r3
 800722a:	f023 030f 	bic.w	r3, r3, #15
 800722e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007230:	697b      	ldr	r3, [r7, #20]
 8007232:	085b      	lsrs	r3, r3, #1
 8007234:	b29b      	uxth	r3, r3
 8007236:	f003 0307 	and.w	r3, r3, #7
 800723a:	b29a      	uxth	r2, r3
 800723c:	897b      	ldrh	r3, [r7, #10]
 800723e:	4313      	orrs	r3, r2
 8007240:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	897a      	ldrh	r2, [r7, #10]
 8007248:	60da      	str	r2, [r3, #12]
 800724a:	e070      	b.n	800732e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	74fb      	strb	r3, [r7, #19]
 8007250:	e06d      	b.n	800732e <UART_SetConfig+0x672>
    }
  }
  else
  {
    switch (clocksource)
 8007252:	7efb      	ldrb	r3, [r7, #27]
 8007254:	2b08      	cmp	r3, #8
 8007256:	d859      	bhi.n	800730c <UART_SetConfig+0x650>
 8007258:	a201      	add	r2, pc, #4	; (adr r2, 8007260 <UART_SetConfig+0x5a4>)
 800725a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800725e:	bf00      	nop
 8007260:	08007285 	.word	0x08007285
 8007264:	080072a1 	.word	0x080072a1
 8007268:	080072bd 	.word	0x080072bd
 800726c:	0800730d 	.word	0x0800730d
 8007270:	080072d9 	.word	0x080072d9
 8007274:	0800730d 	.word	0x0800730d
 8007278:	0800730d 	.word	0x0800730d
 800727c:	0800730d 	.word	0x0800730d
 8007280:	080072f5 	.word	0x080072f5
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8007284:	f7fd fa5a 	bl	800473c <HAL_RCC_GetPCLK1Freq>
 8007288:	4602      	mov	r2, r0
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	085b      	lsrs	r3, r3, #1
 8007290:	441a      	add	r2, r3
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	685b      	ldr	r3, [r3, #4]
 8007296:	fbb2 f3f3 	udiv	r3, r2, r3
 800729a:	b29b      	uxth	r3, r3
 800729c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800729e:	e038      	b.n	8007312 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80072a0:	f7fd fa62 	bl	8004768 <HAL_RCC_GetPCLK2Freq>
 80072a4:	4602      	mov	r2, r0
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	685b      	ldr	r3, [r3, #4]
 80072aa:	085b      	lsrs	r3, r3, #1
 80072ac:	441a      	add	r2, r3
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	685b      	ldr	r3, [r3, #4]
 80072b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80072ba:	e02a      	b.n	8007312 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	685b      	ldr	r3, [r3, #4]
 80072c0:	085b      	lsrs	r3, r3, #1
 80072c2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80072c6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80072ca:	687a      	ldr	r2, [r7, #4]
 80072cc:	6852      	ldr	r2, [r2, #4]
 80072ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80072d2:	b29b      	uxth	r3, r3
 80072d4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80072d6:	e01c      	b.n	8007312 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80072d8:	f7fd f99a 	bl	8004610 <HAL_RCC_GetSysClockFreq>
 80072dc:	4602      	mov	r2, r0
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	685b      	ldr	r3, [r3, #4]
 80072e2:	085b      	lsrs	r3, r3, #1
 80072e4:	441a      	add	r2, r3
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	685b      	ldr	r3, [r3, #4]
 80072ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80072ee:	b29b      	uxth	r3, r3
 80072f0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80072f2:	e00e      	b.n	8007312 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	685b      	ldr	r3, [r3, #4]
 80072f8:	085b      	lsrs	r3, r3, #1
 80072fa:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	fbb2 f3f3 	udiv	r3, r2, r3
 8007306:	b29b      	uxth	r3, r3
 8007308:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800730a:	e002      	b.n	8007312 <UART_SetConfig+0x656>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800730c:	2301      	movs	r3, #1
 800730e:	74fb      	strb	r3, [r7, #19]
        break;
 8007310:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	2b0f      	cmp	r3, #15
 8007316:	d908      	bls.n	800732a <UART_SetConfig+0x66e>
 8007318:	697b      	ldr	r3, [r7, #20]
 800731a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800731e:	d204      	bcs.n	800732a <UART_SetConfig+0x66e>
    {
      huart->Instance->BRR = usartdiv;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	697a      	ldr	r2, [r7, #20]
 8007326:	60da      	str	r2, [r3, #12]
 8007328:	e001      	b.n	800732e <UART_SetConfig+0x672>
    }
    else
    {
      ret = HAL_ERROR;
 800732a:	2301      	movs	r3, #1
 800732c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2200      	movs	r2, #0
 8007332:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2200      	movs	r2, #0
 8007338:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800733a:	7cfb      	ldrb	r3, [r7, #19]
}
 800733c:	4618      	mov	r0, r3
 800733e:	3720      	adds	r7, #32
 8007340:	46bd      	mov	sp, r7
 8007342:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8007346:	bf00      	nop
 8007348:	f4240000 	.word	0xf4240000

0800734c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800734c:	b480      	push	{r7}
 800734e:	b083      	sub	sp, #12
 8007350:	af00      	add	r7, sp, #0
 8007352:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007358:	f003 0301 	and.w	r3, r3, #1
 800735c:	2b00      	cmp	r3, #0
 800735e:	d00a      	beq.n	8007376 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	685b      	ldr	r3, [r3, #4]
 8007366:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	430a      	orrs	r2, r1
 8007374:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800737a:	f003 0302 	and.w	r3, r3, #2
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00a      	beq.n	8007398 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	430a      	orrs	r2, r1
 8007396:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800739c:	f003 0304 	and.w	r3, r3, #4
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d00a      	beq.n	80073ba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	685b      	ldr	r3, [r3, #4]
 80073aa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	430a      	orrs	r2, r1
 80073b8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073be:	f003 0308 	and.w	r3, r3, #8
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d00a      	beq.n	80073dc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	430a      	orrs	r2, r1
 80073da:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e0:	f003 0310 	and.w	r3, r3, #16
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	d00a      	beq.n	80073fe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	430a      	orrs	r2, r1
 80073fc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007402:	f003 0320 	and.w	r3, r3, #32
 8007406:	2b00      	cmp	r3, #0
 8007408:	d00a      	beq.n	8007420 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	689b      	ldr	r3, [r3, #8]
 8007410:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	430a      	orrs	r2, r1
 800741e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007428:	2b00      	cmp	r3, #0
 800742a:	d01a      	beq.n	8007462 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	685b      	ldr	r3, [r3, #4]
 8007432:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	681b      	ldr	r3, [r3, #0]
 800743e:	430a      	orrs	r2, r1
 8007440:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007446:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800744a:	d10a      	bne.n	8007462 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	685b      	ldr	r3, [r3, #4]
 8007452:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	430a      	orrs	r2, r1
 8007460:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00a      	beq.n	8007484 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	685b      	ldr	r3, [r3, #4]
 8007474:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	430a      	orrs	r2, r1
 8007482:	605a      	str	r2, [r3, #4]
  }
}
 8007484:	bf00      	nop
 8007486:	370c      	adds	r7, #12
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr

08007490 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b086      	sub	sp, #24
 8007494:	af02      	add	r7, sp, #8
 8007496:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800749e:	f7f9 fdaf 	bl	8001000 <HAL_GetTick>
 80074a2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	f003 0308 	and.w	r3, r3, #8
 80074ae:	2b08      	cmp	r3, #8
 80074b0:	d10e      	bne.n	80074d0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074b2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80074b6:	9300      	str	r3, [sp, #0]
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	2200      	movs	r2, #0
 80074bc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80074c0:	6878      	ldr	r0, [r7, #4]
 80074c2:	f000 f82a 	bl	800751a <UART_WaitOnFlagUntilTimeout>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d001      	beq.n	80074d0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074cc:	2303      	movs	r3, #3
 80074ce:	e020      	b.n	8007512 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f003 0304 	and.w	r3, r3, #4
 80074da:	2b04      	cmp	r3, #4
 80074dc:	d10e      	bne.n	80074fc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80074de:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80074e2:	9300      	str	r3, [sp, #0]
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2200      	movs	r2, #0
 80074e8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f000 f814 	bl	800751a <UART_WaitOnFlagUntilTimeout>
 80074f2:	4603      	mov	r3, r0
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d001      	beq.n	80074fc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80074f8:	2303      	movs	r3, #3
 80074fa:	e00a      	b.n	8007512 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2220      	movs	r2, #32
 8007500:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2220      	movs	r2, #32
 8007506:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	2200      	movs	r2, #0
 800750c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8007510:	2300      	movs	r3, #0
}
 8007512:	4618      	mov	r0, r3
 8007514:	3710      	adds	r7, #16
 8007516:	46bd      	mov	sp, r7
 8007518:	bd80      	pop	{r7, pc}

0800751a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b084      	sub	sp, #16
 800751e:	af00      	add	r7, sp, #0
 8007520:	60f8      	str	r0, [r7, #12]
 8007522:	60b9      	str	r1, [r7, #8]
 8007524:	603b      	str	r3, [r7, #0]
 8007526:	4613      	mov	r3, r2
 8007528:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800752a:	e02a      	b.n	8007582 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800752c:	69bb      	ldr	r3, [r7, #24]
 800752e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007532:	d026      	beq.n	8007582 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007534:	f7f9 fd64 	bl	8001000 <HAL_GetTick>
 8007538:	4602      	mov	r2, r0
 800753a:	683b      	ldr	r3, [r7, #0]
 800753c:	1ad3      	subs	r3, r2, r3
 800753e:	69ba      	ldr	r2, [r7, #24]
 8007540:	429a      	cmp	r2, r3
 8007542:	d302      	bcc.n	800754a <UART_WaitOnFlagUntilTimeout+0x30>
 8007544:	69bb      	ldr	r3, [r7, #24]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d11b      	bne.n	8007582 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800754a:	68fb      	ldr	r3, [r7, #12]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	681a      	ldr	r2, [r3, #0]
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007558:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	689a      	ldr	r2, [r3, #8]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f022 0201 	bic.w	r2, r2, #1
 8007568:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2220      	movs	r2, #32
 800756e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2220      	movs	r2, #32
 8007574:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	2200      	movs	r2, #0
 800757a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800757e:	2303      	movs	r3, #3
 8007580:	e00f      	b.n	80075a2 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	69da      	ldr	r2, [r3, #28]
 8007588:	68bb      	ldr	r3, [r7, #8]
 800758a:	4013      	ands	r3, r2
 800758c:	68ba      	ldr	r2, [r7, #8]
 800758e:	429a      	cmp	r2, r3
 8007590:	bf0c      	ite	eq
 8007592:	2301      	moveq	r3, #1
 8007594:	2300      	movne	r3, #0
 8007596:	b2db      	uxtb	r3, r3
 8007598:	461a      	mov	r2, r3
 800759a:	79fb      	ldrb	r3, [r7, #7]
 800759c:	429a      	cmp	r2, r3
 800759e:	d0c5      	beq.n	800752c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80075a0:	2300      	movs	r3, #0
}
 80075a2:	4618      	mov	r0, r3
 80075a4:	3710      	adds	r7, #16
 80075a6:	46bd      	mov	sp, r7
 80075a8:	bd80      	pop	{r7, pc}

080075aa <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80075aa:	b480      	push	{r7}
 80075ac:	b083      	sub	sp, #12
 80075ae:	af00      	add	r7, sp, #0
 80075b0:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80075c0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2220      	movs	r2, #32
 80075c6:	675a      	str	r2, [r3, #116]	; 0x74
}
 80075c8:	bf00      	nop
 80075ca:	370c      	adds	r7, #12
 80075cc:	46bd      	mov	sp, r7
 80075ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075d2:	4770      	bx	lr

080075d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075d4:	b480      	push	{r7}
 80075d6:	b083      	sub	sp, #12
 80075d8:	af00      	add	r7, sp, #0
 80075da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	681a      	ldr	r2, [r3, #0]
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80075ea:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	689a      	ldr	r2, [r3, #8]
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	f022 0201 	bic.w	r2, r2, #1
 80075fa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	2220      	movs	r2, #32
 8007600:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	2200      	movs	r2, #0
 8007606:	661a      	str	r2, [r3, #96]	; 0x60
}
 8007608:	bf00      	nop
 800760a:	370c      	adds	r7, #12
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr

08007614 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b084      	sub	sp, #16
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007620:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f003 0320 	and.w	r3, r3, #32
 800762c:	2b00      	cmp	r3, #0
 800762e:	d11e      	bne.n	800766e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	2200      	movs	r2, #0
 8007634:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007646:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	689a      	ldr	r2, [r3, #8]
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f022 0201 	bic.w	r2, r2, #1
 8007656:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	689a      	ldr	r2, [r3, #8]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007666:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	2220      	movs	r2, #32
 800766c:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800766e:	68f8      	ldr	r0, [r7, #12]
 8007670:	f002 ff70 	bl	800a554 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007674:	bf00      	nop
 8007676:	3710      	adds	r7, #16
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}

0800767c <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800767c:	b580      	push	{r7, lr}
 800767e:	b084      	sub	sp, #16
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007688:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800768a:	68f8      	ldr	r0, [r7, #12]
 800768c:	f7ff fb02 	bl	8006c94 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007690:	bf00      	nop
 8007692:	3710      	adds	r7, #16
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b086      	sub	sp, #24
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076a4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80076a6:	697b      	ldr	r3, [r7, #20]
 80076a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076aa:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80076ac:	697b      	ldr	r3, [r7, #20]
 80076ae:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076b0:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	681b      	ldr	r3, [r3, #0]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076bc:	2b80      	cmp	r3, #128	; 0x80
 80076be:	d109      	bne.n	80076d4 <UART_DMAError+0x3c>
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	2b21      	cmp	r3, #33	; 0x21
 80076c4:	d106      	bne.n	80076d4 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80076c6:	697b      	ldr	r3, [r7, #20]
 80076c8:	2200      	movs	r2, #0
 80076ca:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 80076ce:	6978      	ldr	r0, [r7, #20]
 80076d0:	f7ff ff6b 	bl	80075aa <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80076d4:	697b      	ldr	r3, [r7, #20]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	689b      	ldr	r3, [r3, #8]
 80076da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076de:	2b40      	cmp	r3, #64	; 0x40
 80076e0:	d109      	bne.n	80076f6 <UART_DMAError+0x5e>
 80076e2:	68fb      	ldr	r3, [r7, #12]
 80076e4:	2b22      	cmp	r3, #34	; 0x22
 80076e6:	d106      	bne.n	80076f6 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80076e8:	697b      	ldr	r3, [r7, #20]
 80076ea:	2200      	movs	r2, #0
 80076ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 80076f0:	6978      	ldr	r0, [r7, #20]
 80076f2:	f7ff ff6f 	bl	80075d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80076f6:	697b      	ldr	r3, [r7, #20]
 80076f8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80076fa:	f043 0210 	orr.w	r2, r3, #16
 80076fe:	697b      	ldr	r3, [r7, #20]
 8007700:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007702:	6978      	ldr	r0, [r7, #20]
 8007704:	f7ff fad0 	bl	8006ca8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007708:	bf00      	nop
 800770a:	3718      	adds	r7, #24
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}

08007710 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b084      	sub	sp, #16
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800771c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	2200      	movs	r2, #0
 8007722:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2200      	movs	r2, #0
 800772a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800772e:	68f8      	ldr	r0, [r7, #12]
 8007730:	f7ff faba 	bl	8006ca8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007734:	bf00      	nop
 8007736:	3710      	adds	r7, #16
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b082      	sub	sp, #8
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007752:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	2220      	movs	r2, #32
 8007758:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007760:	6878      	ldr	r0, [r7, #4]
 8007762:	f7ff fa8d 	bl	8006c80 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007766:	bf00      	nop
 8007768:	3708      	adds	r7, #8
 800776a:	46bd      	mov	sp, r7
 800776c:	bd80      	pop	{r7, pc}

0800776e <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800776e:	b580      	push	{r7, lr}
 8007770:	b084      	sub	sp, #16
 8007772:	af00      	add	r7, sp, #0
 8007774:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800777c:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007782:	2b22      	cmp	r3, #34	; 0x22
 8007784:	d13a      	bne.n	80077fc <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800778c:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800778e:	89bb      	ldrh	r3, [r7, #12]
 8007790:	b2d9      	uxtb	r1, r3
 8007792:	89fb      	ldrh	r3, [r7, #14]
 8007794:	b2da      	uxtb	r2, r3
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800779a:	400a      	ands	r2, r1
 800779c:	b2d2      	uxtb	r2, r2
 800779e:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80077a4:	1c5a      	adds	r2, r3, #1
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80077b0:	b29b      	uxth	r3, r3
 80077b2:	3b01      	subs	r3, #1
 80077b4:	b29a      	uxth	r2, r3
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d123      	bne.n	8007810 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80077d6:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	689a      	ldr	r2, [r3, #8]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	f022 0201 	bic.w	r2, r2, #1
 80077e6:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	2220      	movs	r2, #32
 80077ec:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80077f4:	6878      	ldr	r0, [r7, #4]
 80077f6:	f002 fead 	bl	800a554 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80077fa:	e009      	b.n	8007810 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	8b1b      	ldrh	r3, [r3, #24]
 8007802:	b29a      	uxth	r2, r3
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f042 0208 	orr.w	r2, r2, #8
 800780c:	b292      	uxth	r2, r2
 800780e:	831a      	strh	r2, [r3, #24]
}
 8007810:	bf00      	nop
 8007812:	3710      	adds	r7, #16
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8007826:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800782c:	2b22      	cmp	r3, #34	; 0x22
 800782e:	d13a      	bne.n	80078a6 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8007836:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800783c:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 800783e:	89ba      	ldrh	r2, [r7, #12]
 8007840:	89fb      	ldrh	r3, [r7, #14]
 8007842:	4013      	ands	r3, r2
 8007844:	b29a      	uxth	r2, r3
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800784e:	1c9a      	adds	r2, r3, #2
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800785a:	b29b      	uxth	r3, r3
 800785c:	3b01      	subs	r3, #1
 800785e:	b29a      	uxth	r2, r3
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800786c:	b29b      	uxth	r3, r3
 800786e:	2b00      	cmp	r3, #0
 8007870:	d123      	bne.n	80078ba <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	681a      	ldr	r2, [r3, #0]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007880:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	689a      	ldr	r2, [r3, #8]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f022 0201 	bic.w	r2, r2, #1
 8007890:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	2220      	movs	r2, #32
 8007896:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	2200      	movs	r2, #0
 800789c:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800789e:	6878      	ldr	r0, [r7, #4]
 80078a0:	f002 fe58 	bl	800a554 <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80078a4:	e009      	b.n	80078ba <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	8b1b      	ldrh	r3, [r3, #24]
 80078ac:	b29a      	uxth	r2, r3
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	f042 0208 	orr.w	r2, r2, #8
 80078b6:	b292      	uxth	r2, r2
 80078b8:	831a      	strh	r2, [r3, #24]
}
 80078ba:	bf00      	nop
 80078bc:	3710      	adds	r7, #16
 80078be:	46bd      	mov	sp, r7
 80078c0:	bd80      	pop	{r7, pc}

080078c2 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80078c2:	b480      	push	{r7}
 80078c4:	b083      	sub	sp, #12
 80078c6:	af00      	add	r7, sp, #0
 80078c8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80078ca:	bf00      	nop
 80078cc:	370c      	adds	r7, #12
 80078ce:	46bd      	mov	sp, r7
 80078d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078d4:	4770      	bx	lr
	...

080078d8 <SPI_write_command>:

/**
 * Select the register to read or write
 *
 */
uint8_t SPI_write_command(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel) {
 80078d8:	b580      	push	{r7, lr}
 80078da:	b084      	sub	sp, #16
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	460b      	mov	r3, r1
 80078e2:	70fb      	strb	r3, [r7, #3]
	HAL_StatusTypeDef status;

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 80078e4:	2200      	movs	r2, #0
 80078e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80078ea:	4815      	ldr	r0, [pc, #84]	; (8007940 <SPI_write_command+0x68>)
 80078ec:	f7fb fa44 	bl	8002d78 <HAL_GPIO_WritePin>

	uint8_t reg = RA8875_CMDWRITE;
 80078f0:	2380      	movs	r3, #128	; 0x80
 80078f2:	73bb      	strb	r3, [r7, #14]
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 80078f4:	f107 010e 	add.w	r1, r7, #14
 80078f8:	230a      	movs	r3, #10
 80078fa:	2201      	movs	r2, #1
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	f7fd fce3 	bl	80052c8 <HAL_SPI_Transmit>
 8007902:	4603      	mov	r3, r0
 8007904:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8007906:	7bfb      	ldrb	r3, [r7, #15]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d001      	beq.n	8007910 <SPI_write_command+0x38>
		return DISPLAY_ERROR;
 800790c:	23ff      	movs	r3, #255	; 0xff
 800790e:	e013      	b.n	8007938 <SPI_write_command+0x60>

	status = HAL_SPI_Transmit(hspi, &reg_to_sel, 1, 10);
 8007910:	1cf9      	adds	r1, r7, #3
 8007912:	230a      	movs	r3, #10
 8007914:	2201      	movs	r2, #1
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f7fd fcd6 	bl	80052c8 <HAL_SPI_Transmit>
 800791c:	4603      	mov	r3, r0
 800791e:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8007920:	7bfb      	ldrb	r3, [r7, #15]
 8007922:	2b00      	cmp	r3, #0
 8007924:	d001      	beq.n	800792a <SPI_write_command+0x52>
		return DISPLAY_ERROR;
 8007926:	23ff      	movs	r3, #255	; 0xff
 8007928:	e006      	b.n	8007938 <SPI_write_command+0x60>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 800792a:	2201      	movs	r2, #1
 800792c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007930:	4803      	ldr	r0, [pc, #12]	; (8007940 <SPI_write_command+0x68>)
 8007932:	f7fb fa21 	bl	8002d78 <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8007936:	2300      	movs	r3, #0
}
 8007938:	4618      	mov	r0, r3
 800793a:	3710      	adds	r7, #16
 800793c:	46bd      	mov	sp, r7
 800793e:	bd80      	pop	{r7, pc}
 8007940:	48001000 	.word	0x48001000

08007944 <SPI_read_data>:

/**
 * Read the data from the current register
 *
 */
uint8_t SPI_read_data(SPI_HandleTypeDef* hspi, uint8_t* Rxdata) {
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t reg = RA8875_DATAREAD;
 800794e:	2340      	movs	r3, #64	; 0x40
 8007950:	73bb      	strb	r3, [r7, #14]

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8007952:	2200      	movs	r2, #0
 8007954:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007958:	4814      	ldr	r0, [pc, #80]	; (80079ac <SPI_read_data+0x68>)
 800795a:	f7fb fa0d 	bl	8002d78 <HAL_GPIO_WritePin>

	// write READ command to slave and read the data
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 800795e:	f107 010e 	add.w	r1, r7, #14
 8007962:	230a      	movs	r3, #10
 8007964:	2201      	movs	r2, #1
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7fd fcae 	bl	80052c8 <HAL_SPI_Transmit>
 800796c:	4603      	mov	r3, r0
 800796e:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 8007970:	7bfb      	ldrb	r3, [r7, #15]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d001      	beq.n	800797a <SPI_read_data+0x36>
		return DISPLAY_ERROR;
 8007976:	23ff      	movs	r3, #255	; 0xff
 8007978:	e013      	b.n	80079a2 <SPI_read_data+0x5e>

	status = HAL_SPI_Receive(hspi, Rxdata, 1, 10);
 800797a:	230a      	movs	r3, #10
 800797c:	2201      	movs	r2, #1
 800797e:	6839      	ldr	r1, [r7, #0]
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f7fd fe07 	bl	8005594 <HAL_SPI_Receive>
 8007986:	4603      	mov	r3, r0
 8007988:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 800798a:	7bfb      	ldrb	r3, [r7, #15]
 800798c:	2b00      	cmp	r3, #0
 800798e:	d001      	beq.n	8007994 <SPI_read_data+0x50>
		return DISPLAY_ERROR;
 8007990:	23ff      	movs	r3, #255	; 0xff
 8007992:	e006      	b.n	80079a2 <SPI_read_data+0x5e>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8007994:	2201      	movs	r2, #1
 8007996:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800799a:	4804      	ldr	r0, [pc, #16]	; (80079ac <SPI_read_data+0x68>)
 800799c:	f7fb f9ec 	bl	8002d78 <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 80079a0:	2300      	movs	r3, #0
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3710      	adds	r7, #16
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	48001000 	.word	0x48001000

080079b0 <SPI_write_data>:

/**
 * Write the data to the current register
 *
 */
uint8_t SPI_write_data(SPI_HandleTypeDef* hspi, uint8_t* TxData) {
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b084      	sub	sp, #16
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	6078      	str	r0, [r7, #4]
 80079b8:	6039      	str	r1, [r7, #0]
	HAL_StatusTypeDef status;
	uint8_t reg = RA8875_DATAWRITE;
 80079ba:	2300      	movs	r3, #0
 80079bc:	73bb      	strb	r3, [r7, #14]

	// toggle CS to low
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 80079be:	2200      	movs	r2, #0
 80079c0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80079c4:	4814      	ldr	r0, [pc, #80]	; (8007a18 <SPI_write_data+0x68>)
 80079c6:	f7fb f9d7 	bl	8002d78 <HAL_GPIO_WritePin>

	// write WRITE command to slave and write the data
	status  = HAL_SPI_Transmit(hspi, &reg, 1, 10);
 80079ca:	f107 010e 	add.w	r1, r7, #14
 80079ce:	230a      	movs	r3, #10
 80079d0:	2201      	movs	r2, #1
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f7fd fc78 	bl	80052c8 <HAL_SPI_Transmit>
 80079d8:	4603      	mov	r3, r0
 80079da:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 80079dc:	7bfb      	ldrb	r3, [r7, #15]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d001      	beq.n	80079e6 <SPI_write_data+0x36>
		return DISPLAY_ERROR;
 80079e2:	23ff      	movs	r3, #255	; 0xff
 80079e4:	e013      	b.n	8007a0e <SPI_write_data+0x5e>

	status = HAL_SPI_Transmit(hspi, TxData, 1, 10);
 80079e6:	230a      	movs	r3, #10
 80079e8:	2201      	movs	r2, #1
 80079ea:	6839      	ldr	r1, [r7, #0]
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f7fd fc6b 	bl	80052c8 <HAL_SPI_Transmit>
 80079f2:	4603      	mov	r3, r0
 80079f4:	73fb      	strb	r3, [r7, #15]
	if(status != HAL_OK)
 80079f6:	7bfb      	ldrb	r3, [r7, #15]
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d001      	beq.n	8007a00 <SPI_write_data+0x50>
		return DISPLAY_ERROR;
 80079fc:	23ff      	movs	r3, #255	; 0xff
 80079fe:	e006      	b.n	8007a0e <SPI_write_data+0x5e>

	// finish transfer, toggle CS to high
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 8007a00:	2201      	movs	r2, #1
 8007a02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8007a06:	4804      	ldr	r0, [pc, #16]	; (8007a18 <SPI_write_data+0x68>)
 8007a08:	f7fb f9b6 	bl	8002d78 <HAL_GPIO_WritePin>

	return DISPLAY_OK;
 8007a0c:	2300      	movs	r3, #0
}
 8007a0e:	4618      	mov	r0, r3
 8007a10:	3710      	adds	r7, #16
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bd80      	pop	{r7, pc}
 8007a16:	bf00      	nop
 8007a18:	48001000 	.word	0x48001000

08007a1c <SPI_read_register>:
/**
 *  Select the register to read from and transmit the data using TxData
 *  Rxdata will be the returned data
 *
 */
uint8_t SPI_read_register(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel, uint8_t* Rxdata) {
 8007a1c:	b580      	push	{r7, lr}
 8007a1e:	b086      	sub	sp, #24
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	60f8      	str	r0, [r7, #12]
 8007a24:	460b      	mov	r3, r1
 8007a26:	607a      	str	r2, [r7, #4]
 8007a28:	72fb      	strb	r3, [r7, #11]
	uint8_t ret;
	// issue a read coomand and read data
	ret = SPI_write_command(hspi, reg_to_sel);
 8007a2a:	7afb      	ldrb	r3, [r7, #11]
 8007a2c:	4619      	mov	r1, r3
 8007a2e:	68f8      	ldr	r0, [r7, #12]
 8007a30:	f7ff ff52 	bl	80078d8 <SPI_write_command>
 8007a34:	4603      	mov	r3, r0
 8007a36:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8007a38:	7dfb      	ldrb	r3, [r7, #23]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d001      	beq.n	8007a42 <SPI_read_register+0x26>
		return DISPLAY_ERROR;
 8007a3e:	23ff      	movs	r3, #255	; 0xff
 8007a40:	e00b      	b.n	8007a5a <SPI_read_register+0x3e>

	ret = SPI_read_data(hspi, Rxdata);
 8007a42:	6879      	ldr	r1, [r7, #4]
 8007a44:	68f8      	ldr	r0, [r7, #12]
 8007a46:	f7ff ff7d 	bl	8007944 <SPI_read_data>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8007a4e:	7dfb      	ldrb	r3, [r7, #23]
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d001      	beq.n	8007a58 <SPI_read_register+0x3c>
		return DISPLAY_ERROR;
 8007a54:	23ff      	movs	r3, #255	; 0xff
 8007a56:	e000      	b.n	8007a5a <SPI_read_register+0x3e>

	return DISPLAY_OK;
 8007a58:	2300      	movs	r3, #0
}
 8007a5a:	4618      	mov	r0, r3
 8007a5c:	3718      	adds	r7, #24
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}

08007a62 <SPI_write_register>:

/**
 *  Select the register to write to and transmit the data using TxData
 *
 */
uint8_t SPI_write_register(SPI_HandleTypeDef* hspi, uint8_t reg_to_sel, uint8_t* TxData) {
 8007a62:	b580      	push	{r7, lr}
 8007a64:	b086      	sub	sp, #24
 8007a66:	af00      	add	r7, sp, #0
 8007a68:	60f8      	str	r0, [r7, #12]
 8007a6a:	460b      	mov	r3, r1
 8007a6c:	607a      	str	r2, [r7, #4]
 8007a6e:	72fb      	strb	r3, [r7, #11]
	uint8_t ret;
	ret = SPI_write_command(hspi, reg_to_sel);
 8007a70:	7afb      	ldrb	r3, [r7, #11]
 8007a72:	4619      	mov	r1, r3
 8007a74:	68f8      	ldr	r0, [r7, #12]
 8007a76:	f7ff ff2f 	bl	80078d8 <SPI_write_command>
 8007a7a:	4603      	mov	r3, r0
 8007a7c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8007a7e:	7dfb      	ldrb	r3, [r7, #23]
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	d001      	beq.n	8007a88 <SPI_write_register+0x26>
		return DISPLAY_ERROR;
 8007a84:	23ff      	movs	r3, #255	; 0xff
 8007a86:	e00b      	b.n	8007aa0 <SPI_write_register+0x3e>

	ret = SPI_write_data(hspi, TxData);
 8007a88:	6879      	ldr	r1, [r7, #4]
 8007a8a:	68f8      	ldr	r0, [r7, #12]
 8007a8c:	f7ff ff90 	bl	80079b0 <SPI_write_data>
 8007a90:	4603      	mov	r3, r0
 8007a92:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8007a94:	7dfb      	ldrb	r3, [r7, #23]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	d001      	beq.n	8007a9e <SPI_write_register+0x3c>
		return DISPLAY_ERROR;
 8007a9a:	23ff      	movs	r3, #255	; 0xff
 8007a9c:	e000      	b.n	8007aa0 <SPI_write_register+0x3e>

	return DISPLAY_OK;
 8007a9e:	2300      	movs	r3, #0
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	3718      	adds	r7, #24
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	bd80      	pop	{r7, pc}

08007aa8 <wait_poll>:
/**
 *  Select the register to write to and transmit the data using TxData
 *	return true if expected status has been reached
 *  return false if SPI_read has errors
 */
bool wait_poll(SPI_HandleTypeDef* hspi,uint8_t reg_to_sel, uint8_t wait_flag) {
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	70fb      	strb	r3, [r7, #3]
 8007ab4:	4613      	mov	r3, r2
 8007ab6:	70bb      	strb	r3, [r7, #2]
	uint8_t RxData;
	uint8_t ret;
	// wait for the command to finish
	while(1) {
		RxData = 0;
 8007ab8:	2300      	movs	r3, #0
 8007aba:	73bb      	strb	r3, [r7, #14]
		ret = SPI_read_register(hspi, reg_to_sel, &RxData);
 8007abc:	f107 020e 	add.w	r2, r7, #14
 8007ac0:	78fb      	ldrb	r3, [r7, #3]
 8007ac2:	4619      	mov	r1, r3
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f7ff ffa9 	bl	8007a1c <SPI_read_register>
 8007aca:	4603      	mov	r3, r0
 8007acc:	73fb      	strb	r3, [r7, #15]
		if(ret != DISPLAY_OK)
 8007ace:	7bfb      	ldrb	r3, [r7, #15]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d001      	beq.n	8007ad8 <wait_poll+0x30>
			return false;
 8007ad4:	2300      	movs	r3, #0
 8007ad6:	e006      	b.n	8007ae6 <wait_poll+0x3e>
		if(!(RxData & wait_flag))
 8007ad8:	7bba      	ldrb	r2, [r7, #14]
 8007ada:	78bb      	ldrb	r3, [r7, #2]
 8007adc:	4013      	ands	r3, r2
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	d1e9      	bne.n	8007ab8 <wait_poll+0x10>
			return true;
 8007ae4:	2301      	movs	r3, #1
	}
	// unreach but return to avoid compiler yelling
	return false;
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}

08007aee <rect_helper>:
 *	|					   |
 *	|					   |
 *	|					   |
 *	Y  X----------------X1 Y
 */
void rect_helper(SPI_HandleTypeDef* hspi, int16_t x, int16_t y, int16_t x1, int16_t y1, uint16_t color, bool filled){
 8007aee:	b580      	push	{r7, lr}
 8007af0:	b086      	sub	sp, #24
 8007af2:	af00      	add	r7, sp, #0
 8007af4:	60f8      	str	r0, [r7, #12]
 8007af6:	4608      	mov	r0, r1
 8007af8:	4611      	mov	r1, r2
 8007afa:	461a      	mov	r2, r3
 8007afc:	4603      	mov	r3, r0
 8007afe:	817b      	strh	r3, [r7, #10]
 8007b00:	460b      	mov	r3, r1
 8007b02:	813b      	strh	r3, [r7, #8]
 8007b04:	4613      	mov	r3, r2
 8007b06:	80fb      	strh	r3, [r7, #6]
	uint8_t TxData = 0;
 8007b08:	2300      	movs	r3, #0
 8007b0a:	75fb      	strb	r3, [r7, #23]

	// Set X
	SPI_write_command(hspi, 0x91);
 8007b0c:	2191      	movs	r1, #145	; 0x91
 8007b0e:	68f8      	ldr	r0, [r7, #12]
 8007b10:	f7ff fee2 	bl	80078d8 <SPI_write_command>
	TxData = x;
 8007b14:	897b      	ldrh	r3, [r7, #10]
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007b1a:	f107 0317 	add.w	r3, r7, #23
 8007b1e:	4619      	mov	r1, r3
 8007b20:	68f8      	ldr	r0, [r7, #12]
 8007b22:	f7ff ff45 	bl	80079b0 <SPI_write_data>
	SPI_write_command(hspi, 0x92);
 8007b26:	2192      	movs	r1, #146	; 0x92
 8007b28:	68f8      	ldr	r0, [r7, #12]
 8007b2a:	f7ff fed5 	bl	80078d8 <SPI_write_command>
	TxData = x >> 8;
 8007b2e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8007b32:	121b      	asrs	r3, r3, #8
 8007b34:	b21b      	sxth	r3, r3
 8007b36:	b2db      	uxtb	r3, r3
 8007b38:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007b3a:	f107 0317 	add.w	r3, r7, #23
 8007b3e:	4619      	mov	r1, r3
 8007b40:	68f8      	ldr	r0, [r7, #12]
 8007b42:	f7ff ff35 	bl	80079b0 <SPI_write_data>

	// Set Y
	SPI_write_command(hspi, 0x93);
 8007b46:	2193      	movs	r1, #147	; 0x93
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f7ff fec5 	bl	80078d8 <SPI_write_command>
	TxData = y;
 8007b4e:	893b      	ldrh	r3, [r7, #8]
 8007b50:	b2db      	uxtb	r3, r3
 8007b52:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007b54:	f107 0317 	add.w	r3, r7, #23
 8007b58:	4619      	mov	r1, r3
 8007b5a:	68f8      	ldr	r0, [r7, #12]
 8007b5c:	f7ff ff28 	bl	80079b0 <SPI_write_data>
	SPI_write_command(hspi, 0x94);
 8007b60:	2194      	movs	r1, #148	; 0x94
 8007b62:	68f8      	ldr	r0, [r7, #12]
 8007b64:	f7ff feb8 	bl	80078d8 <SPI_write_command>
	TxData = y >> 8;
 8007b68:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8007b6c:	121b      	asrs	r3, r3, #8
 8007b6e:	b21b      	sxth	r3, r3
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007b74:	f107 0317 	add.w	r3, r7, #23
 8007b78:	4619      	mov	r1, r3
 8007b7a:	68f8      	ldr	r0, [r7, #12]
 8007b7c:	f7ff ff18 	bl	80079b0 <SPI_write_data>

	// set X1
	SPI_write_command(hspi, 0x95);
 8007b80:	2195      	movs	r1, #149	; 0x95
 8007b82:	68f8      	ldr	r0, [r7, #12]
 8007b84:	f7ff fea8 	bl	80078d8 <SPI_write_command>
	TxData = x1;
 8007b88:	88fb      	ldrh	r3, [r7, #6]
 8007b8a:	b2db      	uxtb	r3, r3
 8007b8c:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007b8e:	f107 0317 	add.w	r3, r7, #23
 8007b92:	4619      	mov	r1, r3
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f7ff ff0b 	bl	80079b0 <SPI_write_data>
	SPI_write_command(hspi, 0x96);
 8007b9a:	2196      	movs	r1, #150	; 0x96
 8007b9c:	68f8      	ldr	r0, [r7, #12]
 8007b9e:	f7ff fe9b 	bl	80078d8 <SPI_write_command>
	TxData = x1 >> 8;
 8007ba2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007ba6:	121b      	asrs	r3, r3, #8
 8007ba8:	b21b      	sxth	r3, r3
 8007baa:	b2db      	uxtb	r3, r3
 8007bac:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007bae:	f107 0317 	add.w	r3, r7, #23
 8007bb2:	4619      	mov	r1, r3
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f7ff fefb 	bl	80079b0 <SPI_write_data>

	// set Y1
	SPI_write_command(hspi, 0x97);
 8007bba:	2197      	movs	r1, #151	; 0x97
 8007bbc:	68f8      	ldr	r0, [r7, #12]
 8007bbe:	f7ff fe8b 	bl	80078d8 <SPI_write_command>
	TxData = y1;
 8007bc2:	8c3b      	ldrh	r3, [r7, #32]
 8007bc4:	b2db      	uxtb	r3, r3
 8007bc6:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007bc8:	f107 0317 	add.w	r3, r7, #23
 8007bcc:	4619      	mov	r1, r3
 8007bce:	68f8      	ldr	r0, [r7, #12]
 8007bd0:	f7ff feee 	bl	80079b0 <SPI_write_data>
	SPI_write_command(hspi, 0x98);
 8007bd4:	2198      	movs	r1, #152	; 0x98
 8007bd6:	68f8      	ldr	r0, [r7, #12]
 8007bd8:	f7ff fe7e 	bl	80078d8 <SPI_write_command>
	TxData = y1 >> 8;
 8007bdc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8007be0:	121b      	asrs	r3, r3, #8
 8007be2:	b21b      	sxth	r3, r3
 8007be4:	b2db      	uxtb	r3, r3
 8007be6:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007be8:	f107 0317 	add.w	r3, r7, #23
 8007bec:	4619      	mov	r1, r3
 8007bee:	68f8      	ldr	r0, [r7, #12]
 8007bf0:	f7ff fede 	bl	80079b0 <SPI_write_data>

	// set Color
	SPI_write_command(hspi, 0x63);
 8007bf4:	2163      	movs	r1, #99	; 0x63
 8007bf6:	68f8      	ldr	r0, [r7, #12]
 8007bf8:	f7ff fe6e 	bl	80078d8 <SPI_write_command>
	TxData = (color & 0xf800) >> 11;
 8007bfc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007bfe:	0adb      	lsrs	r3, r3, #11
 8007c00:	b29b      	uxth	r3, r3
 8007c02:	b2db      	uxtb	r3, r3
 8007c04:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007c06:	f107 0317 	add.w	r3, r7, #23
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	68f8      	ldr	r0, [r7, #12]
 8007c0e:	f7ff fecf 	bl	80079b0 <SPI_write_data>
	SPI_write_command(hspi, 0x64);
 8007c12:	2164      	movs	r1, #100	; 0x64
 8007c14:	68f8      	ldr	r0, [r7, #12]
 8007c16:	f7ff fe5f 	bl	80078d8 <SPI_write_command>
	TxData = (color & 0x07e0) >> 5;
 8007c1a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007c1c:	115b      	asrs	r3, r3, #5
 8007c1e:	b2db      	uxtb	r3, r3
 8007c20:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007c24:	b2db      	uxtb	r3, r3
 8007c26:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007c28:	f107 0317 	add.w	r3, r7, #23
 8007c2c:	4619      	mov	r1, r3
 8007c2e:	68f8      	ldr	r0, [r7, #12]
 8007c30:	f7ff febe 	bl	80079b0 <SPI_write_data>
	SPI_write_command(hspi, 0x65);
 8007c34:	2165      	movs	r1, #101	; 0x65
 8007c36:	68f8      	ldr	r0, [r7, #12]
 8007c38:	f7ff fe4e 	bl	80078d8 <SPI_write_command>
	TxData = color & 0x001f;
 8007c3c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	f003 031f 	and.w	r3, r3, #31
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	75fb      	strb	r3, [r7, #23]
	SPI_write_data(hspi, &TxData);
 8007c48:	f107 0317 	add.w	r3, r7, #23
 8007c4c:	4619      	mov	r1, r3
 8007c4e:	68f8      	ldr	r0, [r7, #12]
 8007c50:	f7ff feae 	bl	80079b0 <SPI_write_data>

	// Draw
	SPI_write_command(hspi, RA8875_DCR);
 8007c54:	2190      	movs	r1, #144	; 0x90
 8007c56:	68f8      	ldr	r0, [r7, #12]
 8007c58:	f7ff fe3e 	bl	80078d8 <SPI_write_command>
	if(filled == true) {
 8007c5c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d108      	bne.n	8007c76 <rect_helper+0x188>
		TxData = 0xB0;
 8007c64:	23b0      	movs	r3, #176	; 0xb0
 8007c66:	75fb      	strb	r3, [r7, #23]
		SPI_write_data(hspi, &TxData);
 8007c68:	f107 0317 	add.w	r3, r7, #23
 8007c6c:	4619      	mov	r1, r3
 8007c6e:	68f8      	ldr	r0, [r7, #12]
 8007c70:	f7ff fe9e 	bl	80079b0 <SPI_write_data>
 8007c74:	e007      	b.n	8007c86 <rect_helper+0x198>
	} else {
		TxData = 0x90;
 8007c76:	2390      	movs	r3, #144	; 0x90
 8007c78:	75fb      	strb	r3, [r7, #23]
		SPI_write_data(hspi, &TxData);
 8007c7a:	f107 0317 	add.w	r3, r7, #23
 8007c7e:	4619      	mov	r1, r3
 8007c80:	68f8      	ldr	r0, [r7, #12]
 8007c82:	f7ff fe95 	bl	80079b0 <SPI_write_data>
	}

	wait_poll(hspi, RA8875_DCR, RA8875_DCR_LINESQUTRI_STATUS);
 8007c86:	2280      	movs	r2, #128	; 0x80
 8007c88:	2190      	movs	r1, #144	; 0x90
 8007c8a:	68f8      	ldr	r0, [r7, #12]
 8007c8c:	f7ff ff0c 	bl	8007aa8 <wait_poll>
}
 8007c90:	bf00      	nop
 8007c92:	3718      	adds	r7, #24
 8007c94:	46bd      	mov	sp, r7
 8007c96:	bd80      	pop	{r7, pc}

08007c98 <initialize_PLL>:

/**
 * Initialize the PLL
 *
 */
uint8_t initialize_PLL(SPI_HandleTypeDef* hspi){
 8007c98:	b580      	push	{r7, lr}
 8007c9a:	b084      	sub	sp, #16
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8007ca0:	2300      	movs	r3, #0
 8007ca2:	73fb      	strb	r3, [r7, #15]
	uint8_t TxData = 0;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	73bb      	strb	r3, [r7, #14]

	TxData = RA8875_PLLC1_PLLDIV1 + 11;
 8007ca8:	230b      	movs	r3, #11
 8007caa:	73bb      	strb	r3, [r7, #14]
	ret = SPI_write_register(hspi, RA8875_PLLC1, &TxData);
 8007cac:	f107 030e 	add.w	r3, r7, #14
 8007cb0:	461a      	mov	r2, r3
 8007cb2:	2188      	movs	r1, #136	; 0x88
 8007cb4:	6878      	ldr	r0, [r7, #4]
 8007cb6:	f7ff fed4 	bl	8007a62 <SPI_write_register>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	73fb      	strb	r3, [r7, #15]
	if (ret != DISPLAY_OK)
 8007cbe:	7bfb      	ldrb	r3, [r7, #15]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d001      	beq.n	8007cc8 <initialize_PLL+0x30>
		return DISPLAY_ERROR;
 8007cc4:	23ff      	movs	r3, #255	; 0xff
 8007cc6:	e016      	b.n	8007cf6 <initialize_PLL+0x5e>
	HAL_Delay(1);
 8007cc8:	2001      	movs	r0, #1
 8007cca:	f7f9 f9a5 	bl	8001018 <HAL_Delay>

	TxData = RA8875_PLLC2_DIV4;
 8007cce:	2302      	movs	r3, #2
 8007cd0:	73bb      	strb	r3, [r7, #14]
	ret = SPI_write_register(hspi,  RA8875_PLLC2, &TxData);
 8007cd2:	f107 030e 	add.w	r3, r7, #14
 8007cd6:	461a      	mov	r2, r3
 8007cd8:	2189      	movs	r1, #137	; 0x89
 8007cda:	6878      	ldr	r0, [r7, #4]
 8007cdc:	f7ff fec1 	bl	8007a62 <SPI_write_register>
 8007ce0:	4603      	mov	r3, r0
 8007ce2:	73fb      	strb	r3, [r7, #15]
	if (ret != DISPLAY_OK)
 8007ce4:	7bfb      	ldrb	r3, [r7, #15]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d001      	beq.n	8007cee <initialize_PLL+0x56>
		return DISPLAY_ERROR;
 8007cea:	23ff      	movs	r3, #255	; 0xff
 8007cec:	e003      	b.n	8007cf6 <initialize_PLL+0x5e>
	HAL_Delay(1);
 8007cee:	2001      	movs	r0, #1
 8007cf0:	f7f9 f992 	bl	8001018 <HAL_Delay>

	return DISPLAY_OK;
 8007cf4:	2300      	movs	r3, #0
}
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	3710      	adds	r7, #16
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}
	...

08007d00 <initialize_driverIC>:

/**
 *  Initialize the driver IC (clock setup, etc etc)
 */
uint8_t initialize_driverIC(SPI_HandleTypeDef* hspi){
 8007d00:	b580      	push	{r7, lr}
 8007d02:	b086      	sub	sp, #24
 8007d04:	af00      	add	r7, sp, #0
 8007d06:	6078      	str	r0, [r7, #4]
	uint8_t ret = 0;
 8007d08:	2300      	movs	r3, #0
 8007d0a:	75fb      	strb	r3, [r7, #23]
	uint8_t TxData = 0;
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	733b      	strb	r3, [r7, #12]

	// Timing value
	uint8_t   pixclk = RA8875_PCSR_PDATL | RA8875_PCSR_2CLK;
 8007d10:	2381      	movs	r3, #129	; 0x81
 8007d12:	75bb      	strb	r3, [r7, #22]
	uint8_t   hsync_nondisp = 26;
 8007d14:	231a      	movs	r3, #26
 8007d16:	757b      	strb	r3, [r7, #21]
	uint8_t   hsync_start = 32;
 8007d18:	2320      	movs	r3, #32
 8007d1a:	753b      	strb	r3, [r7, #20]
	uint8_t   hsync_pw = 96;
 8007d1c:	2360      	movs	r3, #96	; 0x60
 8007d1e:	74fb      	strb	r3, [r7, #19]
	uint8_t   hsync_finetune = 0;
 8007d20:	2300      	movs	r3, #0
 8007d22:	74bb      	strb	r3, [r7, #18]
	uint16_t  vsync_nondisp = 32;
 8007d24:	2320      	movs	r3, #32
 8007d26:	823b      	strh	r3, [r7, #16]
	uint16_t  vsync_start = 23;
 8007d28:	2317      	movs	r3, #23
 8007d2a:	81fb      	strh	r3, [r7, #14]
	uint8_t   vsync_pw = 2;
 8007d2c:	2302      	movs	r3, #2
 8007d2e:	737b      	strb	r3, [r7, #13]
	display_voffset = 0; // vertical offset can be changed over here
 8007d30:	4bd0      	ldr	r3, [pc, #832]	; (8008074 <initialize_driverIC+0x374>)
 8007d32:	2200      	movs	r2, #0
 8007d34:	701a      	strb	r2, [r3, #0]

	initialize_PLL(hspi);
 8007d36:	6878      	ldr	r0, [r7, #4]
 8007d38:	f7ff ffae 	bl	8007c98 <initialize_PLL>

	TxData = RA8875_SYSR_16BPP | RA8875_SYSR_MCU8;
 8007d3c:	230c      	movs	r3, #12
 8007d3e:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_SYSR , &TxData);
 8007d40:	f107 030c 	add.w	r3, r7, #12
 8007d44:	461a      	mov	r2, r3
 8007d46:	2110      	movs	r1, #16
 8007d48:	6878      	ldr	r0, [r7, #4]
 8007d4a:	f7ff fe8a 	bl	8007a62 <SPI_write_register>
 8007d4e:	4603      	mov	r3, r0
 8007d50:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8007d52:	7dfb      	ldrb	r3, [r7, #23]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d001      	beq.n	8007d5c <initialize_driverIC+0x5c>
		return DISPLAY_ERROR;
 8007d58:	23ff      	movs	r3, #255	; 0xff
 8007d5a:	e1a2      	b.n	80080a2 <initialize_driverIC+0x3a2>

	TxData = pixclk;
 8007d5c:	7dbb      	ldrb	r3, [r7, #22]
 8007d5e:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_PCSR , &TxData);
 8007d60:	f107 030c 	add.w	r3, r7, #12
 8007d64:	461a      	mov	r2, r3
 8007d66:	2104      	movs	r1, #4
 8007d68:	6878      	ldr	r0, [r7, #4]
 8007d6a:	f7ff fe7a 	bl	8007a62 <SPI_write_register>
 8007d6e:	4603      	mov	r3, r0
 8007d70:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 8007d72:	7dfb      	ldrb	r3, [r7, #23]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d001      	beq.n	8007d7c <initialize_driverIC+0x7c>
		return DISPLAY_ERROR;
 8007d78:	23ff      	movs	r3, #255	; 0xff
 8007d7a:	e192      	b.n	80080a2 <initialize_driverIC+0x3a2>
	HAL_Delay(1);
 8007d7c:	2001      	movs	r0, #1
 8007d7e:	f7f9 f94b 	bl	8001018 <HAL_Delay>

	// Starting to set all the registers
	// return if errors occur in each segment (easier to debug)

	/* Horizontal settings registers */
	TxData = (display_width / 8) - 1;
 8007d82:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007d86:	08db      	lsrs	r3, r3, #3
 8007d88:	b29b      	uxth	r3, r3
 8007d8a:	b2db      	uxtb	r3, r3
 8007d8c:	3b01      	subs	r3, #1
 8007d8e:	b2db      	uxtb	r3, r3
 8007d90:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HDWR , &TxData);
 8007d92:	f107 030c 	add.w	r3, r7, #12
 8007d96:	461a      	mov	r2, r3
 8007d98:	2114      	movs	r1, #20
 8007d9a:	6878      	ldr	r0, [r7, #4]
 8007d9c:	f7ff fe61 	bl	8007a62 <SPI_write_register>
 8007da0:	4603      	mov	r3, r0
 8007da2:	461a      	mov	r2, r3
 8007da4:	7dfb      	ldrb	r3, [r7, #23]
 8007da6:	4313      	orrs	r3, r2
 8007da8:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_HNDFTR_DE_HIGH + hsync_finetune;
 8007daa:	7cbb      	ldrb	r3, [r7, #18]
 8007dac:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HNDFTR , &TxData);
 8007dae:	f107 030c 	add.w	r3, r7, #12
 8007db2:	461a      	mov	r2, r3
 8007db4:	2115      	movs	r1, #21
 8007db6:	6878      	ldr	r0, [r7, #4]
 8007db8:	f7ff fe53 	bl	8007a62 <SPI_write_register>
 8007dbc:	4603      	mov	r3, r0
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	7dfb      	ldrb	r3, [r7, #23]
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	75fb      	strb	r3, [r7, #23]
	TxData =  (hsync_nondisp - hsync_finetune - 2) / 8;
 8007dc6:	7d7a      	ldrb	r2, [r7, #21]
 8007dc8:	7cbb      	ldrb	r3, [r7, #18]
 8007dca:	1ad3      	subs	r3, r2, r3
 8007dcc:	3b02      	subs	r3, #2
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	da00      	bge.n	8007dd4 <initialize_driverIC+0xd4>
 8007dd2:	3307      	adds	r3, #7
 8007dd4:	10db      	asrs	r3, r3, #3
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HNDR , &TxData);
 8007dda:	f107 030c 	add.w	r3, r7, #12
 8007dde:	461a      	mov	r2, r3
 8007de0:	2116      	movs	r1, #22
 8007de2:	6878      	ldr	r0, [r7, #4]
 8007de4:	f7ff fe3d 	bl	8007a62 <SPI_write_register>
 8007de8:	4603      	mov	r3, r0
 8007dea:	461a      	mov	r2, r3
 8007dec:	7dfb      	ldrb	r3, [r7, #23]
 8007dee:	4313      	orrs	r3, r2
 8007df0:	75fb      	strb	r3, [r7, #23]
	TxData = hsync_start / 8 - 1;
 8007df2:	7d3b      	ldrb	r3, [r7, #20]
 8007df4:	08db      	lsrs	r3, r3, #3
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	3b01      	subs	r3, #1
 8007dfa:	b2db      	uxtb	r3, r3
 8007dfc:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSTR , &TxData);
 8007dfe:	f107 030c 	add.w	r3, r7, #12
 8007e02:	461a      	mov	r2, r3
 8007e04:	2117      	movs	r1, #23
 8007e06:	6878      	ldr	r0, [r7, #4]
 8007e08:	f7ff fe2b 	bl	8007a62 <SPI_write_register>
 8007e0c:	4603      	mov	r3, r0
 8007e0e:	461a      	mov	r2, r3
 8007e10:	7dfb      	ldrb	r3, [r7, #23]
 8007e12:	4313      	orrs	r3, r2
 8007e14:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_HPWR_LOW + (hsync_pw / 8 - 1);
 8007e16:	7cfb      	ldrb	r3, [r7, #19]
 8007e18:	08db      	lsrs	r3, r3, #3
 8007e1a:	b2db      	uxtb	r3, r3
 8007e1c:	3b01      	subs	r3, #1
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HPWR , &TxData);
 8007e22:	f107 030c 	add.w	r3, r7, #12
 8007e26:	461a      	mov	r2, r3
 8007e28:	2118      	movs	r1, #24
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f7ff fe19 	bl	8007a62 <SPI_write_register>
 8007e30:	4603      	mov	r3, r0
 8007e32:	461a      	mov	r2, r3
 8007e34:	7dfb      	ldrb	r3, [r7, #23]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8007e3a:	7dfb      	ldrb	r3, [r7, #23]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d001      	beq.n	8007e44 <initialize_driverIC+0x144>
		return DISPLAY_ERROR;
 8007e40:	23ff      	movs	r3, #255	; 0xff
 8007e42:	e12e      	b.n	80080a2 <initialize_driverIC+0x3a2>

	/* Vertical settings registers */
	TxData = (display_height - 1 + display_voffset) & 0xFF;
 8007e44:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8007e48:	b2da      	uxtb	r2, r3
 8007e4a:	4b8a      	ldr	r3, [pc, #552]	; (8008074 <initialize_driverIC+0x374>)
 8007e4c:	781b      	ldrb	r3, [r3, #0]
 8007e4e:	4413      	add	r3, r2
 8007e50:	b2db      	uxtb	r3, r3
 8007e52:	3b01      	subs	r3, #1
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VDHR0 , &TxData);
 8007e58:	f107 030c 	add.w	r3, r7, #12
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	2119      	movs	r1, #25
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f7ff fdfe 	bl	8007a62 <SPI_write_register>
 8007e66:	4603      	mov	r3, r0
 8007e68:	461a      	mov	r2, r3
 8007e6a:	7dfb      	ldrb	r3, [r7, #23]
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	75fb      	strb	r3, [r7, #23]
	TxData = (display_height - 1 + display_voffset) >> 8;
 8007e70:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8007e74:	3b01      	subs	r3, #1
 8007e76:	4a7f      	ldr	r2, [pc, #508]	; (8008074 <initialize_driverIC+0x374>)
 8007e78:	7812      	ldrb	r2, [r2, #0]
 8007e7a:	4413      	add	r3, r2
 8007e7c:	121b      	asrs	r3, r3, #8
 8007e7e:	b2db      	uxtb	r3, r3
 8007e80:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VDHR1 , &TxData);
 8007e82:	f107 030c 	add.w	r3, r7, #12
 8007e86:	461a      	mov	r2, r3
 8007e88:	211a      	movs	r1, #26
 8007e8a:	6878      	ldr	r0, [r7, #4]
 8007e8c:	f7ff fde9 	bl	8007a62 <SPI_write_register>
 8007e90:	4603      	mov	r3, r0
 8007e92:	461a      	mov	r2, r3
 8007e94:	7dfb      	ldrb	r3, [r7, #23]
 8007e96:	4313      	orrs	r3, r2
 8007e98:	75fb      	strb	r3, [r7, #23]
	TxData =  vsync_nondisp - 1;
 8007e9a:	8a3b      	ldrh	r3, [r7, #16]
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	3b01      	subs	r3, #1
 8007ea0:	b2db      	uxtb	r3, r3
 8007ea2:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VNDR0 , &TxData);
 8007ea4:	f107 030c 	add.w	r3, r7, #12
 8007ea8:	461a      	mov	r2, r3
 8007eaa:	211b      	movs	r1, #27
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f7ff fdd8 	bl	8007a62 <SPI_write_register>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	461a      	mov	r2, r3
 8007eb6:	7dfb      	ldrb	r3, [r7, #23]
 8007eb8:	4313      	orrs	r3, r2
 8007eba:	75fb      	strb	r3, [r7, #23]
	TxData =  vsync_nondisp >> 8;
 8007ebc:	8a3b      	ldrh	r3, [r7, #16]
 8007ebe:	0a1b      	lsrs	r3, r3, #8
 8007ec0:	b29b      	uxth	r3, r3
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VNDR1 , &TxData);
 8007ec6:	f107 030c 	add.w	r3, r7, #12
 8007eca:	461a      	mov	r2, r3
 8007ecc:	211c      	movs	r1, #28
 8007ece:	6878      	ldr	r0, [r7, #4]
 8007ed0:	f7ff fdc7 	bl	8007a62 <SPI_write_register>
 8007ed4:	4603      	mov	r3, r0
 8007ed6:	461a      	mov	r2, r3
 8007ed8:	7dfb      	ldrb	r3, [r7, #23]
 8007eda:	4313      	orrs	r3, r2
 8007edc:	75fb      	strb	r3, [r7, #23]
	TxData = vsync_start - 1;
 8007ede:	89fb      	ldrh	r3, [r7, #14]
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	3b01      	subs	r3, #1
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSTR0 , &TxData);
 8007ee8:	f107 030c 	add.w	r3, r7, #12
 8007eec:	461a      	mov	r2, r3
 8007eee:	211d      	movs	r1, #29
 8007ef0:	6878      	ldr	r0, [r7, #4]
 8007ef2:	f7ff fdb6 	bl	8007a62 <SPI_write_register>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	461a      	mov	r2, r3
 8007efa:	7dfb      	ldrb	r3, [r7, #23]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	75fb      	strb	r3, [r7, #23]
	TxData = vsync_start >> 8;
 8007f00:	89fb      	ldrh	r3, [r7, #14]
 8007f02:	0a1b      	lsrs	r3, r3, #8
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	b2db      	uxtb	r3, r3
 8007f08:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSTR1 , &TxData);
 8007f0a:	f107 030c 	add.w	r3, r7, #12
 8007f0e:	461a      	mov	r2, r3
 8007f10:	211e      	movs	r1, #30
 8007f12:	6878      	ldr	r0, [r7, #4]
 8007f14:	f7ff fda5 	bl	8007a62 <SPI_write_register>
 8007f18:	4603      	mov	r3, r0
 8007f1a:	461a      	mov	r2, r3
 8007f1c:	7dfb      	ldrb	r3, [r7, #23]
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	75fb      	strb	r3, [r7, #23]
	TxData = RA8875_VPWR_LOW + vsync_pw - 1;
 8007f22:	7b7b      	ldrb	r3, [r7, #13]
 8007f24:	3b01      	subs	r3, #1
 8007f26:	b2db      	uxtb	r3, r3
 8007f28:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VPWR , &TxData);
 8007f2a:	f107 030c 	add.w	r3, r7, #12
 8007f2e:	461a      	mov	r2, r3
 8007f30:	211f      	movs	r1, #31
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f7ff fd95 	bl	8007a62 <SPI_write_register>
 8007f38:	4603      	mov	r3, r0
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	7dfb      	ldrb	r3, [r7, #23]
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8007f42:	7dfb      	ldrb	r3, [r7, #23]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d001      	beq.n	8007f4c <initialize_driverIC+0x24c>
		return DISPLAY_ERROR;
 8007f48:	23ff      	movs	r3, #255	; 0xff
 8007f4a:	e0aa      	b.n	80080a2 <initialize_driverIC+0x3a2>

	/* Set active window X */
	TxData = 0;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSAW0 , &TxData);
 8007f50:	f107 030c 	add.w	r3, r7, #12
 8007f54:	461a      	mov	r2, r3
 8007f56:	2130      	movs	r1, #48	; 0x30
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f7ff fd82 	bl	8007a62 <SPI_write_register>
 8007f5e:	4603      	mov	r3, r0
 8007f60:	461a      	mov	r2, r3
 8007f62:	7dfb      	ldrb	r3, [r7, #23]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	75fb      	strb	r3, [r7, #23]
	TxData = 0;
 8007f68:	2300      	movs	r3, #0
 8007f6a:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HSAW1 , &TxData);
 8007f6c:	f107 030c 	add.w	r3, r7, #12
 8007f70:	461a      	mov	r2, r3
 8007f72:	2131      	movs	r1, #49	; 0x31
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f7ff fd74 	bl	8007a62 <SPI_write_register>
 8007f7a:	4603      	mov	r3, r0
 8007f7c:	461a      	mov	r2, r3
 8007f7e:	7dfb      	ldrb	r3, [r7, #23]
 8007f80:	4313      	orrs	r3, r2
 8007f82:	75fb      	strb	r3, [r7, #23]
	TxData =  (display_width - 1) & 0xFF;
 8007f84:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007f88:	b2db      	uxtb	r3, r3
 8007f8a:	3b01      	subs	r3, #1
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HEAW0 , &TxData);
 8007f90:	f107 030c 	add.w	r3, r7, #12
 8007f94:	461a      	mov	r2, r3
 8007f96:	2134      	movs	r1, #52	; 0x34
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f7ff fd62 	bl	8007a62 <SPI_write_register>
 8007f9e:	4603      	mov	r3, r0
 8007fa0:	461a      	mov	r2, r3
 8007fa2:	7dfb      	ldrb	r3, [r7, #23]
 8007fa4:	4313      	orrs	r3, r2
 8007fa6:	75fb      	strb	r3, [r7, #23]
	TxData = (display_width - 1) >> 8;
 8007fa8:	f44f 7348 	mov.w	r3, #800	; 0x320
 8007fac:	3b01      	subs	r3, #1
 8007fae:	121b      	asrs	r3, r3, #8
 8007fb0:	b2db      	uxtb	r3, r3
 8007fb2:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_HEAW1 , &TxData);
 8007fb4:	f107 030c 	add.w	r3, r7, #12
 8007fb8:	461a      	mov	r2, r3
 8007fba:	2135      	movs	r1, #53	; 0x35
 8007fbc:	6878      	ldr	r0, [r7, #4]
 8007fbe:	f7ff fd50 	bl	8007a62 <SPI_write_register>
 8007fc2:	4603      	mov	r3, r0
 8007fc4:	461a      	mov	r2, r3
 8007fc6:	7dfb      	ldrb	r3, [r7, #23]
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8007fcc:	7dfb      	ldrb	r3, [r7, #23]
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d001      	beq.n	8007fd6 <initialize_driverIC+0x2d6>
		return DISPLAY_ERROR;
 8007fd2:	23ff      	movs	r3, #255	; 0xff
 8007fd4:	e065      	b.n	80080a2 <initialize_driverIC+0x3a2>

	/* Set active window Y */
	TxData = 0 + display_voffset;
 8007fd6:	4b27      	ldr	r3, [pc, #156]	; (8008074 <initialize_driverIC+0x374>)
 8007fd8:	781b      	ldrb	r3, [r3, #0]
 8007fda:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSAW0 , &TxData);
 8007fdc:	f107 030c 	add.w	r3, r7, #12
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	2132      	movs	r1, #50	; 0x32
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f7ff fd3c 	bl	8007a62 <SPI_write_register>
 8007fea:	4603      	mov	r3, r0
 8007fec:	461a      	mov	r2, r3
 8007fee:	7dfb      	ldrb	r3, [r7, #23]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	75fb      	strb	r3, [r7, #23]
	TxData = 0 + display_voffset;
 8007ff4:	4b1f      	ldr	r3, [pc, #124]	; (8008074 <initialize_driverIC+0x374>)
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VSAW1 , &TxData);
 8007ffa:	f107 030c 	add.w	r3, r7, #12
 8007ffe:	461a      	mov	r2, r3
 8008000:	2133      	movs	r1, #51	; 0x33
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f7ff fd2d 	bl	8007a62 <SPI_write_register>
 8008008:	4603      	mov	r3, r0
 800800a:	461a      	mov	r2, r3
 800800c:	7dfb      	ldrb	r3, [r7, #23]
 800800e:	4313      	orrs	r3, r2
 8008010:	75fb      	strb	r3, [r7, #23]
	TxData =  (display_height - 1 + display_voffset) & 0xFF;
 8008012:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8008016:	b2da      	uxtb	r2, r3
 8008018:	4b16      	ldr	r3, [pc, #88]	; (8008074 <initialize_driverIC+0x374>)
 800801a:	781b      	ldrb	r3, [r3, #0]
 800801c:	4413      	add	r3, r2
 800801e:	b2db      	uxtb	r3, r3
 8008020:	3b01      	subs	r3, #1
 8008022:	b2db      	uxtb	r3, r3
 8008024:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VEAW0 , &TxData);
 8008026:	f107 030c 	add.w	r3, r7, #12
 800802a:	461a      	mov	r2, r3
 800802c:	2136      	movs	r1, #54	; 0x36
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f7ff fd17 	bl	8007a62 <SPI_write_register>
 8008034:	4603      	mov	r3, r0
 8008036:	461a      	mov	r2, r3
 8008038:	7dfb      	ldrb	r3, [r7, #23]
 800803a:	4313      	orrs	r3, r2
 800803c:	75fb      	strb	r3, [r7, #23]
	TxData = (display_height - 1 + display_voffset) >> 8;
 800803e:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8008042:	3b01      	subs	r3, #1
 8008044:	4a0b      	ldr	r2, [pc, #44]	; (8008074 <initialize_driverIC+0x374>)
 8008046:	7812      	ldrb	r2, [r2, #0]
 8008048:	4413      	add	r3, r2
 800804a:	121b      	asrs	r3, r3, #8
 800804c:	b2db      	uxtb	r3, r3
 800804e:	733b      	strb	r3, [r7, #12]
	ret |= SPI_write_register(hspi, RA8875_VEAW1 , &TxData);
 8008050:	f107 030c 	add.w	r3, r7, #12
 8008054:	461a      	mov	r2, r3
 8008056:	2137      	movs	r1, #55	; 0x37
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f7ff fd02 	bl	8007a62 <SPI_write_register>
 800805e:	4603      	mov	r3, r0
 8008060:	461a      	mov	r2, r3
 8008062:	7dfb      	ldrb	r3, [r7, #23]
 8008064:	4313      	orrs	r3, r2
 8008066:	75fb      	strb	r3, [r7, #23]

	if (ret != DISPLAY_OK)
 8008068:	7dfb      	ldrb	r3, [r7, #23]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d004      	beq.n	8008078 <initialize_driverIC+0x378>
		return DISPLAY_ERROR;
 800806e:	23ff      	movs	r3, #255	; 0xff
 8008070:	e017      	b.n	80080a2 <initialize_driverIC+0x3a2>
 8008072:	bf00      	nop
 8008074:	2000021c 	.word	0x2000021c

	/* Clear the entire window */
	TxData = RA8875_MCLR_START | RA8875_MCLR_FULL;
 8008078:	2380      	movs	r3, #128	; 0x80
 800807a:	733b      	strb	r3, [r7, #12]
	ret = SPI_write_register(hspi, RA8875_MCLR, &TxData);
 800807c:	f107 030c 	add.w	r3, r7, #12
 8008080:	461a      	mov	r2, r3
 8008082:	218e      	movs	r1, #142	; 0x8e
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f7ff fcec 	bl	8007a62 <SPI_write_register>
 800808a:	4603      	mov	r3, r0
 800808c:	75fb      	strb	r3, [r7, #23]
	if (ret != DISPLAY_OK)
 800808e:	7dfb      	ldrb	r3, [r7, #23]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d001      	beq.n	8008098 <initialize_driverIC+0x398>
		return DISPLAY_ERROR;
 8008094:	23ff      	movs	r3, #255	; 0xff
 8008096:	e004      	b.n	80080a2 <initialize_driverIC+0x3a2>

	HAL_Delay(500);
 8008098:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800809c:	f7f8 ffbc 	bl	8001018 <HAL_Delay>

	return DISPLAY_OK;
 80080a0:	2300      	movs	r3, #0
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3718      	adds	r7, #24
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}
 80080aa:	bf00      	nop

080080ac <initialize_display>:

/**
 *  initialize the LCD driver and any HW required by the display.
 *  Returns true if display is successfully been initialized
 */
bool initialize_display(SPI_HandleTypeDef *hspi) {
 80080ac:	b580      	push	{r7, lr}
 80080ae:	b084      	sub	sp, #16
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  uint8_t ret;
  uint8_t reg;
  uint8_t RxData = 0;
 80080b4:	2300      	movs	r3, #0
 80080b6:	737b      	strb	r3, [r7, #13]

  // CS pin to High before we start writing
  HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 80080b8:	2201      	movs	r2, #1
 80080ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80080be:	481b      	ldr	r0, [pc, #108]	; (800812c <initialize_display+0x80>)
 80080c0:	f7fa fe5a 	bl	8002d78 <HAL_GPIO_WritePin>

  // CS pin to LOW and to HIGH to reset
  HAL_GPIO_WritePin(GPIOE, RST_PIN, GPIO_PIN_RESET);
 80080c4:	2200      	movs	r2, #0
 80080c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80080ca:	4818      	ldr	r0, [pc, #96]	; (800812c <initialize_display+0x80>)
 80080cc:	f7fa fe54 	bl	8002d78 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80080d0:	2064      	movs	r0, #100	; 0x64
 80080d2:	f7f8 ffa1 	bl	8001018 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOE, RST_PIN, GPIO_PIN_SET);
 80080d6:	2201      	movs	r2, #1
 80080d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80080dc:	4813      	ldr	r0, [pc, #76]	; (800812c <initialize_display+0x80>)
 80080de:	f7fa fe4b 	bl	8002d78 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80080e2:	2064      	movs	r0, #100	; 0x64
 80080e4:	f7f8 ff98 	bl	8001018 <HAL_Delay>

  // read Register 0 to check the model
  reg = 0;
 80080e8:	2300      	movs	r3, #0
 80080ea:	73fb      	strb	r3, [r7, #15]
  ret = SPI_read_register(hspi, reg, &RxData);
 80080ec:	f107 020d 	add.w	r2, r7, #13
 80080f0:	7bfb      	ldrb	r3, [r7, #15]
 80080f2:	4619      	mov	r1, r3
 80080f4:	6878      	ldr	r0, [r7, #4]
 80080f6:	f7ff fc91 	bl	8007a1c <SPI_read_register>
 80080fa:	4603      	mov	r3, r0
 80080fc:	73bb      	strb	r3, [r7, #14]
  if(ret != DISPLAY_OK || RxData != 0x75)
 80080fe:	7bbb      	ldrb	r3, [r7, #14]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d102      	bne.n	800810a <initialize_display+0x5e>
 8008104:	7b7b      	ldrb	r3, [r7, #13]
 8008106:	2b75      	cmp	r3, #117	; 0x75
 8008108:	d001      	beq.n	800810e <initialize_display+0x62>
	  return false;
 800810a:	2300      	movs	r3, #0
 800810c:	e00a      	b.n	8008124 <initialize_display+0x78>

  ret = initialize_driverIC(hspi);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7ff fdf6 	bl	8007d00 <initialize_driverIC>
 8008114:	4603      	mov	r3, r0
 8008116:	73bb      	strb	r3, [r7, #14]
  if(ret != DISPLAY_OK)
 8008118:	7bbb      	ldrb	r3, [r7, #14]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d001      	beq.n	8008122 <initialize_display+0x76>
	  return false;
 800811e:	2300      	movs	r3, #0
 8008120:	e000      	b.n	8008124 <initialize_display+0x78>

  return true;
 8008122:	2301      	movs	r3, #1
}
 8008124:	4618      	mov	r0, r3
 8008126:	3710      	adds	r7, #16
 8008128:	46bd      	mov	sp, r7
 800812a:	bd80      	pop	{r7, pc}
 800812c:	48001000 	.word	0x48001000

08008130 <display_on>:

/**
 *  Power on the display
 */
void display_on(SPI_HandleTypeDef *hspi, bool on){
 8008130:	b580      	push	{r7, lr}
 8008132:	b084      	sub	sp, #16
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
 8008138:	460b      	mov	r3, r1
 800813a:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = 0;
 800813c:	2300      	movs	r3, #0
 800813e:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 8008140:	78fb      	ldrb	r3, [r7, #3]
 8008142:	2b01      	cmp	r3, #1
 8008144:	d109      	bne.n	800815a <display_on+0x2a>
	{
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPON;
 8008146:	2380      	movs	r3, #128	; 0x80
 8008148:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
 800814a:	f107 030f 	add.w	r3, r7, #15
 800814e:	461a      	mov	r2, r3
 8008150:	2101      	movs	r1, #1
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f7ff fc85 	bl	8007a62 <SPI_write_register>
	else
	{
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPOFF;
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
	}
	return;
 8008158:	e009      	b.n	800816e <display_on+0x3e>
		TxData = RA8875_PWRR_NORMAL | RA8875_PWRR_DISPOFF;
 800815a:	2300      	movs	r3, #0
 800815c:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_PWRR, &TxData);
 800815e:	f107 030f 	add.w	r3, r7, #15
 8008162:	461a      	mov	r2, r3
 8008164:	2101      	movs	r1, #1
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f7ff fc7b 	bl	8007a62 <SPI_write_register>
	return;
 800816c:	bf00      	nop
}
 800816e:	3710      	adds	r7, #16
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <GPIOX_on>:

/**
 *  Set the Extra General Purpose IO Register
 *
 */
void GPIOX_on(SPI_HandleTypeDef *hspi, bool on){
 8008174:	b580      	push	{r7, lr}
 8008176:	b084      	sub	sp, #16
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
 800817c:	460b      	mov	r3, r1
 800817e:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = 0;
 8008180:	2300      	movs	r3, #0
 8008182:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 8008184:	78fb      	ldrb	r3, [r7, #3]
 8008186:	2b01      	cmp	r3, #1
 8008188:	d109      	bne.n	800819e <GPIOX_on+0x2a>
	{
		TxData = 1;
 800818a:	2301      	movs	r3, #1
 800818c:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
 800818e:	f107 030f 	add.w	r3, r7, #15
 8008192:	461a      	mov	r2, r3
 8008194:	21c7      	movs	r1, #199	; 0xc7
 8008196:	6878      	ldr	r0, [r7, #4]
 8008198:	f7ff fc63 	bl	8007a62 <SPI_write_register>
	else
	{
		TxData = 0;
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
	}
	return;
 800819c:	e009      	b.n	80081b2 <GPIOX_on+0x3e>
		TxData = 0;
 800819e:	2300      	movs	r3, #0
 80081a0:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_GPIOX, &TxData);
 80081a2:	f107 030f 	add.w	r3, r7, #15
 80081a6:	461a      	mov	r2, r3
 80081a8:	21c7      	movs	r1, #199	; 0xc7
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f7ff fc59 	bl	8007a62 <SPI_write_register>
	return;
 80081b0:	bf00      	nop
}
 80081b2:	3710      	adds	r7, #16
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <PWM1_config>:

/**
 *  Configure the PWM1 clock
 */
void PWM1_config(SPI_HandleTypeDef *hspi, bool on, uint8_t clock){
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b084      	sub	sp, #16
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
 80081c0:	460b      	mov	r3, r1
 80081c2:	70fb      	strb	r3, [r7, #3]
 80081c4:	4613      	mov	r3, r2
 80081c6:	70bb      	strb	r3, [r7, #2]
	uint8_t TxData = 0;
 80081c8:	2300      	movs	r3, #0
 80081ca:	73fb      	strb	r3, [r7, #15]

	if(on == true)
 80081cc:	78fb      	ldrb	r3, [r7, #3]
 80081ce:	2b01      	cmp	r3, #1
 80081d0:	d111      	bne.n	80081f6 <PWM1_config+0x3e>
	{
		TxData = RA8875_P1CR_ENABLE | (clock & 0xF);
 80081d2:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80081d6:	f003 030f 	and.w	r3, r3, #15
 80081da:	b25b      	sxtb	r3, r3
 80081dc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80081e0:	b25b      	sxtb	r3, r3
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
 80081e6:	f107 030f 	add.w	r3, r7, #15
 80081ea:	461a      	mov	r2, r3
 80081ec:	218a      	movs	r1, #138	; 0x8a
 80081ee:	6878      	ldr	r0, [r7, #4]
 80081f0:	f7ff fc37 	bl	8007a62 <SPI_write_register>
	else
	{
		TxData = RA8875_P1CR_DISABLE | (clock & 0xF);
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
	}
	return;
 80081f4:	e00c      	b.n	8008210 <PWM1_config+0x58>
		TxData = RA8875_P1CR_DISABLE | (clock & 0xF);
 80081f6:	78bb      	ldrb	r3, [r7, #2]
 80081f8:	f003 030f 	and.w	r3, r3, #15
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	73fb      	strb	r3, [r7, #15]
		SPI_write_register(hspi, RA8875_P1CR, &TxData);
 8008200:	f107 030f 	add.w	r3, r7, #15
 8008204:	461a      	mov	r2, r3
 8008206:	218a      	movs	r1, #138	; 0x8a
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f7ff fc2a 	bl	8007a62 <SPI_write_register>
	return;
 800820e:	bf00      	nop
}
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}

08008216 <PWM1_out>:

/**
 * Configure the duty cycle of the PWM
 *
 */
void PWM1_out(SPI_HandleTypeDef *hspi, uint8_t duty_cycle){
 8008216:	b580      	push	{r7, lr}
 8008218:	b084      	sub	sp, #16
 800821a:	af00      	add	r7, sp, #0
 800821c:	6078      	str	r0, [r7, #4]
 800821e:	460b      	mov	r3, r1
 8008220:	70fb      	strb	r3, [r7, #3]
	uint8_t TxData = duty_cycle;
 8008222:	78fb      	ldrb	r3, [r7, #3]
 8008224:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, RA8875_P1DCR, &TxData);
 8008226:	f107 030f 	add.w	r3, r7, #15
 800822a:	461a      	mov	r2, r3
 800822c:	218b      	movs	r1, #139	; 0x8b
 800822e:	6878      	ldr	r0, [r7, #4]
 8008230:	f7ff fc17 	bl	8007a62 <SPI_write_register>
}
 8008234:	bf00      	nop
 8008236:	3710      	adds	r7, #16
 8008238:	46bd      	mov	sp, r7
 800823a:	bd80      	pop	{r7, pc}

0800823c <fill_screen>:

/**
 *  Fill the screen with color
 *
 */
void fill_screen(SPI_HandleTypeDef *hspi, uint16_t color) {
 800823c:	b580      	push	{r7, lr}
 800823e:	b086      	sub	sp, #24
 8008240:	af04      	add	r7, sp, #16
 8008242:	6078      	str	r0, [r7, #4]
 8008244:	460b      	mov	r3, r1
 8008246:	807b      	strh	r3, [r7, #2]
	rect_helper(hspi, 0, 0, display_width - 1, display_height - 1, color, true);
 8008248:	f44f 7348 	mov.w	r3, #800	; 0x320
 800824c:	3b01      	subs	r3, #1
 800824e:	b29b      	uxth	r3, r3
 8008250:	b219      	sxth	r1, r3
 8008252:	f44f 73f0 	mov.w	r3, #480	; 0x1e0
 8008256:	3b01      	subs	r3, #1
 8008258:	b29b      	uxth	r3, r3
 800825a:	b21b      	sxth	r3, r3
 800825c:	2201      	movs	r2, #1
 800825e:	9202      	str	r2, [sp, #8]
 8008260:	887a      	ldrh	r2, [r7, #2]
 8008262:	9201      	str	r2, [sp, #4]
 8008264:	9300      	str	r3, [sp, #0]
 8008266:	460b      	mov	r3, r1
 8008268:	2200      	movs	r2, #0
 800826a:	2100      	movs	r1, #0
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f7ff fc3e 	bl	8007aee <rect_helper>
}
 8008272:	bf00      	nop
 8008274:	3708      	adds	r7, #8
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}

0800827a <text_mode>:

/**
 *  Sets the display in text mode
 *
 */
void text_mode(SPI_HandleTypeDef *hspi) {
 800827a:	b580      	push	{r7, lr}
 800827c:	b084      	sub	sp, #16
 800827e:	af00      	add	r7, sp, #0
 8008280:	6078      	str	r0, [r7, #4]
	uint8_t RxData = 0;
 8008282:	2300      	movs	r3, #0
 8008284:	73fb      	strb	r3, [r7, #15]
	// Set text mode
	SPI_read_register(hspi, RA8875_MWCR0, &RxData);
 8008286:	f107 030f 	add.w	r3, r7, #15
 800828a:	461a      	mov	r2, r3
 800828c:	2140      	movs	r1, #64	; 0x40
 800828e:	6878      	ldr	r0, [r7, #4]
 8008290:	f7ff fbc4 	bl	8007a1c <SPI_read_register>
	RxData |= RA8875_MWCR0_TXTMODE;
 8008294:	7bfb      	ldrb	r3, [r7, #15]
 8008296:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800829a:	b2db      	uxtb	r3, r3
 800829c:	73fb      	strb	r3, [r7, #15]
	SPI_write_data(hspi, &RxData);
 800829e:	f107 030f 	add.w	r3, r7, #15
 80082a2:	4619      	mov	r1, r3
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f7ff fb83 	bl	80079b0 <SPI_write_data>

	// Select internal (ROM) font
	SPI_read_register(hspi, 0x21, &RxData);
 80082aa:	f107 030f 	add.w	r3, r7, #15
 80082ae:	461a      	mov	r2, r3
 80082b0:	2121      	movs	r1, #33	; 0x21
 80082b2:	6878      	ldr	r0, [r7, #4]
 80082b4:	f7ff fbb2 	bl	8007a1c <SPI_read_register>
	RxData &= ~((1 << 7) | (1 << 5)); // clear bits 7 and 5
 80082b8:	7bfb      	ldrb	r3, [r7, #15]
 80082ba:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 80082be:	b2db      	uxtb	r3, r3
 80082c0:	73fb      	strb	r3, [r7, #15]
	SPI_write_data(hspi, &RxData);
 80082c2:	f107 030f 	add.w	r3, r7, #15
 80082c6:	4619      	mov	r1, r3
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f7ff fb71 	bl	80079b0 <SPI_write_data>
}
 80082ce:	bf00      	nop
 80082d0:	3710      	adds	r7, #16
 80082d2:	46bd      	mov	sp, r7
 80082d4:	bd80      	pop	{r7, pc}

080082d6 <set_cursor>:

/**
 *  Set the location of the cursor
 *
 */
void set_cursor(SPI_HandleTypeDef *hspi, uint16_t x, uint16_t y){
 80082d6:	b580      	push	{r7, lr}
 80082d8:	b084      	sub	sp, #16
 80082da:	af00      	add	r7, sp, #0
 80082dc:	6078      	str	r0, [r7, #4]
 80082de:	460b      	mov	r3, r1
 80082e0:	807b      	strh	r3, [r7, #2]
 80082e2:	4613      	mov	r3, r2
 80082e4:	803b      	strh	r3, [r7, #0]
	uint8_t TxData = 0;
 80082e6:	2300      	movs	r3, #0
 80082e8:	73fb      	strb	r3, [r7, #15]

	TxData = x & 0xFF;
 80082ea:	887b      	ldrh	r3, [r7, #2]
 80082ec:	b2db      	uxtb	r3, r3
 80082ee:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2A, &TxData);
 80082f0:	f107 030f 	add.w	r3, r7, #15
 80082f4:	461a      	mov	r2, r3
 80082f6:	212a      	movs	r1, #42	; 0x2a
 80082f8:	6878      	ldr	r0, [r7, #4]
 80082fa:	f7ff fbb2 	bl	8007a62 <SPI_write_register>

	TxData = x >> 8;
 80082fe:	887b      	ldrh	r3, [r7, #2]
 8008300:	0a1b      	lsrs	r3, r3, #8
 8008302:	b29b      	uxth	r3, r3
 8008304:	b2db      	uxtb	r3, r3
 8008306:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2B, &TxData);
 8008308:	f107 030f 	add.w	r3, r7, #15
 800830c:	461a      	mov	r2, r3
 800830e:	212b      	movs	r1, #43	; 0x2b
 8008310:	6878      	ldr	r0, [r7, #4]
 8008312:	f7ff fba6 	bl	8007a62 <SPI_write_register>

	TxData = y & 0xFF;
 8008316:	883b      	ldrh	r3, [r7, #0]
 8008318:	b2db      	uxtb	r3, r3
 800831a:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2C, &TxData);
 800831c:	f107 030f 	add.w	r3, r7, #15
 8008320:	461a      	mov	r2, r3
 8008322:	212c      	movs	r1, #44	; 0x2c
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7ff fb9c 	bl	8007a62 <SPI_write_register>

	TxData = y >> 8;
 800832a:	883b      	ldrh	r3, [r7, #0]
 800832c:	0a1b      	lsrs	r3, r3, #8
 800832e:	b29b      	uxth	r3, r3
 8008330:	b2db      	uxtb	r3, r3
 8008332:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x2D, &TxData);
 8008334:	f107 030f 	add.w	r3, r7, #15
 8008338:	461a      	mov	r2, r3
 800833a:	212d      	movs	r1, #45	; 0x2d
 800833c:	6878      	ldr	r0, [r7, #4]
 800833e:	f7ff fb90 	bl	8007a62 <SPI_write_register>
}
 8008342:	bf00      	nop
 8008344:	3710      	adds	r7, #16
 8008346:	46bd      	mov	sp, r7
 8008348:	bd80      	pop	{r7, pc}

0800834a <text_write>:

/**
 *  Write the string to the screen
 */
void text_write(SPI_HandleTypeDef *hspi, char* buffer, uint16_t len) {
 800834a:	b580      	push	{r7, lr}
 800834c:	b086      	sub	sp, #24
 800834e:	af00      	add	r7, sp, #0
 8008350:	60f8      	str	r0, [r7, #12]
 8008352:	60b9      	str	r1, [r7, #8]
 8008354:	4613      	mov	r3, r2
 8008356:	80fb      	strh	r3, [r7, #6]
	SPI_write_command(hspi, RA8875_MRWC);
 8008358:	2102      	movs	r1, #2
 800835a:	68f8      	ldr	r0, [r7, #12]
 800835c:	f7ff fabc 	bl	80078d8 <SPI_write_command>

	for(uint16_t i = 0; i < len; i++) {
 8008360:	2300      	movs	r3, #0
 8008362:	82fb      	strh	r3, [r7, #22]
 8008364:	e00d      	b.n	8008382 <text_write+0x38>
		uint8_t each_char = buffer[i];
 8008366:	8afb      	ldrh	r3, [r7, #22]
 8008368:	68ba      	ldr	r2, [r7, #8]
 800836a:	4413      	add	r3, r2
 800836c:	781b      	ldrb	r3, [r3, #0]
 800836e:	757b      	strb	r3, [r7, #21]
		SPI_write_data(hspi, &each_char);
 8008370:	f107 0315 	add.w	r3, r7, #21
 8008374:	4619      	mov	r1, r3
 8008376:	68f8      	ldr	r0, [r7, #12]
 8008378:	f7ff fb1a 	bl	80079b0 <SPI_write_data>
	for(uint16_t i = 0; i < len; i++) {
 800837c:	8afb      	ldrh	r3, [r7, #22]
 800837e:	3301      	adds	r3, #1
 8008380:	82fb      	strh	r3, [r7, #22]
 8008382:	8afa      	ldrh	r2, [r7, #22]
 8008384:	88fb      	ldrh	r3, [r7, #6]
 8008386:	429a      	cmp	r2, r3
 8008388:	d3ed      	bcc.n	8008366 <text_write+0x1c>
	}
	HAL_Delay(1);
 800838a:	2001      	movs	r0, #1
 800838c:	f7f8 fe44 	bl	8001018 <HAL_Delay>
}
 8008390:	bf00      	nop
 8008392:	3718      	adds	r7, #24
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <clear_screen>:

void clear_screen(SPI_HandleTypeDef *hspi) {
 8008398:	b580      	push	{r7, lr}
 800839a:	b084      	sub	sp, #16
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
	uint8_t TxData = 0;
 80083a0:	2300      	movs	r3, #0
 80083a2:	73fb      	strb	r3, [r7, #15]

	TxData = RA8875_MCLR_START | RA8875_MCLR_FULL;
 80083a4:	2380      	movs	r3, #128	; 0x80
 80083a6:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, RA8875_MCLR, &TxData);
 80083a8:	f107 030f 	add.w	r3, r7, #15
 80083ac:	461a      	mov	r2, r3
 80083ae:	218e      	movs	r1, #142	; 0x8e
 80083b0:	6878      	ldr	r0, [r7, #4]
 80083b2:	f7ff fb56 	bl	8007a62 <SPI_write_register>
}
 80083b6:	bf00      	nop
 80083b8:	3710      	adds	r7, #16
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}

080083be <set_text_color>:

/**
 *  Set the color of the text
 *
 */
void set_text_color(SPI_HandleTypeDef *hspi, uint16_t text_color) {
 80083be:	b580      	push	{r7, lr}
 80083c0:	b084      	sub	sp, #16
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
 80083c6:	460b      	mov	r3, r1
 80083c8:	807b      	strh	r3, [r7, #2]
	uint8_t TxData = 0;
 80083ca:	2300      	movs	r3, #0
 80083cc:	73fb      	strb	r3, [r7, #15]
	uint8_t RxData = 0;
 80083ce:	2300      	movs	r3, #0
 80083d0:	73bb      	strb	r3, [r7, #14]

	// Set Fore Color
	TxData = ((text_color & 0xf800) >> 11);
 80083d2:	887b      	ldrh	r3, [r7, #2]
 80083d4:	0adb      	lsrs	r3, r3, #11
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	b2db      	uxtb	r3, r3
 80083da:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x63, &TxData);
 80083dc:	f107 030f 	add.w	r3, r7, #15
 80083e0:	461a      	mov	r2, r3
 80083e2:	2163      	movs	r1, #99	; 0x63
 80083e4:	6878      	ldr	r0, [r7, #4]
 80083e6:	f7ff fb3c 	bl	8007a62 <SPI_write_register>

	TxData = ((text_color & 0x07e0) >> 5);
 80083ea:	887b      	ldrh	r3, [r7, #2]
 80083ec:	115b      	asrs	r3, r3, #5
 80083ee:	b2db      	uxtb	r3, r3
 80083f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x64, &TxData);
 80083f8:	f107 030f 	add.w	r3, r7, #15
 80083fc:	461a      	mov	r2, r3
 80083fe:	2164      	movs	r1, #100	; 0x64
 8008400:	6878      	ldr	r0, [r7, #4]
 8008402:	f7ff fb2e 	bl	8007a62 <SPI_write_register>

	TxData = text_color & 0x001f;
 8008406:	887b      	ldrh	r3, [r7, #2]
 8008408:	b2db      	uxtb	r3, r3
 800840a:	f003 031f 	and.w	r3, r3, #31
 800840e:	b2db      	uxtb	r3, r3
 8008410:	73fb      	strb	r3, [r7, #15]
	SPI_write_register(hspi, 0x65, &TxData);
 8008412:	f107 030f 	add.w	r3, r7, #15
 8008416:	461a      	mov	r2, r3
 8008418:	2165      	movs	r1, #101	; 0x65
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f7ff fb21 	bl	8007a62 <SPI_write_register>

	// Set transparency flag
	TxData = text_color & 0x001f;
 8008420:	887b      	ldrh	r3, [r7, #2]
 8008422:	b2db      	uxtb	r3, r3
 8008424:	f003 031f 	and.w	r3, r3, #31
 8008428:	b2db      	uxtb	r3, r3
 800842a:	73fb      	strb	r3, [r7, #15]
	SPI_read_register(hspi, 0x22, &RxData);
 800842c:	f107 030e 	add.w	r3, r7, #14
 8008430:	461a      	mov	r2, r3
 8008432:	2122      	movs	r1, #34	; 0x22
 8008434:	6878      	ldr	r0, [r7, #4]
 8008436:	f7ff faf1 	bl	8007a1c <SPI_read_register>
	RxData |= (1 << 6);
 800843a:	7bbb      	ldrb	r3, [r7, #14]
 800843c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008440:	b2db      	uxtb	r3, r3
 8008442:	73bb      	strb	r3, [r7, #14]
	SPI_write_data(hspi, &RxData);
 8008444:	f107 030e 	add.w	r3, r7, #14
 8008448:	4619      	mov	r1, r3
 800844a:	6878      	ldr	r0, [r7, #4]
 800844c:	f7ff fab0 	bl	80079b0 <SPI_write_data>
}
 8008450:	bf00      	nop
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <enlarge_text>:

/**
 *  Enlarge the text, 4x zoom is the max
 *
 */
void enlarge_text(SPI_HandleTypeDef *hspi, uint8_t zoom) {
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	460b      	mov	r3, r1
 8008462:	70fb      	strb	r3, [r7, #3]
	uint8_t actual_zoom = zoom - 1;
 8008464:	78fb      	ldrb	r3, [r7, #3]
 8008466:	3b01      	subs	r3, #1
 8008468:	73fb      	strb	r3, [r7, #15]
	uint8_t RxData = 0;
 800846a:	2300      	movs	r3, #0
 800846c:	73bb      	strb	r3, [r7, #14]

	if(actual_zoom > 3)
 800846e:	7bfb      	ldrb	r3, [r7, #15]
 8008470:	2b03      	cmp	r3, #3
 8008472:	d901      	bls.n	8008478 <enlarge_text+0x20>
		actual_zoom = 3;
 8008474:	2303      	movs	r3, #3
 8008476:	73fb      	strb	r3, [r7, #15]

	SPI_read_register(hspi, 0x22 , &RxData);
 8008478:	f107 030e 	add.w	r3, r7, #14
 800847c:	461a      	mov	r2, r3
 800847e:	2122      	movs	r1, #34	; 0x22
 8008480:	6878      	ldr	r0, [r7, #4]
 8008482:	f7ff facb 	bl	8007a1c <SPI_read_register>
	RxData &= ~(0xF);
 8008486:	7bbb      	ldrb	r3, [r7, #14]
 8008488:	f023 030f 	bic.w	r3, r3, #15
 800848c:	b2db      	uxtb	r3, r3
 800848e:	73bb      	strb	r3, [r7, #14]
	RxData |= actual_zoom << 2;
 8008490:	7bfb      	ldrb	r3, [r7, #15]
 8008492:	009b      	lsls	r3, r3, #2
 8008494:	b25a      	sxtb	r2, r3
 8008496:	7bbb      	ldrb	r3, [r7, #14]
 8008498:	b25b      	sxtb	r3, r3
 800849a:	4313      	orrs	r3, r2
 800849c:	b25b      	sxtb	r3, r3
 800849e:	b2db      	uxtb	r3, r3
 80084a0:	73bb      	strb	r3, [r7, #14]
	RxData |= actual_zoom;
 80084a2:	7bba      	ldrb	r2, [r7, #14]
 80084a4:	7bfb      	ldrb	r3, [r7, #15]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	73bb      	strb	r3, [r7, #14]
	SPI_write_data(hspi, &RxData);
 80084ac:	f107 030e 	add.w	r3, r7, #14
 80084b0:	4619      	mov	r1, r3
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f7ff fa7c 	bl	80079b0 <SPI_write_data>

}
 80084b8:	bf00      	nop
 80084ba:	3710      	adds	r7, #16
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <main_display_init>:

/**
 * Initialize the display to our settings
 *
 */
void main_display_init(SPI_HandleTypeDef *hspi) {
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b082      	sub	sp, #8
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
	 initialize_display(hspi); // initialize display
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f7ff fdef 	bl	80080ac <initialize_display>
	 display_on(hspi, true); // turn on display
 80084ce:	2101      	movs	r1, #1
 80084d0:	6878      	ldr	r0, [r7, #4]
 80084d2:	f7ff fe2d 	bl	8008130 <display_on>
	 GPIOX_on(hspi, true);  // Enable TFT - display enable tied to GPIOX
 80084d6:	2101      	movs	r1, #1
 80084d8:	6878      	ldr	r0, [r7, #4]
 80084da:	f7ff fe4b 	bl	8008174 <GPIOX_on>
	 PWM1_config(hspi, true, RA8875_PWM_CLK_DIV1024); // turn on the backlight using PWM
 80084de:	220a      	movs	r2, #10
 80084e0:	2101      	movs	r1, #1
 80084e2:	6878      	ldr	r0, [r7, #4]
 80084e4:	f7ff fe68 	bl	80081b8 <PWM1_config>
	 PWM1_out(hspi, 255); // set blacklight to the highest
 80084e8:	21ff      	movs	r1, #255	; 0xff
 80084ea:	6878      	ldr	r0, [r7, #4]
 80084ec:	f7ff fe93 	bl	8008216 <PWM1_out>
	 fill_screen(hspi, RA8875_BLACK);
 80084f0:	2100      	movs	r1, #0
 80084f2:	6878      	ldr	r0, [r7, #4]
 80084f4:	f7ff fea2 	bl	800823c <fill_screen>
	 text_mode(hspi); // Switch from graphics mode to text mode
 80084f8:	6878      	ldr	r0, [r7, #4]
 80084fa:	f7ff febe 	bl	800827a <text_mode>

}
 80084fe:	bf00      	nop
 8008500:	3708      	adds	r7, #8
 8008502:	46bd      	mov	sp, r7
 8008504:	bd80      	pop	{r7, pc}

08008506 <print_message>:

void print_message(SPI_HandleTypeDef *hspi, char *msg, int height) {
 8008506:	b580      	push	{r7, lr}
 8008508:	b084      	sub	sp, #16
 800850a:	af00      	add	r7, sp, #0
 800850c:	60f8      	str	r0, [r7, #12]
 800850e:	60b9      	str	r1, [r7, #8]
 8008510:	607a      	str	r2, [r7, #4]
	if(msg != NULL) {
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d017      	beq.n	8008548 <print_message+0x42>
		set_cursor(hspi, 15, 235 + height * next_line_height);
 8008518:	2323      	movs	r3, #35	; 0x23
 800851a:	b29a      	uxth	r2, r3
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	b29b      	uxth	r3, r3
 8008520:	fb12 f303 	smulbb	r3, r2, r3
 8008524:	b29b      	uxth	r3, r3
 8008526:	33eb      	adds	r3, #235	; 0xeb
 8008528:	b29b      	uxth	r3, r3
 800852a:	461a      	mov	r2, r3
 800852c:	210f      	movs	r1, #15
 800852e:	68f8      	ldr	r0, [r7, #12]
 8008530:	f7ff fed1 	bl	80082d6 <set_cursor>
		text_write(hspi, msg, strlen(msg)); // Write the string to the display
 8008534:	68b8      	ldr	r0, [r7, #8]
 8008536:	f7f7 fe4b 	bl	80001d0 <strlen>
 800853a:	4603      	mov	r3, r0
 800853c:	b29b      	uxth	r3, r3
 800853e:	461a      	mov	r2, r3
 8008540:	68b9      	ldr	r1, [r7, #8]
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	f7ff ff01 	bl	800834a <text_write>
	}
}
 8008548:	bf00      	nop
 800854a:	3710      	adds	r7, #16
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <main_display_info>:

/**
 * Display number of people in store, number of people in Queue and output Messages:
 * using height 35 as next line
 */
void main_display_info(SPI_HandleTypeDef *hspi, int num_people_in_store, int num_people_in_queue, int max_capacity, char *msg1, char* msg2, char* msg3, char* msg4) {
 8008550:	b590      	push	{r4, r7, lr}
 8008552:	b099      	sub	sp, #100	; 0x64
 8008554:	af00      	add	r7, sp, #0
 8008556:	60f8      	str	r0, [r7, #12]
 8008558:	60b9      	str	r1, [r7, #8]
 800855a:	607a      	str	r2, [r7, #4]
 800855c:	603b      	str	r3, [r7, #0]
	char buffer[64];
	char msg_header[] = "     Messages:";
 800855e:	4b45      	ldr	r3, [pc, #276]	; (8008674 <main_display_info+0x124>)
 8008560:	f107 0410 	add.w	r4, r7, #16
 8008564:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8008566:	c407      	stmia	r4!, {r0, r1, r2}
 8008568:	8023      	strh	r3, [r4, #0]
 800856a:	3402      	adds	r4, #2
 800856c:	0c1b      	lsrs	r3, r3, #16
 800856e:	7023      	strb	r3, [r4, #0]

	// Basic setup, clear screen, set color and set text size
	clear_screen(hspi);
 8008570:	68f8      	ldr	r0, [r7, #12]
 8008572:	f7ff ff11 	bl	8008398 <clear_screen>
	set_text_color(hspi, RA8875_WHITE);
 8008576:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800857a:	68f8      	ldr	r0, [r7, #12]
 800857c:	f7ff ff1f 	bl	80083be <set_text_color>
	enlarge_text(hspi, 2);
 8008580:	2102      	movs	r1, #2
 8008582:	68f8      	ldr	r0, [r7, #12]
 8008584:	f7ff ff68 	bl	8008458 <enlarge_text>

	sprintf(buffer, "     Number of people in store: %d", num_people_in_store);
 8008588:	f107 0320 	add.w	r3, r7, #32
 800858c:	68ba      	ldr	r2, [r7, #8]
 800858e:	493a      	ldr	r1, [pc, #232]	; (8008678 <main_display_info+0x128>)
 8008590:	4618      	mov	r0, r3
 8008592:	f005 f9af 	bl	800d8f4 <siprintf>
	set_cursor(hspi, 15, 20);
 8008596:	2214      	movs	r2, #20
 8008598:	210f      	movs	r1, #15
 800859a:	68f8      	ldr	r0, [r7, #12]
 800859c:	f7ff fe9b 	bl	80082d6 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 80085a0:	f107 0320 	add.w	r3, r7, #32
 80085a4:	4618      	mov	r0, r3
 80085a6:	f7f7 fe13 	bl	80001d0 <strlen>
 80085aa:	4603      	mov	r3, r0
 80085ac:	b29a      	uxth	r2, r3
 80085ae:	f107 0320 	add.w	r3, r7, #32
 80085b2:	4619      	mov	r1, r3
 80085b4:	68f8      	ldr	r0, [r7, #12]
 80085b6:	f7ff fec8 	bl	800834a <text_write>

	sprintf(buffer, "     Number of people on queue: %d", num_people_in_queue);
 80085ba:	f107 0320 	add.w	r3, r7, #32
 80085be:	687a      	ldr	r2, [r7, #4]
 80085c0:	492e      	ldr	r1, [pc, #184]	; (800867c <main_display_info+0x12c>)
 80085c2:	4618      	mov	r0, r3
 80085c4:	f005 f996 	bl	800d8f4 <siprintf>
	set_cursor(hspi, 15, 55);
 80085c8:	2237      	movs	r2, #55	; 0x37
 80085ca:	210f      	movs	r1, #15
 80085cc:	68f8      	ldr	r0, [r7, #12]
 80085ce:	f7ff fe82 	bl	80082d6 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 80085d2:	f107 0320 	add.w	r3, r7, #32
 80085d6:	4618      	mov	r0, r3
 80085d8:	f7f7 fdfa 	bl	80001d0 <strlen>
 80085dc:	4603      	mov	r3, r0
 80085de:	b29a      	uxth	r2, r3
 80085e0:	f107 0320 	add.w	r3, r7, #32
 80085e4:	4619      	mov	r1, r3
 80085e6:	68f8      	ldr	r0, [r7, #12]
 80085e8:	f7ff feaf 	bl	800834a <text_write>

	sprintf(buffer, "     Max Capacity allowed: %d", max_capacity);
 80085ec:	f107 0320 	add.w	r3, r7, #32
 80085f0:	683a      	ldr	r2, [r7, #0]
 80085f2:	4923      	ldr	r1, [pc, #140]	; (8008680 <main_display_info+0x130>)
 80085f4:	4618      	mov	r0, r3
 80085f6:	f005 f97d 	bl	800d8f4 <siprintf>
	set_cursor(hspi, 15, 90);
 80085fa:	225a      	movs	r2, #90	; 0x5a
 80085fc:	210f      	movs	r1, #15
 80085fe:	68f8      	ldr	r0, [r7, #12]
 8008600:	f7ff fe69 	bl	80082d6 <set_cursor>
	text_write(hspi, buffer, strlen(buffer)); // Write the string to the display
 8008604:	f107 0320 	add.w	r3, r7, #32
 8008608:	4618      	mov	r0, r3
 800860a:	f7f7 fde1 	bl	80001d0 <strlen>
 800860e:	4603      	mov	r3, r0
 8008610:	b29a      	uxth	r2, r3
 8008612:	f107 0320 	add.w	r3, r7, #32
 8008616:	4619      	mov	r1, r3
 8008618:	68f8      	ldr	r0, [r7, #12]
 800861a:	f7ff fe96 	bl	800834a <text_write>

	set_cursor(hspi, 15, 200);
 800861e:	22c8      	movs	r2, #200	; 0xc8
 8008620:	210f      	movs	r1, #15
 8008622:	68f8      	ldr	r0, [r7, #12]
 8008624:	f7ff fe57 	bl	80082d6 <set_cursor>
	text_write(hspi, msg_header, strlen(msg_header)); // Write the string to the display
 8008628:	f107 0310 	add.w	r3, r7, #16
 800862c:	4618      	mov	r0, r3
 800862e:	f7f7 fdcf 	bl	80001d0 <strlen>
 8008632:	4603      	mov	r3, r0
 8008634:	b29a      	uxth	r2, r3
 8008636:	f107 0310 	add.w	r3, r7, #16
 800863a:	4619      	mov	r1, r3
 800863c:	68f8      	ldr	r0, [r7, #12]
 800863e:	f7ff fe84 	bl	800834a <text_write>

	print_message(hspi, msg1, 0);
 8008642:	2200      	movs	r2, #0
 8008644:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8008646:	68f8      	ldr	r0, [r7, #12]
 8008648:	f7ff ff5d 	bl	8008506 <print_message>
	print_message(hspi, msg2, 1);
 800864c:	2201      	movs	r2, #1
 800864e:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8008650:	68f8      	ldr	r0, [r7, #12]
 8008652:	f7ff ff58 	bl	8008506 <print_message>
	print_message(hspi, msg3, 2);
 8008656:	2202      	movs	r2, #2
 8008658:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800865a:	68f8      	ldr	r0, [r7, #12]
 800865c:	f7ff ff53 	bl	8008506 <print_message>
	print_message(hspi, msg4, 3);
 8008660:	2203      	movs	r2, #3
 8008662:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008664:	68f8      	ldr	r0, [r7, #12]
 8008666:	f7ff ff4e 	bl	8008506 <print_message>
}
 800866a:	bf00      	nop
 800866c:	3764      	adds	r7, #100	; 0x64
 800866e:	46bd      	mov	sp, r7
 8008670:	bd90      	pop	{r4, r7, pc}
 8008672:	bf00      	nop
 8008674:	08010028 	.word	0x08010028
 8008678:	0800ffc0 	.word	0x0800ffc0
 800867c:	0800ffe4 	.word	0x0800ffe4
 8008680:	08010008 	.word	0x08010008

08008684 <jsmn_alloc_token>:
#ifndef JSMN_HEADER
/**
 * Allocates a fresh unused token from the token pool.
 */
static jsmntok_t *jsmn_alloc_token(jsmn_parser *parser, jsmntok_t *tokens,
                                   const size_t num_tokens) {
 8008684:	b480      	push	{r7}
 8008686:	b087      	sub	sp, #28
 8008688:	af00      	add	r7, sp, #0
 800868a:	60f8      	str	r0, [r7, #12]
 800868c:	60b9      	str	r1, [r7, #8]
 800868e:	607a      	str	r2, [r7, #4]
  jsmntok_t *tok;
  if (parser->toknext >= num_tokens) {
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	685b      	ldr	r3, [r3, #4]
 8008694:	687a      	ldr	r2, [r7, #4]
 8008696:	429a      	cmp	r2, r3
 8008698:	d801      	bhi.n	800869e <jsmn_alloc_token+0x1a>
    return NULL;
 800869a:	2300      	movs	r3, #0
 800869c:	e014      	b.n	80086c8 <jsmn_alloc_token+0x44>
  }
  tok = &tokens[parser->toknext++];
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	685b      	ldr	r3, [r3, #4]
 80086a2:	1c59      	adds	r1, r3, #1
 80086a4:	68fa      	ldr	r2, [r7, #12]
 80086a6:	6051      	str	r1, [r2, #4]
 80086a8:	011b      	lsls	r3, r3, #4
 80086aa:	68ba      	ldr	r2, [r7, #8]
 80086ac:	4413      	add	r3, r2
 80086ae:	617b      	str	r3, [r7, #20]
  tok->start = tok->end = -1;
 80086b0:	697b      	ldr	r3, [r7, #20]
 80086b2:	f04f 32ff 	mov.w	r2, #4294967295
 80086b6:	609a      	str	r2, [r3, #8]
 80086b8:	697b      	ldr	r3, [r7, #20]
 80086ba:	689a      	ldr	r2, [r3, #8]
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	605a      	str	r2, [r3, #4]
  tok->size = 0;
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	2200      	movs	r2, #0
 80086c4:	60da      	str	r2, [r3, #12]
#ifdef JSMN_PARENT_LINKS
  tok->parent = -1;
#endif
  return tok;
 80086c6:	697b      	ldr	r3, [r7, #20]
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	371c      	adds	r7, #28
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <jsmn_fill_token>:

/**
 * Fills token type and boundaries.
 */
static void jsmn_fill_token(jsmntok_t *token, const jsmntype_t type,
                            const int start, const int end) {
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	607a      	str	r2, [r7, #4]
 80086de:	603b      	str	r3, [r7, #0]
 80086e0:	460b      	mov	r3, r1
 80086e2:	72fb      	strb	r3, [r7, #11]
  token->type = type;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	7afa      	ldrb	r2, [r7, #11]
 80086e8:	701a      	strb	r2, [r3, #0]
  token->start = start;
 80086ea:	68fb      	ldr	r3, [r7, #12]
 80086ec:	687a      	ldr	r2, [r7, #4]
 80086ee:	605a      	str	r2, [r3, #4]
  token->end = end;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	683a      	ldr	r2, [r7, #0]
 80086f4:	609a      	str	r2, [r3, #8]
  token->size = 0;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	2200      	movs	r2, #0
 80086fa:	60da      	str	r2, [r3, #12]
}
 80086fc:	bf00      	nop
 80086fe:	3714      	adds	r7, #20
 8008700:	46bd      	mov	sp, r7
 8008702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008706:	4770      	bx	lr

08008708 <jsmn_parse_primitive>:
/**
 * Fills next available token with JSON primitive.
 */
static int jsmn_parse_primitive(jsmn_parser *parser, const char *js,
                                const size_t len, jsmntok_t *tokens,
                                const size_t num_tokens) {
 8008708:	b580      	push	{r7, lr}
 800870a:	b086      	sub	sp, #24
 800870c:	af00      	add	r7, sp, #0
 800870e:	60f8      	str	r0, [r7, #12]
 8008710:	60b9      	str	r1, [r7, #8]
 8008712:	607a      	str	r2, [r7, #4]
 8008714:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;
  int start;

  start = parser->pos;
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	617b      	str	r3, [r7, #20]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 800871c:	e034      	b.n	8008788 <jsmn_parse_primitive+0x80>
    switch (js[parser->pos]) {
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	68ba      	ldr	r2, [r7, #8]
 8008724:	4413      	add	r3, r2
 8008726:	781b      	ldrb	r3, [r3, #0]
 8008728:	2b20      	cmp	r3, #32
 800872a:	d03a      	beq.n	80087a2 <jsmn_parse_primitive+0x9a>
 800872c:	2b20      	cmp	r3, #32
 800872e:	dc06      	bgt.n	800873e <jsmn_parse_primitive+0x36>
 8008730:	2b09      	cmp	r3, #9
 8008732:	db0f      	blt.n	8008754 <jsmn_parse_primitive+0x4c>
 8008734:	2b0a      	cmp	r3, #10
 8008736:	dd34      	ble.n	80087a2 <jsmn_parse_primitive+0x9a>
 8008738:	2b0d      	cmp	r3, #13
 800873a:	d032      	beq.n	80087a2 <jsmn_parse_primitive+0x9a>
    case ']':
    case '}':
      goto found;
    default:
                   /* to quiet a warning from gcc*/
      break;
 800873c:	e00a      	b.n	8008754 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 800873e:	2b3a      	cmp	r3, #58	; 0x3a
 8008740:	d02f      	beq.n	80087a2 <jsmn_parse_primitive+0x9a>
 8008742:	2b3a      	cmp	r3, #58	; 0x3a
 8008744:	dc02      	bgt.n	800874c <jsmn_parse_primitive+0x44>
 8008746:	2b2c      	cmp	r3, #44	; 0x2c
 8008748:	d02b      	beq.n	80087a2 <jsmn_parse_primitive+0x9a>
      break;
 800874a:	e003      	b.n	8008754 <jsmn_parse_primitive+0x4c>
    switch (js[parser->pos]) {
 800874c:	2b5d      	cmp	r3, #93	; 0x5d
 800874e:	d028      	beq.n	80087a2 <jsmn_parse_primitive+0x9a>
 8008750:	2b7d      	cmp	r3, #125	; 0x7d
 8008752:	d026      	beq.n	80087a2 <jsmn_parse_primitive+0x9a>
      break;
 8008754:	bf00      	nop
    }
    if (js[parser->pos] < 32 || js[parser->pos] >= 127) {
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	68ba      	ldr	r2, [r7, #8]
 800875c:	4413      	add	r3, r2
 800875e:	781b      	ldrb	r3, [r3, #0]
 8008760:	2b1f      	cmp	r3, #31
 8008762:	d906      	bls.n	8008772 <jsmn_parse_primitive+0x6a>
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	68ba      	ldr	r2, [r7, #8]
 800876a:	4413      	add	r3, r2
 800876c:	781b      	ldrb	r3, [r3, #0]
 800876e:	2b7e      	cmp	r3, #126	; 0x7e
 8008770:	d905      	bls.n	800877e <jsmn_parse_primitive+0x76>
      parser->pos = start;
 8008772:	697a      	ldr	r2, [r7, #20]
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	601a      	str	r2, [r3, #0]
      return JSMN_ERROR_INVAL;
 8008778:	f06f 0301 	mvn.w	r3, #1
 800877c:	e03a      	b.n	80087f4 <jsmn_parse_primitive+0xec>
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	1c5a      	adds	r2, r3, #1
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	601a      	str	r2, [r3, #0]
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	687a      	ldr	r2, [r7, #4]
 800878e:	429a      	cmp	r2, r3
 8008790:	d909      	bls.n	80087a6 <jsmn_parse_primitive+0x9e>
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68ba      	ldr	r2, [r7, #8]
 8008798:	4413      	add	r3, r2
 800879a:	781b      	ldrb	r3, [r3, #0]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d1be      	bne.n	800871e <jsmn_parse_primitive+0x16>
  /* In strict mode primitive must be followed by a comma/object/array */
  parser->pos = start;
  return JSMN_ERROR_PART;
#endif

found:
 80087a0:	e001      	b.n	80087a6 <jsmn_parse_primitive+0x9e>
      goto found;
 80087a2:	bf00      	nop
 80087a4:	e000      	b.n	80087a8 <jsmn_parse_primitive+0xa0>
found:
 80087a6:	bf00      	nop
  if (tokens == NULL) {
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	2b00      	cmp	r3, #0
 80087ac:	d106      	bne.n	80087bc <jsmn_parse_primitive+0xb4>
    parser->pos--;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	1e5a      	subs	r2, r3, #1
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	601a      	str	r2, [r3, #0]
    return 0;
 80087b8:	2300      	movs	r3, #0
 80087ba:	e01b      	b.n	80087f4 <jsmn_parse_primitive+0xec>
  }
  token = jsmn_alloc_token(parser, tokens, num_tokens);
 80087bc:	6a3a      	ldr	r2, [r7, #32]
 80087be:	6839      	ldr	r1, [r7, #0]
 80087c0:	68f8      	ldr	r0, [r7, #12]
 80087c2:	f7ff ff5f 	bl	8008684 <jsmn_alloc_token>
 80087c6:	6138      	str	r0, [r7, #16]
  if (token == NULL) {
 80087c8:	693b      	ldr	r3, [r7, #16]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d105      	bne.n	80087da <jsmn_parse_primitive+0xd2>
    parser->pos = start;
 80087ce:	697a      	ldr	r2, [r7, #20]
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	601a      	str	r2, [r3, #0]
    return JSMN_ERROR_NOMEM;
 80087d4:	f04f 33ff 	mov.w	r3, #4294967295
 80087d8:	e00c      	b.n	80087f4 <jsmn_parse_primitive+0xec>
  }
  jsmn_fill_token(token, JSMN_PRIMITIVE, start, parser->pos);
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	697a      	ldr	r2, [r7, #20]
 80087e0:	2104      	movs	r1, #4
 80087e2:	6938      	ldr	r0, [r7, #16]
 80087e4:	f7ff ff76 	bl	80086d4 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
  token->parent = parser->toksuper;
#endif
  parser->pos--;
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	1e5a      	subs	r2, r3, #1
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	601a      	str	r2, [r3, #0]
  return 0;
 80087f2:	2300      	movs	r3, #0
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3718      	adds	r7, #24
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <jsmn_parse_string>:
/**
 * Fills next token with JSON string.
 */
static int jsmn_parse_string(jsmn_parser *parser, const char *js,
                             const size_t len, jsmntok_t *tokens,
                             const size_t num_tokens) {
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b088      	sub	sp, #32
 8008800:	af00      	add	r7, sp, #0
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	60b9      	str	r1, [r7, #8]
 8008806:	607a      	str	r2, [r7, #4]
 8008808:	603b      	str	r3, [r7, #0]
  jsmntok_t *token;

  int start = parser->pos;
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	61bb      	str	r3, [r7, #24]

  parser->pos++;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	1c5a      	adds	r2, r3, #1
 8008816:	68fb      	ldr	r3, [r7, #12]
 8008818:	601a      	str	r2, [r3, #0]

  /* Skip starting quote */
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 800881a:	e14e      	b.n	8008aba <jsmn_parse_string+0x2be>
    char c = js[parser->pos];
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	68ba      	ldr	r2, [r7, #8]
 8008822:	4413      	add	r3, r2
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	75fb      	strb	r3, [r7, #23]

    /* Quote: end of string */
    if (c == '\"') {
 8008828:	7dfb      	ldrb	r3, [r7, #23]
 800882a:	2b22      	cmp	r3, #34	; 0x22
 800882c:	d11d      	bne.n	800886a <jsmn_parse_string+0x6e>
      if (tokens == NULL) {
 800882e:	683b      	ldr	r3, [r7, #0]
 8008830:	2b00      	cmp	r3, #0
 8008832:	d101      	bne.n	8008838 <jsmn_parse_string+0x3c>
        return 0;
 8008834:	2300      	movs	r3, #0
 8008836:	e152      	b.n	8008ade <jsmn_parse_string+0x2e2>
      }
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8008838:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800883a:	6839      	ldr	r1, [r7, #0]
 800883c:	68f8      	ldr	r0, [r7, #12]
 800883e:	f7ff ff21 	bl	8008684 <jsmn_alloc_token>
 8008842:	6138      	str	r0, [r7, #16]
      if (token == NULL) {
 8008844:	693b      	ldr	r3, [r7, #16]
 8008846:	2b00      	cmp	r3, #0
 8008848:	d105      	bne.n	8008856 <jsmn_parse_string+0x5a>
        parser->pos = start;
 800884a:	69ba      	ldr	r2, [r7, #24]
 800884c:	68fb      	ldr	r3, [r7, #12]
 800884e:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_NOMEM;
 8008850:	f04f 33ff 	mov.w	r3, #4294967295
 8008854:	e143      	b.n	8008ade <jsmn_parse_string+0x2e2>
      }
      jsmn_fill_token(token, JSMN_STRING, start + 1, parser->pos);
 8008856:	69bb      	ldr	r3, [r7, #24]
 8008858:	1c5a      	adds	r2, r3, #1
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	2103      	movs	r1, #3
 8008860:	6938      	ldr	r0, [r7, #16]
 8008862:	f7ff ff37 	bl	80086d4 <jsmn_fill_token>
#ifdef JSMN_PARENT_LINKS
      token->parent = parser->toksuper;
#endif
      return 0;
 8008866:	2300      	movs	r3, #0
 8008868:	e139      	b.n	8008ade <jsmn_parse_string+0x2e2>
    }

    /* Backslash: Quoted symbol expected */
    if (c == '\\' && parser->pos + 1 < len) {
 800886a:	7dfb      	ldrb	r3, [r7, #23]
 800886c:	2b5c      	cmp	r3, #92	; 0x5c
 800886e:	f040 811c 	bne.w	8008aaa <jsmn_parse_string+0x2ae>
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	3301      	adds	r3, #1
 8008878:	687a      	ldr	r2, [r7, #4]
 800887a:	429a      	cmp	r2, r3
 800887c:	f240 8115 	bls.w	8008aaa <jsmn_parse_string+0x2ae>
      int i;
      parser->pos++;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	681b      	ldr	r3, [r3, #0]
 8008884:	1c5a      	adds	r2, r3, #1
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	601a      	str	r2, [r3, #0]
      switch (js[parser->pos]) {
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	68ba      	ldr	r2, [r7, #8]
 8008890:	4413      	add	r3, r2
 8008892:	781b      	ldrb	r3, [r3, #0]
 8008894:	3b22      	subs	r3, #34	; 0x22
 8008896:	2b53      	cmp	r3, #83	; 0x53
 8008898:	f200 8101 	bhi.w	8008a9e <jsmn_parse_string+0x2a2>
 800889c:	a201      	add	r2, pc, #4	; (adr r2, 80088a4 <jsmn_parse_string+0xa8>)
 800889e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088a2:	bf00      	nop
 80088a4:	08008aaf 	.word	0x08008aaf
 80088a8:	08008a9f 	.word	0x08008a9f
 80088ac:	08008a9f 	.word	0x08008a9f
 80088b0:	08008a9f 	.word	0x08008a9f
 80088b4:	08008a9f 	.word	0x08008a9f
 80088b8:	08008a9f 	.word	0x08008a9f
 80088bc:	08008a9f 	.word	0x08008a9f
 80088c0:	08008a9f 	.word	0x08008a9f
 80088c4:	08008a9f 	.word	0x08008a9f
 80088c8:	08008a9f 	.word	0x08008a9f
 80088cc:	08008a9f 	.word	0x08008a9f
 80088d0:	08008a9f 	.word	0x08008a9f
 80088d4:	08008a9f 	.word	0x08008a9f
 80088d8:	08008aaf 	.word	0x08008aaf
 80088dc:	08008a9f 	.word	0x08008a9f
 80088e0:	08008a9f 	.word	0x08008a9f
 80088e4:	08008a9f 	.word	0x08008a9f
 80088e8:	08008a9f 	.word	0x08008a9f
 80088ec:	08008a9f 	.word	0x08008a9f
 80088f0:	08008a9f 	.word	0x08008a9f
 80088f4:	08008a9f 	.word	0x08008a9f
 80088f8:	08008a9f 	.word	0x08008a9f
 80088fc:	08008a9f 	.word	0x08008a9f
 8008900:	08008a9f 	.word	0x08008a9f
 8008904:	08008a9f 	.word	0x08008a9f
 8008908:	08008a9f 	.word	0x08008a9f
 800890c:	08008a9f 	.word	0x08008a9f
 8008910:	08008a9f 	.word	0x08008a9f
 8008914:	08008a9f 	.word	0x08008a9f
 8008918:	08008a9f 	.word	0x08008a9f
 800891c:	08008a9f 	.word	0x08008a9f
 8008920:	08008a9f 	.word	0x08008a9f
 8008924:	08008a9f 	.word	0x08008a9f
 8008928:	08008a9f 	.word	0x08008a9f
 800892c:	08008a9f 	.word	0x08008a9f
 8008930:	08008a9f 	.word	0x08008a9f
 8008934:	08008a9f 	.word	0x08008a9f
 8008938:	08008a9f 	.word	0x08008a9f
 800893c:	08008a9f 	.word	0x08008a9f
 8008940:	08008a9f 	.word	0x08008a9f
 8008944:	08008a9f 	.word	0x08008a9f
 8008948:	08008a9f 	.word	0x08008a9f
 800894c:	08008a9f 	.word	0x08008a9f
 8008950:	08008a9f 	.word	0x08008a9f
 8008954:	08008a9f 	.word	0x08008a9f
 8008958:	08008a9f 	.word	0x08008a9f
 800895c:	08008a9f 	.word	0x08008a9f
 8008960:	08008a9f 	.word	0x08008a9f
 8008964:	08008a9f 	.word	0x08008a9f
 8008968:	08008a9f 	.word	0x08008a9f
 800896c:	08008a9f 	.word	0x08008a9f
 8008970:	08008a9f 	.word	0x08008a9f
 8008974:	08008a9f 	.word	0x08008a9f
 8008978:	08008a9f 	.word	0x08008a9f
 800897c:	08008a9f 	.word	0x08008a9f
 8008980:	08008a9f 	.word	0x08008a9f
 8008984:	08008a9f 	.word	0x08008a9f
 8008988:	08008a9f 	.word	0x08008a9f
 800898c:	08008aaf 	.word	0x08008aaf
 8008990:	08008a9f 	.word	0x08008a9f
 8008994:	08008a9f 	.word	0x08008a9f
 8008998:	08008a9f 	.word	0x08008a9f
 800899c:	08008a9f 	.word	0x08008a9f
 80089a0:	08008a9f 	.word	0x08008a9f
 80089a4:	08008aaf 	.word	0x08008aaf
 80089a8:	08008a9f 	.word	0x08008a9f
 80089ac:	08008a9f 	.word	0x08008a9f
 80089b0:	08008a9f 	.word	0x08008a9f
 80089b4:	08008aaf 	.word	0x08008aaf
 80089b8:	08008a9f 	.word	0x08008a9f
 80089bc:	08008a9f 	.word	0x08008a9f
 80089c0:	08008a9f 	.word	0x08008a9f
 80089c4:	08008a9f 	.word	0x08008a9f
 80089c8:	08008a9f 	.word	0x08008a9f
 80089cc:	08008a9f 	.word	0x08008a9f
 80089d0:	08008a9f 	.word	0x08008a9f
 80089d4:	08008aaf 	.word	0x08008aaf
 80089d8:	08008a9f 	.word	0x08008a9f
 80089dc:	08008a9f 	.word	0x08008a9f
 80089e0:	08008a9f 	.word	0x08008a9f
 80089e4:	08008aaf 	.word	0x08008aaf
 80089e8:	08008a9f 	.word	0x08008a9f
 80089ec:	08008aaf 	.word	0x08008aaf
 80089f0:	080089f5 	.word	0x080089f5
      case 'n':
      case 't':
        break;
      /* Allows escaped symbol \uXXXX */
      case 'u':
        parser->pos++;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	1c5a      	adds	r2, r3, #1
 80089fa:	68fb      	ldr	r3, [r7, #12]
 80089fc:	601a      	str	r2, [r3, #0]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 80089fe:	2300      	movs	r3, #0
 8008a00:	61fb      	str	r3, [r7, #28]
 8008a02:	e037      	b.n	8008a74 <jsmn_parse_string+0x278>
             i++) {
          /* If it isn't a hex character we have an error */
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	68ba      	ldr	r2, [r7, #8]
 8008a0a:	4413      	add	r3, r2
 8008a0c:	781b      	ldrb	r3, [r3, #0]
 8008a0e:	2b2f      	cmp	r3, #47	; 0x2f
 8008a10:	d906      	bls.n	8008a20 <jsmn_parse_string+0x224>
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	68ba      	ldr	r2, [r7, #8]
 8008a18:	4413      	add	r3, r2
 8008a1a:	781b      	ldrb	r3, [r3, #0]
 8008a1c:	2b39      	cmp	r3, #57	; 0x39
 8008a1e:	d921      	bls.n	8008a64 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 8008a20:	68fb      	ldr	r3, [r7, #12]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68ba      	ldr	r2, [r7, #8]
 8008a26:	4413      	add	r3, r2
 8008a28:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8008a2a:	2b40      	cmp	r3, #64	; 0x40
 8008a2c:	d906      	bls.n	8008a3c <jsmn_parse_string+0x240>
                (js[parser->pos] >= 65 && js[parser->pos] <= 70) ||   /* A-F */
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	681b      	ldr	r3, [r3, #0]
 8008a32:	68ba      	ldr	r2, [r7, #8]
 8008a34:	4413      	add	r3, r2
 8008a36:	781b      	ldrb	r3, [r3, #0]
 8008a38:	2b46      	cmp	r3, #70	; 0x46
 8008a3a:	d913      	bls.n	8008a64 <jsmn_parse_string+0x268>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68ba      	ldr	r2, [r7, #8]
 8008a42:	4413      	add	r3, r2
 8008a44:	781b      	ldrb	r3, [r3, #0]
          if (!((js[parser->pos] >= 48 && js[parser->pos] <= 57) ||   /* 0-9 */
 8008a46:	2b60      	cmp	r3, #96	; 0x60
 8008a48:	d906      	bls.n	8008a58 <jsmn_parse_string+0x25c>
                (js[parser->pos] >= 97 && js[parser->pos] <= 102))) { /* a-f */
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	681b      	ldr	r3, [r3, #0]
 8008a4e:	68ba      	ldr	r2, [r7, #8]
 8008a50:	4413      	add	r3, r2
 8008a52:	781b      	ldrb	r3, [r3, #0]
 8008a54:	2b66      	cmp	r3, #102	; 0x66
 8008a56:	d905      	bls.n	8008a64 <jsmn_parse_string+0x268>
            parser->pos = start;
 8008a58:	69ba      	ldr	r2, [r7, #24]
 8008a5a:	68fb      	ldr	r3, [r7, #12]
 8008a5c:	601a      	str	r2, [r3, #0]
            return JSMN_ERROR_INVAL;
 8008a5e:	f06f 0301 	mvn.w	r3, #1
 8008a62:	e03c      	b.n	8008ade <jsmn_parse_string+0x2e2>
          }
          parser->pos++;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	1c5a      	adds	r2, r3, #1
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	601a      	str	r2, [r3, #0]
             i++) {
 8008a6e:	69fb      	ldr	r3, [r7, #28]
 8008a70:	3301      	adds	r3, #1
 8008a72:	61fb      	str	r3, [r7, #28]
        for (i = 0; i < 4 && parser->pos < len && js[parser->pos] != '\0';
 8008a74:	69fb      	ldr	r3, [r7, #28]
 8008a76:	2b03      	cmp	r3, #3
 8008a78:	dc0b      	bgt.n	8008a92 <jsmn_parse_string+0x296>
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	681b      	ldr	r3, [r3, #0]
 8008a7e:	687a      	ldr	r2, [r7, #4]
 8008a80:	429a      	cmp	r2, r3
 8008a82:	d906      	bls.n	8008a92 <jsmn_parse_string+0x296>
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	68ba      	ldr	r2, [r7, #8]
 8008a8a:	4413      	add	r3, r2
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d1b8      	bne.n	8008a04 <jsmn_parse_string+0x208>
        }
        parser->pos--;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	1e5a      	subs	r2, r3, #1
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	601a      	str	r2, [r3, #0]
        break;
 8008a9c:	e008      	b.n	8008ab0 <jsmn_parse_string+0x2b4>
      /* Unexpected symbol */
      default:
        parser->pos = start;
 8008a9e:	69ba      	ldr	r2, [r7, #24]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	601a      	str	r2, [r3, #0]
        return JSMN_ERROR_INVAL;
 8008aa4:	f06f 0301 	mvn.w	r3, #1
 8008aa8:	e019      	b.n	8008ade <jsmn_parse_string+0x2e2>
      }
    }
 8008aaa:	bf00      	nop
 8008aac:	e000      	b.n	8008ab0 <jsmn_parse_string+0x2b4>
        break;
 8008aae:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	1c5a      	adds	r2, r3, #1
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	601a      	str	r2, [r3, #0]
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	429a      	cmp	r2, r3
 8008ac2:	d907      	bls.n	8008ad4 <jsmn_parse_string+0x2d8>
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	681b      	ldr	r3, [r3, #0]
 8008ac8:	68ba      	ldr	r2, [r7, #8]
 8008aca:	4413      	add	r3, r2
 8008acc:	781b      	ldrb	r3, [r3, #0]
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	f47f aea4 	bne.w	800881c <jsmn_parse_string+0x20>
  }
  parser->pos = start;
 8008ad4:	69ba      	ldr	r2, [r7, #24]
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	601a      	str	r2, [r3, #0]
  return JSMN_ERROR_PART;
 8008ada:	f06f 0302 	mvn.w	r3, #2
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3720      	adds	r7, #32
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop

08008ae8 <jsmn_parse>:

/**
 * Parse JSON string and fill tokens.
 */
JSMN_API int jsmn_parse(jsmn_parser *parser, const char *js, const size_t len,
                        jsmntok_t *tokens, const unsigned int num_tokens) {
 8008ae8:	b580      	push	{r7, lr}
 8008aea:	b08c      	sub	sp, #48	; 0x30
 8008aec:	af02      	add	r7, sp, #8
 8008aee:	60f8      	str	r0, [r7, #12]
 8008af0:	60b9      	str	r1, [r7, #8]
 8008af2:	607a      	str	r2, [r7, #4]
 8008af4:	603b      	str	r3, [r7, #0]
  int r;
  int i;
  jsmntok_t *token;
  int count = parser->toknext;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	685b      	ldr	r3, [r3, #4]
 8008afa:	623b      	str	r3, [r7, #32]

  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8008afc:	e15f      	b.n	8008dbe <jsmn_parse+0x2d6>
    char c;
    jsmntype_t type;

    c = js[parser->pos];
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	681b      	ldr	r3, [r3, #0]
 8008b02:	68ba      	ldr	r2, [r7, #8]
 8008b04:	4413      	add	r3, r2
 8008b06:	781b      	ldrb	r3, [r3, #0]
 8008b08:	77fb      	strb	r3, [r7, #31]
    switch (c) {
 8008b0a:	7ffb      	ldrb	r3, [r7, #31]
 8008b0c:	2b2c      	cmp	r3, #44	; 0x2c
 8008b0e:	f000 80dd 	beq.w	8008ccc <jsmn_parse+0x1e4>
 8008b12:	2b2c      	cmp	r3, #44	; 0x2c
 8008b14:	dc10      	bgt.n	8008b38 <jsmn_parse+0x50>
 8008b16:	2b0d      	cmp	r3, #13
 8008b18:	f000 8141 	beq.w	8008d9e <jsmn_parse+0x2b6>
 8008b1c:	2b0d      	cmp	r3, #13
 8008b1e:	dc04      	bgt.n	8008b2a <jsmn_parse+0x42>
 8008b20:	3b09      	subs	r3, #9
 8008b22:	2b01      	cmp	r3, #1
 8008b24:	f200 8119 	bhi.w	8008d5a <jsmn_parse+0x272>
      break;
    case '\t':
    case '\r':
    case '\n':
    case ' ':
      break;
 8008b28:	e139      	b.n	8008d9e <jsmn_parse+0x2b6>
    switch (c) {
 8008b2a:	2b20      	cmp	r3, #32
 8008b2c:	f000 8137 	beq.w	8008d9e <jsmn_parse+0x2b6>
 8008b30:	2b22      	cmp	r3, #34	; 0x22
 8008b32:	f000 80a1 	beq.w	8008c78 <jsmn_parse+0x190>
 8008b36:	e110      	b.n	8008d5a <jsmn_parse+0x272>
 8008b38:	2b5d      	cmp	r3, #93	; 0x5d
 8008b3a:	d043      	beq.n	8008bc4 <jsmn_parse+0xdc>
 8008b3c:	2b5d      	cmp	r3, #93	; 0x5d
 8008b3e:	dc05      	bgt.n	8008b4c <jsmn_parse+0x64>
 8008b40:	2b3a      	cmp	r3, #58	; 0x3a
 8008b42:	f000 80bc 	beq.w	8008cbe <jsmn_parse+0x1d6>
 8008b46:	2b5b      	cmp	r3, #91	; 0x5b
 8008b48:	d005      	beq.n	8008b56 <jsmn_parse+0x6e>
 8008b4a:	e106      	b.n	8008d5a <jsmn_parse+0x272>
 8008b4c:	2b7b      	cmp	r3, #123	; 0x7b
 8008b4e:	d002      	beq.n	8008b56 <jsmn_parse+0x6e>
 8008b50:	2b7d      	cmp	r3, #125	; 0x7d
 8008b52:	d037      	beq.n	8008bc4 <jsmn_parse+0xdc>
 8008b54:	e101      	b.n	8008d5a <jsmn_parse+0x272>
      count++;
 8008b56:	6a3b      	ldr	r3, [r7, #32]
 8008b58:	3301      	adds	r3, #1
 8008b5a:	623b      	str	r3, [r7, #32]
      if (tokens == NULL) {
 8008b5c:	683b      	ldr	r3, [r7, #0]
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	f000 811f 	beq.w	8008da2 <jsmn_parse+0x2ba>
      token = jsmn_alloc_token(parser, tokens, num_tokens);
 8008b64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b66:	6839      	ldr	r1, [r7, #0]
 8008b68:	68f8      	ldr	r0, [r7, #12]
 8008b6a:	f7ff fd8b 	bl	8008684 <jsmn_alloc_token>
 8008b6e:	61b8      	str	r0, [r7, #24]
      if (token == NULL) {
 8008b70:	69bb      	ldr	r3, [r7, #24]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d102      	bne.n	8008b7c <jsmn_parse+0x94>
        return JSMN_ERROR_NOMEM;
 8008b76:	f04f 33ff 	mov.w	r3, #4294967295
 8008b7a:	e14f      	b.n	8008e1c <jsmn_parse+0x334>
      if (parser->toksuper != -1) {
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	689b      	ldr	r3, [r3, #8]
 8008b80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b84:	d00a      	beq.n	8008b9c <jsmn_parse+0xb4>
        jsmntok_t *t = &tokens[parser->toksuper];
 8008b86:	68fb      	ldr	r3, [r7, #12]
 8008b88:	689b      	ldr	r3, [r3, #8]
 8008b8a:	011b      	lsls	r3, r3, #4
 8008b8c:	683a      	ldr	r2, [r7, #0]
 8008b8e:	4413      	add	r3, r2
 8008b90:	617b      	str	r3, [r7, #20]
        t->size++;
 8008b92:	697b      	ldr	r3, [r7, #20]
 8008b94:	68db      	ldr	r3, [r3, #12]
 8008b96:	1c5a      	adds	r2, r3, #1
 8008b98:	697b      	ldr	r3, [r7, #20]
 8008b9a:	60da      	str	r2, [r3, #12]
      token->type = (c == '{' ? JSMN_OBJECT : JSMN_ARRAY);
 8008b9c:	7ffb      	ldrb	r3, [r7, #31]
 8008b9e:	2b7b      	cmp	r3, #123	; 0x7b
 8008ba0:	d101      	bne.n	8008ba6 <jsmn_parse+0xbe>
 8008ba2:	2201      	movs	r2, #1
 8008ba4:	e000      	b.n	8008ba8 <jsmn_parse+0xc0>
 8008ba6:	2202      	movs	r2, #2
 8008ba8:	69bb      	ldr	r3, [r7, #24]
 8008baa:	701a      	strb	r2, [r3, #0]
      token->start = parser->pos;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	69bb      	ldr	r3, [r7, #24]
 8008bb4:	605a      	str	r2, [r3, #4]
      parser->toksuper = parser->toknext - 1;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	3b01      	subs	r3, #1
 8008bbc:	461a      	mov	r2, r3
 8008bbe:	68fb      	ldr	r3, [r7, #12]
 8008bc0:	609a      	str	r2, [r3, #8]
      break;
 8008bc2:	e0f7      	b.n	8008db4 <jsmn_parse+0x2cc>
      if (tokens == NULL) {
 8008bc4:	683b      	ldr	r3, [r7, #0]
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	f000 80ed 	beq.w	8008da6 <jsmn_parse+0x2be>
      type = (c == '}' ? JSMN_OBJECT : JSMN_ARRAY);
 8008bcc:	7ffb      	ldrb	r3, [r7, #31]
 8008bce:	2b7d      	cmp	r3, #125	; 0x7d
 8008bd0:	d101      	bne.n	8008bd6 <jsmn_parse+0xee>
 8008bd2:	2301      	movs	r3, #1
 8008bd4:	e000      	b.n	8008bd8 <jsmn_parse+0xf0>
 8008bd6:	2302      	movs	r3, #2
 8008bd8:	77bb      	strb	r3, [r7, #30]
      for (i = parser->toknext - 1; i >= 0; i--) {
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	3b01      	subs	r3, #1
 8008be0:	627b      	str	r3, [r7, #36]	; 0x24
 8008be2:	e024      	b.n	8008c2e <jsmn_parse+0x146>
        token = &tokens[i];
 8008be4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be6:	011b      	lsls	r3, r3, #4
 8008be8:	683a      	ldr	r2, [r7, #0]
 8008bea:	4413      	add	r3, r2
 8008bec:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 8008bee:	69bb      	ldr	r3, [r7, #24]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008bf6:	d017      	beq.n	8008c28 <jsmn_parse+0x140>
 8008bf8:	69bb      	ldr	r3, [r7, #24]
 8008bfa:	689b      	ldr	r3, [r3, #8]
 8008bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c00:	d112      	bne.n	8008c28 <jsmn_parse+0x140>
          if (token->type != type) {
 8008c02:	69bb      	ldr	r3, [r7, #24]
 8008c04:	781b      	ldrb	r3, [r3, #0]
 8008c06:	7fba      	ldrb	r2, [r7, #30]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d002      	beq.n	8008c12 <jsmn_parse+0x12a>
            return JSMN_ERROR_INVAL;
 8008c0c:	f06f 0301 	mvn.w	r3, #1
 8008c10:	e104      	b.n	8008e1c <jsmn_parse+0x334>
          parser->toksuper = -1;
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	f04f 32ff 	mov.w	r2, #4294967295
 8008c18:	609a      	str	r2, [r3, #8]
          token->end = parser->pos + 1;
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	3301      	adds	r3, #1
 8008c20:	461a      	mov	r2, r3
 8008c22:	69bb      	ldr	r3, [r7, #24]
 8008c24:	609a      	str	r2, [r3, #8]
          break;
 8008c26:	e005      	b.n	8008c34 <jsmn_parse+0x14c>
      for (i = parser->toknext - 1; i >= 0; i--) {
 8008c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c2a:	3b01      	subs	r3, #1
 8008c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8008c2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	dad7      	bge.n	8008be4 <jsmn_parse+0xfc>
      if (i == -1) {
 8008c34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c3a:	d119      	bne.n	8008c70 <jsmn_parse+0x188>
        return JSMN_ERROR_INVAL;
 8008c3c:	f06f 0301 	mvn.w	r3, #1
 8008c40:	e0ec      	b.n	8008e1c <jsmn_parse+0x334>
        token = &tokens[i];
 8008c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c44:	011b      	lsls	r3, r3, #4
 8008c46:	683a      	ldr	r2, [r7, #0]
 8008c48:	4413      	add	r3, r2
 8008c4a:	61bb      	str	r3, [r7, #24]
        if (token->start != -1 && token->end == -1) {
 8008c4c:	69bb      	ldr	r3, [r7, #24]
 8008c4e:	685b      	ldr	r3, [r3, #4]
 8008c50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c54:	d009      	beq.n	8008c6a <jsmn_parse+0x182>
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	689b      	ldr	r3, [r3, #8]
 8008c5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c5e:	d104      	bne.n	8008c6a <jsmn_parse+0x182>
          parser->toksuper = i;
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c64:	609a      	str	r2, [r3, #8]
          break;
 8008c66:	bf00      	nop
      break;
 8008c68:	e0a4      	b.n	8008db4 <jsmn_parse+0x2cc>
      for (; i >= 0; i--) {
 8008c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c6c:	3b01      	subs	r3, #1
 8008c6e:	627b      	str	r3, [r7, #36]	; 0x24
 8008c70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	dae5      	bge.n	8008c42 <jsmn_parse+0x15a>
      break;
 8008c76:	e09d      	b.n	8008db4 <jsmn_parse+0x2cc>
      r = jsmn_parse_string(parser, js, len, tokens, num_tokens);
 8008c78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c7a:	9300      	str	r3, [sp, #0]
 8008c7c:	683b      	ldr	r3, [r7, #0]
 8008c7e:	687a      	ldr	r2, [r7, #4]
 8008c80:	68b9      	ldr	r1, [r7, #8]
 8008c82:	68f8      	ldr	r0, [r7, #12]
 8008c84:	f7ff fdba 	bl	80087fc <jsmn_parse_string>
 8008c88:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 8008c8a:	693b      	ldr	r3, [r7, #16]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	da01      	bge.n	8008c94 <jsmn_parse+0x1ac>
        return r;
 8008c90:	693b      	ldr	r3, [r7, #16]
 8008c92:	e0c3      	b.n	8008e1c <jsmn_parse+0x334>
      count++;
 8008c94:	6a3b      	ldr	r3, [r7, #32]
 8008c96:	3301      	adds	r3, #1
 8008c98:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	689b      	ldr	r3, [r3, #8]
 8008c9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ca2:	f000 8082 	beq.w	8008daa <jsmn_parse+0x2c2>
 8008ca6:	683b      	ldr	r3, [r7, #0]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d07e      	beq.n	8008daa <jsmn_parse+0x2c2>
        tokens[parser->toksuper].size++;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	689b      	ldr	r3, [r3, #8]
 8008cb0:	011b      	lsls	r3, r3, #4
 8008cb2:	683a      	ldr	r2, [r7, #0]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	68da      	ldr	r2, [r3, #12]
 8008cb8:	3201      	adds	r2, #1
 8008cba:	60da      	str	r2, [r3, #12]
      break;
 8008cbc:	e075      	b.n	8008daa <jsmn_parse+0x2c2>
    case ':':
      parser->toksuper = parser->toknext - 1;
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	685b      	ldr	r3, [r3, #4]
 8008cc2:	3b01      	subs	r3, #1
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	609a      	str	r2, [r3, #8]
      break;
 8008cca:	e073      	b.n	8008db4 <jsmn_parse+0x2cc>
    case ',':
      if (tokens != NULL && parser->toksuper != -1 &&
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d06d      	beq.n	8008dae <jsmn_parse+0x2c6>
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	689b      	ldr	r3, [r3, #8]
 8008cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008cda:	d068      	beq.n	8008dae <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 8008cdc:	68fb      	ldr	r3, [r7, #12]
 8008cde:	689b      	ldr	r3, [r3, #8]
 8008ce0:	011b      	lsls	r3, r3, #4
 8008ce2:	683a      	ldr	r2, [r7, #0]
 8008ce4:	4413      	add	r3, r2
 8008ce6:	781b      	ldrb	r3, [r3, #0]
      if (tokens != NULL && parser->toksuper != -1 &&
 8008ce8:	2b02      	cmp	r3, #2
 8008cea:	d060      	beq.n	8008dae <jsmn_parse+0x2c6>
          tokens[parser->toksuper].type != JSMN_OBJECT) {
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	689b      	ldr	r3, [r3, #8]
 8008cf0:	011b      	lsls	r3, r3, #4
 8008cf2:	683a      	ldr	r2, [r7, #0]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	781b      	ldrb	r3, [r3, #0]
          tokens[parser->toksuper].type != JSMN_ARRAY &&
 8008cf8:	2b01      	cmp	r3, #1
 8008cfa:	d058      	beq.n	8008dae <jsmn_parse+0x2c6>
#ifdef JSMN_PARENT_LINKS
        parser->toksuper = tokens[parser->toksuper].parent;
#else
        for (i = parser->toknext - 1; i >= 0; i--) {
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	3b01      	subs	r3, #1
 8008d02:	627b      	str	r3, [r7, #36]	; 0x24
 8008d04:	e025      	b.n	8008d52 <jsmn_parse+0x26a>
          if (tokens[i].type == JSMN_ARRAY || tokens[i].type == JSMN_OBJECT) {
 8008d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d08:	011b      	lsls	r3, r3, #4
 8008d0a:	683a      	ldr	r2, [r7, #0]
 8008d0c:	4413      	add	r3, r2
 8008d0e:	781b      	ldrb	r3, [r3, #0]
 8008d10:	2b02      	cmp	r3, #2
 8008d12:	d006      	beq.n	8008d22 <jsmn_parse+0x23a>
 8008d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d16:	011b      	lsls	r3, r3, #4
 8008d18:	683a      	ldr	r2, [r7, #0]
 8008d1a:	4413      	add	r3, r2
 8008d1c:	781b      	ldrb	r3, [r3, #0]
 8008d1e:	2b01      	cmp	r3, #1
 8008d20:	d114      	bne.n	8008d4c <jsmn_parse+0x264>
            if (tokens[i].start != -1 && tokens[i].end == -1) {
 8008d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d24:	011b      	lsls	r3, r3, #4
 8008d26:	683a      	ldr	r2, [r7, #0]
 8008d28:	4413      	add	r3, r2
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d30:	d00c      	beq.n	8008d4c <jsmn_parse+0x264>
 8008d32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d34:	011b      	lsls	r3, r3, #4
 8008d36:	683a      	ldr	r2, [r7, #0]
 8008d38:	4413      	add	r3, r2
 8008d3a:	689b      	ldr	r3, [r3, #8]
 8008d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d40:	d104      	bne.n	8008d4c <jsmn_parse+0x264>
              parser->toksuper = i;
 8008d42:	68fb      	ldr	r3, [r7, #12]
 8008d44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008d46:	609a      	str	r2, [r3, #8]
              break;
 8008d48:	bf00      	nop
            }
          }
        }
#endif
      }
      break;
 8008d4a:	e030      	b.n	8008dae <jsmn_parse+0x2c6>
        for (i = parser->toknext - 1; i >= 0; i--) {
 8008d4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4e:	3b01      	subs	r3, #1
 8008d50:	627b      	str	r3, [r7, #36]	; 0x24
 8008d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	dad6      	bge.n	8008d06 <jsmn_parse+0x21e>
      break;
 8008d58:	e029      	b.n	8008dae <jsmn_parse+0x2c6>
      }
#else
    /* In non-strict mode every unquoted value is a primitive */
    default:
#endif
      r = jsmn_parse_primitive(parser, js, len, tokens, num_tokens);
 8008d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008d5c:	9300      	str	r3, [sp, #0]
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	687a      	ldr	r2, [r7, #4]
 8008d62:	68b9      	ldr	r1, [r7, #8]
 8008d64:	68f8      	ldr	r0, [r7, #12]
 8008d66:	f7ff fccf 	bl	8008708 <jsmn_parse_primitive>
 8008d6a:	6138      	str	r0, [r7, #16]
      if (r < 0) {
 8008d6c:	693b      	ldr	r3, [r7, #16]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	da01      	bge.n	8008d76 <jsmn_parse+0x28e>
        return r;
 8008d72:	693b      	ldr	r3, [r7, #16]
 8008d74:	e052      	b.n	8008e1c <jsmn_parse+0x334>
      }
      count++;
 8008d76:	6a3b      	ldr	r3, [r7, #32]
 8008d78:	3301      	adds	r3, #1
 8008d7a:	623b      	str	r3, [r7, #32]
      if (parser->toksuper != -1 && tokens != NULL) {
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	689b      	ldr	r3, [r3, #8]
 8008d80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d84:	d015      	beq.n	8008db2 <jsmn_parse+0x2ca>
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d012      	beq.n	8008db2 <jsmn_parse+0x2ca>
        tokens[parser->toksuper].size++;
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	689b      	ldr	r3, [r3, #8]
 8008d90:	011b      	lsls	r3, r3, #4
 8008d92:	683a      	ldr	r2, [r7, #0]
 8008d94:	4413      	add	r3, r2
 8008d96:	68da      	ldr	r2, [r3, #12]
 8008d98:	3201      	adds	r2, #1
 8008d9a:	60da      	str	r2, [r3, #12]
      }
      break;
 8008d9c:	e009      	b.n	8008db2 <jsmn_parse+0x2ca>
      break;
 8008d9e:	bf00      	nop
 8008da0:	e008      	b.n	8008db4 <jsmn_parse+0x2cc>
        break;
 8008da2:	bf00      	nop
 8008da4:	e006      	b.n	8008db4 <jsmn_parse+0x2cc>
        break;
 8008da6:	bf00      	nop
 8008da8:	e004      	b.n	8008db4 <jsmn_parse+0x2cc>
      break;
 8008daa:	bf00      	nop
 8008dac:	e002      	b.n	8008db4 <jsmn_parse+0x2cc>
      break;
 8008dae:	bf00      	nop
 8008db0:	e000      	b.n	8008db4 <jsmn_parse+0x2cc>
      break;
 8008db2:	bf00      	nop
  for (; parser->pos < len && js[parser->pos] != '\0'; parser->pos++) {
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	1c5a      	adds	r2, r3, #1
 8008dba:	68fb      	ldr	r3, [r7, #12]
 8008dbc:	601a      	str	r2, [r3, #0]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	687a      	ldr	r2, [r7, #4]
 8008dc4:	429a      	cmp	r2, r3
 8008dc6:	d907      	bls.n	8008dd8 <jsmn_parse+0x2f0>
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	68ba      	ldr	r2, [r7, #8]
 8008dce:	4413      	add	r3, r2
 8008dd0:	781b      	ldrb	r3, [r3, #0]
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	f47f ae93 	bne.w	8008afe <jsmn_parse+0x16>
      return JSMN_ERROR_INVAL;
#endif
    }
  }

  if (tokens != NULL) {
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d01d      	beq.n	8008e1a <jsmn_parse+0x332>
    for (i = parser->toknext - 1; i >= 0; i--) {
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	3b01      	subs	r3, #1
 8008de4:	627b      	str	r3, [r7, #36]	; 0x24
 8008de6:	e015      	b.n	8008e14 <jsmn_parse+0x32c>
      /* Unmatched opened object or array */
      if (tokens[i].start != -1 && tokens[i].end == -1) {
 8008de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dea:	011b      	lsls	r3, r3, #4
 8008dec:	683a      	ldr	r2, [r7, #0]
 8008dee:	4413      	add	r3, r2
 8008df0:	685b      	ldr	r3, [r3, #4]
 8008df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008df6:	d00a      	beq.n	8008e0e <jsmn_parse+0x326>
 8008df8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008dfa:	011b      	lsls	r3, r3, #4
 8008dfc:	683a      	ldr	r2, [r7, #0]
 8008dfe:	4413      	add	r3, r2
 8008e00:	689b      	ldr	r3, [r3, #8]
 8008e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e06:	d102      	bne.n	8008e0e <jsmn_parse+0x326>
        return JSMN_ERROR_PART;
 8008e08:	f06f 0302 	mvn.w	r3, #2
 8008e0c:	e006      	b.n	8008e1c <jsmn_parse+0x334>
    for (i = parser->toknext - 1; i >= 0; i--) {
 8008e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e10:	3b01      	subs	r3, #1
 8008e12:	627b      	str	r3, [r7, #36]	; 0x24
 8008e14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	dae6      	bge.n	8008de8 <jsmn_parse+0x300>
      }
    }
  }

  return count;
 8008e1a:	6a3b      	ldr	r3, [r7, #32]
}
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	3728      	adds	r7, #40	; 0x28
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd80      	pop	{r7, pc}

08008e24 <jsmn_init>:

/**
 * Creates a new parser based over a given buffer with an array of tokens
 * available.
 */
JSMN_API void jsmn_init(jsmn_parser *parser) {
 8008e24:	b480      	push	{r7}
 8008e26:	b083      	sub	sp, #12
 8008e28:	af00      	add	r7, sp, #0
 8008e2a:	6078      	str	r0, [r7, #4]
  parser->pos = 0;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	601a      	str	r2, [r3, #0]
  parser->toknext = 0;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	2200      	movs	r2, #0
 8008e36:	605a      	str	r2, [r3, #4]
  parser->toksuper = -1;
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e3e:	609a      	str	r2, [r3, #8]
}
 8008e40:	bf00      	nop
 8008e42:	370c      	adds	r7, #12
 8008e44:	46bd      	mov	sp, r7
 8008e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4a:	4770      	bx	lr

08008e4c <jsoneq>:
#include "stdio.h"
#include "stdlib.h"
#include "string.h"

static int jsoneq(const char *json, jsmntok_t *tok, const char *s) 
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b084      	sub	sp, #16
 8008e50:	af00      	add	r7, sp, #0
 8008e52:	60f8      	str	r0, [r7, #12]
 8008e54:	60b9      	str	r1, [r7, #8]
 8008e56:	607a      	str	r2, [r7, #4]
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8008e58:	68bb      	ldr	r3, [r7, #8]
 8008e5a:	781b      	ldrb	r3, [r3, #0]
 8008e5c:	2b03      	cmp	r3, #3
 8008e5e:	d11e      	bne.n	8008e9e <jsoneq+0x52>
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f7f7 f9b5 	bl	80001d0 <strlen>
 8008e66:	4603      	mov	r3, r0
 8008e68:	4619      	mov	r1, r3
 8008e6a:	68bb      	ldr	r3, [r7, #8]
 8008e6c:	689a      	ldr	r2, [r3, #8]
 8008e6e:	68bb      	ldr	r3, [r7, #8]
 8008e70:	685b      	ldr	r3, [r3, #4]
 8008e72:	1ad3      	subs	r3, r2, r3
 8008e74:	4299      	cmp	r1, r3
 8008e76:	d112      	bne.n	8008e9e <jsoneq+0x52>
      strncmp(json + tok->start, s, tok->end - tok->start) == 0) {
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	685b      	ldr	r3, [r3, #4]
 8008e7c:	461a      	mov	r2, r3
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	1898      	adds	r0, r3, r2
 8008e82:	68bb      	ldr	r3, [r7, #8]
 8008e84:	689a      	ldr	r2, [r3, #8]
 8008e86:	68bb      	ldr	r3, [r7, #8]
 8008e88:	685b      	ldr	r3, [r3, #4]
 8008e8a:	1ad3      	subs	r3, r2, r3
 8008e8c:	461a      	mov	r2, r3
 8008e8e:	6879      	ldr	r1, [r7, #4]
 8008e90:	f004 fd5d 	bl	800d94e <strncmp>
 8008e94:	4603      	mov	r3, r0
  if (tok->type == JSMN_STRING && (int)strlen(s) == tok->end - tok->start &&
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d101      	bne.n	8008e9e <jsoneq+0x52>
    return 0;
 8008e9a:	2300      	movs	r3, #0
 8008e9c:	e001      	b.n	8008ea2 <jsoneq+0x56>
  }
  return -1;
 8008e9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008ea2:	4618      	mov	r0, r3
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}

08008eaa <my_strcpy>:

void my_strcpy(char *src, char *dst, int num)
{
 8008eaa:	b480      	push	{r7}
 8008eac:	b087      	sub	sp, #28
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	60f8      	str	r0, [r7, #12]
 8008eb2:	60b9      	str	r1, [r7, #8]
 8008eb4:	607a      	str	r2, [r7, #4]
    int i;

    if(src == NULL || dst == NULL)
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d033      	beq.n	8008f24 <my_strcpy+0x7a>
 8008ebc:	68bb      	ldr	r3, [r7, #8]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d030      	beq.n	8008f24 <my_strcpy+0x7a>
        return;
    for(i = 0; i < num; i++)
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	617b      	str	r3, [r7, #20]
 8008ec6:	e022      	b.n	8008f0e <my_strcpy+0x64>
    {
        if(src[i] == '\"' || src[i] == ','|| src[i] == 0)
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	68fa      	ldr	r2, [r7, #12]
 8008ecc:	4413      	add	r3, r2
 8008ece:	781b      	ldrb	r3, [r3, #0]
 8008ed0:	2b22      	cmp	r3, #34	; 0x22
 8008ed2:	d00b      	beq.n	8008eec <my_strcpy+0x42>
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	68fa      	ldr	r2, [r7, #12]
 8008ed8:	4413      	add	r3, r2
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	2b2c      	cmp	r3, #44	; 0x2c
 8008ede:	d005      	beq.n	8008eec <my_strcpy+0x42>
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	68fa      	ldr	r2, [r7, #12]
 8008ee4:	4413      	add	r3, r2
 8008ee6:	781b      	ldrb	r3, [r3, #0]
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d105      	bne.n	8008ef8 <my_strcpy+0x4e>
        {
            dst[i] = 0;
 8008eec:	697b      	ldr	r3, [r7, #20]
 8008eee:	68ba      	ldr	r2, [r7, #8]
 8008ef0:	4413      	add	r3, r2
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	701a      	strb	r2, [r3, #0]
            return;
 8008ef6:	e016      	b.n	8008f26 <my_strcpy+0x7c>
        }

        dst[i]=src[i];
 8008ef8:	697b      	ldr	r3, [r7, #20]
 8008efa:	68fa      	ldr	r2, [r7, #12]
 8008efc:	441a      	add	r2, r3
 8008efe:	697b      	ldr	r3, [r7, #20]
 8008f00:	68b9      	ldr	r1, [r7, #8]
 8008f02:	440b      	add	r3, r1
 8008f04:	7812      	ldrb	r2, [r2, #0]
 8008f06:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < num; i++)
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	617b      	str	r3, [r7, #20]
 8008f0e:	697a      	ldr	r2, [r7, #20]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	429a      	cmp	r2, r3
 8008f14:	dbd8      	blt.n	8008ec8 <my_strcpy+0x1e>
    }
    dst[i-1] = 0;
 8008f16:	697b      	ldr	r3, [r7, #20]
 8008f18:	3b01      	subs	r3, #1
 8008f1a:	68ba      	ldr	r2, [r7, #8]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	2200      	movs	r2, #0
 8008f20:	701a      	strb	r2, [r3, #0]
 8008f22:	e000      	b.n	8008f26 <my_strcpy+0x7c>
        return;
 8008f24:	bf00      	nop
}
 8008f26:	371c      	adds	r7, #28
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f2e:	4770      	bx	lr

08008f30 <return_true_or_false_from_str>:

int return_true_or_false_from_str(char *str)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b082      	sub	sp, #8
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
    if(strncmp(str, "true",4) == 0)
 8008f38:	2204      	movs	r2, #4
 8008f3a:	490e      	ldr	r1, [pc, #56]	; (8008f74 <return_true_or_false_from_str+0x44>)
 8008f3c:	6878      	ldr	r0, [r7, #4]
 8008f3e:	f004 fd06 	bl	800d94e <strncmp>
 8008f42:	4603      	mov	r3, r0
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d101      	bne.n	8008f4c <return_true_or_false_from_str+0x1c>
        return true;
 8008f48:	2301      	movs	r3, #1
 8008f4a:	e00f      	b.n	8008f6c <return_true_or_false_from_str+0x3c>
    if(strncmp(str, "false",5) == 0)
 8008f4c:	2205      	movs	r2, #5
 8008f4e:	490a      	ldr	r1, [pc, #40]	; (8008f78 <return_true_or_false_from_str+0x48>)
 8008f50:	6878      	ldr	r0, [r7, #4]
 8008f52:	f004 fcfc 	bl	800d94e <strncmp>
 8008f56:	4603      	mov	r3, r0
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d101      	bne.n	8008f60 <return_true_or_false_from_str+0x30>
        return false;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	e005      	b.n	8008f6c <return_true_or_false_from_str+0x3c>
    printf("%s\r\n",str);
 8008f60:	6879      	ldr	r1, [r7, #4]
 8008f62:	4806      	ldr	r0, [pc, #24]	; (8008f7c <return_true_or_false_from_str+0x4c>)
 8008f64:	f004 fc38 	bl	800d7d8 <iprintf>
    return -1;
 8008f68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	3708      	adds	r7, #8
 8008f70:	46bd      	mov	sp, r7
 8008f72:	bd80      	pop	{r7, pc}
 8008f74:	08010038 	.word	0x08010038
 8008f78:	08010040 	.word	0x08010040
 8008f7c:	08010048 	.word	0x08010048

08008f80 <barcode_parse_json>:

// convert barcode scan response
barcode_server_msg* barcode_parse_json(char *json_msg)
{
 8008f80:	b590      	push	{r4, r7, lr}
 8008f82:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 8008f86:	b08f      	sub	sp, #60	; 0x3c
 8008f88:	af02      	add	r7, sp, #8
 8008f8a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008f8e:	3b2c      	subs	r3, #44	; 0x2c
 8008f90:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    barcode_server_msg* new_msg = malloc(sizeof (barcode_server_msg));
 8008f92:	20a0      	movs	r0, #160	; 0xa0
 8008f94:	f004 fb54 	bl	800d640 <malloc>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8008f9e:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8008fa2:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8008fa4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008fa8:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d101      	bne.n	8008fb6 <barcode_parse_json+0x36>
        return NULL;
 8008fb2:	2300      	movs	r3, #0
 8008fb4:	e217      	b.n	80093e6 <barcode_parse_json+0x466>

    jsmn_init(&p);
 8008fb6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008fba:	f103 0314 	add.w	r3, r3, #20
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	f7ff ff30 	bl	8008e24 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8008fc4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008fc8:	3b2c      	subs	r3, #44	; 0x2c
 8008fca:	6818      	ldr	r0, [r3, #0]
 8008fcc:	f7f7 f900 	bl	80001d0 <strlen>
 8008fd0:	4604      	mov	r4, r0
 8008fd2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8008fd6:	3b1c      	subs	r3, #28
 8008fd8:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8008fdc:	392c      	subs	r1, #44	; 0x2c
 8008fde:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8008fe2:	f100 0014 	add.w	r0, r0, #20
 8008fe6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008fea:	9200      	str	r2, [sp, #0]
 8008fec:	4622      	mov	r2, r4
 8008fee:	6809      	ldr	r1, [r1, #0]
 8008ff0:	f7ff fd7a 	bl	8008ae8 <jsmn_parse>
 8008ff4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8008ff8:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8008ffc:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8008ffe:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009002:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	2b00      	cmp	r3, #0
 800900a:	da09      	bge.n	8009020 <barcode_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 800900c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009010:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009014:	6819      	ldr	r1, [r3, #0]
 8009016:	48d1      	ldr	r0, [pc, #836]	; (800935c <barcode_parse_json+0x3dc>)
 8009018:	f004 fbde 	bl	800d7d8 <iprintf>
      return NULL;
 800901c:	2300      	movs	r3, #0
 800901e:	e1e2      	b.n	80093e6 <barcode_parse_json+0x466>
      printf("Object expected\r\n");
      return NULL;
    }*/

    /* Loop over all keys of the root object */
    for (i = 0; i < r; i++) {
 8009020:	2300      	movs	r3, #0
 8009022:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009026:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800902a:	6013      	str	r3, [r2, #0]
 800902c:	e1c9      	b.n	80093c2 <barcode_parse_json+0x442>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 800902e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009032:	3b1c      	subs	r3, #28
 8009034:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009038:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800903c:	6812      	ldr	r2, [r2, #0]
 800903e:	0112      	lsls	r2, r2, #4
 8009040:	1899      	adds	r1, r3, r2
 8009042:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009046:	3b2c      	subs	r3, #44	; 0x2c
 8009048:	4ac5      	ldr	r2, [pc, #788]	; (8009360 <barcode_parse_json+0x3e0>)
 800904a:	6818      	ldr	r0, [r3, #0]
 800904c:	f7ff fefe 	bl	8008e4c <jsoneq>
 8009050:	4603      	mov	r3, r0
 8009052:	2b00      	cmp	r3, #0
 8009054:	d148      	bne.n	80090e8 <barcode_parse_json+0x168>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8009056:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800905a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	1c5a      	adds	r2, r3, #1
 8009062:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009066:	3b1c      	subs	r3, #28
 8009068:	0112      	lsls	r2, r2, #4
 800906a:	4413      	add	r3, r2
 800906c:	3304      	adds	r3, #4
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	461a      	mov	r2, r3
 8009072:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009076:	3b2c      	subs	r3, #44	; 0x2c
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	1898      	adds	r0, r3, r2
 800907c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009080:	3b24      	subs	r3, #36	; 0x24
 8009082:	220a      	movs	r2, #10
 8009084:	4619      	mov	r1, r3
 8009086:	f7ff ff10 	bl	8008eaa <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 800908a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800908e:	3b24      	subs	r3, #36	; 0x24
 8009090:	4618      	mov	r0, r3
 8009092:	f7ff ff4d 	bl	8008f30 <return_true_or_false_from_str>
 8009096:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800909a:	f103 0320 	add.w	r3, r3, #32
 800909e:	6018      	str	r0, [r3, #0]
 80090a0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80090a4:	f103 0320 	add.w	r3, r3, #32
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090ae:	d103      	bne.n	80090b8 <barcode_parse_json+0x138>
			{
				printf("string is not true or false\r\n");
 80090b0:	48ac      	ldr	r0, [pc, #688]	; (8009364 <barcode_parse_json+0x3e4>)
 80090b2:	f004 fc05 	bl	800d8c0 <puts>
 80090b6:	e00b      	b.n	80090d0 <barcode_parse_json+0x150>
			}
			else
			{
				new_msg -> ok = ret;
 80090b8:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80090bc:	f103 0320 	add.w	r3, r3, #32
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	b2da      	uxtb	r2, r3
 80090c4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80090c8:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	701a      	strb	r2, [r3, #0]
			}
			i++;
 80090d0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80090d4:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80090d8:	681b      	ldr	r3, [r3, #0]
 80090da:	3301      	adds	r3, #1
 80090dc:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80090e0:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80090e4:	6013      	str	r3, [r2, #0]
 80090e6:	e161      	b.n	80093ac <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "name") == 0) {
 80090e8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80090ec:	3b1c      	subs	r3, #28
 80090ee:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80090f2:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80090f6:	6812      	ldr	r2, [r2, #0]
 80090f8:	0112      	lsls	r2, r2, #4
 80090fa:	1899      	adds	r1, r3, r2
 80090fc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009100:	3b2c      	subs	r3, #44	; 0x2c
 8009102:	4a99      	ldr	r2, [pc, #612]	; (8009368 <barcode_parse_json+0x3e8>)
 8009104:	6818      	ldr	r0, [r3, #0]
 8009106:	f7ff fea1 	bl	8008e4c <jsoneq>
 800910a:	4603      	mov	r3, r0
 800910c:	2b00      	cmp	r3, #0
 800910e:	d128      	bne.n	8009162 <barcode_parse_json+0x1e2>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.name, JSON_ITEM_MAX_SIZE);
 8009110:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009114:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	1c5a      	adds	r2, r3, #1
 800911c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009120:	3b1c      	subs	r3, #28
 8009122:	0112      	lsls	r2, r2, #4
 8009124:	4413      	add	r3, r2
 8009126:	3304      	adds	r3, #4
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	461a      	mov	r2, r3
 800912c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009130:	3b2c      	subs	r3, #44	; 0x2c
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	1898      	adds	r0, r3, r2
 8009136:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800913a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	3304      	adds	r3, #4
 8009142:	2246      	movs	r2, #70	; 0x46
 8009144:	4619      	mov	r1, r3
 8009146:	f7ff feb0 	bl	8008eaa <my_strcpy>
            i++;
 800914a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800914e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	3301      	adds	r3, #1
 8009156:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800915a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800915e:	6013      	str	r3, [r2, #0]
 8009160:	e124      	b.n	80093ac <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "email") == 0) {
 8009162:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009166:	3b1c      	subs	r3, #28
 8009168:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800916c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8009170:	6812      	ldr	r2, [r2, #0]
 8009172:	0112      	lsls	r2, r2, #4
 8009174:	1899      	adds	r1, r3, r2
 8009176:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800917a:	3b2c      	subs	r3, #44	; 0x2c
 800917c:	4a7b      	ldr	r2, [pc, #492]	; (800936c <barcode_parse_json+0x3ec>)
 800917e:	6818      	ldr	r0, [r3, #0]
 8009180:	f7ff fe64 	bl	8008e4c <jsoneq>
 8009184:	4603      	mov	r3, r0
 8009186:	2b00      	cmp	r3, #0
 8009188:	d128      	bne.n	80091dc <barcode_parse_json+0x25c>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.email, JSON_ITEM_MAX_SIZE);
 800918a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800918e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	1c5a      	adds	r2, r3, #1
 8009196:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800919a:	3b1c      	subs	r3, #28
 800919c:	0112      	lsls	r2, r2, #4
 800919e:	4413      	add	r3, r2
 80091a0:	3304      	adds	r3, #4
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	461a      	mov	r2, r3
 80091a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80091aa:	3b2c      	subs	r3, #44	; 0x2c
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	1898      	adds	r0, r3, r2
 80091b0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80091b4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	334a      	adds	r3, #74	; 0x4a
 80091bc:	2246      	movs	r2, #70	; 0x46
 80091be:	4619      	mov	r1, r3
 80091c0:	f7ff fe73 	bl	8008eaa <my_strcpy>
            i++;
 80091c4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80091c8:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80091cc:	681b      	ldr	r3, [r3, #0]
 80091ce:	3301      	adds	r3, #1
 80091d0:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80091d4:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80091d8:	6013      	str	r3, [r2, #0]
 80091da:	e0e7      	b.n	80093ac <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "id") == 0) {
 80091dc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80091e0:	3b1c      	subs	r3, #28
 80091e2:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80091e6:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80091ea:	6812      	ldr	r2, [r2, #0]
 80091ec:	0112      	lsls	r2, r2, #4
 80091ee:	1899      	adds	r1, r3, r2
 80091f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80091f4:	3b2c      	subs	r3, #44	; 0x2c
 80091f6:	4a5e      	ldr	r2, [pc, #376]	; (8009370 <barcode_parse_json+0x3f0>)
 80091f8:	6818      	ldr	r0, [r3, #0]
 80091fa:	f7ff fe27 	bl	8008e4c <jsoneq>
 80091fe:	4603      	mov	r3, r0
 8009200:	2b00      	cmp	r3, #0
 8009202:	d128      	bne.n	8009256 <barcode_parse_json+0x2d6>
            my_strcpy(json_msg + token[i + 1].start, new_msg->customer.id, 8);
 8009204:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009208:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	1c5a      	adds	r2, r3, #1
 8009210:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009214:	3b1c      	subs	r3, #28
 8009216:	0112      	lsls	r2, r2, #4
 8009218:	4413      	add	r3, r2
 800921a:	3304      	adds	r3, #4
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	461a      	mov	r2, r3
 8009220:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009224:	3b2c      	subs	r3, #44	; 0x2c
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	1898      	adds	r0, r3, r2
 800922a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800922e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	3390      	adds	r3, #144	; 0x90
 8009236:	2208      	movs	r2, #8
 8009238:	4619      	mov	r1, r3
 800923a:	f7ff fe36 	bl	8008eaa <my_strcpy>
            i++;
 800923e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009242:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	3301      	adds	r3, #1
 800924a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800924e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8009252:	6013      	str	r3, [r2, #0]
 8009254:	e0aa      	b.n	80093ac <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "numPeople") == 0) {
 8009256:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800925a:	3b1c      	subs	r3, #28
 800925c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009260:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8009264:	6812      	ldr	r2, [r2, #0]
 8009266:	0112      	lsls	r2, r2, #4
 8009268:	1899      	adds	r1, r3, r2
 800926a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800926e:	3b2c      	subs	r3, #44	; 0x2c
 8009270:	4a40      	ldr	r2, [pc, #256]	; (8009374 <barcode_parse_json+0x3f4>)
 8009272:	6818      	ldr	r0, [r3, #0]
 8009274:	f7ff fdea 	bl	8008e4c <jsoneq>
 8009278:	4603      	mov	r3, r0
 800927a:	2b00      	cmp	r3, #0
 800927c:	d129      	bne.n	80092d2 <barcode_parse_json+0x352>
    		new_msg -> customer.numPeople = atoi(json_msg + token[i+1].start);
 800927e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009282:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009286:	681b      	ldr	r3, [r3, #0]
 8009288:	1c5a      	adds	r2, r3, #1
 800928a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800928e:	3b1c      	subs	r3, #28
 8009290:	0112      	lsls	r2, r2, #4
 8009292:	4413      	add	r3, r2
 8009294:	3304      	adds	r3, #4
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	461a      	mov	r2, r3
 800929a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800929e:	3b2c      	subs	r3, #44	; 0x2c
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	4413      	add	r3, r2
 80092a4:	4618      	mov	r0, r3
 80092a6:	f004 f99a 	bl	800d5de <atoi>
 80092aa:	4602      	mov	r2, r0
 80092ac:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80092b0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    	        i++;
 80092ba:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80092be:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	3301      	adds	r3, #1
 80092c6:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80092ca:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80092ce:	6013      	str	r3, [r2, #0]
 80092d0:	e06c      	b.n	80093ac <barcode_parse_json+0x42c>
    	} else if (jsoneq(json_msg, &token[i], "isCheckingIn") == 0) {
 80092d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80092d6:	3b1c      	subs	r3, #28
 80092d8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80092dc:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80092e0:	6812      	ldr	r2, [r2, #0]
 80092e2:	0112      	lsls	r2, r2, #4
 80092e4:	1899      	adds	r1, r3, r2
 80092e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80092ea:	3b2c      	subs	r3, #44	; 0x2c
 80092ec:	4a22      	ldr	r2, [pc, #136]	; (8009378 <barcode_parse_json+0x3f8>)
 80092ee:	6818      	ldr	r0, [r3, #0]
 80092f0:	f7ff fdac 	bl	8008e4c <jsoneq>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d158      	bne.n	80093ac <barcode_parse_json+0x42c>
            my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 80092fa:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80092fe:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	1c5a      	adds	r2, r3, #1
 8009306:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800930a:	3b1c      	subs	r3, #28
 800930c:	0112      	lsls	r2, r2, #4
 800930e:	4413      	add	r3, r2
 8009310:	3304      	adds	r3, #4
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	461a      	mov	r2, r3
 8009316:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800931a:	3b2c      	subs	r3, #44	; 0x2c
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	1898      	adds	r0, r3, r2
 8009320:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009324:	3b24      	subs	r3, #36	; 0x24
 8009326:	220a      	movs	r2, #10
 8009328:	4619      	mov	r1, r3
 800932a:	f7ff fdbe 	bl	8008eaa <my_strcpy>
            if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 800932e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009332:	3b24      	subs	r3, #36	; 0x24
 8009334:	4618      	mov	r0, r3
 8009336:	f7ff fdfb 	bl	8008f30 <return_true_or_false_from_str>
 800933a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800933e:	f103 0320 	add.w	r3, r3, #32
 8009342:	6018      	str	r0, [r3, #0]
 8009344:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009348:	f103 0320 	add.w	r3, r3, #32
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009352:	d113      	bne.n	800937c <barcode_parse_json+0x3fc>
            {
                printf("string is not true or false\r\n");
 8009354:	4803      	ldr	r0, [pc, #12]	; (8009364 <barcode_parse_json+0x3e4>)
 8009356:	f004 fab3 	bl	800d8c0 <puts>
 800935a:	e01c      	b.n	8009396 <barcode_parse_json+0x416>
 800935c:	08010050 	.word	0x08010050
 8009360:	0801006c 	.word	0x0801006c
 8009364:	08010070 	.word	0x08010070
 8009368:	08010090 	.word	0x08010090
 800936c:	08010098 	.word	0x08010098
 8009370:	080100a0 	.word	0x080100a0
 8009374:	080100a4 	.word	0x080100a4
 8009378:	080100b0 	.word	0x080100b0
            }
            else
            {
            	new_msg -> isCheckingIn = ret;
 800937c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009380:	f103 0320 	add.w	r3, r3, #32
 8009384:	681b      	ldr	r3, [r3, #0]
 8009386:	b2da      	uxtb	r2, r3
 8009388:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800938c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	f883 209c 	strb.w	r2, [r3, #156]	; 0x9c
            }
            i++;
 8009396:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800939a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	3301      	adds	r3, #1
 80093a2:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80093a6:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80093aa:	6013      	str	r3, [r2, #0]
    for (i = 0; i < r; i++) {
 80093ac:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80093b0:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	3301      	adds	r3, #1
 80093b8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80093bc:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80093c0:	6013      	str	r3, [r2, #0]
 80093c2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80093c6:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80093d0:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	429a      	cmp	r2, r3
 80093d8:	f6ff ae29 	blt.w	800902e <barcode_parse_json+0xae>
    	}
    }

    return new_msg;
 80093dc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80093e0:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80093e4:	681b      	ldr	r3, [r3, #0]
}
 80093e6:	4618      	mov	r0, r3
 80093e8:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 80093ec:	3734      	adds	r7, #52	; 0x34
 80093ee:	46bd      	mov	sp, r7
 80093f0:	bd90      	pop	{r4, r7, pc}
 80093f2:	bf00      	nop

080093f4 <no_data_parse_json>:

// convert no data type response
no_data_server_msg* no_data_parse_json(char *json_msg)
{
 80093f4:	b590      	push	{r4, r7, lr}
 80093f6:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 80093fa:	b08f      	sub	sp, #60	; 0x3c
 80093fc:	af02      	add	r7, sp, #8
 80093fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009402:	3b2c      	subs	r3, #44	; 0x2c
 8009404:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    no_data_server_msg* new_msg = malloc(sizeof (no_data_server_msg));
 8009406:	2001      	movs	r0, #1
 8009408:	f004 f91a 	bl	800d640 <malloc>
 800940c:	4603      	mov	r3, r0
 800940e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009412:	f102 0228 	add.w	r2, r2, #40	; 0x28
 8009416:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 8009418:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800941c:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d101      	bne.n	800942a <no_data_parse_json+0x36>
        return NULL;
 8009426:	2300      	movs	r3, #0
 8009428:	e0ba      	b.n	80095a0 <no_data_parse_json+0x1ac>

    jsmn_init(&p);
 800942a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800942e:	f103 0314 	add.w	r3, r3, #20
 8009432:	4618      	mov	r0, r3
 8009434:	f7ff fcf6 	bl	8008e24 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8009438:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800943c:	3b2c      	subs	r3, #44	; 0x2c
 800943e:	6818      	ldr	r0, [r3, #0]
 8009440:	f7f6 fec6 	bl	80001d0 <strlen>
 8009444:	4604      	mov	r4, r0
 8009446:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800944a:	3b1c      	subs	r3, #28
 800944c:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8009450:	392c      	subs	r1, #44	; 0x2c
 8009452:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 8009456:	f100 0014 	add.w	r0, r0, #20
 800945a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800945e:	9200      	str	r2, [sp, #0]
 8009460:	4622      	mov	r2, r4
 8009462:	6809      	ldr	r1, [r1, #0]
 8009464:	f7ff fb40 	bl	8008ae8 <jsmn_parse>
 8009468:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800946c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009470:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 8009472:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009476:	f103 0324 	add.w	r3, r3, #36	; 0x24
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	2b00      	cmp	r3, #0
 800947e:	da09      	bge.n	8009494 <no_data_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8009480:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009484:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009488:	6819      	ldr	r1, [r3, #0]
 800948a:	4848      	ldr	r0, [pc, #288]	; (80095ac <no_data_parse_json+0x1b8>)
 800948c:	f004 f9a4 	bl	800d7d8 <iprintf>
      return NULL;
 8009490:	2300      	movs	r3, #0
 8009492:	e085      	b.n	80095a0 <no_data_parse_json+0x1ac>
	  printf("Object expected\r\n");
	  return NULL;
	}*/

	/* Loop over all keys of the root object */
	for (i = 0; i < r; i++) {
 8009494:	2300      	movs	r3, #0
 8009496:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800949a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800949e:	6013      	str	r3, [r2, #0]
 80094a0:	e06d      	b.n	800957e <no_data_parse_json+0x18a>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 80094a2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80094a6:	3b1c      	subs	r3, #28
 80094a8:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80094ac:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80094b0:	6812      	ldr	r2, [r2, #0]
 80094b2:	0112      	lsls	r2, r2, #4
 80094b4:	1899      	adds	r1, r3, r2
 80094b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80094ba:	3b2c      	subs	r3, #44	; 0x2c
 80094bc:	4a3c      	ldr	r2, [pc, #240]	; (80095b0 <no_data_parse_json+0x1bc>)
 80094be:	6818      	ldr	r0, [r3, #0]
 80094c0:	f7ff fcc4 	bl	8008e4c <jsoneq>
 80094c4:	4603      	mov	r3, r0
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d14e      	bne.n	8009568 <no_data_parse_json+0x174>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 80094ca:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80094ce:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	1c5a      	adds	r2, r3, #1
 80094d6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80094da:	3b1c      	subs	r3, #28
 80094dc:	0112      	lsls	r2, r2, #4
 80094de:	4413      	add	r3, r2
 80094e0:	3304      	adds	r3, #4
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	461a      	mov	r2, r3
 80094e6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80094ea:	3b2c      	subs	r3, #44	; 0x2c
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	1898      	adds	r0, r3, r2
 80094f0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80094f4:	3b24      	subs	r3, #36	; 0x24
 80094f6:	220a      	movs	r2, #10
 80094f8:	4619      	mov	r1, r3
 80094fa:	f7ff fcd6 	bl	8008eaa <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 80094fe:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009502:	3b24      	subs	r3, #36	; 0x24
 8009504:	4618      	mov	r0, r3
 8009506:	f7ff fd13 	bl	8008f30 <return_true_or_false_from_str>
 800950a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800950e:	f103 0320 	add.w	r3, r3, #32
 8009512:	6018      	str	r0, [r3, #0]
 8009514:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009518:	f103 0320 	add.w	r3, r3, #32
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009522:	d10a      	bne.n	800953a <no_data_parse_json+0x146>
			{
				printf("string is not true or false\r\n");
 8009524:	4823      	ldr	r0, [pc, #140]	; (80095b4 <no_data_parse_json+0x1c0>)
 8009526:	f004 f9cb 	bl	800d8c0 <puts>
				printf("%s\r\n", temp_str);
 800952a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800952e:	3b24      	subs	r3, #36	; 0x24
 8009530:	4619      	mov	r1, r3
 8009532:	4821      	ldr	r0, [pc, #132]	; (80095b8 <no_data_parse_json+0x1c4>)
 8009534:	f004 f950 	bl	800d7d8 <iprintf>
 8009538:	e00b      	b.n	8009552 <no_data_parse_json+0x15e>
			}
			else
			{
				new_msg -> ok = ret;
 800953a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800953e:	f103 0320 	add.w	r3, r3, #32
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	b2da      	uxtb	r2, r3
 8009546:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800954a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	701a      	strb	r2, [r3, #0]
			}
			i++;
 8009552:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009556:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	3301      	adds	r3, #1
 800955e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009562:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8009566:	6013      	str	r3, [r2, #0]
	for (i = 0; i < r; i++) {
 8009568:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800956c:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	3301      	adds	r3, #1
 8009574:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009578:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800957c:	6013      	str	r3, [r2, #0]
 800957e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009582:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009586:	681a      	ldr	r2, [r3, #0]
 8009588:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800958c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	429a      	cmp	r2, r3
 8009594:	db85      	blt.n	80094a2 <no_data_parse_json+0xae>
    	}
    }

    return new_msg;
 8009596:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800959a:	f103 0328 	add.w	r3, r3, #40	; 0x28
 800959e:	681b      	ldr	r3, [r3, #0]
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 80095a6:	3734      	adds	r7, #52	; 0x34
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd90      	pop	{r4, r7, pc}
 80095ac:	08010050 	.word	0x08010050
 80095b0:	0801006c 	.word	0x0801006c
 80095b4:	08010070 	.word	0x08010070
 80095b8:	08010048 	.word	0x08010048

080095bc <status_parse_json>:

// convert queue status response
status_server_msg* status_parse_json(char *json_msg)
{
 80095bc:	b590      	push	{r4, r7, lr}
 80095be:	f5ad 4d80 	sub.w	sp, sp, #16384	; 0x4000
 80095c2:	b08f      	sub	sp, #60	; 0x3c
 80095c4:	af02      	add	r7, sp, #8
 80095c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80095ca:	3b2c      	subs	r3, #44	; 0x2c
 80095cc:	6018      	str	r0, [r3, #0]
    int ret;
    jsmn_parser p;
    jsmntok_t token[1024]; /* We expect no more than 1024 tokens */
    char temp_str[8];

    status_server_msg* new_msg = malloc(sizeof (status_server_msg));
 80095ce:	2010      	movs	r0, #16
 80095d0:	f004 f836 	bl	800d640 <malloc>
 80095d4:	4603      	mov	r3, r0
 80095d6:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80095da:	f102 0228 	add.w	r2, r2, #40	; 0x28
 80095de:	6013      	str	r3, [r2, #0]
    if (new_msg == NULL)
 80095e0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80095e4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	2b00      	cmp	r3, #0
 80095ec:	d101      	bne.n	80095f2 <status_parse_json+0x36>
        return NULL;
 80095ee:	2300      	movs	r3, #0
 80095f0:	e16b      	b.n	80098ca <status_parse_json+0x30e>

    jsmn_init(&p);
 80095f2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80095f6:	f103 0314 	add.w	r3, r3, #20
 80095fa:	4618      	mov	r0, r3
 80095fc:	f7ff fc12 	bl	8008e24 <jsmn_init>
    r = jsmn_parse(&p, json_msg, strlen(json_msg), token,
 8009600:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009604:	3b2c      	subs	r3, #44	; 0x2c
 8009606:	6818      	ldr	r0, [r3, #0]
 8009608:	f7f6 fde2 	bl	80001d0 <strlen>
 800960c:	4604      	mov	r4, r0
 800960e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009612:	3b1c      	subs	r3, #28
 8009614:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8009618:	392c      	subs	r1, #44	; 0x2c
 800961a:	f507 4080 	add.w	r0, r7, #16384	; 0x4000
 800961e:	f100 0014 	add.w	r0, r0, #20
 8009622:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8009626:	9200      	str	r2, [sp, #0]
 8009628:	4622      	mov	r2, r4
 800962a:	6809      	ldr	r1, [r1, #0]
 800962c:	f7ff fa5c 	bl	8008ae8 <jsmn_parse>
 8009630:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009634:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009638:	6018      	str	r0, [r3, #0]
                  sizeof(token) / sizeof(token[0]));
    if (r < 0) {
 800963a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800963e:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	2b00      	cmp	r3, #0
 8009646:	da09      	bge.n	800965c <status_parse_json+0xa0>
      printf("Failed to parse JSON: %d\r\n", r);
 8009648:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800964c:	f103 0324 	add.w	r3, r3, #36	; 0x24
 8009650:	6819      	ldr	r1, [r3, #0]
 8009652:	48a1      	ldr	r0, [pc, #644]	; (80098d8 <status_parse_json+0x31c>)
 8009654:	f004 f8c0 	bl	800d7d8 <iprintf>
      return NULL;
 8009658:	2300      	movs	r3, #0
 800965a:	e136      	b.n	80098ca <status_parse_json+0x30e>
	  printf("Object expected\r\n");
	  return NULL;
	}*/

	/* Loop over all keys of the root object */
	for (i = 0; i < r; i++) {
 800965c:	2300      	movs	r3, #0
 800965e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009662:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8009666:	6013      	str	r3, [r2, #0]
 8009668:	e11d      	b.n	80098a6 <status_parse_json+0x2ea>
    	if (jsoneq(json_msg, &token[i], "ok") == 0) {
 800966a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800966e:	3b1c      	subs	r3, #28
 8009670:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009674:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8009678:	6812      	ldr	r2, [r2, #0]
 800967a:	0112      	lsls	r2, r2, #4
 800967c:	1899      	adds	r1, r3, r2
 800967e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009682:	3b2c      	subs	r3, #44	; 0x2c
 8009684:	4a95      	ldr	r2, [pc, #596]	; (80098dc <status_parse_json+0x320>)
 8009686:	6818      	ldr	r0, [r3, #0]
 8009688:	f7ff fbe0 	bl	8008e4c <jsoneq>
 800968c:	4603      	mov	r3, r0
 800968e:	2b00      	cmp	r3, #0
 8009690:	d148      	bne.n	8009724 <status_parse_json+0x168>
			my_strcpy(json_msg + token[i + 1].start, temp_str, 10);
 8009692:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009696:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	1c5a      	adds	r2, r3, #1
 800969e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80096a2:	3b1c      	subs	r3, #28
 80096a4:	0112      	lsls	r2, r2, #4
 80096a6:	4413      	add	r3, r2
 80096a8:	3304      	adds	r3, #4
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	461a      	mov	r2, r3
 80096ae:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80096b2:	3b2c      	subs	r3, #44	; 0x2c
 80096b4:	681b      	ldr	r3, [r3, #0]
 80096b6:	1898      	adds	r0, r3, r2
 80096b8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80096bc:	3b24      	subs	r3, #36	; 0x24
 80096be:	220a      	movs	r2, #10
 80096c0:	4619      	mov	r1, r3
 80096c2:	f7ff fbf2 	bl	8008eaa <my_strcpy>
			if ( (ret = return_true_or_false_from_str(temp_str)) == -1)
 80096c6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80096ca:	3b24      	subs	r3, #36	; 0x24
 80096cc:	4618      	mov	r0, r3
 80096ce:	f7ff fc2f 	bl	8008f30 <return_true_or_false_from_str>
 80096d2:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80096d6:	f103 0320 	add.w	r3, r3, #32
 80096da:	6018      	str	r0, [r3, #0]
 80096dc:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80096e0:	f103 0320 	add.w	r3, r3, #32
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ea:	d103      	bne.n	80096f4 <status_parse_json+0x138>
			{
				printf("string is not true or false\r\n");
 80096ec:	487c      	ldr	r0, [pc, #496]	; (80098e0 <status_parse_json+0x324>)
 80096ee:	f004 f8e7 	bl	800d8c0 <puts>
 80096f2:	e00b      	b.n	800970c <status_parse_json+0x150>
			}
			else
			{
				new_msg -> ok = ret;
 80096f4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80096f8:	f103 0320 	add.w	r3, r3, #32
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	b2da      	uxtb	r2, r3
 8009700:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009704:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	701a      	strb	r2, [r3, #0]
			}
			i++;
 800970c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009710:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	3301      	adds	r3, #1
 8009718:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800971c:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8009720:	6013      	str	r3, [r2, #0]
 8009722:	e0b5      	b.n	8009890 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "queueLength") == 0) {
 8009724:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009728:	3b1c      	subs	r3, #28
 800972a:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800972e:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8009732:	6812      	ldr	r2, [r2, #0]
 8009734:	0112      	lsls	r2, r2, #4
 8009736:	1899      	adds	r1, r3, r2
 8009738:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800973c:	3b2c      	subs	r3, #44	; 0x2c
 800973e:	4a69      	ldr	r2, [pc, #420]	; (80098e4 <status_parse_json+0x328>)
 8009740:	6818      	ldr	r0, [r3, #0]
 8009742:	f7ff fb83 	bl	8008e4c <jsoneq>
 8009746:	4603      	mov	r3, r0
 8009748:	2b00      	cmp	r3, #0
 800974a:	d128      	bne.n	800979e <status_parse_json+0x1e2>
    		new_msg -> queueLength = atoi(json_msg + token[i+1].start);
 800974c:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009750:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	1c5a      	adds	r2, r3, #1
 8009758:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800975c:	3b1c      	subs	r3, #28
 800975e:	0112      	lsls	r2, r2, #4
 8009760:	4413      	add	r3, r2
 8009762:	3304      	adds	r3, #4
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	461a      	mov	r2, r3
 8009768:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800976c:	3b2c      	subs	r3, #44	; 0x2c
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	4413      	add	r3, r2
 8009772:	4618      	mov	r0, r3
 8009774:	f003 ff33 	bl	800d5de <atoi>
 8009778:	4602      	mov	r2, r0
 800977a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800977e:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	605a      	str	r2, [r3, #4]
    	        i++;
 8009786:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800978a:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	3301      	adds	r3, #1
 8009792:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009796:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800979a:	6013      	str	r3, [r2, #0]
 800979c:	e078      	b.n	8009890 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "numPeopleInStore") == 0) {
 800979e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80097a2:	3b1c      	subs	r3, #28
 80097a4:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80097a8:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80097ac:	6812      	ldr	r2, [r2, #0]
 80097ae:	0112      	lsls	r2, r2, #4
 80097b0:	1899      	adds	r1, r3, r2
 80097b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80097b6:	3b2c      	subs	r3, #44	; 0x2c
 80097b8:	4a4b      	ldr	r2, [pc, #300]	; (80098e8 <status_parse_json+0x32c>)
 80097ba:	6818      	ldr	r0, [r3, #0]
 80097bc:	f7ff fb46 	bl	8008e4c <jsoneq>
 80097c0:	4603      	mov	r3, r0
 80097c2:	2b00      	cmp	r3, #0
 80097c4:	d128      	bne.n	8009818 <status_parse_json+0x25c>
    		new_msg -> numPeopleInStore = atoi(json_msg + token[i+1].start);
 80097c6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80097ca:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	1c5a      	adds	r2, r3, #1
 80097d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80097d6:	3b1c      	subs	r3, #28
 80097d8:	0112      	lsls	r2, r2, #4
 80097da:	4413      	add	r3, r2
 80097dc:	3304      	adds	r3, #4
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	461a      	mov	r2, r3
 80097e2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80097e6:	3b2c      	subs	r3, #44	; 0x2c
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	4413      	add	r3, r2
 80097ec:	4618      	mov	r0, r3
 80097ee:	f003 fef6 	bl	800d5de <atoi>
 80097f2:	4602      	mov	r2, r0
 80097f4:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80097f8:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	609a      	str	r2, [r3, #8]
    	        i++;
 8009800:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009804:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	3301      	adds	r3, #1
 800980c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009810:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8009814:	6013      	str	r3, [r2, #0]
 8009816:	e03b      	b.n	8009890 <status_parse_json+0x2d4>
    	} else if (jsoneq(json_msg, &token[i], "maxCapacity") == 0) {
 8009818:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800981c:	3b1c      	subs	r3, #28
 800981e:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 8009822:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 8009826:	6812      	ldr	r2, [r2, #0]
 8009828:	0112      	lsls	r2, r2, #4
 800982a:	1899      	adds	r1, r3, r2
 800982c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009830:	3b2c      	subs	r3, #44	; 0x2c
 8009832:	4a2e      	ldr	r2, [pc, #184]	; (80098ec <status_parse_json+0x330>)
 8009834:	6818      	ldr	r0, [r3, #0]
 8009836:	f7ff fb09 	bl	8008e4c <jsoneq>
 800983a:	4603      	mov	r3, r0
 800983c:	2b00      	cmp	r3, #0
 800983e:	d127      	bne.n	8009890 <status_parse_json+0x2d4>
    		new_msg -> maxCapacity = atoi(json_msg + token[i+1].start);
 8009840:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009844:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	1c5a      	adds	r2, r3, #1
 800984c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009850:	3b1c      	subs	r3, #28
 8009852:	0112      	lsls	r2, r2, #4
 8009854:	4413      	add	r3, r2
 8009856:	3304      	adds	r3, #4
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	461a      	mov	r2, r3
 800985c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8009860:	3b2c      	subs	r3, #44	; 0x2c
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	4413      	add	r3, r2
 8009866:	4618      	mov	r0, r3
 8009868:	f003 feb9 	bl	800d5de <atoi>
 800986c:	4602      	mov	r2, r0
 800986e:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009872:	f103 0328 	add.w	r3, r3, #40	; 0x28
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	60da      	str	r2, [r3, #12]
    	        i++;
 800987a:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 800987e:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	3301      	adds	r3, #1
 8009886:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 800988a:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 800988e:	6013      	str	r3, [r2, #0]
	for (i = 0; i < r; i++) {
 8009890:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 8009894:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	3301      	adds	r3, #1
 800989c:	f507 4280 	add.w	r2, r7, #16384	; 0x4000
 80098a0:	f102 022c 	add.w	r2, r2, #44	; 0x2c
 80098a4:	6013      	str	r3, [r2, #0]
 80098a6:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80098aa:	f103 032c 	add.w	r3, r3, #44	; 0x2c
 80098ae:	681a      	ldr	r2, [r3, #0]
 80098b0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80098b4:	f103 0324 	add.w	r3, r3, #36	; 0x24
 80098b8:	681b      	ldr	r3, [r3, #0]
 80098ba:	429a      	cmp	r2, r3
 80098bc:	f6ff aed5 	blt.w	800966a <status_parse_json+0xae>
    	}
    }

    return new_msg;
 80098c0:	f507 4380 	add.w	r3, r7, #16384	; 0x4000
 80098c4:	f103 0328 	add.w	r3, r3, #40	; 0x28
 80098c8:	681b      	ldr	r3, [r3, #0]
}
 80098ca:	4618      	mov	r0, r3
 80098cc:	f507 4780 	add.w	r7, r7, #16384	; 0x4000
 80098d0:	3734      	adds	r7, #52	; 0x34
 80098d2:	46bd      	mov	sp, r7
 80098d4:	bd90      	pop	{r4, r7, pc}
 80098d6:	bf00      	nop
 80098d8:	08010050 	.word	0x08010050
 80098dc:	0801006c 	.word	0x0801006c
 80098e0:	08010070 	.word	0x08010070
 80098e4:	080100c0 	.word	0x080100c0
 80098e8:	080100cc 	.word	0x080100cc
 80098ec:	080100e0 	.word	0x080100e0

080098f0 <print_out_barcode_msg>:

void print_out_barcode_msg(barcode_server_msg* msg)
{
 80098f0:	b580      	push	{r7, lr}
 80098f2:	b082      	sub	sp, #8
 80098f4:	af00      	add	r7, sp, #0
 80098f6:	6078      	str	r0, [r7, #4]
    printf("ok: %d\r\n", msg->ok);
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	781b      	ldrb	r3, [r3, #0]
 80098fc:	4619      	mov	r1, r3
 80098fe:	4813      	ldr	r0, [pc, #76]	; (800994c <print_out_barcode_msg+0x5c>)
 8009900:	f003 ff6a 	bl	800d7d8 <iprintf>
    printf("customer name: %s\r\n", msg->customer.name);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	3304      	adds	r3, #4
 8009908:	4619      	mov	r1, r3
 800990a:	4811      	ldr	r0, [pc, #68]	; (8009950 <print_out_barcode_msg+0x60>)
 800990c:	f003 ff64 	bl	800d7d8 <iprintf>
    printf("customer email: %s\r\n", msg->customer.email);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	334a      	adds	r3, #74	; 0x4a
 8009914:	4619      	mov	r1, r3
 8009916:	480f      	ldr	r0, [pc, #60]	; (8009954 <print_out_barcode_msg+0x64>)
 8009918:	f003 ff5e 	bl	800d7d8 <iprintf>
    printf("customer id: %s\r\n", msg->customer.id);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	3390      	adds	r3, #144	; 0x90
 8009920:	4619      	mov	r1, r3
 8009922:	480d      	ldr	r0, [pc, #52]	; (8009958 <print_out_barcode_msg+0x68>)
 8009924:	f003 ff58 	bl	800d7d8 <iprintf>
    printf("customer numPeople: %d\r\n", msg->customer.numPeople);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800992e:	4619      	mov	r1, r3
 8009930:	480a      	ldr	r0, [pc, #40]	; (800995c <print_out_barcode_msg+0x6c>)
 8009932:	f003 ff51 	bl	800d7d8 <iprintf>
    printf("isCheckingIn: %d\r\n", msg->isCheckingIn);
 8009936:	687b      	ldr	r3, [r7, #4]
 8009938:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800993c:	4619      	mov	r1, r3
 800993e:	4808      	ldr	r0, [pc, #32]	; (8009960 <print_out_barcode_msg+0x70>)
 8009940:	f003 ff4a 	bl	800d7d8 <iprintf>
}
 8009944:	bf00      	nop
 8009946:	3708      	adds	r7, #8
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}
 800994c:	080100ec 	.word	0x080100ec
 8009950:	080100f8 	.word	0x080100f8
 8009954:	0801010c 	.word	0x0801010c
 8009958:	08010124 	.word	0x08010124
 800995c:	08010138 	.word	0x08010138
 8009960:	08010154 	.word	0x08010154

08009964 <print_out_no_data_msg>:

void print_out_no_data_msg(no_data_server_msg* msg)
{
 8009964:	b580      	push	{r7, lr}
 8009966:	b082      	sub	sp, #8
 8009968:	af00      	add	r7, sp, #0
 800996a:	6078      	str	r0, [r7, #4]
    printf("ok: %d\r\n", msg->ok);
 800996c:	687b      	ldr	r3, [r7, #4]
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	4619      	mov	r1, r3
 8009972:	4803      	ldr	r0, [pc, #12]	; (8009980 <print_out_no_data_msg+0x1c>)
 8009974:	f003 ff30 	bl	800d7d8 <iprintf>
}
 8009978:	bf00      	nop
 800997a:	3708      	adds	r7, #8
 800997c:	46bd      	mov	sp, r7
 800997e:	bd80      	pop	{r7, pc}
 8009980:	080100ec 	.word	0x080100ec

08009984 <print_out_status_msg>:

void print_out_status_msg(status_server_msg* msg)
{
 8009984:	b580      	push	{r7, lr}
 8009986:	b082      	sub	sp, #8
 8009988:	af00      	add	r7, sp, #0
 800998a:	6078      	str	r0, [r7, #4]
	printf("ok: %d\r\n", msg->ok);
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	781b      	ldrb	r3, [r3, #0]
 8009990:	4619      	mov	r1, r3
 8009992:	480c      	ldr	r0, [pc, #48]	; (80099c4 <print_out_status_msg+0x40>)
 8009994:	f003 ff20 	bl	800d7d8 <iprintf>
	printf("queueLength: %d\r\n", msg->queueLength);
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	685b      	ldr	r3, [r3, #4]
 800999c:	4619      	mov	r1, r3
 800999e:	480a      	ldr	r0, [pc, #40]	; (80099c8 <print_out_status_msg+0x44>)
 80099a0:	f003 ff1a 	bl	800d7d8 <iprintf>
	printf("numPeopleInStore: %d\r\n", msg->numPeopleInStore);
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	689b      	ldr	r3, [r3, #8]
 80099a8:	4619      	mov	r1, r3
 80099aa:	4808      	ldr	r0, [pc, #32]	; (80099cc <print_out_status_msg+0x48>)
 80099ac:	f003 ff14 	bl	800d7d8 <iprintf>
	printf("maxCapacity: %d\r\n", msg->maxCapacity);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	68db      	ldr	r3, [r3, #12]
 80099b4:	4619      	mov	r1, r3
 80099b6:	4806      	ldr	r0, [pc, #24]	; (80099d0 <print_out_status_msg+0x4c>)
 80099b8:	f003 ff0e 	bl	800d7d8 <iprintf>
}
 80099bc:	bf00      	nop
 80099be:	3708      	adds	r7, #8
 80099c0:	46bd      	mov	sp, r7
 80099c2:	bd80      	pop	{r7, pc}
 80099c4:	080100ec 	.word	0x080100ec
 80099c8:	08010168 	.word	0x08010168
 80099cc:	0801017c 	.word	0x0801017c
 80099d0:	08010194 	.word	0x08010194

080099d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80099d4:	b590      	push	{r4, r7, lr}
 80099d6:	b093      	sub	sp, #76	; 0x4c
 80099d8:	af04      	add	r7, sp, #16
 80099da:	466b      	mov	r3, sp
 80099dc:	461c      	mov	r4, r3
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80099de:	f7f7 faab 	bl	8000f38 <HAL_Init>

  /* USER CODE BEGIN Init */
  BSP_LCD_GLASS_Init();
 80099e2:	f001 fafd 	bl	800afe0 <BSP_LCD_GLASS_Init>

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80099e6:	f000 fa83 	bl	8009ef0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80099ea:	f000 fd39 	bl	800a460 <MX_GPIO_Init>
  MX_DMA_Init();
 80099ee:	f000 fd19 	bl	800a424 <MX_DMA_Init>
  MX_LCD_Init();
 80099f2:	f000 fc19 	bl	800a228 <MX_LCD_Init>
  MX_USART2_UART_Init();
 80099f6:	f000 fce5 	bl	800a3c4 <MX_USART2_UART_Init>
  MX_UART4_Init();
 80099fa:	f000 fcb3 	bl	800a364 <MX_UART4_Init>
  MX_I2C1_Init();
 80099fe:	f000 fbd5 	bl	800a1ac <MX_I2C1_Init>
  MX_SPI1_Init();
 8009a02:	f000 fc49 	bl	800a298 <MX_SPI1_Init>
  MX_TIM16_Init();
 8009a06:	f000 fc85 	bl	800a314 <MX_TIM16_Init>
  MX_ADC1_Init();
 8009a0a:	f000 faf5 	bl	8009ff8 <MX_ADC1_Init>
  MX_ADC2_Init();
 8009a0e:	f000 fb69 	bl	800a0e4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  //RetargetInit(&huart2);
  printf("\r\nStarting\r\n");
 8009a12:	489c      	ldr	r0, [pc, #624]	; (8009c84 <main+0x2b0>)
 8009a14:	f003 ff54 	bl	800d8c0 <puts>

  // INITS
  queue_length = 0; // init these first so the display works
 8009a18:	4b9b      	ldr	r3, [pc, #620]	; (8009c88 <main+0x2b4>)
 8009a1a:	2200      	movs	r2, #0
 8009a1c:	601a      	str	r2, [r3, #0]
  store_capacity = 0;
 8009a1e:	4b9b      	ldr	r3, [pc, #620]	; (8009c8c <main+0x2b8>)
 8009a20:	2200      	movs	r2, #0
 8009a22:	601a      	str	r2, [r3, #0]
  num_in_store = 0;
 8009a24:	4b9a      	ldr	r3, [pc, #616]	; (8009c90 <main+0x2bc>)
 8009a26:	2200      	movs	r2, #0
 8009a28:	601a      	str	r2, [r3, #0]
  main_display_init(&hspi1); // THIS SHOULD INIT FIRST so other modules can use it for error printing
 8009a2a:	489a      	ldr	r0, [pc, #616]	; (8009c94 <main+0x2c0>)
 8009a2c:	f7fe fd48 	bl	80084c0 <main_display_init>
  main_display_info(&hspi1, num_in_store, queue_length, store_capacity, "Starting up...", "Please wait", NULL, NULL);
 8009a30:	4b97      	ldr	r3, [pc, #604]	; (8009c90 <main+0x2bc>)
 8009a32:	6819      	ldr	r1, [r3, #0]
 8009a34:	4b94      	ldr	r3, [pc, #592]	; (8009c88 <main+0x2b4>)
 8009a36:	681a      	ldr	r2, [r3, #0]
 8009a38:	4b94      	ldr	r3, [pc, #592]	; (8009c8c <main+0x2b8>)
 8009a3a:	6818      	ldr	r0, [r3, #0]
 8009a3c:	2300      	movs	r3, #0
 8009a3e:	9303      	str	r3, [sp, #12]
 8009a40:	2300      	movs	r3, #0
 8009a42:	9302      	str	r3, [sp, #8]
 8009a44:	4b94      	ldr	r3, [pc, #592]	; (8009c98 <main+0x2c4>)
 8009a46:	9301      	str	r3, [sp, #4]
 8009a48:	4b94      	ldr	r3, [pc, #592]	; (8009c9c <main+0x2c8>)
 8009a4a:	9300      	str	r3, [sp, #0]
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	4891      	ldr	r0, [pc, #580]	; (8009c94 <main+0x2c0>)
 8009a50:	f7fe fd7e 	bl	8008550 <main_display_info>
  qr_scanner_init(&huart2, 0); // note - THIS SHOULD BE CALLED BEFORE esp8266_init() if using QR scanning for WiFi setup
 8009a54:	2100      	movs	r1, #0
 8009a56:	4892      	ldr	r0, [pc, #584]	; (8009ca0 <main+0x2cc>)
 8009a58:	f001 f962 	bl	800ad20 <qr_scanner_init>
  bool esp_ok = esp8266_init(&huart4, &hspi1, 2, 1);
 8009a5c:	2301      	movs	r3, #1
 8009a5e:	2202      	movs	r2, #2
 8009a60:	498c      	ldr	r1, [pc, #560]	; (8009c94 <main+0x2c0>)
 8009a62:	4890      	ldr	r0, [pc, #576]	; (8009ca4 <main+0x2d0>)
 8009a64:	f002 fdcc 	bl	800c600 <esp8266_init>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (esp_ok == false) {
 8009a6e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	f000 8203 	beq.w	8009e7e <main+0x4aa>
	  return;
  }
  qr_scan_pending = 0;
 8009a78:	4b8b      	ldr	r3, [pc, #556]	; (8009ca8 <main+0x2d4>)
 8009a7a:	2200      	movs	r2, #0
 8009a7c:	601a      	str	r2, [r3, #0]
  HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE); // note - CALL THIS HERE to restart QR scanning after WiFi setup via QR
 8009a7e:	4b8b      	ldr	r3, [pc, #556]	; (8009cac <main+0x2d8>)
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	2209      	movs	r2, #9
 8009a84:	498a      	ldr	r1, [pc, #552]	; (8009cb0 <main+0x2dc>)
 8009a86:	4618      	mov	r0, r3
 8009a88:	f7fc fe38 	bl	80066fc <HAL_UART_Receive_IT>

  thermopile_init(&hadc1, &hadc2);
 8009a8c:	4989      	ldr	r1, [pc, #548]	; (8009cb4 <main+0x2e0>)
 8009a8e:	488a      	ldr	r0, [pc, #552]	; (8009cb8 <main+0x2e4>)
 8009a90:	f002 fbbe 	bl	800c210 <thermopile_init>
  initialize_motion_sensor(&hi2c1);
 8009a94:	4889      	ldr	r0, [pc, #548]	; (8009cbc <main+0x2e8>)
 8009a96:	f000 fded 	bl	800a674 <initialize_motion_sensor>

  // MOTION SENSOR BUFFER VARIABLES
  int pir_size = 50; // size of buffer
 8009a9a:	2332      	movs	r3, #50	; 0x32
 8009a9c:	61fb      	str	r3, [r7, #28]
  int pir_samples[pir_size]; // buffer
 8009a9e:	69f8      	ldr	r0, [r7, #28]
 8009aa0:	1e43      	subs	r3, r0, #1
 8009aa2:	61bb      	str	r3, [r7, #24]
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	4619      	mov	r1, r3
 8009aa8:	f04f 0200 	mov.w	r2, #0
 8009aac:	f04f 0300 	mov.w	r3, #0
 8009ab0:	f04f 0400 	mov.w	r4, #0
 8009ab4:	0154      	lsls	r4, r2, #5
 8009ab6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009aba:	014b      	lsls	r3, r1, #5
 8009abc:	4603      	mov	r3, r0
 8009abe:	4619      	mov	r1, r3
 8009ac0:	f04f 0200 	mov.w	r2, #0
 8009ac4:	f04f 0300 	mov.w	r3, #0
 8009ac8:	f04f 0400 	mov.w	r4, #0
 8009acc:	0154      	lsls	r4, r2, #5
 8009ace:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009ad2:	014b      	lsls	r3, r1, #5
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	009b      	lsls	r3, r3, #2
 8009ad8:	3303      	adds	r3, #3
 8009ada:	3307      	adds	r3, #7
 8009adc:	08db      	lsrs	r3, r3, #3
 8009ade:	00db      	lsls	r3, r3, #3
 8009ae0:	ebad 0d03 	sub.w	sp, sp, r3
 8009ae4:	ab04      	add	r3, sp, #16
 8009ae6:	3303      	adds	r3, #3
 8009ae8:	089b      	lsrs	r3, r3, #2
 8009aea:	009b      	lsls	r3, r3, #2
 8009aec:	617b      	str	r3, [r7, #20]
  int threshold = 6; // number of readings in buffer to trigger motion
 8009aee:	2306      	movs	r3, #6
 8009af0:	613b      	str	r3, [r7, #16]
  int left = 0; // number of lefts
 8009af2:	2300      	movs	r3, #0
 8009af4:	633b      	str	r3, [r7, #48]	; 0x30
  int right = 0; // number of rights
 8009af6:	2300      	movs	r3, #0
 8009af8:	637b      	str	r3, [r7, #52]	; 0x34
  int nothing = pir_size; // number of no motions
 8009afa:	69fb      	ldr	r3, [r7, #28]
 8009afc:	62fb      	str	r3, [r7, #44]	; 0x2c
  bool send_enable = false; // flag to prevent constantly sending when threshold met
 8009afe:	2300      	movs	r3, #0
 8009b00:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  int sample_i = 0; // sample index
 8009b04:	2300      	movs	r3, #0
 8009b06:	627b      	str	r3, [r7, #36]	; 0x24
  memset(pir_samples, 0, pir_size);
 8009b08:	697b      	ldr	r3, [r7, #20]
 8009b0a:	69fa      	ldr	r2, [r7, #28]
 8009b0c:	2100      	movs	r1, #0
 8009b0e:	4618      	mov	r0, r3
 8009b10:	f003 fdb1 	bl	800d676 <memset>

  printf("INIT DONE\r\n");
 8009b14:	486a      	ldr	r0, [pc, #424]	; (8009cc0 <main+0x2ec>)
 8009b16:	f003 fed3 	bl	800d8c0 <puts>
  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Setup complete!", NULL, NULL, NULL);
 8009b1a:	4b6a      	ldr	r3, [pc, #424]	; (8009cc4 <main+0x2f0>)
 8009b1c:	6818      	ldr	r0, [r3, #0]
 8009b1e:	4b5c      	ldr	r3, [pc, #368]	; (8009c90 <main+0x2bc>)
 8009b20:	6819      	ldr	r1, [r3, #0]
 8009b22:	4b59      	ldr	r3, [pc, #356]	; (8009c88 <main+0x2b4>)
 8009b24:	681a      	ldr	r2, [r3, #0]
 8009b26:	4b59      	ldr	r3, [pc, #356]	; (8009c8c <main+0x2b8>)
 8009b28:	681c      	ldr	r4, [r3, #0]
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	9303      	str	r3, [sp, #12]
 8009b2e:	2300      	movs	r3, #0
 8009b30:	9302      	str	r3, [sp, #8]
 8009b32:	2300      	movs	r3, #0
 8009b34:	9301      	str	r3, [sp, #4]
 8009b36:	4b64      	ldr	r3, [pc, #400]	; (8009cc8 <main+0x2f4>)
 8009b38:	9300      	str	r3, [sp, #0]
 8009b3a:	4623      	mov	r3, r4
 8009b3c:	f7fe fd08 	bl	8008550 <main_display_info>
  get_status(); // get initial queue status for monitor
 8009b40:	f003 fcb4 	bl	800d4ac <get_status>
  HAL_TIM_Base_Start_IT(&htim16);
 8009b44:	4861      	ldr	r0, [pc, #388]	; (8009ccc <main+0x2f8>)
 8009b46:	f7fc fa01 	bl	8005f4c <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    // QR HANDLING
    // if a qr scan has OCCURRED, handle
	if (qr_scan_pending == 1) {
 8009b4a:	4b57      	ldr	r3, [pc, #348]	; (8009ca8 <main+0x2d4>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d104      	bne.n	8009b5c <main+0x188>
		printf("BEGIN SEND SCAN\r\n");
 8009b52:	485f      	ldr	r0, [pc, #380]	; (8009cd0 <main+0x2fc>)
 8009b54:	f003 feb4 	bl	800d8c0 <puts>
		qr_scan_received();
 8009b58:	f001 f902 	bl	800ad60 <qr_scan_received>
	}

    // MOTION SENSOR HANDLING
	if (loop_motion_sensor(&hi2c1) == true) {
 8009b5c:	4857      	ldr	r0, [pc, #348]	; (8009cbc <main+0x2e8>)
 8009b5e:	f000 ff7f 	bl	800aa60 <loop_motion_sensor>
 8009b62:	4603      	mov	r3, r0
 8009b64:	2b01      	cmp	r3, #1
 8009b66:	f040 810a 	bne.w	8009d7e <main+0x3aa>
		uint8_t movement = motion_sensor_get_moment();
 8009b6a:	f001 f8c7 	bl	800acfc <motion_sensor_get_moment>
 8009b6e:	4603      	mov	r3, r0
 8009b70:	73fb      	strb	r3, [r7, #15]

        // decrement count of motion type that is being overwritten
		if (pir_samples[sample_i] == 1) {
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d103      	bne.n	8009b86 <main+0x1b2>
			--right;
 8009b7e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b80:	3b01      	subs	r3, #1
 8009b82:	637b      	str	r3, [r7, #52]	; 0x34
 8009b84:	e00d      	b.n	8009ba2 <main+0x1ce>
		} else if (pir_samples[sample_i] == -1) {
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b8a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b92:	d103      	bne.n	8009b9c <main+0x1c8>
			--left;
 8009b94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b96:	3b01      	subs	r3, #1
 8009b98:	633b      	str	r3, [r7, #48]	; 0x30
 8009b9a:	e002      	b.n	8009ba2 <main+0x1ce>
		} else {
			--nothing;
 8009b9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b9e:	3b01      	subs	r3, #1
 8009ba0:	62fb      	str	r3, [r7, #44]	; 0x2c
		}

        // increase appropriate motion type count
		if (movement & MOVEMENT_FROM_2_TO_4)
 8009ba2:	7bfb      	ldrb	r3, [r7, #15]
 8009ba4:	f003 0304 	and.w	r3, r3, #4
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d008      	beq.n	8009bbe <main+0x1ea>
	    {
		  // RIGHT
	      pir_samples[sample_i] = 1;
 8009bac:	697b      	ldr	r3, [r7, #20]
 8009bae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bb0:	2101      	movs	r1, #1
 8009bb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	      ++right;
 8009bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009bb8:	3301      	adds	r3, #1
 8009bba:	637b      	str	r3, [r7, #52]	; 0x34
 8009bbc:	e016      	b.n	8009bec <main+0x218>
	    }
	    else if(movement & MOVEMENT_FROM_4_TO_2)
 8009bbe:	7bfb      	ldrb	r3, [r7, #15]
 8009bc0:	f003 0308 	and.w	r3, r3, #8
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d009      	beq.n	8009bdc <main+0x208>
	    {
	      // LEFT
	      pir_samples[sample_i] = -1;
 8009bc8:	697b      	ldr	r3, [r7, #20]
 8009bca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bcc:	f04f 31ff 	mov.w	r1, #4294967295
 8009bd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	      ++left;
 8009bd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bd6:	3301      	adds	r3, #1
 8009bd8:	633b      	str	r3, [r7, #48]	; 0x30
 8009bda:	e007      	b.n	8009bec <main+0x218>
	    } else {
	      pir_samples[sample_i] = 0;
 8009bdc:	697b      	ldr	r3, [r7, #20]
 8009bde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009be0:	2100      	movs	r1, #0
 8009be2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	      ++nothing;
 8009be6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009be8:	3301      	adds	r3, #1
 8009bea:	62fb      	str	r3, [r7, #44]	; 0x2c
	    }

        // increment buffer index
		sample_i++;
 8009bec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bee:	3301      	adds	r3, #1
 8009bf0:	627b      	str	r3, [r7, #36]	; 0x24
		if (sample_i >= pir_size) {
 8009bf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009bf4:	69fb      	ldr	r3, [r7, #28]
 8009bf6:	429a      	cmp	r2, r3
 8009bf8:	db01      	blt.n	8009bfe <main+0x22a>
			sample_i = 0;
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	627b      	str	r3, [r7, #36]	; 0x24
		}

        // if motion type has exceeded threshold and able to send,
        // send that type and disable sending
		if (left > threshold && send_enable) {
 8009bfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	429a      	cmp	r2, r3
 8009c04:	dd72      	ble.n	8009cec <main+0x318>
 8009c06:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d06e      	beq.n	8009cec <main+0x318>
			printf("SEND LEFT\r\n");
 8009c0e:	4831      	ldr	r0, [pc, #196]	; (8009cd4 <main+0x300>)
 8009c10:	f003 fe56 	bl	800d8c0 <puts>
			if (valid_entries > 0) {
 8009c14:	4b30      	ldr	r3, [pc, #192]	; (8009cd8 <main+0x304>)
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	dd1a      	ble.n	8009c52 <main+0x27e>
				send_entry();
 8009c1c:	f003 fc1a 	bl	800d454 <send_entry>
				--valid_entries;
 8009c20:	4b2d      	ldr	r3, [pc, #180]	; (8009cd8 <main+0x304>)
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	3b01      	subs	r3, #1
 8009c26:	4a2c      	ldr	r2, [pc, #176]	; (8009cd8 <main+0x304>)
 8009c28:	6013      	str	r3, [r2, #0]
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "     Welcome to the ABC Store!", "Please wait to enter...", NULL, NULL);
 8009c2a:	4b26      	ldr	r3, [pc, #152]	; (8009cc4 <main+0x2f0>)
 8009c2c:	6818      	ldr	r0, [r3, #0]
 8009c2e:	4b18      	ldr	r3, [pc, #96]	; (8009c90 <main+0x2bc>)
 8009c30:	6819      	ldr	r1, [r3, #0]
 8009c32:	4b15      	ldr	r3, [pc, #84]	; (8009c88 <main+0x2b4>)
 8009c34:	681a      	ldr	r2, [r3, #0]
 8009c36:	4b15      	ldr	r3, [pc, #84]	; (8009c8c <main+0x2b8>)
 8009c38:	681c      	ldr	r4, [r3, #0]
 8009c3a:	2300      	movs	r3, #0
 8009c3c:	9303      	str	r3, [sp, #12]
 8009c3e:	2300      	movs	r3, #0
 8009c40:	9302      	str	r3, [sp, #8]
 8009c42:	4b26      	ldr	r3, [pc, #152]	; (8009cdc <main+0x308>)
 8009c44:	9301      	str	r3, [sp, #4]
 8009c46:	4b26      	ldr	r3, [pc, #152]	; (8009ce0 <main+0x30c>)
 8009c48:	9300      	str	r3, [sp, #0]
 8009c4a:	4623      	mov	r3, r4
 8009c4c:	f7fe fc80 	bl	8008550 <main_display_info>
 8009c50:	e014      	b.n	8009c7c <main+0x2a8>
			} else {
				send_unauthorizedEntry();
 8009c52:	f003 fc85 	bl	800d560 <send_unauthorizedEntry>
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "WARNING:", "UNAUTHORIZED ENTRY", NULL, NULL);
 8009c56:	4b1b      	ldr	r3, [pc, #108]	; (8009cc4 <main+0x2f0>)
 8009c58:	6818      	ldr	r0, [r3, #0]
 8009c5a:	4b0d      	ldr	r3, [pc, #52]	; (8009c90 <main+0x2bc>)
 8009c5c:	6819      	ldr	r1, [r3, #0]
 8009c5e:	4b0a      	ldr	r3, [pc, #40]	; (8009c88 <main+0x2b4>)
 8009c60:	681a      	ldr	r2, [r3, #0]
 8009c62:	4b0a      	ldr	r3, [pc, #40]	; (8009c8c <main+0x2b8>)
 8009c64:	681c      	ldr	r4, [r3, #0]
 8009c66:	2300      	movs	r3, #0
 8009c68:	9303      	str	r3, [sp, #12]
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	9302      	str	r3, [sp, #8]
 8009c6e:	4b1d      	ldr	r3, [pc, #116]	; (8009ce4 <main+0x310>)
 8009c70:	9301      	str	r3, [sp, #4]
 8009c72:	4b1d      	ldr	r3, [pc, #116]	; (8009ce8 <main+0x314>)
 8009c74:	9300      	str	r3, [sp, #0]
 8009c76:	4623      	mov	r3, r4
 8009c78:	f7fe fc6a 	bl	8008550 <main_display_info>
			}
			send_enable = false;
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009c82:	e07c      	b.n	8009d7e <main+0x3aa>
 8009c84:	080101a8 	.word	0x080101a8
 8009c88:	20000e44 	.word	0x20000e44
 8009c8c:	20000e28 	.word	0x20000e28
 8009c90:	20000e48 	.word	0x20000e48
 8009c94:	200004b8 	.word	0x200004b8
 8009c98:	080101b4 	.word	0x080101b4
 8009c9c:	080101c0 	.word	0x080101c0
 8009ca0:	20000520 	.word	0x20000520
 8009ca4:	20000438 	.word	0x20000438
 8009ca8:	200005ec 	.word	0x200005ec
 8009cac:	200005f0 	.word	0x200005f0
 8009cb0:	200005f4 	.word	0x200005f4
 8009cb4:	200002c4 	.word	0x200002c4
 8009cb8:	2000037c 	.word	0x2000037c
 8009cbc:	2000032c 	.word	0x2000032c
 8009cc0:	080101d0 	.word	0x080101d0
 8009cc4:	20000378 	.word	0x20000378
 8009cc8:	080101dc 	.word	0x080101dc
 8009ccc:	200005a4 	.word	0x200005a4
 8009cd0:	080101ec 	.word	0x080101ec
 8009cd4:	08010200 	.word	0x08010200
 8009cd8:	20000e38 	.word	0x20000e38
 8009cdc:	0801020c 	.word	0x0801020c
 8009ce0:	08010224 	.word	0x08010224
 8009ce4:	08010244 	.word	0x08010244
 8009ce8:	08010258 	.word	0x08010258
		} else if (right > threshold && send_enable) {
 8009cec:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009cee:	693b      	ldr	r3, [r7, #16]
 8009cf0:	429a      	cmp	r2, r3
 8009cf2:	dd1f      	ble.n	8009d34 <main+0x360>
 8009cf4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d01b      	beq.n	8009d34 <main+0x360>
			printf("SEND RIGHT\r\n");
 8009cfc:	4863      	ldr	r0, [pc, #396]	; (8009e8c <main+0x4b8>)
 8009cfe:	f003 fddf 	bl	800d8c0 <puts>
			send_exit();
 8009d02:	f003 fbbd 	bl	800d480 <send_exit>
			send_enable = false;
 8009d06:	2300      	movs	r3, #0
 8009d08:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "     Welcome to the ABC Store!", "Please wait to enter...", NULL, NULL);
 8009d0c:	4b60      	ldr	r3, [pc, #384]	; (8009e90 <main+0x4bc>)
 8009d0e:	6818      	ldr	r0, [r3, #0]
 8009d10:	4b60      	ldr	r3, [pc, #384]	; (8009e94 <main+0x4c0>)
 8009d12:	6819      	ldr	r1, [r3, #0]
 8009d14:	4b60      	ldr	r3, [pc, #384]	; (8009e98 <main+0x4c4>)
 8009d16:	681a      	ldr	r2, [r3, #0]
 8009d18:	4b60      	ldr	r3, [pc, #384]	; (8009e9c <main+0x4c8>)
 8009d1a:	681c      	ldr	r4, [r3, #0]
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	9303      	str	r3, [sp, #12]
 8009d20:	2300      	movs	r3, #0
 8009d22:	9302      	str	r3, [sp, #8]
 8009d24:	4b5e      	ldr	r3, [pc, #376]	; (8009ea0 <main+0x4cc>)
 8009d26:	9301      	str	r3, [sp, #4]
 8009d28:	4b5e      	ldr	r3, [pc, #376]	; (8009ea4 <main+0x4d0>)
 8009d2a:	9300      	str	r3, [sp, #0]
 8009d2c:	4623      	mov	r3, r4
 8009d2e:	f7fe fc0f 	bl	8008550 <main_display_info>
 8009d32:	e024      	b.n	8009d7e <main+0x3aa>
		} else if (right < threshold && left < threshold) {
 8009d34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	da20      	bge.n	8009d7e <main+0x3aa>
 8009d3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009d3e:	693b      	ldr	r3, [r7, #16]
 8009d40:	429a      	cmp	r2, r3
 8009d42:	da1c      	bge.n	8009d7e <main+0x3aa>
            // if both motion types below threshold, enable sending
			if (!send_enable) {
 8009d44:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d118      	bne.n	8009d7e <main+0x3aa>
				printf("SEND ENABLE\r\n");
 8009d4c:	4856      	ldr	r0, [pc, #344]	; (8009ea8 <main+0x4d4>)
 8009d4e:	f003 fdb7 	bl	800d8c0 <puts>
				send_enable = true;
 8009d52:	2301      	movs	r3, #1
 8009d54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "     Welcome to the ABC Store!", NULL, NULL, NULL);
 8009d58:	4b4d      	ldr	r3, [pc, #308]	; (8009e90 <main+0x4bc>)
 8009d5a:	6818      	ldr	r0, [r3, #0]
 8009d5c:	4b4d      	ldr	r3, [pc, #308]	; (8009e94 <main+0x4c0>)
 8009d5e:	6819      	ldr	r1, [r3, #0]
 8009d60:	4b4d      	ldr	r3, [pc, #308]	; (8009e98 <main+0x4c4>)
 8009d62:	681a      	ldr	r2, [r3, #0]
 8009d64:	4b4d      	ldr	r3, [pc, #308]	; (8009e9c <main+0x4c8>)
 8009d66:	681c      	ldr	r4, [r3, #0]
 8009d68:	2300      	movs	r3, #0
 8009d6a:	9303      	str	r3, [sp, #12]
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	9302      	str	r3, [sp, #8]
 8009d70:	2300      	movs	r3, #0
 8009d72:	9301      	str	r3, [sp, #4]
 8009d74:	4b4b      	ldr	r3, [pc, #300]	; (8009ea4 <main+0x4d0>)
 8009d76:	9300      	str	r3, [sp, #0]
 8009d78:	4623      	mov	r3, r4
 8009d7a:	f7fe fbe9 	bl	8008550 <main_display_info>
		}
	}

    // WIFI HANDLING
    // if have a response to handle
	if (message_pending_handling == 1) {
 8009d7e:	4b4b      	ldr	r3, [pc, #300]	; (8009eac <main+0x4d8>)
 8009d80:	681b      	ldr	r3, [r3, #0]
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d101      	bne.n	8009d8a <main+0x3b6>
		handle_message_response();
 8009d86:	f003 f91d 	bl	800cfc4 <handle_message_response>
	}
    // if messages pending, get ok and then send
	if (message_queue_head != NULL) {
 8009d8a:	4b49      	ldr	r3, [pc, #292]	; (8009eb0 <main+0x4dc>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d00c      	beq.n	8009dac <main+0x3d8>
		if (ready_for_next_message == 1) {
 8009d92:	4b48      	ldr	r3, [pc, #288]	; (8009eb4 <main+0x4e0>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	2b01      	cmp	r3, #1
 8009d98:	d102      	bne.n	8009da0 <main+0x3cc>
			get_ok_to_send();
 8009d9a:	f002 ffcf 	bl	800cd3c <get_ok_to_send>
 8009d9e:	e005      	b.n	8009dac <main+0x3d8>
		} else if (good_for_send == 1) {
 8009da0:	4b45      	ldr	r3, [pc, #276]	; (8009eb8 <main+0x4e4>)
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	2b01      	cmp	r3, #1
 8009da6:	d101      	bne.n	8009dac <main+0x3d8>
			send_message();
 8009da8:	f003 f864 	bl	800ce74 <send_message>
		}
	}

	// TEMPERATURE
	if (people_checking_in > 0) {
 8009dac:	4b43      	ldr	r3, [pc, #268]	; (8009ebc <main+0x4e8>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	f77f aeca 	ble.w	8009b4a <main+0x176>
		printf("CHECKING IN\r\n");
 8009db6:	4842      	ldr	r0, [pc, #264]	; (8009ec0 <main+0x4ec>)
 8009db8:	f003 fd82 	bl	800d8c0 <puts>
		main_display_info(display_handle, num_in_store, queue_length, store_capacity, "     Welcome!", "Place your forehead near the sensor", "at the top of the kiosk", NULL);
 8009dbc:	4b34      	ldr	r3, [pc, #208]	; (8009e90 <main+0x4bc>)
 8009dbe:	6818      	ldr	r0, [r3, #0]
 8009dc0:	4b34      	ldr	r3, [pc, #208]	; (8009e94 <main+0x4c0>)
 8009dc2:	6819      	ldr	r1, [r3, #0]
 8009dc4:	4b34      	ldr	r3, [pc, #208]	; (8009e98 <main+0x4c4>)
 8009dc6:	681a      	ldr	r2, [r3, #0]
 8009dc8:	4b34      	ldr	r3, [pc, #208]	; (8009e9c <main+0x4c8>)
 8009dca:	681c      	ldr	r4, [r3, #0]
 8009dcc:	2300      	movs	r3, #0
 8009dce:	9303      	str	r3, [sp, #12]
 8009dd0:	4b3c      	ldr	r3, [pc, #240]	; (8009ec4 <main+0x4f0>)
 8009dd2:	9302      	str	r3, [sp, #8]
 8009dd4:	4b3c      	ldr	r3, [pc, #240]	; (8009ec8 <main+0x4f4>)
 8009dd6:	9301      	str	r3, [sp, #4]
 8009dd8:	4b3c      	ldr	r3, [pc, #240]	; (8009ecc <main+0x4f8>)
 8009dda:	9300      	str	r3, [sp, #0]
 8009ddc:	4623      	mov	r3, r4
 8009dde:	f7fe fbb7 	bl	8008550 <main_display_info>
		int temp = getTemp();
 8009de2:	f002 fa5d 	bl	800c2a0 <getTemp>
 8009de6:	60b8      	str	r0, [r7, #8]
		char temp_str[4];
		sprintf(temp_str, "%d", temp);
 8009de8:	1d3b      	adds	r3, r7, #4
 8009dea:	68ba      	ldr	r2, [r7, #8]
 8009dec:	4938      	ldr	r1, [pc, #224]	; (8009ed0 <main+0x4fc>)
 8009dee:	4618      	mov	r0, r3
 8009df0:	f003 fd80 	bl	800d8f4 <siprintf>
		if (temp > TEMP_MAX) { // fever
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	2b26      	cmp	r3, #38	; 0x26
 8009df8:	dd1c      	ble.n	8009e34 <main+0x460>
			printf("TEMPERATURE TOO HIGH\r\n");
 8009dfa:	4836      	ldr	r0, [pc, #216]	; (8009ed4 <main+0x500>)
 8009dfc:	f003 fd60 	bl	800d8c0 <puts>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, temp_str, "TEMPERATURE IS TOO HIGH", "SEEK STAFF ASSISTANCE", NULL);
 8009e00:	4b23      	ldr	r3, [pc, #140]	; (8009e90 <main+0x4bc>)
 8009e02:	6818      	ldr	r0, [r3, #0]
 8009e04:	4b23      	ldr	r3, [pc, #140]	; (8009e94 <main+0x4c0>)
 8009e06:	6819      	ldr	r1, [r3, #0]
 8009e08:	4b23      	ldr	r3, [pc, #140]	; (8009e98 <main+0x4c4>)
 8009e0a:	681a      	ldr	r2, [r3, #0]
 8009e0c:	4b23      	ldr	r3, [pc, #140]	; (8009e9c <main+0x4c8>)
 8009e0e:	681c      	ldr	r4, [r3, #0]
 8009e10:	2300      	movs	r3, #0
 8009e12:	9303      	str	r3, [sp, #12]
 8009e14:	4b30      	ldr	r3, [pc, #192]	; (8009ed8 <main+0x504>)
 8009e16:	9302      	str	r3, [sp, #8]
 8009e18:	4b30      	ldr	r3, [pc, #192]	; (8009edc <main+0x508>)
 8009e1a:	9301      	str	r3, [sp, #4]
 8009e1c:	1d3b      	adds	r3, r7, #4
 8009e1e:	9300      	str	r3, [sp, #0]
 8009e20:	4623      	mov	r3, r4
 8009e22:	f7fe fb95 	bl	8008550 <main_display_info>
			send_tempError(temp);
 8009e26:	68b8      	ldr	r0, [r7, #8]
 8009e28:	f003 fb56 	bl	800d4d8 <send_tempError>
			people_checking_in = 0;
 8009e2c:	4b23      	ldr	r3, [pc, #140]	; (8009ebc <main+0x4e8>)
 8009e2e:	2200      	movs	r2, #0
 8009e30:	601a      	str	r2, [r3, #0]
 8009e32:	e68a      	b.n	8009b4a <main+0x176>
		} else if (temp > TEMP_MIN){ // in bounds
 8009e34:	68bb      	ldr	r3, [r7, #8]
 8009e36:	2b23      	cmp	r3, #35	; 0x23
 8009e38:	f77f ae87 	ble.w	8009b4a <main+0x176>
			printf("TEMPERATURE OK PLEASE ENTER\r\n");
 8009e3c:	4828      	ldr	r0, [pc, #160]	; (8009ee0 <main+0x50c>)
 8009e3e:	f003 fd3f 	bl	800d8c0 <puts>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, temp_str, "Temperature check ok!", "Enter when ready", NULL);
 8009e42:	4b13      	ldr	r3, [pc, #76]	; (8009e90 <main+0x4bc>)
 8009e44:	6818      	ldr	r0, [r3, #0]
 8009e46:	4b13      	ldr	r3, [pc, #76]	; (8009e94 <main+0x4c0>)
 8009e48:	6819      	ldr	r1, [r3, #0]
 8009e4a:	4b13      	ldr	r3, [pc, #76]	; (8009e98 <main+0x4c4>)
 8009e4c:	681a      	ldr	r2, [r3, #0]
 8009e4e:	4b13      	ldr	r3, [pc, #76]	; (8009e9c <main+0x4c8>)
 8009e50:	681c      	ldr	r4, [r3, #0]
 8009e52:	2300      	movs	r3, #0
 8009e54:	9303      	str	r3, [sp, #12]
 8009e56:	4b23      	ldr	r3, [pc, #140]	; (8009ee4 <main+0x510>)
 8009e58:	9302      	str	r3, [sp, #8]
 8009e5a:	4b23      	ldr	r3, [pc, #140]	; (8009ee8 <main+0x514>)
 8009e5c:	9301      	str	r3, [sp, #4]
 8009e5e:	1d3b      	adds	r3, r7, #4
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	4623      	mov	r3, r4
 8009e64:	f7fe fb74 	bl	8008550 <main_display_info>
			++valid_entries;
 8009e68:	4b20      	ldr	r3, [pc, #128]	; (8009eec <main+0x518>)
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	3301      	adds	r3, #1
 8009e6e:	4a1f      	ldr	r2, [pc, #124]	; (8009eec <main+0x518>)
 8009e70:	6013      	str	r3, [r2, #0]
			--people_checking_in;
 8009e72:	4b12      	ldr	r3, [pc, #72]	; (8009ebc <main+0x4e8>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	3b01      	subs	r3, #1
 8009e78:	4a10      	ldr	r2, [pc, #64]	; (8009ebc <main+0x4e8>)
 8009e7a:	6013      	str	r3, [r2, #0]
	if (qr_scan_pending == 1) {
 8009e7c:	e665      	b.n	8009b4a <main+0x176>
	  return;
 8009e7e:	bf00      	nop
 8009e80:	46a5      	mov	sp, r4
 8009e82:	bf00      	nop
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8009e84:	4618      	mov	r0, r3
 8009e86:	373c      	adds	r7, #60	; 0x3c
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd90      	pop	{r4, r7, pc}
 8009e8c:	08010264 	.word	0x08010264
 8009e90:	20000378 	.word	0x20000378
 8009e94:	20000e48 	.word	0x20000e48
 8009e98:	20000e44 	.word	0x20000e44
 8009e9c:	20000e28 	.word	0x20000e28
 8009ea0:	0801020c 	.word	0x0801020c
 8009ea4:	08010224 	.word	0x08010224
 8009ea8:	08010270 	.word	0x08010270
 8009eac:	20000654 	.word	0x20000654
 8009eb0:	200003ec 	.word	0x200003ec
 8009eb4:	20000e40 	.word	0x20000e40
 8009eb8:	20000e3c 	.word	0x20000e3c
 8009ebc:	20000e34 	.word	0x20000e34
 8009ec0:	08010280 	.word	0x08010280
 8009ec4:	08010290 	.word	0x08010290
 8009ec8:	080102a8 	.word	0x080102a8
 8009ecc:	080102cc 	.word	0x080102cc
 8009ed0:	080102dc 	.word	0x080102dc
 8009ed4:	080102e0 	.word	0x080102e0
 8009ed8:	080102f8 	.word	0x080102f8
 8009edc:	08010310 	.word	0x08010310
 8009ee0:	08010328 	.word	0x08010328
 8009ee4:	08010348 	.word	0x08010348
 8009ee8:	0801035c 	.word	0x0801035c
 8009eec:	20000e38 	.word	0x20000e38

08009ef0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009ef0:	b580      	push	{r7, lr}
 8009ef2:	b0b8      	sub	sp, #224	; 0xe0
 8009ef4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009ef6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8009efa:	2244      	movs	r2, #68	; 0x44
 8009efc:	2100      	movs	r1, #0
 8009efe:	4618      	mov	r0, r3
 8009f00:	f003 fbb9 	bl	800d676 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009f04:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8009f08:	2200      	movs	r2, #0
 8009f0a:	601a      	str	r2, [r3, #0]
 8009f0c:	605a      	str	r2, [r3, #4]
 8009f0e:	609a      	str	r2, [r3, #8]
 8009f10:	60da      	str	r2, [r3, #12]
 8009f12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009f14:	463b      	mov	r3, r7
 8009f16:	2288      	movs	r2, #136	; 0x88
 8009f18:	2100      	movs	r1, #0
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	f003 fbab 	bl	800d676 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8009f20:	2318      	movs	r3, #24
 8009f22:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8009f26:	2301      	movs	r3, #1
 8009f28:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8009f2c:	2301      	movs	r3, #1
 8009f2e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8009f32:	2300      	movs	r3, #0
 8009f34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8009f38:	2360      	movs	r3, #96	; 0x60
 8009f3a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009f44:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8009f48:	4618      	mov	r0, r3
 8009f4a:	f7f9 fecf 	bl	8003cec <HAL_RCC_OscConfig>
 8009f4e:	4603      	mov	r3, r0
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d001      	beq.n	8009f58 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8009f54:	f000 fb32 	bl	800a5bc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009f58:	230f      	movs	r3, #15
 8009f5a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8009f5e:	2300      	movs	r3, #0
 8009f60:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009f64:	2300      	movs	r3, #0
 8009f66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009f70:	2300      	movs	r3, #0
 8009f72:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8009f76:	f107 0388 	add.w	r3, r7, #136	; 0x88
 8009f7a:	2100      	movs	r1, #0
 8009f7c:	4618      	mov	r0, r3
 8009f7e:	f7fa fa65 	bl	800444c <HAL_RCC_ClockConfig>
 8009f82:	4603      	mov	r3, r0
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d001      	beq.n	8009f8c <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8009f88:	f000 fb18 	bl	800a5bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART2
 8009f8c:	4b19      	ldr	r3, [pc, #100]	; (8009ff4 <SystemClock_Config+0x104>)
 8009f8e:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_UART4|RCC_PERIPHCLK_I2C1
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8009f90:	2300      	movs	r3, #0
 8009f92:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8009f94:	2300      	movs	r3, #0
 8009f96:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8009f98:	2300      	movs	r3, #0
 8009f9a:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8009f9c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8009fa0:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8009fa2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009fa6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8009faa:	2301      	movs	r3, #1
 8009fac:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8009fae:	2301      	movs	r3, #1
 8009fb0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8009fb2:	2310      	movs	r3, #16
 8009fb4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8009fb6:	2307      	movs	r3, #7
 8009fb8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8009fba:	2302      	movs	r3, #2
 8009fbc:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8009fbe:	2302      	movs	r3, #2
 8009fc0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8009fc2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8009fc6:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009fc8:	463b      	mov	r3, r7
 8009fca:	4618      	mov	r0, r3
 8009fcc:	f7fa fc42 	bl	8004854 <HAL_RCCEx_PeriphCLKConfig>
 8009fd0:	4603      	mov	r3, r0
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d001      	beq.n	8009fda <SystemClock_Config+0xea>
  {
    Error_Handler();
 8009fd6:	f000 faf1 	bl	800a5bc <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8009fda:	f44f 7000 	mov.w	r0, #512	; 0x200
 8009fde:	f7f9 fe2f 	bl	8003c40 <HAL_PWREx_ControlVoltageScaling>
 8009fe2:	4603      	mov	r3, r0
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d001      	beq.n	8009fec <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8009fe8:	f000 fae8 	bl	800a5bc <Error_Handler>
  }
}
 8009fec:	bf00      	nop
 8009fee:	37e0      	adds	r7, #224	; 0xe0
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}
 8009ff4:	0002404a 	.word	0x0002404a

08009ff8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b08a      	sub	sp, #40	; 0x28
 8009ffc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8009ffe:	f107 031c 	add.w	r3, r7, #28
 800a002:	2200      	movs	r2, #0
 800a004:	601a      	str	r2, [r3, #0]
 800a006:	605a      	str	r2, [r3, #4]
 800a008:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800a00a:	1d3b      	adds	r3, r7, #4
 800a00c:	2200      	movs	r2, #0
 800a00e:	601a      	str	r2, [r3, #0]
 800a010:	605a      	str	r2, [r3, #4]
 800a012:	609a      	str	r2, [r3, #8]
 800a014:	60da      	str	r2, [r3, #12]
 800a016:	611a      	str	r2, [r3, #16]
 800a018:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800a01a:	4b2f      	ldr	r3, [pc, #188]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a01c:	4a2f      	ldr	r2, [pc, #188]	; (800a0dc <MX_ADC1_Init+0xe4>)
 800a01e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800a020:	4b2d      	ldr	r3, [pc, #180]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a022:	2200      	movs	r2, #0
 800a024:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800a026:	4b2c      	ldr	r3, [pc, #176]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a028:	2200      	movs	r2, #0
 800a02a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a02c:	4b2a      	ldr	r3, [pc, #168]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a02e:	2200      	movs	r2, #0
 800a030:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a032:	4b29      	ldr	r3, [pc, #164]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a034:	2200      	movs	r2, #0
 800a036:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a038:	4b27      	ldr	r3, [pc, #156]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a03a:	2204      	movs	r2, #4
 800a03c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800a03e:	4b26      	ldr	r3, [pc, #152]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a040:	2200      	movs	r2, #0
 800a042:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800a044:	4b24      	ldr	r3, [pc, #144]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a046:	2200      	movs	r2, #0
 800a048:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800a04a:	4b23      	ldr	r3, [pc, #140]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a04c:	2201      	movs	r2, #1
 800a04e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a050:	4b21      	ldr	r3, [pc, #132]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a052:	2200      	movs	r2, #0
 800a054:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a058:	4b1f      	ldr	r3, [pc, #124]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a05a:	2200      	movs	r2, #0
 800a05c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a05e:	4b1e      	ldr	r3, [pc, #120]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a060:	2200      	movs	r2, #0
 800a062:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800a064:	4b1c      	ldr	r3, [pc, #112]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a066:	2200      	movs	r2, #0
 800a068:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800a06c:	4b1a      	ldr	r3, [pc, #104]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a06e:	2200      	movs	r2, #0
 800a070:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800a072:	4b19      	ldr	r3, [pc, #100]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a074:	2200      	movs	r2, #0
 800a076:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a07a:	4817      	ldr	r0, [pc, #92]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a07c:	f7f7 f9c4 	bl	8001408 <HAL_ADC_Init>
 800a080:	4603      	mov	r3, r0
 800a082:	2b00      	cmp	r3, #0
 800a084:	d001      	beq.n	800a08a <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800a086:	f000 fa99 	bl	800a5bc <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800a08a:	2300      	movs	r3, #0
 800a08c:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800a08e:	f107 031c 	add.w	r3, r7, #28
 800a092:	4619      	mov	r1, r3
 800a094:	4810      	ldr	r0, [pc, #64]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a096:	f7f8 f887 	bl	80021a8 <HAL_ADCEx_MultiModeConfigChannel>
 800a09a:	4603      	mov	r3, r0
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d001      	beq.n	800a0a4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 800a0a0:	f000 fa8c 	bl	800a5bc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800a0a4:	4b0e      	ldr	r3, [pc, #56]	; (800a0e0 <MX_ADC1_Init+0xe8>)
 800a0a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a0a8:	2306      	movs	r3, #6
 800a0aa:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800a0b0:	237f      	movs	r3, #127	; 0x7f
 800a0b2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a0b4:	2304      	movs	r3, #4
 800a0b6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a0bc:	1d3b      	adds	r3, r7, #4
 800a0be:	4619      	mov	r1, r3
 800a0c0:	4805      	ldr	r0, [pc, #20]	; (800a0d8 <MX_ADC1_Init+0xe0>)
 800a0c2:	f7f7 fc8d 	bl	80019e0 <HAL_ADC_ConfigChannel>
 800a0c6:	4603      	mov	r3, r0
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	d001      	beq.n	800a0d0 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 800a0cc:	f000 fa76 	bl	800a5bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800a0d0:	bf00      	nop
 800a0d2:	3728      	adds	r7, #40	; 0x28
 800a0d4:	46bd      	mov	sp, r7
 800a0d6:	bd80      	pop	{r7, pc}
 800a0d8:	2000037c 	.word	0x2000037c
 800a0dc:	50040000 	.word	0x50040000
 800a0e0:	1d500080 	.word	0x1d500080

0800a0e4 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b086      	sub	sp, #24
 800a0e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800a0ea:	463b      	mov	r3, r7
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	601a      	str	r2, [r3, #0]
 800a0f0:	605a      	str	r2, [r3, #4]
 800a0f2:	609a      	str	r2, [r3, #8]
 800a0f4:	60da      	str	r2, [r3, #12]
 800a0f6:	611a      	str	r2, [r3, #16]
 800a0f8:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 800a0fa:	4b29      	ldr	r3, [pc, #164]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a0fc:	4a29      	ldr	r2, [pc, #164]	; (800a1a4 <MX_ADC2_Init+0xc0>)
 800a0fe:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800a100:	4b27      	ldr	r3, [pc, #156]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a102:	2200      	movs	r2, #0
 800a104:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800a106:	4b26      	ldr	r3, [pc, #152]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a108:	2200      	movs	r2, #0
 800a10a:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a10c:	4b24      	ldr	r3, [pc, #144]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a10e:	2200      	movs	r2, #0
 800a110:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a112:	4b23      	ldr	r3, [pc, #140]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a114:	2200      	movs	r2, #0
 800a116:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a118:	4b21      	ldr	r3, [pc, #132]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a11a:	2204      	movs	r2, #4
 800a11c:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800a11e:	4b20      	ldr	r3, [pc, #128]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a120:	2200      	movs	r2, #0
 800a122:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800a124:	4b1e      	ldr	r3, [pc, #120]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a126:	2200      	movs	r2, #0
 800a128:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 800a12a:	4b1d      	ldr	r3, [pc, #116]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a12c:	2201      	movs	r2, #1
 800a12e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800a130:	4b1b      	ldr	r3, [pc, #108]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a132:	2200      	movs	r2, #0
 800a134:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a138:	4b19      	ldr	r3, [pc, #100]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a13a:	2200      	movs	r2, #0
 800a13c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a13e:	4b18      	ldr	r3, [pc, #96]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a140:	2200      	movs	r2, #0
 800a142:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 800a144:	4b16      	ldr	r3, [pc, #88]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a146:	2200      	movs	r2, #0
 800a148:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800a14c:	4b14      	ldr	r3, [pc, #80]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a14e:	2200      	movs	r2, #0
 800a150:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 800a152:	4b13      	ldr	r3, [pc, #76]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a154:	2200      	movs	r2, #0
 800a156:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800a15a:	4811      	ldr	r0, [pc, #68]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a15c:	f7f7 f954 	bl	8001408 <HAL_ADC_Init>
 800a160:	4603      	mov	r3, r0
 800a162:	2b00      	cmp	r3, #0
 800a164:	d001      	beq.n	800a16a <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 800a166:	f000 fa29 	bl	800a5bc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 800a16a:	4b0f      	ldr	r3, [pc, #60]	; (800a1a8 <MX_ADC2_Init+0xc4>)
 800a16c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a16e:	2306      	movs	r3, #6
 800a170:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800a172:	2300      	movs	r3, #0
 800a174:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800a176:	237f      	movs	r3, #127	; 0x7f
 800a178:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a17a:	2304      	movs	r3, #4
 800a17c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800a17e:	2300      	movs	r3, #0
 800a180:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800a182:	463b      	mov	r3, r7
 800a184:	4619      	mov	r1, r3
 800a186:	4806      	ldr	r0, [pc, #24]	; (800a1a0 <MX_ADC2_Init+0xbc>)
 800a188:	f7f7 fc2a 	bl	80019e0 <HAL_ADC_ConfigChannel>
 800a18c:	4603      	mov	r3, r0
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d001      	beq.n	800a196 <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 800a192:	f000 fa13 	bl	800a5bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 800a196:	bf00      	nop
 800a198:	3718      	adds	r7, #24
 800a19a:	46bd      	mov	sp, r7
 800a19c:	bd80      	pop	{r7, pc}
 800a19e:	bf00      	nop
 800a1a0:	200002c4 	.word	0x200002c4
 800a1a4:	50040100 	.word	0x50040100
 800a1a8:	2a000400 	.word	0x2a000400

0800a1ac <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800a1b0:	4b1b      	ldr	r3, [pc, #108]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1b2:	4a1c      	ldr	r2, [pc, #112]	; (800a224 <MX_I2C1_Init+0x78>)
 800a1b4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000E14;
 800a1b6:	4b1a      	ldr	r3, [pc, #104]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1b8:	f640 6214 	movw	r2, #3604	; 0xe14
 800a1bc:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800a1be:	4b18      	ldr	r3, [pc, #96]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1c0:	2200      	movs	r2, #0
 800a1c2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a1c4:	4b16      	ldr	r3, [pc, #88]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a1ca:	4b15      	ldr	r3, [pc, #84]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1cc:	2200      	movs	r2, #0
 800a1ce:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800a1d0:	4b13      	ldr	r3, [pc, #76]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1d2:	2200      	movs	r2, #0
 800a1d4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800a1d6:	4b12      	ldr	r3, [pc, #72]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1d8:	2200      	movs	r2, #0
 800a1da:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a1dc:	4b10      	ldr	r3, [pc, #64]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1de:	2200      	movs	r2, #0
 800a1e0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a1e2:	4b0f      	ldr	r3, [pc, #60]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a1e8:	480d      	ldr	r0, [pc, #52]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1ea:	f7f8 fddd 	bl	8002da8 <HAL_I2C_Init>
 800a1ee:	4603      	mov	r3, r0
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d001      	beq.n	800a1f8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800a1f4:	f000 f9e2 	bl	800a5bc <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800a1f8:	2100      	movs	r1, #0
 800a1fa:	4809      	ldr	r0, [pc, #36]	; (800a220 <MX_I2C1_Init+0x74>)
 800a1fc:	f7f9 faae 	bl	800375c <HAL_I2CEx_ConfigAnalogFilter>
 800a200:	4603      	mov	r3, r0
 800a202:	2b00      	cmp	r3, #0
 800a204:	d001      	beq.n	800a20a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 800a206:	f000 f9d9 	bl	800a5bc <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800a20a:	2100      	movs	r1, #0
 800a20c:	4804      	ldr	r0, [pc, #16]	; (800a220 <MX_I2C1_Init+0x74>)
 800a20e:	f7f9 faf0 	bl	80037f2 <HAL_I2CEx_ConfigDigitalFilter>
 800a212:	4603      	mov	r3, r0
 800a214:	2b00      	cmp	r3, #0
 800a216:	d001      	beq.n	800a21c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 800a218:	f000 f9d0 	bl	800a5bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800a21c:	bf00      	nop
 800a21e:	bd80      	pop	{r7, pc}
 800a220:	2000032c 	.word	0x2000032c
 800a224:	40005400 	.word	0x40005400

0800a228 <MX_LCD_Init>:
  * @brief LCD Initialization Function
  * @param None
  * @retval None
  */
static void MX_LCD_Init(void)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	af00      	add	r7, sp, #0
  /* USER CODE END LCD_Init 0 */

  /* USER CODE BEGIN LCD_Init 1 */

  /* USER CODE END LCD_Init 1 */
  hlcd.Instance = LCD;
 800a22c:	4b18      	ldr	r3, [pc, #96]	; (800a290 <MX_LCD_Init+0x68>)
 800a22e:	4a19      	ldr	r2, [pc, #100]	; (800a294 <MX_LCD_Init+0x6c>)
 800a230:	601a      	str	r2, [r3, #0]
  hlcd.Init.Prescaler = LCD_PRESCALER_1;
 800a232:	4b17      	ldr	r3, [pc, #92]	; (800a290 <MX_LCD_Init+0x68>)
 800a234:	2200      	movs	r2, #0
 800a236:	605a      	str	r2, [r3, #4]
  hlcd.Init.Divider = LCD_DIVIDER_16;
 800a238:	4b15      	ldr	r3, [pc, #84]	; (800a290 <MX_LCD_Init+0x68>)
 800a23a:	2200      	movs	r2, #0
 800a23c:	609a      	str	r2, [r3, #8]
  hlcd.Init.Duty = LCD_DUTY_1_2;
 800a23e:	4b14      	ldr	r3, [pc, #80]	; (800a290 <MX_LCD_Init+0x68>)
 800a240:	2204      	movs	r2, #4
 800a242:	60da      	str	r2, [r3, #12]
  hlcd.Init.Bias = LCD_BIAS_1_4;
 800a244:	4b12      	ldr	r3, [pc, #72]	; (800a290 <MX_LCD_Init+0x68>)
 800a246:	2200      	movs	r2, #0
 800a248:	611a      	str	r2, [r3, #16]
  hlcd.Init.VoltageSource = LCD_VOLTAGESOURCE_INTERNAL;
 800a24a:	4b11      	ldr	r3, [pc, #68]	; (800a290 <MX_LCD_Init+0x68>)
 800a24c:	2200      	movs	r2, #0
 800a24e:	615a      	str	r2, [r3, #20]
  hlcd.Init.Contrast = LCD_CONTRASTLEVEL_0;
 800a250:	4b0f      	ldr	r3, [pc, #60]	; (800a290 <MX_LCD_Init+0x68>)
 800a252:	2200      	movs	r2, #0
 800a254:	619a      	str	r2, [r3, #24]
  hlcd.Init.DeadTime = LCD_DEADTIME_0;
 800a256:	4b0e      	ldr	r3, [pc, #56]	; (800a290 <MX_LCD_Init+0x68>)
 800a258:	2200      	movs	r2, #0
 800a25a:	61da      	str	r2, [r3, #28]
  hlcd.Init.PulseOnDuration = LCD_PULSEONDURATION_0;
 800a25c:	4b0c      	ldr	r3, [pc, #48]	; (800a290 <MX_LCD_Init+0x68>)
 800a25e:	2200      	movs	r2, #0
 800a260:	621a      	str	r2, [r3, #32]
  hlcd.Init.MuxSegment = LCD_MUXSEGMENT_DISABLE;
 800a262:	4b0b      	ldr	r3, [pc, #44]	; (800a290 <MX_LCD_Init+0x68>)
 800a264:	2200      	movs	r2, #0
 800a266:	631a      	str	r2, [r3, #48]	; 0x30
  hlcd.Init.BlinkMode = LCD_BLINKMODE_OFF;
 800a268:	4b09      	ldr	r3, [pc, #36]	; (800a290 <MX_LCD_Init+0x68>)
 800a26a:	2200      	movs	r2, #0
 800a26c:	629a      	str	r2, [r3, #40]	; 0x28
  hlcd.Init.BlinkFrequency = LCD_BLINKFREQUENCY_DIV8;
 800a26e:	4b08      	ldr	r3, [pc, #32]	; (800a290 <MX_LCD_Init+0x68>)
 800a270:	2200      	movs	r2, #0
 800a272:	62da      	str	r2, [r3, #44]	; 0x2c
  hlcd.Init.HighDrive = LCD_HIGHDRIVE_DISABLE;
 800a274:	4b06      	ldr	r3, [pc, #24]	; (800a290 <MX_LCD_Init+0x68>)
 800a276:	2200      	movs	r2, #0
 800a278:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_LCD_Init(&hlcd) != HAL_OK)
 800a27a:	4805      	ldr	r0, [pc, #20]	; (800a290 <MX_LCD_Init+0x68>)
 800a27c:	f7f9 fb06 	bl	800388c <HAL_LCD_Init>
 800a280:	4603      	mov	r3, r0
 800a282:	2b00      	cmp	r3, #0
 800a284:	d001      	beq.n	800a28a <MX_LCD_Init+0x62>
  {
    Error_Handler();
 800a286:	f000 f999 	bl	800a5bc <Error_Handler>
  }
  /* USER CODE BEGIN LCD_Init 2 */

  /* USER CODE END LCD_Init 2 */

}
 800a28a:	bf00      	nop
 800a28c:	bd80      	pop	{r7, pc}
 800a28e:	bf00      	nop
 800a290:	200003f0 	.word	0x200003f0
 800a294:	40002400 	.word	0x40002400

0800a298 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800a29c:	4b1b      	ldr	r3, [pc, #108]	; (800a30c <MX_SPI1_Init+0x74>)
 800a29e:	4a1c      	ldr	r2, [pc, #112]	; (800a310 <MX_SPI1_Init+0x78>)
 800a2a0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800a2a2:	4b1a      	ldr	r3, [pc, #104]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2a4:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a2a8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800a2aa:	4b18      	ldr	r3, [pc, #96]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800a2b0:	4b16      	ldr	r3, [pc, #88]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2b2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800a2b6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a2b8:	4b14      	ldr	r3, [pc, #80]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2ba:	2200      	movs	r2, #0
 800a2bc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a2be:	4b13      	ldr	r3, [pc, #76]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2c0:	2200      	movs	r2, #0
 800a2c2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800a2c4:	4b11      	ldr	r3, [pc, #68]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a2ca:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800a2cc:	4b0f      	ldr	r3, [pc, #60]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2ce:	2208      	movs	r2, #8
 800a2d0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800a2d2:	4b0e      	ldr	r3, [pc, #56]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800a2d8:	4b0c      	ldr	r3, [pc, #48]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2da:	2200      	movs	r2, #0
 800a2dc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a2de:	4b0b      	ldr	r3, [pc, #44]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2e0:	2200      	movs	r2, #0
 800a2e2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800a2e4:	4b09      	ldr	r3, [pc, #36]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2e6:	2207      	movs	r2, #7
 800a2e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800a2ea:	4b08      	ldr	r3, [pc, #32]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800a2f0:	4b06      	ldr	r3, [pc, #24]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800a2f6:	4805      	ldr	r0, [pc, #20]	; (800a30c <MX_SPI1_Init+0x74>)
 800a2f8:	f7fa ff5c 	bl	80051b4 <HAL_SPI_Init>
 800a2fc:	4603      	mov	r3, r0
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d001      	beq.n	800a306 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800a302:	f000 f95b 	bl	800a5bc <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800a306:	bf00      	nop
 800a308:	bd80      	pop	{r7, pc}
 800a30a:	bf00      	nop
 800a30c:	200004b8 	.word	0x200004b8
 800a310:	40013000 	.word	0x40013000

0800a314 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800a314:	b580      	push	{r7, lr}
 800a316:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 800a318:	4b10      	ldr	r3, [pc, #64]	; (800a35c <MX_TIM16_Init+0x48>)
 800a31a:	4a11      	ldr	r2, [pc, #68]	; (800a360 <MX_TIM16_Init+0x4c>)
 800a31c:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 7999;
 800a31e:	4b0f      	ldr	r3, [pc, #60]	; (800a35c <MX_TIM16_Init+0x48>)
 800a320:	f641 723f 	movw	r2, #7999	; 0x1f3f
 800a324:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a326:	4b0d      	ldr	r3, [pc, #52]	; (800a35c <MX_TIM16_Init+0x48>)
 800a328:	2200      	movs	r2, #0
 800a32a:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 4999;
 800a32c:	4b0b      	ldr	r3, [pc, #44]	; (800a35c <MX_TIM16_Init+0x48>)
 800a32e:	f241 3287 	movw	r2, #4999	; 0x1387
 800a332:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a334:	4b09      	ldr	r3, [pc, #36]	; (800a35c <MX_TIM16_Init+0x48>)
 800a336:	2200      	movs	r2, #0
 800a338:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 800a33a:	4b08      	ldr	r3, [pc, #32]	; (800a35c <MX_TIM16_Init+0x48>)
 800a33c:	2200      	movs	r2, #0
 800a33e:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a340:	4b06      	ldr	r3, [pc, #24]	; (800a35c <MX_TIM16_Init+0x48>)
 800a342:	2200      	movs	r2, #0
 800a344:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800a346:	4805      	ldr	r0, [pc, #20]	; (800a35c <MX_TIM16_Init+0x48>)
 800a348:	f7fb fdd4 	bl	8005ef4 <HAL_TIM_Base_Init>
 800a34c:	4603      	mov	r3, r0
 800a34e:	2b00      	cmp	r3, #0
 800a350:	d001      	beq.n	800a356 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 800a352:	f000 f933 	bl	800a5bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800a356:	bf00      	nop
 800a358:	bd80      	pop	{r7, pc}
 800a35a:	bf00      	nop
 800a35c:	200005a4 	.word	0x200005a4
 800a360:	40014400 	.word	0x40014400

0800a364 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800a368:	4b14      	ldr	r3, [pc, #80]	; (800a3bc <MX_UART4_Init+0x58>)
 800a36a:	4a15      	ldr	r2, [pc, #84]	; (800a3c0 <MX_UART4_Init+0x5c>)
 800a36c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800a36e:	4b13      	ldr	r3, [pc, #76]	; (800a3bc <MX_UART4_Init+0x58>)
 800a370:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800a374:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800a376:	4b11      	ldr	r3, [pc, #68]	; (800a3bc <MX_UART4_Init+0x58>)
 800a378:	2200      	movs	r2, #0
 800a37a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800a37c:	4b0f      	ldr	r3, [pc, #60]	; (800a3bc <MX_UART4_Init+0x58>)
 800a37e:	2200      	movs	r2, #0
 800a380:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800a382:	4b0e      	ldr	r3, [pc, #56]	; (800a3bc <MX_UART4_Init+0x58>)
 800a384:	2200      	movs	r2, #0
 800a386:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800a388:	4b0c      	ldr	r3, [pc, #48]	; (800a3bc <MX_UART4_Init+0x58>)
 800a38a:	220c      	movs	r2, #12
 800a38c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a38e:	4b0b      	ldr	r3, [pc, #44]	; (800a3bc <MX_UART4_Init+0x58>)
 800a390:	2200      	movs	r2, #0
 800a392:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800a394:	4b09      	ldr	r3, [pc, #36]	; (800a3bc <MX_UART4_Init+0x58>)
 800a396:	2200      	movs	r2, #0
 800a398:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a39a:	4b08      	ldr	r3, [pc, #32]	; (800a3bc <MX_UART4_Init+0x58>)
 800a39c:	2200      	movs	r2, #0
 800a39e:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a3a0:	4b06      	ldr	r3, [pc, #24]	; (800a3bc <MX_UART4_Init+0x58>)
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800a3a6:	4805      	ldr	r0, [pc, #20]	; (800a3bc <MX_UART4_Init+0x58>)
 800a3a8:	f7fb fffa 	bl	80063a0 <HAL_UART_Init>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d001      	beq.n	800a3b6 <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800a3b2:	f000 f903 	bl	800a5bc <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800a3b6:	bf00      	nop
 800a3b8:	bd80      	pop	{r7, pc}
 800a3ba:	bf00      	nop
 800a3bc:	20000438 	.word	0x20000438
 800a3c0:	40004c00 	.word	0x40004c00

0800a3c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800a3c4:	b580      	push	{r7, lr}
 800a3c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800a3c8:	4b14      	ldr	r3, [pc, #80]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a3ca:	4a15      	ldr	r2, [pc, #84]	; (800a420 <MX_USART2_UART_Init+0x5c>)
 800a3cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 800a3ce:	4b13      	ldr	r3, [pc, #76]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a3d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800a3d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800a3d6:	4b11      	ldr	r3, [pc, #68]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a3d8:	2200      	movs	r2, #0
 800a3da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800a3dc:	4b0f      	ldr	r3, [pc, #60]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a3de:	2200      	movs	r2, #0
 800a3e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800a3e2:	4b0e      	ldr	r3, [pc, #56]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a3e4:	2200      	movs	r2, #0
 800a3e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800a3e8:	4b0c      	ldr	r3, [pc, #48]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a3ea:	220c      	movs	r2, #12
 800a3ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a3ee:	4b0b      	ldr	r3, [pc, #44]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a3f0:	2200      	movs	r2, #0
 800a3f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800a3f4:	4b09      	ldr	r3, [pc, #36]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a3fa:	4b08      	ldr	r3, [pc, #32]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a3fc:	2200      	movs	r2, #0
 800a3fe:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a400:	4b06      	ldr	r3, [pc, #24]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a402:	2200      	movs	r2, #0
 800a404:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800a406:	4805      	ldr	r0, [pc, #20]	; (800a41c <MX_USART2_UART_Init+0x58>)
 800a408:	f7fb ffca 	bl	80063a0 <HAL_UART_Init>
 800a40c:	4603      	mov	r3, r0
 800a40e:	2b00      	cmp	r3, #0
 800a410:	d001      	beq.n	800a416 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800a412:	f000 f8d3 	bl	800a5bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800a416:	bf00      	nop
 800a418:	bd80      	pop	{r7, pc}
 800a41a:	bf00      	nop
 800a41c:	20000520 	.word	0x20000520
 800a420:	40004400 	.word	0x40004400

0800a424 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800a424:	b580      	push	{r7, lr}
 800a426:	b082      	sub	sp, #8
 800a428:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800a42a:	4b0c      	ldr	r3, [pc, #48]	; (800a45c <MX_DMA_Init+0x38>)
 800a42c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a42e:	4a0b      	ldr	r2, [pc, #44]	; (800a45c <MX_DMA_Init+0x38>)
 800a430:	f043 0302 	orr.w	r3, r3, #2
 800a434:	6493      	str	r3, [r2, #72]	; 0x48
 800a436:	4b09      	ldr	r3, [pc, #36]	; (800a45c <MX_DMA_Init+0x38>)
 800a438:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a43a:	f003 0302 	and.w	r3, r3, #2
 800a43e:	607b      	str	r3, [r7, #4]
 800a440:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800a442:	2200      	movs	r2, #0
 800a444:	2100      	movs	r1, #0
 800a446:	203c      	movs	r0, #60	; 0x3c
 800a448:	f7f8 f835 	bl	80024b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 800a44c:	203c      	movs	r0, #60	; 0x3c
 800a44e:	f7f8 f84e 	bl	80024ee <HAL_NVIC_EnableIRQ>

}
 800a452:	bf00      	nop
 800a454:	3708      	adds	r7, #8
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	40021000 	.word	0x40021000

0800a460 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800a460:	b580      	push	{r7, lr}
 800a462:	b08a      	sub	sp, #40	; 0x28
 800a464:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a466:	f107 0314 	add.w	r3, r7, #20
 800a46a:	2200      	movs	r2, #0
 800a46c:	601a      	str	r2, [r3, #0]
 800a46e:	605a      	str	r2, [r3, #4]
 800a470:	609a      	str	r2, [r3, #8]
 800a472:	60da      	str	r2, [r3, #12]
 800a474:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a476:	4b34      	ldr	r3, [pc, #208]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a478:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a47a:	4a33      	ldr	r2, [pc, #204]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a47c:	f043 0304 	orr.w	r3, r3, #4
 800a480:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a482:	4b31      	ldr	r3, [pc, #196]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a484:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a486:	f003 0304 	and.w	r3, r3, #4
 800a48a:	613b      	str	r3, [r7, #16]
 800a48c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a48e:	4b2e      	ldr	r3, [pc, #184]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a490:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a492:	4a2d      	ldr	r2, [pc, #180]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a494:	f043 0301 	orr.w	r3, r3, #1
 800a498:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a49a:	4b2b      	ldr	r3, [pc, #172]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a49c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a49e:	f003 0301 	and.w	r3, r3, #1
 800a4a2:	60fb      	str	r3, [r7, #12]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a4a6:	4b28      	ldr	r3, [pc, #160]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a4a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4aa:	4a27      	ldr	r2, [pc, #156]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a4ac:	f043 0302 	orr.w	r3, r3, #2
 800a4b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a4b2:	4b25      	ldr	r3, [pc, #148]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a4b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4b6:	f003 0302 	and.w	r3, r3, #2
 800a4ba:	60bb      	str	r3, [r7, #8]
 800a4bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800a4be:	4b22      	ldr	r3, [pc, #136]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a4c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4c2:	4a21      	ldr	r2, [pc, #132]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a4c4:	f043 0310 	orr.w	r3, r3, #16
 800a4c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a4ca:	4b1f      	ldr	r3, [pc, #124]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a4cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4ce:	f003 0310 	and.w	r3, r3, #16
 800a4d2:	607b      	str	r3, [r7, #4]
 800a4d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a4d6:	4b1c      	ldr	r3, [pc, #112]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a4d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4da:	4a1b      	ldr	r2, [pc, #108]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a4dc:	f043 0308 	orr.w	r3, r3, #8
 800a4e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 800a4e2:	4b19      	ldr	r3, [pc, #100]	; (800a548 <MX_GPIO_Init+0xe8>)
 800a4e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a4e6:	f003 0308 	and.w	r3, r3, #8
 800a4ea:	603b      	str	r3, [r7, #0]
 800a4ec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800a4ee:	2200      	movs	r2, #0
 800a4f0:	2104      	movs	r1, #4
 800a4f2:	4816      	ldr	r0, [pc, #88]	; (800a54c <MX_GPIO_Init+0xec>)
 800a4f4:	f7f8 fc40 	bl	8002d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, RST_Pin|CS_Pin, GPIO_PIN_RESET);
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 800a4fe:	4814      	ldr	r0, [pc, #80]	; (800a550 <MX_GPIO_Init+0xf0>)
 800a500:	f7f8 fc3a 	bl	8002d78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800a504:	2304      	movs	r3, #4
 800a506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a508:	2301      	movs	r3, #1
 800a50a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a50c:	2300      	movs	r3, #0
 800a50e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a510:	2300      	movs	r3, #0
 800a512:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a514:	f107 0314 	add.w	r3, r7, #20
 800a518:	4619      	mov	r1, r3
 800a51a:	480c      	ldr	r0, [pc, #48]	; (800a54c <MX_GPIO_Init+0xec>)
 800a51c:	f7f8 fa84 	bl	8002a28 <HAL_GPIO_Init>

  /*Configure GPIO pins : RST_Pin CS_Pin */
  GPIO_InitStruct.Pin = RST_Pin|CS_Pin;
 800a520:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800a524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a526:	2301      	movs	r3, #1
 800a528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a52a:	2300      	movs	r3, #0
 800a52c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a52e:	2300      	movs	r3, #0
 800a530:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800a532:	f107 0314 	add.w	r3, r7, #20
 800a536:	4619      	mov	r1, r3
 800a538:	4805      	ldr	r0, [pc, #20]	; (800a550 <MX_GPIO_Init+0xf0>)
 800a53a:	f7f8 fa75 	bl	8002a28 <HAL_GPIO_Init>

}
 800a53e:	bf00      	nop
 800a540:	3728      	adds	r7, #40	; 0x28
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}
 800a546:	bf00      	nop
 800a548:	40021000 	.word	0x40021000
 800a54c:	48000400 	.word	0x48000400
 800a550:	48001000 	.word	0x48001000

0800a554 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */

// Only used for QR callback.
// If triggered, a QR code has been scanned, set flag.
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a554:	b580      	push	{r7, lr}
 800a556:	b082      	sub	sp, #8
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
	printf("RX CPLT CALLBACK\r\n");
 800a55c:	4808      	ldr	r0, [pc, #32]	; (800a580 <HAL_UART_RxCpltCallback+0x2c>)
 800a55e:	f003 f9af 	bl	800d8c0 <puts>
	if (huart == qr_huart) {
 800a562:	4b08      	ldr	r3, [pc, #32]	; (800a584 <HAL_UART_RxCpltCallback+0x30>)
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	687a      	ldr	r2, [r7, #4]
 800a568:	429a      	cmp	r2, r3
 800a56a:	d105      	bne.n	800a578 <HAL_UART_RxCpltCallback+0x24>
		printf("QR INT\r\n");
 800a56c:	4806      	ldr	r0, [pc, #24]	; (800a588 <HAL_UART_RxCpltCallback+0x34>)
 800a56e:	f003 f9a7 	bl	800d8c0 <puts>
		qr_scan_pending = 1;
 800a572:	4b06      	ldr	r3, [pc, #24]	; (800a58c <HAL_UART_RxCpltCallback+0x38>)
 800a574:	2201      	movs	r2, #1
 800a576:	601a      	str	r2, [r3, #0]
	}
}
 800a578:	bf00      	nop
 800a57a:	3708      	adds	r7, #8
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	08010374 	.word	0x08010374
 800a584:	200005f0 	.word	0x200005f0
 800a588:	08010388 	.word	0x08010388
 800a58c:	200005ec 	.word	0x200005ec

0800a590 <HAL_TIM_PeriodElapsedCallback>:

// Called when timer is up.
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b082      	sub	sp, #8
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
    // if is display status timer, get status
	if (htim == &htim16 ) {
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	4a06      	ldr	r2, [pc, #24]	; (800a5b4 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800a59c:	4293      	cmp	r3, r2
 800a59e:	d104      	bne.n	800a5aa <HAL_TIM_PeriodElapsedCallback+0x1a>
		printf("GETTING STATUS\r\n");
 800a5a0:	4805      	ldr	r0, [pc, #20]	; (800a5b8 <HAL_TIM_PeriodElapsedCallback+0x28>)
 800a5a2:	f003 f98d 	bl	800d8c0 <puts>
		get_status();
 800a5a6:	f002 ff81 	bl	800d4ac <get_status>
	}
}
 800a5aa:	bf00      	nop
 800a5ac:	3708      	adds	r7, #8
 800a5ae:	46bd      	mov	sp, r7
 800a5b0:	bd80      	pop	{r7, pc}
 800a5b2:	bf00      	nop
 800a5b4:	200005a4 	.word	0x200005a4
 800a5b8:	08010390 	.word	0x08010390

0800a5bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800a5bc:	b480      	push	{r7}
 800a5be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800a5c0:	bf00      	nop
 800a5c2:	46bd      	mov	sp, r7
 800a5c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c8:	4770      	bx	lr

0800a5ca <I2C_read_register>:

static uint8_t movement = MOVEMENT_NONE;


// Functions start here
uint8_t I2C_read_register(I2C_HandleTypeDef* hi2c, uint16_t register_value, uint8_t* data, int len) {
 800a5ca:	b580      	push	{r7, lr}
 800a5cc:	b08a      	sub	sp, #40	; 0x28
 800a5ce:	af04      	add	r7, sp, #16
 800a5d0:	60f8      	str	r0, [r7, #12]
 800a5d2:	607a      	str	r2, [r7, #4]
 800a5d4:	603b      	str	r3, [r7, #0]
 800a5d6:	460b      	mov	r3, r1
 800a5d8:	817b      	strh	r3, [r7, #10]
	 HAL_StatusTypeDef status;

	 status = HAL_I2C_Mem_Read(hi2c, AK975X_DEFAULT_ADDRESS , register_value, I2C_MEMADD_SIZE_8BIT, data , len, 100);
 800a5da:	683b      	ldr	r3, [r7, #0]
 800a5dc:	b29b      	uxth	r3, r3
 800a5de:	8979      	ldrh	r1, [r7, #10]
 800a5e0:	2264      	movs	r2, #100	; 0x64
 800a5e2:	9202      	str	r2, [sp, #8]
 800a5e4:	9301      	str	r3, [sp, #4]
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	9300      	str	r3, [sp, #0]
 800a5ea:	2301      	movs	r3, #1
 800a5ec:	460a      	mov	r2, r1
 800a5ee:	21c8      	movs	r1, #200	; 0xc8
 800a5f0:	68f8      	ldr	r0, [r7, #12]
 800a5f2:	f7f8 fd7d 	bl	80030f0 <HAL_I2C_Mem_Read>
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	75fb      	strb	r3, [r7, #23]
	    if(status != HAL_OK)
 800a5fa:	7dfb      	ldrb	r3, [r7, #23]
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d001      	beq.n	800a604 <I2C_read_register+0x3a>
	   		return MOTION_ERROR;
 800a600:	23ff      	movs	r3, #255	; 0xff
 800a602:	e000      	b.n	800a606 <I2C_read_register+0x3c>

	return MOTION_OK;
 800a604:	2300      	movs	r3, #0
}
 800a606:	4618      	mov	r0, r3
 800a608:	3718      	adds	r7, #24
 800a60a:	46bd      	mov	sp, r7
 800a60c:	bd80      	pop	{r7, pc}

0800a60e <I2C_write_register>:

uint8_t I2C_write_register(I2C_HandleTypeDef* hi2c, uint16_t register_value, uint8_t* data, int len){
 800a60e:	b580      	push	{r7, lr}
 800a610:	b08a      	sub	sp, #40	; 0x28
 800a612:	af04      	add	r7, sp, #16
 800a614:	60f8      	str	r0, [r7, #12]
 800a616:	607a      	str	r2, [r7, #4]
 800a618:	603b      	str	r3, [r7, #0]
 800a61a:	460b      	mov	r3, r1
 800a61c:	817b      	strh	r3, [r7, #10]
	HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(hi2c, AK975X_DEFAULT_ADDRESS , register_value, I2C_MEMADD_SIZE_8BIT, data, len, 100);
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	b29b      	uxth	r3, r3
 800a622:	8979      	ldrh	r1, [r7, #10]
 800a624:	2264      	movs	r2, #100	; 0x64
 800a626:	9202      	str	r2, [sp, #8]
 800a628:	9301      	str	r3, [sp, #4]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	9300      	str	r3, [sp, #0]
 800a62e:	2301      	movs	r3, #1
 800a630:	460a      	mov	r2, r1
 800a632:	21c8      	movs	r1, #200	; 0xc8
 800a634:	68f8      	ldr	r0, [r7, #12]
 800a636:	f7f8 fc47 	bl	8002ec8 <HAL_I2C_Mem_Write>
 800a63a:	4603      	mov	r3, r0
 800a63c:	75fb      	strb	r3, [r7, #23]
    if(status != HAL_OK)
 800a63e:	7dfb      	ldrb	r3, [r7, #23]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d001      	beq.n	800a648 <I2C_write_register+0x3a>
   		return MOTION_ERROR;
 800a644:	23ff      	movs	r3, #255	; 0xff
 800a646:	e000      	b.n	800a64a <I2C_write_register+0x3c>

    return MOTION_OK;
 800a648:	2300      	movs	r3, #0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	3718      	adds	r7, #24
 800a64e:	46bd      	mov	sp, r7
 800a650:	bd80      	pop	{r7, pc}

0800a652 <refresh>:

void refresh(I2C_HandleTypeDef* hi2c) {
 800a652:	b580      	push	{r7, lr}
 800a654:	b084      	sub	sp, #16
 800a656:	af00      	add	r7, sp, #0
 800a658:	6078      	str	r0, [r7, #4]
	uint8_t data = 0; // dummy val
 800a65a:	2300      	movs	r3, #0
 800a65c:	73fb      	strb	r3, [r7, #15]
	I2C_read_register(hi2c, AK975X_ST2, &data, 1);
 800a65e:	f107 020f 	add.w	r2, r7, #15
 800a662:	2301      	movs	r3, #1
 800a664:	2110      	movs	r1, #16
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f7ff ffaf 	bl	800a5ca <I2C_read_register>
}
 800a66c:	bf00      	nop
 800a66e:	3710      	adds	r7, #16
 800a670:	46bd      	mov	sp, r7
 800a672:	bd80      	pop	{r7, pc}

0800a674 <initialize_motion_sensor>:


bool initialize_motion_sensor(I2C_HandleTypeDef* hi2c)
{
 800a674:	b580      	push	{r7, lr}
 800a676:	b084      	sub	sp, #16
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
	uint8_t data = 0;
 800a67c:	2300      	movs	r3, #0
 800a67e:	73bb      	strb	r3, [r7, #14]
	uint8_t ret;
	// wait 3ms
	HAL_Delay(3);
 800a680:	2003      	movs	r0, #3
 800a682:	f7f6 fcc9 	bl	8001018 <HAL_Delay>

	// soft Reset
    data = 0xFF;
 800a686:	23ff      	movs	r3, #255	; 0xff
 800a688:	73bb      	strb	r3, [r7, #14]
    ret = I2C_write_register(hi2c, AK975X_CNTL2, &data, 1);
 800a68a:	f107 020e 	add.w	r2, r7, #14
 800a68e:	2301      	movs	r3, #1
 800a690:	211d      	movs	r1, #29
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f7ff ffbb 	bl	800a60e <I2C_write_register>
 800a698:	4603      	mov	r3, r0
 800a69a:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 800a69c:	7bfb      	ldrb	r3, [r7, #15]
 800a69e:	2bff      	cmp	r3, #255	; 0xff
 800a6a0:	d104      	bne.n	800a6ac <initialize_motion_sensor+0x38>
    {
	  BSP_LCD_GLASS_DisplayString("Error0");
 800a6a2:	4827      	ldr	r0, [pc, #156]	; (800a740 <initialize_motion_sensor+0xcc>)
 800a6a4:	f000 fcd6 	bl	800b054 <BSP_LCD_GLASS_DisplayString>
	  return false;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	e044      	b.n	800a736 <initialize_motion_sensor+0xc2>
    }

    // check sensor type
	uint8_t sensor_type = 0;
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	737b      	strb	r3, [r7, #13]
	ret = I2C_read_register(hi2c,AK975X_WIA2, &sensor_type , 1);
 800a6b0:	f107 020d 	add.w	r2, r7, #13
 800a6b4:	2301      	movs	r3, #1
 800a6b6:	2101      	movs	r1, #1
 800a6b8:	6878      	ldr	r0, [r7, #4]
 800a6ba:	f7ff ff86 	bl	800a5ca <I2C_read_register>
 800a6be:	4603      	mov	r3, r0
 800a6c0:	73fb      	strb	r3, [r7, #15]
	if(ret == MOTION_ERROR)
 800a6c2:	7bfb      	ldrb	r3, [r7, #15]
 800a6c4:	2bff      	cmp	r3, #255	; 0xff
 800a6c6:	d104      	bne.n	800a6d2 <initialize_motion_sensor+0x5e>
	{
		BSP_LCD_GLASS_DisplayString("Error1");
 800a6c8:	481e      	ldr	r0, [pc, #120]	; (800a744 <initialize_motion_sensor+0xd0>)
 800a6ca:	f000 fcc3 	bl	800b054 <BSP_LCD_GLASS_DisplayString>
		return false;
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	e031      	b.n	800a736 <initialize_motion_sensor+0xc2>
	}
	if(sensor_type != 0x13)
 800a6d2:	7b7b      	ldrb	r3, [r7, #13]
 800a6d4:	2b13      	cmp	r3, #19
 800a6d6:	d004      	beq.n	800a6e2 <initialize_motion_sensor+0x6e>
	{
		BSP_LCD_GLASS_DisplayString("Error2");
 800a6d8:	481b      	ldr	r0, [pc, #108]	; (800a748 <initialize_motion_sensor+0xd4>)
 800a6da:	f000 fcbb 	bl	800b054 <BSP_LCD_GLASS_DisplayString>
		return false;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	e029      	b.n	800a736 <initialize_motion_sensor+0xc2>
	}

	// set to continous read and output frequency to fastest
	data = (AK975X_FREQ_8_8HZ << 3) | AK975X_MODE_0;
 800a6e2:	232c      	movs	r3, #44	; 0x2c
 800a6e4:	73bb      	strb	r3, [r7, #14]
	ret = I2C_write_register(hi2c, AK975X_ECNTL1, &data, 1);
 800a6e6:	f107 020e 	add.w	r2, r7, #14
 800a6ea:	2301      	movs	r3, #1
 800a6ec:	211c      	movs	r1, #28
 800a6ee:	6878      	ldr	r0, [r7, #4]
 800a6f0:	f7ff ff8d 	bl	800a60e <I2C_write_register>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 800a6f8:	7bfb      	ldrb	r3, [r7, #15]
 800a6fa:	2bff      	cmp	r3, #255	; 0xff
 800a6fc:	d104      	bne.n	800a708 <initialize_motion_sensor+0x94>
	{
	  BSP_LCD_GLASS_DisplayString("Error3");
 800a6fe:	4813      	ldr	r0, [pc, #76]	; (800a74c <initialize_motion_sensor+0xd8>)
 800a700:	f000 fca8 	bl	800b054 <BSP_LCD_GLASS_DisplayString>
	  return false;
 800a704:	2300      	movs	r3, #0
 800a706:	e016      	b.n	800a736 <initialize_motion_sensor+0xc2>
	}

    // enable interrupt
    data = 0x1f;
 800a708:	231f      	movs	r3, #31
 800a70a:	73bb      	strb	r3, [r7, #14]
    ret = I2C_write_register(hi2c, AK975X_EINTEN, &data, 1);
 800a70c:	f107 020e 	add.w	r2, r7, #14
 800a710:	2301      	movs	r3, #1
 800a712:	211b      	movs	r1, #27
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	f7ff ff7a 	bl	800a60e <I2C_write_register>
 800a71a:	4603      	mov	r3, r0
 800a71c:	73fb      	strb	r3, [r7, #15]
    if(ret == MOTION_ERROR)
 800a71e:	7bfb      	ldrb	r3, [r7, #15]
 800a720:	2bff      	cmp	r3, #255	; 0xff
 800a722:	d104      	bne.n	800a72e <initialize_motion_sensor+0xba>
    {
    	BSP_LCD_GLASS_DisplayString("Error4");
 800a724:	480a      	ldr	r0, [pc, #40]	; (800a750 <initialize_motion_sensor+0xdc>)
 800a726:	f000 fc95 	bl	800b054 <BSP_LCD_GLASS_DisplayString>
    	return false;
 800a72a:	2300      	movs	r3, #0
 800a72c:	e003      	b.n	800a736 <initialize_motion_sensor+0xc2>
    }

    // reading dummy register return 255 so we don't need to check return value
    refresh(hi2c);
 800a72e:	6878      	ldr	r0, [r7, #4]
 800a730:	f7ff ff8f 	bl	800a652 <refresh>

	return true;
 800a734:	2301      	movs	r3, #1
}
 800a736:	4618      	mov	r0, r3
 800a738:	3710      	adds	r7, #16
 800a73a:	46bd      	mov	sp, r7
 800a73c:	bd80      	pop	{r7, pc}
 800a73e:	bf00      	nop
 800a740:	080103a0 	.word	0x080103a0
 800a744:	080103a8 	.word	0x080103a8
 800a748:	080103b0 	.word	0x080103b0
 800a74c:	080103b8 	.word	0x080103b8
 800a750:	080103c0 	.word	0x080103c0

0800a754 <is_motion_data_ready>:

bool is_motion_data_ready(I2C_HandleTypeDef* hi2c) {
 800a754:	b580      	push	{r7, lr}
 800a756:	b084      	sub	sp, #16
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
	uint8_t data;
	uint8_t ret;
	ret = I2C_read_register(hi2c, AK975X_ST1, &data, 1);
 800a75c:	f107 020e 	add.w	r2, r7, #14
 800a760:	2301      	movs	r3, #1
 800a762:	2105      	movs	r1, #5
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f7ff ff30 	bl	800a5ca <I2C_read_register>
 800a76a:	4603      	mov	r3, r0
 800a76c:	73fb      	strb	r3, [r7, #15]
	if(ret != MOTION_OK)
 800a76e:	7bfb      	ldrb	r3, [r7, #15]
 800a770:	2b00      	cmp	r3, #0
 800a772:	d004      	beq.n	800a77e <is_motion_data_ready+0x2a>
	{
		BSP_LCD_GLASS_DisplayString("Error6");
 800a774:	4808      	ldr	r0, [pc, #32]	; (800a798 <is_motion_data_ready+0x44>)
 800a776:	f000 fc6d 	bl	800b054 <BSP_LCD_GLASS_DisplayString>
		return MOTION_ERROR;
 800a77a:	23ff      	movs	r3, #255	; 0xff
 800a77c:	e007      	b.n	800a78e <is_motion_data_ready+0x3a>
	}
	return ((data & 0x01) == 0x01);
 800a77e:	7bbb      	ldrb	r3, [r7, #14]
 800a780:	f003 0301 	and.w	r3, r3, #1
 800a784:	2b00      	cmp	r3, #0
 800a786:	bf14      	ite	ne
 800a788:	2301      	movne	r3, #1
 800a78a:	2300      	moveq	r3, #0
 800a78c:	b2db      	uxtb	r3, r3
}
 800a78e:	4618      	mov	r0, r3
 800a790:	3710      	adds	r7, #16
 800a792:	46bd      	mov	sp, r7
 800a794:	bd80      	pop	{r7, pc}
 800a796:	bf00      	nop
 800a798:	080103c8 	.word	0x080103c8

0800a79c <get_raw_IR>:

uint16_t get_raw_IR(I2C_HandleTypeDef* hi2c, uint16_t IR_address ) {
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b084      	sub	sp, #16
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	460b      	mov	r3, r1
 800a7a6:	807b      	strh	r3, [r7, #2]
	uint8_t data[2];
	uint16_t ret;
	ret = I2C_read_register(hi2c, IR_address, data, 2);
 800a7a8:	f107 020c 	add.w	r2, r7, #12
 800a7ac:	8879      	ldrh	r1, [r7, #2]
 800a7ae:	2302      	movs	r3, #2
 800a7b0:	6878      	ldr	r0, [r7, #4]
 800a7b2:	f7ff ff0a 	bl	800a5ca <I2C_read_register>
 800a7b6:	4603      	mov	r3, r0
 800a7b8:	81fb      	strh	r3, [r7, #14]
	if(ret != MOTION_OK)
 800a7ba:	89fb      	ldrh	r3, [r7, #14]
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d004      	beq.n	800a7ca <get_raw_IR+0x2e>
	{
		BSP_LCD_GLASS_DisplayString("Error7");
 800a7c0:	4808      	ldr	r0, [pc, #32]	; (800a7e4 <get_raw_IR+0x48>)
 800a7c2:	f000 fc47 	bl	800b054 <BSP_LCD_GLASS_DisplayString>
		return MOTION_ERROR;
 800a7c6:	23ff      	movs	r3, #255	; 0xff
 800a7c8:	e008      	b.n	800a7dc <get_raw_IR+0x40>
	}
	ret = data[1] << 8 | data[0];
 800a7ca:	7b7b      	ldrb	r3, [r7, #13]
 800a7cc:	021b      	lsls	r3, r3, #8
 800a7ce:	b21a      	sxth	r2, r3
 800a7d0:	7b3b      	ldrb	r3, [r7, #12]
 800a7d2:	b21b      	sxth	r3, r3
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	b21b      	sxth	r3, r3
 800a7d8:	81fb      	strh	r3, [r7, #14]
	return ret;
 800a7da:	89fb      	ldrh	r3, [r7, #14]
}
 800a7dc:	4618      	mov	r0, r3
 800a7de:	3710      	adds	r7, #16
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}
 800a7e4:	080103d0 	.word	0x080103d0

0800a7e8 <get_IR_or_TMP>:

float get_IR_or_TMP(I2C_HandleTypeDef* hi2c, uint8_t which_IR) {
 800a7e8:	b590      	push	{r4, r7, lr}
 800a7ea:	b085      	sub	sp, #20
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
 800a7f0:	460b      	mov	r3, r1
 800a7f2:	70fb      	strb	r3, [r7, #3]
	uint16_t IR_address;
	switch (which_IR) {
 800a7f4:	78fb      	ldrb	r3, [r7, #3]
 800a7f6:	3b01      	subs	r3, #1
 800a7f8:	2b04      	cmp	r3, #4
 800a7fa:	d81c      	bhi.n	800a836 <get_IR_or_TMP+0x4e>
 800a7fc:	a201      	add	r2, pc, #4	; (adr r2, 800a804 <get_IR_or_TMP+0x1c>)
 800a7fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a802:	bf00      	nop
 800a804:	0800a819 	.word	0x0800a819
 800a808:	0800a81f 	.word	0x0800a81f
 800a80c:	0800a825 	.word	0x0800a825
 800a810:	0800a82b 	.word	0x0800a82b
 800a814:	0800a831 	.word	0x0800a831
	case 1:
		IR_address = AK975X_IR1;
 800a818:	2306      	movs	r3, #6
 800a81a:	81fb      	strh	r3, [r7, #14]
		break;
 800a81c:	e00e      	b.n	800a83c <get_IR_or_TMP+0x54>
	case 2:
		IR_address = AK975X_IR2;
 800a81e:	2308      	movs	r3, #8
 800a820:	81fb      	strh	r3, [r7, #14]
		break;
 800a822:	e00b      	b.n	800a83c <get_IR_or_TMP+0x54>
	case 3:
		IR_address = AK975X_IR3;
 800a824:	230a      	movs	r3, #10
 800a826:	81fb      	strh	r3, [r7, #14]
		break;
 800a828:	e008      	b.n	800a83c <get_IR_or_TMP+0x54>
	case 4:
		IR_address = AK975X_IR4;
 800a82a:	230c      	movs	r3, #12
 800a82c:	81fb      	strh	r3, [r7, #14]
		break;
 800a82e:	e005      	b.n	800a83c <get_IR_or_TMP+0x54>
	case 5:
		IR_address = AK975X_TMP;
 800a830:	230e      	movs	r3, #14
 800a832:	81fb      	strh	r3, [r7, #14]
		break;
 800a834:	e002      	b.n	800a83c <get_IR_or_TMP+0x54>
	default:
		return 0;
 800a836:	f04f 0300 	mov.w	r3, #0
 800a83a:	e041      	b.n	800a8c0 <get_IR_or_TMP+0xd8>
	}
	short IR_val = (short) get_raw_IR(hi2c, IR_address);
 800a83c:	89fb      	ldrh	r3, [r7, #14]
 800a83e:	4619      	mov	r1, r3
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f7ff ffab 	bl	800a79c <get_raw_IR>
 800a846:	4603      	mov	r3, r0
 800a848:	81bb      	strh	r3, [r7, #12]

	if(which_IR == 5){
 800a84a:	78fb      	ldrb	r3, [r7, #3]
 800a84c:	2b05      	cmp	r3, #5
 800a84e:	d11d      	bne.n	800a88c <get_IR_or_TMP+0xa4>
		 float temperature = 26.75 + IR_val/ 512.0;
 800a850:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a854:	4618      	mov	r0, r3
 800a856:	f7f5 fe65 	bl	8000524 <__aeabi_i2d>
 800a85a:	f04f 0200 	mov.w	r2, #0
 800a85e:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 800a862:	f7f5 fff3 	bl	800084c <__aeabi_ddiv>
 800a866:	4603      	mov	r3, r0
 800a868:	460c      	mov	r4, r1
 800a86a:	4618      	mov	r0, r3
 800a86c:	4621      	mov	r1, r4
 800a86e:	f04f 0200 	mov.w	r2, #0
 800a872:	4b19      	ldr	r3, [pc, #100]	; (800a8d8 <get_IR_or_TMP+0xf0>)
 800a874:	f7f5 fd0a 	bl	800028c <__adddf3>
 800a878:	4603      	mov	r3, r0
 800a87a:	460c      	mov	r4, r1
 800a87c:	4618      	mov	r0, r3
 800a87e:	4621      	mov	r1, r4
 800a880:	f7f6 f98a 	bl	8000b98 <__aeabi_d2f>
 800a884:	4603      	mov	r3, r0
 800a886:	60bb      	str	r3, [r7, #8]
		 return temperature;
 800a888:	68bb      	ldr	r3, [r7, #8]
 800a88a:	e019      	b.n	800a8c0 <get_IR_or_TMP+0xd8>
	}

	return 14286.8 * IR_val / 32768.0;
 800a88c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800a890:	4618      	mov	r0, r3
 800a892:	f7f5 fe47 	bl	8000524 <__aeabi_i2d>
 800a896:	a30e      	add	r3, pc, #56	; (adr r3, 800a8d0 <get_IR_or_TMP+0xe8>)
 800a898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a89c:	f7f5 feac 	bl	80005f8 <__aeabi_dmul>
 800a8a0:	4603      	mov	r3, r0
 800a8a2:	460c      	mov	r4, r1
 800a8a4:	4618      	mov	r0, r3
 800a8a6:	4621      	mov	r1, r4
 800a8a8:	f04f 0200 	mov.w	r2, #0
 800a8ac:	4b0b      	ldr	r3, [pc, #44]	; (800a8dc <get_IR_or_TMP+0xf4>)
 800a8ae:	f7f5 ffcd 	bl	800084c <__aeabi_ddiv>
 800a8b2:	4603      	mov	r3, r0
 800a8b4:	460c      	mov	r4, r1
 800a8b6:	4618      	mov	r0, r3
 800a8b8:	4621      	mov	r1, r4
 800a8ba:	f7f6 f96d 	bl	8000b98 <__aeabi_d2f>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	ee07 3a90 	vmov	s15, r3
}
 800a8c4:	eeb0 0a67 	vmov.f32	s0, s15
 800a8c8:	3714      	adds	r7, #20
 800a8ca:	46bd      	mov	sp, r7
 800a8cc:	bd90      	pop	{r4, r7, pc}
 800a8ce:	bf00      	nop
 800a8d0:	66666666 	.word	0x66666666
 800a8d4:	40cbe766 	.word	0x40cbe766
 800a8d8:	403ac000 	.word	0x403ac000
 800a8dc:	40e00000 	.word	0x40e00000

0800a8e0 <add_data_point>:

float add_data_point(float data, float m_average_weight, float m_average) {
 800a8e0:	b480      	push	{r7}
 800a8e2:	b085      	sub	sp, #20
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	ed87 0a03 	vstr	s0, [r7, #12]
 800a8ea:	edc7 0a02 	vstr	s1, [r7, #8]
 800a8ee:	ed87 1a01 	vstr	s2, [r7, #4]
	return m_average_weight * data + (1 - m_average_weight) * m_average;
 800a8f2:	ed97 7a02 	vldr	s14, [r7, #8]
 800a8f6:	edd7 7a03 	vldr	s15, [r7, #12]
 800a8fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 800a8fe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a902:	edd7 7a02 	vldr	s15, [r7, #8]
 800a906:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800a90a:	edd7 7a01 	vldr	s15, [r7, #4]
 800a90e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800a912:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800a916:	eeb0 0a67 	vmov.f32	s0, s15
 800a91a:	3714      	adds	r7, #20
 800a91c:	46bd      	mov	sp, r7
 800a91e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a922:	4770      	bx	lr

0800a924 <get_deriviative>:

float get_deriviative(uint8_t which_der) {
 800a924:	b480      	push	{r7}
 800a926:	b085      	sub	sp, #20
 800a928:	af00      	add	r7, sp, #0
 800a92a:	4603      	mov	r3, r0
 800a92c:	71fb      	strb	r3, [r7, #7]
	float d = 0;
 800a92e:	f04f 0300 	mov.w	r3, #0
 800a932:	60fb      	str	r3, [r7, #12]
	switch(which_der) {
 800a934:	79fb      	ldrb	r3, [r7, #7]
 800a936:	3b01      	subs	r3, #1
 800a938:	2b05      	cmp	r3, #5
 800a93a:	d86f      	bhi.n	800aa1c <get_deriviative+0xf8>
 800a93c:	a201      	add	r2, pc, #4	; (adr r2, 800a944 <get_deriviative+0x20>)
 800a93e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a942:	bf00      	nop
 800a944:	0800a95d 	.word	0x0800a95d
 800a948:	0800a97d 	.word	0x0800a97d
 800a94c:	0800a99d 	.word	0x0800a99d
 800a950:	0800a9bd 	.word	0x0800a9bd
 800a954:	0800a9dd 	.word	0x0800a9dd
 800a958:	0800a9fd 	.word	0x0800a9fd
	case 1:
		d = m_average_1 - m_last_mark_value_1;
 800a95c:	4b34      	ldr	r3, [pc, #208]	; (800aa30 <get_deriviative+0x10c>)
 800a95e:	ed93 7a00 	vldr	s14, [r3]
 800a962:	4b34      	ldr	r3, [pc, #208]	; (800aa34 <get_deriviative+0x110>)
 800a964:	edd3 7a00 	vldr	s15, [r3]
 800a968:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a96c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_1 = m_average_1;
 800a970:	4b2f      	ldr	r3, [pc, #188]	; (800aa30 <get_deriviative+0x10c>)
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	4a2f      	ldr	r2, [pc, #188]	; (800aa34 <get_deriviative+0x110>)
 800a976:	6013      	str	r3, [r2, #0]
		return d;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	e050      	b.n	800aa1e <get_deriviative+0xfa>
	case 2:
		d = m_average_2 - m_last_mark_value_2;
 800a97c:	4b2e      	ldr	r3, [pc, #184]	; (800aa38 <get_deriviative+0x114>)
 800a97e:	ed93 7a00 	vldr	s14, [r3]
 800a982:	4b2e      	ldr	r3, [pc, #184]	; (800aa3c <get_deriviative+0x118>)
 800a984:	edd3 7a00 	vldr	s15, [r3]
 800a988:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a98c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_2 = m_average_2;
 800a990:	4b29      	ldr	r3, [pc, #164]	; (800aa38 <get_deriviative+0x114>)
 800a992:	681b      	ldr	r3, [r3, #0]
 800a994:	4a29      	ldr	r2, [pc, #164]	; (800aa3c <get_deriviative+0x118>)
 800a996:	6013      	str	r3, [r2, #0]
		return d;
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	e040      	b.n	800aa1e <get_deriviative+0xfa>
	case 3:
		d = m_average_3 - m_last_mark_value_3;
 800a99c:	4b28      	ldr	r3, [pc, #160]	; (800aa40 <get_deriviative+0x11c>)
 800a99e:	ed93 7a00 	vldr	s14, [r3]
 800a9a2:	4b28      	ldr	r3, [pc, #160]	; (800aa44 <get_deriviative+0x120>)
 800a9a4:	edd3 7a00 	vldr	s15, [r3]
 800a9a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9ac:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_3 = m_average_3;
 800a9b0:	4b23      	ldr	r3, [pc, #140]	; (800aa40 <get_deriviative+0x11c>)
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	4a23      	ldr	r2, [pc, #140]	; (800aa44 <get_deriviative+0x120>)
 800a9b6:	6013      	str	r3, [r2, #0]
		return d;
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	e030      	b.n	800aa1e <get_deriviative+0xfa>
	case 4:
		d = m_average_4 - m_last_mark_value_4;
 800a9bc:	4b22      	ldr	r3, [pc, #136]	; (800aa48 <get_deriviative+0x124>)
 800a9be:	ed93 7a00 	vldr	s14, [r3]
 800a9c2:	4b22      	ldr	r3, [pc, #136]	; (800aa4c <get_deriviative+0x128>)
 800a9c4:	edd3 7a00 	vldr	s15, [r3]
 800a9c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9cc:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_4 = m_average_4;
 800a9d0:	4b1d      	ldr	r3, [pc, #116]	; (800aa48 <get_deriviative+0x124>)
 800a9d2:	681b      	ldr	r3, [r3, #0]
 800a9d4:	4a1d      	ldr	r2, [pc, #116]	; (800aa4c <get_deriviative+0x128>)
 800a9d6:	6013      	str	r3, [r2, #0]
		return d;
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	e020      	b.n	800aa1e <get_deriviative+0xfa>
	case 5:
		d = m_average_diff13 - m_last_mark_value_diff13;
 800a9dc:	4b1c      	ldr	r3, [pc, #112]	; (800aa50 <get_deriviative+0x12c>)
 800a9de:	ed93 7a00 	vldr	s14, [r3]
 800a9e2:	4b1c      	ldr	r3, [pc, #112]	; (800aa54 <get_deriviative+0x130>)
 800a9e4:	edd3 7a00 	vldr	s15, [r3]
 800a9e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a9ec:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_diff13 = m_average_diff13;
 800a9f0:	4b17      	ldr	r3, [pc, #92]	; (800aa50 <get_deriviative+0x12c>)
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	4a17      	ldr	r2, [pc, #92]	; (800aa54 <get_deriviative+0x130>)
 800a9f6:	6013      	str	r3, [r2, #0]
		return d;
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	e010      	b.n	800aa1e <get_deriviative+0xfa>
	case 6:
		d = m_average_diff24 - m_last_mark_value_diff24;
 800a9fc:	4b16      	ldr	r3, [pc, #88]	; (800aa58 <get_deriviative+0x134>)
 800a9fe:	ed93 7a00 	vldr	s14, [r3]
 800aa02:	4b16      	ldr	r3, [pc, #88]	; (800aa5c <get_deriviative+0x138>)
 800aa04:	edd3 7a00 	vldr	s15, [r3]
 800aa08:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aa0c:	edc7 7a03 	vstr	s15, [r7, #12]
		m_last_mark_value_diff24 = m_average_diff24;
 800aa10:	4b11      	ldr	r3, [pc, #68]	; (800aa58 <get_deriviative+0x134>)
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	4a11      	ldr	r2, [pc, #68]	; (800aa5c <get_deriviative+0x138>)
 800aa16:	6013      	str	r3, [r2, #0]
		return d;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	e000      	b.n	800aa1e <get_deriviative+0xfa>
	default:
		return d;
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	ee07 3a90 	vmov	s15, r3
	}
}
 800aa22:	eeb0 0a67 	vmov.f32	s0, s15
 800aa26:	3714      	adds	r7, #20
 800aa28:	46bd      	mov	sp, r7
 800aa2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa2e:	4770      	bx	lr
 800aa30:	20000220 	.word	0x20000220
 800aa34:	20000238 	.word	0x20000238
 800aa38:	20000224 	.word	0x20000224
 800aa3c:	2000023c 	.word	0x2000023c
 800aa40:	20000228 	.word	0x20000228
 800aa44:	20000240 	.word	0x20000240
 800aa48:	2000022c 	.word	0x2000022c
 800aa4c:	20000244 	.word	0x20000244
 800aa50:	20000230 	.word	0x20000230
 800aa54:	20000248 	.word	0x20000248
 800aa58:	20000234 	.word	0x20000234
 800aa5c:	2000024c 	.word	0x2000024c

0800aa60 <loop_motion_sensor>:

bool loop_motion_sensor(I2C_HandleTypeDef* hi2c) {
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b08c      	sub	sp, #48	; 0x30
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	6078      	str	r0, [r7, #4]

	uint32_t now = HAL_GetTick();
 800aa68:	f7f6 faca 	bl	8001000 <HAL_GetTick>
 800aa6c:	62f8      	str	r0, [r7, #44]	; 0x2c

	if(is_motion_data_ready(hi2c) == false)
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f7ff fe70 	bl	800a754 <is_motion_data_ready>
 800aa74:	4603      	mov	r3, r0
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d101      	bne.n	800aa7e <loop_motion_sensor+0x1e>
		return false;
 800aa7a:	2300      	movs	r3, #0
 800aa7c:	e11a      	b.n	800acb4 <loop_motion_sensor+0x254>

	float IR1 = get_IR_or_TMP(hi2c, 1);
 800aa7e:	2101      	movs	r1, #1
 800aa80:	6878      	ldr	r0, [r7, #4]
 800aa82:	f7ff feb1 	bl	800a7e8 <get_IR_or_TMP>
 800aa86:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
	float IR2 = get_IR_or_TMP(hi2c, 2);
 800aa8a:	2102      	movs	r1, #2
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f7ff feab 	bl	800a7e8 <get_IR_or_TMP>
 800aa92:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	float IR3 = get_IR_or_TMP(hi2c, 3);
 800aa96:	2103      	movs	r1, #3
 800aa98:	6878      	ldr	r0, [r7, #4]
 800aa9a:	f7ff fea5 	bl	800a7e8 <get_IR_or_TMP>
 800aa9e:	ed87 0a08 	vstr	s0, [r7, #32]
	float IR4 = get_IR_or_TMP(hi2c, 4);
 800aaa2:	2104      	movs	r1, #4
 800aaa4:	6878      	ldr	r0, [r7, #4]
 800aaa6:	f7ff fe9f 	bl	800a7e8 <get_IR_or_TMP>
 800aaaa:	ed87 0a07 	vstr	s0, [r7, #28]
	float diff13 = IR1 - IR3;
 800aaae:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800aab2:	edd7 7a08 	vldr	s15, [r7, #32]
 800aab6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aaba:	edc7 7a06 	vstr	s15, [r7, #24]
	float diff24 = IR2 - IR4;
 800aabe:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800aac2:	edd7 7a07 	vldr	s15, [r7, #28]
 800aac6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aaca:	edc7 7a05 	vstr	s15, [r7, #20]

	refresh(hi2c);
 800aace:	6878      	ldr	r0, [r7, #4]
 800aad0:	f7ff fdbf 	bl	800a652 <refresh>

	m_average_1 = add_data_point(IR1, m_average_weight_1, m_average_1);
 800aad4:	4b79      	ldr	r3, [pc, #484]	; (800acbc <loop_motion_sensor+0x25c>)
 800aad6:	edd3 7a00 	vldr	s15, [r3]
 800aada:	4b79      	ldr	r3, [pc, #484]	; (800acc0 <loop_motion_sensor+0x260>)
 800aadc:	ed93 7a00 	vldr	s14, [r3]
 800aae0:	eeb0 1a47 	vmov.f32	s2, s14
 800aae4:	eef0 0a67 	vmov.f32	s1, s15
 800aae8:	ed97 0a0a 	vldr	s0, [r7, #40]	; 0x28
 800aaec:	f7ff fef8 	bl	800a8e0 <add_data_point>
 800aaf0:	eef0 7a40 	vmov.f32	s15, s0
 800aaf4:	4b72      	ldr	r3, [pc, #456]	; (800acc0 <loop_motion_sensor+0x260>)
 800aaf6:	edc3 7a00 	vstr	s15, [r3]
	m_average_2 = add_data_point(IR2, m_average_weight_2, m_average_2);
 800aafa:	4b72      	ldr	r3, [pc, #456]	; (800acc4 <loop_motion_sensor+0x264>)
 800aafc:	edd3 7a00 	vldr	s15, [r3]
 800ab00:	4b71      	ldr	r3, [pc, #452]	; (800acc8 <loop_motion_sensor+0x268>)
 800ab02:	ed93 7a00 	vldr	s14, [r3]
 800ab06:	eeb0 1a47 	vmov.f32	s2, s14
 800ab0a:	eef0 0a67 	vmov.f32	s1, s15
 800ab0e:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 800ab12:	f7ff fee5 	bl	800a8e0 <add_data_point>
 800ab16:	eef0 7a40 	vmov.f32	s15, s0
 800ab1a:	4b6b      	ldr	r3, [pc, #428]	; (800acc8 <loop_motion_sensor+0x268>)
 800ab1c:	edc3 7a00 	vstr	s15, [r3]
	m_average_3 = add_data_point(IR3, m_average_weight_3, m_average_3);
 800ab20:	4b6a      	ldr	r3, [pc, #424]	; (800accc <loop_motion_sensor+0x26c>)
 800ab22:	edd3 7a00 	vldr	s15, [r3]
 800ab26:	4b6a      	ldr	r3, [pc, #424]	; (800acd0 <loop_motion_sensor+0x270>)
 800ab28:	ed93 7a00 	vldr	s14, [r3]
 800ab2c:	eeb0 1a47 	vmov.f32	s2, s14
 800ab30:	eef0 0a67 	vmov.f32	s1, s15
 800ab34:	ed97 0a08 	vldr	s0, [r7, #32]
 800ab38:	f7ff fed2 	bl	800a8e0 <add_data_point>
 800ab3c:	eef0 7a40 	vmov.f32	s15, s0
 800ab40:	4b63      	ldr	r3, [pc, #396]	; (800acd0 <loop_motion_sensor+0x270>)
 800ab42:	edc3 7a00 	vstr	s15, [r3]
	m_average_4 = add_data_point(IR4, m_average_weight_4, m_average_4);
 800ab46:	4b63      	ldr	r3, [pc, #396]	; (800acd4 <loop_motion_sensor+0x274>)
 800ab48:	edd3 7a00 	vldr	s15, [r3]
 800ab4c:	4b62      	ldr	r3, [pc, #392]	; (800acd8 <loop_motion_sensor+0x278>)
 800ab4e:	ed93 7a00 	vldr	s14, [r3]
 800ab52:	eeb0 1a47 	vmov.f32	s2, s14
 800ab56:	eef0 0a67 	vmov.f32	s1, s15
 800ab5a:	ed97 0a07 	vldr	s0, [r7, #28]
 800ab5e:	f7ff febf 	bl	800a8e0 <add_data_point>
 800ab62:	eef0 7a40 	vmov.f32	s15, s0
 800ab66:	4b5c      	ldr	r3, [pc, #368]	; (800acd8 <loop_motion_sensor+0x278>)
 800ab68:	edc3 7a00 	vstr	s15, [r3]
	m_average_diff13 = add_data_point(diff13, m_average_weight_diff13, m_average_diff13);
 800ab6c:	4b5b      	ldr	r3, [pc, #364]	; (800acdc <loop_motion_sensor+0x27c>)
 800ab6e:	edd3 7a00 	vldr	s15, [r3]
 800ab72:	4b5b      	ldr	r3, [pc, #364]	; (800ace0 <loop_motion_sensor+0x280>)
 800ab74:	ed93 7a00 	vldr	s14, [r3]
 800ab78:	eeb0 1a47 	vmov.f32	s2, s14
 800ab7c:	eef0 0a67 	vmov.f32	s1, s15
 800ab80:	ed97 0a06 	vldr	s0, [r7, #24]
 800ab84:	f7ff feac 	bl	800a8e0 <add_data_point>
 800ab88:	eef0 7a40 	vmov.f32	s15, s0
 800ab8c:	4b54      	ldr	r3, [pc, #336]	; (800ace0 <loop_motion_sensor+0x280>)
 800ab8e:	edc3 7a00 	vstr	s15, [r3]
	m_average_diff24 = add_data_point(diff24, m_average_weight_diff24, m_average_diff24);
 800ab92:	4b54      	ldr	r3, [pc, #336]	; (800ace4 <loop_motion_sensor+0x284>)
 800ab94:	edd3 7a00 	vldr	s15, [r3]
 800ab98:	4b53      	ldr	r3, [pc, #332]	; (800ace8 <loop_motion_sensor+0x288>)
 800ab9a:	ed93 7a00 	vldr	s14, [r3]
 800ab9e:	eeb0 1a47 	vmov.f32	s2, s14
 800aba2:	eef0 0a67 	vmov.f32	s1, s15
 800aba6:	ed97 0a05 	vldr	s0, [r7, #20]
 800abaa:	f7ff fe99 	bl	800a8e0 <add_data_point>
 800abae:	eef0 7a40 	vmov.f32	s15, s0
 800abb2:	4b4d      	ldr	r3, [pc, #308]	; (800ace8 <loop_motion_sensor+0x288>)
 800abb4:	edc3 7a00 	vstr	s15, [r3]

	if(now - last_time > detect_interval){
 800abb8:	4b4c      	ldr	r3, [pc, #304]	; (800acec <loop_motion_sensor+0x28c>)
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800abbe:	1ad2      	subs	r2, r2, r3
 800abc0:	4b4b      	ldr	r3, [pc, #300]	; (800acf0 <loop_motion_sensor+0x290>)
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	429a      	cmp	r2, r3
 800abc6:	d974      	bls.n	800acb2 <loop_motion_sensor+0x252>

		float deriviative13 = get_deriviative(5);
 800abc8:	2005      	movs	r0, #5
 800abca:	f7ff feab 	bl	800a924 <get_deriviative>
 800abce:	ed87 0a04 	vstr	s0, [r7, #16]
		if(deriviative13 > threshold_movement)
 800abd2:	4b48      	ldr	r3, [pc, #288]	; (800acf4 <loop_motion_sensor+0x294>)
 800abd4:	edd3 7a00 	vldr	s15, [r3]
 800abd8:	ed97 7a04 	vldr	s14, [r7, #16]
 800abdc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800abe0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800abe4:	dd0e      	ble.n	800ac04 <loop_motion_sensor+0x1a4>
		{
			 movement &= 0b11111100;
 800abe6:	4b44      	ldr	r3, [pc, #272]	; (800acf8 <loop_motion_sensor+0x298>)
 800abe8:	781b      	ldrb	r3, [r3, #0]
 800abea:	f023 0303 	bic.w	r3, r3, #3
 800abee:	b2da      	uxtb	r2, r3
 800abf0:	4b41      	ldr	r3, [pc, #260]	; (800acf8 <loop_motion_sensor+0x298>)
 800abf2:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_3_TO_1;
 800abf4:	4b40      	ldr	r3, [pc, #256]	; (800acf8 <loop_motion_sensor+0x298>)
 800abf6:	781b      	ldrb	r3, [r3, #0]
 800abf8:	f043 0302 	orr.w	r3, r3, #2
 800abfc:	b2da      	uxtb	r2, r3
 800abfe:	4b3e      	ldr	r3, [pc, #248]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac00:	701a      	strb	r2, [r3, #0]
 800ac02:	e019      	b.n	800ac38 <loop_motion_sensor+0x1d8>
		}
		else if (deriviative13 < (-threshold_movement))
 800ac04:	4b3b      	ldr	r3, [pc, #236]	; (800acf4 <loop_motion_sensor+0x294>)
 800ac06:	edd3 7a00 	vldr	s15, [r3]
 800ac0a:	eef1 7a67 	vneg.f32	s15, s15
 800ac0e:	ed97 7a04 	vldr	s14, [r7, #16]
 800ac12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ac16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac1a:	d50d      	bpl.n	800ac38 <loop_motion_sensor+0x1d8>
		{
			 movement &= 0b11111100;
 800ac1c:	4b36      	ldr	r3, [pc, #216]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac1e:	781b      	ldrb	r3, [r3, #0]
 800ac20:	f023 0303 	bic.w	r3, r3, #3
 800ac24:	b2da      	uxtb	r2, r3
 800ac26:	4b34      	ldr	r3, [pc, #208]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac28:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_1_TO_3;
 800ac2a:	4b33      	ldr	r3, [pc, #204]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac2c:	781b      	ldrb	r3, [r3, #0]
 800ac2e:	f043 0301 	orr.w	r3, r3, #1
 800ac32:	b2da      	uxtb	r2, r3
 800ac34:	4b30      	ldr	r3, [pc, #192]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac36:	701a      	strb	r2, [r3, #0]
		}

		float deriviative24 = get_deriviative(6);
 800ac38:	2006      	movs	r0, #6
 800ac3a:	f7ff fe73 	bl	800a924 <get_deriviative>
 800ac3e:	ed87 0a03 	vstr	s0, [r7, #12]
		if(deriviative24 > threshold_movement)
 800ac42:	4b2c      	ldr	r3, [pc, #176]	; (800acf4 <loop_motion_sensor+0x294>)
 800ac44:	edd3 7a00 	vldr	s15, [r3]
 800ac48:	ed97 7a03 	vldr	s14, [r7, #12]
 800ac4c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ac50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac54:	dd0e      	ble.n	800ac74 <loop_motion_sensor+0x214>
		{
			 movement &= 0b11110011;
 800ac56:	4b28      	ldr	r3, [pc, #160]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac58:	781b      	ldrb	r3, [r3, #0]
 800ac5a:	f023 030c 	bic.w	r3, r3, #12
 800ac5e:	b2da      	uxtb	r2, r3
 800ac60:	4b25      	ldr	r3, [pc, #148]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac62:	701a      	strb	r2, [r3, #0]
             movement |= MOVEMENT_FROM_4_TO_2;
 800ac64:	4b24      	ldr	r3, [pc, #144]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac66:	781b      	ldrb	r3, [r3, #0]
 800ac68:	f043 0308 	orr.w	r3, r3, #8
 800ac6c:	b2da      	uxtb	r2, r3
 800ac6e:	4b22      	ldr	r3, [pc, #136]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac70:	701a      	strb	r2, [r3, #0]
 800ac72:	e019      	b.n	800aca8 <loop_motion_sensor+0x248>
		}
		else if (deriviative24 < (-threshold_movement))
 800ac74:	4b1f      	ldr	r3, [pc, #124]	; (800acf4 <loop_motion_sensor+0x294>)
 800ac76:	edd3 7a00 	vldr	s15, [r3]
 800ac7a:	eef1 7a67 	vneg.f32	s15, s15
 800ac7e:	ed97 7a03 	vldr	s14, [r7, #12]
 800ac82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ac86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac8a:	d50d      	bpl.n	800aca8 <loop_motion_sensor+0x248>
		{
			movement &= 0b11110011;
 800ac8c:	4b1a      	ldr	r3, [pc, #104]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac8e:	781b      	ldrb	r3, [r3, #0]
 800ac90:	f023 030c 	bic.w	r3, r3, #12
 800ac94:	b2da      	uxtb	r2, r3
 800ac96:	4b18      	ldr	r3, [pc, #96]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac98:	701a      	strb	r2, [r3, #0]
            movement |= MOVEMENT_FROM_2_TO_4;
 800ac9a:	4b17      	ldr	r3, [pc, #92]	; (800acf8 <loop_motion_sensor+0x298>)
 800ac9c:	781b      	ldrb	r3, [r3, #0]
 800ac9e:	f043 0304 	orr.w	r3, r3, #4
 800aca2:	b2da      	uxtb	r2, r3
 800aca4:	4b14      	ldr	r3, [pc, #80]	; (800acf8 <loop_motion_sensor+0x298>)
 800aca6:	701a      	strb	r2, [r3, #0]
		}

		last_time = HAL_GetTick();
 800aca8:	f7f6 f9aa 	bl	8001000 <HAL_GetTick>
 800acac:	4602      	mov	r2, r0
 800acae:	4b0f      	ldr	r3, [pc, #60]	; (800acec <loop_motion_sensor+0x28c>)
 800acb0:	601a      	str	r2, [r3, #0]
	}

	return true;
 800acb2:	2301      	movs	r3, #1
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3730      	adds	r7, #48	; 0x30
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}
 800acbc:	20000008 	.word	0x20000008
 800acc0:	20000220 	.word	0x20000220
 800acc4:	2000000c 	.word	0x2000000c
 800acc8:	20000224 	.word	0x20000224
 800accc:	20000010 	.word	0x20000010
 800acd0:	20000228 	.word	0x20000228
 800acd4:	20000014 	.word	0x20000014
 800acd8:	2000022c 	.word	0x2000022c
 800acdc:	20000018 	.word	0x20000018
 800ace0:	20000230 	.word	0x20000230
 800ace4:	2000001c 	.word	0x2000001c
 800ace8:	20000234 	.word	0x20000234
 800acec:	20000250 	.word	0x20000250
 800acf0:	20000020 	.word	0x20000020
 800acf4:	20000024 	.word	0x20000024
 800acf8:	20000254 	.word	0x20000254

0800acfc <motion_sensor_get_moment>:

uint8_t motion_sensor_get_moment(){
 800acfc:	b480      	push	{r7}
 800acfe:	b083      	sub	sp, #12
 800ad00:	af00      	add	r7, sp, #0
	uint8_t ret = movement;
 800ad02:	4b06      	ldr	r3, [pc, #24]	; (800ad1c <motion_sensor_get_moment+0x20>)
 800ad04:	781b      	ldrb	r3, [r3, #0]
 800ad06:	71fb      	strb	r3, [r7, #7]
	movement = MOVEMENT_NONE;
 800ad08:	4b04      	ldr	r3, [pc, #16]	; (800ad1c <motion_sensor_get_moment+0x20>)
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	701a      	strb	r2, [r3, #0]
	return ret;
 800ad0e:	79fb      	ldrb	r3, [r7, #7]
}
 800ad10:	4618      	mov	r0, r3
 800ad12:	370c      	adds	r7, #12
 800ad14:	46bd      	mov	sp, r7
 800ad16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad1a:	4770      	bx	lr
 800ad1c:	20000254 	.word	0x20000254

0800ad20 <qr_scanner_init>:
	wifi=0 means use qr to set up, wifi=1 means no qr to set up
	if using qr scanner for wifi setup, call this before esp8266_init
	and then reset qr_scan_pending to 0 and call HAL_UART_Receive_IT 
	immediately after esp8266_init
*/
void qr_scanner_init(UART_HandleTypeDef* huart, int wifi) {
 800ad20:	b580      	push	{r7, lr}
 800ad22:	b082      	sub	sp, #8
 800ad24:	af00      	add	r7, sp, #0
 800ad26:	6078      	str	r0, [r7, #4]
 800ad28:	6039      	str	r1, [r7, #0]
	qr_huart = huart;
 800ad2a:	4a0a      	ldr	r2, [pc, #40]	; (800ad54 <qr_scanner_init+0x34>)
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	6013      	str	r3, [r2, #0]
	qr_scan_pending = 0;
 800ad30:	4b09      	ldr	r3, [pc, #36]	; (800ad58 <qr_scanner_init+0x38>)
 800ad32:	2200      	movs	r2, #0
 800ad34:	601a      	str	r2, [r3, #0]
	if (wifi != 0) {
 800ad36:	683b      	ldr	r3, [r7, #0]
 800ad38:	2b00      	cmp	r3, #0
 800ad3a:	d006      	beq.n	800ad4a <qr_scanner_init+0x2a>
		HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 800ad3c:	4b05      	ldr	r3, [pc, #20]	; (800ad54 <qr_scanner_init+0x34>)
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	2209      	movs	r2, #9
 800ad42:	4906      	ldr	r1, [pc, #24]	; (800ad5c <qr_scanner_init+0x3c>)
 800ad44:	4618      	mov	r0, r3
 800ad46:	f7fb fcd9 	bl	80066fc <HAL_UART_Receive_IT>
	}
}
 800ad4a:	bf00      	nop
 800ad4c:	3708      	adds	r7, #8
 800ad4e:	46bd      	mov	sp, r7
 800ad50:	bd80      	pop	{r7, pc}
 800ad52:	bf00      	nop
 800ad54:	200005f0 	.word	0x200005f0
 800ad58:	200005ec 	.word	0x200005ec
 800ad5c:	200005f4 	.word	0x200005f4

0800ad60 <qr_scan_received>:

// handles a new qr scan
// to call, set a flag in RxComplete callback. 
// DO NOT CALL IN THE CALLBACK. Call from main loop instead.
void qr_scan_received(void) {
 800ad60:	b590      	push	{r4, r7, lr}
 800ad62:	b089      	sub	sp, #36	; 0x24
 800ad64:	af04      	add	r7, sp, #16
	// copy the qr code to a new array to prevent it from being overwritten by a new scan
	printf("Got QR scan: %s\r\n", qr_buf);
 800ad66:	4924      	ldr	r1, [pc, #144]	; (800adf8 <qr_scan_received+0x98>)
 800ad68:	4824      	ldr	r0, [pc, #144]	; (800adfc <qr_scan_received+0x9c>)
 800ad6a:	f002 fd35 	bl	800d7d8 <iprintf>
	int i;
	for (i=0; i<8; ++i) {
 800ad6e:	2300      	movs	r3, #0
 800ad70:	60fb      	str	r3, [r7, #12]
 800ad72:	e00a      	b.n	800ad8a <qr_scan_received+0x2a>
		printf("%d ", qr_buf[i]);
 800ad74:	4a20      	ldr	r2, [pc, #128]	; (800adf8 <qr_scan_received+0x98>)
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	4413      	add	r3, r2
 800ad7a:	781b      	ldrb	r3, [r3, #0]
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	4820      	ldr	r0, [pc, #128]	; (800ae00 <qr_scan_received+0xa0>)
 800ad80:	f002 fd2a 	bl	800d7d8 <iprintf>
	for (i=0; i<8; ++i) {
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	3301      	adds	r3, #1
 800ad88:	60fb      	str	r3, [r7, #12]
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	2b07      	cmp	r3, #7
 800ad8e:	ddf1      	ble.n	800ad74 <qr_scan_received+0x14>
	}
	printf("\r\n");
 800ad90:	481c      	ldr	r0, [pc, #112]	; (800ae04 <qr_scan_received+0xa4>)
 800ad92:	f002 fd95 	bl	800d8c0 <puts>
	char qr_to_send[QR_SIZE];
	memcpy(qr_to_send, qr_buf, QR_SIZE);
 800ad96:	4a18      	ldr	r2, [pc, #96]	; (800adf8 <qr_scan_received+0x98>)
 800ad98:	463b      	mov	r3, r7
 800ad9a:	6810      	ldr	r0, [r2, #0]
 800ad9c:	6851      	ldr	r1, [r2, #4]
 800ad9e:	c303      	stmia	r3!, {r0, r1}
 800ada0:	7a12      	ldrb	r2, [r2, #8]
 800ada2:	701a      	strb	r2, [r3, #0]
	qr_scan_pending = 0;
 800ada4:	4b18      	ldr	r3, [pc, #96]	; (800ae08 <qr_scan_received+0xa8>)
 800ada6:	2200      	movs	r2, #0
 800ada8:	601a      	str	r2, [r3, #0]
	main_display_info(display_handle, num_in_store, queue_length, store_capacity, "QR SCAN", qr_to_send, NULL, NULL);
 800adaa:	4b18      	ldr	r3, [pc, #96]	; (800ae0c <qr_scan_received+0xac>)
 800adac:	6818      	ldr	r0, [r3, #0]
 800adae:	4b18      	ldr	r3, [pc, #96]	; (800ae10 <qr_scan_received+0xb0>)
 800adb0:	6819      	ldr	r1, [r3, #0]
 800adb2:	4b18      	ldr	r3, [pc, #96]	; (800ae14 <qr_scan_received+0xb4>)
 800adb4:	681a      	ldr	r2, [r3, #0]
 800adb6:	4b18      	ldr	r3, [pc, #96]	; (800ae18 <qr_scan_received+0xb8>)
 800adb8:	681c      	ldr	r4, [r3, #0]
 800adba:	2300      	movs	r3, #0
 800adbc:	9303      	str	r3, [sp, #12]
 800adbe:	2300      	movs	r3, #0
 800adc0:	9302      	str	r3, [sp, #8]
 800adc2:	463b      	mov	r3, r7
 800adc4:	9301      	str	r3, [sp, #4]
 800adc6:	4b15      	ldr	r3, [pc, #84]	; (800ae1c <qr_scan_received+0xbc>)
 800adc8:	9300      	str	r3, [sp, #0]
 800adca:	4623      	mov	r3, r4
 800adcc:	f7fd fbc0 	bl	8008550 <main_display_info>

	// add qr scan to wifi queue and reset buffer
	send_qr_scan(qr_to_send);
 800add0:	463b      	mov	r3, r7
 800add2:	4618      	mov	r0, r3
 800add4:	f000 f826 	bl	800ae24 <send_qr_scan>
	memset(qr_buf, 0, QR_SIZE);
 800add8:	2209      	movs	r2, #9
 800adda:	2100      	movs	r1, #0
 800addc:	4806      	ldr	r0, [pc, #24]	; (800adf8 <qr_scan_received+0x98>)
 800adde:	f002 fc4a 	bl	800d676 <memset>
	HAL_UART_Receive_IT(qr_huart, qr_buf, QR_SIZE);
 800ade2:	4b0f      	ldr	r3, [pc, #60]	; (800ae20 <qr_scan_received+0xc0>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	2209      	movs	r2, #9
 800ade8:	4903      	ldr	r1, [pc, #12]	; (800adf8 <qr_scan_received+0x98>)
 800adea:	4618      	mov	r0, r3
 800adec:	f7fb fc86 	bl	80066fc <HAL_UART_Receive_IT>
}
 800adf0:	bf00      	nop
 800adf2:	3714      	adds	r7, #20
 800adf4:	46bd      	mov	sp, r7
 800adf6:	bd90      	pop	{r4, r7, pc}
 800adf8:	200005f4 	.word	0x200005f4
 800adfc:	080103d8 	.word	0x080103d8
 800ae00:	080103ec 	.word	0x080103ec
 800ae04:	080103f0 	.word	0x080103f0
 800ae08:	200005ec 	.word	0x200005ec
 800ae0c:	20000378 	.word	0x20000378
 800ae10:	20000e48 	.word	0x20000e48
 800ae14:	20000e44 	.word	0x20000e44
 800ae18:	20000e28 	.word	0x20000e28
 800ae1c:	080103f4 	.word	0x080103f4
 800ae20:	200005f0 	.word	0x200005f0

0800ae24 <send_qr_scan>:

// sets up and enqueues get request with qr code
void send_qr_scan(char* qr_code) {
 800ae24:	b580      	push	{r7, lr}
 800ae26:	b0ae      	sub	sp, #184	; 0xb8
 800ae28:	af00      	add	r7, sp, #0
 800ae2a:	6078      	str	r0, [r7, #4]
	uint8_t url[SCAN_URL_LEN + QR_SIZE-1];
	char url_str[SCAN_URL_LEN + QR_SIZE-1];
	sprintf(url_str, "https://virtualqueue477.herokuapp.com/barcodeScan?storeSecret=grp4&IDscanned=%s", qr_code);
 800ae2c:	f107 0308 	add.w	r3, r7, #8
 800ae30:	687a      	ldr	r2, [r7, #4]
 800ae32:	4911      	ldr	r1, [pc, #68]	; (800ae78 <send_qr_scan+0x54>)
 800ae34:	4618      	mov	r0, r3
 800ae36:	f002 fd5d 	bl	800d8f4 <siprintf>
	printf("url_str: %s\r\n\r\n", url_str);
 800ae3a:	f107 0308 	add.w	r3, r7, #8
 800ae3e:	4619      	mov	r1, r3
 800ae40:	480e      	ldr	r0, [pc, #56]	; (800ae7c <send_qr_scan+0x58>)
 800ae42:	f002 fcc9 	bl	800d7d8 <iprintf>
	str_to_uint(url_str, url, SCAN_URL_LEN+QR_SIZE-1);
 800ae46:	f107 0160 	add.w	r1, r7, #96	; 0x60
 800ae4a:	f107 0308 	add.w	r3, r7, #8
 800ae4e:	2255      	movs	r2, #85	; 0x55
 800ae50:	4618      	mov	r0, r3
 800ae52:	f001 fbb7 	bl	800c5c4 <str_to_uint>
	printf("url: %s\r\n\r\n", url);
 800ae56:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800ae5a:	4619      	mov	r1, r3
 800ae5c:	4808      	ldr	r0, [pc, #32]	; (800ae80 <send_qr_scan+0x5c>)
 800ae5e:	f002 fcbb 	bl	800d7d8 <iprintf>
	new_message(1, url, SCAN_URL_LEN + QR_SIZE-1);
 800ae62:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800ae66:	2255      	movs	r2, #85	; 0x55
 800ae68:	4619      	mov	r1, r3
 800ae6a:	2001      	movs	r0, #1
 800ae6c:	f001 ff10 	bl	800cc90 <new_message>
}
 800ae70:	bf00      	nop
 800ae72:	37b8      	adds	r7, #184	; 0xb8
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bd80      	pop	{r7, pc}
 800ae78:	080103fc 	.word	0x080103fc
 800ae7c:	0801044c 	.word	0x0801044c
 800ae80:	0801045c 	.word	0x0801045c

0800ae84 <_isatty>:
  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
}

int _isatty(int fd) {
 800ae84:	b580      	push	{r7, lr}
 800ae86:	b082      	sub	sp, #8
 800ae88:	af00      	add	r7, sp, #0
 800ae8a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	db04      	blt.n	800ae9c <_isatty+0x18>
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	2b02      	cmp	r3, #2
 800ae96:	dc01      	bgt.n	800ae9c <_isatty+0x18>
    return 1;
 800ae98:	2301      	movs	r3, #1
 800ae9a:	e005      	b.n	800aea8 <_isatty+0x24>

  errno = EBADF;
 800ae9c:	f002 fba4 	bl	800d5e8 <__errno>
 800aea0:	4602      	mov	r2, r0
 800aea2:	2309      	movs	r3, #9
 800aea4:	6013      	str	r3, [r2, #0]
  return 0;
 800aea6:	2300      	movs	r3, #0
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3708      	adds	r7, #8
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}

0800aeb0 <_write>:

int _write(int fd, char* ptr, int len) {
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b086      	sub	sp, #24
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	60f8      	str	r0, [r7, #12]
 800aeb8:	60b9      	str	r1, [r7, #8]
 800aeba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800aebc:	68fb      	ldr	r3, [r7, #12]
 800aebe:	2b01      	cmp	r3, #1
 800aec0:	d002      	beq.n	800aec8 <_write+0x18>
 800aec2:	68fb      	ldr	r3, [r7, #12]
 800aec4:	2b02      	cmp	r3, #2
 800aec6:	d111      	bne.n	800aeec <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 800aec8:	4b0e      	ldr	r3, [pc, #56]	; (800af04 <_write+0x54>)
 800aeca:	6818      	ldr	r0, [r3, #0]
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	b29a      	uxth	r2, r3
 800aed0:	f04f 33ff 	mov.w	r3, #4294967295
 800aed4:	68b9      	ldr	r1, [r7, #8]
 800aed6:	f7fb fab1 	bl	800643c <HAL_UART_Transmit>
 800aeda:	4603      	mov	r3, r0
 800aedc:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800aede:	7dfb      	ldrb	r3, [r7, #23]
 800aee0:	2b00      	cmp	r3, #0
 800aee2:	d101      	bne.n	800aee8 <_write+0x38>
      return len;
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	e008      	b.n	800aefa <_write+0x4a>
    else
      return EIO;
 800aee8:	2305      	movs	r3, #5
 800aeea:	e006      	b.n	800aefa <_write+0x4a>
  }
  errno = EBADF;
 800aeec:	f002 fb7c 	bl	800d5e8 <__errno>
 800aef0:	4602      	mov	r2, r0
 800aef2:	2309      	movs	r3, #9
 800aef4:	6013      	str	r3, [r2, #0]
  return -1;
 800aef6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800aefa:	4618      	mov	r0, r3
 800aefc:	3718      	adds	r7, #24
 800aefe:	46bd      	mov	sp, r7
 800af00:	bd80      	pop	{r7, pc}
 800af02:	bf00      	nop
 800af04:	20000600 	.word	0x20000600

0800af08 <_close>:

int _close(int fd) {
 800af08:	b580      	push	{r7, lr}
 800af0a:	b082      	sub	sp, #8
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	2b00      	cmp	r3, #0
 800af14:	db04      	blt.n	800af20 <_close+0x18>
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2b02      	cmp	r3, #2
 800af1a:	dc01      	bgt.n	800af20 <_close+0x18>
    return 0;
 800af1c:	2300      	movs	r3, #0
 800af1e:	e006      	b.n	800af2e <_close+0x26>

  errno = EBADF;
 800af20:	f002 fb62 	bl	800d5e8 <__errno>
 800af24:	4602      	mov	r2, r0
 800af26:	2309      	movs	r3, #9
 800af28:	6013      	str	r3, [r2, #0]
  return -1;
 800af2a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800af2e:	4618      	mov	r0, r3
 800af30:	3708      	adds	r7, #8
 800af32:	46bd      	mov	sp, r7
 800af34:	bd80      	pop	{r7, pc}

0800af36 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 800af36:	b580      	push	{r7, lr}
 800af38:	b084      	sub	sp, #16
 800af3a:	af00      	add	r7, sp, #0
 800af3c:	60f8      	str	r0, [r7, #12]
 800af3e:	60b9      	str	r1, [r7, #8]
 800af40:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 800af42:	f002 fb51 	bl	800d5e8 <__errno>
 800af46:	4602      	mov	r2, r0
 800af48:	2309      	movs	r3, #9
 800af4a:	6013      	str	r3, [r2, #0]
  return -1;
 800af4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800af50:	4618      	mov	r0, r3
 800af52:	3710      	adds	r7, #16
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}

0800af58 <_read>:

int _read(int fd, char* ptr, int len) {
 800af58:	b580      	push	{r7, lr}
 800af5a:	b086      	sub	sp, #24
 800af5c:	af00      	add	r7, sp, #0
 800af5e:	60f8      	str	r0, [r7, #12]
 800af60:	60b9      	str	r1, [r7, #8]
 800af62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d110      	bne.n	800af8c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 800af6a:	4b0e      	ldr	r3, [pc, #56]	; (800afa4 <_read+0x4c>)
 800af6c:	6818      	ldr	r0, [r3, #0]
 800af6e:	f04f 33ff 	mov.w	r3, #4294967295
 800af72:	2201      	movs	r2, #1
 800af74:	68b9      	ldr	r1, [r7, #8]
 800af76:	f7fb faf4 	bl	8006562 <HAL_UART_Receive>
 800af7a:	4603      	mov	r3, r0
 800af7c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800af7e:	7dfb      	ldrb	r3, [r7, #23]
 800af80:	2b00      	cmp	r3, #0
 800af82:	d101      	bne.n	800af88 <_read+0x30>
      return 1;
 800af84:	2301      	movs	r3, #1
 800af86:	e008      	b.n	800af9a <_read+0x42>
    else
      return EIO;
 800af88:	2305      	movs	r3, #5
 800af8a:	e006      	b.n	800af9a <_read+0x42>
  }
  errno = EBADF;
 800af8c:	f002 fb2c 	bl	800d5e8 <__errno>
 800af90:	4602      	mov	r2, r0
 800af92:	2309      	movs	r3, #9
 800af94:	6013      	str	r3, [r2, #0]
  return -1;
 800af96:	f04f 33ff 	mov.w	r3, #4294967295
}
 800af9a:	4618      	mov	r0, r3
 800af9c:	3718      	adds	r7, #24
 800af9e:	46bd      	mov	sp, r7
 800afa0:	bd80      	pop	{r7, pc}
 800afa2:	bf00      	nop
 800afa4:	20000600 	.word	0x20000600

0800afa8 <_fstat>:

int _fstat(int fd, struct stat* st) {
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b082      	sub	sp, #8
 800afac:	af00      	add	r7, sp, #0
 800afae:	6078      	str	r0, [r7, #4]
 800afb0:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	2b00      	cmp	r3, #0
 800afb6:	db08      	blt.n	800afca <_fstat+0x22>
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	2b02      	cmp	r3, #2
 800afbc:	dc05      	bgt.n	800afca <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800afc4:	605a      	str	r2, [r3, #4]
    return 0;
 800afc6:	2300      	movs	r3, #0
 800afc8:	e005      	b.n	800afd6 <_fstat+0x2e>
  }

  errno = EBADF;
 800afca:	f002 fb0d 	bl	800d5e8 <__errno>
 800afce:	4602      	mov	r2, r0
 800afd0:	2309      	movs	r3, #9
 800afd2:	6013      	str	r3, [r2, #0]
  return 0;
 800afd4:	2300      	movs	r3, #0
}
 800afd6:	4618      	mov	r0, r3
 800afd8:	3708      	adds	r7, #8
 800afda:	46bd      	mov	sp, r7
 800afdc:	bd80      	pop	{r7, pc}
	...

0800afe0 <BSP_LCD_GLASS_Init>:
/**
  * @brief  Initialize the LCD GLASS relative GPIO port IOs and LCD peripheral.
  * @retval None
  */
void BSP_LCD_GLASS_Init(void)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	af00      	add	r7, sp, #0
  LCDHandle.Instance              = LCD;
 800afe4:	4b19      	ldr	r3, [pc, #100]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800afe6:	4a1a      	ldr	r2, [pc, #104]	; (800b050 <BSP_LCD_GLASS_Init+0x70>)
 800afe8:	601a      	str	r2, [r3, #0]
  LCDHandle.Init.Prescaler        = LCD_PRESCALER_1;
 800afea:	4b18      	ldr	r3, [pc, #96]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800afec:	2200      	movs	r2, #0
 800afee:	605a      	str	r2, [r3, #4]
  LCDHandle.Init.Divider          = LCD_DIVIDER_31;
 800aff0:	4b16      	ldr	r3, [pc, #88]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800aff2:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800aff6:	609a      	str	r2, [r3, #8]
#if defined (USE_STM32L476G_DISCO_REVC) || defined (USE_STM32L476G_DISCO_REVB)
  LCDHandle.Init.Duty             = LCD_DUTY_1_4;
 800aff8:	4b14      	ldr	r3, [pc, #80]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800affa:	220c      	movs	r2, #12
 800affc:	60da      	str	r2, [r3, #12]
#elif defined (USE_STM32L476G_DISCO_REVA)
  LCDHandle.Init.Duty             = LCD_DUTY_1_8;
#endif
  LCDHandle.Init.Bias             = LCD_BIAS_1_3;
 800affe:	4b13      	ldr	r3, [pc, #76]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b000:	2240      	movs	r2, #64	; 0x40
 800b002:	611a      	str	r2, [r3, #16]
  LCDHandle.Init.VoltageSource    = LCD_VOLTAGESOURCE_INTERNAL;
 800b004:	4b11      	ldr	r3, [pc, #68]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b006:	2200      	movs	r2, #0
 800b008:	615a      	str	r2, [r3, #20]
  LCDHandle.Init.Contrast         = LCD_CONTRASTLEVEL_5;
 800b00a:	4b10      	ldr	r3, [pc, #64]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b00c:	f44f 52a0 	mov.w	r2, #5120	; 0x1400
 800b010:	619a      	str	r2, [r3, #24]
  LCDHandle.Init.DeadTime         = LCD_DEADTIME_0;
 800b012:	4b0e      	ldr	r3, [pc, #56]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b014:	2200      	movs	r2, #0
 800b016:	61da      	str	r2, [r3, #28]
  LCDHandle.Init.PulseOnDuration  = LCD_PULSEONDURATION_4;
 800b018:	4b0c      	ldr	r3, [pc, #48]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b01a:	2240      	movs	r2, #64	; 0x40
 800b01c:	621a      	str	r2, [r3, #32]
  LCDHandle.Init.HighDrive        = LCD_HIGHDRIVE_DISABLE;
 800b01e:	4b0b      	ldr	r3, [pc, #44]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b020:	2200      	movs	r2, #0
 800b022:	625a      	str	r2, [r3, #36]	; 0x24
  LCDHandle.Init.BlinkMode        = LCD_BLINKMODE_OFF;
 800b024:	4b09      	ldr	r3, [pc, #36]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b026:	2200      	movs	r2, #0
 800b028:	629a      	str	r2, [r3, #40]	; 0x28
  LCDHandle.Init.BlinkFrequency   = LCD_BLINKFREQUENCY_DIV32;
 800b02a:	4b08      	ldr	r3, [pc, #32]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b02c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b030:	62da      	str	r2, [r3, #44]	; 0x2c
  LCDHandle.Init.MuxSegment       = LCD_MUXSEGMENT_DISABLE;
 800b032:	4b06      	ldr	r3, [pc, #24]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b034:	2200      	movs	r2, #0
 800b036:	631a      	str	r2, [r3, #48]	; 0x30
  
  /* Initialize the LCD */
  LCD_MspInit(&LCDHandle);
 800b038:	4804      	ldr	r0, [pc, #16]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b03a:	f000 f843 	bl	800b0c4 <LCD_MspInit>
  HAL_LCD_Init(&LCDHandle);
 800b03e:	4803      	ldr	r0, [pc, #12]	; (800b04c <BSP_LCD_GLASS_Init+0x6c>)
 800b040:	f7f8 fc24 	bl	800388c <HAL_LCD_Init>

  BSP_LCD_GLASS_Clear();
 800b044:	f000 f834 	bl	800b0b0 <BSP_LCD_GLASS_Clear>
}
 800b048:	bf00      	nop
 800b04a:	bd80      	pop	{r7, pc}
 800b04c:	20000614 	.word	0x20000614
 800b050:	40002400 	.word	0x40002400

0800b054 <BSP_LCD_GLASS_DisplayString>:
  * @brief  Write a character string in the LCD RAM buffer.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void BSP_LCD_GLASS_DisplayString(uint8_t* ptr)
{
 800b054:	b580      	push	{r7, lr}
 800b056:	b084      	sub	sp, #16
 800b058:	af00      	add	r7, sp, #0
 800b05a:	6078      	str	r0, [r7, #4]
  DigitPosition_Typedef position = LCD_DIGIT_POSITION_1;
 800b05c:	2300      	movs	r3, #0
 800b05e:	73fb      	strb	r3, [r7, #15]

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800b060:	e00b      	b.n	800b07a <BSP_LCD_GLASS_DisplayString+0x26>
  {
    /* Write one character on LCD */
    WriteChar(ptr, POINT_OFF, DOUBLEPOINT_OFF, position);
 800b062:	7bfb      	ldrb	r3, [r7, #15]
 800b064:	2200      	movs	r2, #0
 800b066:	2100      	movs	r1, #0
 800b068:	6878      	ldr	r0, [r7, #4]
 800b06a:	f000 f9bb 	bl	800b3e4 <WriteChar>

    /* Point on the next character */
    ptr++;
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	3301      	adds	r3, #1
 800b072:	607b      	str	r3, [r7, #4]

    /* Increment the character counter */
    position++;
 800b074:	7bfb      	ldrb	r3, [r7, #15]
 800b076:	3301      	adds	r3, #1
 800b078:	73fb      	strb	r3, [r7, #15]
  while ((*ptr != 0) & (position <= LCD_DIGIT_POSITION_6))
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	781b      	ldrb	r3, [r3, #0]
 800b07e:	2b00      	cmp	r3, #0
 800b080:	bf14      	ite	ne
 800b082:	2301      	movne	r3, #1
 800b084:	2300      	moveq	r3, #0
 800b086:	b2da      	uxtb	r2, r3
 800b088:	7bfb      	ldrb	r3, [r7, #15]
 800b08a:	2b05      	cmp	r3, #5
 800b08c:	bf94      	ite	ls
 800b08e:	2301      	movls	r3, #1
 800b090:	2300      	movhi	r3, #0
 800b092:	b2db      	uxtb	r3, r3
 800b094:	4013      	ands	r3, r2
 800b096:	b2db      	uxtb	r3, r3
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d1e2      	bne.n	800b062 <BSP_LCD_GLASS_DisplayString+0xe>
  }
  /* Update the LCD display */
  HAL_LCD_UpdateDisplayRequest(&LCDHandle);
 800b09c:	4803      	ldr	r0, [pc, #12]	; (800b0ac <BSP_LCD_GLASS_DisplayString+0x58>)
 800b09e:	f7f8 fd66 	bl	8003b6e <HAL_LCD_UpdateDisplayRequest>
}
 800b0a2:	bf00      	nop
 800b0a4:	3710      	adds	r7, #16
 800b0a6:	46bd      	mov	sp, r7
 800b0a8:	bd80      	pop	{r7, pc}
 800b0aa:	bf00      	nop
 800b0ac:	20000614 	.word	0x20000614

0800b0b0 <BSP_LCD_GLASS_Clear>:
/**
  * @brief  Clear the whole LCD RAM buffer.
  * @retval None
  */
void BSP_LCD_GLASS_Clear(void)
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	af00      	add	r7, sp, #0
  HAL_LCD_Clear(&LCDHandle); 
 800b0b4:	4802      	ldr	r0, [pc, #8]	; (800b0c0 <BSP_LCD_GLASS_Clear+0x10>)
 800b0b6:	f7f8 fd04 	bl	8003ac2 <HAL_LCD_Clear>
}
 800b0ba:	bf00      	nop
 800b0bc:	bd80      	pop	{r7, pc}
 800b0be:	bf00      	nop
 800b0c0:	20000614 	.word	0x20000614

0800b0c4 <LCD_MspInit>:
  * @brief  Initialize the LCD MSP.
  * @param  hlcd: LCD handle
  * @retval None
  */
static void LCD_MspInit(LCD_HandleTypeDef *hlcd)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b0c0      	sub	sp, #256	; 0x100
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpioinitstruct = {0};
 800b0cc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	601a      	str	r2, [r3, #0]
 800b0d4:	605a      	str	r2, [r3, #4]
 800b0d6:	609a      	str	r2, [r3, #8]
 800b0d8:	60da      	str	r2, [r3, #12]
 800b0da:	611a      	str	r2, [r3, #16]
  RCC_OscInitTypeDef oscinitstruct = {0};
 800b0dc:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800b0e0:	2244      	movs	r2, #68	; 0x44
 800b0e2:	2100      	movs	r1, #0
 800b0e4:	4618      	mov	r0, r3
 800b0e6:	f002 fac6 	bl	800d676 <memset>
  RCC_PeriphCLKInitTypeDef periphclkstruct = {0};
 800b0ea:	f107 0320 	add.w	r3, r7, #32
 800b0ee:	2288      	movs	r2, #136	; 0x88
 800b0f0:	2100      	movs	r1, #0
 800b0f2:	4618      	mov	r0, r3
 800b0f4:	f002 fabf 	bl	800d676 <memset>
  
  /*##-1- Enable PWR  peripheral Clock #######################################*/
  __HAL_RCC_PWR_CLK_ENABLE();
 800b0f8:	4b51      	ldr	r3, [pc, #324]	; (800b240 <LCD_MspInit+0x17c>)
 800b0fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b0fc:	4a50      	ldr	r2, [pc, #320]	; (800b240 <LCD_MspInit+0x17c>)
 800b0fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b102:	6593      	str	r3, [r2, #88]	; 0x58
 800b104:	4b4e      	ldr	r3, [pc, #312]	; (800b240 <LCD_MspInit+0x17c>)
 800b106:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b108:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b10c:	61fb      	str	r3, [r7, #28]
 800b10e:	69fb      	ldr	r3, [r7, #28]
  
  /*##-2- Configure LSE as RTC clock soucre ###################################*/ 
  oscinitstruct.OscillatorType  = RCC_OSCILLATORTYPE_LSE;
 800b110:	2304      	movs	r3, #4
 800b112:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  oscinitstruct.PLL.PLLState    = RCC_PLL_NONE;
 800b116:	2300      	movs	r3, #0
 800b118:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  oscinitstruct.LSEState        = RCC_LSE_ON;
 800b11c:	2301      	movs	r3, #1
 800b11e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if(HAL_RCC_OscConfig(&oscinitstruct) != HAL_OK)
 800b122:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 800b126:	4618      	mov	r0, r3
 800b128:	f7f8 fde0 	bl	8003cec <HAL_RCC_OscConfig>
 800b12c:	4603      	mov	r3, r0
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d000      	beq.n	800b134 <LCD_MspInit+0x70>
  { 
    while(1);
 800b132:	e7fe      	b.n	800b132 <LCD_MspInit+0x6e>
  }
  
  /*##-3- Select LSE as RTC clock source.##########################*/
  /* Backup domain management is done in RCC function */
  periphclkstruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800b134:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800b138:	623b      	str	r3, [r7, #32]
  periphclkstruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800b13a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b13e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  HAL_RCCEx_PeriphCLKConfig(&periphclkstruct);
 800b142:	f107 0320 	add.w	r3, r7, #32
 800b146:	4618      	mov	r0, r3
 800b148:	f7f9 fb84 	bl	8004854 <HAL_RCCEx_PeriphCLKConfig>

  /*##-4- Enable LCD GPIO Clocks #############################################*/
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800b14c:	4b3c      	ldr	r3, [pc, #240]	; (800b240 <LCD_MspInit+0x17c>)
 800b14e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b150:	4a3b      	ldr	r2, [pc, #236]	; (800b240 <LCD_MspInit+0x17c>)
 800b152:	f043 0301 	orr.w	r3, r3, #1
 800b156:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b158:	4b39      	ldr	r3, [pc, #228]	; (800b240 <LCD_MspInit+0x17c>)
 800b15a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b15c:	f003 0301 	and.w	r3, r3, #1
 800b160:	61bb      	str	r3, [r7, #24]
 800b162:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800b164:	4b36      	ldr	r3, [pc, #216]	; (800b240 <LCD_MspInit+0x17c>)
 800b166:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b168:	4a35      	ldr	r2, [pc, #212]	; (800b240 <LCD_MspInit+0x17c>)
 800b16a:	f043 0302 	orr.w	r3, r3, #2
 800b16e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b170:	4b33      	ldr	r3, [pc, #204]	; (800b240 <LCD_MspInit+0x17c>)
 800b172:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b174:	f003 0302 	and.w	r3, r3, #2
 800b178:	617b      	str	r3, [r7, #20]
 800b17a:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800b17c:	4b30      	ldr	r3, [pc, #192]	; (800b240 <LCD_MspInit+0x17c>)
 800b17e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b180:	4a2f      	ldr	r2, [pc, #188]	; (800b240 <LCD_MspInit+0x17c>)
 800b182:	f043 0304 	orr.w	r3, r3, #4
 800b186:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b188:	4b2d      	ldr	r3, [pc, #180]	; (800b240 <LCD_MspInit+0x17c>)
 800b18a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b18c:	f003 0304 	and.w	r3, r3, #4
 800b190:	613b      	str	r3, [r7, #16]
 800b192:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800b194:	4b2a      	ldr	r3, [pc, #168]	; (800b240 <LCD_MspInit+0x17c>)
 800b196:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b198:	4a29      	ldr	r2, [pc, #164]	; (800b240 <LCD_MspInit+0x17c>)
 800b19a:	f043 0308 	orr.w	r3, r3, #8
 800b19e:	64d3      	str	r3, [r2, #76]	; 0x4c
 800b1a0:	4b27      	ldr	r3, [pc, #156]	; (800b240 <LCD_MspInit+0x17c>)
 800b1a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b1a4:	f003 0308 	and.w	r3, r3, #8
 800b1a8:	60fb      	str	r3, [r7, #12]
 800b1aa:	68fb      	ldr	r3, [r7, #12]

  
  /*##-5- Configure peripheral GPIO ##########################################*/
  /* Configure Output for LCD */
  /* Port A */
  gpioinitstruct.Pin        = LCD_GPIO_BANKA_PINS;
 800b1ac:	f248 73c0 	movw	r3, #34752	; 0x87c0
 800b1b0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  gpioinitstruct.Mode       = GPIO_MODE_AF_PP;
 800b1b4:	2302      	movs	r3, #2
 800b1b6:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  gpioinitstruct.Pull       = GPIO_NOPULL;
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  gpioinitstruct.Speed      = GPIO_SPEED_HIGH;
 800b1c0:	2303      	movs	r3, #3
 800b1c2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  gpioinitstruct.Alternate  = GPIO_AF11_LCD;
 800b1c6:	230b      	movs	r3, #11
 800b1c8:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  HAL_GPIO_Init(GPIOA, &gpioinitstruct);
 800b1cc:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800b1d6:	f7f7 fc27 	bl	8002a28 <HAL_GPIO_Init>

  /* Port B */
  gpioinitstruct.Pin        = LCD_GPIO_BANKB_PINS;
 800b1da:	f24f 2333 	movw	r3, #62003	; 0xf233
 800b1de:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOB, &gpioinitstruct);
 800b1e2:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	4816      	ldr	r0, [pc, #88]	; (800b244 <LCD_MspInit+0x180>)
 800b1ea:	f7f7 fc1d 	bl	8002a28 <HAL_GPIO_Init>
  
  /* Port C*/
  gpioinitstruct.Pin        = LCD_GPIO_BANKC_PINS;
 800b1ee:	f44f 73fc 	mov.w	r3, #504	; 0x1f8
 800b1f2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOC, &gpioinitstruct);
 800b1f6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800b1fa:	4619      	mov	r1, r3
 800b1fc:	4812      	ldr	r0, [pc, #72]	; (800b248 <LCD_MspInit+0x184>)
 800b1fe:	f7f7 fc13 	bl	8002a28 <HAL_GPIO_Init>

  /* Port D */
  gpioinitstruct.Pin        = LCD_GPIO_BANKD_PINS;
 800b202:	f44f 437f 	mov.w	r3, #65280	; 0xff00
 800b206:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  HAL_GPIO_Init(GPIOD, &gpioinitstruct);
 800b20a:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 800b20e:	4619      	mov	r1, r3
 800b210:	480e      	ldr	r0, [pc, #56]	; (800b24c <LCD_MspInit+0x188>)
 800b212:	f7f7 fc09 	bl	8002a28 <HAL_GPIO_Init>

  /* Wait for the external capacitor Cext which is connected to the VLCD pin is charged
  (approximately 2ms for Cext=1uF) */
  HAL_Delay(2);
 800b216:	2002      	movs	r0, #2
 800b218:	f7f5 fefe 	bl	8001018 <HAL_Delay>

  /*##-6- Enable LCD peripheral Clock ########################################*/
  __HAL_RCC_LCD_CLK_ENABLE();
 800b21c:	4b08      	ldr	r3, [pc, #32]	; (800b240 <LCD_MspInit+0x17c>)
 800b21e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b220:	4a07      	ldr	r2, [pc, #28]	; (800b240 <LCD_MspInit+0x17c>)
 800b222:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b226:	6593      	str	r3, [r2, #88]	; 0x58
 800b228:	4b05      	ldr	r3, [pc, #20]	; (800b240 <LCD_MspInit+0x17c>)
 800b22a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b22c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b230:	60bb      	str	r3, [r7, #8]
 800b232:	68bb      	ldr	r3, [r7, #8]
}
 800b234:	bf00      	nop
 800b236:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800b23a:	46bd      	mov	sp, r7
 800b23c:	bd80      	pop	{r7, pc}
 800b23e:	bf00      	nop
 800b240:	40021000 	.word	0x40021000
 800b244:	48000400 	.word	0x48000400
 800b248:	48000800 	.word	0x48000800
 800b24c:	48000c00 	.word	0x48000c00

0800b250 <Convert>:
  *         of displayed character.
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.
  * @retval None
  */
static void Convert(uint8_t* Char, Point_Typedef Point, DoublePoint_Typedef Colon)
{
 800b250:	b480      	push	{r7}
 800b252:	b085      	sub	sp, #20
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]
 800b258:	460b      	mov	r3, r1
 800b25a:	70fb      	strb	r3, [r7, #3]
 800b25c:	4613      	mov	r3, r2
 800b25e:	70bb      	strb	r3, [r7, #2]
  uint16_t ch = 0 ;
 800b260:	2300      	movs	r3, #0
 800b262:	81fb      	strh	r3, [r7, #14]
  uint8_t loop = 0, index = 0;
 800b264:	2300      	movs	r3, #0
 800b266:	737b      	strb	r3, [r7, #13]
 800b268:	2300      	movs	r3, #0
 800b26a:	733b      	strb	r3, [r7, #12]
  
  switch (*Char)
 800b26c:	687b      	ldr	r3, [r7, #4]
 800b26e:	781b      	ldrb	r3, [r3, #0]
 800b270:	2b2f      	cmp	r3, #47	; 0x2f
 800b272:	d04d      	beq.n	800b310 <Convert+0xc0>
 800b274:	2b2f      	cmp	r3, #47	; 0x2f
 800b276:	dc11      	bgt.n	800b29c <Convert+0x4c>
 800b278:	2b29      	cmp	r3, #41	; 0x29
 800b27a:	d02e      	beq.n	800b2da <Convert+0x8a>
 800b27c:	2b29      	cmp	r3, #41	; 0x29
 800b27e:	dc06      	bgt.n	800b28e <Convert+0x3e>
 800b280:	2b25      	cmp	r3, #37	; 0x25
 800b282:	d04c      	beq.n	800b31e <Convert+0xce>
 800b284:	2b28      	cmp	r3, #40	; 0x28
 800b286:	d025      	beq.n	800b2d4 <Convert+0x84>
 800b288:	2b20      	cmp	r3, #32
 800b28a:	d01c      	beq.n	800b2c6 <Convert+0x76>
 800b28c:	e057      	b.n	800b33e <Convert+0xee>
 800b28e:	2b2b      	cmp	r3, #43	; 0x2b
 800b290:	d03a      	beq.n	800b308 <Convert+0xb8>
 800b292:	2b2b      	cmp	r3, #43	; 0x2b
 800b294:	db1a      	blt.n	800b2cc <Convert+0x7c>
 800b296:	2b2d      	cmp	r3, #45	; 0x2d
 800b298:	d032      	beq.n	800b300 <Convert+0xb0>
 800b29a:	e050      	b.n	800b33e <Convert+0xee>
 800b29c:	2b6d      	cmp	r3, #109	; 0x6d
 800b29e:	d023      	beq.n	800b2e8 <Convert+0x98>
 800b2a0:	2b6d      	cmp	r3, #109	; 0x6d
 800b2a2:	dc04      	bgt.n	800b2ae <Convert+0x5e>
 800b2a4:	2b39      	cmp	r3, #57	; 0x39
 800b2a6:	dd42      	ble.n	800b32e <Convert+0xde>
 800b2a8:	2b64      	cmp	r3, #100	; 0x64
 800b2aa:	d019      	beq.n	800b2e0 <Convert+0x90>
 800b2ac:	e047      	b.n	800b33e <Convert+0xee>
 800b2ae:	2bb0      	cmp	r3, #176	; 0xb0
 800b2b0:	d031      	beq.n	800b316 <Convert+0xc6>
 800b2b2:	2bb0      	cmp	r3, #176	; 0xb0
 800b2b4:	dc02      	bgt.n	800b2bc <Convert+0x6c>
 800b2b6:	2b6e      	cmp	r3, #110	; 0x6e
 800b2b8:	d01a      	beq.n	800b2f0 <Convert+0xa0>
 800b2ba:	e040      	b.n	800b33e <Convert+0xee>
 800b2bc:	2bb5      	cmp	r3, #181	; 0xb5
 800b2be:	d01b      	beq.n	800b2f8 <Convert+0xa8>
 800b2c0:	2bff      	cmp	r3, #255	; 0xff
 800b2c2:	d030      	beq.n	800b326 <Convert+0xd6>
 800b2c4:	e03b      	b.n	800b33e <Convert+0xee>
    {
    case ' ' :
      ch = 0x00;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	81fb      	strh	r3, [r7, #14]
      break;
 800b2ca:	e057      	b.n	800b37c <Convert+0x12c>

    case '*':
      ch = C_STAR;
 800b2cc:	f24a 03dd 	movw	r3, #41181	; 0xa0dd
 800b2d0:	81fb      	strh	r3, [r7, #14]
      break;
 800b2d2:	e053      	b.n	800b37c <Convert+0x12c>

    case '(' :
      ch = C_OPENPARMAP;
 800b2d4:	2328      	movs	r3, #40	; 0x28
 800b2d6:	81fb      	strh	r3, [r7, #14]
      break;
 800b2d8:	e050      	b.n	800b37c <Convert+0x12c>

    case ')' :
      ch = C_CLOSEPARMAP;
 800b2da:	2311      	movs	r3, #17
 800b2dc:	81fb      	strh	r3, [r7, #14]
      break;
 800b2de:	e04d      	b.n	800b37c <Convert+0x12c>
      
    case 'd' :
      ch = C_DMAP;
 800b2e0:	f44f 4373 	mov.w	r3, #62208	; 0xf300
 800b2e4:	81fb      	strh	r3, [r7, #14]
      break;
 800b2e6:	e049      	b.n	800b37c <Convert+0x12c>
    
    case 'm' :
      ch = C_MMAP;
 800b2e8:	f24b 2310 	movw	r3, #45584	; 0xb210
 800b2ec:	81fb      	strh	r3, [r7, #14]
      break;
 800b2ee:	e045      	b.n	800b37c <Convert+0x12c>
    
    case 'n' :
      ch = C_NMAP;
 800b2f0:	f242 2310 	movw	r3, #8720	; 0x2210
 800b2f4:	81fb      	strh	r3, [r7, #14]
      break;
 800b2f6:	e041      	b.n	800b37c <Convert+0x12c>

    case '' :
      ch = C_UMAP;
 800b2f8:	f246 0384 	movw	r3, #24708	; 0x6084
 800b2fc:	81fb      	strh	r3, [r7, #14]
      break;
 800b2fe:	e03d      	b.n	800b37c <Convert+0x12c>

    case '-' :
      ch = C_MINUS;
 800b300:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 800b304:	81fb      	strh	r3, [r7, #14]
      break;
 800b306:	e039      	b.n	800b37c <Convert+0x12c>

    case '+' :
      ch = C_PLUS;
 800b308:	f24a 0314 	movw	r3, #40980	; 0xa014
 800b30c:	81fb      	strh	r3, [r7, #14]
      break;
 800b30e:	e035      	b.n	800b37c <Convert+0x12c>

    case '/' :
      ch = C_SLATCH;
 800b310:	23c0      	movs	r3, #192	; 0xc0
 800b312:	81fb      	strh	r3, [r7, #14]
      break;  
 800b314:	e032      	b.n	800b37c <Convert+0x12c>
      
    case '' :
      ch = C_PERCENT_1;
 800b316:	f44f 436c 	mov.w	r3, #60416	; 0xec00
 800b31a:	81fb      	strh	r3, [r7, #14]
      break;  
 800b31c:	e02e      	b.n	800b37c <Convert+0x12c>
    case '%' :
      ch = C_PERCENT_2; 
 800b31e:	f44f 4333 	mov.w	r3, #45824	; 0xb300
 800b322:	81fb      	strh	r3, [r7, #14]
      break;
 800b324:	e02a      	b.n	800b37c <Convert+0x12c>
    case 255 :
      ch = C_FULL;
 800b326:	f64f 73dd 	movw	r3, #65501	; 0xffdd
 800b32a:	81fb      	strh	r3, [r7, #14]
      break ;
 800b32c:	e026      	b.n	800b37c <Convert+0x12c>
    case '5':
    case '6':
    case '7':
    case '8':
    case '9':      
      ch = NumberMap[*Char - ASCII_CHAR_0];    
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	781b      	ldrb	r3, [r3, #0]
 800b332:	3b30      	subs	r3, #48	; 0x30
 800b334:	4a28      	ldr	r2, [pc, #160]	; (800b3d8 <Convert+0x188>)
 800b336:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b33a:	81fb      	strh	r3, [r7, #14]
      break;
 800b33c:	e01e      	b.n	800b37c <Convert+0x12c>
          
    default:
      /* The character Char is one letter in upper case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACKET) && (*Char > ASCII_CHAR_AT_SYMBOL) )
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	781b      	ldrb	r3, [r3, #0]
 800b342:	2b5a      	cmp	r3, #90	; 0x5a
 800b344:	d80a      	bhi.n	800b35c <Convert+0x10c>
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	781b      	ldrb	r3, [r3, #0]
 800b34a:	2b40      	cmp	r3, #64	; 0x40
 800b34c:	d906      	bls.n	800b35c <Convert+0x10c>
      {
        ch = CapLetterMap[*Char - 'A'];
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	781b      	ldrb	r3, [r3, #0]
 800b352:	3b41      	subs	r3, #65	; 0x41
 800b354:	4a21      	ldr	r2, [pc, #132]	; (800b3dc <Convert+0x18c>)
 800b356:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b35a:	81fb      	strh	r3, [r7, #14]
      }
      /* The character Char is one letter in lower case*/
      if ( (*Char < ASCII_CHAR_LEFT_OPEN_BRACE) && ( *Char > ASCII_CHAR_APOSTROPHE) )
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	781b      	ldrb	r3, [r3, #0]
 800b360:	2b7a      	cmp	r3, #122	; 0x7a
 800b362:	d80a      	bhi.n	800b37a <Convert+0x12a>
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	781b      	ldrb	r3, [r3, #0]
 800b368:	2b60      	cmp	r3, #96	; 0x60
 800b36a:	d906      	bls.n	800b37a <Convert+0x12a>
      {
        ch = CapLetterMap[*Char - 'a'];
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	781b      	ldrb	r3, [r3, #0]
 800b370:	3b61      	subs	r3, #97	; 0x61
 800b372:	4a1a      	ldr	r2, [pc, #104]	; (800b3dc <Convert+0x18c>)
 800b374:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800b378:	81fb      	strh	r3, [r7, #14]
      }
      break;
 800b37a:	bf00      	nop
  }
       
  /* Set the digital point can be displayed if the point is on */
  if (Point == POINT_ON)
 800b37c:	78fb      	ldrb	r3, [r7, #3]
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d103      	bne.n	800b38a <Convert+0x13a>
  {
    ch |= 0x0002;
 800b382:	89fb      	ldrh	r3, [r7, #14]
 800b384:	f043 0302 	orr.w	r3, r3, #2
 800b388:	81fb      	strh	r3, [r7, #14]
  }

  /* Set the "COL" segment in the character that can be displayed if the colon is on */
  if (Colon == DOUBLEPOINT_ON)
 800b38a:	78bb      	ldrb	r3, [r7, #2]
 800b38c:	2b01      	cmp	r3, #1
 800b38e:	d103      	bne.n	800b398 <Convert+0x148>
  {
    ch |= 0x0020;
 800b390:	89fb      	ldrh	r3, [r7, #14]
 800b392:	f043 0320 	orr.w	r3, r3, #32
 800b396:	81fb      	strh	r3, [r7, #14]
  }    

  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 800b398:	230c      	movs	r3, #12
 800b39a:	737b      	strb	r3, [r7, #13]
 800b39c:	2300      	movs	r3, #0
 800b39e:	733b      	strb	r3, [r7, #12]
 800b3a0:	e010      	b.n	800b3c4 <Convert+0x174>
  {
    Digit[index] = (ch >> loop) & 0x0f; /*To isolate the less significant digit */
 800b3a2:	89fa      	ldrh	r2, [r7, #14]
 800b3a4:	7b7b      	ldrb	r3, [r7, #13]
 800b3a6:	fa42 f303 	asr.w	r3, r2, r3
 800b3aa:	461a      	mov	r2, r3
 800b3ac:	7b3b      	ldrb	r3, [r7, #12]
 800b3ae:	f002 020f 	and.w	r2, r2, #15
 800b3b2:	490b      	ldr	r1, [pc, #44]	; (800b3e0 <Convert+0x190>)
 800b3b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (loop = 12,index=0 ;index < 4; loop -= 4,index++)
 800b3b8:	7b7b      	ldrb	r3, [r7, #13]
 800b3ba:	3b04      	subs	r3, #4
 800b3bc:	737b      	strb	r3, [r7, #13]
 800b3be:	7b3b      	ldrb	r3, [r7, #12]
 800b3c0:	3301      	adds	r3, #1
 800b3c2:	733b      	strb	r3, [r7, #12]
 800b3c4:	7b3b      	ldrb	r3, [r7, #12]
 800b3c6:	2b03      	cmp	r3, #3
 800b3c8:	d9eb      	bls.n	800b3a2 <Convert+0x152>
  }
}
 800b3ca:	bf00      	nop
 800b3cc:	3714      	adds	r7, #20
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d4:	4770      	bx	lr
 800b3d6:	bf00      	nop
 800b3d8:	08010bd4 	.word	0x08010bd4
 800b3dc:	08010ba0 	.word	0x08010ba0
 800b3e0:	20000604 	.word	0x20000604

0800b3e4 <WriteChar>:
  *         This parameter can be: DOUBLEPOINT_OFF or DOUBLEPOINT_ON.           
  * @param  Position: position in the LCD of the character to write [1:6]
  * @retval None
  */
static void WriteChar(uint8_t* ch, Point_Typedef Point, DoublePoint_Typedef Colon, DigitPosition_Typedef Position)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b084      	sub	sp, #16
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
 800b3ec:	4608      	mov	r0, r1
 800b3ee:	4611      	mov	r1, r2
 800b3f0:	461a      	mov	r2, r3
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	70fb      	strb	r3, [r7, #3]
 800b3f6:	460b      	mov	r3, r1
 800b3f8:	70bb      	strb	r3, [r7, #2]
 800b3fa:	4613      	mov	r3, r2
 800b3fc:	707b      	strb	r3, [r7, #1]
  uint32_t data =0x00;
 800b3fe:	2300      	movs	r3, #0
 800b400:	60fb      	str	r3, [r7, #12]
  /* To convert displayed character in segment in array digit */
  Convert(ch, (Point_Typedef)Point, (DoublePoint_Typedef)Colon);
 800b402:	78ba      	ldrb	r2, [r7, #2]
 800b404:	78fb      	ldrb	r3, [r7, #3]
 800b406:	4619      	mov	r1, r3
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f7ff ff21 	bl	800b250 <Convert>

  switch (Position)
 800b40e:	787b      	ldrb	r3, [r7, #1]
 800b410:	2b05      	cmp	r3, #5
 800b412:	f200 835b 	bhi.w	800bacc <WriteChar+0x6e8>
 800b416:	a201      	add	r2, pc, #4	; (adr r2, 800b41c <WriteChar+0x38>)
 800b418:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b41c:	0800b435 	.word	0x0800b435
 800b420:	0800b52f 	.word	0x0800b52f
 800b424:	0800b649 	.word	0x0800b649
 800b428:	0800b74b 	.word	0x0800b74b
 800b42c:	0800b879 	.word	0x0800b879
 800b430:	0800b9c3 	.word	0x0800b9c3
  {
    /* Position 1 on LCD (Digit1)*/
    case LCD_DIGIT_POSITION_1:
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800b434:	4b80      	ldr	r3, [pc, #512]	; (800b638 <WriteChar+0x254>)
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	011b      	lsls	r3, r3, #4
 800b43a:	f003 0210 	and.w	r2, r3, #16
 800b43e:	4b7e      	ldr	r3, [pc, #504]	; (800b638 <WriteChar+0x254>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	085b      	lsrs	r3, r3, #1
 800b444:	05db      	lsls	r3, r3, #23
 800b446:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b44a:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800b44c:	4b7a      	ldr	r3, [pc, #488]	; (800b638 <WriteChar+0x254>)
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	089b      	lsrs	r3, r3, #2
 800b452:	059b      	lsls	r3, r3, #22
 800b454:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b458:	431a      	orrs	r2, r3
 800b45a:	4b77      	ldr	r3, [pc, #476]	; (800b638 <WriteChar+0x254>)
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[0] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800b462:	4313      	orrs	r3, r2
 800b464:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM0, LCD_DIGIT1_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800b466:	68fb      	ldr	r3, [r7, #12]
 800b468:	4a74      	ldr	r2, [pc, #464]	; (800b63c <WriteChar+0x258>)
 800b46a:	2100      	movs	r1, #0
 800b46c:	4874      	ldr	r0, [pc, #464]	; (800b640 <WriteChar+0x25c>)
 800b46e:	f7f8 facd 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800b472:	4b71      	ldr	r3, [pc, #452]	; (800b638 <WriteChar+0x254>)
 800b474:	685b      	ldr	r3, [r3, #4]
 800b476:	011b      	lsls	r3, r3, #4
 800b478:	f003 0210 	and.w	r2, r3, #16
 800b47c:	4b6e      	ldr	r3, [pc, #440]	; (800b638 <WriteChar+0x254>)
 800b47e:	685b      	ldr	r3, [r3, #4]
 800b480:	085b      	lsrs	r3, r3, #1
 800b482:	05db      	lsls	r3, r3, #23
 800b484:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b488:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800b48a:	4b6b      	ldr	r3, [pc, #428]	; (800b638 <WriteChar+0x254>)
 800b48c:	685b      	ldr	r3, [r3, #4]
 800b48e:	089b      	lsrs	r3, r3, #2
 800b490:	059b      	lsls	r3, r3, #22
 800b492:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b496:	431a      	orrs	r2, r3
 800b498:	4b67      	ldr	r3, [pc, #412]	; (800b638 <WriteChar+0x254>)
 800b49a:	685b      	ldr	r3, [r3, #4]
 800b49c:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[1] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800b4a0:	4313      	orrs	r3, r2
 800b4a2:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM1, LCD_DIGIT1_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	4a65      	ldr	r2, [pc, #404]	; (800b63c <WriteChar+0x258>)
 800b4a8:	2102      	movs	r1, #2
 800b4aa:	4865      	ldr	r0, [pc, #404]	; (800b640 <WriteChar+0x25c>)
 800b4ac:	f7f8 faae 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800b4b0:	4b61      	ldr	r3, [pc, #388]	; (800b638 <WriteChar+0x254>)
 800b4b2:	689b      	ldr	r3, [r3, #8]
 800b4b4:	011b      	lsls	r3, r3, #4
 800b4b6:	f003 0210 	and.w	r2, r3, #16
 800b4ba:	4b5f      	ldr	r3, [pc, #380]	; (800b638 <WriteChar+0x254>)
 800b4bc:	689b      	ldr	r3, [r3, #8]
 800b4be:	085b      	lsrs	r3, r3, #1
 800b4c0:	05db      	lsls	r3, r3, #23
 800b4c2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b4c6:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800b4c8:	4b5b      	ldr	r3, [pc, #364]	; (800b638 <WriteChar+0x254>)
 800b4ca:	689b      	ldr	r3, [r3, #8]
 800b4cc:	089b      	lsrs	r3, r3, #2
 800b4ce:	059b      	lsls	r3, r3, #22
 800b4d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b4d4:	431a      	orrs	r2, r3
 800b4d6:	4b58      	ldr	r3, [pc, #352]	; (800b638 <WriteChar+0x254>)
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[2] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800b4de:	4313      	orrs	r3, r2
 800b4e0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM2, LCD_DIGIT1_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	4a55      	ldr	r2, [pc, #340]	; (800b63c <WriteChar+0x258>)
 800b4e6:	2104      	movs	r1, #4
 800b4e8:	4855      	ldr	r0, [pc, #340]	; (800b640 <WriteChar+0x25c>)
 800b4ea:	f7f8 fa8f 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800b4ee:	4b52      	ldr	r3, [pc, #328]	; (800b638 <WriteChar+0x254>)
 800b4f0:	68db      	ldr	r3, [r3, #12]
 800b4f2:	011b      	lsls	r3, r3, #4
 800b4f4:	f003 0210 	and.w	r2, r3, #16
 800b4f8:	4b4f      	ldr	r3, [pc, #316]	; (800b638 <WriteChar+0x254>)
 800b4fa:	68db      	ldr	r3, [r3, #12]
 800b4fc:	085b      	lsrs	r3, r3, #1
 800b4fe:	05db      	lsls	r3, r3, #23
 800b500:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b504:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG22_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG23_SHIFT);
 800b506:	4b4c      	ldr	r3, [pc, #304]	; (800b638 <WriteChar+0x254>)
 800b508:	68db      	ldr	r3, [r3, #12]
 800b50a:	089b      	lsrs	r3, r3, #2
 800b50c:	059b      	lsls	r3, r3, #22
 800b50e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b512:	431a      	orrs	r2, r3
 800b514:	4b48      	ldr	r3, [pc, #288]	; (800b638 <WriteChar+0x254>)
 800b516:	68db      	ldr	r3, [r3, #12]
 800b518:	f003 0308 	and.w	r3, r3, #8
      data = ((Digit[3] & 0x1) << LCD_SEG0_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG1_SHIFT)
 800b51c:	4313      	orrs	r3, r2
 800b51e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT1_COM3, LCD_DIGIT1_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	4a46      	ldr	r2, [pc, #280]	; (800b63c <WriteChar+0x258>)
 800b524:	2106      	movs	r1, #6
 800b526:	4846      	ldr	r0, [pc, #280]	; (800b640 <WriteChar+0x25c>)
 800b528:	f7f8 fa70 	bl	8003a0c <HAL_LCD_Write>
      break;
 800b52c:	e2cf      	b.n	800bace <WriteChar+0x6ea>

    /* Position 2 on LCD (Digit2)*/
    case LCD_DIGIT_POSITION_2:
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800b52e:	4b42      	ldr	r3, [pc, #264]	; (800b638 <WriteChar+0x254>)
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	019b      	lsls	r3, r3, #6
 800b534:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800b538:	4b3f      	ldr	r3, [pc, #252]	; (800b638 <WriteChar+0x254>)
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	085b      	lsrs	r3, r3, #1
 800b53e:	035b      	lsls	r3, r3, #13
 800b540:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b544:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800b546:	4b3c      	ldr	r3, [pc, #240]	; (800b638 <WriteChar+0x254>)
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	089b      	lsrs	r3, r3, #2
 800b54c:	031b      	lsls	r3, r3, #12
 800b54e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b552:	431a      	orrs	r2, r3
 800b554:	4b38      	ldr	r3, [pc, #224]	; (800b638 <WriteChar+0x254>)
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	08db      	lsrs	r3, r3, #3
 800b55a:	015b      	lsls	r3, r3, #5
 800b55c:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[0] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800b560:	4313      	orrs	r3, r2
 800b562:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM0, LCD_DIGIT2_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800b564:	68fb      	ldr	r3, [r7, #12]
 800b566:	4a37      	ldr	r2, [pc, #220]	; (800b644 <WriteChar+0x260>)
 800b568:	2100      	movs	r1, #0
 800b56a:	4835      	ldr	r0, [pc, #212]	; (800b640 <WriteChar+0x25c>)
 800b56c:	f7f8 fa4e 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800b570:	4b31      	ldr	r3, [pc, #196]	; (800b638 <WriteChar+0x254>)
 800b572:	685b      	ldr	r3, [r3, #4]
 800b574:	019b      	lsls	r3, r3, #6
 800b576:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800b57a:	4b2f      	ldr	r3, [pc, #188]	; (800b638 <WriteChar+0x254>)
 800b57c:	685b      	ldr	r3, [r3, #4]
 800b57e:	085b      	lsrs	r3, r3, #1
 800b580:	035b      	lsls	r3, r3, #13
 800b582:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b586:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800b588:	4b2b      	ldr	r3, [pc, #172]	; (800b638 <WriteChar+0x254>)
 800b58a:	685b      	ldr	r3, [r3, #4]
 800b58c:	089b      	lsrs	r3, r3, #2
 800b58e:	031b      	lsls	r3, r3, #12
 800b590:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b594:	431a      	orrs	r2, r3
 800b596:	4b28      	ldr	r3, [pc, #160]	; (800b638 <WriteChar+0x254>)
 800b598:	685b      	ldr	r3, [r3, #4]
 800b59a:	08db      	lsrs	r3, r3, #3
 800b59c:	015b      	lsls	r3, r3, #5
 800b59e:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[1] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM1, LCD_DIGIT2_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	4a26      	ldr	r2, [pc, #152]	; (800b644 <WriteChar+0x260>)
 800b5aa:	2102      	movs	r1, #2
 800b5ac:	4824      	ldr	r0, [pc, #144]	; (800b640 <WriteChar+0x25c>)
 800b5ae:	f7f8 fa2d 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800b5b2:	4b21      	ldr	r3, [pc, #132]	; (800b638 <WriteChar+0x254>)
 800b5b4:	689b      	ldr	r3, [r3, #8]
 800b5b6:	019b      	lsls	r3, r3, #6
 800b5b8:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800b5bc:	4b1e      	ldr	r3, [pc, #120]	; (800b638 <WriteChar+0x254>)
 800b5be:	689b      	ldr	r3, [r3, #8]
 800b5c0:	085b      	lsrs	r3, r3, #1
 800b5c2:	035b      	lsls	r3, r3, #13
 800b5c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b5c8:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800b5ca:	4b1b      	ldr	r3, [pc, #108]	; (800b638 <WriteChar+0x254>)
 800b5cc:	689b      	ldr	r3, [r3, #8]
 800b5ce:	089b      	lsrs	r3, r3, #2
 800b5d0:	031b      	lsls	r3, r3, #12
 800b5d2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b5d6:	431a      	orrs	r2, r3
 800b5d8:	4b17      	ldr	r3, [pc, #92]	; (800b638 <WriteChar+0x254>)
 800b5da:	689b      	ldr	r3, [r3, #8]
 800b5dc:	08db      	lsrs	r3, r3, #3
 800b5de:	015b      	lsls	r3, r3, #5
 800b5e0:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[2] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM2, LCD_DIGIT2_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	4a16      	ldr	r2, [pc, #88]	; (800b644 <WriteChar+0x260>)
 800b5ec:	2104      	movs	r1, #4
 800b5ee:	4814      	ldr	r0, [pc, #80]	; (800b640 <WriteChar+0x25c>)
 800b5f0:	f7f8 fa0c 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800b5f4:	4b10      	ldr	r3, [pc, #64]	; (800b638 <WriteChar+0x254>)
 800b5f6:	68db      	ldr	r3, [r3, #12]
 800b5f8:	019b      	lsls	r3, r3, #6
 800b5fa:	f003 0240 	and.w	r2, r3, #64	; 0x40
 800b5fe:	4b0e      	ldr	r3, [pc, #56]	; (800b638 <WriteChar+0x254>)
 800b600:	68db      	ldr	r3, [r3, #12]
 800b602:	085b      	lsrs	r3, r3, #1
 800b604:	035b      	lsls	r3, r3, #13
 800b606:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800b60a:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG20_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG21_SHIFT);
 800b60c:	4b0a      	ldr	r3, [pc, #40]	; (800b638 <WriteChar+0x254>)
 800b60e:	68db      	ldr	r3, [r3, #12]
 800b610:	089b      	lsrs	r3, r3, #2
 800b612:	031b      	lsls	r3, r3, #12
 800b614:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800b618:	431a      	orrs	r2, r3
 800b61a:	4b07      	ldr	r3, [pc, #28]	; (800b638 <WriteChar+0x254>)
 800b61c:	68db      	ldr	r3, [r3, #12]
 800b61e:	08db      	lsrs	r3, r3, #3
 800b620:	015b      	lsls	r3, r3, #5
 800b622:	f003 0320 	and.w	r3, r3, #32
      data = ((Digit[3] & 0x1) << LCD_SEG2_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG3_SHIFT)
 800b626:	4313      	orrs	r3, r2
 800b628:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT2_COM3, LCD_DIGIT2_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	4a05      	ldr	r2, [pc, #20]	; (800b644 <WriteChar+0x260>)
 800b62e:	2106      	movs	r1, #6
 800b630:	4803      	ldr	r0, [pc, #12]	; (800b640 <WriteChar+0x25c>)
 800b632:	f7f8 f9eb 	bl	8003a0c <HAL_LCD_Write>
      break;
 800b636:	e24a      	b.n	800bace <WriteChar+0x6ea>
 800b638:	20000604 	.word	0x20000604
 800b63c:	ff3fffe7 	.word	0xff3fffe7
 800b640:	20000614 	.word	0x20000614
 800b644:	ffffcf9f 	.word	0xffffcf9f
    
    /* Position 3 on LCD (Digit3)*/
    case LCD_DIGIT_POSITION_3:
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800b648:	4b88      	ldr	r3, [pc, #544]	; (800b86c <WriteChar+0x488>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	03db      	lsls	r3, r3, #15
 800b64e:	b29a      	uxth	r2, r3
 800b650:	4b86      	ldr	r3, [pc, #536]	; (800b86c <WriteChar+0x488>)
 800b652:	681b      	ldr	r3, [r3, #0]
 800b654:	085b      	lsrs	r3, r3, #1
 800b656:	075b      	lsls	r3, r3, #29
 800b658:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b65c:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800b65e:	4b83      	ldr	r3, [pc, #524]	; (800b86c <WriteChar+0x488>)
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	089b      	lsrs	r3, r3, #2
 800b664:	071b      	lsls	r3, r3, #28
 800b666:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b66a:	431a      	orrs	r2, r3
 800b66c:	4b7f      	ldr	r3, [pc, #508]	; (800b86c <WriteChar+0x488>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	08db      	lsrs	r3, r3, #3
 800b672:	039b      	lsls	r3, r3, #14
 800b674:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[0] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800b678:	4313      	orrs	r3, r2
 800b67a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM0, LCD_DIGIT3_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	4a7c      	ldr	r2, [pc, #496]	; (800b870 <WriteChar+0x48c>)
 800b680:	2100      	movs	r1, #0
 800b682:	487c      	ldr	r0, [pc, #496]	; (800b874 <WriteChar+0x490>)
 800b684:	f7f8 f9c2 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800b688:	4b78      	ldr	r3, [pc, #480]	; (800b86c <WriteChar+0x488>)
 800b68a:	685b      	ldr	r3, [r3, #4]
 800b68c:	03db      	lsls	r3, r3, #15
 800b68e:	b29a      	uxth	r2, r3
 800b690:	4b76      	ldr	r3, [pc, #472]	; (800b86c <WriteChar+0x488>)
 800b692:	685b      	ldr	r3, [r3, #4]
 800b694:	085b      	lsrs	r3, r3, #1
 800b696:	075b      	lsls	r3, r3, #29
 800b698:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b69c:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800b69e:	4b73      	ldr	r3, [pc, #460]	; (800b86c <WriteChar+0x488>)
 800b6a0:	685b      	ldr	r3, [r3, #4]
 800b6a2:	089b      	lsrs	r3, r3, #2
 800b6a4:	071b      	lsls	r3, r3, #28
 800b6a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b6aa:	431a      	orrs	r2, r3
 800b6ac:	4b6f      	ldr	r3, [pc, #444]	; (800b86c <WriteChar+0x488>)
 800b6ae:	685b      	ldr	r3, [r3, #4]
 800b6b0:	08db      	lsrs	r3, r3, #3
 800b6b2:	039b      	lsls	r3, r3, #14
 800b6b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[1] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800b6b8:	4313      	orrs	r3, r2
 800b6ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM1, LCD_DIGIT3_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	4a6c      	ldr	r2, [pc, #432]	; (800b870 <WriteChar+0x48c>)
 800b6c0:	2102      	movs	r1, #2
 800b6c2:	486c      	ldr	r0, [pc, #432]	; (800b874 <WriteChar+0x490>)
 800b6c4:	f7f8 f9a2 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800b6c8:	4b68      	ldr	r3, [pc, #416]	; (800b86c <WriteChar+0x488>)
 800b6ca:	689b      	ldr	r3, [r3, #8]
 800b6cc:	03db      	lsls	r3, r3, #15
 800b6ce:	b29a      	uxth	r2, r3
 800b6d0:	4b66      	ldr	r3, [pc, #408]	; (800b86c <WriteChar+0x488>)
 800b6d2:	689b      	ldr	r3, [r3, #8]
 800b6d4:	085b      	lsrs	r3, r3, #1
 800b6d6:	075b      	lsls	r3, r3, #29
 800b6d8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b6dc:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800b6de:	4b63      	ldr	r3, [pc, #396]	; (800b86c <WriteChar+0x488>)
 800b6e0:	689b      	ldr	r3, [r3, #8]
 800b6e2:	089b      	lsrs	r3, r3, #2
 800b6e4:	071b      	lsls	r3, r3, #28
 800b6e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b6ea:	431a      	orrs	r2, r3
 800b6ec:	4b5f      	ldr	r3, [pc, #380]	; (800b86c <WriteChar+0x488>)
 800b6ee:	689b      	ldr	r3, [r3, #8]
 800b6f0:	08db      	lsrs	r3, r3, #3
 800b6f2:	039b      	lsls	r3, r3, #14
 800b6f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[2] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800b6f8:	4313      	orrs	r3, r2
 800b6fa:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM2, LCD_DIGIT3_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	4a5c      	ldr	r2, [pc, #368]	; (800b870 <WriteChar+0x48c>)
 800b700:	2104      	movs	r1, #4
 800b702:	485c      	ldr	r0, [pc, #368]	; (800b874 <WriteChar+0x490>)
 800b704:	f7f8 f982 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800b708:	4b58      	ldr	r3, [pc, #352]	; (800b86c <WriteChar+0x488>)
 800b70a:	68db      	ldr	r3, [r3, #12]
 800b70c:	03db      	lsls	r3, r3, #15
 800b70e:	b29a      	uxth	r2, r3
 800b710:	4b56      	ldr	r3, [pc, #344]	; (800b86c <WriteChar+0x488>)
 800b712:	68db      	ldr	r3, [r3, #12]
 800b714:	085b      	lsrs	r3, r3, #1
 800b716:	075b      	lsls	r3, r3, #29
 800b718:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b71c:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG18_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG19_SHIFT);
 800b71e:	4b53      	ldr	r3, [pc, #332]	; (800b86c <WriteChar+0x488>)
 800b720:	68db      	ldr	r3, [r3, #12]
 800b722:	089b      	lsrs	r3, r3, #2
 800b724:	071b      	lsls	r3, r3, #28
 800b726:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b72a:	431a      	orrs	r2, r3
 800b72c:	4b4f      	ldr	r3, [pc, #316]	; (800b86c <WriteChar+0x488>)
 800b72e:	68db      	ldr	r3, [r3, #12]
 800b730:	08db      	lsrs	r3, r3, #3
 800b732:	039b      	lsls	r3, r3, #14
 800b734:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
      data = ((Digit[3] & 0x1) << LCD_SEG4_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG5_SHIFT)
 800b738:	4313      	orrs	r3, r2
 800b73a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT3_COM3, LCD_DIGIT3_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	4a4c      	ldr	r2, [pc, #304]	; (800b870 <WriteChar+0x48c>)
 800b740:	2106      	movs	r1, #6
 800b742:	484c      	ldr	r0, [pc, #304]	; (800b874 <WriteChar+0x490>)
 800b744:	f7f8 f962 	bl	8003a0c <HAL_LCD_Write>
      break;
 800b748:	e1c1      	b.n	800bace <WriteChar+0x6ea>
    
    /* Position 4 on LCD (Digit4)*/
    case LCD_DIGIT_POSITION_4:
      data = ((Digit[0] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800b74a:	4b48      	ldr	r3, [pc, #288]	; (800b86c <WriteChar+0x488>)
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	07da      	lsls	r2, r3, #31
 800b750:	4b46      	ldr	r3, [pc, #280]	; (800b86c <WriteChar+0x488>)
 800b752:	681b      	ldr	r3, [r3, #0]
 800b754:	08db      	lsrs	r3, r3, #3
 800b756:	079b      	lsls	r3, r3, #30
 800b758:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b75c:	4313      	orrs	r3, r2
 800b75e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0, LCD_DIGIT4_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800b760:	68fb      	ldr	r3, [r7, #12]
 800b762:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800b766:	2100      	movs	r1, #0
 800b768:	4842      	ldr	r0, [pc, #264]	; (800b874 <WriteChar+0x490>)
 800b76a:	f7f8 f94f 	bl	8003a0c <HAL_LCD_Write>
      
      data = (((Digit[0] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800b76e:	4b3f      	ldr	r3, [pc, #252]	; (800b86c <WriteChar+0x488>)
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	f003 0202 	and.w	r2, r3, #2
 800b776:	4b3d      	ldr	r3, [pc, #244]	; (800b86c <WriteChar+0x488>)
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	089b      	lsrs	r3, r3, #2
 800b77c:	f003 0301 	and.w	r3, r3, #1
 800b780:	4313      	orrs	r3, r2
 800b782:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM0_1, LCD_DIGIT4_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	f06f 0203 	mvn.w	r2, #3
 800b78a:	2101      	movs	r1, #1
 800b78c:	4839      	ldr	r0, [pc, #228]	; (800b874 <WriteChar+0x490>)
 800b78e:	f7f8 f93d 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800b792:	4b36      	ldr	r3, [pc, #216]	; (800b86c <WriteChar+0x488>)
 800b794:	685b      	ldr	r3, [r3, #4]
 800b796:	07da      	lsls	r2, r3, #31
 800b798:	4b34      	ldr	r3, [pc, #208]	; (800b86c <WriteChar+0x488>)
 800b79a:	685b      	ldr	r3, [r3, #4]
 800b79c:	08db      	lsrs	r3, r3, #3
 800b79e:	079b      	lsls	r3, r3, #30
 800b7a0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b7a4:	4313      	orrs	r3, r2
 800b7a6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1, LCD_DIGIT4_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800b7a8:	68fb      	ldr	r3, [r7, #12]
 800b7aa:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800b7ae:	2102      	movs	r1, #2
 800b7b0:	4830      	ldr	r0, [pc, #192]	; (800b874 <WriteChar+0x490>)
 800b7b2:	f7f8 f92b 	bl	8003a0c <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800b7b6:	4b2d      	ldr	r3, [pc, #180]	; (800b86c <WriteChar+0x488>)
 800b7b8:	685b      	ldr	r3, [r3, #4]
 800b7ba:	f003 0202 	and.w	r2, r3, #2
 800b7be:	4b2b      	ldr	r3, [pc, #172]	; (800b86c <WriteChar+0x488>)
 800b7c0:	685b      	ldr	r3, [r3, #4]
 800b7c2:	089b      	lsrs	r3, r3, #2
 800b7c4:	f003 0301 	and.w	r3, r3, #1
 800b7c8:	4313      	orrs	r3, r2
 800b7ca:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM1_1, LCD_DIGIT4_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	f06f 0203 	mvn.w	r2, #3
 800b7d2:	2103      	movs	r1, #3
 800b7d4:	4827      	ldr	r0, [pc, #156]	; (800b874 <WriteChar+0x490>)
 800b7d6:	f7f8 f919 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800b7da:	4b24      	ldr	r3, [pc, #144]	; (800b86c <WriteChar+0x488>)
 800b7dc:	689b      	ldr	r3, [r3, #8]
 800b7de:	07da      	lsls	r2, r3, #31
 800b7e0:	4b22      	ldr	r3, [pc, #136]	; (800b86c <WriteChar+0x488>)
 800b7e2:	689b      	ldr	r3, [r3, #8]
 800b7e4:	08db      	lsrs	r3, r3, #3
 800b7e6:	079b      	lsls	r3, r3, #30
 800b7e8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b7ec:	4313      	orrs	r3, r2
 800b7ee:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2, LCD_DIGIT4_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800b7f0:	68fb      	ldr	r3, [r7, #12]
 800b7f2:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800b7f6:	2104      	movs	r1, #4
 800b7f8:	481e      	ldr	r0, [pc, #120]	; (800b874 <WriteChar+0x490>)
 800b7fa:	f7f8 f907 	bl	8003a0c <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800b7fe:	4b1b      	ldr	r3, [pc, #108]	; (800b86c <WriteChar+0x488>)
 800b800:	689b      	ldr	r3, [r3, #8]
 800b802:	f003 0202 	and.w	r2, r3, #2
 800b806:	4b19      	ldr	r3, [pc, #100]	; (800b86c <WriteChar+0x488>)
 800b808:	689b      	ldr	r3, [r3, #8]
 800b80a:	089b      	lsrs	r3, r3, #2
 800b80c:	f003 0301 	and.w	r3, r3, #1
 800b810:	4313      	orrs	r3, r2
 800b812:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM2_1, LCD_DIGIT4_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	f06f 0203 	mvn.w	r2, #3
 800b81a:	2105      	movs	r1, #5
 800b81c:	4815      	ldr	r0, [pc, #84]	; (800b874 <WriteChar+0x490>)
 800b81e:	f7f8 f8f5 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG6_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG17_SHIFT);
 800b822:	4b12      	ldr	r3, [pc, #72]	; (800b86c <WriteChar+0x488>)
 800b824:	68db      	ldr	r3, [r3, #12]
 800b826:	07da      	lsls	r2, r3, #31
 800b828:	4b10      	ldr	r3, [pc, #64]	; (800b86c <WriteChar+0x488>)
 800b82a:	68db      	ldr	r3, [r3, #12]
 800b82c:	08db      	lsrs	r3, r3, #3
 800b82e:	079b      	lsls	r3, r3, #30
 800b830:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800b834:	4313      	orrs	r3, r2
 800b836:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3, LCD_DIGIT4_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 800b83e:	2106      	movs	r1, #6
 800b840:	480c      	ldr	r0, [pc, #48]	; (800b874 <WriteChar+0x490>)
 800b842:	f7f8 f8e3 	bl	8003a0c <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG7_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG16_SHIFT);
 800b846:	4b09      	ldr	r3, [pc, #36]	; (800b86c <WriteChar+0x488>)
 800b848:	68db      	ldr	r3, [r3, #12]
 800b84a:	f003 0202 	and.w	r2, r3, #2
 800b84e:	4b07      	ldr	r3, [pc, #28]	; (800b86c <WriteChar+0x488>)
 800b850:	68db      	ldr	r3, [r3, #12]
 800b852:	089b      	lsrs	r3, r3, #2
 800b854:	f003 0301 	and.w	r3, r3, #1
 800b858:	4313      	orrs	r3, r2
 800b85a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT4_COM3_1, LCD_DIGIT4_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	f06f 0203 	mvn.w	r2, #3
 800b862:	2107      	movs	r1, #7
 800b864:	4803      	ldr	r0, [pc, #12]	; (800b874 <WriteChar+0x490>)
 800b866:	f7f8 f8d1 	bl	8003a0c <HAL_LCD_Write>
      break;
 800b86a:	e130      	b.n	800bace <WriteChar+0x6ea>
 800b86c:	20000604 	.word	0x20000604
 800b870:	cfff3fff 	.word	0xcfff3fff
 800b874:	20000614 	.word	0x20000614
    
    /* Position 5 on LCD (Digit5)*/
    case LCD_DIGIT_POSITION_5:
       data = (((Digit[0] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[0] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800b878:	4b97      	ldr	r3, [pc, #604]	; (800bad8 <WriteChar+0x6f4>)
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	085b      	lsrs	r3, r3, #1
 800b87e:	065b      	lsls	r3, r3, #25
 800b880:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800b884:	4b94      	ldr	r3, [pc, #592]	; (800bad8 <WriteChar+0x6f4>)
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	089b      	lsrs	r3, r3, #2
 800b88a:	061b      	lsls	r3, r3, #24
 800b88c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b890:	4313      	orrs	r3, r2
 800b892:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0, LCD_DIGIT5_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800b89a:	2100      	movs	r1, #0
 800b89c:	488f      	ldr	r0, [pc, #572]	; (800badc <WriteChar+0x6f8>)
 800b89e:	f7f8 f8b5 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[0] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800b8a2:	4b8d      	ldr	r3, [pc, #564]	; (800bad8 <WriteChar+0x6f4>)
 800b8a4:	681b      	ldr	r3, [r3, #0]
 800b8a6:	00db      	lsls	r3, r3, #3
 800b8a8:	f003 0208 	and.w	r2, r3, #8
 800b8ac:	4b8a      	ldr	r3, [pc, #552]	; (800bad8 <WriteChar+0x6f4>)
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	08db      	lsrs	r3, r3, #3
 800b8b2:	009b      	lsls	r3, r3, #2
 800b8b4:	f003 0304 	and.w	r3, r3, #4
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM0_1, LCD_DIGIT5_COM0_1_SEG_MASK, data); /* 1G 1B 1M 1E */
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f06f 020c 	mvn.w	r2, #12
 800b8c2:	2101      	movs	r1, #1
 800b8c4:	4885      	ldr	r0, [pc, #532]	; (800badc <WriteChar+0x6f8>)
 800b8c6:	f7f8 f8a1 	bl	8003a0c <HAL_LCD_Write>
      
      data = (((Digit[1] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[1] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800b8ca:	4b83      	ldr	r3, [pc, #524]	; (800bad8 <WriteChar+0x6f4>)
 800b8cc:	685b      	ldr	r3, [r3, #4]
 800b8ce:	085b      	lsrs	r3, r3, #1
 800b8d0:	065b      	lsls	r3, r3, #25
 800b8d2:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800b8d6:	4b80      	ldr	r3, [pc, #512]	; (800bad8 <WriteChar+0x6f4>)
 800b8d8:	685b      	ldr	r3, [r3, #4]
 800b8da:	089b      	lsrs	r3, r3, #2
 800b8dc:	061b      	lsls	r3, r3, #24
 800b8de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b8e2:	4313      	orrs	r3, r2
 800b8e4:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1, LCD_DIGIT5_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800b8ec:	2102      	movs	r1, #2
 800b8ee:	487b      	ldr	r0, [pc, #492]	; (800badc <WriteChar+0x6f8>)
 800b8f0:	f7f8 f88c 	bl	8003a0c <HAL_LCD_Write>
      
       data = ((Digit[1] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800b8f4:	4b78      	ldr	r3, [pc, #480]	; (800bad8 <WriteChar+0x6f4>)
 800b8f6:	685b      	ldr	r3, [r3, #4]
 800b8f8:	00db      	lsls	r3, r3, #3
 800b8fa:	f003 0208 	and.w	r2, r3, #8
 800b8fe:	4b76      	ldr	r3, [pc, #472]	; (800bad8 <WriteChar+0x6f4>)
 800b900:	685b      	ldr	r3, [r3, #4]
 800b902:	08db      	lsrs	r3, r3, #3
 800b904:	009b      	lsls	r3, r3, #2
 800b906:	f003 0304 	and.w	r3, r3, #4
 800b90a:	4313      	orrs	r3, r2
 800b90c:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM1_1, LCD_DIGIT5_COM1_1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	f06f 020c 	mvn.w	r2, #12
 800b914:	2103      	movs	r1, #3
 800b916:	4871      	ldr	r0, [pc, #452]	; (800badc <WriteChar+0x6f8>)
 800b918:	f7f8 f878 	bl	8003a0c <HAL_LCD_Write>
      
      data = (((Digit[2] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[2] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800b91c:	4b6e      	ldr	r3, [pc, #440]	; (800bad8 <WriteChar+0x6f4>)
 800b91e:	689b      	ldr	r3, [r3, #8]
 800b920:	085b      	lsrs	r3, r3, #1
 800b922:	065b      	lsls	r3, r3, #25
 800b924:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800b928:	4b6b      	ldr	r3, [pc, #428]	; (800bad8 <WriteChar+0x6f4>)
 800b92a:	689b      	ldr	r3, [r3, #8]
 800b92c:	089b      	lsrs	r3, r3, #2
 800b92e:	061b      	lsls	r3, r3, #24
 800b930:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b934:	4313      	orrs	r3, r2
 800b936:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2, LCD_DIGIT5_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800b938:	68fb      	ldr	r3, [r7, #12]
 800b93a:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800b93e:	2104      	movs	r1, #4
 800b940:	4866      	ldr	r0, [pc, #408]	; (800badc <WriteChar+0x6f8>)
 800b942:	f7f8 f863 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800b946:	4b64      	ldr	r3, [pc, #400]	; (800bad8 <WriteChar+0x6f4>)
 800b948:	689b      	ldr	r3, [r3, #8]
 800b94a:	00db      	lsls	r3, r3, #3
 800b94c:	f003 0208 	and.w	r2, r3, #8
 800b950:	4b61      	ldr	r3, [pc, #388]	; (800bad8 <WriteChar+0x6f4>)
 800b952:	689b      	ldr	r3, [r3, #8]
 800b954:	08db      	lsrs	r3, r3, #3
 800b956:	009b      	lsls	r3, r3, #2
 800b958:	f003 0304 	and.w	r3, r3, #4
 800b95c:	4313      	orrs	r3, r2
 800b95e:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM2_1, LCD_DIGIT5_COM2_1_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	f06f 020c 	mvn.w	r2, #12
 800b966:	2105      	movs	r1, #5
 800b968:	485c      	ldr	r0, [pc, #368]	; (800badc <WriteChar+0x6f8>)
 800b96a:	f7f8 f84f 	bl	8003a0c <HAL_LCD_Write>
      
      data = (((Digit[3] & 0x2) >> 1) << LCD_SEG9_SHIFT) | (((Digit[3] & 0x4) >> 2) << LCD_SEG14_SHIFT);
 800b96e:	4b5a      	ldr	r3, [pc, #360]	; (800bad8 <WriteChar+0x6f4>)
 800b970:	68db      	ldr	r3, [r3, #12]
 800b972:	085b      	lsrs	r3, r3, #1
 800b974:	065b      	lsls	r3, r3, #25
 800b976:	f003 7200 	and.w	r2, r3, #33554432	; 0x2000000
 800b97a:	4b57      	ldr	r3, [pc, #348]	; (800bad8 <WriteChar+0x6f4>)
 800b97c:	68db      	ldr	r3, [r3, #12]
 800b97e:	089b      	lsrs	r3, r3, #2
 800b980:	061b      	lsls	r3, r3, #24
 800b982:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b986:	4313      	orrs	r3, r2
 800b988:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3, LCD_DIGIT5_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800b98a:	68fb      	ldr	r3, [r7, #12]
 800b98c:	f06f 7240 	mvn.w	r2, #50331648	; 0x3000000
 800b990:	2106      	movs	r1, #6
 800b992:	4852      	ldr	r0, [pc, #328]	; (800badc <WriteChar+0x6f8>)
 800b994:	f7f8 f83a 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG8_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG15_SHIFT);
 800b998:	4b4f      	ldr	r3, [pc, #316]	; (800bad8 <WriteChar+0x6f4>)
 800b99a:	68db      	ldr	r3, [r3, #12]
 800b99c:	00db      	lsls	r3, r3, #3
 800b99e:	f003 0208 	and.w	r2, r3, #8
 800b9a2:	4b4d      	ldr	r3, [pc, #308]	; (800bad8 <WriteChar+0x6f4>)
 800b9a4:	68db      	ldr	r3, [r3, #12]
 800b9a6:	08db      	lsrs	r3, r3, #3
 800b9a8:	009b      	lsls	r3, r3, #2
 800b9aa:	f003 0304 	and.w	r3, r3, #4
 800b9ae:	4313      	orrs	r3, r2
 800b9b0:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT5_COM3_1, LCD_DIGIT5_COM3_1_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	f06f 020c 	mvn.w	r2, #12
 800b9b8:	2107      	movs	r1, #7
 800b9ba:	4848      	ldr	r0, [pc, #288]	; (800badc <WriteChar+0x6f8>)
 800b9bc:	f7f8 f826 	bl	8003a0c <HAL_LCD_Write>
      break;
 800b9c0:	e085      	b.n	800bace <WriteChar+0x6ea>
    
    /* Position 6 on LCD (Digit6)*/
    case LCD_DIGIT_POSITION_6:
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800b9c2:	4b45      	ldr	r3, [pc, #276]	; (800bad8 <WriteChar+0x6f4>)
 800b9c4:	681b      	ldr	r3, [r3, #0]
 800b9c6:	045b      	lsls	r3, r3, #17
 800b9c8:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800b9cc:	4b42      	ldr	r3, [pc, #264]	; (800bad8 <WriteChar+0x6f4>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	085b      	lsrs	r3, r3, #1
 800b9d2:	021b      	lsls	r3, r3, #8
 800b9d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9d8:	431a      	orrs	r2, r3
          | (((Digit[0] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[0] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800b9da:	4b3f      	ldr	r3, [pc, #252]	; (800bad8 <WriteChar+0x6f4>)
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	089b      	lsrs	r3, r3, #2
 800b9e0:	025b      	lsls	r3, r3, #9
 800b9e2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b9e6:	431a      	orrs	r2, r3
 800b9e8:	4b3b      	ldr	r3, [pc, #236]	; (800bad8 <WriteChar+0x6f4>)
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	08db      	lsrs	r3, r3, #3
 800b9ee:	069b      	lsls	r3, r3, #26
 800b9f0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[0] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[0] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800b9f4:	4313      	orrs	r3, r2
 800b9f6:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM0, LCD_DIGIT6_COM0_SEG_MASK, data); /* 1G 1B 1M 1E */
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	4a39      	ldr	r2, [pc, #228]	; (800bae0 <WriteChar+0x6fc>)
 800b9fc:	2100      	movs	r1, #0
 800b9fe:	4837      	ldr	r0, [pc, #220]	; (800badc <WriteChar+0x6f8>)
 800ba00:	f7f8 f804 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800ba04:	4b34      	ldr	r3, [pc, #208]	; (800bad8 <WriteChar+0x6f4>)
 800ba06:	685b      	ldr	r3, [r3, #4]
 800ba08:	045b      	lsls	r3, r3, #17
 800ba0a:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800ba0e:	4b32      	ldr	r3, [pc, #200]	; (800bad8 <WriteChar+0x6f4>)
 800ba10:	685b      	ldr	r3, [r3, #4]
 800ba12:	085b      	lsrs	r3, r3, #1
 800ba14:	021b      	lsls	r3, r3, #8
 800ba16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba1a:	431a      	orrs	r2, r3
          | (((Digit[1] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[1] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800ba1c:	4b2e      	ldr	r3, [pc, #184]	; (800bad8 <WriteChar+0x6f4>)
 800ba1e:	685b      	ldr	r3, [r3, #4]
 800ba20:	089b      	lsrs	r3, r3, #2
 800ba22:	025b      	lsls	r3, r3, #9
 800ba24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ba28:	431a      	orrs	r2, r3
 800ba2a:	4b2b      	ldr	r3, [pc, #172]	; (800bad8 <WriteChar+0x6f4>)
 800ba2c:	685b      	ldr	r3, [r3, #4]
 800ba2e:	08db      	lsrs	r3, r3, #3
 800ba30:	069b      	lsls	r3, r3, #26
 800ba32:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[1] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[1] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800ba36:	4313      	orrs	r3, r2
 800ba38:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM1, LCD_DIGIT6_COM1_SEG_MASK, data) ; /* 1F 1A 1C 1D  */
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	4a28      	ldr	r2, [pc, #160]	; (800bae0 <WriteChar+0x6fc>)
 800ba3e:	2102      	movs	r1, #2
 800ba40:	4826      	ldr	r0, [pc, #152]	; (800badc <WriteChar+0x6f8>)
 800ba42:	f7f7 ffe3 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800ba46:	4b24      	ldr	r3, [pc, #144]	; (800bad8 <WriteChar+0x6f4>)
 800ba48:	689b      	ldr	r3, [r3, #8]
 800ba4a:	045b      	lsls	r3, r3, #17
 800ba4c:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800ba50:	4b21      	ldr	r3, [pc, #132]	; (800bad8 <WriteChar+0x6f4>)
 800ba52:	689b      	ldr	r3, [r3, #8]
 800ba54:	085b      	lsrs	r3, r3, #1
 800ba56:	021b      	lsls	r3, r3, #8
 800ba58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba5c:	431a      	orrs	r2, r3
          | (((Digit[2] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[2] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800ba5e:	4b1e      	ldr	r3, [pc, #120]	; (800bad8 <WriteChar+0x6f4>)
 800ba60:	689b      	ldr	r3, [r3, #8]
 800ba62:	089b      	lsrs	r3, r3, #2
 800ba64:	025b      	lsls	r3, r3, #9
 800ba66:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ba6a:	431a      	orrs	r2, r3
 800ba6c:	4b1a      	ldr	r3, [pc, #104]	; (800bad8 <WriteChar+0x6f4>)
 800ba6e:	689b      	ldr	r3, [r3, #8]
 800ba70:	08db      	lsrs	r3, r3, #3
 800ba72:	069b      	lsls	r3, r3, #26
 800ba74:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[2] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[2] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800ba78:	4313      	orrs	r3, r2
 800ba7a:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM2, LCD_DIGIT6_COM2_SEG_MASK, data) ; /* 1Q 1K 1Col 1P  */
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	4a18      	ldr	r2, [pc, #96]	; (800bae0 <WriteChar+0x6fc>)
 800ba80:	2104      	movs	r1, #4
 800ba82:	4816      	ldr	r0, [pc, #88]	; (800badc <WriteChar+0x6f8>)
 800ba84:	f7f7 ffc2 	bl	8003a0c <HAL_LCD_Write>
      
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800ba88:	4b13      	ldr	r3, [pc, #76]	; (800bad8 <WriteChar+0x6f4>)
 800ba8a:	68db      	ldr	r3, [r3, #12]
 800ba8c:	045b      	lsls	r3, r3, #17
 800ba8e:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 800ba92:	4b11      	ldr	r3, [pc, #68]	; (800bad8 <WriteChar+0x6f4>)
 800ba94:	68db      	ldr	r3, [r3, #12]
 800ba96:	085b      	lsrs	r3, r3, #1
 800ba98:	021b      	lsls	r3, r3, #8
 800ba9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ba9e:	431a      	orrs	r2, r3
          | (((Digit[3] & 0x4) >> 2) << LCD_SEG12_SHIFT) | (((Digit[3] & 0x8) >> 3) << LCD_SEG13_SHIFT);
 800baa0:	4b0d      	ldr	r3, [pc, #52]	; (800bad8 <WriteChar+0x6f4>)
 800baa2:	68db      	ldr	r3, [r3, #12]
 800baa4:	089b      	lsrs	r3, r3, #2
 800baa6:	025b      	lsls	r3, r3, #9
 800baa8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800baac:	431a      	orrs	r2, r3
 800baae:	4b0a      	ldr	r3, [pc, #40]	; (800bad8 <WriteChar+0x6f4>)
 800bab0:	68db      	ldr	r3, [r3, #12]
 800bab2:	08db      	lsrs	r3, r3, #3
 800bab4:	069b      	lsls	r3, r3, #26
 800bab6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
      data = ((Digit[3] & 0x1) << LCD_SEG10_SHIFT) | (((Digit[3] & 0x2) >> 1) << LCD_SEG11_SHIFT)
 800baba:	4313      	orrs	r3, r2
 800babc:	60fb      	str	r3, [r7, #12]
      HAL_LCD_Write(&LCDHandle, LCD_DIGIT6_COM3, LCD_DIGIT6_COM3_SEG_MASK, data) ; /* 1H 1J 1DP 1N  */
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	4a07      	ldr	r2, [pc, #28]	; (800bae0 <WriteChar+0x6fc>)
 800bac2:	2106      	movs	r1, #6
 800bac4:	4805      	ldr	r0, [pc, #20]	; (800badc <WriteChar+0x6f8>)
 800bac6:	f7f7 ffa1 	bl	8003a0c <HAL_LCD_Write>
      break;
 800baca:	e000      	b.n	800bace <WriteChar+0x6ea>
    
     default:
      break;
 800bacc:	bf00      	nop
  }
}
 800bace:	bf00      	nop
 800bad0:	3710      	adds	r7, #16
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd80      	pop	{r7, pc}
 800bad6:	bf00      	nop
 800bad8:	20000604 	.word	0x20000604
 800badc:	20000614 	.word	0x20000614
 800bae0:	fbfdfcff 	.word	0xfbfdfcff

0800bae4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800bae4:	b480      	push	{r7}
 800bae6:	b083      	sub	sp, #12
 800bae8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800baea:	4b0f      	ldr	r3, [pc, #60]	; (800bb28 <HAL_MspInit+0x44>)
 800baec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800baee:	4a0e      	ldr	r2, [pc, #56]	; (800bb28 <HAL_MspInit+0x44>)
 800baf0:	f043 0301 	orr.w	r3, r3, #1
 800baf4:	6613      	str	r3, [r2, #96]	; 0x60
 800baf6:	4b0c      	ldr	r3, [pc, #48]	; (800bb28 <HAL_MspInit+0x44>)
 800baf8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bafa:	f003 0301 	and.w	r3, r3, #1
 800bafe:	607b      	str	r3, [r7, #4]
 800bb00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800bb02:	4b09      	ldr	r3, [pc, #36]	; (800bb28 <HAL_MspInit+0x44>)
 800bb04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb06:	4a08      	ldr	r2, [pc, #32]	; (800bb28 <HAL_MspInit+0x44>)
 800bb08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bb0c:	6593      	str	r3, [r2, #88]	; 0x58
 800bb0e:	4b06      	ldr	r3, [pc, #24]	; (800bb28 <HAL_MspInit+0x44>)
 800bb10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bb12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb16:	603b      	str	r3, [r7, #0]
 800bb18:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800bb1a:	bf00      	nop
 800bb1c:	370c      	adds	r7, #12
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb24:	4770      	bx	lr
 800bb26:	bf00      	nop
 800bb28:	40021000 	.word	0x40021000

0800bb2c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b08c      	sub	sp, #48	; 0x30
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bb34:	f107 031c 	add.w	r3, r7, #28
 800bb38:	2200      	movs	r2, #0
 800bb3a:	601a      	str	r2, [r3, #0]
 800bb3c:	605a      	str	r2, [r3, #4]
 800bb3e:	609a      	str	r2, [r3, #8]
 800bb40:	60da      	str	r2, [r3, #12]
 800bb42:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	4a34      	ldr	r2, [pc, #208]	; (800bc1c <HAL_ADC_MspInit+0xf0>)
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	d12e      	bne.n	800bbac <HAL_ADC_MspInit+0x80>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 800bb4e:	4b34      	ldr	r3, [pc, #208]	; (800bc20 <HAL_ADC_MspInit+0xf4>)
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	3301      	adds	r3, #1
 800bb54:	4a32      	ldr	r2, [pc, #200]	; (800bc20 <HAL_ADC_MspInit+0xf4>)
 800bb56:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800bb58:	4b31      	ldr	r3, [pc, #196]	; (800bc20 <HAL_ADC_MspInit+0xf4>)
 800bb5a:	681b      	ldr	r3, [r3, #0]
 800bb5c:	2b01      	cmp	r3, #1
 800bb5e:	d10b      	bne.n	800bb78 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 800bb60:	4b30      	ldr	r3, [pc, #192]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bb62:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb64:	4a2f      	ldr	r2, [pc, #188]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bb66:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bb6a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bb6c:	4b2d      	ldr	r3, [pc, #180]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bb6e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb70:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bb74:	61bb      	str	r3, [r7, #24]
 800bb76:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bb78:	4b2a      	ldr	r3, [pc, #168]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bb7a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb7c:	4a29      	ldr	r2, [pc, #164]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bb7e:	f043 0301 	orr.w	r3, r3, #1
 800bb82:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bb84:	4b27      	ldr	r3, [pc, #156]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bb86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bb88:	f003 0301 	and.w	r3, r3, #1
 800bb8c:	617b      	str	r3, [r7, #20]
 800bb8e:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800bb90:	2304      	movs	r3, #4
 800bb92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800bb94:	230b      	movs	r3, #11
 800bb96:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb98:	2300      	movs	r3, #0
 800bb9a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bb9c:	f107 031c 	add.w	r3, r7, #28
 800bba0:	4619      	mov	r1, r3
 800bba2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bba6:	f7f6 ff3f 	bl	8002a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 800bbaa:	e032      	b.n	800bc12 <HAL_ADC_MspInit+0xe6>
  else if(hadc->Instance==ADC2)
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	4a1d      	ldr	r2, [pc, #116]	; (800bc28 <HAL_ADC_MspInit+0xfc>)
 800bbb2:	4293      	cmp	r3, r2
 800bbb4:	d12d      	bne.n	800bc12 <HAL_ADC_MspInit+0xe6>
    HAL_RCC_ADC_CLK_ENABLED++;
 800bbb6:	4b1a      	ldr	r3, [pc, #104]	; (800bc20 <HAL_ADC_MspInit+0xf4>)
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	3301      	adds	r3, #1
 800bbbc:	4a18      	ldr	r2, [pc, #96]	; (800bc20 <HAL_ADC_MspInit+0xf4>)
 800bbbe:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 800bbc0:	4b17      	ldr	r3, [pc, #92]	; (800bc20 <HAL_ADC_MspInit+0xf4>)
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	2b01      	cmp	r3, #1
 800bbc6:	d10b      	bne.n	800bbe0 <HAL_ADC_MspInit+0xb4>
      __HAL_RCC_ADC_CLK_ENABLE();
 800bbc8:	4b16      	ldr	r3, [pc, #88]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bbca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbcc:	4a15      	ldr	r2, [pc, #84]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bbce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800bbd2:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bbd4:	4b13      	ldr	r3, [pc, #76]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bbd6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbd8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bbdc:	613b      	str	r3, [r7, #16]
 800bbde:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bbe0:	4b10      	ldr	r3, [pc, #64]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bbe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbe4:	4a0f      	ldr	r2, [pc, #60]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bbe6:	f043 0301 	orr.w	r3, r3, #1
 800bbea:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bbec:	4b0d      	ldr	r3, [pc, #52]	; (800bc24 <HAL_ADC_MspInit+0xf8>)
 800bbee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bbf0:	f003 0301 	and.w	r3, r3, #1
 800bbf4:	60fb      	str	r3, [r7, #12]
 800bbf6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800bbf8:	2320      	movs	r3, #32
 800bbfa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800bbfc:	230b      	movs	r3, #11
 800bbfe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bc00:	2300      	movs	r3, #0
 800bc02:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bc04:	f107 031c 	add.w	r3, r7, #28
 800bc08:	4619      	mov	r1, r3
 800bc0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bc0e:	f7f6 ff0b 	bl	8002a28 <HAL_GPIO_Init>
}
 800bc12:	bf00      	nop
 800bc14:	3730      	adds	r7, #48	; 0x30
 800bc16:	46bd      	mov	sp, r7
 800bc18:	bd80      	pop	{r7, pc}
 800bc1a:	bf00      	nop
 800bc1c:	50040000 	.word	0x50040000
 800bc20:	20000258 	.word	0x20000258
 800bc24:	40021000 	.word	0x40021000
 800bc28:	50040100 	.word	0x50040100

0800bc2c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800bc2c:	b580      	push	{r7, lr}
 800bc2e:	b08a      	sub	sp, #40	; 0x28
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc34:	f107 0314 	add.w	r3, r7, #20
 800bc38:	2200      	movs	r2, #0
 800bc3a:	601a      	str	r2, [r3, #0]
 800bc3c:	605a      	str	r2, [r3, #4]
 800bc3e:	609a      	str	r2, [r3, #8]
 800bc40:	60da      	str	r2, [r3, #12]
 800bc42:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	4a17      	ldr	r2, [pc, #92]	; (800bca8 <HAL_I2C_MspInit+0x7c>)
 800bc4a:	4293      	cmp	r3, r2
 800bc4c:	d127      	bne.n	800bc9e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800bc4e:	4b17      	ldr	r3, [pc, #92]	; (800bcac <HAL_I2C_MspInit+0x80>)
 800bc50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc52:	4a16      	ldr	r2, [pc, #88]	; (800bcac <HAL_I2C_MspInit+0x80>)
 800bc54:	f043 0302 	orr.w	r3, r3, #2
 800bc58:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bc5a:	4b14      	ldr	r3, [pc, #80]	; (800bcac <HAL_I2C_MspInit+0x80>)
 800bc5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc5e:	f003 0302 	and.w	r3, r3, #2
 800bc62:	613b      	str	r3, [r7, #16]
 800bc64:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800bc66:	23c0      	movs	r3, #192	; 0xc0
 800bc68:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800bc6a:	2312      	movs	r3, #18
 800bc6c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800bc6e:	2301      	movs	r3, #1
 800bc70:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bc72:	2303      	movs	r3, #3
 800bc74:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800bc76:	2304      	movs	r3, #4
 800bc78:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800bc7a:	f107 0314 	add.w	r3, r7, #20
 800bc7e:	4619      	mov	r1, r3
 800bc80:	480b      	ldr	r0, [pc, #44]	; (800bcb0 <HAL_I2C_MspInit+0x84>)
 800bc82:	f7f6 fed1 	bl	8002a28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800bc86:	4b09      	ldr	r3, [pc, #36]	; (800bcac <HAL_I2C_MspInit+0x80>)
 800bc88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc8a:	4a08      	ldr	r2, [pc, #32]	; (800bcac <HAL_I2C_MspInit+0x80>)
 800bc8c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800bc90:	6593      	str	r3, [r2, #88]	; 0x58
 800bc92:	4b06      	ldr	r3, [pc, #24]	; (800bcac <HAL_I2C_MspInit+0x80>)
 800bc94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bc96:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800bc9a:	60fb      	str	r3, [r7, #12]
 800bc9c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800bc9e:	bf00      	nop
 800bca0:	3728      	adds	r7, #40	; 0x28
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}
 800bca6:	bf00      	nop
 800bca8:	40005400 	.word	0x40005400
 800bcac:	40021000 	.word	0x40021000
 800bcb0:	48000400 	.word	0x48000400

0800bcb4 <HAL_LCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hlcd: LCD handle pointer
* @retval None
*/
void HAL_LCD_MspInit(LCD_HandleTypeDef* hlcd)
{
 800bcb4:	b580      	push	{r7, lr}
 800bcb6:	b08a      	sub	sp, #40	; 0x28
 800bcb8:	af00      	add	r7, sp, #0
 800bcba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bcbc:	f107 0314 	add.w	r3, r7, #20
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	601a      	str	r2, [r3, #0]
 800bcc4:	605a      	str	r2, [r3, #4]
 800bcc6:	609a      	str	r2, [r3, #8]
 800bcc8:	60da      	str	r2, [r3, #12]
 800bcca:	611a      	str	r2, [r3, #16]
  if(hlcd->Instance==LCD)
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	681b      	ldr	r3, [r3, #0]
 800bcd0:	4a26      	ldr	r2, [pc, #152]	; (800bd6c <HAL_LCD_MspInit+0xb8>)
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d145      	bne.n	800bd62 <HAL_LCD_MspInit+0xae>
  {
  /* USER CODE BEGIN LCD_MspInit 0 */

  /* USER CODE END LCD_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LCD_CLK_ENABLE();
 800bcd6:	4b26      	ldr	r3, [pc, #152]	; (800bd70 <HAL_LCD_MspInit+0xbc>)
 800bcd8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bcda:	4a25      	ldr	r2, [pc, #148]	; (800bd70 <HAL_LCD_MspInit+0xbc>)
 800bcdc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800bce0:	6593      	str	r3, [r2, #88]	; 0x58
 800bce2:	4b23      	ldr	r3, [pc, #140]	; (800bd70 <HAL_LCD_MspInit+0xbc>)
 800bce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bce6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bcea:	613b      	str	r3, [r7, #16]
 800bcec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800bcee:	4b20      	ldr	r3, [pc, #128]	; (800bd70 <HAL_LCD_MspInit+0xbc>)
 800bcf0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcf2:	4a1f      	ldr	r2, [pc, #124]	; (800bd70 <HAL_LCD_MspInit+0xbc>)
 800bcf4:	f043 0304 	orr.w	r3, r3, #4
 800bcf8:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bcfa:	4b1d      	ldr	r3, [pc, #116]	; (800bd70 <HAL_LCD_MspInit+0xbc>)
 800bcfc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bcfe:	f003 0304 	and.w	r3, r3, #4
 800bd02:	60fb      	str	r3, [r7, #12]
 800bd04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bd06:	4b1a      	ldr	r3, [pc, #104]	; (800bd70 <HAL_LCD_MspInit+0xbc>)
 800bd08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd0a:	4a19      	ldr	r2, [pc, #100]	; (800bd70 <HAL_LCD_MspInit+0xbc>)
 800bd0c:	f043 0301 	orr.w	r3, r3, #1
 800bd10:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bd12:	4b17      	ldr	r3, [pc, #92]	; (800bd70 <HAL_LCD_MspInit+0xbc>)
 800bd14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bd16:	f003 0301 	and.w	r3, r3, #1
 800bd1a:	60bb      	str	r3, [r7, #8]
 800bd1c:	68bb      	ldr	r3, [r7, #8]
    /**LCD GPIO Configuration
    PC3     ------> LCD_VLCD
    PA8     ------> LCD_COM0
    PA9     ------> LCD_COM1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800bd1e:	2308      	movs	r3, #8
 800bd20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd22:	2302      	movs	r3, #2
 800bd24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd26:	2300      	movs	r3, #0
 800bd28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bd2a:	2300      	movs	r3, #0
 800bd2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800bd2e:	230b      	movs	r3, #11
 800bd30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800bd32:	f107 0314 	add.w	r3, r7, #20
 800bd36:	4619      	mov	r1, r3
 800bd38:	480e      	ldr	r0, [pc, #56]	; (800bd74 <HAL_LCD_MspInit+0xc0>)
 800bd3a:	f7f6 fe75 	bl	8002a28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800bd3e:	f44f 7340 	mov.w	r3, #768	; 0x300
 800bd42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bd44:	2302      	movs	r3, #2
 800bd46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bd48:	2300      	movs	r3, #0
 800bd4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF11_LCD;
 800bd50:	230b      	movs	r3, #11
 800bd52:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bd54:	f107 0314 	add.w	r3, r7, #20
 800bd58:	4619      	mov	r1, r3
 800bd5a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bd5e:	f7f6 fe63 	bl	8002a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN LCD_MspInit 1 */

  /* USER CODE END LCD_MspInit 1 */
  }

}
 800bd62:	bf00      	nop
 800bd64:	3728      	adds	r7, #40	; 0x28
 800bd66:	46bd      	mov	sp, r7
 800bd68:	bd80      	pop	{r7, pc}
 800bd6a:	bf00      	nop
 800bd6c:	40002400 	.word	0x40002400
 800bd70:	40021000 	.word	0x40021000
 800bd74:	48000800 	.word	0x48000800

0800bd78 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800bd78:	b580      	push	{r7, lr}
 800bd7a:	b08a      	sub	sp, #40	; 0x28
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bd80:	f107 0314 	add.w	r3, r7, #20
 800bd84:	2200      	movs	r2, #0
 800bd86:	601a      	str	r2, [r3, #0]
 800bd88:	605a      	str	r2, [r3, #4]
 800bd8a:	609a      	str	r2, [r3, #8]
 800bd8c:	60da      	str	r2, [r3, #12]
 800bd8e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	681b      	ldr	r3, [r3, #0]
 800bd94:	4a17      	ldr	r2, [pc, #92]	; (800bdf4 <HAL_SPI_MspInit+0x7c>)
 800bd96:	4293      	cmp	r3, r2
 800bd98:	d128      	bne.n	800bdec <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800bd9a:	4b17      	ldr	r3, [pc, #92]	; (800bdf8 <HAL_SPI_MspInit+0x80>)
 800bd9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bd9e:	4a16      	ldr	r2, [pc, #88]	; (800bdf8 <HAL_SPI_MspInit+0x80>)
 800bda0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800bda4:	6613      	str	r3, [r2, #96]	; 0x60
 800bda6:	4b14      	ldr	r3, [pc, #80]	; (800bdf8 <HAL_SPI_MspInit+0x80>)
 800bda8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800bdaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bdae:	613b      	str	r3, [r7, #16]
 800bdb0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800bdb2:	4b11      	ldr	r3, [pc, #68]	; (800bdf8 <HAL_SPI_MspInit+0x80>)
 800bdb4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bdb6:	4a10      	ldr	r2, [pc, #64]	; (800bdf8 <HAL_SPI_MspInit+0x80>)
 800bdb8:	f043 0310 	orr.w	r3, r3, #16
 800bdbc:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bdbe:	4b0e      	ldr	r3, [pc, #56]	; (800bdf8 <HAL_SPI_MspInit+0x80>)
 800bdc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bdc2:	f003 0310 	and.w	r3, r3, #16
 800bdc6:	60fb      	str	r3, [r7, #12]
 800bdc8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800bdca:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800bdce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bdd0:	2302      	movs	r3, #2
 800bdd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bdd4:	2300      	movs	r3, #0
 800bdd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bdd8:	2303      	movs	r3, #3
 800bdda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800bddc:	2305      	movs	r3, #5
 800bdde:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800bde0:	f107 0314 	add.w	r3, r7, #20
 800bde4:	4619      	mov	r1, r3
 800bde6:	4805      	ldr	r0, [pc, #20]	; (800bdfc <HAL_SPI_MspInit+0x84>)
 800bde8:	f7f6 fe1e 	bl	8002a28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800bdec:	bf00      	nop
 800bdee:	3728      	adds	r7, #40	; 0x28
 800bdf0:	46bd      	mov	sp, r7
 800bdf2:	bd80      	pop	{r7, pc}
 800bdf4:	40013000 	.word	0x40013000
 800bdf8:	40021000 	.word	0x40021000
 800bdfc:	48001000 	.word	0x48001000

0800be00 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800be00:	b580      	push	{r7, lr}
 800be02:	b084      	sub	sp, #16
 800be04:	af00      	add	r7, sp, #0
 800be06:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM16)
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	4a0d      	ldr	r2, [pc, #52]	; (800be44 <HAL_TIM_Base_MspInit+0x44>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	d113      	bne.n	800be3a <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM16_MspInit 0 */

  /* USER CODE END TIM16_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM16_CLK_ENABLE();
 800be12:	4b0d      	ldr	r3, [pc, #52]	; (800be48 <HAL_TIM_Base_MspInit+0x48>)
 800be14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800be16:	4a0c      	ldr	r2, [pc, #48]	; (800be48 <HAL_TIM_Base_MspInit+0x48>)
 800be18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800be1c:	6613      	str	r3, [r2, #96]	; 0x60
 800be1e:	4b0a      	ldr	r3, [pc, #40]	; (800be48 <HAL_TIM_Base_MspInit+0x48>)
 800be20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800be22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800be26:	60fb      	str	r3, [r7, #12]
 800be28:	68fb      	ldr	r3, [r7, #12]
    /* TIM16 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800be2a:	2200      	movs	r2, #0
 800be2c:	2100      	movs	r1, #0
 800be2e:	2019      	movs	r0, #25
 800be30:	f7f6 fb41 	bl	80024b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800be34:	2019      	movs	r0, #25
 800be36:	f7f6 fb5a 	bl	80024ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800be3a:	bf00      	nop
 800be3c:	3710      	adds	r7, #16
 800be3e:	46bd      	mov	sp, r7
 800be40:	bd80      	pop	{r7, pc}
 800be42:	bf00      	nop
 800be44:	40014400 	.word	0x40014400
 800be48:	40021000 	.word	0x40021000

0800be4c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800be4c:	b580      	push	{r7, lr}
 800be4e:	b08c      	sub	sp, #48	; 0x30
 800be50:	af00      	add	r7, sp, #0
 800be52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800be54:	f107 031c 	add.w	r3, r7, #28
 800be58:	2200      	movs	r2, #0
 800be5a:	601a      	str	r2, [r3, #0]
 800be5c:	605a      	str	r2, [r3, #4]
 800be5e:	609a      	str	r2, [r3, #8]
 800be60:	60da      	str	r2, [r3, #12]
 800be62:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	681b      	ldr	r3, [r3, #0]
 800be68:	4a59      	ldr	r2, [pc, #356]	; (800bfd0 <HAL_UART_MspInit+0x184>)
 800be6a:	4293      	cmp	r3, r2
 800be6c:	d15a      	bne.n	800bf24 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800be6e:	4b59      	ldr	r3, [pc, #356]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800be70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be72:	4a58      	ldr	r2, [pc, #352]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800be74:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800be78:	6593      	str	r3, [r2, #88]	; 0x58
 800be7a:	4b56      	ldr	r3, [pc, #344]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800be7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800be7e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800be82:	61bb      	str	r3, [r7, #24]
 800be84:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800be86:	4b53      	ldr	r3, [pc, #332]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800be88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be8a:	4a52      	ldr	r2, [pc, #328]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800be8c:	f043 0301 	orr.w	r3, r3, #1
 800be90:	64d3      	str	r3, [r2, #76]	; 0x4c
 800be92:	4b50      	ldr	r3, [pc, #320]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800be94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800be96:	f003 0301 	and.w	r3, r3, #1
 800be9a:	617b      	str	r3, [r7, #20]
 800be9c:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800be9e:	2303      	movs	r3, #3
 800bea0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bea2:	2302      	movs	r3, #2
 800bea4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bea6:	2300      	movs	r3, #0
 800bea8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800beaa:	2303      	movs	r3, #3
 800beac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800beae:	2308      	movs	r3, #8
 800beb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800beb2:	f107 031c 	add.w	r3, r7, #28
 800beb6:	4619      	mov	r1, r3
 800beb8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bebc:	f7f6 fdb4 	bl	8002a28 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 800bec0:	4b45      	ldr	r3, [pc, #276]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800bec2:	4a46      	ldr	r2, [pc, #280]	; (800bfdc <HAL_UART_MspInit+0x190>)
 800bec4:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800bec6:	4b44      	ldr	r3, [pc, #272]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800bec8:	2202      	movs	r2, #2
 800beca:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800becc:	4b42      	ldr	r3, [pc, #264]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800bece:	2200      	movs	r2, #0
 800bed0:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800bed2:	4b41      	ldr	r3, [pc, #260]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800bed4:	2200      	movs	r2, #0
 800bed6:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800bed8:	4b3f      	ldr	r3, [pc, #252]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800beda:	2280      	movs	r2, #128	; 0x80
 800bedc:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800bede:	4b3e      	ldr	r3, [pc, #248]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800bee0:	2200      	movs	r2, #0
 800bee2:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800bee4:	4b3c      	ldr	r3, [pc, #240]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800bee6:	2200      	movs	r2, #0
 800bee8:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_NORMAL;
 800beea:	4b3b      	ldr	r3, [pc, #236]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800beec:	2200      	movs	r2, #0
 800beee:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 800bef0:	4b39      	ldr	r3, [pc, #228]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800bef2:	2200      	movs	r2, #0
 800bef4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 800bef6:	4838      	ldr	r0, [pc, #224]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800bef8:	f7f6 fb14 	bl	8002524 <HAL_DMA_Init>
 800befc:	4603      	mov	r3, r0
 800befe:	2b00      	cmp	r3, #0
 800bf00:	d001      	beq.n	800bf06 <HAL_UART_MspInit+0xba>
    {
      Error_Handler();
 800bf02:	f7fe fb5b 	bl	800a5bc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	4a33      	ldr	r2, [pc, #204]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800bf0a:	66da      	str	r2, [r3, #108]	; 0x6c
 800bf0c:	4a32      	ldr	r2, [pc, #200]	; (800bfd8 <HAL_UART_MspInit+0x18c>)
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 800bf12:	2200      	movs	r2, #0
 800bf14:	2100      	movs	r1, #0
 800bf16:	2034      	movs	r0, #52	; 0x34
 800bf18:	f7f6 facd 	bl	80024b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800bf1c:	2034      	movs	r0, #52	; 0x34
 800bf1e:	f7f6 fae6 	bl	80024ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800bf22:	e051      	b.n	800bfc8 <HAL_UART_MspInit+0x17c>
  else if(huart->Instance==USART2)
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	4a2d      	ldr	r2, [pc, #180]	; (800bfe0 <HAL_UART_MspInit+0x194>)
 800bf2a:	4293      	cmp	r3, r2
 800bf2c:	d14c      	bne.n	800bfc8 <HAL_UART_MspInit+0x17c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800bf2e:	4b29      	ldr	r3, [pc, #164]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800bf30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf32:	4a28      	ldr	r2, [pc, #160]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800bf34:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bf38:	6593      	str	r3, [r2, #88]	; 0x58
 800bf3a:	4b26      	ldr	r3, [pc, #152]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800bf3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bf3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bf42:	613b      	str	r3, [r7, #16]
 800bf44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bf46:	4b23      	ldr	r3, [pc, #140]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800bf48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf4a:	4a22      	ldr	r2, [pc, #136]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800bf4c:	f043 0301 	orr.w	r3, r3, #1
 800bf50:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bf52:	4b20      	ldr	r3, [pc, #128]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800bf54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf56:	f003 0301 	and.w	r3, r3, #1
 800bf5a:	60fb      	str	r3, [r7, #12]
 800bf5c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800bf5e:	4b1d      	ldr	r3, [pc, #116]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800bf60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf62:	4a1c      	ldr	r2, [pc, #112]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800bf64:	f043 0308 	orr.w	r3, r3, #8
 800bf68:	64d3      	str	r3, [r2, #76]	; 0x4c
 800bf6a:	4b1a      	ldr	r3, [pc, #104]	; (800bfd4 <HAL_UART_MspInit+0x188>)
 800bf6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bf6e:	f003 0308 	and.w	r3, r3, #8
 800bf72:	60bb      	str	r3, [r7, #8]
 800bf74:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800bf76:	2308      	movs	r3, #8
 800bf78:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf7a:	2302      	movs	r3, #2
 800bf7c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bf7e:	2300      	movs	r3, #0
 800bf80:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bf82:	2303      	movs	r3, #3
 800bf84:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800bf86:	2307      	movs	r3, #7
 800bf88:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bf8a:	f107 031c 	add.w	r3, r7, #28
 800bf8e:	4619      	mov	r1, r3
 800bf90:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800bf94:	f7f6 fd48 	bl	8002a28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800bf98:	2320      	movs	r3, #32
 800bf9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bf9c:	2302      	movs	r3, #2
 800bf9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bfa4:	2303      	movs	r3, #3
 800bfa6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800bfa8:	2307      	movs	r3, #7
 800bfaa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800bfac:	f107 031c 	add.w	r3, r7, #28
 800bfb0:	4619      	mov	r1, r3
 800bfb2:	480c      	ldr	r0, [pc, #48]	; (800bfe4 <HAL_UART_MspInit+0x198>)
 800bfb4:	f7f6 fd38 	bl	8002a28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800bfb8:	2200      	movs	r2, #0
 800bfba:	2100      	movs	r1, #0
 800bfbc:	2026      	movs	r0, #38	; 0x26
 800bfbe:	f7f6 fa7a 	bl	80024b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800bfc2:	2026      	movs	r0, #38	; 0x26
 800bfc4:	f7f6 fa93 	bl	80024ee <HAL_NVIC_EnableIRQ>
}
 800bfc8:	bf00      	nop
 800bfca:	3730      	adds	r7, #48	; 0x30
 800bfcc:	46bd      	mov	sp, r7
 800bfce:	bd80      	pop	{r7, pc}
 800bfd0:	40004c00 	.word	0x40004c00
 800bfd4:	40021000 	.word	0x40021000
 800bfd8:	20000270 	.word	0x20000270
 800bfdc:	40020458 	.word	0x40020458
 800bfe0:	40004400 	.word	0x40004400
 800bfe4:	48000c00 	.word	0x48000c00

0800bfe8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800bfe8:	b480      	push	{r7}
 800bfea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800bfec:	bf00      	nop
 800bfee:	46bd      	mov	sp, r7
 800bff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff4:	4770      	bx	lr

0800bff6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800bff6:	b480      	push	{r7}
 800bff8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800bffa:	e7fe      	b.n	800bffa <HardFault_Handler+0x4>

0800bffc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800bffc:	b480      	push	{r7}
 800bffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800c000:	e7fe      	b.n	800c000 <MemManage_Handler+0x4>

0800c002 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800c002:	b480      	push	{r7}
 800c004:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800c006:	e7fe      	b.n	800c006 <BusFault_Handler+0x4>

0800c008 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800c008:	b480      	push	{r7}
 800c00a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800c00c:	e7fe      	b.n	800c00c <UsageFault_Handler+0x4>

0800c00e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800c00e:	b480      	push	{r7}
 800c010:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800c012:	bf00      	nop
 800c014:	46bd      	mov	sp, r7
 800c016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c01a:	4770      	bx	lr

0800c01c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800c01c:	b480      	push	{r7}
 800c01e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800c020:	bf00      	nop
 800c022:	46bd      	mov	sp, r7
 800c024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c028:	4770      	bx	lr

0800c02a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800c02a:	b480      	push	{r7}
 800c02c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800c02e:	bf00      	nop
 800c030:	46bd      	mov	sp, r7
 800c032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c036:	4770      	bx	lr

0800c038 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800c038:	b580      	push	{r7, lr}
 800c03a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800c03c:	f7f4 ffce 	bl	8000fdc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800c040:	bf00      	nop
 800c042:	bd80      	pop	{r7, pc}

0800c044 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800c048:	4802      	ldr	r0, [pc, #8]	; (800c054 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800c04a:	f7f9 ffa9 	bl	8005fa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800c04e:	bf00      	nop
 800c050:	bd80      	pop	{r7, pc}
 800c052:	bf00      	nop
 800c054:	200005a4 	.word	0x200005a4

0800c058 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800c05c:	4802      	ldr	r0, [pc, #8]	; (800c068 <USART2_IRQHandler+0x10>)
 800c05e:	f7fa fcdf 	bl	8006a20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800c062:	bf00      	nop
 800c064:	bd80      	pop	{r7, pc}
 800c066:	bf00      	nop
 800c068:	20000520 	.word	0x20000520

0800c06c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 800c070:	4827      	ldr	r0, [pc, #156]	; (800c110 <UART4_IRQHandler+0xa4>)
 800c072:	f7fa fcd5 	bl	8006a20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  // If this is an IDLE interrupt
  if(RESET != __HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE)) {
 800c076:	4b26      	ldr	r3, [pc, #152]	; (800c110 <UART4_IRQHandler+0xa4>)
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	69db      	ldr	r3, [r3, #28]
 800c07c:	f003 0310 	and.w	r3, r3, #16
 800c080:	2b10      	cmp	r3, #16
 800c082:	d143      	bne.n	800c10c <UART4_IRQHandler+0xa0>
  	__HAL_UART_CLEAR_IDLEFLAG(&huart4);
 800c084:	4b22      	ldr	r3, [pc, #136]	; (800c110 <UART4_IRQHandler+0xa4>)
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	2210      	movs	r2, #16
 800c08a:	621a      	str	r2, [r3, #32]
  	HAL_UART_DMAStop(&huart4);
 800c08c:	4820      	ldr	r0, [pc, #128]	; (800c110 <UART4_IRQHandler+0xa4>)
 800c08e:	f7fa fc5b 	bl	8006948 <HAL_UART_DMAStop>

    // determine current state and state to transition to
    // in message transmission process
  	if (wait_for_send_ok == 1) {
 800c092:	4b20      	ldr	r3, [pc, #128]	; (800c114 <UART4_IRQHandler+0xa8>)
 800c094:	681b      	ldr	r3, [r3, #0]
 800c096:	2b01      	cmp	r3, #1
 800c098:	d11a      	bne.n	800c0d0 <UART4_IRQHandler+0x64>
  		if (strstr(esp_recv_buf, ">") == NULL) { // have not gotten permission to send
 800c09a:	213e      	movs	r1, #62	; 0x3e
 800c09c:	481e      	ldr	r0, [pc, #120]	; (800c118 <UART4_IRQHandler+0xac>)
 800c09e:	f001 fc49 	bl	800d934 <strchr>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d10c      	bne.n	800c0c2 <UART4_IRQHandler+0x56>
			  HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800c0a8:	4b1c      	ldr	r3, [pc, #112]	; (800c11c <UART4_IRQHandler+0xb0>)
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c0b0:	4919      	ldr	r1, [pc, #100]	; (800c118 <UART4_IRQHandler+0xac>)
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	f7fa fbc4 	bl	8006840 <HAL_UART_Receive_DMA>
			  printf("Not good to send: %s\r\n", esp_recv_buf);
 800c0b8:	4917      	ldr	r1, [pc, #92]	; (800c118 <UART4_IRQHandler+0xac>)
 800c0ba:	4819      	ldr	r0, [pc, #100]	; (800c120 <UART4_IRQHandler+0xb4>)
 800c0bc:	f001 fb8c 	bl	800d7d8 <iprintf>
			  return;
 800c0c0:	e024      	b.n	800c10c <UART4_IRQHandler+0xa0>
      } else {
        wait_for_send_ok = 0;
 800c0c2:	4b14      	ldr	r3, [pc, #80]	; (800c114 <UART4_IRQHandler+0xa8>)
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	601a      	str	r2, [r3, #0]
        good_for_send = 1;
 800c0c8:	4b16      	ldr	r3, [pc, #88]	; (800c124 <UART4_IRQHandler+0xb8>)
 800c0ca:	2201      	movs	r2, #1
 800c0cc:	601a      	str	r2, [r3, #0]
 800c0ce:	e01d      	b.n	800c10c <UART4_IRQHandler+0xa0>
      }
  	} else if (wait_for_message_response == 1) {
 800c0d0:	4b15      	ldr	r3, [pc, #84]	; (800c128 <UART4_IRQHandler+0xbc>)
 800c0d2:	681b      	ldr	r3, [r3, #0]
 800c0d4:	2b01      	cmp	r3, #1
 800c0d6:	d119      	bne.n	800c10c <UART4_IRQHandler+0xa0>
  		if (strstr(esp_recv_buf, "HTTP") == NULL) { // have not gotten actual server response
 800c0d8:	4914      	ldr	r1, [pc, #80]	; (800c12c <UART4_IRQHandler+0xc0>)
 800c0da:	480f      	ldr	r0, [pc, #60]	; (800c118 <UART4_IRQHandler+0xac>)
 800c0dc:	f001 fc5d 	bl	800d99a <strstr>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	d10c      	bne.n	800c100 <UART4_IRQHandler+0x94>
        HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800c0e6:	4b0d      	ldr	r3, [pc, #52]	; (800c11c <UART4_IRQHandler+0xb0>)
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c0ee:	490a      	ldr	r1, [pc, #40]	; (800c118 <UART4_IRQHandler+0xac>)
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	f7fa fba5 	bl	8006840 <HAL_UART_Receive_DMA>
        printf("Not real response: %s\r\n", esp_recv_buf);
 800c0f6:	4908      	ldr	r1, [pc, #32]	; (800c118 <UART4_IRQHandler+0xac>)
 800c0f8:	480d      	ldr	r0, [pc, #52]	; (800c130 <UART4_IRQHandler+0xc4>)
 800c0fa:	f001 fb6d 	bl	800d7d8 <iprintf>
        return;
 800c0fe:	e005      	b.n	800c10c <UART4_IRQHandler+0xa0>
      } else {
        wait_for_message_response = 0;
 800c100:	4b09      	ldr	r3, [pc, #36]	; (800c128 <UART4_IRQHandler+0xbc>)
 800c102:	2200      	movs	r2, #0
 800c104:	601a      	str	r2, [r3, #0]
        message_pending_handling = 1;
 800c106:	4b0b      	ldr	r3, [pc, #44]	; (800c134 <UART4_IRQHandler+0xc8>)
 800c108:	2201      	movs	r2, #1
 800c10a:	601a      	str	r2, [r3, #0]
      }
  	}
  }
  /* USER CODE END UART4_IRQn 1 */
}
 800c10c:	bd80      	pop	{r7, pc}
 800c10e:	bf00      	nop
 800c110:	20000438 	.word	0x20000438
 800c114:	20000e2c 	.word	0x20000e2c
 800c118:	20000658 	.word	0x20000658
 800c11c:	20000e30 	.word	0x20000e30
 800c120:	08010468 	.word	0x08010468
 800c124:	20000e3c 	.word	0x20000e3c
 800c128:	20000650 	.word	0x20000650
 800c12c:	08010480 	.word	0x08010480
 800c130:	08010488 	.word	0x08010488
 800c134:	20000654 	.word	0x20000654

0800c138 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 800c138:	b580      	push	{r7, lr}
 800c13a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800c13c:	4802      	ldr	r0, [pc, #8]	; (800c148 <DMA2_Channel5_IRQHandler+0x10>)
 800c13e:	f7f6 fb88 	bl	8002852 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 800c142:	bf00      	nop
 800c144:	bd80      	pop	{r7, pc}
 800c146:	bf00      	nop
 800c148:	20000270 	.word	0x20000270

0800c14c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b084      	sub	sp, #16
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800c154:	4b11      	ldr	r3, [pc, #68]	; (800c19c <_sbrk+0x50>)
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	d102      	bne.n	800c162 <_sbrk+0x16>
		heap_end = &end;
 800c15c:	4b0f      	ldr	r3, [pc, #60]	; (800c19c <_sbrk+0x50>)
 800c15e:	4a10      	ldr	r2, [pc, #64]	; (800c1a0 <_sbrk+0x54>)
 800c160:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800c162:	4b0e      	ldr	r3, [pc, #56]	; (800c19c <_sbrk+0x50>)
 800c164:	681b      	ldr	r3, [r3, #0]
 800c166:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800c168:	4b0c      	ldr	r3, [pc, #48]	; (800c19c <_sbrk+0x50>)
 800c16a:	681a      	ldr	r2, [r3, #0]
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	4413      	add	r3, r2
 800c170:	466a      	mov	r2, sp
 800c172:	4293      	cmp	r3, r2
 800c174:	d907      	bls.n	800c186 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800c176:	f001 fa37 	bl	800d5e8 <__errno>
 800c17a:	4602      	mov	r2, r0
 800c17c:	230c      	movs	r3, #12
 800c17e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800c180:	f04f 33ff 	mov.w	r3, #4294967295
 800c184:	e006      	b.n	800c194 <_sbrk+0x48>
	}

	heap_end += incr;
 800c186:	4b05      	ldr	r3, [pc, #20]	; (800c19c <_sbrk+0x50>)
 800c188:	681a      	ldr	r2, [r3, #0]
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	4413      	add	r3, r2
 800c18e:	4a03      	ldr	r2, [pc, #12]	; (800c19c <_sbrk+0x50>)
 800c190:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800c192:	68fb      	ldr	r3, [r7, #12]
}
 800c194:	4618      	mov	r0, r3
 800c196:	3710      	adds	r7, #16
 800c198:	46bd      	mov	sp, r7
 800c19a:	bd80      	pop	{r7, pc}
 800c19c:	2000025c 	.word	0x2000025c
 800c1a0:	20000e50 	.word	0x20000e50

0800c1a4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800c1a4:	b480      	push	{r7}
 800c1a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800c1a8:	4b17      	ldr	r3, [pc, #92]	; (800c208 <SystemInit+0x64>)
 800c1aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800c1ae:	4a16      	ldr	r2, [pc, #88]	; (800c208 <SystemInit+0x64>)
 800c1b0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c1b4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800c1b8:	4b14      	ldr	r3, [pc, #80]	; (800c20c <SystemInit+0x68>)
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	4a13      	ldr	r2, [pc, #76]	; (800c20c <SystemInit+0x68>)
 800c1be:	f043 0301 	orr.w	r3, r3, #1
 800c1c2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800c1c4:	4b11      	ldr	r3, [pc, #68]	; (800c20c <SystemInit+0x68>)
 800c1c6:	2200      	movs	r2, #0
 800c1c8:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800c1ca:	4b10      	ldr	r3, [pc, #64]	; (800c20c <SystemInit+0x68>)
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	4a0f      	ldr	r2, [pc, #60]	; (800c20c <SystemInit+0x68>)
 800c1d0:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800c1d4:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800c1d8:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800c1da:	4b0c      	ldr	r3, [pc, #48]	; (800c20c <SystemInit+0x68>)
 800c1dc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800c1e0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800c1e2:	4b0a      	ldr	r3, [pc, #40]	; (800c20c <SystemInit+0x68>)
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	4a09      	ldr	r2, [pc, #36]	; (800c20c <SystemInit+0x68>)
 800c1e8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800c1ec:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800c1ee:	4b07      	ldr	r3, [pc, #28]	; (800c20c <SystemInit+0x68>)
 800c1f0:	2200      	movs	r2, #0
 800c1f2:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800c1f4:	4b04      	ldr	r3, [pc, #16]	; (800c208 <SystemInit+0x64>)
 800c1f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800c1fa:	609a      	str	r2, [r3, #8]
#endif
}
 800c1fc:	bf00      	nop
 800c1fe:	46bd      	mov	sp, r7
 800c200:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c204:	4770      	bx	lr
 800c206:	bf00      	nop
 800c208:	e000ed00 	.word	0xe000ed00
 800c20c:	40021000 	.word	0x40021000

0800c210 <thermopile_init>:
#include "thermopile.h"

void thermopile_init(ADC_HandleTypeDef *h1, ADC_HandleTypeDef *h2) {
 800c210:	b580      	push	{r7, lr}
 800c212:	b082      	sub	sp, #8
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
 800c218:	6039      	str	r1, [r7, #0]
	beta = 3955; //Kelvin
 800c21a:	4b15      	ldr	r3, [pc, #84]	; (800c270 <thermopile_init+0x60>)
 800c21c:	f640 7273 	movw	r2, #3955	; 0xf73
 800c220:	601a      	str	r2, [r3, #0]
	R25 = 118500;   //ohms
 800c222:	4b14      	ldr	r3, [pc, #80]	; (800c274 <thermopile_init+0x64>)
 800c224:	4a14      	ldr	r2, [pc, #80]	; (800c278 <thermopile_init+0x68>)
 800c226:	601a      	str	r2, [r3, #0]
	T25 = 25;    //celsius
 800c228:	4b14      	ldr	r3, [pc, #80]	; (800c27c <thermopile_init+0x6c>)
 800c22a:	2219      	movs	r2, #25
 800c22c:	601a      	str	r2, [r3, #0]
	R1 = 100000;
 800c22e:	4b14      	ldr	r3, [pc, #80]	; (800c280 <thermopile_init+0x70>)
 800c230:	4a14      	ldr	r2, [pc, #80]	; (800c284 <thermopile_init+0x74>)
 800c232:	601a      	str	r2, [r3, #0]
	s = 9;      //sensitivity conversion factor (x 10)
 800c234:	4b14      	ldr	r3, [pc, #80]	; (800c288 <thermopile_init+0x78>)
 800c236:	2209      	movs	r2, #9
 800c238:	601a      	str	r2, [r3, #0]
	ee = 99;   //emissivity of object (x 100)
 800c23a:	4b14      	ldr	r3, [pc, #80]	; (800c28c <thermopile_init+0x7c>)
 800c23c:	2263      	movs	r2, #99	; 0x63
 800c23e:	601a      	str	r2, [r3, #0]
	//dirac = 2;   //correction for filter transmission
	factor = 560; //factor for temperature scaling
 800c240:	4b13      	ldr	r3, [pc, #76]	; (800c290 <thermopile_init+0x80>)
 800c242:	f44f 720c 	mov.w	r2, #560	; 0x230
 800c246:	601a      	str	r2, [r3, #0]
	hadc1 = *h1;
 800c248:	4a12      	ldr	r2, [pc, #72]	; (800c294 <thermopile_init+0x84>)
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	4610      	mov	r0, r2
 800c24e:	4619      	mov	r1, r3
 800c250:	2364      	movs	r3, #100	; 0x64
 800c252:	461a      	mov	r2, r3
 800c254:	f001 fa04 	bl	800d660 <memcpy>
	hadc2 = *h2;
 800c258:	4a0f      	ldr	r2, [pc, #60]	; (800c298 <thermopile_init+0x88>)
 800c25a:	683b      	ldr	r3, [r7, #0]
 800c25c:	4610      	mov	r0, r2
 800c25e:	4619      	mov	r1, r3
 800c260:	2364      	movs	r3, #100	; 0x64
 800c262:	461a      	mov	r2, r3
 800c264:	f001 f9fc 	bl	800d660 <memcpy>
}
 800c268:	bf00      	nop
 800c26a:	3708      	adds	r7, #8
 800c26c:	46bd      	mov	sp, r7
 800c26e:	bd80      	pop	{r7, pc}
 800c270:	20000434 	.word	0x20000434
 800c274:	2000042c 	.word	0x2000042c
 800c278:	0001cee4 	.word	0x0001cee4
 800c27c:	2000051c 	.word	0x2000051c
 800c280:	200003e4 	.word	0x200003e4
 800c284:	000186a0 	.word	0x000186a0
 800c288:	20000430 	.word	0x20000430
 800c28c:	200002bc 	.word	0x200002bc
 800c290:	200005a0 	.word	0x200005a0
 800c294:	2000037c 	.word	0x2000037c
 800c298:	200002c4 	.word	0x200002c4
 800c29c:	00000000 	.word	0x00000000

0800c2a0 <getTemp>:

int getTemp() {
 800c2a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c2a4:	ed2d 8b02 	vpush	{d8}
 800c2a8:	af00      	add	r7, sp, #0
	//Thermopile
	HAL_ADC_Start(&hadc1);
 800c2aa:	48a5      	ldr	r0, [pc, #660]	; (800c540 <getTemp+0x2a0>)
 800c2ac:	f7f5 fa00 	bl	80016b0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800c2b0:	f04f 31ff 	mov.w	r1, #4294967295
 800c2b4:	48a2      	ldr	r0, [pc, #648]	; (800c540 <getTemp+0x2a0>)
 800c2b6:	f7f5 fab5 	bl	8001824 <HAL_ADC_PollForConversion>
	raw = HAL_ADC_GetValue(&hadc1);
 800c2ba:	48a1      	ldr	r0, [pc, #644]	; (800c540 <getTemp+0x2a0>)
 800c2bc:	f7f5 fb82 	bl	80019c4 <HAL_ADC_GetValue>
 800c2c0:	4603      	mov	r3, r0
 800c2c2:	b29a      	uxth	r2, r3
 800c2c4:	4b9f      	ldr	r3, [pc, #636]	; (800c544 <getTemp+0x2a4>)
 800c2c6:	801a      	strh	r2, [r3, #0]

	//Thermistor
	HAL_ADC_Start(&hadc2);
 800c2c8:	489f      	ldr	r0, [pc, #636]	; (800c548 <getTemp+0x2a8>)
 800c2ca:	f7f5 f9f1 	bl	80016b0 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, HAL_MAX_DELAY);
 800c2ce:	f04f 31ff 	mov.w	r1, #4294967295
 800c2d2:	489d      	ldr	r0, [pc, #628]	; (800c548 <getTemp+0x2a8>)
 800c2d4:	f7f5 faa6 	bl	8001824 <HAL_ADC_PollForConversion>
	raw2 = HAL_ADC_GetValue(&hadc2);
 800c2d8:	489b      	ldr	r0, [pc, #620]	; (800c548 <getTemp+0x2a8>)
 800c2da:	f7f5 fb73 	bl	80019c4 <HAL_ADC_GetValue>
 800c2de:	4603      	mov	r3, r0
 800c2e0:	b29a      	uxth	r2, r3
 800c2e2:	4b9a      	ldr	r3, [pc, #616]	; (800c54c <getTemp+0x2ac>)
 800c2e4:	801a      	strh	r2, [r3, #0]

	//Ambient temperature and resistance
	thermistorV = (raw2 * 3300) / 4095; // mv
 800c2e6:	4b99      	ldr	r3, [pc, #612]	; (800c54c <getTemp+0x2ac>)
 800c2e8:	881b      	ldrh	r3, [r3, #0]
 800c2ea:	461a      	mov	r2, r3
 800c2ec:	f640 43e4 	movw	r3, #3300	; 0xce4
 800c2f0:	fb03 f302 	mul.w	r3, r3, r2
 800c2f4:	4a96      	ldr	r2, [pc, #600]	; (800c550 <getTemp+0x2b0>)
 800c2f6:	fb82 1203 	smull	r1, r2, r2, r3
 800c2fa:	441a      	add	r2, r3
 800c2fc:	12d2      	asrs	r2, r2, #11
 800c2fe:	17db      	asrs	r3, r3, #31
 800c300:	1ad3      	subs	r3, r2, r3
 800c302:	461a      	mov	r2, r3
 800c304:	4b93      	ldr	r3, [pc, #588]	; (800c554 <getTemp+0x2b4>)
 800c306:	601a      	str	r2, [r3, #0]
	Rsen = (thermistorV * R1) / (3300 - thermistorV); // ohms; equation is voltage division
 800c308:	4b92      	ldr	r3, [pc, #584]	; (800c554 <getTemp+0x2b4>)
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	4a92      	ldr	r2, [pc, #584]	; (800c558 <getTemp+0x2b8>)
 800c30e:	6812      	ldr	r2, [r2, #0]
 800c310:	fb02 f203 	mul.w	r2, r2, r3
 800c314:	4b8f      	ldr	r3, [pc, #572]	; (800c554 <getTemp+0x2b4>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f5c3 634e 	rsb	r3, r3, #3296	; 0xce0
 800c31c:	3304      	adds	r3, #4
 800c31e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c322:	4a8e      	ldr	r2, [pc, #568]	; (800c55c <getTemp+0x2bc>)
 800c324:	6013      	str	r3, [r2, #0]
	Tsen = ((beta * (T25 + 273)) / (log(Rsen) - log(R25))) / ((273 + T25) + (beta / (log(Rsen) - log(R25)))) - 273;
 800c326:	4b8e      	ldr	r3, [pc, #568]	; (800c560 <getTemp+0x2c0>)
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f203 1311 	addw	r3, r3, #273	; 0x111
 800c32e:	4a8d      	ldr	r2, [pc, #564]	; (800c564 <getTemp+0x2c4>)
 800c330:	6812      	ldr	r2, [r2, #0]
 800c332:	fb02 f303 	mul.w	r3, r2, r3
 800c336:	4618      	mov	r0, r3
 800c338:	f7f4 f8e4 	bl	8000504 <__aeabi_ui2d>
 800c33c:	4604      	mov	r4, r0
 800c33e:	460d      	mov	r5, r1
 800c340:	4b86      	ldr	r3, [pc, #536]	; (800c55c <getTemp+0x2bc>)
 800c342:	681b      	ldr	r3, [r3, #0]
 800c344:	4618      	mov	r0, r3
 800c346:	f7f4 f8dd 	bl	8000504 <__aeabi_ui2d>
 800c34a:	4602      	mov	r2, r0
 800c34c:	460b      	mov	r3, r1
 800c34e:	ec43 2b10 	vmov	d0, r2, r3
 800c352:	f002 fb9d 	bl	800ea90 <log>
 800c356:	ec59 8b10 	vmov	r8, r9, d0
 800c35a:	4b83      	ldr	r3, [pc, #524]	; (800c568 <getTemp+0x2c8>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	4618      	mov	r0, r3
 800c360:	f7f4 f8d0 	bl	8000504 <__aeabi_ui2d>
 800c364:	4602      	mov	r2, r0
 800c366:	460b      	mov	r3, r1
 800c368:	ec43 2b10 	vmov	d0, r2, r3
 800c36c:	f002 fb90 	bl	800ea90 <log>
 800c370:	ec53 2b10 	vmov	r2, r3, d0
 800c374:	4640      	mov	r0, r8
 800c376:	4649      	mov	r1, r9
 800c378:	f7f3 ff86 	bl	8000288 <__aeabi_dsub>
 800c37c:	4602      	mov	r2, r0
 800c37e:	460b      	mov	r3, r1
 800c380:	4620      	mov	r0, r4
 800c382:	4629      	mov	r1, r5
 800c384:	f7f4 fa62 	bl	800084c <__aeabi_ddiv>
 800c388:	4603      	mov	r3, r0
 800c38a:	460c      	mov	r4, r1
 800c38c:	4625      	mov	r5, r4
 800c38e:	461c      	mov	r4, r3
 800c390:	4b73      	ldr	r3, [pc, #460]	; (800c560 <getTemp+0x2c0>)
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f203 1311 	addw	r3, r3, #273	; 0x111
 800c398:	4618      	mov	r0, r3
 800c39a:	f7f4 f8b3 	bl	8000504 <__aeabi_ui2d>
 800c39e:	4680      	mov	r8, r0
 800c3a0:	4689      	mov	r9, r1
 800c3a2:	4b70      	ldr	r3, [pc, #448]	; (800c564 <getTemp+0x2c4>)
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	4618      	mov	r0, r3
 800c3a8:	f7f4 f8ac 	bl	8000504 <__aeabi_ui2d>
 800c3ac:	4682      	mov	sl, r0
 800c3ae:	468b      	mov	fp, r1
 800c3b0:	4b6a      	ldr	r3, [pc, #424]	; (800c55c <getTemp+0x2bc>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	4618      	mov	r0, r3
 800c3b6:	f7f4 f8a5 	bl	8000504 <__aeabi_ui2d>
 800c3ba:	4602      	mov	r2, r0
 800c3bc:	460b      	mov	r3, r1
 800c3be:	ec43 2b10 	vmov	d0, r2, r3
 800c3c2:	f002 fb65 	bl	800ea90 <log>
 800c3c6:	eeb0 8a40 	vmov.f32	s16, s0
 800c3ca:	eef0 8a60 	vmov.f32	s17, s1
 800c3ce:	4b66      	ldr	r3, [pc, #408]	; (800c568 <getTemp+0x2c8>)
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	f7f4 f896 	bl	8000504 <__aeabi_ui2d>
 800c3d8:	4602      	mov	r2, r0
 800c3da:	460b      	mov	r3, r1
 800c3dc:	ec43 2b10 	vmov	d0, r2, r3
 800c3e0:	f002 fb56 	bl	800ea90 <log>
 800c3e4:	ec53 2b10 	vmov	r2, r3, d0
 800c3e8:	ec51 0b18 	vmov	r0, r1, d8
 800c3ec:	f7f3 ff4c 	bl	8000288 <__aeabi_dsub>
 800c3f0:	4602      	mov	r2, r0
 800c3f2:	460b      	mov	r3, r1
 800c3f4:	4650      	mov	r0, sl
 800c3f6:	4659      	mov	r1, fp
 800c3f8:	f7f4 fa28 	bl	800084c <__aeabi_ddiv>
 800c3fc:	4602      	mov	r2, r0
 800c3fe:	460b      	mov	r3, r1
 800c400:	4640      	mov	r0, r8
 800c402:	4649      	mov	r1, r9
 800c404:	f7f3 ff42 	bl	800028c <__adddf3>
 800c408:	4602      	mov	r2, r0
 800c40a:	460b      	mov	r3, r1
 800c40c:	4620      	mov	r0, r4
 800c40e:	4629      	mov	r1, r5
 800c410:	f7f4 fa1c 	bl	800084c <__aeabi_ddiv>
 800c414:	4603      	mov	r3, r0
 800c416:	460c      	mov	r4, r1
 800c418:	4618      	mov	r0, r3
 800c41a:	4621      	mov	r1, r4
 800c41c:	a340      	add	r3, pc, #256	; (adr r3, 800c520 <getTemp+0x280>)
 800c41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c422:	f7f3 ff31 	bl	8000288 <__aeabi_dsub>
 800c426:	4603      	mov	r3, r0
 800c428:	460c      	mov	r4, r1
 800c42a:	4618      	mov	r0, r3
 800c42c:	4621      	mov	r1, r4
 800c42e:	f7f4 fb93 	bl	8000b58 <__aeabi_d2uiz>
 800c432:	4602      	mov	r2, r0
 800c434:	4b4d      	ldr	r3, [pc, #308]	; (800c56c <getTemp+0x2cc>)
 800c436:	601a      	str	r2, [r3, #0]
	// this works same as line above:  Tsen = 1 / (float)((log(Rsen / (float)R25) / (float)beta) + (1 / (float)(273 + T25))) - 273;

	//Thermopile Voltage and Object Temperature
	thermopileV_raw = ((raw * 3300 / 4095)); // mv; ~580 mV offset when should be 0.0 mV
 800c438:	4b42      	ldr	r3, [pc, #264]	; (800c544 <getTemp+0x2a4>)
 800c43a:	881b      	ldrh	r3, [r3, #0]
 800c43c:	461a      	mov	r2, r3
 800c43e:	f640 43e4 	movw	r3, #3300	; 0xce4
 800c442:	fb03 f302 	mul.w	r3, r3, r2
 800c446:	4a42      	ldr	r2, [pc, #264]	; (800c550 <getTemp+0x2b0>)
 800c448:	fb82 1203 	smull	r1, r2, r2, r3
 800c44c:	441a      	add	r2, r3
 800c44e:	12d2      	asrs	r2, r2, #11
 800c450:	17db      	asrs	r3, r3, #31
 800c452:	1ad3      	subs	r3, r2, r3
 800c454:	461a      	mov	r2, r3
 800c456:	4b46      	ldr	r3, [pc, #280]	; (800c570 <getTemp+0x2d0>)
 800c458:	601a      	str	r2, [r3, #0]
	if(thermopileV_raw < factor){  	//if - else logic prevents overflow and negative voltages which are unrealistic for our system
 800c45a:	4b45      	ldr	r3, [pc, #276]	; (800c570 <getTemp+0x2d0>)
 800c45c:	681a      	ldr	r2, [r3, #0]
 800c45e:	4b45      	ldr	r3, [pc, #276]	; (800c574 <getTemp+0x2d4>)
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	429a      	cmp	r2, r3
 800c464:	d203      	bcs.n	800c46e <getTemp+0x1ce>
		thermopileV = 0;
 800c466:	4b44      	ldr	r3, [pc, #272]	; (800c578 <getTemp+0x2d8>)
 800c468:	2200      	movs	r2, #0
 800c46a:	601a      	str	r2, [r3, #0]
 800c46c:	e015      	b.n	800c49a <getTemp+0x1fa>
	}
	else {
		thermopileV = (thermopileV_raw - factor) / 2.9;  //mV * some scaling, 3.0 can change up or down to scale Tobj
 800c46e:	4b40      	ldr	r3, [pc, #256]	; (800c570 <getTemp+0x2d0>)
 800c470:	681a      	ldr	r2, [r3, #0]
 800c472:	4b40      	ldr	r3, [pc, #256]	; (800c574 <getTemp+0x2d4>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	1ad3      	subs	r3, r2, r3
 800c478:	4618      	mov	r0, r3
 800c47a:	f7f4 f843 	bl	8000504 <__aeabi_ui2d>
 800c47e:	a32a      	add	r3, pc, #168	; (adr r3, 800c528 <getTemp+0x288>)
 800c480:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c484:	f7f4 f9e2 	bl	800084c <__aeabi_ddiv>
 800c488:	4603      	mov	r3, r0
 800c48a:	460c      	mov	r4, r1
 800c48c:	4618      	mov	r0, r3
 800c48e:	4621      	mov	r1, r4
 800c490:	f7f4 fb62 	bl	8000b58 <__aeabi_d2uiz>
 800c494:	4602      	mov	r2, r0
 800c496:	4b38      	ldr	r3, [pc, #224]	; (800c578 <getTemp+0x2d8>)
 800c498:	601a      	str	r2, [r3, #0]
	}
	Tobj = pow(((thermopileV * 1000) / (s * ee)) + pow(Tsen, 4 - 2.49), 1.0f / (4 - 2.49));   //dirac constant (subtracted from 4) to be changed accordingly; bigger dirac = higher temperature
 800c49a:	4b37      	ldr	r3, [pc, #220]	; (800c578 <getTemp+0x2d8>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c4a2:	fb02 f203 	mul.w	r2, r2, r3
 800c4a6:	4b35      	ldr	r3, [pc, #212]	; (800c57c <getTemp+0x2dc>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	4935      	ldr	r1, [pc, #212]	; (800c580 <getTemp+0x2e0>)
 800c4ac:	6809      	ldr	r1, [r1, #0]
 800c4ae:	fb01 f303 	mul.w	r3, r1, r3
 800c4b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	f7f4 f824 	bl	8000504 <__aeabi_ui2d>
 800c4bc:	4604      	mov	r4, r0
 800c4be:	460d      	mov	r5, r1
 800c4c0:	4b2a      	ldr	r3, [pc, #168]	; (800c56c <getTemp+0x2cc>)
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	4618      	mov	r0, r3
 800c4c6:	f7f4 f81d 	bl	8000504 <__aeabi_ui2d>
 800c4ca:	4602      	mov	r2, r0
 800c4cc:	460b      	mov	r3, r1
 800c4ce:	ed9f 1b18 	vldr	d1, [pc, #96]	; 800c530 <getTemp+0x290>
 800c4d2:	ec43 2b10 	vmov	d0, r2, r3
 800c4d6:	f002 fb5b 	bl	800eb90 <pow>
 800c4da:	ec53 2b10 	vmov	r2, r3, d0
 800c4de:	4620      	mov	r0, r4
 800c4e0:	4629      	mov	r1, r5
 800c4e2:	f7f3 fed3 	bl	800028c <__adddf3>
 800c4e6:	4603      	mov	r3, r0
 800c4e8:	460c      	mov	r4, r1
 800c4ea:	ec44 3b17 	vmov	d7, r3, r4
 800c4ee:	ed9f 1b12 	vldr	d1, [pc, #72]	; 800c538 <getTemp+0x298>
 800c4f2:	eeb0 0a47 	vmov.f32	s0, s14
 800c4f6:	eef0 0a67 	vmov.f32	s1, s15
 800c4fa:	f002 fb49 	bl	800eb90 <pow>
 800c4fe:	ec54 3b10 	vmov	r3, r4, d0
 800c502:	4618      	mov	r0, r3
 800c504:	4621      	mov	r1, r4
 800c506:	f7f4 fb27 	bl	8000b58 <__aeabi_d2uiz>
 800c50a:	4602      	mov	r2, r0
 800c50c:	4b1d      	ldr	r3, [pc, #116]	; (800c584 <getTemp+0x2e4>)
 800c50e:	601a      	str	r2, [r3, #0]
	return Tobj;
 800c510:	4b1c      	ldr	r3, [pc, #112]	; (800c584 <getTemp+0x2e4>)
 800c512:	681b      	ldr	r3, [r3, #0]
}
 800c514:	4618      	mov	r0, r3
 800c516:	46bd      	mov	sp, r7
 800c518:	ecbd 8b02 	vpop	{d8}
 800c51c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c520:	00000000 	.word	0x00000000
 800c524:	40711000 	.word	0x40711000
 800c528:	33333333 	.word	0x33333333
 800c52c:	40073333 	.word	0x40073333
 800c530:	c28f5c28 	.word	0xc28f5c28
 800c534:	3ff828f5 	.word	0x3ff828f5
 800c538:	6254c4aa 	.word	0x6254c4aa
 800c53c:	3fe5312a 	.word	0x3fe5312a
 800c540:	2000037c 	.word	0x2000037c
 800c544:	200003e8 	.word	0x200003e8
 800c548:	200002c4 	.word	0x200002c4
 800c54c:	200002c0 	.word	0x200002c0
 800c550:	80080081 	.word	0x80080081
 800c554:	200002b8 	.word	0x200002b8
 800c558:	200003e4 	.word	0x200003e4
 800c55c:	200005e8 	.word	0x200005e8
 800c560:	2000051c 	.word	0x2000051c
 800c564:	20000434 	.word	0x20000434
 800c568:	2000042c 	.word	0x2000042c
 800c56c:	2000026c 	.word	0x2000026c
 800c570:	20000328 	.word	0x20000328
 800c574:	200005a0 	.word	0x200005a0
 800c578:	200005e4 	.word	0x200005e4
 800c57c:	20000430 	.word	0x20000430
 800c580:	200002bc 	.word	0x200002bc
 800c584:	200003e0 	.word	0x200003e0

0800c588 <count_digits>:
// functions for common tasks or debugging

#include "utility.h"

// count the number of digits in a number
int count_digits(int n) {
 800c588:	b480      	push	{r7}
 800c58a:	b085      	sub	sp, #20
 800c58c:	af00      	add	r7, sp, #0
 800c58e:	6078      	str	r0, [r7, #4]
	int digits = 0;
 800c590:	2300      	movs	r3, #0
 800c592:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 800c594:	e00a      	b.n	800c5ac <count_digits+0x24>
		n /= 10;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	4a09      	ldr	r2, [pc, #36]	; (800c5c0 <count_digits+0x38>)
 800c59a:	fb82 1203 	smull	r1, r2, r2, r3
 800c59e:	1092      	asrs	r2, r2, #2
 800c5a0:	17db      	asrs	r3, r3, #31
 800c5a2:	1ad3      	subs	r3, r2, r3
 800c5a4:	607b      	str	r3, [r7, #4]
		++digits;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	3301      	adds	r3, #1
 800c5aa:	60fb      	str	r3, [r7, #12]
	while (n != 0) {
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d1f1      	bne.n	800c596 <count_digits+0xe>
	}
	return digits;
 800c5b2:	68fb      	ldr	r3, [r7, #12]
}
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	3714      	adds	r7, #20
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5be:	4770      	bx	lr
 800c5c0:	66666667 	.word	0x66666667

0800c5c4 <str_to_uint>:
	}
	printf("\r\n");
}

// converts a string into a uint8_t array
void str_to_uint(char* str, uint8_t* arr, int length) {
 800c5c4:	b480      	push	{r7}
 800c5c6:	b087      	sub	sp, #28
 800c5c8:	af00      	add	r7, sp, #0
 800c5ca:	60f8      	str	r0, [r7, #12]
 800c5cc:	60b9      	str	r1, [r7, #8]
 800c5ce:	607a      	str	r2, [r7, #4]
	int i;
	for (i = 0; i < length; ++i) {
 800c5d0:	2300      	movs	r3, #0
 800c5d2:	617b      	str	r3, [r7, #20]
 800c5d4:	e00a      	b.n	800c5ec <str_to_uint+0x28>
		arr[i] = (uint8_t)str[i];
 800c5d6:	697b      	ldr	r3, [r7, #20]
 800c5d8:	68fa      	ldr	r2, [r7, #12]
 800c5da:	441a      	add	r2, r3
 800c5dc:	697b      	ldr	r3, [r7, #20]
 800c5de:	68b9      	ldr	r1, [r7, #8]
 800c5e0:	440b      	add	r3, r1
 800c5e2:	7812      	ldrb	r2, [r2, #0]
 800c5e4:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < length; ++i) {
 800c5e6:	697b      	ldr	r3, [r7, #20]
 800c5e8:	3301      	adds	r3, #1
 800c5ea:	617b      	str	r3, [r7, #20]
 800c5ec:	697a      	ldr	r2, [r7, #20]
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	429a      	cmp	r2, r3
 800c5f2:	dbf0      	blt.n	800c5d6 <str_to_uint+0x12>
	}
}
 800c5f4:	bf00      	nop
 800c5f6:	371c      	adds	r7, #28
 800c5f8:	46bd      	mov	sp, r7
 800c5fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5fe:	4770      	bx	lr

0800c600 <esp8266_init>:
				   1 to use QR codes to set up
				   2 to use Nate's default testing hotspot
			fast = 0 to do full set up
				   1 to skip reset, mode set, and number of connections (useful for repeated testing as ESP remembers)
*/
bool esp8266_init(UART_HandleTypeDef* huart, SPI_HandleTypeDef* display, int wifi, int fast) {
 800c600:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c602:	b0db      	sub	sp, #364	; 0x16c
 800c604:	af04      	add	r7, sp, #16
 800c606:	f107 040c 	add.w	r4, r7, #12
 800c60a:	6020      	str	r0, [r4, #0]
 800c60c:	f107 0008 	add.w	r0, r7, #8
 800c610:	6001      	str	r1, [r0, #0]
 800c612:	1d39      	adds	r1, r7, #4
 800c614:	600a      	str	r2, [r1, #0]
 800c616:	463a      	mov	r2, r7
 800c618:	6013      	str	r3, [r2, #0]
	esp_huart = huart;
 800c61a:	4a9b      	ldr	r2, [pc, #620]	; (800c888 <esp8266_init+0x288>)
 800c61c:	f107 030c 	add.w	r3, r7, #12
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	6013      	str	r3, [r2, #0]
	display_handle = display;
 800c624:	4a99      	ldr	r2, [pc, #612]	; (800c88c <esp8266_init+0x28c>)
 800c626:	f107 0308 	add.w	r3, r7, #8
 800c62a:	681b      	ldr	r3, [r3, #0]
 800c62c:	6013      	str	r3, [r2, #0]
	wait_for_send_ok = 0;
 800c62e:	4b98      	ldr	r3, [pc, #608]	; (800c890 <esp8266_init+0x290>)
 800c630:	2200      	movs	r2, #0
 800c632:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 0;
 800c634:	4b97      	ldr	r3, [pc, #604]	; (800c894 <esp8266_init+0x294>)
 800c636:	2200      	movs	r2, #0
 800c638:	601a      	str	r2, [r3, #0]
	good_for_send = 0;
 800c63a:	4b97      	ldr	r3, [pc, #604]	; (800c898 <esp8266_init+0x298>)
 800c63c:	2200      	movs	r2, #0
 800c63e:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 800c640:	4b96      	ldr	r3, [pc, #600]	; (800c89c <esp8266_init+0x29c>)
 800c642:	2201      	movs	r2, #1
 800c644:	601a      	str	r2, [r3, #0]
	message_pending_handling = 0;
 800c646:	4b96      	ldr	r3, [pc, #600]	; (800c8a0 <esp8266_init+0x2a0>)
 800c648:	2200      	movs	r2, #0
 800c64a:	601a      	str	r2, [r3, #0]
	message_queue_head = NULL;
 800c64c:	4b95      	ldr	r3, [pc, #596]	; (800c8a4 <esp8266_init+0x2a4>)
 800c64e:	2200      	movs	r2, #0
 800c650:	601a      	str	r2, [r3, #0]
	people_checking_in = 0;
 800c652:	4b95      	ldr	r3, [pc, #596]	; (800c8a8 <esp8266_init+0x2a8>)
 800c654:	2200      	movs	r2, #0
 800c656:	601a      	str	r2, [r3, #0]

	// reset and set basic params
	if (fast != 1) {
 800c658:	463b      	mov	r3, r7
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	2b01      	cmp	r3, #1
 800c65e:	f000 80a4 	beq.w	800c7aa <esp8266_init+0x1aa>
		printf("reset...\r\n");
 800c662:	4892      	ldr	r0, [pc, #584]	; (800c8ac <esp8266_init+0x2ac>)
 800c664:	f001 f92c 	bl	800d8c0 <puts>
		uint8_t reset[] = "AT+RST\r\n";
 800c668:	4a91      	ldr	r2, [pc, #580]	; (800c8b0 <esp8266_init+0x2b0>)
 800c66a:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 800c66e:	ca07      	ldmia	r2, {r0, r1, r2}
 800c670:	c303      	stmia	r3!, {r0, r1}
 800c672:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(esp_huart, reset, sizeof(reset)/sizeof(uint8_t), 100);
 800c674:	4b84      	ldr	r3, [pc, #528]	; (800c888 <esp8266_init+0x288>)
 800c676:	6818      	ldr	r0, [r3, #0]
 800c678:	f107 01fc 	add.w	r1, r7, #252	; 0xfc
 800c67c:	2364      	movs	r3, #100	; 0x64
 800c67e:	2209      	movs	r2, #9
 800c680:	f7f9 fedc 	bl	800643c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800c684:	4b80      	ldr	r3, [pc, #512]	; (800c888 <esp8266_init+0x288>)
 800c686:	6818      	ldr	r0, [r3, #0]
 800c688:	f241 3388 	movw	r3, #5000	; 0x1388
 800c68c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c690:	4988      	ldr	r1, [pc, #544]	; (800c8b4 <esp8266_init+0x2b4>)
 800c692:	f7f9 ff66 	bl	8006562 <HAL_UART_Receive>
		printf("%s\r\n", esp_recv_buf);
 800c696:	4987      	ldr	r1, [pc, #540]	; (800c8b4 <esp8266_init+0x2b4>)
 800c698:	4887      	ldr	r0, [pc, #540]	; (800c8b8 <esp8266_init+0x2b8>)
 800c69a:	f001 f89d 	bl	800d7d8 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 800c69e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c6a2:	2100      	movs	r1, #0
 800c6a4:	4883      	ldr	r0, [pc, #524]	; (800c8b4 <esp8266_init+0x2b4>)
 800c6a6:	f000 ffe6 	bl	800d676 <memset>

		// set mode to station/client
		printf("set mode...\r\n");
 800c6aa:	4884      	ldr	r0, [pc, #528]	; (800c8bc <esp8266_init+0x2bc>)
 800c6ac:	f001 f908 	bl	800d8c0 <puts>
		uint8_t mode[] = "AT+CWMODE=1\r\n";
 800c6b0:	4b83      	ldr	r3, [pc, #524]	; (800c8c0 <esp8266_init+0x2c0>)
 800c6b2:	f107 04ec 	add.w	r4, r7, #236	; 0xec
 800c6b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c6b8:	c407      	stmia	r4!, {r0, r1, r2}
 800c6ba:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, mode, sizeof(mode)/sizeof(uint8_t), 100);
 800c6bc:	4b72      	ldr	r3, [pc, #456]	; (800c888 <esp8266_init+0x288>)
 800c6be:	6818      	ldr	r0, [r3, #0]
 800c6c0:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 800c6c4:	2364      	movs	r3, #100	; 0x64
 800c6c6:	220e      	movs	r2, #14
 800c6c8:	f7f9 feb8 	bl	800643c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 800c6cc:	4b6e      	ldr	r3, [pc, #440]	; (800c888 <esp8266_init+0x288>)
 800c6ce:	6818      	ldr	r0, [r3, #0]
 800c6d0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800c6d4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c6d8:	4976      	ldr	r1, [pc, #472]	; (800c8b4 <esp8266_init+0x2b4>)
 800c6da:	f7f9 ff42 	bl	8006562 <HAL_UART_Receive>
		if (strstr(esp_recv_buf, "OK") == NULL) {
 800c6de:	4979      	ldr	r1, [pc, #484]	; (800c8c4 <esp8266_init+0x2c4>)
 800c6e0:	4874      	ldr	r0, [pc, #464]	; (800c8b4 <esp8266_init+0x2b4>)
 800c6e2:	f001 f95a 	bl	800d99a <strstr>
 800c6e6:	4603      	mov	r3, r0
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d114      	bne.n	800c716 <esp8266_init+0x116>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI MODE", NULL, NULL);
 800c6ec:	4b67      	ldr	r3, [pc, #412]	; (800c88c <esp8266_init+0x28c>)
 800c6ee:	6818      	ldr	r0, [r3, #0]
 800c6f0:	4b75      	ldr	r3, [pc, #468]	; (800c8c8 <esp8266_init+0x2c8>)
 800c6f2:	6819      	ldr	r1, [r3, #0]
 800c6f4:	4b75      	ldr	r3, [pc, #468]	; (800c8cc <esp8266_init+0x2cc>)
 800c6f6:	681a      	ldr	r2, [r3, #0]
 800c6f8:	4b75      	ldr	r3, [pc, #468]	; (800c8d0 <esp8266_init+0x2d0>)
 800c6fa:	681c      	ldr	r4, [r3, #0]
 800c6fc:	2300      	movs	r3, #0
 800c6fe:	9303      	str	r3, [sp, #12]
 800c700:	2300      	movs	r3, #0
 800c702:	9302      	str	r3, [sp, #8]
 800c704:	4b73      	ldr	r3, [pc, #460]	; (800c8d4 <esp8266_init+0x2d4>)
 800c706:	9301      	str	r3, [sp, #4]
 800c708:	4b73      	ldr	r3, [pc, #460]	; (800c8d8 <esp8266_init+0x2d8>)
 800c70a:	9300      	str	r3, [sp, #0]
 800c70c:	4623      	mov	r3, r4
 800c70e:	f7fb ff1f 	bl	8008550 <main_display_info>
			return false;
 800c712:	2300      	movs	r3, #0
 800c714:	e2ae      	b.n	800cc74 <esp8266_init+0x674>
		}
		printf("%s\r\n", esp_recv_buf);
 800c716:	4967      	ldr	r1, [pc, #412]	; (800c8b4 <esp8266_init+0x2b4>)
 800c718:	4867      	ldr	r0, [pc, #412]	; (800c8b8 <esp8266_init+0x2b8>)
 800c71a:	f001 f85d 	bl	800d7d8 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 800c71e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c722:	2100      	movs	r1, #0
 800c724:	4863      	ldr	r0, [pc, #396]	; (800c8b4 <esp8266_init+0x2b4>)
 800c726:	f000 ffa6 	bl	800d676 <memset>

		// set connections to 1 at a time
		printf("set connections...\r\n");
 800c72a:	486c      	ldr	r0, [pc, #432]	; (800c8dc <esp8266_init+0x2dc>)
 800c72c:	f001 f8c8 	bl	800d8c0 <puts>
		uint8_t numcons[] = "AT+CIPMUX=0\r\n";
 800c730:	4b6b      	ldr	r3, [pc, #428]	; (800c8e0 <esp8266_init+0x2e0>)
 800c732:	f107 04dc 	add.w	r4, r7, #220	; 0xdc
 800c736:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c738:	c407      	stmia	r4!, {r0, r1, r2}
 800c73a:	8023      	strh	r3, [r4, #0]
		HAL_UART_Transmit(esp_huart, numcons, sizeof(numcons)/sizeof(uint8_t), 100);
 800c73c:	4b52      	ldr	r3, [pc, #328]	; (800c888 <esp8266_init+0x288>)
 800c73e:	6818      	ldr	r0, [r3, #0]
 800c740:	f107 01dc 	add.w	r1, r7, #220	; 0xdc
 800c744:	2364      	movs	r3, #100	; 0x64
 800c746:	220e      	movs	r2, #14
 800c748:	f7f9 fe78 	bl	800643c <HAL_UART_Transmit>
		HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 500);
 800c74c:	4b4e      	ldr	r3, [pc, #312]	; (800c888 <esp8266_init+0x288>)
 800c74e:	6818      	ldr	r0, [r3, #0]
 800c750:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800c754:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c758:	4956      	ldr	r1, [pc, #344]	; (800c8b4 <esp8266_init+0x2b4>)
 800c75a:	f7f9 ff02 	bl	8006562 <HAL_UART_Receive>
		if (strstr(esp_recv_buf, "OK") == NULL) {
 800c75e:	4959      	ldr	r1, [pc, #356]	; (800c8c4 <esp8266_init+0x2c4>)
 800c760:	4854      	ldr	r0, [pc, #336]	; (800c8b4 <esp8266_init+0x2b4>)
 800c762:	f001 f91a 	bl	800d99a <strstr>
 800c766:	4603      	mov	r3, r0
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d114      	bne.n	800c796 <esp8266_init+0x196>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI NUMCONS", NULL, NULL);
 800c76c:	4b47      	ldr	r3, [pc, #284]	; (800c88c <esp8266_init+0x28c>)
 800c76e:	6818      	ldr	r0, [r3, #0]
 800c770:	4b55      	ldr	r3, [pc, #340]	; (800c8c8 <esp8266_init+0x2c8>)
 800c772:	6819      	ldr	r1, [r3, #0]
 800c774:	4b55      	ldr	r3, [pc, #340]	; (800c8cc <esp8266_init+0x2cc>)
 800c776:	681a      	ldr	r2, [r3, #0]
 800c778:	4b55      	ldr	r3, [pc, #340]	; (800c8d0 <esp8266_init+0x2d0>)
 800c77a:	681c      	ldr	r4, [r3, #0]
 800c77c:	2300      	movs	r3, #0
 800c77e:	9303      	str	r3, [sp, #12]
 800c780:	2300      	movs	r3, #0
 800c782:	9302      	str	r3, [sp, #8]
 800c784:	4b57      	ldr	r3, [pc, #348]	; (800c8e4 <esp8266_init+0x2e4>)
 800c786:	9301      	str	r3, [sp, #4]
 800c788:	4b53      	ldr	r3, [pc, #332]	; (800c8d8 <esp8266_init+0x2d8>)
 800c78a:	9300      	str	r3, [sp, #0]
 800c78c:	4623      	mov	r3, r4
 800c78e:	f7fb fedf 	bl	8008550 <main_display_info>
			return false;
 800c792:	2300      	movs	r3, #0
 800c794:	e26e      	b.n	800cc74 <esp8266_init+0x674>
		}
		printf("%s\r\n", esp_recv_buf);
 800c796:	4947      	ldr	r1, [pc, #284]	; (800c8b4 <esp8266_init+0x2b4>)
 800c798:	4847      	ldr	r0, [pc, #284]	; (800c8b8 <esp8266_init+0x2b8>)
 800c79a:	f001 f81d 	bl	800d7d8 <iprintf>
		memset(esp_recv_buf, 0, 2000);
 800c79e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c7a2:	2100      	movs	r1, #0
 800c7a4:	4843      	ldr	r0, [pc, #268]	; (800c8b4 <esp8266_init+0x2b4>)
 800c7a6:	f000 ff66 	bl	800d676 <memset>
	}

	// connect to given wifi
	if (wifi != 0) {
 800c7aa:	1d3b      	adds	r3, r7, #4
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	f000 81dc 	beq.w	800cb6c <esp8266_init+0x56c>
	  printf("connect to wifi...\r\n");
 800c7b4:	484c      	ldr	r0, [pc, #304]	; (800c8e8 <esp8266_init+0x2e8>)
 800c7b6:	f001 f883 	bl	800d8c0 <puts>
	  if (wifi == 2) { // use nate's hotspot (testing only)
 800c7ba:	1d3b      	adds	r3, r7, #4
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	2b02      	cmp	r3, #2
 800c7c0:	d144      	bne.n	800c84c <esp8266_init+0x24c>
		  uint8_t connect[] = "AT+CWJAP=\"TEST-HOTSPOT\",\"65c9O21=\"\r\n";
 800c7c2:	4b4a      	ldr	r3, [pc, #296]	; (800c8ec <esp8266_init+0x2ec>)
 800c7c4:	f107 0478 	add.w	r4, r7, #120	; 0x78
 800c7c8:	461d      	mov	r5, r3
 800c7ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c7cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c7ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800c7d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800c7d2:	e895 0003 	ldmia.w	r5, {r0, r1}
 800c7d6:	6020      	str	r0, [r4, #0]
 800c7d8:	3404      	adds	r4, #4
 800c7da:	7021      	strb	r1, [r4, #0]
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 800c7dc:	4b2a      	ldr	r3, [pc, #168]	; (800c888 <esp8266_init+0x288>)
 800c7de:	6818      	ldr	r0, [r3, #0]
 800c7e0:	f107 0178 	add.w	r1, r7, #120	; 0x78
 800c7e4:	2364      	movs	r3, #100	; 0x64
 800c7e6:	2225      	movs	r2, #37	; 0x25
 800c7e8:	f7f9 fe28 	bl	800643c <HAL_UART_Transmit>
		  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 10000);
 800c7ec:	4b26      	ldr	r3, [pc, #152]	; (800c888 <esp8266_init+0x288>)
 800c7ee:	6818      	ldr	r0, [r3, #0]
 800c7f0:	f242 7310 	movw	r3, #10000	; 0x2710
 800c7f4:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c7f8:	492e      	ldr	r1, [pc, #184]	; (800c8b4 <esp8266_init+0x2b4>)
 800c7fa:	f7f9 feb2 	bl	8006562 <HAL_UART_Receive>
		  if (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 800c7fe:	493c      	ldr	r1, [pc, #240]	; (800c8f0 <esp8266_init+0x2f0>)
 800c800:	482c      	ldr	r0, [pc, #176]	; (800c8b4 <esp8266_init+0x2b4>)
 800c802:	f001 f8ca 	bl	800d99a <strstr>
 800c806:	4603      	mov	r3, r0
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d114      	bne.n	800c836 <esp8266_init+0x236>
		  	main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI CONNECT", NULL, NULL);
 800c80c:	4b1f      	ldr	r3, [pc, #124]	; (800c88c <esp8266_init+0x28c>)
 800c80e:	6818      	ldr	r0, [r3, #0]
 800c810:	4b2d      	ldr	r3, [pc, #180]	; (800c8c8 <esp8266_init+0x2c8>)
 800c812:	6819      	ldr	r1, [r3, #0]
 800c814:	4b2d      	ldr	r3, [pc, #180]	; (800c8cc <esp8266_init+0x2cc>)
 800c816:	681a      	ldr	r2, [r3, #0]
 800c818:	4b2d      	ldr	r3, [pc, #180]	; (800c8d0 <esp8266_init+0x2d0>)
 800c81a:	681c      	ldr	r4, [r3, #0]
 800c81c:	2300      	movs	r3, #0
 800c81e:	9303      	str	r3, [sp, #12]
 800c820:	2300      	movs	r3, #0
 800c822:	9302      	str	r3, [sp, #8]
 800c824:	4b33      	ldr	r3, [pc, #204]	; (800c8f4 <esp8266_init+0x2f4>)
 800c826:	9301      	str	r3, [sp, #4]
 800c828:	4b2b      	ldr	r3, [pc, #172]	; (800c8d8 <esp8266_init+0x2d8>)
 800c82a:	9300      	str	r3, [sp, #0]
 800c82c:	4623      	mov	r3, r4
 800c82e:	f7fb fe8f 	bl	8008550 <main_display_info>
		  	return false;
 800c832:	2300      	movs	r3, #0
 800c834:	e21e      	b.n	800cc74 <esp8266_init+0x674>
		  }
		  printf("%s\r\n", esp_recv_buf);
 800c836:	491f      	ldr	r1, [pc, #124]	; (800c8b4 <esp8266_init+0x2b4>)
 800c838:	481f      	ldr	r0, [pc, #124]	; (800c8b8 <esp8266_init+0x2b8>)
 800c83a:	f000 ffcd 	bl	800d7d8 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 800c83e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800c842:	2100      	movs	r1, #0
 800c844:	481b      	ldr	r0, [pc, #108]	; (800c8b4 <esp8266_init+0x2b4>)
 800c846:	f000 ff16 	bl	800d676 <memset>
 800c84a:	e18f      	b.n	800cb6c <esp8266_init+0x56c>
	  } else { // using qr
		  uint8_t wifi_name[100];
		  memset(wifi_name, 0, 100);
 800c84c:	f107 0314 	add.w	r3, r7, #20
 800c850:	2264      	movs	r2, #100	; 0x64
 800c852:	2100      	movs	r1, #0
 800c854:	4618      	mov	r0, r3
 800c856:	f000 ff0e 	bl	800d676 <memset>
		  printf("Please scan QR code for WiFi name:\r\n");
 800c85a:	4827      	ldr	r0, [pc, #156]	; (800c8f8 <esp8266_init+0x2f8>)
 800c85c:	f001 f830 	bl	800d8c0 <puts>
		  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Scan WiFi name...", NULL, NULL, NULL);
 800c860:	4b0a      	ldr	r3, [pc, #40]	; (800c88c <esp8266_init+0x28c>)
 800c862:	6818      	ldr	r0, [r3, #0]
 800c864:	4b18      	ldr	r3, [pc, #96]	; (800c8c8 <esp8266_init+0x2c8>)
 800c866:	6819      	ldr	r1, [r3, #0]
 800c868:	4b18      	ldr	r3, [pc, #96]	; (800c8cc <esp8266_init+0x2cc>)
 800c86a:	681a      	ldr	r2, [r3, #0]
 800c86c:	4b18      	ldr	r3, [pc, #96]	; (800c8d0 <esp8266_init+0x2d0>)
 800c86e:	681c      	ldr	r4, [r3, #0]
 800c870:	2300      	movs	r3, #0
 800c872:	9303      	str	r3, [sp, #12]
 800c874:	2300      	movs	r3, #0
 800c876:	9302      	str	r3, [sp, #8]
 800c878:	2300      	movs	r3, #0
 800c87a:	9301      	str	r3, [sp, #4]
 800c87c:	4b1f      	ldr	r3, [pc, #124]	; (800c8fc <esp8266_init+0x2fc>)
 800c87e:	9300      	str	r3, [sp, #0]
 800c880:	4623      	mov	r3, r4
 800c882:	f7fb fe65 	bl	8008550 <main_display_info>
		  while (wifi_name[0] == 0) {
 800c886:	e044      	b.n	800c912 <esp8266_init+0x312>
 800c888:	20000e30 	.word	0x20000e30
 800c88c:	20000378 	.word	0x20000378
 800c890:	20000e2c 	.word	0x20000e2c
 800c894:	20000650 	.word	0x20000650
 800c898:	20000e3c 	.word	0x20000e3c
 800c89c:	20000e40 	.word	0x20000e40
 800c8a0:	20000654 	.word	0x20000654
 800c8a4:	200003ec 	.word	0x200003ec
 800c8a8:	20000e34 	.word	0x20000e34
 800c8ac:	080104a0 	.word	0x080104a0
 800c8b0:	08010660 	.word	0x08010660
 800c8b4:	20000658 	.word	0x20000658
 800c8b8:	080104ac 	.word	0x080104ac
 800c8bc:	080104b4 	.word	0x080104b4
 800c8c0:	0801066c 	.word	0x0801066c
 800c8c4:	080104c4 	.word	0x080104c4
 800c8c8:	20000e48 	.word	0x20000e48
 800c8cc:	20000e44 	.word	0x20000e44
 800c8d0:	20000e28 	.word	0x20000e28
 800c8d4:	080104c8 	.word	0x080104c8
 800c8d8:	080104dc 	.word	0x080104dc
 800c8dc:	080104f4 	.word	0x080104f4
 800c8e0:	0801067c 	.word	0x0801067c
 800c8e4:	08010508 	.word	0x08010508
 800c8e8:	0801051c 	.word	0x0801051c
 800c8ec:	0801068c 	.word	0x0801068c
 800c8f0:	08010530 	.word	0x08010530
 800c8f4:	0801053c 	.word	0x0801053c
 800c8f8:	08010550 	.word	0x08010550
 800c8fc:	08010574 	.word	0x08010574
			  HAL_UART_Receive(qr_huart, wifi_name, 100, 1000);
 800c900:	4bbb      	ldr	r3, [pc, #748]	; (800cbf0 <esp8266_init+0x5f0>)
 800c902:	6818      	ldr	r0, [r3, #0]
 800c904:	f107 0114 	add.w	r1, r7, #20
 800c908:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c90c:	2264      	movs	r2, #100	; 0x64
 800c90e:	f7f9 fe28 	bl	8006562 <HAL_UART_Receive>
		  while (wifi_name[0] == 0) {
 800c912:	f107 0314 	add.w	r3, r7, #20
 800c916:	781b      	ldrb	r3, [r3, #0]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d0f1      	beq.n	800c900 <esp8266_init+0x300>
		  }
		  printf("%s\r\n", wifi_name);
 800c91c:	f107 0314 	add.w	r3, r7, #20
 800c920:	4619      	mov	r1, r3
 800c922:	48b4      	ldr	r0, [pc, #720]	; (800cbf4 <esp8266_init+0x5f4>)
 800c924:	f000 ff58 	bl	800d7d8 <iprintf>
		  wifi_name[strlen(wifi_name)-1] = 0; // remove ending newline
 800c928:	f107 0314 	add.w	r3, r7, #20
 800c92c:	4618      	mov	r0, r3
 800c92e:	f7f3 fc4f 	bl	80001d0 <strlen>
 800c932:	4603      	mov	r3, r0
 800c934:	3b01      	subs	r3, #1
 800c936:	f107 0214 	add.w	r2, r7, #20
 800c93a:	2100      	movs	r1, #0
 800c93c:	54d1      	strb	r1, [r2, r3]

		  uint8_t wifi_pass[100];
		  memset(wifi_pass, 0, 100);
 800c93e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800c942:	2264      	movs	r2, #100	; 0x64
 800c944:	2100      	movs	r1, #0
 800c946:	4618      	mov	r0, r3
 800c948:	f000 fe95 	bl	800d676 <memset>
		  printf("Please scan QR code for WiFi password:\r\n");
 800c94c:	48aa      	ldr	r0, [pc, #680]	; (800cbf8 <esp8266_init+0x5f8>)
 800c94e:	f000 ffb7 	bl	800d8c0 <puts>
		  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Scan WiFi password...", NULL, NULL, NULL);
 800c952:	4baa      	ldr	r3, [pc, #680]	; (800cbfc <esp8266_init+0x5fc>)
 800c954:	6818      	ldr	r0, [r3, #0]
 800c956:	4baa      	ldr	r3, [pc, #680]	; (800cc00 <esp8266_init+0x600>)
 800c958:	6819      	ldr	r1, [r3, #0]
 800c95a:	4baa      	ldr	r3, [pc, #680]	; (800cc04 <esp8266_init+0x604>)
 800c95c:	681a      	ldr	r2, [r3, #0]
 800c95e:	4baa      	ldr	r3, [pc, #680]	; (800cc08 <esp8266_init+0x608>)
 800c960:	681c      	ldr	r4, [r3, #0]
 800c962:	2300      	movs	r3, #0
 800c964:	9303      	str	r3, [sp, #12]
 800c966:	2300      	movs	r3, #0
 800c968:	9302      	str	r3, [sp, #8]
 800c96a:	2300      	movs	r3, #0
 800c96c:	9301      	str	r3, [sp, #4]
 800c96e:	4ba7      	ldr	r3, [pc, #668]	; (800cc0c <esp8266_init+0x60c>)
 800c970:	9300      	str	r3, [sp, #0]
 800c972:	4623      	mov	r3, r4
 800c974:	f7fb fdec 	bl	8008550 <main_display_info>
		  while (wifi_pass[0] == 0) {
 800c978:	e008      	b.n	800c98c <esp8266_init+0x38c>
			  HAL_UART_Receive(qr_huart, wifi_pass, 100, 1000);
 800c97a:	4b9d      	ldr	r3, [pc, #628]	; (800cbf0 <esp8266_init+0x5f0>)
 800c97c:	6818      	ldr	r0, [r3, #0]
 800c97e:	f107 0178 	add.w	r1, r7, #120	; 0x78
 800c982:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800c986:	2264      	movs	r2, #100	; 0x64
 800c988:	f7f9 fdeb 	bl	8006562 <HAL_UART_Receive>
		  while (wifi_pass[0] == 0) {
 800c98c:	f897 3078 	ldrb.w	r3, [r7, #120]	; 0x78
 800c990:	2b00      	cmp	r3, #0
 800c992:	d0f2      	beq.n	800c97a <esp8266_init+0x37a>
		  }
		  printf("%s\r\n", wifi_pass);
 800c994:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800c998:	4619      	mov	r1, r3
 800c99a:	4896      	ldr	r0, [pc, #600]	; (800cbf4 <esp8266_init+0x5f4>)
 800c99c:	f000 ff1c 	bl	800d7d8 <iprintf>
		  wifi_pass[strlen(wifi_pass)-1] = 0; // remove ending newline
 800c9a0:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800c9a4:	4618      	mov	r0, r3
 800c9a6:	f7f3 fc13 	bl	80001d0 <strlen>
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	3b01      	subs	r3, #1
 800c9ae:	f507 72ac 	add.w	r2, r7, #344	; 0x158
 800c9b2:	4413      	add	r3, r2
 800c9b4:	2200      	movs	r2, #0
 800c9b6:	f803 2ce0 	strb.w	r2, [r3, #-224]
		  main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Starting up...", "Please wait", NULL, NULL);
 800c9ba:	4b90      	ldr	r3, [pc, #576]	; (800cbfc <esp8266_init+0x5fc>)
 800c9bc:	6818      	ldr	r0, [r3, #0]
 800c9be:	4b90      	ldr	r3, [pc, #576]	; (800cc00 <esp8266_init+0x600>)
 800c9c0:	6819      	ldr	r1, [r3, #0]
 800c9c2:	4b90      	ldr	r3, [pc, #576]	; (800cc04 <esp8266_init+0x604>)
 800c9c4:	681a      	ldr	r2, [r3, #0]
 800c9c6:	4b90      	ldr	r3, [pc, #576]	; (800cc08 <esp8266_init+0x608>)
 800c9c8:	681c      	ldr	r4, [r3, #0]
 800c9ca:	2300      	movs	r3, #0
 800c9cc:	9303      	str	r3, [sp, #12]
 800c9ce:	2300      	movs	r3, #0
 800c9d0:	9302      	str	r3, [sp, #8]
 800c9d2:	4b8f      	ldr	r3, [pc, #572]	; (800cc10 <esp8266_init+0x610>)
 800c9d4:	9301      	str	r3, [sp, #4]
 800c9d6:	4b8f      	ldr	r3, [pc, #572]	; (800cc14 <esp8266_init+0x614>)
 800c9d8:	9300      	str	r3, [sp, #0]
 800c9da:	4623      	mov	r3, r4
 800c9dc:	f7fb fdb8 	bl	8008550 <main_display_info>

		  int c_size = strlen(wifi_name) + strlen(wifi_pass) + 16;
 800c9e0:	f107 0314 	add.w	r3, r7, #20
 800c9e4:	4618      	mov	r0, r3
 800c9e6:	f7f3 fbf3 	bl	80001d0 <strlen>
 800c9ea:	4604      	mov	r4, r0
 800c9ec:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	f7f3 fbed 	bl	80001d0 <strlen>
 800c9f6:	4603      	mov	r3, r0
 800c9f8:	4423      	add	r3, r4
 800c9fa:	3310      	adds	r3, #16
 800c9fc:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
		  uint8_t connect[c_size];
 800ca00:	f8d7 5150 	ldr.w	r5, [r7, #336]	; 0x150
 800ca04:	466b      	mov	r3, sp
 800ca06:	461e      	mov	r6, r3
 800ca08:	1e6b      	subs	r3, r5, #1
 800ca0a:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800ca0e:	462b      	mov	r3, r5
 800ca10:	4619      	mov	r1, r3
 800ca12:	f04f 0200 	mov.w	r2, #0
 800ca16:	f04f 0300 	mov.w	r3, #0
 800ca1a:	f04f 0400 	mov.w	r4, #0
 800ca1e:	00d4      	lsls	r4, r2, #3
 800ca20:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ca24:	00cb      	lsls	r3, r1, #3
 800ca26:	462b      	mov	r3, r5
 800ca28:	4619      	mov	r1, r3
 800ca2a:	f04f 0200 	mov.w	r2, #0
 800ca2e:	f04f 0300 	mov.w	r3, #0
 800ca32:	f04f 0400 	mov.w	r4, #0
 800ca36:	00d4      	lsls	r4, r2, #3
 800ca38:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ca3c:	00cb      	lsls	r3, r1, #3
 800ca3e:	462b      	mov	r3, r5
 800ca40:	3307      	adds	r3, #7
 800ca42:	08db      	lsrs	r3, r3, #3
 800ca44:	00db      	lsls	r3, r3, #3
 800ca46:	ebad 0d03 	sub.w	sp, sp, r3
 800ca4a:	ab04      	add	r3, sp, #16
 800ca4c:	3300      	adds	r3, #0
 800ca4e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
		  char connect_str[c_size];
 800ca52:	f8d7 0150 	ldr.w	r0, [r7, #336]	; 0x150
 800ca56:	1e43      	subs	r3, r0, #1
 800ca58:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 800ca5c:	4603      	mov	r3, r0
 800ca5e:	4619      	mov	r1, r3
 800ca60:	f04f 0200 	mov.w	r2, #0
 800ca64:	f04f 0300 	mov.w	r3, #0
 800ca68:	f04f 0400 	mov.w	r4, #0
 800ca6c:	00d4      	lsls	r4, r2, #3
 800ca6e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ca72:	00cb      	lsls	r3, r1, #3
 800ca74:	4603      	mov	r3, r0
 800ca76:	4619      	mov	r1, r3
 800ca78:	f04f 0200 	mov.w	r2, #0
 800ca7c:	f04f 0300 	mov.w	r3, #0
 800ca80:	f04f 0400 	mov.w	r4, #0
 800ca84:	00d4      	lsls	r4, r2, #3
 800ca86:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ca8a:	00cb      	lsls	r3, r1, #3
 800ca8c:	4603      	mov	r3, r0
 800ca8e:	3307      	adds	r3, #7
 800ca90:	08db      	lsrs	r3, r3, #3
 800ca92:	00db      	lsls	r3, r3, #3
 800ca94:	ebad 0d03 	sub.w	sp, sp, r3
 800ca98:	ab04      	add	r3, sp, #16
 800ca9a:	3300      	adds	r3, #0
 800ca9c:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
		  sprintf(connect_str, "AT+CWJAP=\"%s\",\"%s\"\r\n", wifi_name, wifi_pass);
 800caa0:	f8d7 0140 	ldr.w	r0, [r7, #320]	; 0x140
 800caa4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800caa8:	f107 0214 	add.w	r2, r7, #20
 800caac:	495a      	ldr	r1, [pc, #360]	; (800cc18 <esp8266_init+0x618>)
 800caae:	f000 ff21 	bl	800d8f4 <siprintf>
		  printf("Connection command: %s\r\n", connect_str);
 800cab2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800cab6:	4619      	mov	r1, r3
 800cab8:	4858      	ldr	r0, [pc, #352]	; (800cc1c <esp8266_init+0x61c>)
 800caba:	f000 fe8d 	bl	800d7d8 <iprintf>
		  str_to_uint(connect_str, connect, 216);
 800cabe:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 800cac2:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 800cac6:	22d8      	movs	r2, #216	; 0xd8
 800cac8:	4618      	mov	r0, r3
 800caca:	f7ff fd7b 	bl	800c5c4 <str_to_uint>
		  HAL_UART_Transmit(esp_huart, connect, sizeof(connect)/sizeof(uint8_t), 100);
 800cace:	4b54      	ldr	r3, [pc, #336]	; (800cc20 <esp8266_init+0x620>)
 800cad0:	6818      	ldr	r0, [r3, #0]
 800cad2:	f8d7 1148 	ldr.w	r1, [r7, #328]	; 0x148
 800cad6:	b2aa      	uxth	r2, r5
 800cad8:	2364      	movs	r3, #100	; 0x64
 800cada:	f7f9 fcaf 	bl	800643c <HAL_UART_Transmit>
		  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800cade:	4b50      	ldr	r3, [pc, #320]	; (800cc20 <esp8266_init+0x620>)
 800cae0:	6818      	ldr	r0, [r3, #0]
 800cae2:	f241 3388 	movw	r3, #5000	; 0x1388
 800cae6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800caea:	494e      	ldr	r1, [pc, #312]	; (800cc24 <esp8266_init+0x624>)
 800caec:	f7f9 fd39 	bl	8006562 <HAL_UART_Receive>
		  int count = 0;
 800caf0:	2300      	movs	r3, #0
 800caf2:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 800caf6:	e027      	b.n	800cb48 <esp8266_init+0x548>
			  HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800caf8:	4b49      	ldr	r3, [pc, #292]	; (800cc20 <esp8266_init+0x620>)
 800cafa:	6818      	ldr	r0, [r3, #0]
 800cafc:	f241 3388 	movw	r3, #5000	; 0x1388
 800cb00:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800cb04:	4947      	ldr	r1, [pc, #284]	; (800cc24 <esp8266_init+0x624>)
 800cb06:	f7f9 fd2c 	bl	8006562 <HAL_UART_Receive>
			  ++count;
 800cb0a:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800cb0e:	3301      	adds	r3, #1
 800cb10:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
			  if (count > 10) {
 800cb14:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 800cb18:	2b0a      	cmp	r3, #10
 800cb1a:	dd15      	ble.n	800cb48 <esp8266_init+0x548>
					main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI CONNECT", NULL, NULL);
 800cb1c:	4b37      	ldr	r3, [pc, #220]	; (800cbfc <esp8266_init+0x5fc>)
 800cb1e:	6818      	ldr	r0, [r3, #0]
 800cb20:	4b37      	ldr	r3, [pc, #220]	; (800cc00 <esp8266_init+0x600>)
 800cb22:	6819      	ldr	r1, [r3, #0]
 800cb24:	4b37      	ldr	r3, [pc, #220]	; (800cc04 <esp8266_init+0x604>)
 800cb26:	681a      	ldr	r2, [r3, #0]
 800cb28:	4b37      	ldr	r3, [pc, #220]	; (800cc08 <esp8266_init+0x608>)
 800cb2a:	681c      	ldr	r4, [r3, #0]
 800cb2c:	2300      	movs	r3, #0
 800cb2e:	9303      	str	r3, [sp, #12]
 800cb30:	2300      	movs	r3, #0
 800cb32:	9302      	str	r3, [sp, #8]
 800cb34:	4b3c      	ldr	r3, [pc, #240]	; (800cc28 <esp8266_init+0x628>)
 800cb36:	9301      	str	r3, [sp, #4]
 800cb38:	4b3c      	ldr	r3, [pc, #240]	; (800cc2c <esp8266_init+0x62c>)
 800cb3a:	9300      	str	r3, [sp, #0]
 800cb3c:	4623      	mov	r3, r4
 800cb3e:	f7fb fd07 	bl	8008550 <main_display_info>
				  	return false;
 800cb42:	2300      	movs	r3, #0
 800cb44:	46b5      	mov	sp, r6
 800cb46:	e095      	b.n	800cc74 <esp8266_init+0x674>
		  while (strstr(esp_recv_buf, "WIFI GOT IP") == NULL) {
 800cb48:	4939      	ldr	r1, [pc, #228]	; (800cc30 <esp8266_init+0x630>)
 800cb4a:	4836      	ldr	r0, [pc, #216]	; (800cc24 <esp8266_init+0x624>)
 800cb4c:	f000 ff25 	bl	800d99a <strstr>
 800cb50:	4603      	mov	r3, r0
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d0d0      	beq.n	800caf8 <esp8266_init+0x4f8>
			  }
		  }
		  printf("%s\r\n", esp_recv_buf);
 800cb56:	4933      	ldr	r1, [pc, #204]	; (800cc24 <esp8266_init+0x624>)
 800cb58:	4826      	ldr	r0, [pc, #152]	; (800cbf4 <esp8266_init+0x5f4>)
 800cb5a:	f000 fe3d 	bl	800d7d8 <iprintf>
		  memset(esp_recv_buf, 0, 2000);
 800cb5e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800cb62:	2100      	movs	r1, #0
 800cb64:	482f      	ldr	r0, [pc, #188]	; (800cc24 <esp8266_init+0x624>)
 800cb66:	f000 fd86 	bl	800d676 <memset>
 800cb6a:	46b5      	mov	sp, r6
	  }
	}

	// start tcp connection to server
	printf("connect to VQ web server...\r\n");
 800cb6c:	4831      	ldr	r0, [pc, #196]	; (800cc34 <esp8266_init+0x634>)
 800cb6e:	f000 fea7 	bl	800d8c0 <puts>
	uint8_t start[] = "AT+CIPSTART=\"TCP\",\"virtualqueue477.herokuapp.com\",80\r\n";
 800cb72:	4b31      	ldr	r3, [pc, #196]	; (800cc38 <esp8266_init+0x638>)
 800cb74:	f507 7484 	add.w	r4, r7, #264	; 0x108
 800cb78:	461d      	mov	r5, r3
 800cb7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cb7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cb7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cb80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cb82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cb84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cb86:	e895 0003 	ldmia.w	r5, {r0, r1}
 800cb8a:	6020      	str	r0, [r4, #0]
 800cb8c:	3404      	adds	r4, #4
 800cb8e:	8021      	strh	r1, [r4, #0]
 800cb90:	3402      	adds	r4, #2
 800cb92:	0c0b      	lsrs	r3, r1, #16
 800cb94:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(esp_huart, start, sizeof(start)/sizeof(uint8_t), 100);
 800cb96:	4b22      	ldr	r3, [pc, #136]	; (800cc20 <esp8266_init+0x620>)
 800cb98:	6818      	ldr	r0, [r3, #0]
 800cb9a:	f507 7184 	add.w	r1, r7, #264	; 0x108
 800cb9e:	2364      	movs	r3, #100	; 0x64
 800cba0:	2237      	movs	r2, #55	; 0x37
 800cba2:	f7f9 fc4b 	bl	800643c <HAL_UART_Transmit>
	HAL_UART_Receive(esp_huart, esp_recv_buf, 2000, 5000);
 800cba6:	4b1e      	ldr	r3, [pc, #120]	; (800cc20 <esp8266_init+0x620>)
 800cba8:	6818      	ldr	r0, [r3, #0]
 800cbaa:	f241 3388 	movw	r3, #5000	; 0x1388
 800cbae:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800cbb2:	491c      	ldr	r1, [pc, #112]	; (800cc24 <esp8266_init+0x624>)
 800cbb4:	f7f9 fcd5 	bl	8006562 <HAL_UART_Receive>
	if (strstr(esp_recv_buf, "OK") == NULL) {
 800cbb8:	4920      	ldr	r1, [pc, #128]	; (800cc3c <esp8266_init+0x63c>)
 800cbba:	481a      	ldr	r0, [pc, #104]	; (800cc24 <esp8266_init+0x624>)
 800cbbc:	f000 feed 	bl	800d99a <strstr>
 800cbc0:	4603      	mov	r3, r0
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d13e      	bne.n	800cc44 <esp8266_init+0x644>
		main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", "ERROR: WIFI TCP", NULL, NULL);
 800cbc6:	4b0d      	ldr	r3, [pc, #52]	; (800cbfc <esp8266_init+0x5fc>)
 800cbc8:	6818      	ldr	r0, [r3, #0]
 800cbca:	4b0d      	ldr	r3, [pc, #52]	; (800cc00 <esp8266_init+0x600>)
 800cbcc:	6819      	ldr	r1, [r3, #0]
 800cbce:	4b0d      	ldr	r3, [pc, #52]	; (800cc04 <esp8266_init+0x604>)
 800cbd0:	681a      	ldr	r2, [r3, #0]
 800cbd2:	4b0d      	ldr	r3, [pc, #52]	; (800cc08 <esp8266_init+0x608>)
 800cbd4:	681c      	ldr	r4, [r3, #0]
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	9303      	str	r3, [sp, #12]
 800cbda:	2300      	movs	r3, #0
 800cbdc:	9302      	str	r3, [sp, #8]
 800cbde:	4b18      	ldr	r3, [pc, #96]	; (800cc40 <esp8266_init+0x640>)
 800cbe0:	9301      	str	r3, [sp, #4]
 800cbe2:	4b12      	ldr	r3, [pc, #72]	; (800cc2c <esp8266_init+0x62c>)
 800cbe4:	9300      	str	r3, [sp, #0]
 800cbe6:	4623      	mov	r3, r4
 800cbe8:	f7fb fcb2 	bl	8008550 <main_display_info>
		return false;
 800cbec:	2300      	movs	r3, #0
 800cbee:	e041      	b.n	800cc74 <esp8266_init+0x674>
 800cbf0:	200005f0 	.word	0x200005f0
 800cbf4:	080104ac 	.word	0x080104ac
 800cbf8:	08010588 	.word	0x08010588
 800cbfc:	20000378 	.word	0x20000378
 800cc00:	20000e48 	.word	0x20000e48
 800cc04:	20000e44 	.word	0x20000e44
 800cc08:	20000e28 	.word	0x20000e28
 800cc0c:	080105b0 	.word	0x080105b0
 800cc10:	080105c8 	.word	0x080105c8
 800cc14:	080105d4 	.word	0x080105d4
 800cc18:	080105e4 	.word	0x080105e4
 800cc1c:	080105fc 	.word	0x080105fc
 800cc20:	20000e30 	.word	0x20000e30
 800cc24:	20000658 	.word	0x20000658
 800cc28:	0801053c 	.word	0x0801053c
 800cc2c:	080104dc 	.word	0x080104dc
 800cc30:	08010530 	.word	0x08010530
 800cc34:	08010618 	.word	0x08010618
 800cc38:	080106b4 	.word	0x080106b4
 800cc3c:	080104c4 	.word	0x080104c4
 800cc40:	08010638 	.word	0x08010638
	}
	printf("%s\r\n", esp_recv_buf);
 800cc44:	490e      	ldr	r1, [pc, #56]	; (800cc80 <esp8266_init+0x680>)
 800cc46:	480f      	ldr	r0, [pc, #60]	; (800cc84 <esp8266_init+0x684>)
 800cc48:	f000 fdc6 	bl	800d7d8 <iprintf>
	memset(esp_recv_buf, 0, 2000);
 800cc4c:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800cc50:	2100      	movs	r1, #0
 800cc52:	480b      	ldr	r0, [pc, #44]	; (800cc80 <esp8266_init+0x680>)
 800cc54:	f000 fd0f 	bl	800d676 <memset>

	__HAL_UART_ENABLE_IT(esp_huart, UART_IT_IDLE); // enable IDLE line detection as message length is variable
 800cc58:	4b0b      	ldr	r3, [pc, #44]	; (800cc88 <esp8266_init+0x688>)
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	681b      	ldr	r3, [r3, #0]
 800cc5e:	681a      	ldr	r2, [r3, #0]
 800cc60:	4b09      	ldr	r3, [pc, #36]	; (800cc88 <esp8266_init+0x688>)
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	681b      	ldr	r3, [r3, #0]
 800cc66:	f042 0210 	orr.w	r2, r2, #16
 800cc6a:	601a      	str	r2, [r3, #0]
	printf("ESP8266 INIT COMPLETE\r\n");
 800cc6c:	4807      	ldr	r0, [pc, #28]	; (800cc8c <esp8266_init+0x68c>)
 800cc6e:	f000 fe27 	bl	800d8c0 <puts>
	return true;
 800cc72:	2301      	movs	r3, #1
}
 800cc74:	4618      	mov	r0, r3
 800cc76:	f507 77ae 	add.w	r7, r7, #348	; 0x15c
 800cc7a:	46bd      	mov	sp, r7
 800cc7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc7e:	bf00      	nop
 800cc80:	20000658 	.word	0x20000658
 800cc84:	080104ac 	.word	0x080104ac
 800cc88:	20000e30 	.word	0x20000e30
 800cc8c:	08010648 	.word	0x08010648

0800cc90 <new_message>:

// adds new message to message queue
// NOTE: pass url_len = actual size - 1
// ^ this may be fixed later
void new_message(int type, uint8_t* url, int url_len) {
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b086      	sub	sp, #24
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	60f8      	str	r0, [r7, #12]
 800cc98:	60b9      	str	r1, [r7, #8]
 800cc9a:	607a      	str	r2, [r7, #4]
	printf("INSERTING NEW MESSAGE\r\n");
 800cc9c:	4823      	ldr	r0, [pc, #140]	; (800cd2c <new_message+0x9c>)
 800cc9e:	f000 fe0f 	bl	800d8c0 <puts>
	WifiMessage *m = malloc(sizeof(WifiMessage));
 800cca2:	2010      	movs	r0, #16
 800cca4:	f000 fccc 	bl	800d640 <malloc>
 800cca8:	4603      	mov	r3, r0
 800ccaa:	613b      	str	r3, [r7, #16]
	m->type = type;
 800ccac:	693b      	ldr	r3, [r7, #16]
 800ccae:	68fa      	ldr	r2, [r7, #12]
 800ccb0:	601a      	str	r2, [r3, #0]
	m->url = malloc(url_len+1);
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	3301      	adds	r3, #1
 800ccb6:	4618      	mov	r0, r3
 800ccb8:	f000 fcc2 	bl	800d640 <malloc>
 800ccbc:	4603      	mov	r3, r0
 800ccbe:	461a      	mov	r2, r3
 800ccc0:	693b      	ldr	r3, [r7, #16]
 800ccc2:	605a      	str	r2, [r3, #4]
	memcpy(m->url, url, url_len);
 800ccc4:	693b      	ldr	r3, [r7, #16]
 800ccc6:	685b      	ldr	r3, [r3, #4]
 800ccc8:	687a      	ldr	r2, [r7, #4]
 800ccca:	68b9      	ldr	r1, [r7, #8]
 800cccc:	4618      	mov	r0, r3
 800ccce:	f000 fcc7 	bl	800d660 <memcpy>
	m->url[url_len] = '\0';
 800ccd2:	693b      	ldr	r3, [r7, #16]
 800ccd4:	685a      	ldr	r2, [r3, #4]
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	4413      	add	r3, r2
 800ccda:	2200      	movs	r2, #0
 800ccdc:	701a      	strb	r2, [r3, #0]
	m->url_len = url_len;
 800ccde:	693b      	ldr	r3, [r7, #16]
 800cce0:	687a      	ldr	r2, [r7, #4]
 800cce2:	609a      	str	r2, [r3, #8]
	m->next = NULL;
 800cce4:	693b      	ldr	r3, [r7, #16]
 800cce6:	2200      	movs	r2, #0
 800cce8:	60da      	str	r2, [r3, #12]
	if (message_queue_head == NULL) {
 800ccea:	4b11      	ldr	r3, [pc, #68]	; (800cd30 <new_message+0xa0>)
 800ccec:	681b      	ldr	r3, [r3, #0]
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	d106      	bne.n	800cd00 <new_message+0x70>
		printf("INSERTED AS HEAD\r\n");
 800ccf2:	4810      	ldr	r0, [pc, #64]	; (800cd34 <new_message+0xa4>)
 800ccf4:	f000 fde4 	bl	800d8c0 <puts>
		message_queue_head = m;
 800ccf8:	4a0d      	ldr	r2, [pc, #52]	; (800cd30 <new_message+0xa0>)
 800ccfa:	693b      	ldr	r3, [r7, #16]
 800ccfc:	6013      	str	r3, [r2, #0]
 800ccfe:	e00d      	b.n	800cd1c <new_message+0x8c>
	} else {
		WifiMessage *tmp = message_queue_head;
 800cd00:	4b0b      	ldr	r3, [pc, #44]	; (800cd30 <new_message+0xa0>)
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 800cd06:	e002      	b.n	800cd0e <new_message+0x7e>
			tmp = tmp->next;
 800cd08:	697b      	ldr	r3, [r7, #20]
 800cd0a:	68db      	ldr	r3, [r3, #12]
 800cd0c:	617b      	str	r3, [r7, #20]
		while (tmp->next != NULL) {
 800cd0e:	697b      	ldr	r3, [r7, #20]
 800cd10:	68db      	ldr	r3, [r3, #12]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d1f8      	bne.n	800cd08 <new_message+0x78>
		}
		tmp->next = m;
 800cd16:	697b      	ldr	r3, [r7, #20]
 800cd18:	693a      	ldr	r2, [r7, #16]
 800cd1a:	60da      	str	r2, [r3, #12]
	}
	printf("NEW MESSAGE INSERTED\r\n");
 800cd1c:	4806      	ldr	r0, [pc, #24]	; (800cd38 <new_message+0xa8>)
 800cd1e:	f000 fdcf 	bl	800d8c0 <puts>
}
 800cd22:	bf00      	nop
 800cd24:	3718      	adds	r7, #24
 800cd26:	46bd      	mov	sp, r7
 800cd28:	bd80      	pop	{r7, pc}
 800cd2a:	bf00      	nop
 800cd2c:	080106ec 	.word	0x080106ec
 800cd30:	200003ec 	.word	0x200003ec
 800cd34:	08010704 	.word	0x08010704
 800cd38:	08010718 	.word	0x08010718

0800cd3c <get_ok_to_send>:

// gets ok from ESP to send over data (GET request)
void get_ok_to_send() {
 800cd3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cd3e:	b087      	sub	sp, #28
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	466b      	mov	r3, sp
 800cd44:	461e      	mov	r6, r3
	ready_for_next_message = 0;
 800cd46:	4b44      	ldr	r3, [pc, #272]	; (800ce58 <get_ok_to_send+0x11c>)
 800cd48:	2200      	movs	r2, #0
 800cd4a:	601a      	str	r2, [r3, #0]
	wait_for_send_ok = 1;
 800cd4c:	4b43      	ldr	r3, [pc, #268]	; (800ce5c <get_ok_to_send+0x120>)
 800cd4e:	2201      	movs	r2, #1
 800cd50:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 800cd52:	4b43      	ldr	r3, [pc, #268]	; (800ce60 <get_ok_to_send+0x124>)
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	60fb      	str	r3, [r7, #12]
	int digits = count_digits(m->url_len + GET_LEN);
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	689b      	ldr	r3, [r3, #8]
 800cd5c:	334e      	adds	r3, #78	; 0x4e
 800cd5e:	4618      	mov	r0, r3
 800cd60:	f7ff fc12 	bl	800c588 <count_digits>
 800cd64:	6138      	str	r0, [r7, #16]

	// create command
	uint8_t send_cmd[digits + SEND_CMD_LEN];
 800cd66:	693b      	ldr	r3, [r7, #16]
 800cd68:	f103 050d 	add.w	r5, r3, #13
 800cd6c:	1e6b      	subs	r3, r5, #1
 800cd6e:	617b      	str	r3, [r7, #20]
 800cd70:	462b      	mov	r3, r5
 800cd72:	4619      	mov	r1, r3
 800cd74:	f04f 0200 	mov.w	r2, #0
 800cd78:	f04f 0300 	mov.w	r3, #0
 800cd7c:	f04f 0400 	mov.w	r4, #0
 800cd80:	00d4      	lsls	r4, r2, #3
 800cd82:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800cd86:	00cb      	lsls	r3, r1, #3
 800cd88:	462b      	mov	r3, r5
 800cd8a:	4619      	mov	r1, r3
 800cd8c:	f04f 0200 	mov.w	r2, #0
 800cd90:	f04f 0300 	mov.w	r3, #0
 800cd94:	f04f 0400 	mov.w	r4, #0
 800cd98:	00d4      	lsls	r4, r2, #3
 800cd9a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800cd9e:	00cb      	lsls	r3, r1, #3
 800cda0:	462b      	mov	r3, r5
 800cda2:	3307      	adds	r3, #7
 800cda4:	08db      	lsrs	r3, r3, #3
 800cda6:	00db      	lsls	r3, r3, #3
 800cda8:	ebad 0d03 	sub.w	sp, sp, r3
 800cdac:	466b      	mov	r3, sp
 800cdae:	3300      	adds	r3, #0
 800cdb0:	60bb      	str	r3, [r7, #8]
	char send_cmd_str[digits + SEND_CMD_LEN];
 800cdb2:	693b      	ldr	r3, [r7, #16]
 800cdb4:	f103 000d 	add.w	r0, r3, #13
 800cdb8:	1e43      	subs	r3, r0, #1
 800cdba:	607b      	str	r3, [r7, #4]
 800cdbc:	4603      	mov	r3, r0
 800cdbe:	4619      	mov	r1, r3
 800cdc0:	f04f 0200 	mov.w	r2, #0
 800cdc4:	f04f 0300 	mov.w	r3, #0
 800cdc8:	f04f 0400 	mov.w	r4, #0
 800cdcc:	00d4      	lsls	r4, r2, #3
 800cdce:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800cdd2:	00cb      	lsls	r3, r1, #3
 800cdd4:	4603      	mov	r3, r0
 800cdd6:	4619      	mov	r1, r3
 800cdd8:	f04f 0200 	mov.w	r2, #0
 800cddc:	f04f 0300 	mov.w	r3, #0
 800cde0:	f04f 0400 	mov.w	r4, #0
 800cde4:	00d4      	lsls	r4, r2, #3
 800cde6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800cdea:	00cb      	lsls	r3, r1, #3
 800cdec:	4603      	mov	r3, r0
 800cdee:	3307      	adds	r3, #7
 800cdf0:	08db      	lsrs	r3, r3, #3
 800cdf2:	00db      	lsls	r3, r3, #3
 800cdf4:	ebad 0d03 	sub.w	sp, sp, r3
 800cdf8:	466b      	mov	r3, sp
 800cdfa:	3300      	adds	r3, #0
 800cdfc:	603b      	str	r3, [r7, #0]
	sprintf(send_cmd_str, "AT+CIPSEND=%d\r\n", m->url_len + GET_LEN);
 800cdfe:	6838      	ldr	r0, [r7, #0]
 800ce00:	68fb      	ldr	r3, [r7, #12]
 800ce02:	689b      	ldr	r3, [r3, #8]
 800ce04:	334e      	adds	r3, #78	; 0x4e
 800ce06:	461a      	mov	r2, r3
 800ce08:	4916      	ldr	r1, [pc, #88]	; (800ce64 <get_ok_to_send+0x128>)
 800ce0a:	f000 fd73 	bl	800d8f4 <siprintf>
	str_to_uint(send_cmd_str, send_cmd, digits + SEND_CMD_LEN);
 800ce0e:	6838      	ldr	r0, [r7, #0]
 800ce10:	68b9      	ldr	r1, [r7, #8]
 800ce12:	693b      	ldr	r3, [r7, #16]
 800ce14:	330d      	adds	r3, #13
 800ce16:	461a      	mov	r2, r3
 800ce18:	f7ff fbd4 	bl	800c5c4 <str_to_uint>

	// send
	printf("asking to send...\r\n");
 800ce1c:	4812      	ldr	r0, [pc, #72]	; (800ce68 <get_ok_to_send+0x12c>)
 800ce1e:	f000 fd4f 	bl	800d8c0 <puts>
	memset(esp_recv_buf, 0, 2000);
 800ce22:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800ce26:	2100      	movs	r1, #0
 800ce28:	4810      	ldr	r0, [pc, #64]	; (800ce6c <get_ok_to_send+0x130>)
 800ce2a:	f000 fc24 	bl	800d676 <memset>
	HAL_UART_Transmit(esp_huart, send_cmd, sizeof(send_cmd)/sizeof(uint8_t), 100);
 800ce2e:	4b10      	ldr	r3, [pc, #64]	; (800ce70 <get_ok_to_send+0x134>)
 800ce30:	6818      	ldr	r0, [r3, #0]
 800ce32:	68b9      	ldr	r1, [r7, #8]
 800ce34:	b2aa      	uxth	r2, r5
 800ce36:	2364      	movs	r3, #100	; 0x64
 800ce38:	f7f9 fb00 	bl	800643c <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800ce3c:	4b0c      	ldr	r3, [pc, #48]	; (800ce70 <get_ok_to_send+0x134>)
 800ce3e:	681b      	ldr	r3, [r3, #0]
 800ce40:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800ce44:	4909      	ldr	r1, [pc, #36]	; (800ce6c <get_ok_to_send+0x130>)
 800ce46:	4618      	mov	r0, r3
 800ce48:	f7f9 fcfa 	bl	8006840 <HAL_UART_Receive_DMA>
 800ce4c:	46b5      	mov	sp, r6
}
 800ce4e:	bf00      	nop
 800ce50:	371c      	adds	r7, #28
 800ce52:	46bd      	mov	sp, r7
 800ce54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ce56:	bf00      	nop
 800ce58:	20000e40 	.word	0x20000e40
 800ce5c:	20000e2c 	.word	0x20000e2c
 800ce60:	200003ec 	.word	0x200003ec
 800ce64:	08010730 	.word	0x08010730
 800ce68:	08010740 	.word	0x08010740
 800ce6c:	20000658 	.word	0x20000658
 800ce70:	20000e30 	.word	0x20000e30

0800ce74 <send_message>:

// have gotten ok to send, so now send the data
void send_message() {
 800ce74:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ce76:	b087      	sub	sp, #28
 800ce78:	af00      	add	r7, sp, #0
 800ce7a:	466b      	mov	r3, sp
 800ce7c:	461e      	mov	r6, r3
	printf("OK TO SEND:\r\n");
 800ce7e:	4847      	ldr	r0, [pc, #284]	; (800cf9c <send_message+0x128>)
 800ce80:	f000 fd1e 	bl	800d8c0 <puts>
	printf("%s\r\n", esp_recv_buf);
 800ce84:	4946      	ldr	r1, [pc, #280]	; (800cfa0 <send_message+0x12c>)
 800ce86:	4847      	ldr	r0, [pc, #284]	; (800cfa4 <send_message+0x130>)
 800ce88:	f000 fca6 	bl	800d7d8 <iprintf>
	good_for_send = 0;
 800ce8c:	4b46      	ldr	r3, [pc, #280]	; (800cfa8 <send_message+0x134>)
 800ce8e:	2200      	movs	r2, #0
 800ce90:	601a      	str	r2, [r3, #0]
	wait_for_message_response = 1;
 800ce92:	4b46      	ldr	r3, [pc, #280]	; (800cfac <send_message+0x138>)
 800ce94:	2201      	movs	r2, #1
 800ce96:	601a      	str	r2, [r3, #0]
	WifiMessage *m = message_queue_head;
 800ce98:	4b45      	ldr	r3, [pc, #276]	; (800cfb0 <send_message+0x13c>)
 800ce9a:	681b      	ldr	r3, [r3, #0]
 800ce9c:	613b      	str	r3, [r7, #16]

	// create "string" to send
	uint8_t data[m->url_len + GET_LEN];
 800ce9e:	693b      	ldr	r3, [r7, #16]
 800cea0:	689b      	ldr	r3, [r3, #8]
 800cea2:	f103 054e 	add.w	r5, r3, #78	; 0x4e
 800cea6:	1e6b      	subs	r3, r5, #1
 800cea8:	617b      	str	r3, [r7, #20]
 800ceaa:	462b      	mov	r3, r5
 800ceac:	4619      	mov	r1, r3
 800ceae:	f04f 0200 	mov.w	r2, #0
 800ceb2:	f04f 0300 	mov.w	r3, #0
 800ceb6:	f04f 0400 	mov.w	r4, #0
 800ceba:	00d4      	lsls	r4, r2, #3
 800cebc:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800cec0:	00cb      	lsls	r3, r1, #3
 800cec2:	462b      	mov	r3, r5
 800cec4:	4619      	mov	r1, r3
 800cec6:	f04f 0200 	mov.w	r2, #0
 800ceca:	f04f 0300 	mov.w	r3, #0
 800cece:	f04f 0400 	mov.w	r4, #0
 800ced2:	00d4      	lsls	r4, r2, #3
 800ced4:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800ced8:	00cb      	lsls	r3, r1, #3
 800ceda:	462b      	mov	r3, r5
 800cedc:	3307      	adds	r3, #7
 800cede:	08db      	lsrs	r3, r3, #3
 800cee0:	00db      	lsls	r3, r3, #3
 800cee2:	ebad 0d03 	sub.w	sp, sp, r3
 800cee6:	466b      	mov	r3, sp
 800cee8:	3300      	adds	r3, #0
 800ceea:	60fb      	str	r3, [r7, #12]
	char data_str[m->url_len + GET_LEN];
 800ceec:	693b      	ldr	r3, [r7, #16]
 800ceee:	689b      	ldr	r3, [r3, #8]
 800cef0:	f103 004e 	add.w	r0, r3, #78	; 0x4e
 800cef4:	1e43      	subs	r3, r0, #1
 800cef6:	60bb      	str	r3, [r7, #8]
 800cef8:	4603      	mov	r3, r0
 800cefa:	4619      	mov	r1, r3
 800cefc:	f04f 0200 	mov.w	r2, #0
 800cf00:	f04f 0300 	mov.w	r3, #0
 800cf04:	f04f 0400 	mov.w	r4, #0
 800cf08:	00d4      	lsls	r4, r2, #3
 800cf0a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800cf0e:	00cb      	lsls	r3, r1, #3
 800cf10:	4603      	mov	r3, r0
 800cf12:	4619      	mov	r1, r3
 800cf14:	f04f 0200 	mov.w	r2, #0
 800cf18:	f04f 0300 	mov.w	r3, #0
 800cf1c:	f04f 0400 	mov.w	r4, #0
 800cf20:	00d4      	lsls	r4, r2, #3
 800cf22:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800cf26:	00cb      	lsls	r3, r1, #3
 800cf28:	4603      	mov	r3, r0
 800cf2a:	3307      	adds	r3, #7
 800cf2c:	08db      	lsrs	r3, r3, #3
 800cf2e:	00db      	lsls	r3, r3, #3
 800cf30:	ebad 0d03 	sub.w	sp, sp, r3
 800cf34:	466b      	mov	r3, sp
 800cf36:	3300      	adds	r3, #0
 800cf38:	607b      	str	r3, [r7, #4]
	sprintf(data_str, "GET %s HTTP/1.1\r\nHost: virtualqueue477.herokuapp.com\r\nConnection: keep-alive\r\n\r\n", m->url);
 800cf3a:	6878      	ldr	r0, [r7, #4]
 800cf3c:	693b      	ldr	r3, [r7, #16]
 800cf3e:	685b      	ldr	r3, [r3, #4]
 800cf40:	461a      	mov	r2, r3
 800cf42:	491c      	ldr	r1, [pc, #112]	; (800cfb4 <send_message+0x140>)
 800cf44:	f000 fcd6 	bl	800d8f4 <siprintf>
	str_to_uint(data_str, data, m->url_len + GET_LEN);
 800cf48:	6878      	ldr	r0, [r7, #4]
 800cf4a:	68f9      	ldr	r1, [r7, #12]
 800cf4c:	693b      	ldr	r3, [r7, #16]
 800cf4e:	689b      	ldr	r3, [r3, #8]
 800cf50:	334e      	adds	r3, #78	; 0x4e
 800cf52:	461a      	mov	r2, r3
 800cf54:	f7ff fb36 	bl	800c5c4 <str_to_uint>

	// send
	printf("sending...\r\n");
 800cf58:	4817      	ldr	r0, [pc, #92]	; (800cfb8 <send_message+0x144>)
 800cf5a:	f000 fcb1 	bl	800d8c0 <puts>
	printf("To send:\r\n%s\r\n", data_str);
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	4619      	mov	r1, r3
 800cf62:	4816      	ldr	r0, [pc, #88]	; (800cfbc <send_message+0x148>)
 800cf64:	f000 fc38 	bl	800d7d8 <iprintf>
	memset(esp_recv_buf, 0, 2000);
 800cf68:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800cf6c:	2100      	movs	r1, #0
 800cf6e:	480c      	ldr	r0, [pc, #48]	; (800cfa0 <send_message+0x12c>)
 800cf70:	f000 fb81 	bl	800d676 <memset>
	HAL_UART_Transmit(esp_huart, data, sizeof(data)/sizeof(uint8_t), 100);
 800cf74:	4b12      	ldr	r3, [pc, #72]	; (800cfc0 <send_message+0x14c>)
 800cf76:	6818      	ldr	r0, [r3, #0]
 800cf78:	68f9      	ldr	r1, [r7, #12]
 800cf7a:	b2aa      	uxth	r2, r5
 800cf7c:	2364      	movs	r3, #100	; 0x64
 800cf7e:	f7f9 fa5d 	bl	800643c <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(esp_huart, esp_recv_buf, 2000);
 800cf82:	4b0f      	ldr	r3, [pc, #60]	; (800cfc0 <send_message+0x14c>)
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800cf8a:	4905      	ldr	r1, [pc, #20]	; (800cfa0 <send_message+0x12c>)
 800cf8c:	4618      	mov	r0, r3
 800cf8e:	f7f9 fc57 	bl	8006840 <HAL_UART_Receive_DMA>
 800cf92:	46b5      	mov	sp, r6
}
 800cf94:	bf00      	nop
 800cf96:	371c      	adds	r7, #28
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cf9c:	08010754 	.word	0x08010754
 800cfa0:	20000658 	.word	0x20000658
 800cfa4:	080104ac 	.word	0x080104ac
 800cfa8:	20000e3c 	.word	0x20000e3c
 800cfac:	20000650 	.word	0x20000650
 800cfb0:	200003ec 	.word	0x200003ec
 800cfb4:	08010764 	.word	0x08010764
 800cfb8:	080107b8 	.word	0x080107b8
 800cfbc:	080107c4 	.word	0x080107c4
 800cfc0:	20000e30 	.word	0x20000e30

0800cfc4 <handle_message_response>:

// have gotten a reponse from the web server
// determine the type and handle appropriately
void handle_message_response() {
 800cfc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfc6:	b0a7      	sub	sp, #156	; 0x9c
 800cfc8:	af04      	add	r7, sp, #16
 800cfca:	466b      	mov	r3, sp
 800cfcc:	461e      	mov	r6, r3
	printf("Response: %s\r\n", esp_recv_buf);
 800cfce:	49a2      	ldr	r1, [pc, #648]	; (800d258 <handle_message_response+0x294>)
 800cfd0:	48a2      	ldr	r0, [pc, #648]	; (800d25c <handle_message_response+0x298>)
 800cfd2:	f000 fc01 	bl	800d7d8 <iprintf>
	WifiMessage *m = message_queue_head;
 800cfd6:	4ba2      	ldr	r3, [pc, #648]	; (800d260 <handle_message_response+0x29c>)
 800cfd8:	681b      	ldr	r3, [r3, #0]
 800cfda:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

	// if not ok, abandon
	if (strstr(esp_recv_buf, "HTTP/1.1 200 OK") == NULL) {
 800cfde:	49a1      	ldr	r1, [pc, #644]	; (800d264 <handle_message_response+0x2a0>)
 800cfe0:	489d      	ldr	r0, [pc, #628]	; (800d258 <handle_message_response+0x294>)
 800cfe2:	f000 fcda 	bl	800d99a <strstr>
 800cfe6:	4603      	mov	r3, r0
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d136      	bne.n	800d05a <handle_message_response+0x96>
		printf("HTTP ERROR\r\n");
 800cfec:	489e      	ldr	r0, [pc, #632]	; (800d268 <handle_message_response+0x2a4>)
 800cfee:	f000 fc67 	bl	800d8c0 <puts>
		char error[19];
		sprintf(error, "ERROR: HTTP FAIL %d", m->type);
 800cff2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800cff6:	681a      	ldr	r2, [r3, #0]
 800cff8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800cffc:	499b      	ldr	r1, [pc, #620]	; (800d26c <handle_message_response+0x2a8>)
 800cffe:	4618      	mov	r0, r3
 800d000:	f000 fc78 	bl	800d8f4 <siprintf>
		main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 800d004:	4b9a      	ldr	r3, [pc, #616]	; (800d270 <handle_message_response+0x2ac>)
 800d006:	6818      	ldr	r0, [r3, #0]
 800d008:	4b9a      	ldr	r3, [pc, #616]	; (800d274 <handle_message_response+0x2b0>)
 800d00a:	6819      	ldr	r1, [r3, #0]
 800d00c:	4b9a      	ldr	r3, [pc, #616]	; (800d278 <handle_message_response+0x2b4>)
 800d00e:	681a      	ldr	r2, [r3, #0]
 800d010:	4b9a      	ldr	r3, [pc, #616]	; (800d27c <handle_message_response+0x2b8>)
 800d012:	681c      	ldr	r4, [r3, #0]
 800d014:	2300      	movs	r3, #0
 800d016:	9303      	str	r3, [sp, #12]
 800d018:	2300      	movs	r3, #0
 800d01a:	9302      	str	r3, [sp, #8]
 800d01c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800d020:	9301      	str	r3, [sp, #4]
 800d022:	4b97      	ldr	r3, [pc, #604]	; (800d280 <handle_message_response+0x2bc>)
 800d024:	9300      	str	r3, [sp, #0]
 800d026:	4623      	mov	r3, r4
 800d028:	f7fb fa92 	bl	8008550 <main_display_info>
		message_queue_head = message_queue_head->next;
 800d02c:	4b8c      	ldr	r3, [pc, #560]	; (800d260 <handle_message_response+0x29c>)
 800d02e:	681b      	ldr	r3, [r3, #0]
 800d030:	68db      	ldr	r3, [r3, #12]
 800d032:	4a8b      	ldr	r2, [pc, #556]	; (800d260 <handle_message_response+0x29c>)
 800d034:	6013      	str	r3, [r2, #0]
		free(m->url);
 800d036:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d03a:	685b      	ldr	r3, [r3, #4]
 800d03c:	4618      	mov	r0, r3
 800d03e:	f000 fb07 	bl	800d650 <free>
		free(m);
 800d042:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800d046:	f000 fb03 	bl	800d650 <free>
		message_pending_handling = 0;
 800d04a:	4b8e      	ldr	r3, [pc, #568]	; (800d284 <handle_message_response+0x2c0>)
 800d04c:	2200      	movs	r2, #0
 800d04e:	601a      	str	r2, [r3, #0]
		ready_for_next_message = 1;
 800d050:	4b8d      	ldr	r3, [pc, #564]	; (800d288 <handle_message_response+0x2c4>)
 800d052:	2201      	movs	r2, #1
 800d054:	601a      	str	r2, [r3, #0]
		return;
 800d056:	bf00      	nop
 800d058:	e1da      	b.n	800d410 <handle_message_response+0x44c>
	}

	// get JSON out of repsonse
	char* start = index(esp_recv_buf, '{');
 800d05a:	217b      	movs	r1, #123	; 0x7b
 800d05c:	487e      	ldr	r0, [pc, #504]	; (800d258 <handle_message_response+0x294>)
 800d05e:	f000 fac9 	bl	800d5f4 <index>
 800d062:	f8c7 0080 	str.w	r0, [r7, #128]	; 0x80
	char* end = rindex(esp_recv_buf, '}');
 800d066:	217d      	movs	r1, #125	; 0x7d
 800d068:	487b      	ldr	r0, [pc, #492]	; (800d258 <handle_message_response+0x294>)
 800d06a:	f000 fc31 	bl	800d8d0 <rindex>
 800d06e:	67f8      	str	r0, [r7, #124]	; 0x7c
	int json_len = end-start + 1;
 800d070:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800d072:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d076:	1ad3      	subs	r3, r2, r3
 800d078:	3301      	adds	r3, #1
 800d07a:	67bb      	str	r3, [r7, #120]	; 0x78
	printf("JSON length: %d\r\n", json_len);
 800d07c:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d07e:	4883      	ldr	r0, [pc, #524]	; (800d28c <handle_message_response+0x2c8>)
 800d080:	f000 fbaa 	bl	800d7d8 <iprintf>
	if (json_len <= 0) {
 800d084:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d086:	2b00      	cmp	r3, #0
 800d088:	dc36      	bgt.n	800d0f8 <handle_message_response+0x134>
		printf("ERROR: JSON NOT FOUND IN STRING\r\n");
 800d08a:	4881      	ldr	r0, [pc, #516]	; (800d290 <handle_message_response+0x2cc>)
 800d08c:	f000 fc18 	bl	800d8c0 <puts>
		char error[18];
		sprintf(error, "ERROR: JSON DNE %d", m->type);
 800d090:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d094:	681a      	ldr	r2, [r3, #0]
 800d096:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800d09a:	497e      	ldr	r1, [pc, #504]	; (800d294 <handle_message_response+0x2d0>)
 800d09c:	4618      	mov	r0, r3
 800d09e:	f000 fc29 	bl	800d8f4 <siprintf>
		main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 800d0a2:	4b73      	ldr	r3, [pc, #460]	; (800d270 <handle_message_response+0x2ac>)
 800d0a4:	6818      	ldr	r0, [r3, #0]
 800d0a6:	4b73      	ldr	r3, [pc, #460]	; (800d274 <handle_message_response+0x2b0>)
 800d0a8:	6819      	ldr	r1, [r3, #0]
 800d0aa:	4b73      	ldr	r3, [pc, #460]	; (800d278 <handle_message_response+0x2b4>)
 800d0ac:	681a      	ldr	r2, [r3, #0]
 800d0ae:	4b73      	ldr	r3, [pc, #460]	; (800d27c <handle_message_response+0x2b8>)
 800d0b0:	681c      	ldr	r4, [r3, #0]
 800d0b2:	2300      	movs	r3, #0
 800d0b4:	9303      	str	r3, [sp, #12]
 800d0b6:	2300      	movs	r3, #0
 800d0b8:	9302      	str	r3, [sp, #8]
 800d0ba:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800d0be:	9301      	str	r3, [sp, #4]
 800d0c0:	4b6f      	ldr	r3, [pc, #444]	; (800d280 <handle_message_response+0x2bc>)
 800d0c2:	9300      	str	r3, [sp, #0]
 800d0c4:	4623      	mov	r3, r4
 800d0c6:	f7fb fa43 	bl	8008550 <main_display_info>
		message_queue_head = message_queue_head->next;
 800d0ca:	4b65      	ldr	r3, [pc, #404]	; (800d260 <handle_message_response+0x29c>)
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	68db      	ldr	r3, [r3, #12]
 800d0d0:	4a63      	ldr	r2, [pc, #396]	; (800d260 <handle_message_response+0x29c>)
 800d0d2:	6013      	str	r3, [r2, #0]
		free(m->url);
 800d0d4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d0d8:	685b      	ldr	r3, [r3, #4]
 800d0da:	4618      	mov	r0, r3
 800d0dc:	f000 fab8 	bl	800d650 <free>
		free(m);
 800d0e0:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800d0e4:	f000 fab4 	bl	800d650 <free>
		message_pending_handling = 0;
 800d0e8:	4b66      	ldr	r3, [pc, #408]	; (800d284 <handle_message_response+0x2c0>)
 800d0ea:	2200      	movs	r2, #0
 800d0ec:	601a      	str	r2, [r3, #0]
		ready_for_next_message = 1;
 800d0ee:	4b66      	ldr	r3, [pc, #408]	; (800d288 <handle_message_response+0x2c4>)
 800d0f0:	2201      	movs	r2, #1
 800d0f2:	601a      	str	r2, [r3, #0]
		return;
 800d0f4:	bf00      	nop
 800d0f6:	e18b      	b.n	800d410 <handle_message_response+0x44c>
	}
	char json[json_len+1];
 800d0f8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d0fa:	1c58      	adds	r0, r3, #1
 800d0fc:	1e43      	subs	r3, r0, #1
 800d0fe:	677b      	str	r3, [r7, #116]	; 0x74
 800d100:	4603      	mov	r3, r0
 800d102:	4619      	mov	r1, r3
 800d104:	f04f 0200 	mov.w	r2, #0
 800d108:	f04f 0300 	mov.w	r3, #0
 800d10c:	f04f 0400 	mov.w	r4, #0
 800d110:	00d4      	lsls	r4, r2, #3
 800d112:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d116:	00cb      	lsls	r3, r1, #3
 800d118:	4603      	mov	r3, r0
 800d11a:	4619      	mov	r1, r3
 800d11c:	f04f 0200 	mov.w	r2, #0
 800d120:	f04f 0300 	mov.w	r3, #0
 800d124:	f04f 0400 	mov.w	r4, #0
 800d128:	00d4      	lsls	r4, r2, #3
 800d12a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d12e:	00cb      	lsls	r3, r1, #3
 800d130:	4603      	mov	r3, r0
 800d132:	3307      	adds	r3, #7
 800d134:	08db      	lsrs	r3, r3, #3
 800d136:	00db      	lsls	r3, r3, #3
 800d138:	ebad 0d03 	sub.w	sp, sp, r3
 800d13c:	ab04      	add	r3, sp, #16
 800d13e:	3300      	adds	r3, #0
 800d140:	673b      	str	r3, [r7, #112]	; 0x70
	memcpy(json, start, json_len);
 800d142:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d144:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d146:	f8d7 1080 	ldr.w	r1, [r7, #128]	; 0x80
 800d14a:	4618      	mov	r0, r3
 800d14c:	f000 fa88 	bl	800d660 <memcpy>
	json[json_len] = 0;
 800d150:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800d152:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d154:	4413      	add	r3, r2
 800d156:	2200      	movs	r2, #0
 800d158:	701a      	strb	r2, [r3, #0]
	printf("JSON string: %s\r\n", json);
 800d15a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d15c:	4619      	mov	r1, r3
 800d15e:	484e      	ldr	r0, [pc, #312]	; (800d298 <handle_message_response+0x2d4>)
 800d160:	f000 fb3a 	bl	800d7d8 <iprintf>

	// determine type
	if (m->type == 1) { // QR scan
 800d164:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d168:	681b      	ldr	r3, [r3, #0]
 800d16a:	2b01      	cmp	r3, #1
 800d16c:	f040 80ac 	bne.w	800d2c8 <handle_message_response+0x304>
		printf("WAS QR SCAN\r\n");
 800d170:	484a      	ldr	r0, [pc, #296]	; (800d29c <handle_message_response+0x2d8>)
 800d172:	f000 fba5 	bl	800d8c0 <puts>
		barcode_server_msg* parsed_message = barcode_parse_json(esp_recv_buf);
 800d176:	4838      	ldr	r0, [pc, #224]	; (800d258 <handle_message_response+0x294>)
 800d178:	f7fb ff02 	bl	8008f80 <barcode_parse_json>
 800d17c:	6678      	str	r0, [r7, #100]	; 0x64
		if (parsed_message == NULL) {
 800d17e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d180:	2b00      	cmp	r3, #0
 800d182:	d120      	bne.n	800d1c6 <handle_message_response+0x202>
			printf("FAILED TO PARSE JSON\r\n");
 800d184:	4846      	ldr	r0, [pc, #280]	; (800d2a0 <handle_message_response+0x2dc>)
 800d186:	f000 fb9b 	bl	800d8c0 <puts>
			char error[19];
			sprintf(error, "ERROR: JSON FAIL %d", m->type);
 800d18a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d18e:	681a      	ldr	r2, [r3, #0]
 800d190:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d194:	4943      	ldr	r1, [pc, #268]	; (800d2a4 <handle_message_response+0x2e0>)
 800d196:	4618      	mov	r0, r3
 800d198:	f000 fbac 	bl	800d8f4 <siprintf>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 800d19c:	4b34      	ldr	r3, [pc, #208]	; (800d270 <handle_message_response+0x2ac>)
 800d19e:	6818      	ldr	r0, [r3, #0]
 800d1a0:	4b34      	ldr	r3, [pc, #208]	; (800d274 <handle_message_response+0x2b0>)
 800d1a2:	6819      	ldr	r1, [r3, #0]
 800d1a4:	4b34      	ldr	r3, [pc, #208]	; (800d278 <handle_message_response+0x2b4>)
 800d1a6:	681a      	ldr	r2, [r3, #0]
 800d1a8:	4b34      	ldr	r3, [pc, #208]	; (800d27c <handle_message_response+0x2b8>)
 800d1aa:	681c      	ldr	r4, [r3, #0]
 800d1ac:	2300      	movs	r3, #0
 800d1ae:	9303      	str	r3, [sp, #12]
 800d1b0:	2300      	movs	r3, #0
 800d1b2:	9302      	str	r3, [sp, #8]
 800d1b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800d1b8:	9301      	str	r3, [sp, #4]
 800d1ba:	4b31      	ldr	r3, [pc, #196]	; (800d280 <handle_message_response+0x2bc>)
 800d1bc:	9300      	str	r3, [sp, #0]
 800d1be:	4623      	mov	r3, r4
 800d1c0:	f7fb f9c6 	bl	8008550 <main_display_info>
 800d1c4:	e10a      	b.n	800d3dc <handle_message_response+0x418>
		} else {
			print_out_barcode_msg(parsed_message);
 800d1c6:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d1c8:	f7fc fb92 	bl	80098f0 <print_out_barcode_msg>
			if (parsed_message->isCheckingIn == true) { // take temps
 800d1cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d1ce:	f893 309c 	ldrb.w	r3, [r3, #156]	; 0x9c
 800d1d2:	2b01      	cmp	r3, #1
 800d1d4:	d108      	bne.n	800d1e8 <handle_message_response+0x224>
				people_checking_in += parsed_message->customer.numPeople;
 800d1d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d1d8:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800d1dc:	4b32      	ldr	r3, [pc, #200]	; (800d2a8 <handle_message_response+0x2e4>)
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	4413      	add	r3, r2
 800d1e2:	4a31      	ldr	r2, [pc, #196]	; (800d2a8 <handle_message_response+0x2e4>)
 800d1e4:	6013      	str	r3, [r2, #0]
 800d1e6:	e033      	b.n	800d250 <handle_message_response+0x28c>
			} else if (parsed_message->customer.numPeople == 0) { // can only occur on first scan
 800d1e8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d1ea:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	d116      	bne.n	800d220 <handle_message_response+0x25c>
				printf("FIRST SCAN, WELCOME TO QUEUE\r\n");
 800d1f2:	482e      	ldr	r0, [pc, #184]	; (800d2ac <handle_message_response+0x2e8>)
 800d1f4:	f000 fb64 	bl	800d8c0 <puts>
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "     Welcome to the ABC Store!", "You are now in the Virtual Queue!", NULL, NULL);
 800d1f8:	4b1d      	ldr	r3, [pc, #116]	; (800d270 <handle_message_response+0x2ac>)
 800d1fa:	6818      	ldr	r0, [r3, #0]
 800d1fc:	4b1d      	ldr	r3, [pc, #116]	; (800d274 <handle_message_response+0x2b0>)
 800d1fe:	6819      	ldr	r1, [r3, #0]
 800d200:	4b1d      	ldr	r3, [pc, #116]	; (800d278 <handle_message_response+0x2b4>)
 800d202:	681a      	ldr	r2, [r3, #0]
 800d204:	4b1d      	ldr	r3, [pc, #116]	; (800d27c <handle_message_response+0x2b8>)
 800d206:	681c      	ldr	r4, [r3, #0]
 800d208:	2300      	movs	r3, #0
 800d20a:	9303      	str	r3, [sp, #12]
 800d20c:	2300      	movs	r3, #0
 800d20e:	9302      	str	r3, [sp, #8]
 800d210:	4b27      	ldr	r3, [pc, #156]	; (800d2b0 <handle_message_response+0x2ec>)
 800d212:	9301      	str	r3, [sp, #4]
 800d214:	4b27      	ldr	r3, [pc, #156]	; (800d2b4 <handle_message_response+0x2f0>)
 800d216:	9300      	str	r3, [sp, #0]
 800d218:	4623      	mov	r3, r4
 800d21a:	f7fb f999 	bl	8008550 <main_display_info>
 800d21e:	e017      	b.n	800d250 <handle_message_response+0x28c>
			} else {
				printf("NOT YOUR TURN\r\n");
 800d220:	4825      	ldr	r0, [pc, #148]	; (800d2b8 <handle_message_response+0x2f4>)
 800d222:	f000 fb4d 	bl	800d8c0 <puts>
				main_display_info(display_handle, num_in_store, queue_length, store_capacity, "Sorry,", parsed_message->customer.name, "It is not your turn to enter.", "Check your device for your place in the queue.");
 800d226:	4b12      	ldr	r3, [pc, #72]	; (800d270 <handle_message_response+0x2ac>)
 800d228:	6818      	ldr	r0, [r3, #0]
 800d22a:	4b12      	ldr	r3, [pc, #72]	; (800d274 <handle_message_response+0x2b0>)
 800d22c:	6819      	ldr	r1, [r3, #0]
 800d22e:	4b12      	ldr	r3, [pc, #72]	; (800d278 <handle_message_response+0x2b4>)
 800d230:	681c      	ldr	r4, [r3, #0]
 800d232:	4b12      	ldr	r3, [pc, #72]	; (800d27c <handle_message_response+0x2b8>)
 800d234:	681d      	ldr	r5, [r3, #0]
 800d236:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d238:	3304      	adds	r3, #4
 800d23a:	4a20      	ldr	r2, [pc, #128]	; (800d2bc <handle_message_response+0x2f8>)
 800d23c:	9203      	str	r2, [sp, #12]
 800d23e:	4a20      	ldr	r2, [pc, #128]	; (800d2c0 <handle_message_response+0x2fc>)
 800d240:	9202      	str	r2, [sp, #8]
 800d242:	9301      	str	r3, [sp, #4]
 800d244:	4b1f      	ldr	r3, [pc, #124]	; (800d2c4 <handle_message_response+0x300>)
 800d246:	9300      	str	r3, [sp, #0]
 800d248:	462b      	mov	r3, r5
 800d24a:	4622      	mov	r2, r4
 800d24c:	f7fb f980 	bl	8008550 <main_display_info>
			}
			free(parsed_message);
 800d250:	6e78      	ldr	r0, [r7, #100]	; 0x64
 800d252:	f000 f9fd 	bl	800d650 <free>
 800d256:	e0c1      	b.n	800d3dc <handle_message_response+0x418>
 800d258:	20000658 	.word	0x20000658
 800d25c:	080107d4 	.word	0x080107d4
 800d260:	200003ec 	.word	0x200003ec
 800d264:	080107e4 	.word	0x080107e4
 800d268:	080107f4 	.word	0x080107f4
 800d26c:	08010800 	.word	0x08010800
 800d270:	20000378 	.word	0x20000378
 800d274:	20000e48 	.word	0x20000e48
 800d278:	20000e44 	.word	0x20000e44
 800d27c:	20000e28 	.word	0x20000e28
 800d280:	080104dc 	.word	0x080104dc
 800d284:	20000654 	.word	0x20000654
 800d288:	20000e40 	.word	0x20000e40
 800d28c:	08010814 	.word	0x08010814
 800d290:	08010828 	.word	0x08010828
 800d294:	0801084c 	.word	0x0801084c
 800d298:	08010860 	.word	0x08010860
 800d29c:	08010874 	.word	0x08010874
 800d2a0:	08010884 	.word	0x08010884
 800d2a4:	0801089c 	.word	0x0801089c
 800d2a8:	20000e34 	.word	0x20000e34
 800d2ac:	080108b0 	.word	0x080108b0
 800d2b0:	080108d0 	.word	0x080108d0
 800d2b4:	080108f4 	.word	0x080108f4
 800d2b8:	08010914 	.word	0x08010914
 800d2bc:	08010924 	.word	0x08010924
 800d2c0:	08010954 	.word	0x08010954
 800d2c4:	08010974 	.word	0x08010974
		}
	} else if (m->type == 2) { // things w/o data - entry, exit, tempError, unauthEntry
 800d2c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	2b02      	cmp	r3, #2
 800d2d0:	d131      	bne.n	800d336 <handle_message_response+0x372>
		printf("WAS NO DATA TYPE (ENTRY, EXIT, TEMP ERROR, UNAUTH ENTRY)\r\n");
 800d2d2:	4851      	ldr	r0, [pc, #324]	; (800d418 <handle_message_response+0x454>)
 800d2d4:	f000 faf4 	bl	800d8c0 <puts>
		no_data_server_msg* parsed_message = no_data_parse_json(esp_recv_buf);
 800d2d8:	4850      	ldr	r0, [pc, #320]	; (800d41c <handle_message_response+0x458>)
 800d2da:	f7fc f88b 	bl	80093f4 <no_data_parse_json>
 800d2de:	66b8      	str	r0, [r7, #104]	; 0x68
		if (parsed_message == NULL) {
 800d2e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d2e2:	2b00      	cmp	r3, #0
 800d2e4:	d120      	bne.n	800d328 <handle_message_response+0x364>
			printf("FAILED TO PARSE JSON\r\n");
 800d2e6:	484e      	ldr	r0, [pc, #312]	; (800d420 <handle_message_response+0x45c>)
 800d2e8:	f000 faea 	bl	800d8c0 <puts>
			char error[19];
			sprintf(error, "ERROR: JSON FAIL %d", m->type);
 800d2ec:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d2f0:	681a      	ldr	r2, [r3, #0]
 800d2f2:	f107 0314 	add.w	r3, r7, #20
 800d2f6:	494b      	ldr	r1, [pc, #300]	; (800d424 <handle_message_response+0x460>)
 800d2f8:	4618      	mov	r0, r3
 800d2fa:	f000 fafb 	bl	800d8f4 <siprintf>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 800d2fe:	4b4a      	ldr	r3, [pc, #296]	; (800d428 <handle_message_response+0x464>)
 800d300:	6818      	ldr	r0, [r3, #0]
 800d302:	4b4a      	ldr	r3, [pc, #296]	; (800d42c <handle_message_response+0x468>)
 800d304:	6819      	ldr	r1, [r3, #0]
 800d306:	4b4a      	ldr	r3, [pc, #296]	; (800d430 <handle_message_response+0x46c>)
 800d308:	681a      	ldr	r2, [r3, #0]
 800d30a:	4b4a      	ldr	r3, [pc, #296]	; (800d434 <handle_message_response+0x470>)
 800d30c:	681c      	ldr	r4, [r3, #0]
 800d30e:	2300      	movs	r3, #0
 800d310:	9303      	str	r3, [sp, #12]
 800d312:	2300      	movs	r3, #0
 800d314:	9302      	str	r3, [sp, #8]
 800d316:	f107 0314 	add.w	r3, r7, #20
 800d31a:	9301      	str	r3, [sp, #4]
 800d31c:	4b46      	ldr	r3, [pc, #280]	; (800d438 <handle_message_response+0x474>)
 800d31e:	9300      	str	r3, [sp, #0]
 800d320:	4623      	mov	r3, r4
 800d322:	f7fb f915 	bl	8008550 <main_display_info>
 800d326:	e059      	b.n	800d3dc <handle_message_response+0x418>
		} else {
			print_out_no_data_msg(parsed_message);
 800d328:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d32a:	f7fc fb1b 	bl	8009964 <print_out_no_data_msg>
			free(parsed_message);
 800d32e:	6eb8      	ldr	r0, [r7, #104]	; 0x68
 800d330:	f000 f98e 	bl	800d650 <free>
 800d334:	e052      	b.n	800d3dc <handle_message_response+0x418>
		}
	} else if (m->type == 3) { // status for display
 800d336:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d33a:	681b      	ldr	r3, [r3, #0]
 800d33c:	2b03      	cmp	r3, #3
 800d33e:	d14d      	bne.n	800d3dc <handle_message_response+0x418>
		printf("WAS STATUS\r\n");
 800d340:	483e      	ldr	r0, [pc, #248]	; (800d43c <handle_message_response+0x478>)
 800d342:	f000 fabd 	bl	800d8c0 <puts>
		status_server_msg* parsed_message = status_parse_json(esp_recv_buf);
 800d346:	4835      	ldr	r0, [pc, #212]	; (800d41c <handle_message_response+0x458>)
 800d348:	f7fc f938 	bl	80095bc <status_parse_json>
 800d34c:	66f8      	str	r0, [r7, #108]	; 0x6c
		if (parsed_message == NULL) {
 800d34e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d350:	2b00      	cmp	r3, #0
 800d352:	d11e      	bne.n	800d392 <handle_message_response+0x3ce>
			printf("FAILED TO PARSE JSON\r\n");
 800d354:	4832      	ldr	r0, [pc, #200]	; (800d420 <handle_message_response+0x45c>)
 800d356:	f000 fab3 	bl	800d8c0 <puts>
			char error[19];
			sprintf(error, "ERROR: JSON FAIL %d", m->type);
 800d35a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d35e:	681a      	ldr	r2, [r3, #0]
 800d360:	463b      	mov	r3, r7
 800d362:	4930      	ldr	r1, [pc, #192]	; (800d424 <handle_message_response+0x460>)
 800d364:	4618      	mov	r0, r3
 800d366:	f000 fac5 	bl	800d8f4 <siprintf>
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "AN ERROR HAS OCCURRED", error, NULL, NULL);
 800d36a:	4b2f      	ldr	r3, [pc, #188]	; (800d428 <handle_message_response+0x464>)
 800d36c:	6818      	ldr	r0, [r3, #0]
 800d36e:	4b2f      	ldr	r3, [pc, #188]	; (800d42c <handle_message_response+0x468>)
 800d370:	6819      	ldr	r1, [r3, #0]
 800d372:	4b2f      	ldr	r3, [pc, #188]	; (800d430 <handle_message_response+0x46c>)
 800d374:	681a      	ldr	r2, [r3, #0]
 800d376:	4b2f      	ldr	r3, [pc, #188]	; (800d434 <handle_message_response+0x470>)
 800d378:	681c      	ldr	r4, [r3, #0]
 800d37a:	2300      	movs	r3, #0
 800d37c:	9303      	str	r3, [sp, #12]
 800d37e:	2300      	movs	r3, #0
 800d380:	9302      	str	r3, [sp, #8]
 800d382:	463b      	mov	r3, r7
 800d384:	9301      	str	r3, [sp, #4]
 800d386:	4b2c      	ldr	r3, [pc, #176]	; (800d438 <handle_message_response+0x474>)
 800d388:	9300      	str	r3, [sp, #0]
 800d38a:	4623      	mov	r3, r4
 800d38c:	f7fb f8e0 	bl	8008550 <main_display_info>
 800d390:	e024      	b.n	800d3dc <handle_message_response+0x418>
		} else {
			print_out_status_msg(parsed_message);
 800d392:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d394:	f7fc faf6 	bl	8009984 <print_out_status_msg>
			queue_length = parsed_message->queueLength;
 800d398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d39a:	685b      	ldr	r3, [r3, #4]
 800d39c:	4a24      	ldr	r2, [pc, #144]	; (800d430 <handle_message_response+0x46c>)
 800d39e:	6013      	str	r3, [r2, #0]
			num_in_store = parsed_message->numPeopleInStore;
 800d3a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d3a2:	689b      	ldr	r3, [r3, #8]
 800d3a4:	4a21      	ldr	r2, [pc, #132]	; (800d42c <handle_message_response+0x468>)
 800d3a6:	6013      	str	r3, [r2, #0]
			store_capacity = parsed_message->maxCapacity;
 800d3a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d3aa:	68db      	ldr	r3, [r3, #12]
 800d3ac:	4a21      	ldr	r2, [pc, #132]	; (800d434 <handle_message_response+0x470>)
 800d3ae:	6013      	str	r3, [r2, #0]
			main_display_info(display_handle, num_in_store, queue_length, store_capacity, "     Welcome to ABC store!", NULL, NULL, NULL);
 800d3b0:	4b1d      	ldr	r3, [pc, #116]	; (800d428 <handle_message_response+0x464>)
 800d3b2:	6818      	ldr	r0, [r3, #0]
 800d3b4:	4b1d      	ldr	r3, [pc, #116]	; (800d42c <handle_message_response+0x468>)
 800d3b6:	6819      	ldr	r1, [r3, #0]
 800d3b8:	4b1d      	ldr	r3, [pc, #116]	; (800d430 <handle_message_response+0x46c>)
 800d3ba:	681a      	ldr	r2, [r3, #0]
 800d3bc:	4b1d      	ldr	r3, [pc, #116]	; (800d434 <handle_message_response+0x470>)
 800d3be:	681c      	ldr	r4, [r3, #0]
 800d3c0:	2300      	movs	r3, #0
 800d3c2:	9303      	str	r3, [sp, #12]
 800d3c4:	2300      	movs	r3, #0
 800d3c6:	9302      	str	r3, [sp, #8]
 800d3c8:	2300      	movs	r3, #0
 800d3ca:	9301      	str	r3, [sp, #4]
 800d3cc:	4b1c      	ldr	r3, [pc, #112]	; (800d440 <handle_message_response+0x47c>)
 800d3ce:	9300      	str	r3, [sp, #0]
 800d3d0:	4623      	mov	r3, r4
 800d3d2:	f7fb f8bd 	bl	8008550 <main_display_info>
			free(parsed_message);
 800d3d6:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800d3d8:	f000 f93a 	bl	800d650 <free>
		}
	}

	// remove message from queue
	message_queue_head = message_queue_head->next;
 800d3dc:	4b19      	ldr	r3, [pc, #100]	; (800d444 <handle_message_response+0x480>)
 800d3de:	681b      	ldr	r3, [r3, #0]
 800d3e0:	68db      	ldr	r3, [r3, #12]
 800d3e2:	4a18      	ldr	r2, [pc, #96]	; (800d444 <handle_message_response+0x480>)
 800d3e4:	6013      	str	r3, [r2, #0]
	free(m->url);
 800d3e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800d3ea:	685b      	ldr	r3, [r3, #4]
 800d3ec:	4618      	mov	r0, r3
 800d3ee:	f000 f92f 	bl	800d650 <free>
	free(m);
 800d3f2:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800d3f6:	f000 f92b 	bl	800d650 <free>
	message_pending_handling = 0;
 800d3fa:	4b13      	ldr	r3, [pc, #76]	; (800d448 <handle_message_response+0x484>)
 800d3fc:	2200      	movs	r2, #0
 800d3fe:	601a      	str	r2, [r3, #0]
	ready_for_next_message = 1;
 800d400:	4b12      	ldr	r3, [pc, #72]	; (800d44c <handle_message_response+0x488>)
 800d402:	2201      	movs	r2, #1
 800d404:	601a      	str	r2, [r3, #0]
	printf("DONE HANDLING RESPONSE\r\n");
 800d406:	4812      	ldr	r0, [pc, #72]	; (800d450 <handle_message_response+0x48c>)
 800d408:	f000 fa5a 	bl	800d8c0 <puts>
 800d40c:	46b5      	mov	sp, r6
 800d40e:	e000      	b.n	800d412 <handle_message_response+0x44e>
 800d410:	46b5      	mov	sp, r6
}
 800d412:	378c      	adds	r7, #140	; 0x8c
 800d414:	46bd      	mov	sp, r7
 800d416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d418:	0801097c 	.word	0x0801097c
 800d41c:	20000658 	.word	0x20000658
 800d420:	08010884 	.word	0x08010884
 800d424:	0801089c 	.word	0x0801089c
 800d428:	20000378 	.word	0x20000378
 800d42c:	20000e48 	.word	0x20000e48
 800d430:	20000e44 	.word	0x20000e44
 800d434:	20000e28 	.word	0x20000e28
 800d438:	080104dc 	.word	0x080104dc
 800d43c:	080109b8 	.word	0x080109b8
 800d440:	080109c4 	.word	0x080109c4
 800d444:	200003ec 	.word	0x200003ec
 800d448:	20000654 	.word	0x20000654
 800d44c:	20000e40 	.word	0x20000e40
 800d450:	080109e0 	.word	0x080109e0

0800d454 <send_entry>:

// enqueues an entry message
void send_entry() {
 800d454:	b580      	push	{r7, lr}
 800d456:	b092      	sub	sp, #72	; 0x48
 800d458:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/enteredStore?storeSecret=grp4";
 800d45a:	4a08      	ldr	r2, [pc, #32]	; (800d47c <send_entry+0x28>)
 800d45c:	1d3b      	adds	r3, r7, #4
 800d45e:	4611      	mov	r1, r2
 800d460:	2244      	movs	r2, #68	; 0x44
 800d462:	4618      	mov	r0, r3
 800d464:	f000 f8fc 	bl	800d660 <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 800d468:	1d3b      	adds	r3, r7, #4
 800d46a:	2243      	movs	r2, #67	; 0x43
 800d46c:	4619      	mov	r1, r3
 800d46e:	2002      	movs	r0, #2
 800d470:	f7ff fc0e 	bl	800cc90 <new_message>
}
 800d474:	bf00      	nop
 800d476:	3748      	adds	r7, #72	; 0x48
 800d478:	46bd      	mov	sp, r7
 800d47a:	bd80      	pop	{r7, pc}
 800d47c:	080109f8 	.word	0x080109f8

0800d480 <send_exit>:

// enqueues an exit message
void send_exit() {
 800d480:	b580      	push	{r7, lr}
 800d482:	b092      	sub	sp, #72	; 0x48
 800d484:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/leftStore?storeSecret=grp4";
 800d486:	4a08      	ldr	r2, [pc, #32]	; (800d4a8 <send_exit+0x28>)
 800d488:	1d3b      	adds	r3, r7, #4
 800d48a:	4611      	mov	r1, r2
 800d48c:	2241      	movs	r2, #65	; 0x41
 800d48e:	4618      	mov	r0, r3
 800d490:	f000 f8e6 	bl	800d660 <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 800d494:	1d3b      	adds	r3, r7, #4
 800d496:	2240      	movs	r2, #64	; 0x40
 800d498:	4619      	mov	r1, r3
 800d49a:	2002      	movs	r0, #2
 800d49c:	f7ff fbf8 	bl	800cc90 <new_message>
}
 800d4a0:	bf00      	nop
 800d4a2:	3748      	adds	r7, #72	; 0x48
 800d4a4:	46bd      	mov	sp, r7
 800d4a6:	bd80      	pop	{r7, pc}
 800d4a8:	08010a3c 	.word	0x08010a3c

0800d4ac <get_status>:

// enqueues a status message
void get_status() {
 800d4ac:	b580      	push	{r7, lr}
 800d4ae:	b092      	sub	sp, #72	; 0x48
 800d4b0:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/getStatus?storeSecret=grp4";
 800d4b2:	4a08      	ldr	r2, [pc, #32]	; (800d4d4 <get_status+0x28>)
 800d4b4:	1d3b      	adds	r3, r7, #4
 800d4b6:	4611      	mov	r1, r2
 800d4b8:	2241      	movs	r2, #65	; 0x41
 800d4ba:	4618      	mov	r0, r3
 800d4bc:	f000 f8d0 	bl	800d660 <memcpy>
	new_message(3, url, sizeof(url)/sizeof(uint8_t)-1);
 800d4c0:	1d3b      	adds	r3, r7, #4
 800d4c2:	2240      	movs	r2, #64	; 0x40
 800d4c4:	4619      	mov	r1, r3
 800d4c6:	2003      	movs	r0, #3
 800d4c8:	f7ff fbe2 	bl	800cc90 <new_message>
}
 800d4cc:	bf00      	nop
 800d4ce:	3748      	adds	r7, #72	; 0x48
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	bd80      	pop	{r7, pc}
 800d4d4:	08010a80 	.word	0x08010a80

0800d4d8 <send_tempError>:

void send_tempError(int temp) {
 800d4d8:	b5b0      	push	{r4, r5, r7, lr}
 800d4da:	b086      	sub	sp, #24
 800d4dc:	af00      	add	r7, sp, #0
 800d4de:	6078      	str	r0, [r7, #4]
 800d4e0:	466b      	mov	r3, sp
 800d4e2:	461d      	mov	r5, r3
	int digits = count_digits(temp);
 800d4e4:	6878      	ldr	r0, [r7, #4]
 800d4e6:	f7ff f84f 	bl	800c588 <count_digits>
 800d4ea:	6178      	str	r0, [r7, #20]
	uint8_t url[TEMP_LEN + digits];
 800d4ec:	697b      	ldr	r3, [r7, #20]
 800d4ee:	f103 0047 	add.w	r0, r3, #71	; 0x47
 800d4f2:	1e43      	subs	r3, r0, #1
 800d4f4:	613b      	str	r3, [r7, #16]
 800d4f6:	4603      	mov	r3, r0
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	f04f 0200 	mov.w	r2, #0
 800d4fe:	f04f 0300 	mov.w	r3, #0
 800d502:	f04f 0400 	mov.w	r4, #0
 800d506:	00d4      	lsls	r4, r2, #3
 800d508:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d50c:	00cb      	lsls	r3, r1, #3
 800d50e:	4603      	mov	r3, r0
 800d510:	4619      	mov	r1, r3
 800d512:	f04f 0200 	mov.w	r2, #0
 800d516:	f04f 0300 	mov.w	r3, #0
 800d51a:	f04f 0400 	mov.w	r4, #0
 800d51e:	00d4      	lsls	r4, r2, #3
 800d520:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800d524:	00cb      	lsls	r3, r1, #3
 800d526:	4603      	mov	r3, r0
 800d528:	3307      	adds	r3, #7
 800d52a:	08db      	lsrs	r3, r3, #3
 800d52c:	00db      	lsls	r3, r3, #3
 800d52e:	ebad 0d03 	sub.w	sp, sp, r3
 800d532:	466b      	mov	r3, sp
 800d534:	3300      	adds	r3, #0
 800d536:	60fb      	str	r3, [r7, #12]
	sprintf(url, "https://virtualqueue477.herokuapp.com/tempError?storeSecret=grp4&temp=%d", temp);
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	687a      	ldr	r2, [r7, #4]
 800d53c:	4907      	ldr	r1, [pc, #28]	; (800d55c <send_tempError+0x84>)
 800d53e:	4618      	mov	r0, r3
 800d540:	f000 f9d8 	bl	800d8f4 <siprintf>
	new_message(2, url, TEMP_LEN + digits);
 800d544:	68f9      	ldr	r1, [r7, #12]
 800d546:	697b      	ldr	r3, [r7, #20]
 800d548:	3347      	adds	r3, #71	; 0x47
 800d54a:	461a      	mov	r2, r3
 800d54c:	2002      	movs	r0, #2
 800d54e:	f7ff fb9f 	bl	800cc90 <new_message>
 800d552:	46ad      	mov	sp, r5
}
 800d554:	bf00      	nop
 800d556:	3718      	adds	r7, #24
 800d558:	46bd      	mov	sp, r7
 800d55a:	bdb0      	pop	{r4, r5, r7, pc}
 800d55c:	08010ac4 	.word	0x08010ac4

0800d560 <send_unauthorizedEntry>:

void send_unauthorizedEntry() {
 800d560:	b580      	push	{r7, lr}
 800d562:	b094      	sub	sp, #80	; 0x50
 800d564:	af00      	add	r7, sp, #0
	uint8_t url[] = "https://virtualqueue477.herokuapp.com/unauthorizedEntry?storeSecret=grp4";
 800d566:	4a08      	ldr	r2, [pc, #32]	; (800d588 <send_unauthorizedEntry+0x28>)
 800d568:	1d3b      	adds	r3, r7, #4
 800d56a:	4611      	mov	r1, r2
 800d56c:	2249      	movs	r2, #73	; 0x49
 800d56e:	4618      	mov	r0, r3
 800d570:	f000 f876 	bl	800d660 <memcpy>
	new_message(2, url, sizeof(url)/sizeof(uint8_t)-1);
 800d574:	1d3b      	adds	r3, r7, #4
 800d576:	2248      	movs	r2, #72	; 0x48
 800d578:	4619      	mov	r1, r3
 800d57a:	2002      	movs	r0, #2
 800d57c:	f7ff fb88 	bl	800cc90 <new_message>
}
 800d580:	bf00      	nop
 800d582:	3750      	adds	r7, #80	; 0x50
 800d584:	46bd      	mov	sp, r7
 800d586:	bd80      	pop	{r7, pc}
 800d588:	08010b10 	.word	0x08010b10

0800d58c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800d58c:	f8df d034 	ldr.w	sp, [pc, #52]	; 800d5c4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800d590:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800d592:	e003      	b.n	800d59c <LoopCopyDataInit>

0800d594 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800d594:	4b0c      	ldr	r3, [pc, #48]	; (800d5c8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800d596:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800d598:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800d59a:	3104      	adds	r1, #4

0800d59c <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 800d59c:	480b      	ldr	r0, [pc, #44]	; (800d5cc <LoopForever+0xa>)
	ldr	r3, =_edata
 800d59e:	4b0c      	ldr	r3, [pc, #48]	; (800d5d0 <LoopForever+0xe>)
	adds	r2, r0, r1
 800d5a0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800d5a2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800d5a4:	d3f6      	bcc.n	800d594 <CopyDataInit>
	ldr	r2, =_sbss
 800d5a6:	4a0b      	ldr	r2, [pc, #44]	; (800d5d4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800d5a8:	e002      	b.n	800d5b0 <LoopFillZerobss>

0800d5aa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800d5aa:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800d5ac:	f842 3b04 	str.w	r3, [r2], #4

0800d5b0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800d5b0:	4b09      	ldr	r3, [pc, #36]	; (800d5d8 <LoopForever+0x16>)
	cmp	r2, r3
 800d5b2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800d5b4:	d3f9      	bcc.n	800d5aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800d5b6:	f7fe fdf5 	bl	800c1a4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800d5ba:	f000 f81d 	bl	800d5f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800d5be:	f7fc fa09 	bl	80099d4 <main>

0800d5c2 <LoopForever>:

LoopForever:
    b LoopForever
 800d5c2:	e7fe      	b.n	800d5c2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800d5c4:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 800d5c8:	08010e30 	.word	0x08010e30
	ldr	r0, =_sdata
 800d5cc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800d5d0:	20000200 	.word	0x20000200
	ldr	r2, =_sbss
 800d5d4:	20000200 	.word	0x20000200
	ldr	r3, = _ebss
 800d5d8:	20000e50 	.word	0x20000e50

0800d5dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800d5dc:	e7fe      	b.n	800d5dc <ADC1_2_IRQHandler>

0800d5de <atoi>:
 800d5de:	220a      	movs	r2, #10
 800d5e0:	2100      	movs	r1, #0
 800d5e2:	f000 ba6f 	b.w	800dac4 <strtol>
	...

0800d5e8 <__errno>:
 800d5e8:	4b01      	ldr	r3, [pc, #4]	; (800d5f0 <__errno+0x8>)
 800d5ea:	6818      	ldr	r0, [r3, #0]
 800d5ec:	4770      	bx	lr
 800d5ee:	bf00      	nop
 800d5f0:	2000002c 	.word	0x2000002c

0800d5f4 <index>:
 800d5f4:	f000 b99e 	b.w	800d934 <strchr>

0800d5f8 <__libc_init_array>:
 800d5f8:	b570      	push	{r4, r5, r6, lr}
 800d5fa:	4e0d      	ldr	r6, [pc, #52]	; (800d630 <__libc_init_array+0x38>)
 800d5fc:	4c0d      	ldr	r4, [pc, #52]	; (800d634 <__libc_init_array+0x3c>)
 800d5fe:	1ba4      	subs	r4, r4, r6
 800d600:	10a4      	asrs	r4, r4, #2
 800d602:	2500      	movs	r5, #0
 800d604:	42a5      	cmp	r5, r4
 800d606:	d109      	bne.n	800d61c <__libc_init_array+0x24>
 800d608:	4e0b      	ldr	r6, [pc, #44]	; (800d638 <__libc_init_array+0x40>)
 800d60a:	4c0c      	ldr	r4, [pc, #48]	; (800d63c <__libc_init_array+0x44>)
 800d60c:	f002 fcca 	bl	800ffa4 <_init>
 800d610:	1ba4      	subs	r4, r4, r6
 800d612:	10a4      	asrs	r4, r4, #2
 800d614:	2500      	movs	r5, #0
 800d616:	42a5      	cmp	r5, r4
 800d618:	d105      	bne.n	800d626 <__libc_init_array+0x2e>
 800d61a:	bd70      	pop	{r4, r5, r6, pc}
 800d61c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d620:	4798      	blx	r3
 800d622:	3501      	adds	r5, #1
 800d624:	e7ee      	b.n	800d604 <__libc_init_array+0xc>
 800d626:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d62a:	4798      	blx	r3
 800d62c:	3501      	adds	r5, #1
 800d62e:	e7f2      	b.n	800d616 <__libc_init_array+0x1e>
 800d630:	08010e28 	.word	0x08010e28
 800d634:	08010e28 	.word	0x08010e28
 800d638:	08010e28 	.word	0x08010e28
 800d63c:	08010e2c 	.word	0x08010e2c

0800d640 <malloc>:
 800d640:	4b02      	ldr	r3, [pc, #8]	; (800d64c <malloc+0xc>)
 800d642:	4601      	mov	r1, r0
 800d644:	6818      	ldr	r0, [r3, #0]
 800d646:	f000 b86d 	b.w	800d724 <_malloc_r>
 800d64a:	bf00      	nop
 800d64c:	2000002c 	.word	0x2000002c

0800d650 <free>:
 800d650:	4b02      	ldr	r3, [pc, #8]	; (800d65c <free+0xc>)
 800d652:	4601      	mov	r1, r0
 800d654:	6818      	ldr	r0, [r3, #0]
 800d656:	f000 b817 	b.w	800d688 <_free_r>
 800d65a:	bf00      	nop
 800d65c:	2000002c 	.word	0x2000002c

0800d660 <memcpy>:
 800d660:	b510      	push	{r4, lr}
 800d662:	1e43      	subs	r3, r0, #1
 800d664:	440a      	add	r2, r1
 800d666:	4291      	cmp	r1, r2
 800d668:	d100      	bne.n	800d66c <memcpy+0xc>
 800d66a:	bd10      	pop	{r4, pc}
 800d66c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d670:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d674:	e7f7      	b.n	800d666 <memcpy+0x6>

0800d676 <memset>:
 800d676:	4402      	add	r2, r0
 800d678:	4603      	mov	r3, r0
 800d67a:	4293      	cmp	r3, r2
 800d67c:	d100      	bne.n	800d680 <memset+0xa>
 800d67e:	4770      	bx	lr
 800d680:	f803 1b01 	strb.w	r1, [r3], #1
 800d684:	e7f9      	b.n	800d67a <memset+0x4>
	...

0800d688 <_free_r>:
 800d688:	b538      	push	{r3, r4, r5, lr}
 800d68a:	4605      	mov	r5, r0
 800d68c:	2900      	cmp	r1, #0
 800d68e:	d045      	beq.n	800d71c <_free_r+0x94>
 800d690:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d694:	1f0c      	subs	r4, r1, #4
 800d696:	2b00      	cmp	r3, #0
 800d698:	bfb8      	it	lt
 800d69a:	18e4      	addlt	r4, r4, r3
 800d69c:	f000 fcdc 	bl	800e058 <__malloc_lock>
 800d6a0:	4a1f      	ldr	r2, [pc, #124]	; (800d720 <_free_r+0x98>)
 800d6a2:	6813      	ldr	r3, [r2, #0]
 800d6a4:	4610      	mov	r0, r2
 800d6a6:	b933      	cbnz	r3, 800d6b6 <_free_r+0x2e>
 800d6a8:	6063      	str	r3, [r4, #4]
 800d6aa:	6014      	str	r4, [r2, #0]
 800d6ac:	4628      	mov	r0, r5
 800d6ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d6b2:	f000 bcd2 	b.w	800e05a <__malloc_unlock>
 800d6b6:	42a3      	cmp	r3, r4
 800d6b8:	d90c      	bls.n	800d6d4 <_free_r+0x4c>
 800d6ba:	6821      	ldr	r1, [r4, #0]
 800d6bc:	1862      	adds	r2, r4, r1
 800d6be:	4293      	cmp	r3, r2
 800d6c0:	bf04      	itt	eq
 800d6c2:	681a      	ldreq	r2, [r3, #0]
 800d6c4:	685b      	ldreq	r3, [r3, #4]
 800d6c6:	6063      	str	r3, [r4, #4]
 800d6c8:	bf04      	itt	eq
 800d6ca:	1852      	addeq	r2, r2, r1
 800d6cc:	6022      	streq	r2, [r4, #0]
 800d6ce:	6004      	str	r4, [r0, #0]
 800d6d0:	e7ec      	b.n	800d6ac <_free_r+0x24>
 800d6d2:	4613      	mov	r3, r2
 800d6d4:	685a      	ldr	r2, [r3, #4]
 800d6d6:	b10a      	cbz	r2, 800d6dc <_free_r+0x54>
 800d6d8:	42a2      	cmp	r2, r4
 800d6da:	d9fa      	bls.n	800d6d2 <_free_r+0x4a>
 800d6dc:	6819      	ldr	r1, [r3, #0]
 800d6de:	1858      	adds	r0, r3, r1
 800d6e0:	42a0      	cmp	r0, r4
 800d6e2:	d10b      	bne.n	800d6fc <_free_r+0x74>
 800d6e4:	6820      	ldr	r0, [r4, #0]
 800d6e6:	4401      	add	r1, r0
 800d6e8:	1858      	adds	r0, r3, r1
 800d6ea:	4282      	cmp	r2, r0
 800d6ec:	6019      	str	r1, [r3, #0]
 800d6ee:	d1dd      	bne.n	800d6ac <_free_r+0x24>
 800d6f0:	6810      	ldr	r0, [r2, #0]
 800d6f2:	6852      	ldr	r2, [r2, #4]
 800d6f4:	605a      	str	r2, [r3, #4]
 800d6f6:	4401      	add	r1, r0
 800d6f8:	6019      	str	r1, [r3, #0]
 800d6fa:	e7d7      	b.n	800d6ac <_free_r+0x24>
 800d6fc:	d902      	bls.n	800d704 <_free_r+0x7c>
 800d6fe:	230c      	movs	r3, #12
 800d700:	602b      	str	r3, [r5, #0]
 800d702:	e7d3      	b.n	800d6ac <_free_r+0x24>
 800d704:	6820      	ldr	r0, [r4, #0]
 800d706:	1821      	adds	r1, r4, r0
 800d708:	428a      	cmp	r2, r1
 800d70a:	bf04      	itt	eq
 800d70c:	6811      	ldreq	r1, [r2, #0]
 800d70e:	6852      	ldreq	r2, [r2, #4]
 800d710:	6062      	str	r2, [r4, #4]
 800d712:	bf04      	itt	eq
 800d714:	1809      	addeq	r1, r1, r0
 800d716:	6021      	streq	r1, [r4, #0]
 800d718:	605c      	str	r4, [r3, #4]
 800d71a:	e7c7      	b.n	800d6ac <_free_r+0x24>
 800d71c:	bd38      	pop	{r3, r4, r5, pc}
 800d71e:	bf00      	nop
 800d720:	20000260 	.word	0x20000260

0800d724 <_malloc_r>:
 800d724:	b570      	push	{r4, r5, r6, lr}
 800d726:	1ccd      	adds	r5, r1, #3
 800d728:	f025 0503 	bic.w	r5, r5, #3
 800d72c:	3508      	adds	r5, #8
 800d72e:	2d0c      	cmp	r5, #12
 800d730:	bf38      	it	cc
 800d732:	250c      	movcc	r5, #12
 800d734:	2d00      	cmp	r5, #0
 800d736:	4606      	mov	r6, r0
 800d738:	db01      	blt.n	800d73e <_malloc_r+0x1a>
 800d73a:	42a9      	cmp	r1, r5
 800d73c:	d903      	bls.n	800d746 <_malloc_r+0x22>
 800d73e:	230c      	movs	r3, #12
 800d740:	6033      	str	r3, [r6, #0]
 800d742:	2000      	movs	r0, #0
 800d744:	bd70      	pop	{r4, r5, r6, pc}
 800d746:	f000 fc87 	bl	800e058 <__malloc_lock>
 800d74a:	4a21      	ldr	r2, [pc, #132]	; (800d7d0 <_malloc_r+0xac>)
 800d74c:	6814      	ldr	r4, [r2, #0]
 800d74e:	4621      	mov	r1, r4
 800d750:	b991      	cbnz	r1, 800d778 <_malloc_r+0x54>
 800d752:	4c20      	ldr	r4, [pc, #128]	; (800d7d4 <_malloc_r+0xb0>)
 800d754:	6823      	ldr	r3, [r4, #0]
 800d756:	b91b      	cbnz	r3, 800d760 <_malloc_r+0x3c>
 800d758:	4630      	mov	r0, r6
 800d75a:	f000 f8bb 	bl	800d8d4 <_sbrk_r>
 800d75e:	6020      	str	r0, [r4, #0]
 800d760:	4629      	mov	r1, r5
 800d762:	4630      	mov	r0, r6
 800d764:	f000 f8b6 	bl	800d8d4 <_sbrk_r>
 800d768:	1c43      	adds	r3, r0, #1
 800d76a:	d124      	bne.n	800d7b6 <_malloc_r+0x92>
 800d76c:	230c      	movs	r3, #12
 800d76e:	6033      	str	r3, [r6, #0]
 800d770:	4630      	mov	r0, r6
 800d772:	f000 fc72 	bl	800e05a <__malloc_unlock>
 800d776:	e7e4      	b.n	800d742 <_malloc_r+0x1e>
 800d778:	680b      	ldr	r3, [r1, #0]
 800d77a:	1b5b      	subs	r3, r3, r5
 800d77c:	d418      	bmi.n	800d7b0 <_malloc_r+0x8c>
 800d77e:	2b0b      	cmp	r3, #11
 800d780:	d90f      	bls.n	800d7a2 <_malloc_r+0x7e>
 800d782:	600b      	str	r3, [r1, #0]
 800d784:	50cd      	str	r5, [r1, r3]
 800d786:	18cc      	adds	r4, r1, r3
 800d788:	4630      	mov	r0, r6
 800d78a:	f000 fc66 	bl	800e05a <__malloc_unlock>
 800d78e:	f104 000b 	add.w	r0, r4, #11
 800d792:	1d23      	adds	r3, r4, #4
 800d794:	f020 0007 	bic.w	r0, r0, #7
 800d798:	1ac3      	subs	r3, r0, r3
 800d79a:	d0d3      	beq.n	800d744 <_malloc_r+0x20>
 800d79c:	425a      	negs	r2, r3
 800d79e:	50e2      	str	r2, [r4, r3]
 800d7a0:	e7d0      	b.n	800d744 <_malloc_r+0x20>
 800d7a2:	428c      	cmp	r4, r1
 800d7a4:	684b      	ldr	r3, [r1, #4]
 800d7a6:	bf16      	itet	ne
 800d7a8:	6063      	strne	r3, [r4, #4]
 800d7aa:	6013      	streq	r3, [r2, #0]
 800d7ac:	460c      	movne	r4, r1
 800d7ae:	e7eb      	b.n	800d788 <_malloc_r+0x64>
 800d7b0:	460c      	mov	r4, r1
 800d7b2:	6849      	ldr	r1, [r1, #4]
 800d7b4:	e7cc      	b.n	800d750 <_malloc_r+0x2c>
 800d7b6:	1cc4      	adds	r4, r0, #3
 800d7b8:	f024 0403 	bic.w	r4, r4, #3
 800d7bc:	42a0      	cmp	r0, r4
 800d7be:	d005      	beq.n	800d7cc <_malloc_r+0xa8>
 800d7c0:	1a21      	subs	r1, r4, r0
 800d7c2:	4630      	mov	r0, r6
 800d7c4:	f000 f886 	bl	800d8d4 <_sbrk_r>
 800d7c8:	3001      	adds	r0, #1
 800d7ca:	d0cf      	beq.n	800d76c <_malloc_r+0x48>
 800d7cc:	6025      	str	r5, [r4, #0]
 800d7ce:	e7db      	b.n	800d788 <_malloc_r+0x64>
 800d7d0:	20000260 	.word	0x20000260
 800d7d4:	20000264 	.word	0x20000264

0800d7d8 <iprintf>:
 800d7d8:	b40f      	push	{r0, r1, r2, r3}
 800d7da:	4b0a      	ldr	r3, [pc, #40]	; (800d804 <iprintf+0x2c>)
 800d7dc:	b513      	push	{r0, r1, r4, lr}
 800d7de:	681c      	ldr	r4, [r3, #0]
 800d7e0:	b124      	cbz	r4, 800d7ec <iprintf+0x14>
 800d7e2:	69a3      	ldr	r3, [r4, #24]
 800d7e4:	b913      	cbnz	r3, 800d7ec <iprintf+0x14>
 800d7e6:	4620      	mov	r0, r4
 800d7e8:	f000 fb32 	bl	800de50 <__sinit>
 800d7ec:	ab05      	add	r3, sp, #20
 800d7ee:	9a04      	ldr	r2, [sp, #16]
 800d7f0:	68a1      	ldr	r1, [r4, #8]
 800d7f2:	9301      	str	r3, [sp, #4]
 800d7f4:	4620      	mov	r0, r4
 800d7f6:	f000 fdad 	bl	800e354 <_vfiprintf_r>
 800d7fa:	b002      	add	sp, #8
 800d7fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d800:	b004      	add	sp, #16
 800d802:	4770      	bx	lr
 800d804:	2000002c 	.word	0x2000002c

0800d808 <_puts_r>:
 800d808:	b570      	push	{r4, r5, r6, lr}
 800d80a:	460e      	mov	r6, r1
 800d80c:	4605      	mov	r5, r0
 800d80e:	b118      	cbz	r0, 800d818 <_puts_r+0x10>
 800d810:	6983      	ldr	r3, [r0, #24]
 800d812:	b90b      	cbnz	r3, 800d818 <_puts_r+0x10>
 800d814:	f000 fb1c 	bl	800de50 <__sinit>
 800d818:	69ab      	ldr	r3, [r5, #24]
 800d81a:	68ac      	ldr	r4, [r5, #8]
 800d81c:	b913      	cbnz	r3, 800d824 <_puts_r+0x1c>
 800d81e:	4628      	mov	r0, r5
 800d820:	f000 fb16 	bl	800de50 <__sinit>
 800d824:	4b23      	ldr	r3, [pc, #140]	; (800d8b4 <_puts_r+0xac>)
 800d826:	429c      	cmp	r4, r3
 800d828:	d117      	bne.n	800d85a <_puts_r+0x52>
 800d82a:	686c      	ldr	r4, [r5, #4]
 800d82c:	89a3      	ldrh	r3, [r4, #12]
 800d82e:	071b      	lsls	r3, r3, #28
 800d830:	d51d      	bpl.n	800d86e <_puts_r+0x66>
 800d832:	6923      	ldr	r3, [r4, #16]
 800d834:	b1db      	cbz	r3, 800d86e <_puts_r+0x66>
 800d836:	3e01      	subs	r6, #1
 800d838:	68a3      	ldr	r3, [r4, #8]
 800d83a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d83e:	3b01      	subs	r3, #1
 800d840:	60a3      	str	r3, [r4, #8]
 800d842:	b9e9      	cbnz	r1, 800d880 <_puts_r+0x78>
 800d844:	2b00      	cmp	r3, #0
 800d846:	da2e      	bge.n	800d8a6 <_puts_r+0x9e>
 800d848:	4622      	mov	r2, r4
 800d84a:	210a      	movs	r1, #10
 800d84c:	4628      	mov	r0, r5
 800d84e:	f000 f94f 	bl	800daf0 <__swbuf_r>
 800d852:	3001      	adds	r0, #1
 800d854:	d011      	beq.n	800d87a <_puts_r+0x72>
 800d856:	200a      	movs	r0, #10
 800d858:	e011      	b.n	800d87e <_puts_r+0x76>
 800d85a:	4b17      	ldr	r3, [pc, #92]	; (800d8b8 <_puts_r+0xb0>)
 800d85c:	429c      	cmp	r4, r3
 800d85e:	d101      	bne.n	800d864 <_puts_r+0x5c>
 800d860:	68ac      	ldr	r4, [r5, #8]
 800d862:	e7e3      	b.n	800d82c <_puts_r+0x24>
 800d864:	4b15      	ldr	r3, [pc, #84]	; (800d8bc <_puts_r+0xb4>)
 800d866:	429c      	cmp	r4, r3
 800d868:	bf08      	it	eq
 800d86a:	68ec      	ldreq	r4, [r5, #12]
 800d86c:	e7de      	b.n	800d82c <_puts_r+0x24>
 800d86e:	4621      	mov	r1, r4
 800d870:	4628      	mov	r0, r5
 800d872:	f000 f98f 	bl	800db94 <__swsetup_r>
 800d876:	2800      	cmp	r0, #0
 800d878:	d0dd      	beq.n	800d836 <_puts_r+0x2e>
 800d87a:	f04f 30ff 	mov.w	r0, #4294967295
 800d87e:	bd70      	pop	{r4, r5, r6, pc}
 800d880:	2b00      	cmp	r3, #0
 800d882:	da04      	bge.n	800d88e <_puts_r+0x86>
 800d884:	69a2      	ldr	r2, [r4, #24]
 800d886:	429a      	cmp	r2, r3
 800d888:	dc06      	bgt.n	800d898 <_puts_r+0x90>
 800d88a:	290a      	cmp	r1, #10
 800d88c:	d004      	beq.n	800d898 <_puts_r+0x90>
 800d88e:	6823      	ldr	r3, [r4, #0]
 800d890:	1c5a      	adds	r2, r3, #1
 800d892:	6022      	str	r2, [r4, #0]
 800d894:	7019      	strb	r1, [r3, #0]
 800d896:	e7cf      	b.n	800d838 <_puts_r+0x30>
 800d898:	4622      	mov	r2, r4
 800d89a:	4628      	mov	r0, r5
 800d89c:	f000 f928 	bl	800daf0 <__swbuf_r>
 800d8a0:	3001      	adds	r0, #1
 800d8a2:	d1c9      	bne.n	800d838 <_puts_r+0x30>
 800d8a4:	e7e9      	b.n	800d87a <_puts_r+0x72>
 800d8a6:	6823      	ldr	r3, [r4, #0]
 800d8a8:	200a      	movs	r0, #10
 800d8aa:	1c5a      	adds	r2, r3, #1
 800d8ac:	6022      	str	r2, [r4, #0]
 800d8ae:	7018      	strb	r0, [r3, #0]
 800d8b0:	e7e5      	b.n	800d87e <_puts_r+0x76>
 800d8b2:	bf00      	nop
 800d8b4:	08010c54 	.word	0x08010c54
 800d8b8:	08010c74 	.word	0x08010c74
 800d8bc:	08010c34 	.word	0x08010c34

0800d8c0 <puts>:
 800d8c0:	4b02      	ldr	r3, [pc, #8]	; (800d8cc <puts+0xc>)
 800d8c2:	4601      	mov	r1, r0
 800d8c4:	6818      	ldr	r0, [r3, #0]
 800d8c6:	f7ff bf9f 	b.w	800d808 <_puts_r>
 800d8ca:	bf00      	nop
 800d8cc:	2000002c 	.word	0x2000002c

0800d8d0 <rindex>:
 800d8d0:	f000 b84f 	b.w	800d972 <strrchr>

0800d8d4 <_sbrk_r>:
 800d8d4:	b538      	push	{r3, r4, r5, lr}
 800d8d6:	4c06      	ldr	r4, [pc, #24]	; (800d8f0 <_sbrk_r+0x1c>)
 800d8d8:	2300      	movs	r3, #0
 800d8da:	4605      	mov	r5, r0
 800d8dc:	4608      	mov	r0, r1
 800d8de:	6023      	str	r3, [r4, #0]
 800d8e0:	f7fe fc34 	bl	800c14c <_sbrk>
 800d8e4:	1c43      	adds	r3, r0, #1
 800d8e6:	d102      	bne.n	800d8ee <_sbrk_r+0x1a>
 800d8e8:	6823      	ldr	r3, [r4, #0]
 800d8ea:	b103      	cbz	r3, 800d8ee <_sbrk_r+0x1a>
 800d8ec:	602b      	str	r3, [r5, #0]
 800d8ee:	bd38      	pop	{r3, r4, r5, pc}
 800d8f0:	20000e4c 	.word	0x20000e4c

0800d8f4 <siprintf>:
 800d8f4:	b40e      	push	{r1, r2, r3}
 800d8f6:	b500      	push	{lr}
 800d8f8:	b09c      	sub	sp, #112	; 0x70
 800d8fa:	ab1d      	add	r3, sp, #116	; 0x74
 800d8fc:	9002      	str	r0, [sp, #8]
 800d8fe:	9006      	str	r0, [sp, #24]
 800d900:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d904:	4809      	ldr	r0, [pc, #36]	; (800d92c <siprintf+0x38>)
 800d906:	9107      	str	r1, [sp, #28]
 800d908:	9104      	str	r1, [sp, #16]
 800d90a:	4909      	ldr	r1, [pc, #36]	; (800d930 <siprintf+0x3c>)
 800d90c:	f853 2b04 	ldr.w	r2, [r3], #4
 800d910:	9105      	str	r1, [sp, #20]
 800d912:	6800      	ldr	r0, [r0, #0]
 800d914:	9301      	str	r3, [sp, #4]
 800d916:	a902      	add	r1, sp, #8
 800d918:	f000 fbfa 	bl	800e110 <_svfiprintf_r>
 800d91c:	9b02      	ldr	r3, [sp, #8]
 800d91e:	2200      	movs	r2, #0
 800d920:	701a      	strb	r2, [r3, #0]
 800d922:	b01c      	add	sp, #112	; 0x70
 800d924:	f85d eb04 	ldr.w	lr, [sp], #4
 800d928:	b003      	add	sp, #12
 800d92a:	4770      	bx	lr
 800d92c:	2000002c 	.word	0x2000002c
 800d930:	ffff0208 	.word	0xffff0208

0800d934 <strchr>:
 800d934:	b2c9      	uxtb	r1, r1
 800d936:	4603      	mov	r3, r0
 800d938:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d93c:	b11a      	cbz	r2, 800d946 <strchr+0x12>
 800d93e:	428a      	cmp	r2, r1
 800d940:	d1f9      	bne.n	800d936 <strchr+0x2>
 800d942:	4618      	mov	r0, r3
 800d944:	4770      	bx	lr
 800d946:	2900      	cmp	r1, #0
 800d948:	bf18      	it	ne
 800d94a:	2300      	movne	r3, #0
 800d94c:	e7f9      	b.n	800d942 <strchr+0xe>

0800d94e <strncmp>:
 800d94e:	b510      	push	{r4, lr}
 800d950:	b16a      	cbz	r2, 800d96e <strncmp+0x20>
 800d952:	3901      	subs	r1, #1
 800d954:	1884      	adds	r4, r0, r2
 800d956:	f810 3b01 	ldrb.w	r3, [r0], #1
 800d95a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800d95e:	4293      	cmp	r3, r2
 800d960:	d103      	bne.n	800d96a <strncmp+0x1c>
 800d962:	42a0      	cmp	r0, r4
 800d964:	d001      	beq.n	800d96a <strncmp+0x1c>
 800d966:	2b00      	cmp	r3, #0
 800d968:	d1f5      	bne.n	800d956 <strncmp+0x8>
 800d96a:	1a98      	subs	r0, r3, r2
 800d96c:	bd10      	pop	{r4, pc}
 800d96e:	4610      	mov	r0, r2
 800d970:	e7fc      	b.n	800d96c <strncmp+0x1e>

0800d972 <strrchr>:
 800d972:	b538      	push	{r3, r4, r5, lr}
 800d974:	4603      	mov	r3, r0
 800d976:	460d      	mov	r5, r1
 800d978:	b969      	cbnz	r1, 800d996 <strrchr+0x24>
 800d97a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d97e:	f7ff bfd9 	b.w	800d934 <strchr>
 800d982:	1c43      	adds	r3, r0, #1
 800d984:	4604      	mov	r4, r0
 800d986:	4629      	mov	r1, r5
 800d988:	4618      	mov	r0, r3
 800d98a:	f7ff ffd3 	bl	800d934 <strchr>
 800d98e:	2800      	cmp	r0, #0
 800d990:	d1f7      	bne.n	800d982 <strrchr+0x10>
 800d992:	4620      	mov	r0, r4
 800d994:	bd38      	pop	{r3, r4, r5, pc}
 800d996:	2400      	movs	r4, #0
 800d998:	e7f5      	b.n	800d986 <strrchr+0x14>

0800d99a <strstr>:
 800d99a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d99c:	7803      	ldrb	r3, [r0, #0]
 800d99e:	b17b      	cbz	r3, 800d9c0 <strstr+0x26>
 800d9a0:	4604      	mov	r4, r0
 800d9a2:	7823      	ldrb	r3, [r4, #0]
 800d9a4:	4620      	mov	r0, r4
 800d9a6:	1c66      	adds	r6, r4, #1
 800d9a8:	b17b      	cbz	r3, 800d9ca <strstr+0x30>
 800d9aa:	1e4a      	subs	r2, r1, #1
 800d9ac:	1e63      	subs	r3, r4, #1
 800d9ae:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800d9b2:	b14d      	cbz	r5, 800d9c8 <strstr+0x2e>
 800d9b4:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800d9b8:	42af      	cmp	r7, r5
 800d9ba:	4634      	mov	r4, r6
 800d9bc:	d0f7      	beq.n	800d9ae <strstr+0x14>
 800d9be:	e7f0      	b.n	800d9a2 <strstr+0x8>
 800d9c0:	780b      	ldrb	r3, [r1, #0]
 800d9c2:	2b00      	cmp	r3, #0
 800d9c4:	bf18      	it	ne
 800d9c6:	2000      	movne	r0, #0
 800d9c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9ca:	4618      	mov	r0, r3
 800d9cc:	e7fc      	b.n	800d9c8 <strstr+0x2e>

0800d9ce <_strtol_l.isra.0>:
 800d9ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d9d2:	4680      	mov	r8, r0
 800d9d4:	4689      	mov	r9, r1
 800d9d6:	4692      	mov	sl, r2
 800d9d8:	461e      	mov	r6, r3
 800d9da:	460f      	mov	r7, r1
 800d9dc:	463d      	mov	r5, r7
 800d9de:	9808      	ldr	r0, [sp, #32]
 800d9e0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d9e4:	f000 fabe 	bl	800df64 <__locale_ctype_ptr_l>
 800d9e8:	4420      	add	r0, r4
 800d9ea:	7843      	ldrb	r3, [r0, #1]
 800d9ec:	f013 0308 	ands.w	r3, r3, #8
 800d9f0:	d132      	bne.n	800da58 <_strtol_l.isra.0+0x8a>
 800d9f2:	2c2d      	cmp	r4, #45	; 0x2d
 800d9f4:	d132      	bne.n	800da5c <_strtol_l.isra.0+0x8e>
 800d9f6:	787c      	ldrb	r4, [r7, #1]
 800d9f8:	1cbd      	adds	r5, r7, #2
 800d9fa:	2201      	movs	r2, #1
 800d9fc:	2e00      	cmp	r6, #0
 800d9fe:	d05d      	beq.n	800dabc <_strtol_l.isra.0+0xee>
 800da00:	2e10      	cmp	r6, #16
 800da02:	d109      	bne.n	800da18 <_strtol_l.isra.0+0x4a>
 800da04:	2c30      	cmp	r4, #48	; 0x30
 800da06:	d107      	bne.n	800da18 <_strtol_l.isra.0+0x4a>
 800da08:	782b      	ldrb	r3, [r5, #0]
 800da0a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800da0e:	2b58      	cmp	r3, #88	; 0x58
 800da10:	d14f      	bne.n	800dab2 <_strtol_l.isra.0+0xe4>
 800da12:	786c      	ldrb	r4, [r5, #1]
 800da14:	2610      	movs	r6, #16
 800da16:	3502      	adds	r5, #2
 800da18:	2a00      	cmp	r2, #0
 800da1a:	bf14      	ite	ne
 800da1c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800da20:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800da24:	2700      	movs	r7, #0
 800da26:	fbb1 fcf6 	udiv	ip, r1, r6
 800da2a:	4638      	mov	r0, r7
 800da2c:	fb06 1e1c 	mls	lr, r6, ip, r1
 800da30:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800da34:	2b09      	cmp	r3, #9
 800da36:	d817      	bhi.n	800da68 <_strtol_l.isra.0+0x9a>
 800da38:	461c      	mov	r4, r3
 800da3a:	42a6      	cmp	r6, r4
 800da3c:	dd23      	ble.n	800da86 <_strtol_l.isra.0+0xb8>
 800da3e:	1c7b      	adds	r3, r7, #1
 800da40:	d007      	beq.n	800da52 <_strtol_l.isra.0+0x84>
 800da42:	4584      	cmp	ip, r0
 800da44:	d31c      	bcc.n	800da80 <_strtol_l.isra.0+0xb2>
 800da46:	d101      	bne.n	800da4c <_strtol_l.isra.0+0x7e>
 800da48:	45a6      	cmp	lr, r4
 800da4a:	db19      	blt.n	800da80 <_strtol_l.isra.0+0xb2>
 800da4c:	fb00 4006 	mla	r0, r0, r6, r4
 800da50:	2701      	movs	r7, #1
 800da52:	f815 4b01 	ldrb.w	r4, [r5], #1
 800da56:	e7eb      	b.n	800da30 <_strtol_l.isra.0+0x62>
 800da58:	462f      	mov	r7, r5
 800da5a:	e7bf      	b.n	800d9dc <_strtol_l.isra.0+0xe>
 800da5c:	2c2b      	cmp	r4, #43	; 0x2b
 800da5e:	bf04      	itt	eq
 800da60:	1cbd      	addeq	r5, r7, #2
 800da62:	787c      	ldrbeq	r4, [r7, #1]
 800da64:	461a      	mov	r2, r3
 800da66:	e7c9      	b.n	800d9fc <_strtol_l.isra.0+0x2e>
 800da68:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800da6c:	2b19      	cmp	r3, #25
 800da6e:	d801      	bhi.n	800da74 <_strtol_l.isra.0+0xa6>
 800da70:	3c37      	subs	r4, #55	; 0x37
 800da72:	e7e2      	b.n	800da3a <_strtol_l.isra.0+0x6c>
 800da74:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800da78:	2b19      	cmp	r3, #25
 800da7a:	d804      	bhi.n	800da86 <_strtol_l.isra.0+0xb8>
 800da7c:	3c57      	subs	r4, #87	; 0x57
 800da7e:	e7dc      	b.n	800da3a <_strtol_l.isra.0+0x6c>
 800da80:	f04f 37ff 	mov.w	r7, #4294967295
 800da84:	e7e5      	b.n	800da52 <_strtol_l.isra.0+0x84>
 800da86:	1c7b      	adds	r3, r7, #1
 800da88:	d108      	bne.n	800da9c <_strtol_l.isra.0+0xce>
 800da8a:	2322      	movs	r3, #34	; 0x22
 800da8c:	f8c8 3000 	str.w	r3, [r8]
 800da90:	4608      	mov	r0, r1
 800da92:	f1ba 0f00 	cmp.w	sl, #0
 800da96:	d107      	bne.n	800daa8 <_strtol_l.isra.0+0xda>
 800da98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da9c:	b102      	cbz	r2, 800daa0 <_strtol_l.isra.0+0xd2>
 800da9e:	4240      	negs	r0, r0
 800daa0:	f1ba 0f00 	cmp.w	sl, #0
 800daa4:	d0f8      	beq.n	800da98 <_strtol_l.isra.0+0xca>
 800daa6:	b10f      	cbz	r7, 800daac <_strtol_l.isra.0+0xde>
 800daa8:	f105 39ff 	add.w	r9, r5, #4294967295
 800daac:	f8ca 9000 	str.w	r9, [sl]
 800dab0:	e7f2      	b.n	800da98 <_strtol_l.isra.0+0xca>
 800dab2:	2430      	movs	r4, #48	; 0x30
 800dab4:	2e00      	cmp	r6, #0
 800dab6:	d1af      	bne.n	800da18 <_strtol_l.isra.0+0x4a>
 800dab8:	2608      	movs	r6, #8
 800daba:	e7ad      	b.n	800da18 <_strtol_l.isra.0+0x4a>
 800dabc:	2c30      	cmp	r4, #48	; 0x30
 800dabe:	d0a3      	beq.n	800da08 <_strtol_l.isra.0+0x3a>
 800dac0:	260a      	movs	r6, #10
 800dac2:	e7a9      	b.n	800da18 <_strtol_l.isra.0+0x4a>

0800dac4 <strtol>:
 800dac4:	4b08      	ldr	r3, [pc, #32]	; (800dae8 <strtol+0x24>)
 800dac6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800dac8:	681c      	ldr	r4, [r3, #0]
 800daca:	4d08      	ldr	r5, [pc, #32]	; (800daec <strtol+0x28>)
 800dacc:	6a23      	ldr	r3, [r4, #32]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	bf08      	it	eq
 800dad2:	462b      	moveq	r3, r5
 800dad4:	9300      	str	r3, [sp, #0]
 800dad6:	4613      	mov	r3, r2
 800dad8:	460a      	mov	r2, r1
 800dada:	4601      	mov	r1, r0
 800dadc:	4620      	mov	r0, r4
 800dade:	f7ff ff76 	bl	800d9ce <_strtol_l.isra.0>
 800dae2:	b003      	add	sp, #12
 800dae4:	bd30      	pop	{r4, r5, pc}
 800dae6:	bf00      	nop
 800dae8:	2000002c 	.word	0x2000002c
 800daec:	20000090 	.word	0x20000090

0800daf0 <__swbuf_r>:
 800daf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800daf2:	460e      	mov	r6, r1
 800daf4:	4614      	mov	r4, r2
 800daf6:	4605      	mov	r5, r0
 800daf8:	b118      	cbz	r0, 800db02 <__swbuf_r+0x12>
 800dafa:	6983      	ldr	r3, [r0, #24]
 800dafc:	b90b      	cbnz	r3, 800db02 <__swbuf_r+0x12>
 800dafe:	f000 f9a7 	bl	800de50 <__sinit>
 800db02:	4b21      	ldr	r3, [pc, #132]	; (800db88 <__swbuf_r+0x98>)
 800db04:	429c      	cmp	r4, r3
 800db06:	d12a      	bne.n	800db5e <__swbuf_r+0x6e>
 800db08:	686c      	ldr	r4, [r5, #4]
 800db0a:	69a3      	ldr	r3, [r4, #24]
 800db0c:	60a3      	str	r3, [r4, #8]
 800db0e:	89a3      	ldrh	r3, [r4, #12]
 800db10:	071a      	lsls	r2, r3, #28
 800db12:	d52e      	bpl.n	800db72 <__swbuf_r+0x82>
 800db14:	6923      	ldr	r3, [r4, #16]
 800db16:	b363      	cbz	r3, 800db72 <__swbuf_r+0x82>
 800db18:	6923      	ldr	r3, [r4, #16]
 800db1a:	6820      	ldr	r0, [r4, #0]
 800db1c:	1ac0      	subs	r0, r0, r3
 800db1e:	6963      	ldr	r3, [r4, #20]
 800db20:	b2f6      	uxtb	r6, r6
 800db22:	4283      	cmp	r3, r0
 800db24:	4637      	mov	r7, r6
 800db26:	dc04      	bgt.n	800db32 <__swbuf_r+0x42>
 800db28:	4621      	mov	r1, r4
 800db2a:	4628      	mov	r0, r5
 800db2c:	f000 f926 	bl	800dd7c <_fflush_r>
 800db30:	bb28      	cbnz	r0, 800db7e <__swbuf_r+0x8e>
 800db32:	68a3      	ldr	r3, [r4, #8]
 800db34:	3b01      	subs	r3, #1
 800db36:	60a3      	str	r3, [r4, #8]
 800db38:	6823      	ldr	r3, [r4, #0]
 800db3a:	1c5a      	adds	r2, r3, #1
 800db3c:	6022      	str	r2, [r4, #0]
 800db3e:	701e      	strb	r6, [r3, #0]
 800db40:	6963      	ldr	r3, [r4, #20]
 800db42:	3001      	adds	r0, #1
 800db44:	4283      	cmp	r3, r0
 800db46:	d004      	beq.n	800db52 <__swbuf_r+0x62>
 800db48:	89a3      	ldrh	r3, [r4, #12]
 800db4a:	07db      	lsls	r3, r3, #31
 800db4c:	d519      	bpl.n	800db82 <__swbuf_r+0x92>
 800db4e:	2e0a      	cmp	r6, #10
 800db50:	d117      	bne.n	800db82 <__swbuf_r+0x92>
 800db52:	4621      	mov	r1, r4
 800db54:	4628      	mov	r0, r5
 800db56:	f000 f911 	bl	800dd7c <_fflush_r>
 800db5a:	b190      	cbz	r0, 800db82 <__swbuf_r+0x92>
 800db5c:	e00f      	b.n	800db7e <__swbuf_r+0x8e>
 800db5e:	4b0b      	ldr	r3, [pc, #44]	; (800db8c <__swbuf_r+0x9c>)
 800db60:	429c      	cmp	r4, r3
 800db62:	d101      	bne.n	800db68 <__swbuf_r+0x78>
 800db64:	68ac      	ldr	r4, [r5, #8]
 800db66:	e7d0      	b.n	800db0a <__swbuf_r+0x1a>
 800db68:	4b09      	ldr	r3, [pc, #36]	; (800db90 <__swbuf_r+0xa0>)
 800db6a:	429c      	cmp	r4, r3
 800db6c:	bf08      	it	eq
 800db6e:	68ec      	ldreq	r4, [r5, #12]
 800db70:	e7cb      	b.n	800db0a <__swbuf_r+0x1a>
 800db72:	4621      	mov	r1, r4
 800db74:	4628      	mov	r0, r5
 800db76:	f000 f80d 	bl	800db94 <__swsetup_r>
 800db7a:	2800      	cmp	r0, #0
 800db7c:	d0cc      	beq.n	800db18 <__swbuf_r+0x28>
 800db7e:	f04f 37ff 	mov.w	r7, #4294967295
 800db82:	4638      	mov	r0, r7
 800db84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800db86:	bf00      	nop
 800db88:	08010c54 	.word	0x08010c54
 800db8c:	08010c74 	.word	0x08010c74
 800db90:	08010c34 	.word	0x08010c34

0800db94 <__swsetup_r>:
 800db94:	4b32      	ldr	r3, [pc, #200]	; (800dc60 <__swsetup_r+0xcc>)
 800db96:	b570      	push	{r4, r5, r6, lr}
 800db98:	681d      	ldr	r5, [r3, #0]
 800db9a:	4606      	mov	r6, r0
 800db9c:	460c      	mov	r4, r1
 800db9e:	b125      	cbz	r5, 800dbaa <__swsetup_r+0x16>
 800dba0:	69ab      	ldr	r3, [r5, #24]
 800dba2:	b913      	cbnz	r3, 800dbaa <__swsetup_r+0x16>
 800dba4:	4628      	mov	r0, r5
 800dba6:	f000 f953 	bl	800de50 <__sinit>
 800dbaa:	4b2e      	ldr	r3, [pc, #184]	; (800dc64 <__swsetup_r+0xd0>)
 800dbac:	429c      	cmp	r4, r3
 800dbae:	d10f      	bne.n	800dbd0 <__swsetup_r+0x3c>
 800dbb0:	686c      	ldr	r4, [r5, #4]
 800dbb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dbb6:	b29a      	uxth	r2, r3
 800dbb8:	0715      	lsls	r5, r2, #28
 800dbba:	d42c      	bmi.n	800dc16 <__swsetup_r+0x82>
 800dbbc:	06d0      	lsls	r0, r2, #27
 800dbbe:	d411      	bmi.n	800dbe4 <__swsetup_r+0x50>
 800dbc0:	2209      	movs	r2, #9
 800dbc2:	6032      	str	r2, [r6, #0]
 800dbc4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dbc8:	81a3      	strh	r3, [r4, #12]
 800dbca:	f04f 30ff 	mov.w	r0, #4294967295
 800dbce:	e03e      	b.n	800dc4e <__swsetup_r+0xba>
 800dbd0:	4b25      	ldr	r3, [pc, #148]	; (800dc68 <__swsetup_r+0xd4>)
 800dbd2:	429c      	cmp	r4, r3
 800dbd4:	d101      	bne.n	800dbda <__swsetup_r+0x46>
 800dbd6:	68ac      	ldr	r4, [r5, #8]
 800dbd8:	e7eb      	b.n	800dbb2 <__swsetup_r+0x1e>
 800dbda:	4b24      	ldr	r3, [pc, #144]	; (800dc6c <__swsetup_r+0xd8>)
 800dbdc:	429c      	cmp	r4, r3
 800dbde:	bf08      	it	eq
 800dbe0:	68ec      	ldreq	r4, [r5, #12]
 800dbe2:	e7e6      	b.n	800dbb2 <__swsetup_r+0x1e>
 800dbe4:	0751      	lsls	r1, r2, #29
 800dbe6:	d512      	bpl.n	800dc0e <__swsetup_r+0x7a>
 800dbe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dbea:	b141      	cbz	r1, 800dbfe <__swsetup_r+0x6a>
 800dbec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dbf0:	4299      	cmp	r1, r3
 800dbf2:	d002      	beq.n	800dbfa <__swsetup_r+0x66>
 800dbf4:	4630      	mov	r0, r6
 800dbf6:	f7ff fd47 	bl	800d688 <_free_r>
 800dbfa:	2300      	movs	r3, #0
 800dbfc:	6363      	str	r3, [r4, #52]	; 0x34
 800dbfe:	89a3      	ldrh	r3, [r4, #12]
 800dc00:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800dc04:	81a3      	strh	r3, [r4, #12]
 800dc06:	2300      	movs	r3, #0
 800dc08:	6063      	str	r3, [r4, #4]
 800dc0a:	6923      	ldr	r3, [r4, #16]
 800dc0c:	6023      	str	r3, [r4, #0]
 800dc0e:	89a3      	ldrh	r3, [r4, #12]
 800dc10:	f043 0308 	orr.w	r3, r3, #8
 800dc14:	81a3      	strh	r3, [r4, #12]
 800dc16:	6923      	ldr	r3, [r4, #16]
 800dc18:	b94b      	cbnz	r3, 800dc2e <__swsetup_r+0x9a>
 800dc1a:	89a3      	ldrh	r3, [r4, #12]
 800dc1c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800dc20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dc24:	d003      	beq.n	800dc2e <__swsetup_r+0x9a>
 800dc26:	4621      	mov	r1, r4
 800dc28:	4630      	mov	r0, r6
 800dc2a:	f000 f9c3 	bl	800dfb4 <__smakebuf_r>
 800dc2e:	89a2      	ldrh	r2, [r4, #12]
 800dc30:	f012 0301 	ands.w	r3, r2, #1
 800dc34:	d00c      	beq.n	800dc50 <__swsetup_r+0xbc>
 800dc36:	2300      	movs	r3, #0
 800dc38:	60a3      	str	r3, [r4, #8]
 800dc3a:	6963      	ldr	r3, [r4, #20]
 800dc3c:	425b      	negs	r3, r3
 800dc3e:	61a3      	str	r3, [r4, #24]
 800dc40:	6923      	ldr	r3, [r4, #16]
 800dc42:	b953      	cbnz	r3, 800dc5a <__swsetup_r+0xc6>
 800dc44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc48:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800dc4c:	d1ba      	bne.n	800dbc4 <__swsetup_r+0x30>
 800dc4e:	bd70      	pop	{r4, r5, r6, pc}
 800dc50:	0792      	lsls	r2, r2, #30
 800dc52:	bf58      	it	pl
 800dc54:	6963      	ldrpl	r3, [r4, #20]
 800dc56:	60a3      	str	r3, [r4, #8]
 800dc58:	e7f2      	b.n	800dc40 <__swsetup_r+0xac>
 800dc5a:	2000      	movs	r0, #0
 800dc5c:	e7f7      	b.n	800dc4e <__swsetup_r+0xba>
 800dc5e:	bf00      	nop
 800dc60:	2000002c 	.word	0x2000002c
 800dc64:	08010c54 	.word	0x08010c54
 800dc68:	08010c74 	.word	0x08010c74
 800dc6c:	08010c34 	.word	0x08010c34

0800dc70 <__sflush_r>:
 800dc70:	898a      	ldrh	r2, [r1, #12]
 800dc72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dc76:	4605      	mov	r5, r0
 800dc78:	0710      	lsls	r0, r2, #28
 800dc7a:	460c      	mov	r4, r1
 800dc7c:	d458      	bmi.n	800dd30 <__sflush_r+0xc0>
 800dc7e:	684b      	ldr	r3, [r1, #4]
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	dc05      	bgt.n	800dc90 <__sflush_r+0x20>
 800dc84:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	dc02      	bgt.n	800dc90 <__sflush_r+0x20>
 800dc8a:	2000      	movs	r0, #0
 800dc8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dc90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dc92:	2e00      	cmp	r6, #0
 800dc94:	d0f9      	beq.n	800dc8a <__sflush_r+0x1a>
 800dc96:	2300      	movs	r3, #0
 800dc98:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800dc9c:	682f      	ldr	r7, [r5, #0]
 800dc9e:	6a21      	ldr	r1, [r4, #32]
 800dca0:	602b      	str	r3, [r5, #0]
 800dca2:	d032      	beq.n	800dd0a <__sflush_r+0x9a>
 800dca4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800dca6:	89a3      	ldrh	r3, [r4, #12]
 800dca8:	075a      	lsls	r2, r3, #29
 800dcaa:	d505      	bpl.n	800dcb8 <__sflush_r+0x48>
 800dcac:	6863      	ldr	r3, [r4, #4]
 800dcae:	1ac0      	subs	r0, r0, r3
 800dcb0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800dcb2:	b10b      	cbz	r3, 800dcb8 <__sflush_r+0x48>
 800dcb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800dcb6:	1ac0      	subs	r0, r0, r3
 800dcb8:	2300      	movs	r3, #0
 800dcba:	4602      	mov	r2, r0
 800dcbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800dcbe:	6a21      	ldr	r1, [r4, #32]
 800dcc0:	4628      	mov	r0, r5
 800dcc2:	47b0      	blx	r6
 800dcc4:	1c43      	adds	r3, r0, #1
 800dcc6:	89a3      	ldrh	r3, [r4, #12]
 800dcc8:	d106      	bne.n	800dcd8 <__sflush_r+0x68>
 800dcca:	6829      	ldr	r1, [r5, #0]
 800dccc:	291d      	cmp	r1, #29
 800dcce:	d848      	bhi.n	800dd62 <__sflush_r+0xf2>
 800dcd0:	4a29      	ldr	r2, [pc, #164]	; (800dd78 <__sflush_r+0x108>)
 800dcd2:	40ca      	lsrs	r2, r1
 800dcd4:	07d6      	lsls	r6, r2, #31
 800dcd6:	d544      	bpl.n	800dd62 <__sflush_r+0xf2>
 800dcd8:	2200      	movs	r2, #0
 800dcda:	6062      	str	r2, [r4, #4]
 800dcdc:	04d9      	lsls	r1, r3, #19
 800dcde:	6922      	ldr	r2, [r4, #16]
 800dce0:	6022      	str	r2, [r4, #0]
 800dce2:	d504      	bpl.n	800dcee <__sflush_r+0x7e>
 800dce4:	1c42      	adds	r2, r0, #1
 800dce6:	d101      	bne.n	800dcec <__sflush_r+0x7c>
 800dce8:	682b      	ldr	r3, [r5, #0]
 800dcea:	b903      	cbnz	r3, 800dcee <__sflush_r+0x7e>
 800dcec:	6560      	str	r0, [r4, #84]	; 0x54
 800dcee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcf0:	602f      	str	r7, [r5, #0]
 800dcf2:	2900      	cmp	r1, #0
 800dcf4:	d0c9      	beq.n	800dc8a <__sflush_r+0x1a>
 800dcf6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800dcfa:	4299      	cmp	r1, r3
 800dcfc:	d002      	beq.n	800dd04 <__sflush_r+0x94>
 800dcfe:	4628      	mov	r0, r5
 800dd00:	f7ff fcc2 	bl	800d688 <_free_r>
 800dd04:	2000      	movs	r0, #0
 800dd06:	6360      	str	r0, [r4, #52]	; 0x34
 800dd08:	e7c0      	b.n	800dc8c <__sflush_r+0x1c>
 800dd0a:	2301      	movs	r3, #1
 800dd0c:	4628      	mov	r0, r5
 800dd0e:	47b0      	blx	r6
 800dd10:	1c41      	adds	r1, r0, #1
 800dd12:	d1c8      	bne.n	800dca6 <__sflush_r+0x36>
 800dd14:	682b      	ldr	r3, [r5, #0]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d0c5      	beq.n	800dca6 <__sflush_r+0x36>
 800dd1a:	2b1d      	cmp	r3, #29
 800dd1c:	d001      	beq.n	800dd22 <__sflush_r+0xb2>
 800dd1e:	2b16      	cmp	r3, #22
 800dd20:	d101      	bne.n	800dd26 <__sflush_r+0xb6>
 800dd22:	602f      	str	r7, [r5, #0]
 800dd24:	e7b1      	b.n	800dc8a <__sflush_r+0x1a>
 800dd26:	89a3      	ldrh	r3, [r4, #12]
 800dd28:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd2c:	81a3      	strh	r3, [r4, #12]
 800dd2e:	e7ad      	b.n	800dc8c <__sflush_r+0x1c>
 800dd30:	690f      	ldr	r7, [r1, #16]
 800dd32:	2f00      	cmp	r7, #0
 800dd34:	d0a9      	beq.n	800dc8a <__sflush_r+0x1a>
 800dd36:	0793      	lsls	r3, r2, #30
 800dd38:	680e      	ldr	r6, [r1, #0]
 800dd3a:	bf08      	it	eq
 800dd3c:	694b      	ldreq	r3, [r1, #20]
 800dd3e:	600f      	str	r7, [r1, #0]
 800dd40:	bf18      	it	ne
 800dd42:	2300      	movne	r3, #0
 800dd44:	eba6 0807 	sub.w	r8, r6, r7
 800dd48:	608b      	str	r3, [r1, #8]
 800dd4a:	f1b8 0f00 	cmp.w	r8, #0
 800dd4e:	dd9c      	ble.n	800dc8a <__sflush_r+0x1a>
 800dd50:	4643      	mov	r3, r8
 800dd52:	463a      	mov	r2, r7
 800dd54:	6a21      	ldr	r1, [r4, #32]
 800dd56:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800dd58:	4628      	mov	r0, r5
 800dd5a:	47b0      	blx	r6
 800dd5c:	2800      	cmp	r0, #0
 800dd5e:	dc06      	bgt.n	800dd6e <__sflush_r+0xfe>
 800dd60:	89a3      	ldrh	r3, [r4, #12]
 800dd62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd66:	81a3      	strh	r3, [r4, #12]
 800dd68:	f04f 30ff 	mov.w	r0, #4294967295
 800dd6c:	e78e      	b.n	800dc8c <__sflush_r+0x1c>
 800dd6e:	4407      	add	r7, r0
 800dd70:	eba8 0800 	sub.w	r8, r8, r0
 800dd74:	e7e9      	b.n	800dd4a <__sflush_r+0xda>
 800dd76:	bf00      	nop
 800dd78:	20400001 	.word	0x20400001

0800dd7c <_fflush_r>:
 800dd7c:	b538      	push	{r3, r4, r5, lr}
 800dd7e:	690b      	ldr	r3, [r1, #16]
 800dd80:	4605      	mov	r5, r0
 800dd82:	460c      	mov	r4, r1
 800dd84:	b1db      	cbz	r3, 800ddbe <_fflush_r+0x42>
 800dd86:	b118      	cbz	r0, 800dd90 <_fflush_r+0x14>
 800dd88:	6983      	ldr	r3, [r0, #24]
 800dd8a:	b90b      	cbnz	r3, 800dd90 <_fflush_r+0x14>
 800dd8c:	f000 f860 	bl	800de50 <__sinit>
 800dd90:	4b0c      	ldr	r3, [pc, #48]	; (800ddc4 <_fflush_r+0x48>)
 800dd92:	429c      	cmp	r4, r3
 800dd94:	d109      	bne.n	800ddaa <_fflush_r+0x2e>
 800dd96:	686c      	ldr	r4, [r5, #4]
 800dd98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd9c:	b17b      	cbz	r3, 800ddbe <_fflush_r+0x42>
 800dd9e:	4621      	mov	r1, r4
 800dda0:	4628      	mov	r0, r5
 800dda2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dda6:	f7ff bf63 	b.w	800dc70 <__sflush_r>
 800ddaa:	4b07      	ldr	r3, [pc, #28]	; (800ddc8 <_fflush_r+0x4c>)
 800ddac:	429c      	cmp	r4, r3
 800ddae:	d101      	bne.n	800ddb4 <_fflush_r+0x38>
 800ddb0:	68ac      	ldr	r4, [r5, #8]
 800ddb2:	e7f1      	b.n	800dd98 <_fflush_r+0x1c>
 800ddb4:	4b05      	ldr	r3, [pc, #20]	; (800ddcc <_fflush_r+0x50>)
 800ddb6:	429c      	cmp	r4, r3
 800ddb8:	bf08      	it	eq
 800ddba:	68ec      	ldreq	r4, [r5, #12]
 800ddbc:	e7ec      	b.n	800dd98 <_fflush_r+0x1c>
 800ddbe:	2000      	movs	r0, #0
 800ddc0:	bd38      	pop	{r3, r4, r5, pc}
 800ddc2:	bf00      	nop
 800ddc4:	08010c54 	.word	0x08010c54
 800ddc8:	08010c74 	.word	0x08010c74
 800ddcc:	08010c34 	.word	0x08010c34

0800ddd0 <std>:
 800ddd0:	2300      	movs	r3, #0
 800ddd2:	b510      	push	{r4, lr}
 800ddd4:	4604      	mov	r4, r0
 800ddd6:	e9c0 3300 	strd	r3, r3, [r0]
 800ddda:	6083      	str	r3, [r0, #8]
 800dddc:	8181      	strh	r1, [r0, #12]
 800ddde:	6643      	str	r3, [r0, #100]	; 0x64
 800dde0:	81c2      	strh	r2, [r0, #14]
 800dde2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800dde6:	6183      	str	r3, [r0, #24]
 800dde8:	4619      	mov	r1, r3
 800ddea:	2208      	movs	r2, #8
 800ddec:	305c      	adds	r0, #92	; 0x5c
 800ddee:	f7ff fc42 	bl	800d676 <memset>
 800ddf2:	4b05      	ldr	r3, [pc, #20]	; (800de08 <std+0x38>)
 800ddf4:	6263      	str	r3, [r4, #36]	; 0x24
 800ddf6:	4b05      	ldr	r3, [pc, #20]	; (800de0c <std+0x3c>)
 800ddf8:	62a3      	str	r3, [r4, #40]	; 0x28
 800ddfa:	4b05      	ldr	r3, [pc, #20]	; (800de10 <std+0x40>)
 800ddfc:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ddfe:	4b05      	ldr	r3, [pc, #20]	; (800de14 <std+0x44>)
 800de00:	6224      	str	r4, [r4, #32]
 800de02:	6323      	str	r3, [r4, #48]	; 0x30
 800de04:	bd10      	pop	{r4, pc}
 800de06:	bf00      	nop
 800de08:	0800e891 	.word	0x0800e891
 800de0c:	0800e8b3 	.word	0x0800e8b3
 800de10:	0800e8eb 	.word	0x0800e8eb
 800de14:	0800e90f 	.word	0x0800e90f

0800de18 <_cleanup_r>:
 800de18:	4901      	ldr	r1, [pc, #4]	; (800de20 <_cleanup_r+0x8>)
 800de1a:	f000 b885 	b.w	800df28 <_fwalk_reent>
 800de1e:	bf00      	nop
 800de20:	0800dd7d 	.word	0x0800dd7d

0800de24 <__sfmoreglue>:
 800de24:	b570      	push	{r4, r5, r6, lr}
 800de26:	1e4a      	subs	r2, r1, #1
 800de28:	2568      	movs	r5, #104	; 0x68
 800de2a:	4355      	muls	r5, r2
 800de2c:	460e      	mov	r6, r1
 800de2e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800de32:	f7ff fc77 	bl	800d724 <_malloc_r>
 800de36:	4604      	mov	r4, r0
 800de38:	b140      	cbz	r0, 800de4c <__sfmoreglue+0x28>
 800de3a:	2100      	movs	r1, #0
 800de3c:	e9c0 1600 	strd	r1, r6, [r0]
 800de40:	300c      	adds	r0, #12
 800de42:	60a0      	str	r0, [r4, #8]
 800de44:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800de48:	f7ff fc15 	bl	800d676 <memset>
 800de4c:	4620      	mov	r0, r4
 800de4e:	bd70      	pop	{r4, r5, r6, pc}

0800de50 <__sinit>:
 800de50:	6983      	ldr	r3, [r0, #24]
 800de52:	b510      	push	{r4, lr}
 800de54:	4604      	mov	r4, r0
 800de56:	bb33      	cbnz	r3, 800dea6 <__sinit+0x56>
 800de58:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800de5c:	6503      	str	r3, [r0, #80]	; 0x50
 800de5e:	4b12      	ldr	r3, [pc, #72]	; (800dea8 <__sinit+0x58>)
 800de60:	4a12      	ldr	r2, [pc, #72]	; (800deac <__sinit+0x5c>)
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	6282      	str	r2, [r0, #40]	; 0x28
 800de66:	4298      	cmp	r0, r3
 800de68:	bf04      	itt	eq
 800de6a:	2301      	moveq	r3, #1
 800de6c:	6183      	streq	r3, [r0, #24]
 800de6e:	f000 f81f 	bl	800deb0 <__sfp>
 800de72:	6060      	str	r0, [r4, #4]
 800de74:	4620      	mov	r0, r4
 800de76:	f000 f81b 	bl	800deb0 <__sfp>
 800de7a:	60a0      	str	r0, [r4, #8]
 800de7c:	4620      	mov	r0, r4
 800de7e:	f000 f817 	bl	800deb0 <__sfp>
 800de82:	2200      	movs	r2, #0
 800de84:	60e0      	str	r0, [r4, #12]
 800de86:	2104      	movs	r1, #4
 800de88:	6860      	ldr	r0, [r4, #4]
 800de8a:	f7ff ffa1 	bl	800ddd0 <std>
 800de8e:	2201      	movs	r2, #1
 800de90:	2109      	movs	r1, #9
 800de92:	68a0      	ldr	r0, [r4, #8]
 800de94:	f7ff ff9c 	bl	800ddd0 <std>
 800de98:	2202      	movs	r2, #2
 800de9a:	2112      	movs	r1, #18
 800de9c:	68e0      	ldr	r0, [r4, #12]
 800de9e:	f7ff ff97 	bl	800ddd0 <std>
 800dea2:	2301      	movs	r3, #1
 800dea4:	61a3      	str	r3, [r4, #24]
 800dea6:	bd10      	pop	{r4, pc}
 800dea8:	08010c30 	.word	0x08010c30
 800deac:	0800de19 	.word	0x0800de19

0800deb0 <__sfp>:
 800deb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800deb2:	4b1b      	ldr	r3, [pc, #108]	; (800df20 <__sfp+0x70>)
 800deb4:	681e      	ldr	r6, [r3, #0]
 800deb6:	69b3      	ldr	r3, [r6, #24]
 800deb8:	4607      	mov	r7, r0
 800deba:	b913      	cbnz	r3, 800dec2 <__sfp+0x12>
 800debc:	4630      	mov	r0, r6
 800debe:	f7ff ffc7 	bl	800de50 <__sinit>
 800dec2:	3648      	adds	r6, #72	; 0x48
 800dec4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dec8:	3b01      	subs	r3, #1
 800deca:	d503      	bpl.n	800ded4 <__sfp+0x24>
 800decc:	6833      	ldr	r3, [r6, #0]
 800dece:	b133      	cbz	r3, 800dede <__sfp+0x2e>
 800ded0:	6836      	ldr	r6, [r6, #0]
 800ded2:	e7f7      	b.n	800dec4 <__sfp+0x14>
 800ded4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ded8:	b16d      	cbz	r5, 800def6 <__sfp+0x46>
 800deda:	3468      	adds	r4, #104	; 0x68
 800dedc:	e7f4      	b.n	800dec8 <__sfp+0x18>
 800dede:	2104      	movs	r1, #4
 800dee0:	4638      	mov	r0, r7
 800dee2:	f7ff ff9f 	bl	800de24 <__sfmoreglue>
 800dee6:	6030      	str	r0, [r6, #0]
 800dee8:	2800      	cmp	r0, #0
 800deea:	d1f1      	bne.n	800ded0 <__sfp+0x20>
 800deec:	230c      	movs	r3, #12
 800deee:	603b      	str	r3, [r7, #0]
 800def0:	4604      	mov	r4, r0
 800def2:	4620      	mov	r0, r4
 800def4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800def6:	4b0b      	ldr	r3, [pc, #44]	; (800df24 <__sfp+0x74>)
 800def8:	6665      	str	r5, [r4, #100]	; 0x64
 800defa:	e9c4 5500 	strd	r5, r5, [r4]
 800defe:	60a5      	str	r5, [r4, #8]
 800df00:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800df04:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800df08:	2208      	movs	r2, #8
 800df0a:	4629      	mov	r1, r5
 800df0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800df10:	f7ff fbb1 	bl	800d676 <memset>
 800df14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800df18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800df1c:	e7e9      	b.n	800def2 <__sfp+0x42>
 800df1e:	bf00      	nop
 800df20:	08010c30 	.word	0x08010c30
 800df24:	ffff0001 	.word	0xffff0001

0800df28 <_fwalk_reent>:
 800df28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800df2c:	4680      	mov	r8, r0
 800df2e:	4689      	mov	r9, r1
 800df30:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800df34:	2600      	movs	r6, #0
 800df36:	b914      	cbnz	r4, 800df3e <_fwalk_reent+0x16>
 800df38:	4630      	mov	r0, r6
 800df3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800df3e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800df42:	3f01      	subs	r7, #1
 800df44:	d501      	bpl.n	800df4a <_fwalk_reent+0x22>
 800df46:	6824      	ldr	r4, [r4, #0]
 800df48:	e7f5      	b.n	800df36 <_fwalk_reent+0xe>
 800df4a:	89ab      	ldrh	r3, [r5, #12]
 800df4c:	2b01      	cmp	r3, #1
 800df4e:	d907      	bls.n	800df60 <_fwalk_reent+0x38>
 800df50:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800df54:	3301      	adds	r3, #1
 800df56:	d003      	beq.n	800df60 <_fwalk_reent+0x38>
 800df58:	4629      	mov	r1, r5
 800df5a:	4640      	mov	r0, r8
 800df5c:	47c8      	blx	r9
 800df5e:	4306      	orrs	r6, r0
 800df60:	3568      	adds	r5, #104	; 0x68
 800df62:	e7ee      	b.n	800df42 <_fwalk_reent+0x1a>

0800df64 <__locale_ctype_ptr_l>:
 800df64:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800df68:	4770      	bx	lr

0800df6a <__swhatbuf_r>:
 800df6a:	b570      	push	{r4, r5, r6, lr}
 800df6c:	460e      	mov	r6, r1
 800df6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800df72:	2900      	cmp	r1, #0
 800df74:	b096      	sub	sp, #88	; 0x58
 800df76:	4614      	mov	r4, r2
 800df78:	461d      	mov	r5, r3
 800df7a:	da07      	bge.n	800df8c <__swhatbuf_r+0x22>
 800df7c:	2300      	movs	r3, #0
 800df7e:	602b      	str	r3, [r5, #0]
 800df80:	89b3      	ldrh	r3, [r6, #12]
 800df82:	061a      	lsls	r2, r3, #24
 800df84:	d410      	bmi.n	800dfa8 <__swhatbuf_r+0x3e>
 800df86:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800df8a:	e00e      	b.n	800dfaa <__swhatbuf_r+0x40>
 800df8c:	466a      	mov	r2, sp
 800df8e:	f000 fcf1 	bl	800e974 <_fstat_r>
 800df92:	2800      	cmp	r0, #0
 800df94:	dbf2      	blt.n	800df7c <__swhatbuf_r+0x12>
 800df96:	9a01      	ldr	r2, [sp, #4]
 800df98:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800df9c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800dfa0:	425a      	negs	r2, r3
 800dfa2:	415a      	adcs	r2, r3
 800dfa4:	602a      	str	r2, [r5, #0]
 800dfa6:	e7ee      	b.n	800df86 <__swhatbuf_r+0x1c>
 800dfa8:	2340      	movs	r3, #64	; 0x40
 800dfaa:	2000      	movs	r0, #0
 800dfac:	6023      	str	r3, [r4, #0]
 800dfae:	b016      	add	sp, #88	; 0x58
 800dfb0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800dfb4 <__smakebuf_r>:
 800dfb4:	898b      	ldrh	r3, [r1, #12]
 800dfb6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dfb8:	079d      	lsls	r5, r3, #30
 800dfba:	4606      	mov	r6, r0
 800dfbc:	460c      	mov	r4, r1
 800dfbe:	d507      	bpl.n	800dfd0 <__smakebuf_r+0x1c>
 800dfc0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dfc4:	6023      	str	r3, [r4, #0]
 800dfc6:	6123      	str	r3, [r4, #16]
 800dfc8:	2301      	movs	r3, #1
 800dfca:	6163      	str	r3, [r4, #20]
 800dfcc:	b002      	add	sp, #8
 800dfce:	bd70      	pop	{r4, r5, r6, pc}
 800dfd0:	ab01      	add	r3, sp, #4
 800dfd2:	466a      	mov	r2, sp
 800dfd4:	f7ff ffc9 	bl	800df6a <__swhatbuf_r>
 800dfd8:	9900      	ldr	r1, [sp, #0]
 800dfda:	4605      	mov	r5, r0
 800dfdc:	4630      	mov	r0, r6
 800dfde:	f7ff fba1 	bl	800d724 <_malloc_r>
 800dfe2:	b948      	cbnz	r0, 800dff8 <__smakebuf_r+0x44>
 800dfe4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dfe8:	059a      	lsls	r2, r3, #22
 800dfea:	d4ef      	bmi.n	800dfcc <__smakebuf_r+0x18>
 800dfec:	f023 0303 	bic.w	r3, r3, #3
 800dff0:	f043 0302 	orr.w	r3, r3, #2
 800dff4:	81a3      	strh	r3, [r4, #12]
 800dff6:	e7e3      	b.n	800dfc0 <__smakebuf_r+0xc>
 800dff8:	4b0d      	ldr	r3, [pc, #52]	; (800e030 <__smakebuf_r+0x7c>)
 800dffa:	62b3      	str	r3, [r6, #40]	; 0x28
 800dffc:	89a3      	ldrh	r3, [r4, #12]
 800dffe:	6020      	str	r0, [r4, #0]
 800e000:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e004:	81a3      	strh	r3, [r4, #12]
 800e006:	9b00      	ldr	r3, [sp, #0]
 800e008:	6163      	str	r3, [r4, #20]
 800e00a:	9b01      	ldr	r3, [sp, #4]
 800e00c:	6120      	str	r0, [r4, #16]
 800e00e:	b15b      	cbz	r3, 800e028 <__smakebuf_r+0x74>
 800e010:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e014:	4630      	mov	r0, r6
 800e016:	f000 fcbf 	bl	800e998 <_isatty_r>
 800e01a:	b128      	cbz	r0, 800e028 <__smakebuf_r+0x74>
 800e01c:	89a3      	ldrh	r3, [r4, #12]
 800e01e:	f023 0303 	bic.w	r3, r3, #3
 800e022:	f043 0301 	orr.w	r3, r3, #1
 800e026:	81a3      	strh	r3, [r4, #12]
 800e028:	89a3      	ldrh	r3, [r4, #12]
 800e02a:	431d      	orrs	r5, r3
 800e02c:	81a5      	strh	r5, [r4, #12]
 800e02e:	e7cd      	b.n	800dfcc <__smakebuf_r+0x18>
 800e030:	0800de19 	.word	0x0800de19

0800e034 <__ascii_mbtowc>:
 800e034:	b082      	sub	sp, #8
 800e036:	b901      	cbnz	r1, 800e03a <__ascii_mbtowc+0x6>
 800e038:	a901      	add	r1, sp, #4
 800e03a:	b142      	cbz	r2, 800e04e <__ascii_mbtowc+0x1a>
 800e03c:	b14b      	cbz	r3, 800e052 <__ascii_mbtowc+0x1e>
 800e03e:	7813      	ldrb	r3, [r2, #0]
 800e040:	600b      	str	r3, [r1, #0]
 800e042:	7812      	ldrb	r2, [r2, #0]
 800e044:	1c10      	adds	r0, r2, #0
 800e046:	bf18      	it	ne
 800e048:	2001      	movne	r0, #1
 800e04a:	b002      	add	sp, #8
 800e04c:	4770      	bx	lr
 800e04e:	4610      	mov	r0, r2
 800e050:	e7fb      	b.n	800e04a <__ascii_mbtowc+0x16>
 800e052:	f06f 0001 	mvn.w	r0, #1
 800e056:	e7f8      	b.n	800e04a <__ascii_mbtowc+0x16>

0800e058 <__malloc_lock>:
 800e058:	4770      	bx	lr

0800e05a <__malloc_unlock>:
 800e05a:	4770      	bx	lr

0800e05c <__ssputs_r>:
 800e05c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e060:	688e      	ldr	r6, [r1, #8]
 800e062:	429e      	cmp	r6, r3
 800e064:	4682      	mov	sl, r0
 800e066:	460c      	mov	r4, r1
 800e068:	4690      	mov	r8, r2
 800e06a:	4699      	mov	r9, r3
 800e06c:	d837      	bhi.n	800e0de <__ssputs_r+0x82>
 800e06e:	898a      	ldrh	r2, [r1, #12]
 800e070:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e074:	d031      	beq.n	800e0da <__ssputs_r+0x7e>
 800e076:	6825      	ldr	r5, [r4, #0]
 800e078:	6909      	ldr	r1, [r1, #16]
 800e07a:	1a6f      	subs	r7, r5, r1
 800e07c:	6965      	ldr	r5, [r4, #20]
 800e07e:	2302      	movs	r3, #2
 800e080:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e084:	fb95 f5f3 	sdiv	r5, r5, r3
 800e088:	f109 0301 	add.w	r3, r9, #1
 800e08c:	443b      	add	r3, r7
 800e08e:	429d      	cmp	r5, r3
 800e090:	bf38      	it	cc
 800e092:	461d      	movcc	r5, r3
 800e094:	0553      	lsls	r3, r2, #21
 800e096:	d530      	bpl.n	800e0fa <__ssputs_r+0x9e>
 800e098:	4629      	mov	r1, r5
 800e09a:	f7ff fb43 	bl	800d724 <_malloc_r>
 800e09e:	4606      	mov	r6, r0
 800e0a0:	b950      	cbnz	r0, 800e0b8 <__ssputs_r+0x5c>
 800e0a2:	230c      	movs	r3, #12
 800e0a4:	f8ca 3000 	str.w	r3, [sl]
 800e0a8:	89a3      	ldrh	r3, [r4, #12]
 800e0aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e0ae:	81a3      	strh	r3, [r4, #12]
 800e0b0:	f04f 30ff 	mov.w	r0, #4294967295
 800e0b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0b8:	463a      	mov	r2, r7
 800e0ba:	6921      	ldr	r1, [r4, #16]
 800e0bc:	f7ff fad0 	bl	800d660 <memcpy>
 800e0c0:	89a3      	ldrh	r3, [r4, #12]
 800e0c2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e0c6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e0ca:	81a3      	strh	r3, [r4, #12]
 800e0cc:	6126      	str	r6, [r4, #16]
 800e0ce:	6165      	str	r5, [r4, #20]
 800e0d0:	443e      	add	r6, r7
 800e0d2:	1bed      	subs	r5, r5, r7
 800e0d4:	6026      	str	r6, [r4, #0]
 800e0d6:	60a5      	str	r5, [r4, #8]
 800e0d8:	464e      	mov	r6, r9
 800e0da:	454e      	cmp	r6, r9
 800e0dc:	d900      	bls.n	800e0e0 <__ssputs_r+0x84>
 800e0de:	464e      	mov	r6, r9
 800e0e0:	4632      	mov	r2, r6
 800e0e2:	4641      	mov	r1, r8
 800e0e4:	6820      	ldr	r0, [r4, #0]
 800e0e6:	f000 fc79 	bl	800e9dc <memmove>
 800e0ea:	68a3      	ldr	r3, [r4, #8]
 800e0ec:	1b9b      	subs	r3, r3, r6
 800e0ee:	60a3      	str	r3, [r4, #8]
 800e0f0:	6823      	ldr	r3, [r4, #0]
 800e0f2:	441e      	add	r6, r3
 800e0f4:	6026      	str	r6, [r4, #0]
 800e0f6:	2000      	movs	r0, #0
 800e0f8:	e7dc      	b.n	800e0b4 <__ssputs_r+0x58>
 800e0fa:	462a      	mov	r2, r5
 800e0fc:	f000 fc87 	bl	800ea0e <_realloc_r>
 800e100:	4606      	mov	r6, r0
 800e102:	2800      	cmp	r0, #0
 800e104:	d1e2      	bne.n	800e0cc <__ssputs_r+0x70>
 800e106:	6921      	ldr	r1, [r4, #16]
 800e108:	4650      	mov	r0, sl
 800e10a:	f7ff fabd 	bl	800d688 <_free_r>
 800e10e:	e7c8      	b.n	800e0a2 <__ssputs_r+0x46>

0800e110 <_svfiprintf_r>:
 800e110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e114:	461d      	mov	r5, r3
 800e116:	898b      	ldrh	r3, [r1, #12]
 800e118:	061f      	lsls	r7, r3, #24
 800e11a:	b09d      	sub	sp, #116	; 0x74
 800e11c:	4680      	mov	r8, r0
 800e11e:	460c      	mov	r4, r1
 800e120:	4616      	mov	r6, r2
 800e122:	d50f      	bpl.n	800e144 <_svfiprintf_r+0x34>
 800e124:	690b      	ldr	r3, [r1, #16]
 800e126:	b96b      	cbnz	r3, 800e144 <_svfiprintf_r+0x34>
 800e128:	2140      	movs	r1, #64	; 0x40
 800e12a:	f7ff fafb 	bl	800d724 <_malloc_r>
 800e12e:	6020      	str	r0, [r4, #0]
 800e130:	6120      	str	r0, [r4, #16]
 800e132:	b928      	cbnz	r0, 800e140 <_svfiprintf_r+0x30>
 800e134:	230c      	movs	r3, #12
 800e136:	f8c8 3000 	str.w	r3, [r8]
 800e13a:	f04f 30ff 	mov.w	r0, #4294967295
 800e13e:	e0c8      	b.n	800e2d2 <_svfiprintf_r+0x1c2>
 800e140:	2340      	movs	r3, #64	; 0x40
 800e142:	6163      	str	r3, [r4, #20]
 800e144:	2300      	movs	r3, #0
 800e146:	9309      	str	r3, [sp, #36]	; 0x24
 800e148:	2320      	movs	r3, #32
 800e14a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e14e:	2330      	movs	r3, #48	; 0x30
 800e150:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e154:	9503      	str	r5, [sp, #12]
 800e156:	f04f 0b01 	mov.w	fp, #1
 800e15a:	4637      	mov	r7, r6
 800e15c:	463d      	mov	r5, r7
 800e15e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e162:	b10b      	cbz	r3, 800e168 <_svfiprintf_r+0x58>
 800e164:	2b25      	cmp	r3, #37	; 0x25
 800e166:	d13e      	bne.n	800e1e6 <_svfiprintf_r+0xd6>
 800e168:	ebb7 0a06 	subs.w	sl, r7, r6
 800e16c:	d00b      	beq.n	800e186 <_svfiprintf_r+0x76>
 800e16e:	4653      	mov	r3, sl
 800e170:	4632      	mov	r2, r6
 800e172:	4621      	mov	r1, r4
 800e174:	4640      	mov	r0, r8
 800e176:	f7ff ff71 	bl	800e05c <__ssputs_r>
 800e17a:	3001      	adds	r0, #1
 800e17c:	f000 80a4 	beq.w	800e2c8 <_svfiprintf_r+0x1b8>
 800e180:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e182:	4453      	add	r3, sl
 800e184:	9309      	str	r3, [sp, #36]	; 0x24
 800e186:	783b      	ldrb	r3, [r7, #0]
 800e188:	2b00      	cmp	r3, #0
 800e18a:	f000 809d 	beq.w	800e2c8 <_svfiprintf_r+0x1b8>
 800e18e:	2300      	movs	r3, #0
 800e190:	f04f 32ff 	mov.w	r2, #4294967295
 800e194:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e198:	9304      	str	r3, [sp, #16]
 800e19a:	9307      	str	r3, [sp, #28]
 800e19c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e1a0:	931a      	str	r3, [sp, #104]	; 0x68
 800e1a2:	462f      	mov	r7, r5
 800e1a4:	2205      	movs	r2, #5
 800e1a6:	f817 1b01 	ldrb.w	r1, [r7], #1
 800e1aa:	4850      	ldr	r0, [pc, #320]	; (800e2ec <_svfiprintf_r+0x1dc>)
 800e1ac:	f7f2 f818 	bl	80001e0 <memchr>
 800e1b0:	9b04      	ldr	r3, [sp, #16]
 800e1b2:	b9d0      	cbnz	r0, 800e1ea <_svfiprintf_r+0xda>
 800e1b4:	06d9      	lsls	r1, r3, #27
 800e1b6:	bf44      	itt	mi
 800e1b8:	2220      	movmi	r2, #32
 800e1ba:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e1be:	071a      	lsls	r2, r3, #28
 800e1c0:	bf44      	itt	mi
 800e1c2:	222b      	movmi	r2, #43	; 0x2b
 800e1c4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e1c8:	782a      	ldrb	r2, [r5, #0]
 800e1ca:	2a2a      	cmp	r2, #42	; 0x2a
 800e1cc:	d015      	beq.n	800e1fa <_svfiprintf_r+0xea>
 800e1ce:	9a07      	ldr	r2, [sp, #28]
 800e1d0:	462f      	mov	r7, r5
 800e1d2:	2000      	movs	r0, #0
 800e1d4:	250a      	movs	r5, #10
 800e1d6:	4639      	mov	r1, r7
 800e1d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e1dc:	3b30      	subs	r3, #48	; 0x30
 800e1de:	2b09      	cmp	r3, #9
 800e1e0:	d94d      	bls.n	800e27e <_svfiprintf_r+0x16e>
 800e1e2:	b1b8      	cbz	r0, 800e214 <_svfiprintf_r+0x104>
 800e1e4:	e00f      	b.n	800e206 <_svfiprintf_r+0xf6>
 800e1e6:	462f      	mov	r7, r5
 800e1e8:	e7b8      	b.n	800e15c <_svfiprintf_r+0x4c>
 800e1ea:	4a40      	ldr	r2, [pc, #256]	; (800e2ec <_svfiprintf_r+0x1dc>)
 800e1ec:	1a80      	subs	r0, r0, r2
 800e1ee:	fa0b f000 	lsl.w	r0, fp, r0
 800e1f2:	4318      	orrs	r0, r3
 800e1f4:	9004      	str	r0, [sp, #16]
 800e1f6:	463d      	mov	r5, r7
 800e1f8:	e7d3      	b.n	800e1a2 <_svfiprintf_r+0x92>
 800e1fa:	9a03      	ldr	r2, [sp, #12]
 800e1fc:	1d11      	adds	r1, r2, #4
 800e1fe:	6812      	ldr	r2, [r2, #0]
 800e200:	9103      	str	r1, [sp, #12]
 800e202:	2a00      	cmp	r2, #0
 800e204:	db01      	blt.n	800e20a <_svfiprintf_r+0xfa>
 800e206:	9207      	str	r2, [sp, #28]
 800e208:	e004      	b.n	800e214 <_svfiprintf_r+0x104>
 800e20a:	4252      	negs	r2, r2
 800e20c:	f043 0302 	orr.w	r3, r3, #2
 800e210:	9207      	str	r2, [sp, #28]
 800e212:	9304      	str	r3, [sp, #16]
 800e214:	783b      	ldrb	r3, [r7, #0]
 800e216:	2b2e      	cmp	r3, #46	; 0x2e
 800e218:	d10c      	bne.n	800e234 <_svfiprintf_r+0x124>
 800e21a:	787b      	ldrb	r3, [r7, #1]
 800e21c:	2b2a      	cmp	r3, #42	; 0x2a
 800e21e:	d133      	bne.n	800e288 <_svfiprintf_r+0x178>
 800e220:	9b03      	ldr	r3, [sp, #12]
 800e222:	1d1a      	adds	r2, r3, #4
 800e224:	681b      	ldr	r3, [r3, #0]
 800e226:	9203      	str	r2, [sp, #12]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	bfb8      	it	lt
 800e22c:	f04f 33ff 	movlt.w	r3, #4294967295
 800e230:	3702      	adds	r7, #2
 800e232:	9305      	str	r3, [sp, #20]
 800e234:	4d2e      	ldr	r5, [pc, #184]	; (800e2f0 <_svfiprintf_r+0x1e0>)
 800e236:	7839      	ldrb	r1, [r7, #0]
 800e238:	2203      	movs	r2, #3
 800e23a:	4628      	mov	r0, r5
 800e23c:	f7f1 ffd0 	bl	80001e0 <memchr>
 800e240:	b138      	cbz	r0, 800e252 <_svfiprintf_r+0x142>
 800e242:	2340      	movs	r3, #64	; 0x40
 800e244:	1b40      	subs	r0, r0, r5
 800e246:	fa03 f000 	lsl.w	r0, r3, r0
 800e24a:	9b04      	ldr	r3, [sp, #16]
 800e24c:	4303      	orrs	r3, r0
 800e24e:	3701      	adds	r7, #1
 800e250:	9304      	str	r3, [sp, #16]
 800e252:	7839      	ldrb	r1, [r7, #0]
 800e254:	4827      	ldr	r0, [pc, #156]	; (800e2f4 <_svfiprintf_r+0x1e4>)
 800e256:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e25a:	2206      	movs	r2, #6
 800e25c:	1c7e      	adds	r6, r7, #1
 800e25e:	f7f1 ffbf 	bl	80001e0 <memchr>
 800e262:	2800      	cmp	r0, #0
 800e264:	d038      	beq.n	800e2d8 <_svfiprintf_r+0x1c8>
 800e266:	4b24      	ldr	r3, [pc, #144]	; (800e2f8 <_svfiprintf_r+0x1e8>)
 800e268:	bb13      	cbnz	r3, 800e2b0 <_svfiprintf_r+0x1a0>
 800e26a:	9b03      	ldr	r3, [sp, #12]
 800e26c:	3307      	adds	r3, #7
 800e26e:	f023 0307 	bic.w	r3, r3, #7
 800e272:	3308      	adds	r3, #8
 800e274:	9303      	str	r3, [sp, #12]
 800e276:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e278:	444b      	add	r3, r9
 800e27a:	9309      	str	r3, [sp, #36]	; 0x24
 800e27c:	e76d      	b.n	800e15a <_svfiprintf_r+0x4a>
 800e27e:	fb05 3202 	mla	r2, r5, r2, r3
 800e282:	2001      	movs	r0, #1
 800e284:	460f      	mov	r7, r1
 800e286:	e7a6      	b.n	800e1d6 <_svfiprintf_r+0xc6>
 800e288:	2300      	movs	r3, #0
 800e28a:	3701      	adds	r7, #1
 800e28c:	9305      	str	r3, [sp, #20]
 800e28e:	4619      	mov	r1, r3
 800e290:	250a      	movs	r5, #10
 800e292:	4638      	mov	r0, r7
 800e294:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e298:	3a30      	subs	r2, #48	; 0x30
 800e29a:	2a09      	cmp	r2, #9
 800e29c:	d903      	bls.n	800e2a6 <_svfiprintf_r+0x196>
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d0c8      	beq.n	800e234 <_svfiprintf_r+0x124>
 800e2a2:	9105      	str	r1, [sp, #20]
 800e2a4:	e7c6      	b.n	800e234 <_svfiprintf_r+0x124>
 800e2a6:	fb05 2101 	mla	r1, r5, r1, r2
 800e2aa:	2301      	movs	r3, #1
 800e2ac:	4607      	mov	r7, r0
 800e2ae:	e7f0      	b.n	800e292 <_svfiprintf_r+0x182>
 800e2b0:	ab03      	add	r3, sp, #12
 800e2b2:	9300      	str	r3, [sp, #0]
 800e2b4:	4622      	mov	r2, r4
 800e2b6:	4b11      	ldr	r3, [pc, #68]	; (800e2fc <_svfiprintf_r+0x1ec>)
 800e2b8:	a904      	add	r1, sp, #16
 800e2ba:	4640      	mov	r0, r8
 800e2bc:	f3af 8000 	nop.w
 800e2c0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e2c4:	4681      	mov	r9, r0
 800e2c6:	d1d6      	bne.n	800e276 <_svfiprintf_r+0x166>
 800e2c8:	89a3      	ldrh	r3, [r4, #12]
 800e2ca:	065b      	lsls	r3, r3, #25
 800e2cc:	f53f af35 	bmi.w	800e13a <_svfiprintf_r+0x2a>
 800e2d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e2d2:	b01d      	add	sp, #116	; 0x74
 800e2d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2d8:	ab03      	add	r3, sp, #12
 800e2da:	9300      	str	r3, [sp, #0]
 800e2dc:	4622      	mov	r2, r4
 800e2de:	4b07      	ldr	r3, [pc, #28]	; (800e2fc <_svfiprintf_r+0x1ec>)
 800e2e0:	a904      	add	r1, sp, #16
 800e2e2:	4640      	mov	r0, r8
 800e2e4:	f000 f9c2 	bl	800e66c <_printf_i>
 800e2e8:	e7ea      	b.n	800e2c0 <_svfiprintf_r+0x1b0>
 800e2ea:	bf00      	nop
 800e2ec:	08010c9e 	.word	0x08010c9e
 800e2f0:	08010ca4 	.word	0x08010ca4
 800e2f4:	08010ca8 	.word	0x08010ca8
 800e2f8:	00000000 	.word	0x00000000
 800e2fc:	0800e05d 	.word	0x0800e05d

0800e300 <__sfputc_r>:
 800e300:	6893      	ldr	r3, [r2, #8]
 800e302:	3b01      	subs	r3, #1
 800e304:	2b00      	cmp	r3, #0
 800e306:	b410      	push	{r4}
 800e308:	6093      	str	r3, [r2, #8]
 800e30a:	da08      	bge.n	800e31e <__sfputc_r+0x1e>
 800e30c:	6994      	ldr	r4, [r2, #24]
 800e30e:	42a3      	cmp	r3, r4
 800e310:	db01      	blt.n	800e316 <__sfputc_r+0x16>
 800e312:	290a      	cmp	r1, #10
 800e314:	d103      	bne.n	800e31e <__sfputc_r+0x1e>
 800e316:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e31a:	f7ff bbe9 	b.w	800daf0 <__swbuf_r>
 800e31e:	6813      	ldr	r3, [r2, #0]
 800e320:	1c58      	adds	r0, r3, #1
 800e322:	6010      	str	r0, [r2, #0]
 800e324:	7019      	strb	r1, [r3, #0]
 800e326:	4608      	mov	r0, r1
 800e328:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e32c:	4770      	bx	lr

0800e32e <__sfputs_r>:
 800e32e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e330:	4606      	mov	r6, r0
 800e332:	460f      	mov	r7, r1
 800e334:	4614      	mov	r4, r2
 800e336:	18d5      	adds	r5, r2, r3
 800e338:	42ac      	cmp	r4, r5
 800e33a:	d101      	bne.n	800e340 <__sfputs_r+0x12>
 800e33c:	2000      	movs	r0, #0
 800e33e:	e007      	b.n	800e350 <__sfputs_r+0x22>
 800e340:	463a      	mov	r2, r7
 800e342:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e346:	4630      	mov	r0, r6
 800e348:	f7ff ffda 	bl	800e300 <__sfputc_r>
 800e34c:	1c43      	adds	r3, r0, #1
 800e34e:	d1f3      	bne.n	800e338 <__sfputs_r+0xa>
 800e350:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e354 <_vfiprintf_r>:
 800e354:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e358:	460c      	mov	r4, r1
 800e35a:	b09d      	sub	sp, #116	; 0x74
 800e35c:	4617      	mov	r7, r2
 800e35e:	461d      	mov	r5, r3
 800e360:	4606      	mov	r6, r0
 800e362:	b118      	cbz	r0, 800e36c <_vfiprintf_r+0x18>
 800e364:	6983      	ldr	r3, [r0, #24]
 800e366:	b90b      	cbnz	r3, 800e36c <_vfiprintf_r+0x18>
 800e368:	f7ff fd72 	bl	800de50 <__sinit>
 800e36c:	4b7c      	ldr	r3, [pc, #496]	; (800e560 <_vfiprintf_r+0x20c>)
 800e36e:	429c      	cmp	r4, r3
 800e370:	d158      	bne.n	800e424 <_vfiprintf_r+0xd0>
 800e372:	6874      	ldr	r4, [r6, #4]
 800e374:	89a3      	ldrh	r3, [r4, #12]
 800e376:	0718      	lsls	r0, r3, #28
 800e378:	d55e      	bpl.n	800e438 <_vfiprintf_r+0xe4>
 800e37a:	6923      	ldr	r3, [r4, #16]
 800e37c:	2b00      	cmp	r3, #0
 800e37e:	d05b      	beq.n	800e438 <_vfiprintf_r+0xe4>
 800e380:	2300      	movs	r3, #0
 800e382:	9309      	str	r3, [sp, #36]	; 0x24
 800e384:	2320      	movs	r3, #32
 800e386:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e38a:	2330      	movs	r3, #48	; 0x30
 800e38c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e390:	9503      	str	r5, [sp, #12]
 800e392:	f04f 0b01 	mov.w	fp, #1
 800e396:	46b8      	mov	r8, r7
 800e398:	4645      	mov	r5, r8
 800e39a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e39e:	b10b      	cbz	r3, 800e3a4 <_vfiprintf_r+0x50>
 800e3a0:	2b25      	cmp	r3, #37	; 0x25
 800e3a2:	d154      	bne.n	800e44e <_vfiprintf_r+0xfa>
 800e3a4:	ebb8 0a07 	subs.w	sl, r8, r7
 800e3a8:	d00b      	beq.n	800e3c2 <_vfiprintf_r+0x6e>
 800e3aa:	4653      	mov	r3, sl
 800e3ac:	463a      	mov	r2, r7
 800e3ae:	4621      	mov	r1, r4
 800e3b0:	4630      	mov	r0, r6
 800e3b2:	f7ff ffbc 	bl	800e32e <__sfputs_r>
 800e3b6:	3001      	adds	r0, #1
 800e3b8:	f000 80c2 	beq.w	800e540 <_vfiprintf_r+0x1ec>
 800e3bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e3be:	4453      	add	r3, sl
 800e3c0:	9309      	str	r3, [sp, #36]	; 0x24
 800e3c2:	f898 3000 	ldrb.w	r3, [r8]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	f000 80ba 	beq.w	800e540 <_vfiprintf_r+0x1ec>
 800e3cc:	2300      	movs	r3, #0
 800e3ce:	f04f 32ff 	mov.w	r2, #4294967295
 800e3d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e3d6:	9304      	str	r3, [sp, #16]
 800e3d8:	9307      	str	r3, [sp, #28]
 800e3da:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e3de:	931a      	str	r3, [sp, #104]	; 0x68
 800e3e0:	46a8      	mov	r8, r5
 800e3e2:	2205      	movs	r2, #5
 800e3e4:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e3e8:	485e      	ldr	r0, [pc, #376]	; (800e564 <_vfiprintf_r+0x210>)
 800e3ea:	f7f1 fef9 	bl	80001e0 <memchr>
 800e3ee:	9b04      	ldr	r3, [sp, #16]
 800e3f0:	bb78      	cbnz	r0, 800e452 <_vfiprintf_r+0xfe>
 800e3f2:	06d9      	lsls	r1, r3, #27
 800e3f4:	bf44      	itt	mi
 800e3f6:	2220      	movmi	r2, #32
 800e3f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e3fc:	071a      	lsls	r2, r3, #28
 800e3fe:	bf44      	itt	mi
 800e400:	222b      	movmi	r2, #43	; 0x2b
 800e402:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800e406:	782a      	ldrb	r2, [r5, #0]
 800e408:	2a2a      	cmp	r2, #42	; 0x2a
 800e40a:	d02a      	beq.n	800e462 <_vfiprintf_r+0x10e>
 800e40c:	9a07      	ldr	r2, [sp, #28]
 800e40e:	46a8      	mov	r8, r5
 800e410:	2000      	movs	r0, #0
 800e412:	250a      	movs	r5, #10
 800e414:	4641      	mov	r1, r8
 800e416:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e41a:	3b30      	subs	r3, #48	; 0x30
 800e41c:	2b09      	cmp	r3, #9
 800e41e:	d969      	bls.n	800e4f4 <_vfiprintf_r+0x1a0>
 800e420:	b360      	cbz	r0, 800e47c <_vfiprintf_r+0x128>
 800e422:	e024      	b.n	800e46e <_vfiprintf_r+0x11a>
 800e424:	4b50      	ldr	r3, [pc, #320]	; (800e568 <_vfiprintf_r+0x214>)
 800e426:	429c      	cmp	r4, r3
 800e428:	d101      	bne.n	800e42e <_vfiprintf_r+0xda>
 800e42a:	68b4      	ldr	r4, [r6, #8]
 800e42c:	e7a2      	b.n	800e374 <_vfiprintf_r+0x20>
 800e42e:	4b4f      	ldr	r3, [pc, #316]	; (800e56c <_vfiprintf_r+0x218>)
 800e430:	429c      	cmp	r4, r3
 800e432:	bf08      	it	eq
 800e434:	68f4      	ldreq	r4, [r6, #12]
 800e436:	e79d      	b.n	800e374 <_vfiprintf_r+0x20>
 800e438:	4621      	mov	r1, r4
 800e43a:	4630      	mov	r0, r6
 800e43c:	f7ff fbaa 	bl	800db94 <__swsetup_r>
 800e440:	2800      	cmp	r0, #0
 800e442:	d09d      	beq.n	800e380 <_vfiprintf_r+0x2c>
 800e444:	f04f 30ff 	mov.w	r0, #4294967295
 800e448:	b01d      	add	sp, #116	; 0x74
 800e44a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e44e:	46a8      	mov	r8, r5
 800e450:	e7a2      	b.n	800e398 <_vfiprintf_r+0x44>
 800e452:	4a44      	ldr	r2, [pc, #272]	; (800e564 <_vfiprintf_r+0x210>)
 800e454:	1a80      	subs	r0, r0, r2
 800e456:	fa0b f000 	lsl.w	r0, fp, r0
 800e45a:	4318      	orrs	r0, r3
 800e45c:	9004      	str	r0, [sp, #16]
 800e45e:	4645      	mov	r5, r8
 800e460:	e7be      	b.n	800e3e0 <_vfiprintf_r+0x8c>
 800e462:	9a03      	ldr	r2, [sp, #12]
 800e464:	1d11      	adds	r1, r2, #4
 800e466:	6812      	ldr	r2, [r2, #0]
 800e468:	9103      	str	r1, [sp, #12]
 800e46a:	2a00      	cmp	r2, #0
 800e46c:	db01      	blt.n	800e472 <_vfiprintf_r+0x11e>
 800e46e:	9207      	str	r2, [sp, #28]
 800e470:	e004      	b.n	800e47c <_vfiprintf_r+0x128>
 800e472:	4252      	negs	r2, r2
 800e474:	f043 0302 	orr.w	r3, r3, #2
 800e478:	9207      	str	r2, [sp, #28]
 800e47a:	9304      	str	r3, [sp, #16]
 800e47c:	f898 3000 	ldrb.w	r3, [r8]
 800e480:	2b2e      	cmp	r3, #46	; 0x2e
 800e482:	d10e      	bne.n	800e4a2 <_vfiprintf_r+0x14e>
 800e484:	f898 3001 	ldrb.w	r3, [r8, #1]
 800e488:	2b2a      	cmp	r3, #42	; 0x2a
 800e48a:	d138      	bne.n	800e4fe <_vfiprintf_r+0x1aa>
 800e48c:	9b03      	ldr	r3, [sp, #12]
 800e48e:	1d1a      	adds	r2, r3, #4
 800e490:	681b      	ldr	r3, [r3, #0]
 800e492:	9203      	str	r2, [sp, #12]
 800e494:	2b00      	cmp	r3, #0
 800e496:	bfb8      	it	lt
 800e498:	f04f 33ff 	movlt.w	r3, #4294967295
 800e49c:	f108 0802 	add.w	r8, r8, #2
 800e4a0:	9305      	str	r3, [sp, #20]
 800e4a2:	4d33      	ldr	r5, [pc, #204]	; (800e570 <_vfiprintf_r+0x21c>)
 800e4a4:	f898 1000 	ldrb.w	r1, [r8]
 800e4a8:	2203      	movs	r2, #3
 800e4aa:	4628      	mov	r0, r5
 800e4ac:	f7f1 fe98 	bl	80001e0 <memchr>
 800e4b0:	b140      	cbz	r0, 800e4c4 <_vfiprintf_r+0x170>
 800e4b2:	2340      	movs	r3, #64	; 0x40
 800e4b4:	1b40      	subs	r0, r0, r5
 800e4b6:	fa03 f000 	lsl.w	r0, r3, r0
 800e4ba:	9b04      	ldr	r3, [sp, #16]
 800e4bc:	4303      	orrs	r3, r0
 800e4be:	f108 0801 	add.w	r8, r8, #1
 800e4c2:	9304      	str	r3, [sp, #16]
 800e4c4:	f898 1000 	ldrb.w	r1, [r8]
 800e4c8:	482a      	ldr	r0, [pc, #168]	; (800e574 <_vfiprintf_r+0x220>)
 800e4ca:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e4ce:	2206      	movs	r2, #6
 800e4d0:	f108 0701 	add.w	r7, r8, #1
 800e4d4:	f7f1 fe84 	bl	80001e0 <memchr>
 800e4d8:	2800      	cmp	r0, #0
 800e4da:	d037      	beq.n	800e54c <_vfiprintf_r+0x1f8>
 800e4dc:	4b26      	ldr	r3, [pc, #152]	; (800e578 <_vfiprintf_r+0x224>)
 800e4de:	bb1b      	cbnz	r3, 800e528 <_vfiprintf_r+0x1d4>
 800e4e0:	9b03      	ldr	r3, [sp, #12]
 800e4e2:	3307      	adds	r3, #7
 800e4e4:	f023 0307 	bic.w	r3, r3, #7
 800e4e8:	3308      	adds	r3, #8
 800e4ea:	9303      	str	r3, [sp, #12]
 800e4ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e4ee:	444b      	add	r3, r9
 800e4f0:	9309      	str	r3, [sp, #36]	; 0x24
 800e4f2:	e750      	b.n	800e396 <_vfiprintf_r+0x42>
 800e4f4:	fb05 3202 	mla	r2, r5, r2, r3
 800e4f8:	2001      	movs	r0, #1
 800e4fa:	4688      	mov	r8, r1
 800e4fc:	e78a      	b.n	800e414 <_vfiprintf_r+0xc0>
 800e4fe:	2300      	movs	r3, #0
 800e500:	f108 0801 	add.w	r8, r8, #1
 800e504:	9305      	str	r3, [sp, #20]
 800e506:	4619      	mov	r1, r3
 800e508:	250a      	movs	r5, #10
 800e50a:	4640      	mov	r0, r8
 800e50c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e510:	3a30      	subs	r2, #48	; 0x30
 800e512:	2a09      	cmp	r2, #9
 800e514:	d903      	bls.n	800e51e <_vfiprintf_r+0x1ca>
 800e516:	2b00      	cmp	r3, #0
 800e518:	d0c3      	beq.n	800e4a2 <_vfiprintf_r+0x14e>
 800e51a:	9105      	str	r1, [sp, #20]
 800e51c:	e7c1      	b.n	800e4a2 <_vfiprintf_r+0x14e>
 800e51e:	fb05 2101 	mla	r1, r5, r1, r2
 800e522:	2301      	movs	r3, #1
 800e524:	4680      	mov	r8, r0
 800e526:	e7f0      	b.n	800e50a <_vfiprintf_r+0x1b6>
 800e528:	ab03      	add	r3, sp, #12
 800e52a:	9300      	str	r3, [sp, #0]
 800e52c:	4622      	mov	r2, r4
 800e52e:	4b13      	ldr	r3, [pc, #76]	; (800e57c <_vfiprintf_r+0x228>)
 800e530:	a904      	add	r1, sp, #16
 800e532:	4630      	mov	r0, r6
 800e534:	f3af 8000 	nop.w
 800e538:	f1b0 3fff 	cmp.w	r0, #4294967295
 800e53c:	4681      	mov	r9, r0
 800e53e:	d1d5      	bne.n	800e4ec <_vfiprintf_r+0x198>
 800e540:	89a3      	ldrh	r3, [r4, #12]
 800e542:	065b      	lsls	r3, r3, #25
 800e544:	f53f af7e 	bmi.w	800e444 <_vfiprintf_r+0xf0>
 800e548:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e54a:	e77d      	b.n	800e448 <_vfiprintf_r+0xf4>
 800e54c:	ab03      	add	r3, sp, #12
 800e54e:	9300      	str	r3, [sp, #0]
 800e550:	4622      	mov	r2, r4
 800e552:	4b0a      	ldr	r3, [pc, #40]	; (800e57c <_vfiprintf_r+0x228>)
 800e554:	a904      	add	r1, sp, #16
 800e556:	4630      	mov	r0, r6
 800e558:	f000 f888 	bl	800e66c <_printf_i>
 800e55c:	e7ec      	b.n	800e538 <_vfiprintf_r+0x1e4>
 800e55e:	bf00      	nop
 800e560:	08010c54 	.word	0x08010c54
 800e564:	08010c9e 	.word	0x08010c9e
 800e568:	08010c74 	.word	0x08010c74
 800e56c:	08010c34 	.word	0x08010c34
 800e570:	08010ca4 	.word	0x08010ca4
 800e574:	08010ca8 	.word	0x08010ca8
 800e578:	00000000 	.word	0x00000000
 800e57c:	0800e32f 	.word	0x0800e32f

0800e580 <_printf_common>:
 800e580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e584:	4691      	mov	r9, r2
 800e586:	461f      	mov	r7, r3
 800e588:	688a      	ldr	r2, [r1, #8]
 800e58a:	690b      	ldr	r3, [r1, #16]
 800e58c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e590:	4293      	cmp	r3, r2
 800e592:	bfb8      	it	lt
 800e594:	4613      	movlt	r3, r2
 800e596:	f8c9 3000 	str.w	r3, [r9]
 800e59a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e59e:	4606      	mov	r6, r0
 800e5a0:	460c      	mov	r4, r1
 800e5a2:	b112      	cbz	r2, 800e5aa <_printf_common+0x2a>
 800e5a4:	3301      	adds	r3, #1
 800e5a6:	f8c9 3000 	str.w	r3, [r9]
 800e5aa:	6823      	ldr	r3, [r4, #0]
 800e5ac:	0699      	lsls	r1, r3, #26
 800e5ae:	bf42      	ittt	mi
 800e5b0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e5b4:	3302      	addmi	r3, #2
 800e5b6:	f8c9 3000 	strmi.w	r3, [r9]
 800e5ba:	6825      	ldr	r5, [r4, #0]
 800e5bc:	f015 0506 	ands.w	r5, r5, #6
 800e5c0:	d107      	bne.n	800e5d2 <_printf_common+0x52>
 800e5c2:	f104 0a19 	add.w	sl, r4, #25
 800e5c6:	68e3      	ldr	r3, [r4, #12]
 800e5c8:	f8d9 2000 	ldr.w	r2, [r9]
 800e5cc:	1a9b      	subs	r3, r3, r2
 800e5ce:	42ab      	cmp	r3, r5
 800e5d0:	dc28      	bgt.n	800e624 <_printf_common+0xa4>
 800e5d2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e5d6:	6822      	ldr	r2, [r4, #0]
 800e5d8:	3300      	adds	r3, #0
 800e5da:	bf18      	it	ne
 800e5dc:	2301      	movne	r3, #1
 800e5de:	0692      	lsls	r2, r2, #26
 800e5e0:	d42d      	bmi.n	800e63e <_printf_common+0xbe>
 800e5e2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e5e6:	4639      	mov	r1, r7
 800e5e8:	4630      	mov	r0, r6
 800e5ea:	47c0      	blx	r8
 800e5ec:	3001      	adds	r0, #1
 800e5ee:	d020      	beq.n	800e632 <_printf_common+0xb2>
 800e5f0:	6823      	ldr	r3, [r4, #0]
 800e5f2:	68e5      	ldr	r5, [r4, #12]
 800e5f4:	f8d9 2000 	ldr.w	r2, [r9]
 800e5f8:	f003 0306 	and.w	r3, r3, #6
 800e5fc:	2b04      	cmp	r3, #4
 800e5fe:	bf08      	it	eq
 800e600:	1aad      	subeq	r5, r5, r2
 800e602:	68a3      	ldr	r3, [r4, #8]
 800e604:	6922      	ldr	r2, [r4, #16]
 800e606:	bf0c      	ite	eq
 800e608:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e60c:	2500      	movne	r5, #0
 800e60e:	4293      	cmp	r3, r2
 800e610:	bfc4      	itt	gt
 800e612:	1a9b      	subgt	r3, r3, r2
 800e614:	18ed      	addgt	r5, r5, r3
 800e616:	f04f 0900 	mov.w	r9, #0
 800e61a:	341a      	adds	r4, #26
 800e61c:	454d      	cmp	r5, r9
 800e61e:	d11a      	bne.n	800e656 <_printf_common+0xd6>
 800e620:	2000      	movs	r0, #0
 800e622:	e008      	b.n	800e636 <_printf_common+0xb6>
 800e624:	2301      	movs	r3, #1
 800e626:	4652      	mov	r2, sl
 800e628:	4639      	mov	r1, r7
 800e62a:	4630      	mov	r0, r6
 800e62c:	47c0      	blx	r8
 800e62e:	3001      	adds	r0, #1
 800e630:	d103      	bne.n	800e63a <_printf_common+0xba>
 800e632:	f04f 30ff 	mov.w	r0, #4294967295
 800e636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e63a:	3501      	adds	r5, #1
 800e63c:	e7c3      	b.n	800e5c6 <_printf_common+0x46>
 800e63e:	18e1      	adds	r1, r4, r3
 800e640:	1c5a      	adds	r2, r3, #1
 800e642:	2030      	movs	r0, #48	; 0x30
 800e644:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e648:	4422      	add	r2, r4
 800e64a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e64e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e652:	3302      	adds	r3, #2
 800e654:	e7c5      	b.n	800e5e2 <_printf_common+0x62>
 800e656:	2301      	movs	r3, #1
 800e658:	4622      	mov	r2, r4
 800e65a:	4639      	mov	r1, r7
 800e65c:	4630      	mov	r0, r6
 800e65e:	47c0      	blx	r8
 800e660:	3001      	adds	r0, #1
 800e662:	d0e6      	beq.n	800e632 <_printf_common+0xb2>
 800e664:	f109 0901 	add.w	r9, r9, #1
 800e668:	e7d8      	b.n	800e61c <_printf_common+0x9c>
	...

0800e66c <_printf_i>:
 800e66c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e670:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e674:	460c      	mov	r4, r1
 800e676:	7e09      	ldrb	r1, [r1, #24]
 800e678:	b085      	sub	sp, #20
 800e67a:	296e      	cmp	r1, #110	; 0x6e
 800e67c:	4617      	mov	r7, r2
 800e67e:	4606      	mov	r6, r0
 800e680:	4698      	mov	r8, r3
 800e682:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e684:	f000 80b3 	beq.w	800e7ee <_printf_i+0x182>
 800e688:	d822      	bhi.n	800e6d0 <_printf_i+0x64>
 800e68a:	2963      	cmp	r1, #99	; 0x63
 800e68c:	d036      	beq.n	800e6fc <_printf_i+0x90>
 800e68e:	d80a      	bhi.n	800e6a6 <_printf_i+0x3a>
 800e690:	2900      	cmp	r1, #0
 800e692:	f000 80b9 	beq.w	800e808 <_printf_i+0x19c>
 800e696:	2958      	cmp	r1, #88	; 0x58
 800e698:	f000 8083 	beq.w	800e7a2 <_printf_i+0x136>
 800e69c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e6a0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e6a4:	e032      	b.n	800e70c <_printf_i+0xa0>
 800e6a6:	2964      	cmp	r1, #100	; 0x64
 800e6a8:	d001      	beq.n	800e6ae <_printf_i+0x42>
 800e6aa:	2969      	cmp	r1, #105	; 0x69
 800e6ac:	d1f6      	bne.n	800e69c <_printf_i+0x30>
 800e6ae:	6820      	ldr	r0, [r4, #0]
 800e6b0:	6813      	ldr	r3, [r2, #0]
 800e6b2:	0605      	lsls	r5, r0, #24
 800e6b4:	f103 0104 	add.w	r1, r3, #4
 800e6b8:	d52a      	bpl.n	800e710 <_printf_i+0xa4>
 800e6ba:	681b      	ldr	r3, [r3, #0]
 800e6bc:	6011      	str	r1, [r2, #0]
 800e6be:	2b00      	cmp	r3, #0
 800e6c0:	da03      	bge.n	800e6ca <_printf_i+0x5e>
 800e6c2:	222d      	movs	r2, #45	; 0x2d
 800e6c4:	425b      	negs	r3, r3
 800e6c6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e6ca:	486f      	ldr	r0, [pc, #444]	; (800e888 <_printf_i+0x21c>)
 800e6cc:	220a      	movs	r2, #10
 800e6ce:	e039      	b.n	800e744 <_printf_i+0xd8>
 800e6d0:	2973      	cmp	r1, #115	; 0x73
 800e6d2:	f000 809d 	beq.w	800e810 <_printf_i+0x1a4>
 800e6d6:	d808      	bhi.n	800e6ea <_printf_i+0x7e>
 800e6d8:	296f      	cmp	r1, #111	; 0x6f
 800e6da:	d020      	beq.n	800e71e <_printf_i+0xb2>
 800e6dc:	2970      	cmp	r1, #112	; 0x70
 800e6de:	d1dd      	bne.n	800e69c <_printf_i+0x30>
 800e6e0:	6823      	ldr	r3, [r4, #0]
 800e6e2:	f043 0320 	orr.w	r3, r3, #32
 800e6e6:	6023      	str	r3, [r4, #0]
 800e6e8:	e003      	b.n	800e6f2 <_printf_i+0x86>
 800e6ea:	2975      	cmp	r1, #117	; 0x75
 800e6ec:	d017      	beq.n	800e71e <_printf_i+0xb2>
 800e6ee:	2978      	cmp	r1, #120	; 0x78
 800e6f0:	d1d4      	bne.n	800e69c <_printf_i+0x30>
 800e6f2:	2378      	movs	r3, #120	; 0x78
 800e6f4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e6f8:	4864      	ldr	r0, [pc, #400]	; (800e88c <_printf_i+0x220>)
 800e6fa:	e055      	b.n	800e7a8 <_printf_i+0x13c>
 800e6fc:	6813      	ldr	r3, [r2, #0]
 800e6fe:	1d19      	adds	r1, r3, #4
 800e700:	681b      	ldr	r3, [r3, #0]
 800e702:	6011      	str	r1, [r2, #0]
 800e704:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e708:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e70c:	2301      	movs	r3, #1
 800e70e:	e08c      	b.n	800e82a <_printf_i+0x1be>
 800e710:	681b      	ldr	r3, [r3, #0]
 800e712:	6011      	str	r1, [r2, #0]
 800e714:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e718:	bf18      	it	ne
 800e71a:	b21b      	sxthne	r3, r3
 800e71c:	e7cf      	b.n	800e6be <_printf_i+0x52>
 800e71e:	6813      	ldr	r3, [r2, #0]
 800e720:	6825      	ldr	r5, [r4, #0]
 800e722:	1d18      	adds	r0, r3, #4
 800e724:	6010      	str	r0, [r2, #0]
 800e726:	0628      	lsls	r0, r5, #24
 800e728:	d501      	bpl.n	800e72e <_printf_i+0xc2>
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	e002      	b.n	800e734 <_printf_i+0xc8>
 800e72e:	0668      	lsls	r0, r5, #25
 800e730:	d5fb      	bpl.n	800e72a <_printf_i+0xbe>
 800e732:	881b      	ldrh	r3, [r3, #0]
 800e734:	4854      	ldr	r0, [pc, #336]	; (800e888 <_printf_i+0x21c>)
 800e736:	296f      	cmp	r1, #111	; 0x6f
 800e738:	bf14      	ite	ne
 800e73a:	220a      	movne	r2, #10
 800e73c:	2208      	moveq	r2, #8
 800e73e:	2100      	movs	r1, #0
 800e740:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e744:	6865      	ldr	r5, [r4, #4]
 800e746:	60a5      	str	r5, [r4, #8]
 800e748:	2d00      	cmp	r5, #0
 800e74a:	f2c0 8095 	blt.w	800e878 <_printf_i+0x20c>
 800e74e:	6821      	ldr	r1, [r4, #0]
 800e750:	f021 0104 	bic.w	r1, r1, #4
 800e754:	6021      	str	r1, [r4, #0]
 800e756:	2b00      	cmp	r3, #0
 800e758:	d13d      	bne.n	800e7d6 <_printf_i+0x16a>
 800e75a:	2d00      	cmp	r5, #0
 800e75c:	f040 808e 	bne.w	800e87c <_printf_i+0x210>
 800e760:	4665      	mov	r5, ip
 800e762:	2a08      	cmp	r2, #8
 800e764:	d10b      	bne.n	800e77e <_printf_i+0x112>
 800e766:	6823      	ldr	r3, [r4, #0]
 800e768:	07db      	lsls	r3, r3, #31
 800e76a:	d508      	bpl.n	800e77e <_printf_i+0x112>
 800e76c:	6923      	ldr	r3, [r4, #16]
 800e76e:	6862      	ldr	r2, [r4, #4]
 800e770:	429a      	cmp	r2, r3
 800e772:	bfde      	ittt	le
 800e774:	2330      	movle	r3, #48	; 0x30
 800e776:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e77a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e77e:	ebac 0305 	sub.w	r3, ip, r5
 800e782:	6123      	str	r3, [r4, #16]
 800e784:	f8cd 8000 	str.w	r8, [sp]
 800e788:	463b      	mov	r3, r7
 800e78a:	aa03      	add	r2, sp, #12
 800e78c:	4621      	mov	r1, r4
 800e78e:	4630      	mov	r0, r6
 800e790:	f7ff fef6 	bl	800e580 <_printf_common>
 800e794:	3001      	adds	r0, #1
 800e796:	d14d      	bne.n	800e834 <_printf_i+0x1c8>
 800e798:	f04f 30ff 	mov.w	r0, #4294967295
 800e79c:	b005      	add	sp, #20
 800e79e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e7a2:	4839      	ldr	r0, [pc, #228]	; (800e888 <_printf_i+0x21c>)
 800e7a4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e7a8:	6813      	ldr	r3, [r2, #0]
 800e7aa:	6821      	ldr	r1, [r4, #0]
 800e7ac:	1d1d      	adds	r5, r3, #4
 800e7ae:	681b      	ldr	r3, [r3, #0]
 800e7b0:	6015      	str	r5, [r2, #0]
 800e7b2:	060a      	lsls	r2, r1, #24
 800e7b4:	d50b      	bpl.n	800e7ce <_printf_i+0x162>
 800e7b6:	07ca      	lsls	r2, r1, #31
 800e7b8:	bf44      	itt	mi
 800e7ba:	f041 0120 	orrmi.w	r1, r1, #32
 800e7be:	6021      	strmi	r1, [r4, #0]
 800e7c0:	b91b      	cbnz	r3, 800e7ca <_printf_i+0x15e>
 800e7c2:	6822      	ldr	r2, [r4, #0]
 800e7c4:	f022 0220 	bic.w	r2, r2, #32
 800e7c8:	6022      	str	r2, [r4, #0]
 800e7ca:	2210      	movs	r2, #16
 800e7cc:	e7b7      	b.n	800e73e <_printf_i+0xd2>
 800e7ce:	064d      	lsls	r5, r1, #25
 800e7d0:	bf48      	it	mi
 800e7d2:	b29b      	uxthmi	r3, r3
 800e7d4:	e7ef      	b.n	800e7b6 <_printf_i+0x14a>
 800e7d6:	4665      	mov	r5, ip
 800e7d8:	fbb3 f1f2 	udiv	r1, r3, r2
 800e7dc:	fb02 3311 	mls	r3, r2, r1, r3
 800e7e0:	5cc3      	ldrb	r3, [r0, r3]
 800e7e2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e7e6:	460b      	mov	r3, r1
 800e7e8:	2900      	cmp	r1, #0
 800e7ea:	d1f5      	bne.n	800e7d8 <_printf_i+0x16c>
 800e7ec:	e7b9      	b.n	800e762 <_printf_i+0xf6>
 800e7ee:	6813      	ldr	r3, [r2, #0]
 800e7f0:	6825      	ldr	r5, [r4, #0]
 800e7f2:	6961      	ldr	r1, [r4, #20]
 800e7f4:	1d18      	adds	r0, r3, #4
 800e7f6:	6010      	str	r0, [r2, #0]
 800e7f8:	0628      	lsls	r0, r5, #24
 800e7fa:	681b      	ldr	r3, [r3, #0]
 800e7fc:	d501      	bpl.n	800e802 <_printf_i+0x196>
 800e7fe:	6019      	str	r1, [r3, #0]
 800e800:	e002      	b.n	800e808 <_printf_i+0x19c>
 800e802:	066a      	lsls	r2, r5, #25
 800e804:	d5fb      	bpl.n	800e7fe <_printf_i+0x192>
 800e806:	8019      	strh	r1, [r3, #0]
 800e808:	2300      	movs	r3, #0
 800e80a:	6123      	str	r3, [r4, #16]
 800e80c:	4665      	mov	r5, ip
 800e80e:	e7b9      	b.n	800e784 <_printf_i+0x118>
 800e810:	6813      	ldr	r3, [r2, #0]
 800e812:	1d19      	adds	r1, r3, #4
 800e814:	6011      	str	r1, [r2, #0]
 800e816:	681d      	ldr	r5, [r3, #0]
 800e818:	6862      	ldr	r2, [r4, #4]
 800e81a:	2100      	movs	r1, #0
 800e81c:	4628      	mov	r0, r5
 800e81e:	f7f1 fcdf 	bl	80001e0 <memchr>
 800e822:	b108      	cbz	r0, 800e828 <_printf_i+0x1bc>
 800e824:	1b40      	subs	r0, r0, r5
 800e826:	6060      	str	r0, [r4, #4]
 800e828:	6863      	ldr	r3, [r4, #4]
 800e82a:	6123      	str	r3, [r4, #16]
 800e82c:	2300      	movs	r3, #0
 800e82e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e832:	e7a7      	b.n	800e784 <_printf_i+0x118>
 800e834:	6923      	ldr	r3, [r4, #16]
 800e836:	462a      	mov	r2, r5
 800e838:	4639      	mov	r1, r7
 800e83a:	4630      	mov	r0, r6
 800e83c:	47c0      	blx	r8
 800e83e:	3001      	adds	r0, #1
 800e840:	d0aa      	beq.n	800e798 <_printf_i+0x12c>
 800e842:	6823      	ldr	r3, [r4, #0]
 800e844:	079b      	lsls	r3, r3, #30
 800e846:	d413      	bmi.n	800e870 <_printf_i+0x204>
 800e848:	68e0      	ldr	r0, [r4, #12]
 800e84a:	9b03      	ldr	r3, [sp, #12]
 800e84c:	4298      	cmp	r0, r3
 800e84e:	bfb8      	it	lt
 800e850:	4618      	movlt	r0, r3
 800e852:	e7a3      	b.n	800e79c <_printf_i+0x130>
 800e854:	2301      	movs	r3, #1
 800e856:	464a      	mov	r2, r9
 800e858:	4639      	mov	r1, r7
 800e85a:	4630      	mov	r0, r6
 800e85c:	47c0      	blx	r8
 800e85e:	3001      	adds	r0, #1
 800e860:	d09a      	beq.n	800e798 <_printf_i+0x12c>
 800e862:	3501      	adds	r5, #1
 800e864:	68e3      	ldr	r3, [r4, #12]
 800e866:	9a03      	ldr	r2, [sp, #12]
 800e868:	1a9b      	subs	r3, r3, r2
 800e86a:	42ab      	cmp	r3, r5
 800e86c:	dcf2      	bgt.n	800e854 <_printf_i+0x1e8>
 800e86e:	e7eb      	b.n	800e848 <_printf_i+0x1dc>
 800e870:	2500      	movs	r5, #0
 800e872:	f104 0919 	add.w	r9, r4, #25
 800e876:	e7f5      	b.n	800e864 <_printf_i+0x1f8>
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d1ac      	bne.n	800e7d6 <_printf_i+0x16a>
 800e87c:	7803      	ldrb	r3, [r0, #0]
 800e87e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e882:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e886:	e76c      	b.n	800e762 <_printf_i+0xf6>
 800e888:	08010caf 	.word	0x08010caf
 800e88c:	08010cc0 	.word	0x08010cc0

0800e890 <__sread>:
 800e890:	b510      	push	{r4, lr}
 800e892:	460c      	mov	r4, r1
 800e894:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e898:	f000 f8e0 	bl	800ea5c <_read_r>
 800e89c:	2800      	cmp	r0, #0
 800e89e:	bfab      	itete	ge
 800e8a0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e8a2:	89a3      	ldrhlt	r3, [r4, #12]
 800e8a4:	181b      	addge	r3, r3, r0
 800e8a6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e8aa:	bfac      	ite	ge
 800e8ac:	6563      	strge	r3, [r4, #84]	; 0x54
 800e8ae:	81a3      	strhlt	r3, [r4, #12]
 800e8b0:	bd10      	pop	{r4, pc}

0800e8b2 <__swrite>:
 800e8b2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8b6:	461f      	mov	r7, r3
 800e8b8:	898b      	ldrh	r3, [r1, #12]
 800e8ba:	05db      	lsls	r3, r3, #23
 800e8bc:	4605      	mov	r5, r0
 800e8be:	460c      	mov	r4, r1
 800e8c0:	4616      	mov	r6, r2
 800e8c2:	d505      	bpl.n	800e8d0 <__swrite+0x1e>
 800e8c4:	2302      	movs	r3, #2
 800e8c6:	2200      	movs	r2, #0
 800e8c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8cc:	f000 f874 	bl	800e9b8 <_lseek_r>
 800e8d0:	89a3      	ldrh	r3, [r4, #12]
 800e8d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e8d6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e8da:	81a3      	strh	r3, [r4, #12]
 800e8dc:	4632      	mov	r2, r6
 800e8de:	463b      	mov	r3, r7
 800e8e0:	4628      	mov	r0, r5
 800e8e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e8e6:	f000 b823 	b.w	800e930 <_write_r>

0800e8ea <__sseek>:
 800e8ea:	b510      	push	{r4, lr}
 800e8ec:	460c      	mov	r4, r1
 800e8ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8f2:	f000 f861 	bl	800e9b8 <_lseek_r>
 800e8f6:	1c43      	adds	r3, r0, #1
 800e8f8:	89a3      	ldrh	r3, [r4, #12]
 800e8fa:	bf15      	itete	ne
 800e8fc:	6560      	strne	r0, [r4, #84]	; 0x54
 800e8fe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e902:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e906:	81a3      	strheq	r3, [r4, #12]
 800e908:	bf18      	it	ne
 800e90a:	81a3      	strhne	r3, [r4, #12]
 800e90c:	bd10      	pop	{r4, pc}

0800e90e <__sclose>:
 800e90e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e912:	f000 b81f 	b.w	800e954 <_close_r>

0800e916 <__ascii_wctomb>:
 800e916:	b149      	cbz	r1, 800e92c <__ascii_wctomb+0x16>
 800e918:	2aff      	cmp	r2, #255	; 0xff
 800e91a:	bf85      	ittet	hi
 800e91c:	238a      	movhi	r3, #138	; 0x8a
 800e91e:	6003      	strhi	r3, [r0, #0]
 800e920:	700a      	strbls	r2, [r1, #0]
 800e922:	f04f 30ff 	movhi.w	r0, #4294967295
 800e926:	bf98      	it	ls
 800e928:	2001      	movls	r0, #1
 800e92a:	4770      	bx	lr
 800e92c:	4608      	mov	r0, r1
 800e92e:	4770      	bx	lr

0800e930 <_write_r>:
 800e930:	b538      	push	{r3, r4, r5, lr}
 800e932:	4c07      	ldr	r4, [pc, #28]	; (800e950 <_write_r+0x20>)
 800e934:	4605      	mov	r5, r0
 800e936:	4608      	mov	r0, r1
 800e938:	4611      	mov	r1, r2
 800e93a:	2200      	movs	r2, #0
 800e93c:	6022      	str	r2, [r4, #0]
 800e93e:	461a      	mov	r2, r3
 800e940:	f7fc fab6 	bl	800aeb0 <_write>
 800e944:	1c43      	adds	r3, r0, #1
 800e946:	d102      	bne.n	800e94e <_write_r+0x1e>
 800e948:	6823      	ldr	r3, [r4, #0]
 800e94a:	b103      	cbz	r3, 800e94e <_write_r+0x1e>
 800e94c:	602b      	str	r3, [r5, #0]
 800e94e:	bd38      	pop	{r3, r4, r5, pc}
 800e950:	20000e4c 	.word	0x20000e4c

0800e954 <_close_r>:
 800e954:	b538      	push	{r3, r4, r5, lr}
 800e956:	4c06      	ldr	r4, [pc, #24]	; (800e970 <_close_r+0x1c>)
 800e958:	2300      	movs	r3, #0
 800e95a:	4605      	mov	r5, r0
 800e95c:	4608      	mov	r0, r1
 800e95e:	6023      	str	r3, [r4, #0]
 800e960:	f7fc fad2 	bl	800af08 <_close>
 800e964:	1c43      	adds	r3, r0, #1
 800e966:	d102      	bne.n	800e96e <_close_r+0x1a>
 800e968:	6823      	ldr	r3, [r4, #0]
 800e96a:	b103      	cbz	r3, 800e96e <_close_r+0x1a>
 800e96c:	602b      	str	r3, [r5, #0]
 800e96e:	bd38      	pop	{r3, r4, r5, pc}
 800e970:	20000e4c 	.word	0x20000e4c

0800e974 <_fstat_r>:
 800e974:	b538      	push	{r3, r4, r5, lr}
 800e976:	4c07      	ldr	r4, [pc, #28]	; (800e994 <_fstat_r+0x20>)
 800e978:	2300      	movs	r3, #0
 800e97a:	4605      	mov	r5, r0
 800e97c:	4608      	mov	r0, r1
 800e97e:	4611      	mov	r1, r2
 800e980:	6023      	str	r3, [r4, #0]
 800e982:	f7fc fb11 	bl	800afa8 <_fstat>
 800e986:	1c43      	adds	r3, r0, #1
 800e988:	d102      	bne.n	800e990 <_fstat_r+0x1c>
 800e98a:	6823      	ldr	r3, [r4, #0]
 800e98c:	b103      	cbz	r3, 800e990 <_fstat_r+0x1c>
 800e98e:	602b      	str	r3, [r5, #0]
 800e990:	bd38      	pop	{r3, r4, r5, pc}
 800e992:	bf00      	nop
 800e994:	20000e4c 	.word	0x20000e4c

0800e998 <_isatty_r>:
 800e998:	b538      	push	{r3, r4, r5, lr}
 800e99a:	4c06      	ldr	r4, [pc, #24]	; (800e9b4 <_isatty_r+0x1c>)
 800e99c:	2300      	movs	r3, #0
 800e99e:	4605      	mov	r5, r0
 800e9a0:	4608      	mov	r0, r1
 800e9a2:	6023      	str	r3, [r4, #0]
 800e9a4:	f7fc fa6e 	bl	800ae84 <_isatty>
 800e9a8:	1c43      	adds	r3, r0, #1
 800e9aa:	d102      	bne.n	800e9b2 <_isatty_r+0x1a>
 800e9ac:	6823      	ldr	r3, [r4, #0]
 800e9ae:	b103      	cbz	r3, 800e9b2 <_isatty_r+0x1a>
 800e9b0:	602b      	str	r3, [r5, #0]
 800e9b2:	bd38      	pop	{r3, r4, r5, pc}
 800e9b4:	20000e4c 	.word	0x20000e4c

0800e9b8 <_lseek_r>:
 800e9b8:	b538      	push	{r3, r4, r5, lr}
 800e9ba:	4c07      	ldr	r4, [pc, #28]	; (800e9d8 <_lseek_r+0x20>)
 800e9bc:	4605      	mov	r5, r0
 800e9be:	4608      	mov	r0, r1
 800e9c0:	4611      	mov	r1, r2
 800e9c2:	2200      	movs	r2, #0
 800e9c4:	6022      	str	r2, [r4, #0]
 800e9c6:	461a      	mov	r2, r3
 800e9c8:	f7fc fab5 	bl	800af36 <_lseek>
 800e9cc:	1c43      	adds	r3, r0, #1
 800e9ce:	d102      	bne.n	800e9d6 <_lseek_r+0x1e>
 800e9d0:	6823      	ldr	r3, [r4, #0]
 800e9d2:	b103      	cbz	r3, 800e9d6 <_lseek_r+0x1e>
 800e9d4:	602b      	str	r3, [r5, #0]
 800e9d6:	bd38      	pop	{r3, r4, r5, pc}
 800e9d8:	20000e4c 	.word	0x20000e4c

0800e9dc <memmove>:
 800e9dc:	4288      	cmp	r0, r1
 800e9de:	b510      	push	{r4, lr}
 800e9e0:	eb01 0302 	add.w	r3, r1, r2
 800e9e4:	d807      	bhi.n	800e9f6 <memmove+0x1a>
 800e9e6:	1e42      	subs	r2, r0, #1
 800e9e8:	4299      	cmp	r1, r3
 800e9ea:	d00a      	beq.n	800ea02 <memmove+0x26>
 800e9ec:	f811 4b01 	ldrb.w	r4, [r1], #1
 800e9f0:	f802 4f01 	strb.w	r4, [r2, #1]!
 800e9f4:	e7f8      	b.n	800e9e8 <memmove+0xc>
 800e9f6:	4283      	cmp	r3, r0
 800e9f8:	d9f5      	bls.n	800e9e6 <memmove+0xa>
 800e9fa:	1881      	adds	r1, r0, r2
 800e9fc:	1ad2      	subs	r2, r2, r3
 800e9fe:	42d3      	cmn	r3, r2
 800ea00:	d100      	bne.n	800ea04 <memmove+0x28>
 800ea02:	bd10      	pop	{r4, pc}
 800ea04:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ea08:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ea0c:	e7f7      	b.n	800e9fe <memmove+0x22>

0800ea0e <_realloc_r>:
 800ea0e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea10:	4607      	mov	r7, r0
 800ea12:	4614      	mov	r4, r2
 800ea14:	460e      	mov	r6, r1
 800ea16:	b921      	cbnz	r1, 800ea22 <_realloc_r+0x14>
 800ea18:	4611      	mov	r1, r2
 800ea1a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ea1e:	f7fe be81 	b.w	800d724 <_malloc_r>
 800ea22:	b922      	cbnz	r2, 800ea2e <_realloc_r+0x20>
 800ea24:	f7fe fe30 	bl	800d688 <_free_r>
 800ea28:	4625      	mov	r5, r4
 800ea2a:	4628      	mov	r0, r5
 800ea2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea2e:	f000 f827 	bl	800ea80 <_malloc_usable_size_r>
 800ea32:	42a0      	cmp	r0, r4
 800ea34:	d20f      	bcs.n	800ea56 <_realloc_r+0x48>
 800ea36:	4621      	mov	r1, r4
 800ea38:	4638      	mov	r0, r7
 800ea3a:	f7fe fe73 	bl	800d724 <_malloc_r>
 800ea3e:	4605      	mov	r5, r0
 800ea40:	2800      	cmp	r0, #0
 800ea42:	d0f2      	beq.n	800ea2a <_realloc_r+0x1c>
 800ea44:	4631      	mov	r1, r6
 800ea46:	4622      	mov	r2, r4
 800ea48:	f7fe fe0a 	bl	800d660 <memcpy>
 800ea4c:	4631      	mov	r1, r6
 800ea4e:	4638      	mov	r0, r7
 800ea50:	f7fe fe1a 	bl	800d688 <_free_r>
 800ea54:	e7e9      	b.n	800ea2a <_realloc_r+0x1c>
 800ea56:	4635      	mov	r5, r6
 800ea58:	e7e7      	b.n	800ea2a <_realloc_r+0x1c>
	...

0800ea5c <_read_r>:
 800ea5c:	b538      	push	{r3, r4, r5, lr}
 800ea5e:	4c07      	ldr	r4, [pc, #28]	; (800ea7c <_read_r+0x20>)
 800ea60:	4605      	mov	r5, r0
 800ea62:	4608      	mov	r0, r1
 800ea64:	4611      	mov	r1, r2
 800ea66:	2200      	movs	r2, #0
 800ea68:	6022      	str	r2, [r4, #0]
 800ea6a:	461a      	mov	r2, r3
 800ea6c:	f7fc fa74 	bl	800af58 <_read>
 800ea70:	1c43      	adds	r3, r0, #1
 800ea72:	d102      	bne.n	800ea7a <_read_r+0x1e>
 800ea74:	6823      	ldr	r3, [r4, #0]
 800ea76:	b103      	cbz	r3, 800ea7a <_read_r+0x1e>
 800ea78:	602b      	str	r3, [r5, #0]
 800ea7a:	bd38      	pop	{r3, r4, r5, pc}
 800ea7c:	20000e4c 	.word	0x20000e4c

0800ea80 <_malloc_usable_size_r>:
 800ea80:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea84:	1f18      	subs	r0, r3, #4
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	bfbc      	itt	lt
 800ea8a:	580b      	ldrlt	r3, [r1, r0]
 800ea8c:	18c0      	addlt	r0, r0, r3
 800ea8e:	4770      	bx	lr

0800ea90 <log>:
 800ea90:	b570      	push	{r4, r5, r6, lr}
 800ea92:	ed2d 8b02 	vpush	{d8}
 800ea96:	b08a      	sub	sp, #40	; 0x28
 800ea98:	ec55 4b10 	vmov	r4, r5, d0
 800ea9c:	f000 f9e8 	bl	800ee70 <__ieee754_log>
 800eaa0:	4b36      	ldr	r3, [pc, #216]	; (800eb7c <log+0xec>)
 800eaa2:	eeb0 8a40 	vmov.f32	s16, s0
 800eaa6:	eef0 8a60 	vmov.f32	s17, s1
 800eaaa:	f993 6000 	ldrsb.w	r6, [r3]
 800eaae:	1c73      	adds	r3, r6, #1
 800eab0:	d05b      	beq.n	800eb6a <log+0xda>
 800eab2:	4622      	mov	r2, r4
 800eab4:	462b      	mov	r3, r5
 800eab6:	4620      	mov	r0, r4
 800eab8:	4629      	mov	r1, r5
 800eaba:	f7f2 f837 	bl	8000b2c <__aeabi_dcmpun>
 800eabe:	2800      	cmp	r0, #0
 800eac0:	d153      	bne.n	800eb6a <log+0xda>
 800eac2:	2200      	movs	r2, #0
 800eac4:	2300      	movs	r3, #0
 800eac6:	4620      	mov	r0, r4
 800eac8:	4629      	mov	r1, r5
 800eaca:	f7f2 f825 	bl	8000b18 <__aeabi_dcmpgt>
 800eace:	2800      	cmp	r0, #0
 800ead0:	d14b      	bne.n	800eb6a <log+0xda>
 800ead2:	4b2b      	ldr	r3, [pc, #172]	; (800eb80 <log+0xf0>)
 800ead4:	9301      	str	r3, [sp, #4]
 800ead6:	9008      	str	r0, [sp, #32]
 800ead8:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800eadc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800eae0:	b9a6      	cbnz	r6, 800eb0c <log+0x7c>
 800eae2:	4b28      	ldr	r3, [pc, #160]	; (800eb84 <log+0xf4>)
 800eae4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800eae8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800eaec:	4620      	mov	r0, r4
 800eaee:	2200      	movs	r2, #0
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	4629      	mov	r1, r5
 800eaf4:	f7f1 ffe8 	bl	8000ac8 <__aeabi_dcmpeq>
 800eaf8:	bb40      	cbnz	r0, 800eb4c <log+0xbc>
 800eafa:	2301      	movs	r3, #1
 800eafc:	2e02      	cmp	r6, #2
 800eafe:	9300      	str	r3, [sp, #0]
 800eb00:	d119      	bne.n	800eb36 <log+0xa6>
 800eb02:	f7fe fd71 	bl	800d5e8 <__errno>
 800eb06:	2321      	movs	r3, #33	; 0x21
 800eb08:	6003      	str	r3, [r0, #0]
 800eb0a:	e019      	b.n	800eb40 <log+0xb0>
 800eb0c:	4b1e      	ldr	r3, [pc, #120]	; (800eb88 <log+0xf8>)
 800eb0e:	2200      	movs	r2, #0
 800eb10:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800eb14:	4620      	mov	r0, r4
 800eb16:	2200      	movs	r2, #0
 800eb18:	2300      	movs	r3, #0
 800eb1a:	4629      	mov	r1, r5
 800eb1c:	f7f1 ffd4 	bl	8000ac8 <__aeabi_dcmpeq>
 800eb20:	2800      	cmp	r0, #0
 800eb22:	d0ea      	beq.n	800eafa <log+0x6a>
 800eb24:	2302      	movs	r3, #2
 800eb26:	429e      	cmp	r6, r3
 800eb28:	9300      	str	r3, [sp, #0]
 800eb2a:	d111      	bne.n	800eb50 <log+0xc0>
 800eb2c:	f7fe fd5c 	bl	800d5e8 <__errno>
 800eb30:	2322      	movs	r3, #34	; 0x22
 800eb32:	6003      	str	r3, [r0, #0]
 800eb34:	e011      	b.n	800eb5a <log+0xca>
 800eb36:	4668      	mov	r0, sp
 800eb38:	f001 f91d 	bl	800fd76 <matherr>
 800eb3c:	2800      	cmp	r0, #0
 800eb3e:	d0e0      	beq.n	800eb02 <log+0x72>
 800eb40:	4812      	ldr	r0, [pc, #72]	; (800eb8c <log+0xfc>)
 800eb42:	f001 f91d 	bl	800fd80 <nan>
 800eb46:	ed8d 0b06 	vstr	d0, [sp, #24]
 800eb4a:	e006      	b.n	800eb5a <log+0xca>
 800eb4c:	2302      	movs	r3, #2
 800eb4e:	9300      	str	r3, [sp, #0]
 800eb50:	4668      	mov	r0, sp
 800eb52:	f001 f910 	bl	800fd76 <matherr>
 800eb56:	2800      	cmp	r0, #0
 800eb58:	d0e8      	beq.n	800eb2c <log+0x9c>
 800eb5a:	9b08      	ldr	r3, [sp, #32]
 800eb5c:	b11b      	cbz	r3, 800eb66 <log+0xd6>
 800eb5e:	f7fe fd43 	bl	800d5e8 <__errno>
 800eb62:	9b08      	ldr	r3, [sp, #32]
 800eb64:	6003      	str	r3, [r0, #0]
 800eb66:	ed9d 8b06 	vldr	d8, [sp, #24]
 800eb6a:	eeb0 0a48 	vmov.f32	s0, s16
 800eb6e:	eef0 0a68 	vmov.f32	s1, s17
 800eb72:	b00a      	add	sp, #40	; 0x28
 800eb74:	ecbd 8b02 	vpop	{d8}
 800eb78:	bd70      	pop	{r4, r5, r6, pc}
 800eb7a:	bf00      	nop
 800eb7c:	200001fc 	.word	0x200001fc
 800eb80:	08010dd2 	.word	0x08010dd2
 800eb84:	c7efffff 	.word	0xc7efffff
 800eb88:	fff00000 	.word	0xfff00000
 800eb8c:	08010ca3 	.word	0x08010ca3

0800eb90 <pow>:
 800eb90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eb94:	ed2d 8b04 	vpush	{d8-d9}
 800eb98:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800ee6c <pow+0x2dc>
 800eb9c:	b08d      	sub	sp, #52	; 0x34
 800eb9e:	ec57 6b10 	vmov	r6, r7, d0
 800eba2:	ec55 4b11 	vmov	r4, r5, d1
 800eba6:	f000 fb17 	bl	800f1d8 <__ieee754_pow>
 800ebaa:	f999 3000 	ldrsb.w	r3, [r9]
 800ebae:	9300      	str	r3, [sp, #0]
 800ebb0:	3301      	adds	r3, #1
 800ebb2:	eeb0 8a40 	vmov.f32	s16, s0
 800ebb6:	eef0 8a60 	vmov.f32	s17, s1
 800ebba:	46c8      	mov	r8, r9
 800ebbc:	d05f      	beq.n	800ec7e <pow+0xee>
 800ebbe:	4622      	mov	r2, r4
 800ebc0:	462b      	mov	r3, r5
 800ebc2:	4620      	mov	r0, r4
 800ebc4:	4629      	mov	r1, r5
 800ebc6:	f7f1 ffb1 	bl	8000b2c <__aeabi_dcmpun>
 800ebca:	4683      	mov	fp, r0
 800ebcc:	2800      	cmp	r0, #0
 800ebce:	d156      	bne.n	800ec7e <pow+0xee>
 800ebd0:	4632      	mov	r2, r6
 800ebd2:	463b      	mov	r3, r7
 800ebd4:	4630      	mov	r0, r6
 800ebd6:	4639      	mov	r1, r7
 800ebd8:	f7f1 ffa8 	bl	8000b2c <__aeabi_dcmpun>
 800ebdc:	9001      	str	r0, [sp, #4]
 800ebde:	b1e8      	cbz	r0, 800ec1c <pow+0x8c>
 800ebe0:	2200      	movs	r2, #0
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	4620      	mov	r0, r4
 800ebe6:	4629      	mov	r1, r5
 800ebe8:	f7f1 ff6e 	bl	8000ac8 <__aeabi_dcmpeq>
 800ebec:	2800      	cmp	r0, #0
 800ebee:	d046      	beq.n	800ec7e <pow+0xee>
 800ebf0:	2301      	movs	r3, #1
 800ebf2:	9302      	str	r3, [sp, #8]
 800ebf4:	4b96      	ldr	r3, [pc, #600]	; (800ee50 <pow+0x2c0>)
 800ebf6:	9303      	str	r3, [sp, #12]
 800ebf8:	4b96      	ldr	r3, [pc, #600]	; (800ee54 <pow+0x2c4>)
 800ebfa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800ebfe:	2200      	movs	r2, #0
 800ec00:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ec04:	9b00      	ldr	r3, [sp, #0]
 800ec06:	2b02      	cmp	r3, #2
 800ec08:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ec0c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ec10:	d033      	beq.n	800ec7a <pow+0xea>
 800ec12:	a802      	add	r0, sp, #8
 800ec14:	f001 f8af 	bl	800fd76 <matherr>
 800ec18:	bb48      	cbnz	r0, 800ec6e <pow+0xde>
 800ec1a:	e05d      	b.n	800ecd8 <pow+0x148>
 800ec1c:	f04f 0a00 	mov.w	sl, #0
 800ec20:	f04f 0b00 	mov.w	fp, #0
 800ec24:	4652      	mov	r2, sl
 800ec26:	465b      	mov	r3, fp
 800ec28:	4630      	mov	r0, r6
 800ec2a:	4639      	mov	r1, r7
 800ec2c:	f7f1 ff4c 	bl	8000ac8 <__aeabi_dcmpeq>
 800ec30:	ec4b ab19 	vmov	d9, sl, fp
 800ec34:	2800      	cmp	r0, #0
 800ec36:	d054      	beq.n	800ece2 <pow+0x152>
 800ec38:	4652      	mov	r2, sl
 800ec3a:	465b      	mov	r3, fp
 800ec3c:	4620      	mov	r0, r4
 800ec3e:	4629      	mov	r1, r5
 800ec40:	f7f1 ff42 	bl	8000ac8 <__aeabi_dcmpeq>
 800ec44:	4680      	mov	r8, r0
 800ec46:	b318      	cbz	r0, 800ec90 <pow+0x100>
 800ec48:	2301      	movs	r3, #1
 800ec4a:	9302      	str	r3, [sp, #8]
 800ec4c:	4b80      	ldr	r3, [pc, #512]	; (800ee50 <pow+0x2c0>)
 800ec4e:	9303      	str	r3, [sp, #12]
 800ec50:	9b01      	ldr	r3, [sp, #4]
 800ec52:	930a      	str	r3, [sp, #40]	; 0x28
 800ec54:	9b00      	ldr	r3, [sp, #0]
 800ec56:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ec5a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ec5e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d0d5      	beq.n	800ec12 <pow+0x82>
 800ec66:	4b7b      	ldr	r3, [pc, #492]	; (800ee54 <pow+0x2c4>)
 800ec68:	2200      	movs	r2, #0
 800ec6a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ec6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec70:	b11b      	cbz	r3, 800ec7a <pow+0xea>
 800ec72:	f7fe fcb9 	bl	800d5e8 <__errno>
 800ec76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ec78:	6003      	str	r3, [r0, #0]
 800ec7a:	ed9d 8b08 	vldr	d8, [sp, #32]
 800ec7e:	eeb0 0a48 	vmov.f32	s0, s16
 800ec82:	eef0 0a68 	vmov.f32	s1, s17
 800ec86:	b00d      	add	sp, #52	; 0x34
 800ec88:	ecbd 8b04 	vpop	{d8-d9}
 800ec8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec90:	ec45 4b10 	vmov	d0, r4, r5
 800ec94:	f001 f867 	bl	800fd66 <finite>
 800ec98:	2800      	cmp	r0, #0
 800ec9a:	d0f0      	beq.n	800ec7e <pow+0xee>
 800ec9c:	4652      	mov	r2, sl
 800ec9e:	465b      	mov	r3, fp
 800eca0:	4620      	mov	r0, r4
 800eca2:	4629      	mov	r1, r5
 800eca4:	f7f1 ff1a 	bl	8000adc <__aeabi_dcmplt>
 800eca8:	2800      	cmp	r0, #0
 800ecaa:	d0e8      	beq.n	800ec7e <pow+0xee>
 800ecac:	2301      	movs	r3, #1
 800ecae:	9302      	str	r3, [sp, #8]
 800ecb0:	4b67      	ldr	r3, [pc, #412]	; (800ee50 <pow+0x2c0>)
 800ecb2:	9303      	str	r3, [sp, #12]
 800ecb4:	f999 3000 	ldrsb.w	r3, [r9]
 800ecb8:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800ecbc:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ecc0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ecc4:	b913      	cbnz	r3, 800eccc <pow+0x13c>
 800ecc6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800ecca:	e7a2      	b.n	800ec12 <pow+0x82>
 800eccc:	4962      	ldr	r1, [pc, #392]	; (800ee58 <pow+0x2c8>)
 800ecce:	2000      	movs	r0, #0
 800ecd0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ecd4:	2b02      	cmp	r3, #2
 800ecd6:	d19c      	bne.n	800ec12 <pow+0x82>
 800ecd8:	f7fe fc86 	bl	800d5e8 <__errno>
 800ecdc:	2321      	movs	r3, #33	; 0x21
 800ecde:	6003      	str	r3, [r0, #0]
 800ece0:	e7c5      	b.n	800ec6e <pow+0xde>
 800ece2:	eeb0 0a48 	vmov.f32	s0, s16
 800ece6:	eef0 0a68 	vmov.f32	s1, s17
 800ecea:	f001 f83c 	bl	800fd66 <finite>
 800ecee:	9000      	str	r0, [sp, #0]
 800ecf0:	2800      	cmp	r0, #0
 800ecf2:	f040 8081 	bne.w	800edf8 <pow+0x268>
 800ecf6:	ec47 6b10 	vmov	d0, r6, r7
 800ecfa:	f001 f834 	bl	800fd66 <finite>
 800ecfe:	2800      	cmp	r0, #0
 800ed00:	d07a      	beq.n	800edf8 <pow+0x268>
 800ed02:	ec45 4b10 	vmov	d0, r4, r5
 800ed06:	f001 f82e 	bl	800fd66 <finite>
 800ed0a:	2800      	cmp	r0, #0
 800ed0c:	d074      	beq.n	800edf8 <pow+0x268>
 800ed0e:	ec53 2b18 	vmov	r2, r3, d8
 800ed12:	ee18 0a10 	vmov	r0, s16
 800ed16:	4619      	mov	r1, r3
 800ed18:	f7f1 ff08 	bl	8000b2c <__aeabi_dcmpun>
 800ed1c:	f999 9000 	ldrsb.w	r9, [r9]
 800ed20:	4b4b      	ldr	r3, [pc, #300]	; (800ee50 <pow+0x2c0>)
 800ed22:	b1b0      	cbz	r0, 800ed52 <pow+0x1c2>
 800ed24:	2201      	movs	r2, #1
 800ed26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ed2a:	9b00      	ldr	r3, [sp, #0]
 800ed2c:	930a      	str	r3, [sp, #40]	; 0x28
 800ed2e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ed32:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ed36:	f1b9 0f00 	cmp.w	r9, #0
 800ed3a:	d0c4      	beq.n	800ecc6 <pow+0x136>
 800ed3c:	4652      	mov	r2, sl
 800ed3e:	465b      	mov	r3, fp
 800ed40:	4650      	mov	r0, sl
 800ed42:	4659      	mov	r1, fp
 800ed44:	f7f1 fd82 	bl	800084c <__aeabi_ddiv>
 800ed48:	f1b9 0f02 	cmp.w	r9, #2
 800ed4c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ed50:	e7c1      	b.n	800ecd6 <pow+0x146>
 800ed52:	2203      	movs	r2, #3
 800ed54:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800ed58:	900a      	str	r0, [sp, #40]	; 0x28
 800ed5a:	4629      	mov	r1, r5
 800ed5c:	4620      	mov	r0, r4
 800ed5e:	2200      	movs	r2, #0
 800ed60:	4b3e      	ldr	r3, [pc, #248]	; (800ee5c <pow+0x2cc>)
 800ed62:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ed66:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ed6a:	f7f1 fc45 	bl	80005f8 <__aeabi_dmul>
 800ed6e:	4604      	mov	r4, r0
 800ed70:	460d      	mov	r5, r1
 800ed72:	f1b9 0f00 	cmp.w	r9, #0
 800ed76:	d124      	bne.n	800edc2 <pow+0x232>
 800ed78:	4b39      	ldr	r3, [pc, #228]	; (800ee60 <pow+0x2d0>)
 800ed7a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800ed7e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ed82:	4630      	mov	r0, r6
 800ed84:	4652      	mov	r2, sl
 800ed86:	465b      	mov	r3, fp
 800ed88:	4639      	mov	r1, r7
 800ed8a:	f7f1 fea7 	bl	8000adc <__aeabi_dcmplt>
 800ed8e:	2800      	cmp	r0, #0
 800ed90:	d056      	beq.n	800ee40 <pow+0x2b0>
 800ed92:	ec45 4b10 	vmov	d0, r4, r5
 800ed96:	f000 fffb 	bl	800fd90 <rint>
 800ed9a:	4622      	mov	r2, r4
 800ed9c:	462b      	mov	r3, r5
 800ed9e:	ec51 0b10 	vmov	r0, r1, d0
 800eda2:	f7f1 fe91 	bl	8000ac8 <__aeabi_dcmpeq>
 800eda6:	b920      	cbnz	r0, 800edb2 <pow+0x222>
 800eda8:	4b2e      	ldr	r3, [pc, #184]	; (800ee64 <pow+0x2d4>)
 800edaa:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800edae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800edb2:	f998 3000 	ldrsb.w	r3, [r8]
 800edb6:	2b02      	cmp	r3, #2
 800edb8:	d142      	bne.n	800ee40 <pow+0x2b0>
 800edba:	f7fe fc15 	bl	800d5e8 <__errno>
 800edbe:	2322      	movs	r3, #34	; 0x22
 800edc0:	e78d      	b.n	800ecde <pow+0x14e>
 800edc2:	4b29      	ldr	r3, [pc, #164]	; (800ee68 <pow+0x2d8>)
 800edc4:	2200      	movs	r2, #0
 800edc6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800edca:	4630      	mov	r0, r6
 800edcc:	4652      	mov	r2, sl
 800edce:	465b      	mov	r3, fp
 800edd0:	4639      	mov	r1, r7
 800edd2:	f7f1 fe83 	bl	8000adc <__aeabi_dcmplt>
 800edd6:	2800      	cmp	r0, #0
 800edd8:	d0eb      	beq.n	800edb2 <pow+0x222>
 800edda:	ec45 4b10 	vmov	d0, r4, r5
 800edde:	f000 ffd7 	bl	800fd90 <rint>
 800ede2:	4622      	mov	r2, r4
 800ede4:	462b      	mov	r3, r5
 800ede6:	ec51 0b10 	vmov	r0, r1, d0
 800edea:	f7f1 fe6d 	bl	8000ac8 <__aeabi_dcmpeq>
 800edee:	2800      	cmp	r0, #0
 800edf0:	d1df      	bne.n	800edb2 <pow+0x222>
 800edf2:	2200      	movs	r2, #0
 800edf4:	4b18      	ldr	r3, [pc, #96]	; (800ee58 <pow+0x2c8>)
 800edf6:	e7da      	b.n	800edae <pow+0x21e>
 800edf8:	2200      	movs	r2, #0
 800edfa:	2300      	movs	r3, #0
 800edfc:	ec51 0b18 	vmov	r0, r1, d8
 800ee00:	f7f1 fe62 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee04:	2800      	cmp	r0, #0
 800ee06:	f43f af3a 	beq.w	800ec7e <pow+0xee>
 800ee0a:	ec47 6b10 	vmov	d0, r6, r7
 800ee0e:	f000 ffaa 	bl	800fd66 <finite>
 800ee12:	2800      	cmp	r0, #0
 800ee14:	f43f af33 	beq.w	800ec7e <pow+0xee>
 800ee18:	ec45 4b10 	vmov	d0, r4, r5
 800ee1c:	f000 ffa3 	bl	800fd66 <finite>
 800ee20:	2800      	cmp	r0, #0
 800ee22:	f43f af2c 	beq.w	800ec7e <pow+0xee>
 800ee26:	2304      	movs	r3, #4
 800ee28:	9302      	str	r3, [sp, #8]
 800ee2a:	4b09      	ldr	r3, [pc, #36]	; (800ee50 <pow+0x2c0>)
 800ee2c:	9303      	str	r3, [sp, #12]
 800ee2e:	2300      	movs	r3, #0
 800ee30:	930a      	str	r3, [sp, #40]	; 0x28
 800ee32:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800ee36:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800ee3a:	ed8d 9b08 	vstr	d9, [sp, #32]
 800ee3e:	e7b8      	b.n	800edb2 <pow+0x222>
 800ee40:	a802      	add	r0, sp, #8
 800ee42:	f000 ff98 	bl	800fd76 <matherr>
 800ee46:	2800      	cmp	r0, #0
 800ee48:	f47f af11 	bne.w	800ec6e <pow+0xde>
 800ee4c:	e7b5      	b.n	800edba <pow+0x22a>
 800ee4e:	bf00      	nop
 800ee50:	08010dd6 	.word	0x08010dd6
 800ee54:	3ff00000 	.word	0x3ff00000
 800ee58:	fff00000 	.word	0xfff00000
 800ee5c:	3fe00000 	.word	0x3fe00000
 800ee60:	47efffff 	.word	0x47efffff
 800ee64:	c7efffff 	.word	0xc7efffff
 800ee68:	7ff00000 	.word	0x7ff00000
 800ee6c:	200001fc 	.word	0x200001fc

0800ee70 <__ieee754_log>:
 800ee70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee74:	ec51 0b10 	vmov	r0, r1, d0
 800ee78:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ee7c:	b087      	sub	sp, #28
 800ee7e:	460d      	mov	r5, r1
 800ee80:	da27      	bge.n	800eed2 <__ieee754_log+0x62>
 800ee82:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ee86:	4303      	orrs	r3, r0
 800ee88:	ee10 2a10 	vmov	r2, s0
 800ee8c:	d10a      	bne.n	800eea4 <__ieee754_log+0x34>
 800ee8e:	49cc      	ldr	r1, [pc, #816]	; (800f1c0 <__ieee754_log+0x350>)
 800ee90:	2200      	movs	r2, #0
 800ee92:	2300      	movs	r3, #0
 800ee94:	2000      	movs	r0, #0
 800ee96:	f7f1 fcd9 	bl	800084c <__aeabi_ddiv>
 800ee9a:	ec41 0b10 	vmov	d0, r0, r1
 800ee9e:	b007      	add	sp, #28
 800eea0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eea4:	2900      	cmp	r1, #0
 800eea6:	da05      	bge.n	800eeb4 <__ieee754_log+0x44>
 800eea8:	460b      	mov	r3, r1
 800eeaa:	f7f1 f9ed 	bl	8000288 <__aeabi_dsub>
 800eeae:	2200      	movs	r2, #0
 800eeb0:	2300      	movs	r3, #0
 800eeb2:	e7f0      	b.n	800ee96 <__ieee754_log+0x26>
 800eeb4:	4bc3      	ldr	r3, [pc, #780]	; (800f1c4 <__ieee754_log+0x354>)
 800eeb6:	2200      	movs	r2, #0
 800eeb8:	f7f1 fb9e 	bl	80005f8 <__aeabi_dmul>
 800eebc:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800eec0:	460d      	mov	r5, r1
 800eec2:	4ac1      	ldr	r2, [pc, #772]	; (800f1c8 <__ieee754_log+0x358>)
 800eec4:	4295      	cmp	r5, r2
 800eec6:	dd06      	ble.n	800eed6 <__ieee754_log+0x66>
 800eec8:	4602      	mov	r2, r0
 800eeca:	460b      	mov	r3, r1
 800eecc:	f7f1 f9de 	bl	800028c <__adddf3>
 800eed0:	e7e3      	b.n	800ee9a <__ieee754_log+0x2a>
 800eed2:	2300      	movs	r3, #0
 800eed4:	e7f5      	b.n	800eec2 <__ieee754_log+0x52>
 800eed6:	152c      	asrs	r4, r5, #20
 800eed8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800eedc:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800eee0:	441c      	add	r4, r3
 800eee2:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800eee6:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800eeea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800eeee:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800eef2:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800eef6:	ea42 0105 	orr.w	r1, r2, r5
 800eefa:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800eefe:	2200      	movs	r2, #0
 800ef00:	4bb2      	ldr	r3, [pc, #712]	; (800f1cc <__ieee754_log+0x35c>)
 800ef02:	f7f1 f9c1 	bl	8000288 <__aeabi_dsub>
 800ef06:	1cab      	adds	r3, r5, #2
 800ef08:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ef0c:	2b02      	cmp	r3, #2
 800ef0e:	4682      	mov	sl, r0
 800ef10:	468b      	mov	fp, r1
 800ef12:	f04f 0200 	mov.w	r2, #0
 800ef16:	dc53      	bgt.n	800efc0 <__ieee754_log+0x150>
 800ef18:	2300      	movs	r3, #0
 800ef1a:	f7f1 fdd5 	bl	8000ac8 <__aeabi_dcmpeq>
 800ef1e:	b1d0      	cbz	r0, 800ef56 <__ieee754_log+0xe6>
 800ef20:	2c00      	cmp	r4, #0
 800ef22:	f000 8120 	beq.w	800f166 <__ieee754_log+0x2f6>
 800ef26:	4620      	mov	r0, r4
 800ef28:	f7f1 fafc 	bl	8000524 <__aeabi_i2d>
 800ef2c:	a390      	add	r3, pc, #576	; (adr r3, 800f170 <__ieee754_log+0x300>)
 800ef2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef32:	4606      	mov	r6, r0
 800ef34:	460f      	mov	r7, r1
 800ef36:	f7f1 fb5f 	bl	80005f8 <__aeabi_dmul>
 800ef3a:	a38f      	add	r3, pc, #572	; (adr r3, 800f178 <__ieee754_log+0x308>)
 800ef3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef40:	4604      	mov	r4, r0
 800ef42:	460d      	mov	r5, r1
 800ef44:	4630      	mov	r0, r6
 800ef46:	4639      	mov	r1, r7
 800ef48:	f7f1 fb56 	bl	80005f8 <__aeabi_dmul>
 800ef4c:	4602      	mov	r2, r0
 800ef4e:	460b      	mov	r3, r1
 800ef50:	4620      	mov	r0, r4
 800ef52:	4629      	mov	r1, r5
 800ef54:	e7ba      	b.n	800eecc <__ieee754_log+0x5c>
 800ef56:	a38a      	add	r3, pc, #552	; (adr r3, 800f180 <__ieee754_log+0x310>)
 800ef58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef5c:	4650      	mov	r0, sl
 800ef5e:	4659      	mov	r1, fp
 800ef60:	f7f1 fb4a 	bl	80005f8 <__aeabi_dmul>
 800ef64:	4602      	mov	r2, r0
 800ef66:	460b      	mov	r3, r1
 800ef68:	2000      	movs	r0, #0
 800ef6a:	4999      	ldr	r1, [pc, #612]	; (800f1d0 <__ieee754_log+0x360>)
 800ef6c:	f7f1 f98c 	bl	8000288 <__aeabi_dsub>
 800ef70:	4652      	mov	r2, sl
 800ef72:	4606      	mov	r6, r0
 800ef74:	460f      	mov	r7, r1
 800ef76:	465b      	mov	r3, fp
 800ef78:	4650      	mov	r0, sl
 800ef7a:	4659      	mov	r1, fp
 800ef7c:	f7f1 fb3c 	bl	80005f8 <__aeabi_dmul>
 800ef80:	4602      	mov	r2, r0
 800ef82:	460b      	mov	r3, r1
 800ef84:	4630      	mov	r0, r6
 800ef86:	4639      	mov	r1, r7
 800ef88:	f7f1 fb36 	bl	80005f8 <__aeabi_dmul>
 800ef8c:	4606      	mov	r6, r0
 800ef8e:	460f      	mov	r7, r1
 800ef90:	b914      	cbnz	r4, 800ef98 <__ieee754_log+0x128>
 800ef92:	4632      	mov	r2, r6
 800ef94:	463b      	mov	r3, r7
 800ef96:	e0a0      	b.n	800f0da <__ieee754_log+0x26a>
 800ef98:	4620      	mov	r0, r4
 800ef9a:	f7f1 fac3 	bl	8000524 <__aeabi_i2d>
 800ef9e:	a374      	add	r3, pc, #464	; (adr r3, 800f170 <__ieee754_log+0x300>)
 800efa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efa4:	4680      	mov	r8, r0
 800efa6:	4689      	mov	r9, r1
 800efa8:	f7f1 fb26 	bl	80005f8 <__aeabi_dmul>
 800efac:	a372      	add	r3, pc, #456	; (adr r3, 800f178 <__ieee754_log+0x308>)
 800efae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efb2:	4604      	mov	r4, r0
 800efb4:	460d      	mov	r5, r1
 800efb6:	4640      	mov	r0, r8
 800efb8:	4649      	mov	r1, r9
 800efba:	f7f1 fb1d 	bl	80005f8 <__aeabi_dmul>
 800efbe:	e0a5      	b.n	800f10c <__ieee754_log+0x29c>
 800efc0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800efc4:	f7f1 f962 	bl	800028c <__adddf3>
 800efc8:	4602      	mov	r2, r0
 800efca:	460b      	mov	r3, r1
 800efcc:	4650      	mov	r0, sl
 800efce:	4659      	mov	r1, fp
 800efd0:	f7f1 fc3c 	bl	800084c <__aeabi_ddiv>
 800efd4:	e9cd 0100 	strd	r0, r1, [sp]
 800efd8:	4620      	mov	r0, r4
 800efda:	f7f1 faa3 	bl	8000524 <__aeabi_i2d>
 800efde:	e9dd 2300 	ldrd	r2, r3, [sp]
 800efe2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800efe6:	4610      	mov	r0, r2
 800efe8:	4619      	mov	r1, r3
 800efea:	f7f1 fb05 	bl	80005f8 <__aeabi_dmul>
 800efee:	4602      	mov	r2, r0
 800eff0:	460b      	mov	r3, r1
 800eff2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800eff6:	f7f1 faff 	bl	80005f8 <__aeabi_dmul>
 800effa:	a363      	add	r3, pc, #396	; (adr r3, 800f188 <__ieee754_log+0x318>)
 800effc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f000:	4680      	mov	r8, r0
 800f002:	4689      	mov	r9, r1
 800f004:	f7f1 faf8 	bl	80005f8 <__aeabi_dmul>
 800f008:	a361      	add	r3, pc, #388	; (adr r3, 800f190 <__ieee754_log+0x320>)
 800f00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f00e:	f7f1 f93d 	bl	800028c <__adddf3>
 800f012:	4642      	mov	r2, r8
 800f014:	464b      	mov	r3, r9
 800f016:	f7f1 faef 	bl	80005f8 <__aeabi_dmul>
 800f01a:	a35f      	add	r3, pc, #380	; (adr r3, 800f198 <__ieee754_log+0x328>)
 800f01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f020:	f7f1 f934 	bl	800028c <__adddf3>
 800f024:	4642      	mov	r2, r8
 800f026:	464b      	mov	r3, r9
 800f028:	f7f1 fae6 	bl	80005f8 <__aeabi_dmul>
 800f02c:	a35c      	add	r3, pc, #368	; (adr r3, 800f1a0 <__ieee754_log+0x330>)
 800f02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f032:	f7f1 f92b 	bl	800028c <__adddf3>
 800f036:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f03a:	f7f1 fadd 	bl	80005f8 <__aeabi_dmul>
 800f03e:	a35a      	add	r3, pc, #360	; (adr r3, 800f1a8 <__ieee754_log+0x338>)
 800f040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f044:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f048:	4640      	mov	r0, r8
 800f04a:	4649      	mov	r1, r9
 800f04c:	f7f1 fad4 	bl	80005f8 <__aeabi_dmul>
 800f050:	a357      	add	r3, pc, #348	; (adr r3, 800f1b0 <__ieee754_log+0x340>)
 800f052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f056:	f7f1 f919 	bl	800028c <__adddf3>
 800f05a:	4642      	mov	r2, r8
 800f05c:	464b      	mov	r3, r9
 800f05e:	f7f1 facb 	bl	80005f8 <__aeabi_dmul>
 800f062:	a355      	add	r3, pc, #340	; (adr r3, 800f1b8 <__ieee754_log+0x348>)
 800f064:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f068:	f7f1 f910 	bl	800028c <__adddf3>
 800f06c:	4642      	mov	r2, r8
 800f06e:	464b      	mov	r3, r9
 800f070:	f7f1 fac2 	bl	80005f8 <__aeabi_dmul>
 800f074:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800f078:	4602      	mov	r2, r0
 800f07a:	460b      	mov	r3, r1
 800f07c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800f080:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f084:	f7f1 f902 	bl	800028c <__adddf3>
 800f088:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800f08c:	3551      	adds	r5, #81	; 0x51
 800f08e:	4335      	orrs	r5, r6
 800f090:	2d00      	cmp	r5, #0
 800f092:	4680      	mov	r8, r0
 800f094:	4689      	mov	r9, r1
 800f096:	dd48      	ble.n	800f12a <__ieee754_log+0x2ba>
 800f098:	2200      	movs	r2, #0
 800f09a:	4b4d      	ldr	r3, [pc, #308]	; (800f1d0 <__ieee754_log+0x360>)
 800f09c:	4650      	mov	r0, sl
 800f09e:	4659      	mov	r1, fp
 800f0a0:	f7f1 faaa 	bl	80005f8 <__aeabi_dmul>
 800f0a4:	4652      	mov	r2, sl
 800f0a6:	465b      	mov	r3, fp
 800f0a8:	f7f1 faa6 	bl	80005f8 <__aeabi_dmul>
 800f0ac:	4602      	mov	r2, r0
 800f0ae:	460b      	mov	r3, r1
 800f0b0:	4606      	mov	r6, r0
 800f0b2:	460f      	mov	r7, r1
 800f0b4:	4640      	mov	r0, r8
 800f0b6:	4649      	mov	r1, r9
 800f0b8:	f7f1 f8e8 	bl	800028c <__adddf3>
 800f0bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f0c0:	f7f1 fa9a 	bl	80005f8 <__aeabi_dmul>
 800f0c4:	4680      	mov	r8, r0
 800f0c6:	4689      	mov	r9, r1
 800f0c8:	b964      	cbnz	r4, 800f0e4 <__ieee754_log+0x274>
 800f0ca:	4602      	mov	r2, r0
 800f0cc:	460b      	mov	r3, r1
 800f0ce:	4630      	mov	r0, r6
 800f0d0:	4639      	mov	r1, r7
 800f0d2:	f7f1 f8d9 	bl	8000288 <__aeabi_dsub>
 800f0d6:	4602      	mov	r2, r0
 800f0d8:	460b      	mov	r3, r1
 800f0da:	4650      	mov	r0, sl
 800f0dc:	4659      	mov	r1, fp
 800f0de:	f7f1 f8d3 	bl	8000288 <__aeabi_dsub>
 800f0e2:	e6da      	b.n	800ee9a <__ieee754_log+0x2a>
 800f0e4:	a322      	add	r3, pc, #136	; (adr r3, 800f170 <__ieee754_log+0x300>)
 800f0e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f0ee:	f7f1 fa83 	bl	80005f8 <__aeabi_dmul>
 800f0f2:	a321      	add	r3, pc, #132	; (adr r3, 800f178 <__ieee754_log+0x308>)
 800f0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0f8:	4604      	mov	r4, r0
 800f0fa:	460d      	mov	r5, r1
 800f0fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f100:	f7f1 fa7a 	bl	80005f8 <__aeabi_dmul>
 800f104:	4642      	mov	r2, r8
 800f106:	464b      	mov	r3, r9
 800f108:	f7f1 f8c0 	bl	800028c <__adddf3>
 800f10c:	4602      	mov	r2, r0
 800f10e:	460b      	mov	r3, r1
 800f110:	4630      	mov	r0, r6
 800f112:	4639      	mov	r1, r7
 800f114:	f7f1 f8b8 	bl	8000288 <__aeabi_dsub>
 800f118:	4652      	mov	r2, sl
 800f11a:	465b      	mov	r3, fp
 800f11c:	f7f1 f8b4 	bl	8000288 <__aeabi_dsub>
 800f120:	4602      	mov	r2, r0
 800f122:	460b      	mov	r3, r1
 800f124:	4620      	mov	r0, r4
 800f126:	4629      	mov	r1, r5
 800f128:	e7d9      	b.n	800f0de <__ieee754_log+0x26e>
 800f12a:	4602      	mov	r2, r0
 800f12c:	460b      	mov	r3, r1
 800f12e:	4650      	mov	r0, sl
 800f130:	4659      	mov	r1, fp
 800f132:	f7f1 f8a9 	bl	8000288 <__aeabi_dsub>
 800f136:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f13a:	f7f1 fa5d 	bl	80005f8 <__aeabi_dmul>
 800f13e:	4606      	mov	r6, r0
 800f140:	460f      	mov	r7, r1
 800f142:	2c00      	cmp	r4, #0
 800f144:	f43f af25 	beq.w	800ef92 <__ieee754_log+0x122>
 800f148:	a309      	add	r3, pc, #36	; (adr r3, 800f170 <__ieee754_log+0x300>)
 800f14a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f14e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f152:	f7f1 fa51 	bl	80005f8 <__aeabi_dmul>
 800f156:	a308      	add	r3, pc, #32	; (adr r3, 800f178 <__ieee754_log+0x308>)
 800f158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f15c:	4604      	mov	r4, r0
 800f15e:	460d      	mov	r5, r1
 800f160:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f164:	e729      	b.n	800efba <__ieee754_log+0x14a>
 800f166:	2000      	movs	r0, #0
 800f168:	2100      	movs	r1, #0
 800f16a:	e696      	b.n	800ee9a <__ieee754_log+0x2a>
 800f16c:	f3af 8000 	nop.w
 800f170:	fee00000 	.word	0xfee00000
 800f174:	3fe62e42 	.word	0x3fe62e42
 800f178:	35793c76 	.word	0x35793c76
 800f17c:	3dea39ef 	.word	0x3dea39ef
 800f180:	55555555 	.word	0x55555555
 800f184:	3fd55555 	.word	0x3fd55555
 800f188:	df3e5244 	.word	0xdf3e5244
 800f18c:	3fc2f112 	.word	0x3fc2f112
 800f190:	96cb03de 	.word	0x96cb03de
 800f194:	3fc74664 	.word	0x3fc74664
 800f198:	94229359 	.word	0x94229359
 800f19c:	3fd24924 	.word	0x3fd24924
 800f1a0:	55555593 	.word	0x55555593
 800f1a4:	3fe55555 	.word	0x3fe55555
 800f1a8:	d078c69f 	.word	0xd078c69f
 800f1ac:	3fc39a09 	.word	0x3fc39a09
 800f1b0:	1d8e78af 	.word	0x1d8e78af
 800f1b4:	3fcc71c5 	.word	0x3fcc71c5
 800f1b8:	9997fa04 	.word	0x9997fa04
 800f1bc:	3fd99999 	.word	0x3fd99999
 800f1c0:	c3500000 	.word	0xc3500000
 800f1c4:	43500000 	.word	0x43500000
 800f1c8:	7fefffff 	.word	0x7fefffff
 800f1cc:	3ff00000 	.word	0x3ff00000
 800f1d0:	3fe00000 	.word	0x3fe00000
 800f1d4:	00000000 	.word	0x00000000

0800f1d8 <__ieee754_pow>:
 800f1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f1dc:	b091      	sub	sp, #68	; 0x44
 800f1de:	ed8d 1b00 	vstr	d1, [sp]
 800f1e2:	e9dd 2900 	ldrd	r2, r9, [sp]
 800f1e6:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800f1ea:	ea58 0302 	orrs.w	r3, r8, r2
 800f1ee:	ec57 6b10 	vmov	r6, r7, d0
 800f1f2:	f000 84be 	beq.w	800fb72 <__ieee754_pow+0x99a>
 800f1f6:	4b7a      	ldr	r3, [pc, #488]	; (800f3e0 <__ieee754_pow+0x208>)
 800f1f8:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800f1fc:	429c      	cmp	r4, r3
 800f1fe:	463d      	mov	r5, r7
 800f200:	ee10 aa10 	vmov	sl, s0
 800f204:	dc09      	bgt.n	800f21a <__ieee754_pow+0x42>
 800f206:	d103      	bne.n	800f210 <__ieee754_pow+0x38>
 800f208:	b93e      	cbnz	r6, 800f21a <__ieee754_pow+0x42>
 800f20a:	45a0      	cmp	r8, r4
 800f20c:	dc0d      	bgt.n	800f22a <__ieee754_pow+0x52>
 800f20e:	e001      	b.n	800f214 <__ieee754_pow+0x3c>
 800f210:	4598      	cmp	r8, r3
 800f212:	dc02      	bgt.n	800f21a <__ieee754_pow+0x42>
 800f214:	4598      	cmp	r8, r3
 800f216:	d10e      	bne.n	800f236 <__ieee754_pow+0x5e>
 800f218:	b16a      	cbz	r2, 800f236 <__ieee754_pow+0x5e>
 800f21a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f21e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f222:	ea54 030a 	orrs.w	r3, r4, sl
 800f226:	f000 84a4 	beq.w	800fb72 <__ieee754_pow+0x99a>
 800f22a:	486e      	ldr	r0, [pc, #440]	; (800f3e4 <__ieee754_pow+0x20c>)
 800f22c:	b011      	add	sp, #68	; 0x44
 800f22e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f232:	f000 bda5 	b.w	800fd80 <nan>
 800f236:	2d00      	cmp	r5, #0
 800f238:	da53      	bge.n	800f2e2 <__ieee754_pow+0x10a>
 800f23a:	4b6b      	ldr	r3, [pc, #428]	; (800f3e8 <__ieee754_pow+0x210>)
 800f23c:	4598      	cmp	r8, r3
 800f23e:	dc4d      	bgt.n	800f2dc <__ieee754_pow+0x104>
 800f240:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800f244:	4598      	cmp	r8, r3
 800f246:	dd4c      	ble.n	800f2e2 <__ieee754_pow+0x10a>
 800f248:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f24c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f250:	2b14      	cmp	r3, #20
 800f252:	dd26      	ble.n	800f2a2 <__ieee754_pow+0xca>
 800f254:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800f258:	fa22 f103 	lsr.w	r1, r2, r3
 800f25c:	fa01 f303 	lsl.w	r3, r1, r3
 800f260:	4293      	cmp	r3, r2
 800f262:	d13e      	bne.n	800f2e2 <__ieee754_pow+0x10a>
 800f264:	f001 0101 	and.w	r1, r1, #1
 800f268:	f1c1 0b02 	rsb	fp, r1, #2
 800f26c:	2a00      	cmp	r2, #0
 800f26e:	d15b      	bne.n	800f328 <__ieee754_pow+0x150>
 800f270:	4b5b      	ldr	r3, [pc, #364]	; (800f3e0 <__ieee754_pow+0x208>)
 800f272:	4598      	cmp	r8, r3
 800f274:	d124      	bne.n	800f2c0 <__ieee754_pow+0xe8>
 800f276:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f27a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f27e:	ea53 030a 	orrs.w	r3, r3, sl
 800f282:	f000 8476 	beq.w	800fb72 <__ieee754_pow+0x99a>
 800f286:	4b59      	ldr	r3, [pc, #356]	; (800f3ec <__ieee754_pow+0x214>)
 800f288:	429c      	cmp	r4, r3
 800f28a:	dd2d      	ble.n	800f2e8 <__ieee754_pow+0x110>
 800f28c:	f1b9 0f00 	cmp.w	r9, #0
 800f290:	f280 8473 	bge.w	800fb7a <__ieee754_pow+0x9a2>
 800f294:	2000      	movs	r0, #0
 800f296:	2100      	movs	r1, #0
 800f298:	ec41 0b10 	vmov	d0, r0, r1
 800f29c:	b011      	add	sp, #68	; 0x44
 800f29e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2a2:	2a00      	cmp	r2, #0
 800f2a4:	d13e      	bne.n	800f324 <__ieee754_pow+0x14c>
 800f2a6:	f1c3 0314 	rsb	r3, r3, #20
 800f2aa:	fa48 f103 	asr.w	r1, r8, r3
 800f2ae:	fa01 f303 	lsl.w	r3, r1, r3
 800f2b2:	4543      	cmp	r3, r8
 800f2b4:	f040 8469 	bne.w	800fb8a <__ieee754_pow+0x9b2>
 800f2b8:	f001 0101 	and.w	r1, r1, #1
 800f2bc:	f1c1 0b02 	rsb	fp, r1, #2
 800f2c0:	4b4b      	ldr	r3, [pc, #300]	; (800f3f0 <__ieee754_pow+0x218>)
 800f2c2:	4598      	cmp	r8, r3
 800f2c4:	d118      	bne.n	800f2f8 <__ieee754_pow+0x120>
 800f2c6:	f1b9 0f00 	cmp.w	r9, #0
 800f2ca:	f280 845a 	bge.w	800fb82 <__ieee754_pow+0x9aa>
 800f2ce:	4948      	ldr	r1, [pc, #288]	; (800f3f0 <__ieee754_pow+0x218>)
 800f2d0:	4632      	mov	r2, r6
 800f2d2:	463b      	mov	r3, r7
 800f2d4:	2000      	movs	r0, #0
 800f2d6:	f7f1 fab9 	bl	800084c <__aeabi_ddiv>
 800f2da:	e7dd      	b.n	800f298 <__ieee754_pow+0xc0>
 800f2dc:	f04f 0b02 	mov.w	fp, #2
 800f2e0:	e7c4      	b.n	800f26c <__ieee754_pow+0x94>
 800f2e2:	f04f 0b00 	mov.w	fp, #0
 800f2e6:	e7c1      	b.n	800f26c <__ieee754_pow+0x94>
 800f2e8:	f1b9 0f00 	cmp.w	r9, #0
 800f2ec:	dad2      	bge.n	800f294 <__ieee754_pow+0xbc>
 800f2ee:	e9dd 0300 	ldrd	r0, r3, [sp]
 800f2f2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f2f6:	e7cf      	b.n	800f298 <__ieee754_pow+0xc0>
 800f2f8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800f2fc:	d106      	bne.n	800f30c <__ieee754_pow+0x134>
 800f2fe:	4632      	mov	r2, r6
 800f300:	463b      	mov	r3, r7
 800f302:	4610      	mov	r0, r2
 800f304:	4619      	mov	r1, r3
 800f306:	f7f1 f977 	bl	80005f8 <__aeabi_dmul>
 800f30a:	e7c5      	b.n	800f298 <__ieee754_pow+0xc0>
 800f30c:	4b39      	ldr	r3, [pc, #228]	; (800f3f4 <__ieee754_pow+0x21c>)
 800f30e:	4599      	cmp	r9, r3
 800f310:	d10a      	bne.n	800f328 <__ieee754_pow+0x150>
 800f312:	2d00      	cmp	r5, #0
 800f314:	db08      	blt.n	800f328 <__ieee754_pow+0x150>
 800f316:	ec47 6b10 	vmov	d0, r6, r7
 800f31a:	b011      	add	sp, #68	; 0x44
 800f31c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f320:	f000 bc68 	b.w	800fbf4 <__ieee754_sqrt>
 800f324:	f04f 0b00 	mov.w	fp, #0
 800f328:	ec47 6b10 	vmov	d0, r6, r7
 800f32c:	f000 fd12 	bl	800fd54 <fabs>
 800f330:	ec51 0b10 	vmov	r0, r1, d0
 800f334:	f1ba 0f00 	cmp.w	sl, #0
 800f338:	d127      	bne.n	800f38a <__ieee754_pow+0x1b2>
 800f33a:	b124      	cbz	r4, 800f346 <__ieee754_pow+0x16e>
 800f33c:	4b2c      	ldr	r3, [pc, #176]	; (800f3f0 <__ieee754_pow+0x218>)
 800f33e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800f342:	429a      	cmp	r2, r3
 800f344:	d121      	bne.n	800f38a <__ieee754_pow+0x1b2>
 800f346:	f1b9 0f00 	cmp.w	r9, #0
 800f34a:	da05      	bge.n	800f358 <__ieee754_pow+0x180>
 800f34c:	4602      	mov	r2, r0
 800f34e:	460b      	mov	r3, r1
 800f350:	2000      	movs	r0, #0
 800f352:	4927      	ldr	r1, [pc, #156]	; (800f3f0 <__ieee754_pow+0x218>)
 800f354:	f7f1 fa7a 	bl	800084c <__aeabi_ddiv>
 800f358:	2d00      	cmp	r5, #0
 800f35a:	da9d      	bge.n	800f298 <__ieee754_pow+0xc0>
 800f35c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f360:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f364:	ea54 030b 	orrs.w	r3, r4, fp
 800f368:	d108      	bne.n	800f37c <__ieee754_pow+0x1a4>
 800f36a:	4602      	mov	r2, r0
 800f36c:	460b      	mov	r3, r1
 800f36e:	4610      	mov	r0, r2
 800f370:	4619      	mov	r1, r3
 800f372:	f7f0 ff89 	bl	8000288 <__aeabi_dsub>
 800f376:	4602      	mov	r2, r0
 800f378:	460b      	mov	r3, r1
 800f37a:	e7ac      	b.n	800f2d6 <__ieee754_pow+0xfe>
 800f37c:	f1bb 0f01 	cmp.w	fp, #1
 800f380:	d18a      	bne.n	800f298 <__ieee754_pow+0xc0>
 800f382:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f386:	4619      	mov	r1, r3
 800f388:	e786      	b.n	800f298 <__ieee754_pow+0xc0>
 800f38a:	0fed      	lsrs	r5, r5, #31
 800f38c:	1e6b      	subs	r3, r5, #1
 800f38e:	930d      	str	r3, [sp, #52]	; 0x34
 800f390:	ea5b 0303 	orrs.w	r3, fp, r3
 800f394:	d102      	bne.n	800f39c <__ieee754_pow+0x1c4>
 800f396:	4632      	mov	r2, r6
 800f398:	463b      	mov	r3, r7
 800f39a:	e7e8      	b.n	800f36e <__ieee754_pow+0x196>
 800f39c:	4b16      	ldr	r3, [pc, #88]	; (800f3f8 <__ieee754_pow+0x220>)
 800f39e:	4598      	cmp	r8, r3
 800f3a0:	f340 80fe 	ble.w	800f5a0 <__ieee754_pow+0x3c8>
 800f3a4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f3a8:	4598      	cmp	r8, r3
 800f3aa:	dd0a      	ble.n	800f3c2 <__ieee754_pow+0x1ea>
 800f3ac:	4b0f      	ldr	r3, [pc, #60]	; (800f3ec <__ieee754_pow+0x214>)
 800f3ae:	429c      	cmp	r4, r3
 800f3b0:	dc0d      	bgt.n	800f3ce <__ieee754_pow+0x1f6>
 800f3b2:	f1b9 0f00 	cmp.w	r9, #0
 800f3b6:	f6bf af6d 	bge.w	800f294 <__ieee754_pow+0xbc>
 800f3ba:	a307      	add	r3, pc, #28	; (adr r3, 800f3d8 <__ieee754_pow+0x200>)
 800f3bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f3c0:	e79f      	b.n	800f302 <__ieee754_pow+0x12a>
 800f3c2:	4b0e      	ldr	r3, [pc, #56]	; (800f3fc <__ieee754_pow+0x224>)
 800f3c4:	429c      	cmp	r4, r3
 800f3c6:	ddf4      	ble.n	800f3b2 <__ieee754_pow+0x1da>
 800f3c8:	4b09      	ldr	r3, [pc, #36]	; (800f3f0 <__ieee754_pow+0x218>)
 800f3ca:	429c      	cmp	r4, r3
 800f3cc:	dd18      	ble.n	800f400 <__ieee754_pow+0x228>
 800f3ce:	f1b9 0f00 	cmp.w	r9, #0
 800f3d2:	dcf2      	bgt.n	800f3ba <__ieee754_pow+0x1e2>
 800f3d4:	e75e      	b.n	800f294 <__ieee754_pow+0xbc>
 800f3d6:	bf00      	nop
 800f3d8:	8800759c 	.word	0x8800759c
 800f3dc:	7e37e43c 	.word	0x7e37e43c
 800f3e0:	7ff00000 	.word	0x7ff00000
 800f3e4:	08010ca3 	.word	0x08010ca3
 800f3e8:	433fffff 	.word	0x433fffff
 800f3ec:	3fefffff 	.word	0x3fefffff
 800f3f0:	3ff00000 	.word	0x3ff00000
 800f3f4:	3fe00000 	.word	0x3fe00000
 800f3f8:	41e00000 	.word	0x41e00000
 800f3fc:	3feffffe 	.word	0x3feffffe
 800f400:	2200      	movs	r2, #0
 800f402:	4b63      	ldr	r3, [pc, #396]	; (800f590 <__ieee754_pow+0x3b8>)
 800f404:	f7f0 ff40 	bl	8000288 <__aeabi_dsub>
 800f408:	a355      	add	r3, pc, #340	; (adr r3, 800f560 <__ieee754_pow+0x388>)
 800f40a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f40e:	4604      	mov	r4, r0
 800f410:	460d      	mov	r5, r1
 800f412:	f7f1 f8f1 	bl	80005f8 <__aeabi_dmul>
 800f416:	a354      	add	r3, pc, #336	; (adr r3, 800f568 <__ieee754_pow+0x390>)
 800f418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f41c:	4606      	mov	r6, r0
 800f41e:	460f      	mov	r7, r1
 800f420:	4620      	mov	r0, r4
 800f422:	4629      	mov	r1, r5
 800f424:	f7f1 f8e8 	bl	80005f8 <__aeabi_dmul>
 800f428:	2200      	movs	r2, #0
 800f42a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f42e:	4b59      	ldr	r3, [pc, #356]	; (800f594 <__ieee754_pow+0x3bc>)
 800f430:	4620      	mov	r0, r4
 800f432:	4629      	mov	r1, r5
 800f434:	f7f1 f8e0 	bl	80005f8 <__aeabi_dmul>
 800f438:	4602      	mov	r2, r0
 800f43a:	460b      	mov	r3, r1
 800f43c:	a14c      	add	r1, pc, #304	; (adr r1, 800f570 <__ieee754_pow+0x398>)
 800f43e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f442:	f7f0 ff21 	bl	8000288 <__aeabi_dsub>
 800f446:	4622      	mov	r2, r4
 800f448:	462b      	mov	r3, r5
 800f44a:	f7f1 f8d5 	bl	80005f8 <__aeabi_dmul>
 800f44e:	4602      	mov	r2, r0
 800f450:	460b      	mov	r3, r1
 800f452:	2000      	movs	r0, #0
 800f454:	4950      	ldr	r1, [pc, #320]	; (800f598 <__ieee754_pow+0x3c0>)
 800f456:	f7f0 ff17 	bl	8000288 <__aeabi_dsub>
 800f45a:	4622      	mov	r2, r4
 800f45c:	462b      	mov	r3, r5
 800f45e:	4680      	mov	r8, r0
 800f460:	4689      	mov	r9, r1
 800f462:	4620      	mov	r0, r4
 800f464:	4629      	mov	r1, r5
 800f466:	f7f1 f8c7 	bl	80005f8 <__aeabi_dmul>
 800f46a:	4602      	mov	r2, r0
 800f46c:	460b      	mov	r3, r1
 800f46e:	4640      	mov	r0, r8
 800f470:	4649      	mov	r1, r9
 800f472:	f7f1 f8c1 	bl	80005f8 <__aeabi_dmul>
 800f476:	a340      	add	r3, pc, #256	; (adr r3, 800f578 <__ieee754_pow+0x3a0>)
 800f478:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f47c:	f7f1 f8bc 	bl	80005f8 <__aeabi_dmul>
 800f480:	4602      	mov	r2, r0
 800f482:	460b      	mov	r3, r1
 800f484:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f488:	f7f0 fefe 	bl	8000288 <__aeabi_dsub>
 800f48c:	4602      	mov	r2, r0
 800f48e:	460b      	mov	r3, r1
 800f490:	4604      	mov	r4, r0
 800f492:	460d      	mov	r5, r1
 800f494:	4630      	mov	r0, r6
 800f496:	4639      	mov	r1, r7
 800f498:	f7f0 fef8 	bl	800028c <__adddf3>
 800f49c:	2000      	movs	r0, #0
 800f49e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f4a2:	4632      	mov	r2, r6
 800f4a4:	463b      	mov	r3, r7
 800f4a6:	f7f0 feef 	bl	8000288 <__aeabi_dsub>
 800f4aa:	4602      	mov	r2, r0
 800f4ac:	460b      	mov	r3, r1
 800f4ae:	4620      	mov	r0, r4
 800f4b0:	4629      	mov	r1, r5
 800f4b2:	f7f0 fee9 	bl	8000288 <__aeabi_dsub>
 800f4b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f4b8:	f10b 33ff 	add.w	r3, fp, #4294967295
 800f4bc:	4313      	orrs	r3, r2
 800f4be:	4606      	mov	r6, r0
 800f4c0:	460f      	mov	r7, r1
 800f4c2:	f040 81eb 	bne.w	800f89c <__ieee754_pow+0x6c4>
 800f4c6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800f580 <__ieee754_pow+0x3a8>
 800f4ca:	e9dd 4500 	ldrd	r4, r5, [sp]
 800f4ce:	2400      	movs	r4, #0
 800f4d0:	4622      	mov	r2, r4
 800f4d2:	462b      	mov	r3, r5
 800f4d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f4d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f4dc:	f7f0 fed4 	bl	8000288 <__aeabi_dsub>
 800f4e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f4e4:	f7f1 f888 	bl	80005f8 <__aeabi_dmul>
 800f4e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f4ec:	4680      	mov	r8, r0
 800f4ee:	4689      	mov	r9, r1
 800f4f0:	4630      	mov	r0, r6
 800f4f2:	4639      	mov	r1, r7
 800f4f4:	f7f1 f880 	bl	80005f8 <__aeabi_dmul>
 800f4f8:	4602      	mov	r2, r0
 800f4fa:	460b      	mov	r3, r1
 800f4fc:	4640      	mov	r0, r8
 800f4fe:	4649      	mov	r1, r9
 800f500:	f7f0 fec4 	bl	800028c <__adddf3>
 800f504:	4622      	mov	r2, r4
 800f506:	462b      	mov	r3, r5
 800f508:	4680      	mov	r8, r0
 800f50a:	4689      	mov	r9, r1
 800f50c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f510:	f7f1 f872 	bl	80005f8 <__aeabi_dmul>
 800f514:	460b      	mov	r3, r1
 800f516:	4604      	mov	r4, r0
 800f518:	460d      	mov	r5, r1
 800f51a:	4602      	mov	r2, r0
 800f51c:	4649      	mov	r1, r9
 800f51e:	4640      	mov	r0, r8
 800f520:	e9cd 4500 	strd	r4, r5, [sp]
 800f524:	f7f0 feb2 	bl	800028c <__adddf3>
 800f528:	4b1c      	ldr	r3, [pc, #112]	; (800f59c <__ieee754_pow+0x3c4>)
 800f52a:	4299      	cmp	r1, r3
 800f52c:	4606      	mov	r6, r0
 800f52e:	460f      	mov	r7, r1
 800f530:	468b      	mov	fp, r1
 800f532:	f340 82f7 	ble.w	800fb24 <__ieee754_pow+0x94c>
 800f536:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f53a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f53e:	4303      	orrs	r3, r0
 800f540:	f000 81ea 	beq.w	800f918 <__ieee754_pow+0x740>
 800f544:	a310      	add	r3, pc, #64	; (adr r3, 800f588 <__ieee754_pow+0x3b0>)
 800f546:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f54a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f54e:	f7f1 f853 	bl	80005f8 <__aeabi_dmul>
 800f552:	a30d      	add	r3, pc, #52	; (adr r3, 800f588 <__ieee754_pow+0x3b0>)
 800f554:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f558:	e6d5      	b.n	800f306 <__ieee754_pow+0x12e>
 800f55a:	bf00      	nop
 800f55c:	f3af 8000 	nop.w
 800f560:	60000000 	.word	0x60000000
 800f564:	3ff71547 	.word	0x3ff71547
 800f568:	f85ddf44 	.word	0xf85ddf44
 800f56c:	3e54ae0b 	.word	0x3e54ae0b
 800f570:	55555555 	.word	0x55555555
 800f574:	3fd55555 	.word	0x3fd55555
 800f578:	652b82fe 	.word	0x652b82fe
 800f57c:	3ff71547 	.word	0x3ff71547
 800f580:	00000000 	.word	0x00000000
 800f584:	bff00000 	.word	0xbff00000
 800f588:	8800759c 	.word	0x8800759c
 800f58c:	7e37e43c 	.word	0x7e37e43c
 800f590:	3ff00000 	.word	0x3ff00000
 800f594:	3fd00000 	.word	0x3fd00000
 800f598:	3fe00000 	.word	0x3fe00000
 800f59c:	408fffff 	.word	0x408fffff
 800f5a0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800f5a4:	f04f 0200 	mov.w	r2, #0
 800f5a8:	da05      	bge.n	800f5b6 <__ieee754_pow+0x3de>
 800f5aa:	4bd3      	ldr	r3, [pc, #844]	; (800f8f8 <__ieee754_pow+0x720>)
 800f5ac:	f7f1 f824 	bl	80005f8 <__aeabi_dmul>
 800f5b0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f5b4:	460c      	mov	r4, r1
 800f5b6:	1523      	asrs	r3, r4, #20
 800f5b8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f5bc:	4413      	add	r3, r2
 800f5be:	9309      	str	r3, [sp, #36]	; 0x24
 800f5c0:	4bce      	ldr	r3, [pc, #824]	; (800f8fc <__ieee754_pow+0x724>)
 800f5c2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f5c6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f5ca:	429c      	cmp	r4, r3
 800f5cc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f5d0:	dd08      	ble.n	800f5e4 <__ieee754_pow+0x40c>
 800f5d2:	4bcb      	ldr	r3, [pc, #812]	; (800f900 <__ieee754_pow+0x728>)
 800f5d4:	429c      	cmp	r4, r3
 800f5d6:	f340 815e 	ble.w	800f896 <__ieee754_pow+0x6be>
 800f5da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5dc:	3301      	adds	r3, #1
 800f5de:	9309      	str	r3, [sp, #36]	; 0x24
 800f5e0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f5e4:	f04f 0a00 	mov.w	sl, #0
 800f5e8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800f5ec:	930c      	str	r3, [sp, #48]	; 0x30
 800f5ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f5f0:	4bc4      	ldr	r3, [pc, #784]	; (800f904 <__ieee754_pow+0x72c>)
 800f5f2:	4413      	add	r3, r2
 800f5f4:	ed93 7b00 	vldr	d7, [r3]
 800f5f8:	4629      	mov	r1, r5
 800f5fa:	ec53 2b17 	vmov	r2, r3, d7
 800f5fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f602:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f606:	f7f0 fe3f 	bl	8000288 <__aeabi_dsub>
 800f60a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f60e:	4606      	mov	r6, r0
 800f610:	460f      	mov	r7, r1
 800f612:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f616:	f7f0 fe39 	bl	800028c <__adddf3>
 800f61a:	4602      	mov	r2, r0
 800f61c:	460b      	mov	r3, r1
 800f61e:	2000      	movs	r0, #0
 800f620:	49b9      	ldr	r1, [pc, #740]	; (800f908 <__ieee754_pow+0x730>)
 800f622:	f7f1 f913 	bl	800084c <__aeabi_ddiv>
 800f626:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800f62a:	4602      	mov	r2, r0
 800f62c:	460b      	mov	r3, r1
 800f62e:	4630      	mov	r0, r6
 800f630:	4639      	mov	r1, r7
 800f632:	f7f0 ffe1 	bl	80005f8 <__aeabi_dmul>
 800f636:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f63a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800f63e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f642:	2300      	movs	r3, #0
 800f644:	9302      	str	r3, [sp, #8]
 800f646:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f64a:	106d      	asrs	r5, r5, #1
 800f64c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f650:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f654:	2200      	movs	r2, #0
 800f656:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800f65a:	4640      	mov	r0, r8
 800f65c:	4649      	mov	r1, r9
 800f65e:	4614      	mov	r4, r2
 800f660:	461d      	mov	r5, r3
 800f662:	f7f0 ffc9 	bl	80005f8 <__aeabi_dmul>
 800f666:	4602      	mov	r2, r0
 800f668:	460b      	mov	r3, r1
 800f66a:	4630      	mov	r0, r6
 800f66c:	4639      	mov	r1, r7
 800f66e:	f7f0 fe0b 	bl	8000288 <__aeabi_dsub>
 800f672:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f676:	4606      	mov	r6, r0
 800f678:	460f      	mov	r7, r1
 800f67a:	4620      	mov	r0, r4
 800f67c:	4629      	mov	r1, r5
 800f67e:	f7f0 fe03 	bl	8000288 <__aeabi_dsub>
 800f682:	4602      	mov	r2, r0
 800f684:	460b      	mov	r3, r1
 800f686:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f68a:	f7f0 fdfd 	bl	8000288 <__aeabi_dsub>
 800f68e:	4642      	mov	r2, r8
 800f690:	464b      	mov	r3, r9
 800f692:	f7f0 ffb1 	bl	80005f8 <__aeabi_dmul>
 800f696:	4602      	mov	r2, r0
 800f698:	460b      	mov	r3, r1
 800f69a:	4630      	mov	r0, r6
 800f69c:	4639      	mov	r1, r7
 800f69e:	f7f0 fdf3 	bl	8000288 <__aeabi_dsub>
 800f6a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f6a6:	f7f0 ffa7 	bl	80005f8 <__aeabi_dmul>
 800f6aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f6ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f6b2:	4610      	mov	r0, r2
 800f6b4:	4619      	mov	r1, r3
 800f6b6:	f7f0 ff9f 	bl	80005f8 <__aeabi_dmul>
 800f6ba:	a37b      	add	r3, pc, #492	; (adr r3, 800f8a8 <__ieee754_pow+0x6d0>)
 800f6bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6c0:	4604      	mov	r4, r0
 800f6c2:	460d      	mov	r5, r1
 800f6c4:	f7f0 ff98 	bl	80005f8 <__aeabi_dmul>
 800f6c8:	a379      	add	r3, pc, #484	; (adr r3, 800f8b0 <__ieee754_pow+0x6d8>)
 800f6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6ce:	f7f0 fddd 	bl	800028c <__adddf3>
 800f6d2:	4622      	mov	r2, r4
 800f6d4:	462b      	mov	r3, r5
 800f6d6:	f7f0 ff8f 	bl	80005f8 <__aeabi_dmul>
 800f6da:	a377      	add	r3, pc, #476	; (adr r3, 800f8b8 <__ieee754_pow+0x6e0>)
 800f6dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6e0:	f7f0 fdd4 	bl	800028c <__adddf3>
 800f6e4:	4622      	mov	r2, r4
 800f6e6:	462b      	mov	r3, r5
 800f6e8:	f7f0 ff86 	bl	80005f8 <__aeabi_dmul>
 800f6ec:	a374      	add	r3, pc, #464	; (adr r3, 800f8c0 <__ieee754_pow+0x6e8>)
 800f6ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6f2:	f7f0 fdcb 	bl	800028c <__adddf3>
 800f6f6:	4622      	mov	r2, r4
 800f6f8:	462b      	mov	r3, r5
 800f6fa:	f7f0 ff7d 	bl	80005f8 <__aeabi_dmul>
 800f6fe:	a372      	add	r3, pc, #456	; (adr r3, 800f8c8 <__ieee754_pow+0x6f0>)
 800f700:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f704:	f7f0 fdc2 	bl	800028c <__adddf3>
 800f708:	4622      	mov	r2, r4
 800f70a:	462b      	mov	r3, r5
 800f70c:	f7f0 ff74 	bl	80005f8 <__aeabi_dmul>
 800f710:	a36f      	add	r3, pc, #444	; (adr r3, 800f8d0 <__ieee754_pow+0x6f8>)
 800f712:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f716:	f7f0 fdb9 	bl	800028c <__adddf3>
 800f71a:	4622      	mov	r2, r4
 800f71c:	4606      	mov	r6, r0
 800f71e:	460f      	mov	r7, r1
 800f720:	462b      	mov	r3, r5
 800f722:	4620      	mov	r0, r4
 800f724:	4629      	mov	r1, r5
 800f726:	f7f0 ff67 	bl	80005f8 <__aeabi_dmul>
 800f72a:	4602      	mov	r2, r0
 800f72c:	460b      	mov	r3, r1
 800f72e:	4630      	mov	r0, r6
 800f730:	4639      	mov	r1, r7
 800f732:	f7f0 ff61 	bl	80005f8 <__aeabi_dmul>
 800f736:	4642      	mov	r2, r8
 800f738:	4604      	mov	r4, r0
 800f73a:	460d      	mov	r5, r1
 800f73c:	464b      	mov	r3, r9
 800f73e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f742:	f7f0 fda3 	bl	800028c <__adddf3>
 800f746:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f74a:	f7f0 ff55 	bl	80005f8 <__aeabi_dmul>
 800f74e:	4622      	mov	r2, r4
 800f750:	462b      	mov	r3, r5
 800f752:	f7f0 fd9b 	bl	800028c <__adddf3>
 800f756:	4642      	mov	r2, r8
 800f758:	4606      	mov	r6, r0
 800f75a:	460f      	mov	r7, r1
 800f75c:	464b      	mov	r3, r9
 800f75e:	4640      	mov	r0, r8
 800f760:	4649      	mov	r1, r9
 800f762:	f7f0 ff49 	bl	80005f8 <__aeabi_dmul>
 800f766:	2200      	movs	r2, #0
 800f768:	4b68      	ldr	r3, [pc, #416]	; (800f90c <__ieee754_pow+0x734>)
 800f76a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f76e:	f7f0 fd8d 	bl	800028c <__adddf3>
 800f772:	4632      	mov	r2, r6
 800f774:	463b      	mov	r3, r7
 800f776:	f7f0 fd89 	bl	800028c <__adddf3>
 800f77a:	9802      	ldr	r0, [sp, #8]
 800f77c:	460d      	mov	r5, r1
 800f77e:	4604      	mov	r4, r0
 800f780:	4602      	mov	r2, r0
 800f782:	460b      	mov	r3, r1
 800f784:	4640      	mov	r0, r8
 800f786:	4649      	mov	r1, r9
 800f788:	f7f0 ff36 	bl	80005f8 <__aeabi_dmul>
 800f78c:	2200      	movs	r2, #0
 800f78e:	4680      	mov	r8, r0
 800f790:	4689      	mov	r9, r1
 800f792:	4b5e      	ldr	r3, [pc, #376]	; (800f90c <__ieee754_pow+0x734>)
 800f794:	4620      	mov	r0, r4
 800f796:	4629      	mov	r1, r5
 800f798:	f7f0 fd76 	bl	8000288 <__aeabi_dsub>
 800f79c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f7a0:	f7f0 fd72 	bl	8000288 <__aeabi_dsub>
 800f7a4:	4602      	mov	r2, r0
 800f7a6:	460b      	mov	r3, r1
 800f7a8:	4630      	mov	r0, r6
 800f7aa:	4639      	mov	r1, r7
 800f7ac:	f7f0 fd6c 	bl	8000288 <__aeabi_dsub>
 800f7b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7b4:	f7f0 ff20 	bl	80005f8 <__aeabi_dmul>
 800f7b8:	4622      	mov	r2, r4
 800f7ba:	4606      	mov	r6, r0
 800f7bc:	460f      	mov	r7, r1
 800f7be:	462b      	mov	r3, r5
 800f7c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f7c4:	f7f0 ff18 	bl	80005f8 <__aeabi_dmul>
 800f7c8:	4602      	mov	r2, r0
 800f7ca:	460b      	mov	r3, r1
 800f7cc:	4630      	mov	r0, r6
 800f7ce:	4639      	mov	r1, r7
 800f7d0:	f7f0 fd5c 	bl	800028c <__adddf3>
 800f7d4:	4606      	mov	r6, r0
 800f7d6:	460f      	mov	r7, r1
 800f7d8:	4602      	mov	r2, r0
 800f7da:	460b      	mov	r3, r1
 800f7dc:	4640      	mov	r0, r8
 800f7de:	4649      	mov	r1, r9
 800f7e0:	f7f0 fd54 	bl	800028c <__adddf3>
 800f7e4:	9802      	ldr	r0, [sp, #8]
 800f7e6:	a33c      	add	r3, pc, #240	; (adr r3, 800f8d8 <__ieee754_pow+0x700>)
 800f7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ec:	4604      	mov	r4, r0
 800f7ee:	460d      	mov	r5, r1
 800f7f0:	f7f0 ff02 	bl	80005f8 <__aeabi_dmul>
 800f7f4:	4642      	mov	r2, r8
 800f7f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f7fa:	464b      	mov	r3, r9
 800f7fc:	4620      	mov	r0, r4
 800f7fe:	4629      	mov	r1, r5
 800f800:	f7f0 fd42 	bl	8000288 <__aeabi_dsub>
 800f804:	4602      	mov	r2, r0
 800f806:	460b      	mov	r3, r1
 800f808:	4630      	mov	r0, r6
 800f80a:	4639      	mov	r1, r7
 800f80c:	f7f0 fd3c 	bl	8000288 <__aeabi_dsub>
 800f810:	a333      	add	r3, pc, #204	; (adr r3, 800f8e0 <__ieee754_pow+0x708>)
 800f812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f816:	f7f0 feef 	bl	80005f8 <__aeabi_dmul>
 800f81a:	a333      	add	r3, pc, #204	; (adr r3, 800f8e8 <__ieee754_pow+0x710>)
 800f81c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f820:	4606      	mov	r6, r0
 800f822:	460f      	mov	r7, r1
 800f824:	4620      	mov	r0, r4
 800f826:	4629      	mov	r1, r5
 800f828:	f7f0 fee6 	bl	80005f8 <__aeabi_dmul>
 800f82c:	4602      	mov	r2, r0
 800f82e:	460b      	mov	r3, r1
 800f830:	4630      	mov	r0, r6
 800f832:	4639      	mov	r1, r7
 800f834:	f7f0 fd2a 	bl	800028c <__adddf3>
 800f838:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f83a:	4b35      	ldr	r3, [pc, #212]	; (800f910 <__ieee754_pow+0x738>)
 800f83c:	4413      	add	r3, r2
 800f83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f842:	f7f0 fd23 	bl	800028c <__adddf3>
 800f846:	4604      	mov	r4, r0
 800f848:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f84a:	460d      	mov	r5, r1
 800f84c:	f7f0 fe6a 	bl	8000524 <__aeabi_i2d>
 800f850:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f852:	4b30      	ldr	r3, [pc, #192]	; (800f914 <__ieee754_pow+0x73c>)
 800f854:	4413      	add	r3, r2
 800f856:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f85a:	4606      	mov	r6, r0
 800f85c:	460f      	mov	r7, r1
 800f85e:	4622      	mov	r2, r4
 800f860:	462b      	mov	r3, r5
 800f862:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f866:	f7f0 fd11 	bl	800028c <__adddf3>
 800f86a:	4642      	mov	r2, r8
 800f86c:	464b      	mov	r3, r9
 800f86e:	f7f0 fd0d 	bl	800028c <__adddf3>
 800f872:	4632      	mov	r2, r6
 800f874:	463b      	mov	r3, r7
 800f876:	f7f0 fd09 	bl	800028c <__adddf3>
 800f87a:	9802      	ldr	r0, [sp, #8]
 800f87c:	4632      	mov	r2, r6
 800f87e:	463b      	mov	r3, r7
 800f880:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f884:	f7f0 fd00 	bl	8000288 <__aeabi_dsub>
 800f888:	4642      	mov	r2, r8
 800f88a:	464b      	mov	r3, r9
 800f88c:	f7f0 fcfc 	bl	8000288 <__aeabi_dsub>
 800f890:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f894:	e607      	b.n	800f4a6 <__ieee754_pow+0x2ce>
 800f896:	f04f 0a01 	mov.w	sl, #1
 800f89a:	e6a5      	b.n	800f5e8 <__ieee754_pow+0x410>
 800f89c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800f8f0 <__ieee754_pow+0x718>
 800f8a0:	e613      	b.n	800f4ca <__ieee754_pow+0x2f2>
 800f8a2:	bf00      	nop
 800f8a4:	f3af 8000 	nop.w
 800f8a8:	4a454eef 	.word	0x4a454eef
 800f8ac:	3fca7e28 	.word	0x3fca7e28
 800f8b0:	93c9db65 	.word	0x93c9db65
 800f8b4:	3fcd864a 	.word	0x3fcd864a
 800f8b8:	a91d4101 	.word	0xa91d4101
 800f8bc:	3fd17460 	.word	0x3fd17460
 800f8c0:	518f264d 	.word	0x518f264d
 800f8c4:	3fd55555 	.word	0x3fd55555
 800f8c8:	db6fabff 	.word	0xdb6fabff
 800f8cc:	3fdb6db6 	.word	0x3fdb6db6
 800f8d0:	33333303 	.word	0x33333303
 800f8d4:	3fe33333 	.word	0x3fe33333
 800f8d8:	e0000000 	.word	0xe0000000
 800f8dc:	3feec709 	.word	0x3feec709
 800f8e0:	dc3a03fd 	.word	0xdc3a03fd
 800f8e4:	3feec709 	.word	0x3feec709
 800f8e8:	145b01f5 	.word	0x145b01f5
 800f8ec:	be3e2fe0 	.word	0xbe3e2fe0
 800f8f0:	00000000 	.word	0x00000000
 800f8f4:	3ff00000 	.word	0x3ff00000
 800f8f8:	43400000 	.word	0x43400000
 800f8fc:	0003988e 	.word	0x0003988e
 800f900:	000bb679 	.word	0x000bb679
 800f904:	08010de0 	.word	0x08010de0
 800f908:	3ff00000 	.word	0x3ff00000
 800f90c:	40080000 	.word	0x40080000
 800f910:	08010e00 	.word	0x08010e00
 800f914:	08010df0 	.word	0x08010df0
 800f918:	a3b4      	add	r3, pc, #720	; (adr r3, 800fbec <__ieee754_pow+0xa14>)
 800f91a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f91e:	4640      	mov	r0, r8
 800f920:	4649      	mov	r1, r9
 800f922:	f7f0 fcb3 	bl	800028c <__adddf3>
 800f926:	4622      	mov	r2, r4
 800f928:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f92c:	462b      	mov	r3, r5
 800f92e:	4630      	mov	r0, r6
 800f930:	4639      	mov	r1, r7
 800f932:	f7f0 fca9 	bl	8000288 <__aeabi_dsub>
 800f936:	4602      	mov	r2, r0
 800f938:	460b      	mov	r3, r1
 800f93a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f93e:	f7f1 f8eb 	bl	8000b18 <__aeabi_dcmpgt>
 800f942:	2800      	cmp	r0, #0
 800f944:	f47f adfe 	bne.w	800f544 <__ieee754_pow+0x36c>
 800f948:	4aa3      	ldr	r2, [pc, #652]	; (800fbd8 <__ieee754_pow+0xa00>)
 800f94a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f94e:	4293      	cmp	r3, r2
 800f950:	f340 810a 	ble.w	800fb68 <__ieee754_pow+0x990>
 800f954:	151b      	asrs	r3, r3, #20
 800f956:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800f95a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800f95e:	fa4a f303 	asr.w	r3, sl, r3
 800f962:	445b      	add	r3, fp
 800f964:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800f968:	4e9c      	ldr	r6, [pc, #624]	; (800fbdc <__ieee754_pow+0xa04>)
 800f96a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800f96e:	4116      	asrs	r6, r2
 800f970:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800f974:	2000      	movs	r0, #0
 800f976:	ea23 0106 	bic.w	r1, r3, r6
 800f97a:	f1c2 0214 	rsb	r2, r2, #20
 800f97e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800f982:	fa4a fa02 	asr.w	sl, sl, r2
 800f986:	f1bb 0f00 	cmp.w	fp, #0
 800f98a:	4602      	mov	r2, r0
 800f98c:	460b      	mov	r3, r1
 800f98e:	4620      	mov	r0, r4
 800f990:	4629      	mov	r1, r5
 800f992:	bfb8      	it	lt
 800f994:	f1ca 0a00 	rsblt	sl, sl, #0
 800f998:	f7f0 fc76 	bl	8000288 <__aeabi_dsub>
 800f99c:	e9cd 0100 	strd	r0, r1, [sp]
 800f9a0:	4642      	mov	r2, r8
 800f9a2:	464b      	mov	r3, r9
 800f9a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f9a8:	f7f0 fc70 	bl	800028c <__adddf3>
 800f9ac:	2000      	movs	r0, #0
 800f9ae:	a378      	add	r3, pc, #480	; (adr r3, 800fb90 <__ieee754_pow+0x9b8>)
 800f9b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9b4:	4604      	mov	r4, r0
 800f9b6:	460d      	mov	r5, r1
 800f9b8:	f7f0 fe1e 	bl	80005f8 <__aeabi_dmul>
 800f9bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f9c0:	4606      	mov	r6, r0
 800f9c2:	460f      	mov	r7, r1
 800f9c4:	4620      	mov	r0, r4
 800f9c6:	4629      	mov	r1, r5
 800f9c8:	f7f0 fc5e 	bl	8000288 <__aeabi_dsub>
 800f9cc:	4602      	mov	r2, r0
 800f9ce:	460b      	mov	r3, r1
 800f9d0:	4640      	mov	r0, r8
 800f9d2:	4649      	mov	r1, r9
 800f9d4:	f7f0 fc58 	bl	8000288 <__aeabi_dsub>
 800f9d8:	a36f      	add	r3, pc, #444	; (adr r3, 800fb98 <__ieee754_pow+0x9c0>)
 800f9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9de:	f7f0 fe0b 	bl	80005f8 <__aeabi_dmul>
 800f9e2:	a36f      	add	r3, pc, #444	; (adr r3, 800fba0 <__ieee754_pow+0x9c8>)
 800f9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9e8:	4680      	mov	r8, r0
 800f9ea:	4689      	mov	r9, r1
 800f9ec:	4620      	mov	r0, r4
 800f9ee:	4629      	mov	r1, r5
 800f9f0:	f7f0 fe02 	bl	80005f8 <__aeabi_dmul>
 800f9f4:	4602      	mov	r2, r0
 800f9f6:	460b      	mov	r3, r1
 800f9f8:	4640      	mov	r0, r8
 800f9fa:	4649      	mov	r1, r9
 800f9fc:	f7f0 fc46 	bl	800028c <__adddf3>
 800fa00:	4604      	mov	r4, r0
 800fa02:	460d      	mov	r5, r1
 800fa04:	4602      	mov	r2, r0
 800fa06:	460b      	mov	r3, r1
 800fa08:	4630      	mov	r0, r6
 800fa0a:	4639      	mov	r1, r7
 800fa0c:	f7f0 fc3e 	bl	800028c <__adddf3>
 800fa10:	4632      	mov	r2, r6
 800fa12:	463b      	mov	r3, r7
 800fa14:	4680      	mov	r8, r0
 800fa16:	4689      	mov	r9, r1
 800fa18:	f7f0 fc36 	bl	8000288 <__aeabi_dsub>
 800fa1c:	4602      	mov	r2, r0
 800fa1e:	460b      	mov	r3, r1
 800fa20:	4620      	mov	r0, r4
 800fa22:	4629      	mov	r1, r5
 800fa24:	f7f0 fc30 	bl	8000288 <__aeabi_dsub>
 800fa28:	4642      	mov	r2, r8
 800fa2a:	4606      	mov	r6, r0
 800fa2c:	460f      	mov	r7, r1
 800fa2e:	464b      	mov	r3, r9
 800fa30:	4640      	mov	r0, r8
 800fa32:	4649      	mov	r1, r9
 800fa34:	f7f0 fde0 	bl	80005f8 <__aeabi_dmul>
 800fa38:	a35b      	add	r3, pc, #364	; (adr r3, 800fba8 <__ieee754_pow+0x9d0>)
 800fa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa3e:	4604      	mov	r4, r0
 800fa40:	460d      	mov	r5, r1
 800fa42:	f7f0 fdd9 	bl	80005f8 <__aeabi_dmul>
 800fa46:	a35a      	add	r3, pc, #360	; (adr r3, 800fbb0 <__ieee754_pow+0x9d8>)
 800fa48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa4c:	f7f0 fc1c 	bl	8000288 <__aeabi_dsub>
 800fa50:	4622      	mov	r2, r4
 800fa52:	462b      	mov	r3, r5
 800fa54:	f7f0 fdd0 	bl	80005f8 <__aeabi_dmul>
 800fa58:	a357      	add	r3, pc, #348	; (adr r3, 800fbb8 <__ieee754_pow+0x9e0>)
 800fa5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa5e:	f7f0 fc15 	bl	800028c <__adddf3>
 800fa62:	4622      	mov	r2, r4
 800fa64:	462b      	mov	r3, r5
 800fa66:	f7f0 fdc7 	bl	80005f8 <__aeabi_dmul>
 800fa6a:	a355      	add	r3, pc, #340	; (adr r3, 800fbc0 <__ieee754_pow+0x9e8>)
 800fa6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa70:	f7f0 fc0a 	bl	8000288 <__aeabi_dsub>
 800fa74:	4622      	mov	r2, r4
 800fa76:	462b      	mov	r3, r5
 800fa78:	f7f0 fdbe 	bl	80005f8 <__aeabi_dmul>
 800fa7c:	a352      	add	r3, pc, #328	; (adr r3, 800fbc8 <__ieee754_pow+0x9f0>)
 800fa7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa82:	f7f0 fc03 	bl	800028c <__adddf3>
 800fa86:	4622      	mov	r2, r4
 800fa88:	462b      	mov	r3, r5
 800fa8a:	f7f0 fdb5 	bl	80005f8 <__aeabi_dmul>
 800fa8e:	4602      	mov	r2, r0
 800fa90:	460b      	mov	r3, r1
 800fa92:	4640      	mov	r0, r8
 800fa94:	4649      	mov	r1, r9
 800fa96:	f7f0 fbf7 	bl	8000288 <__aeabi_dsub>
 800fa9a:	4604      	mov	r4, r0
 800fa9c:	460d      	mov	r5, r1
 800fa9e:	4602      	mov	r2, r0
 800faa0:	460b      	mov	r3, r1
 800faa2:	4640      	mov	r0, r8
 800faa4:	4649      	mov	r1, r9
 800faa6:	f7f0 fda7 	bl	80005f8 <__aeabi_dmul>
 800faaa:	2200      	movs	r2, #0
 800faac:	e9cd 0100 	strd	r0, r1, [sp]
 800fab0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fab4:	4620      	mov	r0, r4
 800fab6:	4629      	mov	r1, r5
 800fab8:	f7f0 fbe6 	bl	8000288 <__aeabi_dsub>
 800fabc:	4602      	mov	r2, r0
 800fabe:	460b      	mov	r3, r1
 800fac0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fac4:	f7f0 fec2 	bl	800084c <__aeabi_ddiv>
 800fac8:	4632      	mov	r2, r6
 800faca:	4604      	mov	r4, r0
 800facc:	460d      	mov	r5, r1
 800face:	463b      	mov	r3, r7
 800fad0:	4640      	mov	r0, r8
 800fad2:	4649      	mov	r1, r9
 800fad4:	f7f0 fd90 	bl	80005f8 <__aeabi_dmul>
 800fad8:	4632      	mov	r2, r6
 800fada:	463b      	mov	r3, r7
 800fadc:	f7f0 fbd6 	bl	800028c <__adddf3>
 800fae0:	4602      	mov	r2, r0
 800fae2:	460b      	mov	r3, r1
 800fae4:	4620      	mov	r0, r4
 800fae6:	4629      	mov	r1, r5
 800fae8:	f7f0 fbce 	bl	8000288 <__aeabi_dsub>
 800faec:	4642      	mov	r2, r8
 800faee:	464b      	mov	r3, r9
 800faf0:	f7f0 fbca 	bl	8000288 <__aeabi_dsub>
 800faf4:	4602      	mov	r2, r0
 800faf6:	460b      	mov	r3, r1
 800faf8:	2000      	movs	r0, #0
 800fafa:	4939      	ldr	r1, [pc, #228]	; (800fbe0 <__ieee754_pow+0xa08>)
 800fafc:	f7f0 fbc4 	bl	8000288 <__aeabi_dsub>
 800fb00:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800fb04:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800fb08:	4602      	mov	r2, r0
 800fb0a:	460b      	mov	r3, r1
 800fb0c:	da2f      	bge.n	800fb6e <__ieee754_pow+0x996>
 800fb0e:	4650      	mov	r0, sl
 800fb10:	ec43 2b10 	vmov	d0, r2, r3
 800fb14:	f000 f9c0 	bl	800fe98 <scalbn>
 800fb18:	ec51 0b10 	vmov	r0, r1, d0
 800fb1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fb20:	f7ff bbf1 	b.w	800f306 <__ieee754_pow+0x12e>
 800fb24:	4b2f      	ldr	r3, [pc, #188]	; (800fbe4 <__ieee754_pow+0xa0c>)
 800fb26:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800fb2a:	429e      	cmp	r6, r3
 800fb2c:	f77f af0c 	ble.w	800f948 <__ieee754_pow+0x770>
 800fb30:	4b2d      	ldr	r3, [pc, #180]	; (800fbe8 <__ieee754_pow+0xa10>)
 800fb32:	440b      	add	r3, r1
 800fb34:	4303      	orrs	r3, r0
 800fb36:	d00b      	beq.n	800fb50 <__ieee754_pow+0x978>
 800fb38:	a325      	add	r3, pc, #148	; (adr r3, 800fbd0 <__ieee754_pow+0x9f8>)
 800fb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fb42:	f7f0 fd59 	bl	80005f8 <__aeabi_dmul>
 800fb46:	a322      	add	r3, pc, #136	; (adr r3, 800fbd0 <__ieee754_pow+0x9f8>)
 800fb48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb4c:	f7ff bbdb 	b.w	800f306 <__ieee754_pow+0x12e>
 800fb50:	4622      	mov	r2, r4
 800fb52:	462b      	mov	r3, r5
 800fb54:	f7f0 fb98 	bl	8000288 <__aeabi_dsub>
 800fb58:	4642      	mov	r2, r8
 800fb5a:	464b      	mov	r3, r9
 800fb5c:	f7f0 ffd2 	bl	8000b04 <__aeabi_dcmpge>
 800fb60:	2800      	cmp	r0, #0
 800fb62:	f43f aef1 	beq.w	800f948 <__ieee754_pow+0x770>
 800fb66:	e7e7      	b.n	800fb38 <__ieee754_pow+0x960>
 800fb68:	f04f 0a00 	mov.w	sl, #0
 800fb6c:	e718      	b.n	800f9a0 <__ieee754_pow+0x7c8>
 800fb6e:	4621      	mov	r1, r4
 800fb70:	e7d4      	b.n	800fb1c <__ieee754_pow+0x944>
 800fb72:	2000      	movs	r0, #0
 800fb74:	491a      	ldr	r1, [pc, #104]	; (800fbe0 <__ieee754_pow+0xa08>)
 800fb76:	f7ff bb8f 	b.w	800f298 <__ieee754_pow+0xc0>
 800fb7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fb7e:	f7ff bb8b 	b.w	800f298 <__ieee754_pow+0xc0>
 800fb82:	4630      	mov	r0, r6
 800fb84:	4639      	mov	r1, r7
 800fb86:	f7ff bb87 	b.w	800f298 <__ieee754_pow+0xc0>
 800fb8a:	4693      	mov	fp, r2
 800fb8c:	f7ff bb98 	b.w	800f2c0 <__ieee754_pow+0xe8>
 800fb90:	00000000 	.word	0x00000000
 800fb94:	3fe62e43 	.word	0x3fe62e43
 800fb98:	fefa39ef 	.word	0xfefa39ef
 800fb9c:	3fe62e42 	.word	0x3fe62e42
 800fba0:	0ca86c39 	.word	0x0ca86c39
 800fba4:	be205c61 	.word	0xbe205c61
 800fba8:	72bea4d0 	.word	0x72bea4d0
 800fbac:	3e663769 	.word	0x3e663769
 800fbb0:	c5d26bf1 	.word	0xc5d26bf1
 800fbb4:	3ebbbd41 	.word	0x3ebbbd41
 800fbb8:	af25de2c 	.word	0xaf25de2c
 800fbbc:	3f11566a 	.word	0x3f11566a
 800fbc0:	16bebd93 	.word	0x16bebd93
 800fbc4:	3f66c16c 	.word	0x3f66c16c
 800fbc8:	5555553e 	.word	0x5555553e
 800fbcc:	3fc55555 	.word	0x3fc55555
 800fbd0:	c2f8f359 	.word	0xc2f8f359
 800fbd4:	01a56e1f 	.word	0x01a56e1f
 800fbd8:	3fe00000 	.word	0x3fe00000
 800fbdc:	000fffff 	.word	0x000fffff
 800fbe0:	3ff00000 	.word	0x3ff00000
 800fbe4:	4090cbff 	.word	0x4090cbff
 800fbe8:	3f6f3400 	.word	0x3f6f3400
 800fbec:	652b82fe 	.word	0x652b82fe
 800fbf0:	3c971547 	.word	0x3c971547

0800fbf4 <__ieee754_sqrt>:
 800fbf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fbf8:	4955      	ldr	r1, [pc, #340]	; (800fd50 <__ieee754_sqrt+0x15c>)
 800fbfa:	ec55 4b10 	vmov	r4, r5, d0
 800fbfe:	43a9      	bics	r1, r5
 800fc00:	462b      	mov	r3, r5
 800fc02:	462a      	mov	r2, r5
 800fc04:	d112      	bne.n	800fc2c <__ieee754_sqrt+0x38>
 800fc06:	ee10 2a10 	vmov	r2, s0
 800fc0a:	ee10 0a10 	vmov	r0, s0
 800fc0e:	4629      	mov	r1, r5
 800fc10:	f7f0 fcf2 	bl	80005f8 <__aeabi_dmul>
 800fc14:	4602      	mov	r2, r0
 800fc16:	460b      	mov	r3, r1
 800fc18:	4620      	mov	r0, r4
 800fc1a:	4629      	mov	r1, r5
 800fc1c:	f7f0 fb36 	bl	800028c <__adddf3>
 800fc20:	4604      	mov	r4, r0
 800fc22:	460d      	mov	r5, r1
 800fc24:	ec45 4b10 	vmov	d0, r4, r5
 800fc28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc2c:	2d00      	cmp	r5, #0
 800fc2e:	ee10 0a10 	vmov	r0, s0
 800fc32:	4621      	mov	r1, r4
 800fc34:	dc0f      	bgt.n	800fc56 <__ieee754_sqrt+0x62>
 800fc36:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800fc3a:	4330      	orrs	r0, r6
 800fc3c:	d0f2      	beq.n	800fc24 <__ieee754_sqrt+0x30>
 800fc3e:	b155      	cbz	r5, 800fc56 <__ieee754_sqrt+0x62>
 800fc40:	ee10 2a10 	vmov	r2, s0
 800fc44:	4620      	mov	r0, r4
 800fc46:	4629      	mov	r1, r5
 800fc48:	f7f0 fb1e 	bl	8000288 <__aeabi_dsub>
 800fc4c:	4602      	mov	r2, r0
 800fc4e:	460b      	mov	r3, r1
 800fc50:	f7f0 fdfc 	bl	800084c <__aeabi_ddiv>
 800fc54:	e7e4      	b.n	800fc20 <__ieee754_sqrt+0x2c>
 800fc56:	151b      	asrs	r3, r3, #20
 800fc58:	d073      	beq.n	800fd42 <__ieee754_sqrt+0x14e>
 800fc5a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800fc5e:	07dd      	lsls	r5, r3, #31
 800fc60:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800fc64:	bf48      	it	mi
 800fc66:	0fc8      	lsrmi	r0, r1, #31
 800fc68:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800fc6c:	bf44      	itt	mi
 800fc6e:	0049      	lslmi	r1, r1, #1
 800fc70:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800fc74:	2500      	movs	r5, #0
 800fc76:	1058      	asrs	r0, r3, #1
 800fc78:	0fcb      	lsrs	r3, r1, #31
 800fc7a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800fc7e:	0049      	lsls	r1, r1, #1
 800fc80:	2316      	movs	r3, #22
 800fc82:	462c      	mov	r4, r5
 800fc84:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800fc88:	19a7      	adds	r7, r4, r6
 800fc8a:	4297      	cmp	r7, r2
 800fc8c:	bfde      	ittt	le
 800fc8e:	19bc      	addle	r4, r7, r6
 800fc90:	1bd2      	suble	r2, r2, r7
 800fc92:	19ad      	addle	r5, r5, r6
 800fc94:	0fcf      	lsrs	r7, r1, #31
 800fc96:	3b01      	subs	r3, #1
 800fc98:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800fc9c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800fca0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800fca4:	d1f0      	bne.n	800fc88 <__ieee754_sqrt+0x94>
 800fca6:	f04f 0c20 	mov.w	ip, #32
 800fcaa:	469e      	mov	lr, r3
 800fcac:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800fcb0:	42a2      	cmp	r2, r4
 800fcb2:	eb06 070e 	add.w	r7, r6, lr
 800fcb6:	dc02      	bgt.n	800fcbe <__ieee754_sqrt+0xca>
 800fcb8:	d112      	bne.n	800fce0 <__ieee754_sqrt+0xec>
 800fcba:	428f      	cmp	r7, r1
 800fcbc:	d810      	bhi.n	800fce0 <__ieee754_sqrt+0xec>
 800fcbe:	2f00      	cmp	r7, #0
 800fcc0:	eb07 0e06 	add.w	lr, r7, r6
 800fcc4:	da42      	bge.n	800fd4c <__ieee754_sqrt+0x158>
 800fcc6:	f1be 0f00 	cmp.w	lr, #0
 800fcca:	db3f      	blt.n	800fd4c <__ieee754_sqrt+0x158>
 800fccc:	f104 0801 	add.w	r8, r4, #1
 800fcd0:	1b12      	subs	r2, r2, r4
 800fcd2:	428f      	cmp	r7, r1
 800fcd4:	bf88      	it	hi
 800fcd6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800fcda:	1bc9      	subs	r1, r1, r7
 800fcdc:	4433      	add	r3, r6
 800fcde:	4644      	mov	r4, r8
 800fce0:	0052      	lsls	r2, r2, #1
 800fce2:	f1bc 0c01 	subs.w	ip, ip, #1
 800fce6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800fcea:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800fcee:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800fcf2:	d1dd      	bne.n	800fcb0 <__ieee754_sqrt+0xbc>
 800fcf4:	430a      	orrs	r2, r1
 800fcf6:	d006      	beq.n	800fd06 <__ieee754_sqrt+0x112>
 800fcf8:	1c5c      	adds	r4, r3, #1
 800fcfa:	bf13      	iteet	ne
 800fcfc:	3301      	addne	r3, #1
 800fcfe:	3501      	addeq	r5, #1
 800fd00:	4663      	moveq	r3, ip
 800fd02:	f023 0301 	bicne.w	r3, r3, #1
 800fd06:	106a      	asrs	r2, r5, #1
 800fd08:	085b      	lsrs	r3, r3, #1
 800fd0a:	07e9      	lsls	r1, r5, #31
 800fd0c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800fd10:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800fd14:	bf48      	it	mi
 800fd16:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800fd1a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800fd1e:	461c      	mov	r4, r3
 800fd20:	e780      	b.n	800fc24 <__ieee754_sqrt+0x30>
 800fd22:	0aca      	lsrs	r2, r1, #11
 800fd24:	3815      	subs	r0, #21
 800fd26:	0549      	lsls	r1, r1, #21
 800fd28:	2a00      	cmp	r2, #0
 800fd2a:	d0fa      	beq.n	800fd22 <__ieee754_sqrt+0x12e>
 800fd2c:	02d6      	lsls	r6, r2, #11
 800fd2e:	d50a      	bpl.n	800fd46 <__ieee754_sqrt+0x152>
 800fd30:	f1c3 0420 	rsb	r4, r3, #32
 800fd34:	fa21 f404 	lsr.w	r4, r1, r4
 800fd38:	1e5d      	subs	r5, r3, #1
 800fd3a:	4099      	lsls	r1, r3
 800fd3c:	4322      	orrs	r2, r4
 800fd3e:	1b43      	subs	r3, r0, r5
 800fd40:	e78b      	b.n	800fc5a <__ieee754_sqrt+0x66>
 800fd42:	4618      	mov	r0, r3
 800fd44:	e7f0      	b.n	800fd28 <__ieee754_sqrt+0x134>
 800fd46:	0052      	lsls	r2, r2, #1
 800fd48:	3301      	adds	r3, #1
 800fd4a:	e7ef      	b.n	800fd2c <__ieee754_sqrt+0x138>
 800fd4c:	46a0      	mov	r8, r4
 800fd4e:	e7bf      	b.n	800fcd0 <__ieee754_sqrt+0xdc>
 800fd50:	7ff00000 	.word	0x7ff00000

0800fd54 <fabs>:
 800fd54:	ec51 0b10 	vmov	r0, r1, d0
 800fd58:	ee10 2a10 	vmov	r2, s0
 800fd5c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fd60:	ec43 2b10 	vmov	d0, r2, r3
 800fd64:	4770      	bx	lr

0800fd66 <finite>:
 800fd66:	ee10 3a90 	vmov	r3, s1
 800fd6a:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800fd6e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800fd72:	0fc0      	lsrs	r0, r0, #31
 800fd74:	4770      	bx	lr

0800fd76 <matherr>:
 800fd76:	2000      	movs	r0, #0
 800fd78:	4770      	bx	lr
 800fd7a:	0000      	movs	r0, r0
 800fd7c:	0000      	movs	r0, r0
	...

0800fd80 <nan>:
 800fd80:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800fd88 <nan+0x8>
 800fd84:	4770      	bx	lr
 800fd86:	bf00      	nop
 800fd88:	00000000 	.word	0x00000000
 800fd8c:	7ff80000 	.word	0x7ff80000

0800fd90 <rint>:
 800fd90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fd92:	ec51 0b10 	vmov	r0, r1, d0
 800fd96:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800fd9a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800fd9e:	2e13      	cmp	r6, #19
 800fda0:	460b      	mov	r3, r1
 800fda2:	ee10 4a10 	vmov	r4, s0
 800fda6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800fdaa:	dc56      	bgt.n	800fe5a <rint+0xca>
 800fdac:	2e00      	cmp	r6, #0
 800fdae:	da2b      	bge.n	800fe08 <rint+0x78>
 800fdb0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800fdb4:	4302      	orrs	r2, r0
 800fdb6:	d023      	beq.n	800fe00 <rint+0x70>
 800fdb8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800fdbc:	4302      	orrs	r2, r0
 800fdbe:	4254      	negs	r4, r2
 800fdc0:	4314      	orrs	r4, r2
 800fdc2:	0c4b      	lsrs	r3, r1, #17
 800fdc4:	0b24      	lsrs	r4, r4, #12
 800fdc6:	045b      	lsls	r3, r3, #17
 800fdc8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800fdcc:	ea44 0103 	orr.w	r1, r4, r3
 800fdd0:	460b      	mov	r3, r1
 800fdd2:	492f      	ldr	r1, [pc, #188]	; (800fe90 <rint+0x100>)
 800fdd4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800fdd8:	e9d1 6700 	ldrd	r6, r7, [r1]
 800fddc:	4602      	mov	r2, r0
 800fdde:	4639      	mov	r1, r7
 800fde0:	4630      	mov	r0, r6
 800fde2:	f7f0 fa53 	bl	800028c <__adddf3>
 800fde6:	e9cd 0100 	strd	r0, r1, [sp]
 800fdea:	463b      	mov	r3, r7
 800fdec:	4632      	mov	r2, r6
 800fdee:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fdf2:	f7f0 fa49 	bl	8000288 <__aeabi_dsub>
 800fdf6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800fdfa:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800fdfe:	4639      	mov	r1, r7
 800fe00:	ec41 0b10 	vmov	d0, r0, r1
 800fe04:	b003      	add	sp, #12
 800fe06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fe08:	4a22      	ldr	r2, [pc, #136]	; (800fe94 <rint+0x104>)
 800fe0a:	4132      	asrs	r2, r6
 800fe0c:	ea01 0702 	and.w	r7, r1, r2
 800fe10:	4307      	orrs	r7, r0
 800fe12:	d0f5      	beq.n	800fe00 <rint+0x70>
 800fe14:	0852      	lsrs	r2, r2, #1
 800fe16:	4011      	ands	r1, r2
 800fe18:	430c      	orrs	r4, r1
 800fe1a:	d00b      	beq.n	800fe34 <rint+0xa4>
 800fe1c:	ea23 0202 	bic.w	r2, r3, r2
 800fe20:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800fe24:	2e13      	cmp	r6, #19
 800fe26:	fa43 f306 	asr.w	r3, r3, r6
 800fe2a:	bf0c      	ite	eq
 800fe2c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800fe30:	2400      	movne	r4, #0
 800fe32:	4313      	orrs	r3, r2
 800fe34:	4916      	ldr	r1, [pc, #88]	; (800fe90 <rint+0x100>)
 800fe36:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800fe3a:	4622      	mov	r2, r4
 800fe3c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fe40:	4620      	mov	r0, r4
 800fe42:	4629      	mov	r1, r5
 800fe44:	f7f0 fa22 	bl	800028c <__adddf3>
 800fe48:	e9cd 0100 	strd	r0, r1, [sp]
 800fe4c:	4622      	mov	r2, r4
 800fe4e:	462b      	mov	r3, r5
 800fe50:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe54:	f7f0 fa18 	bl	8000288 <__aeabi_dsub>
 800fe58:	e7d2      	b.n	800fe00 <rint+0x70>
 800fe5a:	2e33      	cmp	r6, #51	; 0x33
 800fe5c:	dd07      	ble.n	800fe6e <rint+0xde>
 800fe5e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fe62:	d1cd      	bne.n	800fe00 <rint+0x70>
 800fe64:	ee10 2a10 	vmov	r2, s0
 800fe68:	f7f0 fa10 	bl	800028c <__adddf3>
 800fe6c:	e7c8      	b.n	800fe00 <rint+0x70>
 800fe6e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800fe72:	f04f 32ff 	mov.w	r2, #4294967295
 800fe76:	40f2      	lsrs	r2, r6
 800fe78:	4210      	tst	r0, r2
 800fe7a:	d0c1      	beq.n	800fe00 <rint+0x70>
 800fe7c:	0852      	lsrs	r2, r2, #1
 800fe7e:	4210      	tst	r0, r2
 800fe80:	bf1f      	itttt	ne
 800fe82:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800fe86:	ea20 0202 	bicne.w	r2, r0, r2
 800fe8a:	4134      	asrne	r4, r6
 800fe8c:	4314      	orrne	r4, r2
 800fe8e:	e7d1      	b.n	800fe34 <rint+0xa4>
 800fe90:	08010e10 	.word	0x08010e10
 800fe94:	000fffff 	.word	0x000fffff

0800fe98 <scalbn>:
 800fe98:	b570      	push	{r4, r5, r6, lr}
 800fe9a:	ec55 4b10 	vmov	r4, r5, d0
 800fe9e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800fea2:	4606      	mov	r6, r0
 800fea4:	462b      	mov	r3, r5
 800fea6:	b9aa      	cbnz	r2, 800fed4 <scalbn+0x3c>
 800fea8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800feac:	4323      	orrs	r3, r4
 800feae:	d03b      	beq.n	800ff28 <scalbn+0x90>
 800feb0:	4b31      	ldr	r3, [pc, #196]	; (800ff78 <scalbn+0xe0>)
 800feb2:	4629      	mov	r1, r5
 800feb4:	2200      	movs	r2, #0
 800feb6:	ee10 0a10 	vmov	r0, s0
 800feba:	f7f0 fb9d 	bl	80005f8 <__aeabi_dmul>
 800febe:	4b2f      	ldr	r3, [pc, #188]	; (800ff7c <scalbn+0xe4>)
 800fec0:	429e      	cmp	r6, r3
 800fec2:	4604      	mov	r4, r0
 800fec4:	460d      	mov	r5, r1
 800fec6:	da12      	bge.n	800feee <scalbn+0x56>
 800fec8:	a327      	add	r3, pc, #156	; (adr r3, 800ff68 <scalbn+0xd0>)
 800feca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fece:	f7f0 fb93 	bl	80005f8 <__aeabi_dmul>
 800fed2:	e009      	b.n	800fee8 <scalbn+0x50>
 800fed4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800fed8:	428a      	cmp	r2, r1
 800feda:	d10c      	bne.n	800fef6 <scalbn+0x5e>
 800fedc:	ee10 2a10 	vmov	r2, s0
 800fee0:	4620      	mov	r0, r4
 800fee2:	4629      	mov	r1, r5
 800fee4:	f7f0 f9d2 	bl	800028c <__adddf3>
 800fee8:	4604      	mov	r4, r0
 800feea:	460d      	mov	r5, r1
 800feec:	e01c      	b.n	800ff28 <scalbn+0x90>
 800feee:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800fef2:	460b      	mov	r3, r1
 800fef4:	3a36      	subs	r2, #54	; 0x36
 800fef6:	4432      	add	r2, r6
 800fef8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800fefc:	428a      	cmp	r2, r1
 800fefe:	dd0b      	ble.n	800ff18 <scalbn+0x80>
 800ff00:	ec45 4b11 	vmov	d1, r4, r5
 800ff04:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800ff70 <scalbn+0xd8>
 800ff08:	f000 f83c 	bl	800ff84 <copysign>
 800ff0c:	a318      	add	r3, pc, #96	; (adr r3, 800ff70 <scalbn+0xd8>)
 800ff0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff12:	ec51 0b10 	vmov	r0, r1, d0
 800ff16:	e7da      	b.n	800fece <scalbn+0x36>
 800ff18:	2a00      	cmp	r2, #0
 800ff1a:	dd08      	ble.n	800ff2e <scalbn+0x96>
 800ff1c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ff20:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ff24:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ff28:	ec45 4b10 	vmov	d0, r4, r5
 800ff2c:	bd70      	pop	{r4, r5, r6, pc}
 800ff2e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ff32:	da0d      	bge.n	800ff50 <scalbn+0xb8>
 800ff34:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ff38:	429e      	cmp	r6, r3
 800ff3a:	ec45 4b11 	vmov	d1, r4, r5
 800ff3e:	dce1      	bgt.n	800ff04 <scalbn+0x6c>
 800ff40:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800ff68 <scalbn+0xd0>
 800ff44:	f000 f81e 	bl	800ff84 <copysign>
 800ff48:	a307      	add	r3, pc, #28	; (adr r3, 800ff68 <scalbn+0xd0>)
 800ff4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff4e:	e7e0      	b.n	800ff12 <scalbn+0x7a>
 800ff50:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ff54:	3236      	adds	r2, #54	; 0x36
 800ff56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ff5a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ff5e:	4620      	mov	r0, r4
 800ff60:	4629      	mov	r1, r5
 800ff62:	2200      	movs	r2, #0
 800ff64:	4b06      	ldr	r3, [pc, #24]	; (800ff80 <scalbn+0xe8>)
 800ff66:	e7b2      	b.n	800fece <scalbn+0x36>
 800ff68:	c2f8f359 	.word	0xc2f8f359
 800ff6c:	01a56e1f 	.word	0x01a56e1f
 800ff70:	8800759c 	.word	0x8800759c
 800ff74:	7e37e43c 	.word	0x7e37e43c
 800ff78:	43500000 	.word	0x43500000
 800ff7c:	ffff3cb0 	.word	0xffff3cb0
 800ff80:	3c900000 	.word	0x3c900000

0800ff84 <copysign>:
 800ff84:	ec51 0b10 	vmov	r0, r1, d0
 800ff88:	ee11 0a90 	vmov	r0, s3
 800ff8c:	ee10 2a10 	vmov	r2, s0
 800ff90:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ff94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ff98:	ea41 0300 	orr.w	r3, r1, r0
 800ff9c:	ec43 2b10 	vmov	d0, r2, r3
 800ffa0:	4770      	bx	lr
	...

0800ffa4 <_init>:
 800ffa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffa6:	bf00      	nop
 800ffa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffaa:	bc08      	pop	{r3}
 800ffac:	469e      	mov	lr, r3
 800ffae:	4770      	bx	lr

0800ffb0 <_fini>:
 800ffb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffb2:	bf00      	nop
 800ffb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffb6:	bc08      	pop	{r3}
 800ffb8:	469e      	mov	lr, r3
 800ffba:	4770      	bx	lr
