#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f8d72f00210 .scope module, "tbench" "tbench" 2 3;
 .timescale -11 -12;
P_0x7f8d72f002f8 .param/l "CYCLE" 3 1, +C4<01100100>;
P_0x7f8d72f00320 .param/l "DELAY" 3 3, +C4<01010>;
P_0x7f8d72f00348 .param/l "HALF_CYCLE" 3 2, +C4<0110010>;
v0x7f8d72f10b30_0 .var "CLK", 0 0;
v0x7f8d72f10bd0_0 .var "i1", 9 0;
v0x7f8d72f10c70_0 .net "o1", 9 0, L_0x7f8d72f10ec0; 1 drivers
S_0x7f8d72f10990 .scope task, "set_divider" "set_divider" 4 1, 4 1, S_0x7f8d72f00210;
 .timescale -11 -12;
v0x7f8d72f10a90_0 .var "in1", 7 0;
E_0x7f8d72f00720 .event posedge, v0x7f8d72f10b30_0;
TD_tbench.set_divider ;
    %load/v 8, v0x7f8d72f10a90_0, 8;
    %mov 16, 0, 2;
    %set/v v0x7f8d72f10bd0_0, 8, 10;
    %wait E_0x7f8d72f00720;
    %delay 100, 0;
    %mov 8, 3, 8;
    %movi 16, 0, 2;
    %set/v v0x7f8d72f10bd0_0, 8, 10;
    %end;
S_0x7f8d72f00470 .scope module, "divider_10_11" "divider_10_11" 5 4, 6 15, S_0x7f8d72f00210;
 .timescale -11 -12;
P_0x7f8d72f00558 .param/l "BWI1" 6 20, +C4<01010>;
P_0x7f8d72f00580 .param/l "BWI2" 6 21, +C4<01110>;
P_0x7f8d72f005a8 .param/l "BWO1" 6 22, +C4<01010>;
P_0x7f8d72f005d0 .param/l "CONST_MULTI" 6 23, C4<00010111010010>;
v0x7f8d72f00760_0 .net "i1", 9 0, v0x7f8d72f10bd0_0; 1 drivers
v0x7f8d72f107e0_0 .net "i2", 13 0, C4<00010111010010>; 1 drivers
v0x7f8d72f10870_0 .alias "o1", 9 0, v0x7f8d72f10c70_0;
v0x7f8d72f10910_0 .net "o_tmp", 23 0, L_0x7f8d72f10d90; 1 drivers
L_0x7f8d72f10d90 .arith/mult 24, v0x7f8d72f10bd0_0, C4<00010111010010>;
L_0x7f8d72f10ec0 .part L_0x7f8d72f10d90, 14, 10;
    .scope S_0x7f8d72f00210;
T_1 ;
    %delay 500, 0;
    %load/v 8, v0x7f8d72f10b30_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8d72f10b30_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f8d72f00210;
T_2 ;
    %vpi_call 2 10 "$dumpfile", "./test.vcd";
    %vpi_call 2 11 "$dumpvars", 1'sb0, S_0x7f8d72f00470;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7f8d72f10b30_0, 0, 0;
    %wait E_0x7f8d72f00720;
    %delay 100, 0;
    %movi 8, 16, 8;
    %set/v v0x7f8d72f10a90_0, 8, 8;
    %fork TD_tbench.set_divider, S_0x7f8d72f10990;
    %join;
    %wait E_0x7f8d72f00720;
    %delay 100, 0;
    %movi 8, 22, 8;
    %set/v v0x7f8d72f10a90_0, 8, 8;
    %fork TD_tbench.set_divider, S_0x7f8d72f10990;
    %join;
    %wait E_0x7f8d72f00720;
    %delay 100, 0;
    %movi 8, 44, 8;
    %set/v v0x7f8d72f10a90_0, 8, 8;
    %fork TD_tbench.set_divider, S_0x7f8d72f10990;
    %join;
    %wait E_0x7f8d72f00720;
    %delay 100, 0;
    %movi 8, 88, 8;
    %set/v v0x7f8d72f10a90_0, 8, 8;
    %fork TD_tbench.set_divider, S_0x7f8d72f10990;
    %join;
    %wait E_0x7f8d72f00720;
    %delay 100, 0;
    %movi 8, 95, 8;
    %set/v v0x7f8d72f10a90_0, 8, 8;
    %fork TD_tbench.set_divider, S_0x7f8d72f10990;
    %join;
    %delay 1000000, 0;
    %vpi_call 2 25 "$finish";
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./TBENCH/tbench.v";
    "./TBENCH/clk_common.h";
    "./TBENCH/task_divider.h";
    "./TBENCH/instance_0.h";
    "./HDL/divider_10_11.v";
