Timing Summary
==============

   POST-ROUTE

           Group  No. Clocks  No. Clock Pairs  WNS(ps)  TNS(ps)  TNS Endpoints      
     -----------  ----------  ---------------  -------  -------  -------------      
   <UDEF_wb_clk>           1                1    -4392  -341401            147      




Clocks
======

            Clock    Clock net          Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------    -----------  ----------------------  -----------------  ---------------------  -------------------------
           wb_clk       wb_clk  <UDEF_wb_clk>           (auto) 2000            (0,1000)                   6391                    156.470 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
           wb_clk          wb_clk       <UDEF_wb_clk>          147       -4392    -341401            147




Timing Details for Clock Pair wb_clk and wb_clk
===============================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
           wb_clk          wb_clk       <UDEF_wb_clk>          147       -4392    -341401            147

Path 17:
   Slack (not met):                         -4392ps
     Path type:                               SETUP
     Group:                           <UDEF_wb_clk>
     Launching clock:                        wb_clk (rising edge)
     Capturing clock:                        wb_clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2335ps
   - Clock uncertainty:                       150ps
   = Required time:                          4185ps
   - Propagation time:                       6417ps (43.9% logic, 56.1% route, logic stage 3)
   - Delay of the launching clock:           2160ps
   = Slack:                                 -4392ps

   Instance/Pin or Net Name                                         Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   wb_clk                                                           CLOCK-PORT    -                     -     launch     r               0                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)       2160                     -                                                                       
   RBB_26/CLK                                                       RBB_6L       26  [TILE 0 0, RBB 4 10]          -     r            2160                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_26/DQ                                                        RBB_6L       26  [TILE 0 0, RBB 4 10]        800     r            2960     {inst82: $auto$ff.cc:266:slice$3009 (FD,site=dff)}                
   cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb[0]                          Net          23            (fanout=3)       1710                     -                                                                       
   RBB_27/D4                                                        RBB_6L       27  [TILE 0 0, RBB 1 12]          -     r            4670                                                                       
   RBB_27/D                                                         RBB_6L       27  [TILE 0 0, RBB 1 12]        599     r            5269     {inst63: $auto$abc9_ops.cc:1550:reintegrate$4134 (LUT,site=dlut)} 
   cpu.cpu.alu.i_en                                                 Net         113            (fanout=1)        667                     -                                                                       
   RBB_25/D1                                                        RBB_6L       25  [TILE 0 0, RBB 1 14]          -     r            5936                                                                       
   RBB_25/D                                                         RBB_6L       25  [TILE 0 0, RBB 1 14]        599     r            6535     {inst62: $auto$abc9_ops.cc:1550:reintegrate$4133 (LUT,site=dlut)} 
   $abc$4128$flattencpu.cpu.ctrl.$or$../src/serv_ctrl.v:111$1353_Y  Net          75            (fanout=6)       1220                     -                                                                       
   RBB_31/A6                                                        RBB_6L       31  [TILE 0 0, RBB 7 16]          -     r            7755     {<CE>inst105: $auto$ff.cc:266:slice$3042 (FDRE,site=cff)}         
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_31/CLK                                                       RBB_6L       31  [TILE 0 0, RBB 7 16]        822     r            8577                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)      -2335                     -                                                                       
   wb_clk                                                           CLOCK-PORT    -                     -    capture     r            6242                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 9:
   Slack (not met):                         -4392ps
     Path type:                               SETUP
     Group:                           <UDEF_wb_clk>
     Launching clock:                        wb_clk (rising edge)
     Capturing clock:                        wb_clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2335ps
   - Clock uncertainty:                       150ps
   = Required time:                          4185ps
   - Propagation time:                       6417ps (43.9% logic, 56.1% route, logic stage 3)
   - Delay of the launching clock:           2160ps
   = Slack:                                 -4392ps

   Instance/Pin or Net Name                                         Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   wb_clk                                                           CLOCK-PORT    -                     -     launch     r               0                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)       2160                     -                                                                       
   RBB_26/CLK                                                       RBB_6L       26  [TILE 0 0, RBB 4 10]          -     r            2160                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_26/DQ                                                        RBB_6L       26  [TILE 0 0, RBB 4 10]        800     r            2960     {inst82: $auto$ff.cc:266:slice$3009 (FD,site=dff)}                
   cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb[0]                          Net          23            (fanout=3)       1710                     -                                                                       
   RBB_27/D4                                                        RBB_6L       27  [TILE 0 0, RBB 1 12]          -     r            4670                                                                       
   RBB_27/D                                                         RBB_6L       27  [TILE 0 0, RBB 1 12]        599     r            5269     {inst63: $auto$abc9_ops.cc:1550:reintegrate$4134 (LUT,site=dlut)} 
   cpu.cpu.alu.i_en                                                 Net         113            (fanout=1)        667                     -                                                                       
   RBB_25/D1                                                        RBB_6L       25  [TILE 0 0, RBB 1 14]          -     r            5936                                                                       
   RBB_25/D                                                         RBB_6L       25  [TILE 0 0, RBB 1 14]        599     r            6535     {inst62: $auto$abc9_ops.cc:1550:reintegrate$4133 (LUT,site=dlut)} 
   $abc$4128$flattencpu.cpu.ctrl.$or$../src/serv_ctrl.v:111$1353_Y  Net          75            (fanout=6)       1220                     -                                                                       
   RBB_31/A6                                                        RBB_6L       31  [TILE 0 0, RBB 7 16]          -     r            7755     {<CE>inst108: $auto$ff.cc:266:slice$3045 (FDRE,site=bff)}         
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_31/CLK                                                       RBB_6L       31  [TILE 0 0, RBB 7 16]        822     r            8577                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)      -2335                     -                                                                       
   wb_clk                                                           CLOCK-PORT    -                     -    capture     r            6242                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Path 18:
   Slack (not met):                         -4392ps
     Path type:                               SETUP
     Group:                           <UDEF_wb_clk>
     Launching clock:                        wb_clk (rising edge)
     Capturing clock:                        wb_clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:           2335ps
   - Clock uncertainty:                       150ps
   = Required time:                          4185ps
   - Propagation time:                       6417ps (43.9% logic, 56.1% route, logic stage 3)
   - Delay of the launching clock:           2160ps
   = Slack:                                 -4392ps

   Instance/Pin or Net Name                                         Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)    Instance detail                                                 
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   wb_clk                                                           CLOCK-PORT    -                     -     launch     r               0                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)       2160                     -                                                                       
   RBB_26/CLK                                                       RBB_6L       26  [TILE 0 0, RBB 4 10]          -     r            2160                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_26/DQ                                                        RBB_6L       26  [TILE 0 0, RBB 4 10]        800     r            2960     {inst82: $auto$ff.cc:266:slice$3009 (FD,site=dff)}                
   cpu.cpu.state.gen_cnt_w_eq_1.cnt_lsb[0]                          Net          23            (fanout=3)       1710                     -                                                                       
   RBB_27/D4                                                        RBB_6L       27  [TILE 0 0, RBB 1 12]          -     r            4670                                                                       
   RBB_27/D                                                         RBB_6L       27  [TILE 0 0, RBB 1 12]        599     r            5269     {inst63: $auto$abc9_ops.cc:1550:reintegrate$4134 (LUT,site=dlut)} 
   cpu.cpu.alu.i_en                                                 Net         113            (fanout=1)        667                     -                                                                       
   RBB_25/D1                                                        RBB_6L       25  [TILE 0 0, RBB 1 14]          -     r            5936                                                                       
   RBB_25/D                                                         RBB_6L       25  [TILE 0 0, RBB 1 14]        599     r            6535     {inst62: $auto$abc9_ops.cc:1550:reintegrate$4133 (LUT,site=dlut)} 
   $abc$4128$flattencpu.cpu.ctrl.$or$../src/serv_ctrl.v:111$1353_Y  Net          75            (fanout=6)       1220                     -                                                                       
   RBB_31/A6                                                        RBB_6L       31  [TILE 0 0, RBB 7 16]          -     r            7755     {<CE>inst109: $auto$ff.cc:266:slice$3046 (FDRE,site=aff)}         
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   RBB_31/CLK                                                       RBB_6L       31  [TILE 0 0, RBB 7 16]        822     r            8577                                                                       
   wb_clk                                                           Clock net     3          (fanout=659)      -2335                     -                                                                       
   wb_clk                                                           CLOCK-PORT    -                     -    capture     r            6242                                                                       
   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













