{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603070126764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603070126768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 12:15:26 2020 " "Processing started: Mon Oct 19 12:15:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603070126768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070126768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off weatherstation -c weatherstation " "Command: quartus_map --read_settings_files=on --write_settings_files=off weatherstation -c weatherstation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070126768 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603070127270 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603070127270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/sevenseg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdivider " "Found entity 1: clkdivider" {  } { { "clkdivider.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/clkdivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weatherstation.v 1 1 " "Found 1 design units, including 1 entities, in source file weatherstation.v" { { "Info" "ISGN_ENTITY_NAME" "1 weatherstation " "Found entity 1: weatherstation" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_DFF " "Found entity 1: simple_DFF" {  } { { "simple_DFF.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/simple_DFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "watersensor.v 1 1 " "Found 1 design units, including 1 entities, in source file watersensor.v" { { "Info" "ISGN_ENTITY_NAME" "1 watersensor " "Found entity 1: watersensor" {  } { { "watersensor.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/watersensor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodertwobit.v 1 1 " "Found 1 design units, including 1 entities, in source file decodertwobit.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoderTwoBit " "Found entity 1: decoderTwoBit" {  } { { "decoderTwoBit.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/decoderTwoBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencertwobit.v 1 1 " "Found 1 design units, including 1 entities, in source file sequencertwobit.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencerTwoBit " "Found entity 1: sequencerTwoBit" {  } { { "sequencerTwoBit.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/sequencerTwoBit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133740 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus Prime megafunction library" {  } { { "mux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1603070133745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourinputmux.v 1 1 " "Found 1 design units, including 1 entities, in source file fourinputmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 fourInputMux " "Found entity 1: fourInputMux" {  } { { "fourInputMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/fourInputMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaymux.v 1 1 " "Found 1 design units, including 1 entities, in source file displaymux.v" { { "Info" "ISGN_ENTITY_NAME" "1 displayMux " "Found entity 1: displayMux" {  } { { "displayMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/displayMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispmux.v 1 1 " "Found 1 design units, including 1 entities, in source file dispmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispmux " "Found entity 1: dispmux" {  } { { "dispmux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/dispmux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "findwindspeed.v 1 1 " "Found 1 design units, including 1 entities, in source file findwindspeed.v" { { "Info" "ISGN_ENTITY_NAME" "1 findWindSpeed " "Found entity 1: findWindSpeed" {  } { { "findWindSpeed.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/findWindSpeed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numbertodigits.v 0 0 " "Found 0 design units, including 0 entities, in source file numbertodigits.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondclk.v 1 1 " "Found 1 design units, including 1 entities, in source file secondclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondClk " "Found entity 1: secondClk" {  } { { "secondClk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/secondClk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133772 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "weatherstation_SM.v(83) " "Verilog HDL information at weatherstation_SM.v(83): always construct contains both blocking and non-blocking assignments" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 83 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603070133775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "weatherstation_sm.v 1 1 " "Found 1 design units, including 1 entities, in source file weatherstation_sm.v" { { "Info" "ISGN_ENTITY_NAME" "1 weatherstation_SM " "Found entity 1: weatherstation_SM" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ms_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file ms_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ms_clk " "Found entity 1: ms_clk" {  } { { "ms_clk.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/ms_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binaryToBCD " "Found entity 1: binaryToBCD" {  } { { "binaryToBCD.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/binaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133792 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SPI_Module.v(32) " "Verilog HDL information at SPI_Module.v(32): always construct contains both blocking and non-blocking assignments" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 32 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1603070133798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_module.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Module " "Found entity 1: SPI_Module" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070133799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070133799 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sck weatherstation_SM.v(67) " "Verilog HDL Implicit Net warning at weatherstation_SM.v(67): created implicit net for \"sck\"" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070133799 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(38) " "Verilog HDL Instantiation warning at weatherstation.v(38): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(39) " "Verilog HDL Instantiation warning at weatherstation.v(39): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(40) " "Verilog HDL Instantiation warning at weatherstation.v(40): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(41) " "Verilog HDL Instantiation warning at weatherstation.v(41): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(42) " "Verilog HDL Instantiation warning at weatherstation.v(42): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 42 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(43) " "Verilog HDL Instantiation warning at weatherstation.v(43): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 43 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(47) " "Verilog HDL Instantiation warning at weatherstation.v(47): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 47 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(48) " "Verilog HDL Instantiation warning at weatherstation.v(48): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation.v(49) " "Verilog HDL Instantiation warning at weatherstation.v(49): instance has no name" {  } { { "weatherstation.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation.v" 49 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourInputMux.v(15) " "Verilog HDL Instantiation warning at fourInputMux.v(15): instance has no name" {  } { { "fourInputMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/fourInputMux.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133801 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourInputMux.v(16) " "Verilog HDL Instantiation warning at fourInputMux.v(16): instance has no name" {  } { { "fourInputMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/fourInputMux.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133801 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fourInputMux.v(18) " "Verilog HDL Instantiation warning at fourInputMux.v(18): instance has no name" {  } { { "fourInputMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/fourInputMux.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133801 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation_SM.v(60) " "Verilog HDL Instantiation warning at weatherstation_SM.v(60): instance has no name" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 60 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133801 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_recieved packed SPI_Module.v(27) " "Verilog HDL Port Declaration warning at SPI_Module.v(27): data type declaration for \"data_recieved\" declares packed dimensions but the port declaration declaration does not" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 27 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1603070133801 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_recieved SPI_Module.v(12) " "HDL info at SPI_Module.v(12): see declaration for object \"data_recieved\"" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070133801 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation_SM.v(67) " "Verilog HDL Instantiation warning at weatherstation_SM.v(67): instance has no name" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 67 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133801 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation_SM.v(71) " "Verilog HDL Instantiation warning at weatherstation_SM.v(71): instance has no name" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(26) " "Verilog HDL Instantiation warning at display.v(26): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(29) " "Verilog HDL Instantiation warning at display.v(29): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(31) " "Verilog HDL Instantiation warning at display.v(31): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(33) " "Verilog HDL Instantiation warning at display.v(33): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(36) " "Verilog HDL Instantiation warning at display.v(36): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(38) " "Verilog HDL Instantiation warning at display.v(38): instance has no name" {  } { { "display.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "weatherstation_SM.v(72) " "Verilog HDL Instantiation warning at weatherstation_SM.v(72): instance has no name" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1603070133802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "weatherstation_SM " "Elaborating entity \"weatherstation_SM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603070134087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 weatherstation_SM.v(95) " "Verilog HDL assignment warning at weatherstation_SM.v(95): truncated value with size 32 to match size of target (8)" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603070134095 "|weatherstation_SM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 weatherstation_SM.v(100) " "Verilog HDL assignment warning at weatherstation_SM.v(100): truncated value with size 32 to match size of target (8)" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603070134095 "|weatherstation_SM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "weatherstation_SM.v(89) " "Verilog HDL Case Statement information at weatherstation_SM.v(89): all case item expressions in this case statement are onehot" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 89 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1603070134095 "|weatherstation_SM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ms_clk ms_clk:comb_3 " "Elaborating entity \"ms_clk\" for hierarchy \"ms_clk:comb_3\"" {  } { { "weatherstation_SM.v" "comb_3" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Module SPI_Module:comb_6 " "Elaborating entity \"SPI_Module\" for hierarchy \"SPI_Module:comb_6\"" {  } { { "weatherstation_SM.v" "comb_6" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_Module.v(48) " "Verilog HDL assignment warning at SPI_Module.v(48): truncated value with size 32 to match size of target (4)" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603070134112 "|weatherstation_SM|SPI_Module:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_Module.v(52) " "Verilog HDL assignment warning at SPI_Module.v(52): truncated value with size 32 to match size of target (4)" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603070134112 "|weatherstation_SM|SPI_Module:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 SPI_Module.v(55) " "Verilog HDL assignment warning at SPI_Module.v(55): truncated value with size 32 to match size of target (4)" {  } { { "SPI_Module.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/SPI_Module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603070134112 "|weatherstation_SM|SPI_Module:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binaryToBCD binaryToBCD:comb_7 " "Elaborating entity \"binaryToBCD\" for hierarchy \"binaryToBCD:comb_7\"" {  } { { "weatherstation_SM.v" "comb_7" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134113 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBCD.v(31) " "Verilog HDL assignment warning at binaryToBCD.v(31): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBCD.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/binaryToBCD.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603070134120 "|weatherstation_SM|binaryToBCD:comb_6"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 binaryToBCD.v(29) " "Verilog HDL assignment warning at binaryToBCD.v(29): truncated value with size 32 to match size of target (4)" {  } { { "binaryToBCD.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/binaryToBCD.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603070134120 "|weatherstation_SM|binaryToBCD:comb_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:comb_8 " "Elaborating entity \"display\" for hierarchy \"display:comb_8\"" {  } { { "weatherstation_SM.v" "comb_8" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdivider display:comb_8\|clkdivider:comb_3 " "Elaborating entity \"clkdivider\" for hierarchy \"display:comb_8\|clkdivider:comb_3\"" {  } { { "display.v" "comb_3" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 26 clkdivider.v(11) " "Verilog HDL assignment warning at clkdivider.v(11): truncated value with size 28 to match size of target (26)" {  } { { "clkdivider.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/clkdivider.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603070134143 "|weatherstation|clkdivider:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "28 26 clkdivider.v(13) " "Verilog HDL assignment warning at clkdivider.v(13): truncated value with size 28 to match size of target (26)" {  } { { "clkdivider.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/clkdivider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1603070134143 "|weatherstation|clkdivider:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_DFF display:comb_8\|simple_DFF:comb_4 " "Elaborating entity \"simple_DFF\" for hierarchy \"display:comb_8\|simple_DFF:comb_4\"" {  } { { "display.v" "comb_4" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencerTwoBit display:comb_8\|sequencerTwoBit:comb_6 " "Elaborating entity \"sequencerTwoBit\" for hierarchy \"display:comb_8\|sequencerTwoBit:comb_6\"" {  } { { "display.v" "comb_6" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayMux display:comb_8\|displayMux:comb_7 " "Elaborating entity \"displayMux\" for hierarchy \"display:comb_8\|displayMux:comb_7\"" {  } { { "display.v" "comb_7" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134156 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit0 displayMux.v(17) " "Verilog HDL Always Construct warning at displayMux.v(17): variable \"digit0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/displayMux.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603070134162 "|displayMux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit1 displayMux.v(18) " "Verilog HDL Always Construct warning at displayMux.v(18): variable \"digit1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/displayMux.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603070134162 "|displayMux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit2 displayMux.v(19) " "Verilog HDL Always Construct warning at displayMux.v(19): variable \"digit2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/displayMux.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603070134162 "|displayMux"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit3 displayMux.v(20) " "Verilog HDL Always Construct warning at displayMux.v(20): variable \"digit3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "displayMux.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/displayMux.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1603070134162 "|displayMux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg display:comb_8\|sevenseg:comb_8 " "Elaborating entity \"sevenseg\" for hierarchy \"display:comb_8\|sevenseg:comb_8\"" {  } { { "display.v" "comb_8" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderTwoBit display:comb_8\|decoderTwoBit:comb_9 " "Elaborating entity \"decoderTwoBit\" for hierarchy \"display:comb_8\|decoderTwoBit:comb_9\"" {  } { { "display.v" "comb_9" { Text "D:/Documents/Github/weatherStation/FPGA/display.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134170 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "weatherstation_SM.v" "Mult0" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1603070134536 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1603070134536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603070134638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603070134638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603070134638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603070134638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603070134638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603070134638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603070134638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603070134638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1603070134638 ""}  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1603070134638 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134688 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "D:/Documents/Github/weatherStation/FPGA/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603070134815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070134815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 100 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070134860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1603070134981 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "miso GND " "Pin \"miso\" is stuck at GND" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603070135340 "|weatherstation_SM|miso"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603070135340 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603070135390 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1603070135681 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documents/Github/weatherStation/FPGA/output_files/weatherstation.map.smsg " "Generated suppressed messages file D:/Documents/Github/weatherStation/FPGA/output_files/weatherstation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070135722 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603070135920 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603070135920 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sclk " "No output dependent on input pin \"sclk\"" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603070136057 "|weatherstation_SM|sclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mosi " "No output dependent on input pin \"mosi\"" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603070136057 "|weatherstation_SM|mosi"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cs " "No output dependent on input pin \"cs\"" {  } { { "weatherstation_SM.v" "" { Text "D:/Documents/Github/weatherStation/FPGA/weatherstation_SM.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603070136057 "|weatherstation_SM|cs"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603070136057 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "219 " "Implemented 219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603070136058 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603070136058 ""} { "Info" "ICUT_CUT_TM_LCELLS" "196 " "Implemented 196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603070136058 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603070136058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603070136099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 12:15:36 2020 " "Processing ended: Mon Oct 19 12:15:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603070136099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603070136099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603070136099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603070136099 ""}
