Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec  6 06:42:49 2024
| Host         : LAPTOP-9UV26ATG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    39 |
| Unused register locations in slices containing registers |   180 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           18 |
|      4 |            1 |
|      5 |            1 |
|      7 |            3 |
|      8 |            6 |
|     10 |            5 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              24 |           12 |
| No           | No                    | Yes                    |              72 |           25 |
| No           | Yes                   | No                     |              52 |           15 |
| Yes          | No                    | No                     |              36 |           23 |
| Yes          | No                    | Yes                    |             106 |           33 |
| Yes          | Yes                   | No                     |               2 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+--------------------------------------+------------------------------------------+------------------+----------------+
|       Clock Signal       |             Enable Signal            |             Set/Reset Signal             | Slice Load Count | Bel Load Count |
+--------------------------+--------------------------------------+------------------------------------------+------------------+----------------+
|  baud_BUFG               | uart1/receiver/data_out[1]           |                                          |                1 |              1 |
|  baud_BUFG               | uart1/receiver/data_out[0]           |                                          |                1 |              1 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[6]           |                                          |                1 |              1 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[7]           |                                          |                1 |              1 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[2]           |                                          |                1 |              1 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[3]           |                                          |                1 |              1 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[5]           |                                          |                1 |              1 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[0]           |                                          |                1 |              1 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[4]           |                                          |                1 |              1 |
|  data_out_reg[7]_i_2_n_0 | uart2/receiver/data_out[1]           |                                          |                1 |              1 |
|  data_out_reg[7]_i_2_n_0 | uart2/transmitter/bit_out_i_2__0_n_0 | uart2/transmitter/bit_out0               |                1 |              1 |
|  baud_BUFG               | uart1/receiver/data_out[5]           |                                          |                1 |              1 |
|  baud_BUFG               | uart1/receiver/data_out[6]           |                                          |                1 |              1 |
|  baud_BUFG               | uart1/receiver/data_out[3]           |                                          |                1 |              1 |
|  baud_BUFG               | uart1/receiver/data_out[7]           |                                          |                1 |              1 |
|  baud_BUFG               | uart1/receiver/data_out[2]           |                                          |                1 |              1 |
|  baud_BUFG               | uart1/receiver/data_out[4]           |                                          |                1 |              1 |
|  baud_BUFG               | uart1/transmitter/bit_out_i_2_n_0    | uart1/transmitter/bit_out0               |                1 |              1 |
|  clk_IBUF_BUFG           | vga/CLK                              |                                          |                2 |              4 |
|  clk_IBUF_BUFG           | tsg/set_pul/E[0]                     | reset_IBUF                               |                2 |              5 |
|  data_out_reg[7]_i_2_n_0 |                                      |                                          |                4 |              7 |
|  baud_BUFG               |                                      |                                          |                2 |              7 |
|  clk_IBUF_BUFG           | tsg/set_pul/d_reg_0[0]               | reset_IBUF                               |                3 |              7 |
|  data_out_reg[7]_i_2_n_0 |                                      | uart2/receiver/count[7]_i_1__1_n_0       |                2 |              8 |
|  data_out_reg[7]_i_2_n_0 |                                      | uart2/transmitter/count[7]_i_1__2_n_0    |                3 |              8 |
|  data_out_reg[7]_i_2_n_0 | uart2/transmitter/temp[7]_i_1__0_n_0 |                                          |                2 |              8 |
|  baud_BUFG               |                                      | uart1/receiver/count[7]_i_1_n_0          |                2 |              8 |
|  baud_BUFG               |                                      | uart1/transmitter/count[7]_i_1__0_n_0    |                2 |              8 |
|  baud_BUFG               | uart1/transmitter/temp[7]_i_1_n_0    |                                          |                3 |              8 |
|  clk_IBUF_BUFG           |                                      | uart1/baudrate_gen/clear                 |                3 |             10 |
|  clk_IBUF_BUFG           |                                      | uart2/baudrate_gen/counter[9]_i_1__0_n_0 |                3 |             10 |
|  vga/CLK                 | vga/v_count_next_1                   | reset_IBUF                               |                3 |             10 |
|  vga/CLK                 |                                      | reset_IBUF                               |                5 |             10 |
|  clk_IBUF_BUFG           |                                      |                                          |                6 |             10 |
|  clk_IBUF_BUFG           | tsg/db_down/q_next                   | reset_IBUF                               |                7 |             21 |
|  clk_IBUF_BUFG           | tsg/db_left/q_next_0                 | reset_IBUF                               |                5 |             21 |
|  clk_IBUF_BUFG           | tsg/db_right/q_next                  | reset_IBUF                               |                6 |             21 |
|  clk_IBUF_BUFG           | tsg/db_up/q_next                     | reset_IBUF                               |                7 |             21 |
|  clk_IBUF_BUFG           |                                      | reset_IBUF                               |               20 |             62 |
+--------------------------+--------------------------------------+------------------------------------------+------------------+----------------+


