
Vortex RGB driver STM32G431RBT6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f2b8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000019c  0800f498  0800f498  00010498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f634  0800f634  000111e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f634  0800f634  00010634  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f63c  0800f63c  000111e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f63c  0800f63c  0001063c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f640  0800f640  00010640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800f644  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000017f4  200001e0  0800f824  000111e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200019d4  0800f824  000119d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000111e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002adf3  00000000  00000000  00011210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005fb1  00000000  00000000  0003c003  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002130  00000000  00000000  00041fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000193e  00000000  00000000  000440e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028130  00000000  00000000  00045a26  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002ce0f  00000000  00000000  0006db56  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6d0c  00000000  00000000  0009a965  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00181671  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000092e4  00000000  00000000  001816b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008d  00000000  00000000  0018a998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800f480 	.word	0x0800f480

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	0800f480 	.word	0x0800f480

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <AD5160_Init>:
* @param hspi: pointer to the SPI structure
* @param cs_port: CS line port
* @param cs_pin: CS line pin
*/
void AD5160_Init(AD5160_HandleTypeDef *had, SPI_HandleTypeDef *hspi,
                 GPIO_TypeDef *cs_port, uint16_t cs_pin) {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b084      	sub	sp, #16
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
 80005f8:	807b      	strh	r3, [r7, #2]
    had->hspi = hspi;
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	68ba      	ldr	r2, [r7, #8]
 80005fe:	601a      	str	r2, [r3, #0]
    had->cs_port = cs_port;
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	687a      	ldr	r2, [r7, #4]
 8000604:	605a      	str	r2, [r3, #4]
    had->cs_pin = cs_pin;
 8000606:	68fb      	ldr	r3, [r7, #12]
 8000608:	887a      	ldrh	r2, [r7, #2]
 800060a:	811a      	strh	r2, [r3, #8]
    had->current_value = 0;
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	2200      	movs	r2, #0
 8000610:	729a      	strb	r2, [r3, #10]
    had->is_shutdown = 0;
 8000612:	68fb      	ldr	r3, [r7, #12]
 8000614:	2200      	movs	r2, #0
 8000616:	72da      	strb	r2, [r3, #11]

    HAL_GPIO_WritePin(had->cs_port, had->cs_pin, GPIO_PIN_SET);
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	6858      	ldr	r0, [r3, #4]
 800061c:	68fb      	ldr	r3, [r7, #12]
 800061e:	891b      	ldrh	r3, [r3, #8]
 8000620:	2201      	movs	r2, #1
 8000622:	4619      	mov	r1, r3
 8000624:	f005 f8fc 	bl	8005820 <HAL_GPIO_WritePin>
}
 8000628:	bf00      	nop
 800062a:	3710      	adds	r7, #16
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <DAC8551_Init>:
 * @param vref: Reference voltage in volts (must be > 0)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_Init(DAC8551_HandleTypeDef *hdac, SPI_HandleTypeDef *hspi,
                                  GPIO_TypeDef *cs_port, uint16_t cs_pin, float vref)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
 8000636:	6178      	str	r0, [r7, #20]
 8000638:	6139      	str	r1, [r7, #16]
 800063a:	60fa      	str	r2, [r7, #12]
 800063c:	ed87 0a01 	vstr	s0, [r7, #4]
 8000640:	817b      	strh	r3, [r7, #10]
    // Validate parameters
    if (hdac == NULL || hspi == NULL || cs_port == NULL || vref <= 0.0f) {
 8000642:	697b      	ldr	r3, [r7, #20]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d00c      	beq.n	8000662 <DAC8551_Init+0x32>
 8000648:	693b      	ldr	r3, [r7, #16]
 800064a:	2b00      	cmp	r3, #0
 800064c:	d009      	beq.n	8000662 <DAC8551_Init+0x32>
 800064e:	68fb      	ldr	r3, [r7, #12]
 8000650:	2b00      	cmp	r3, #0
 8000652:	d006      	beq.n	8000662 <DAC8551_Init+0x32>
 8000654:	edd7 7a01 	vldr	s15, [r7, #4]
 8000658:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800065c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000660:	d801      	bhi.n	8000666 <DAC8551_Init+0x36>
        return DAC8551_ERROR_INVALID_PARAM;
 8000662:	2302      	movs	r3, #2
 8000664:	e02f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    // Initialize structure
    hdac->hspi = hspi;
 8000666:	697b      	ldr	r3, [r7, #20]
 8000668:	693a      	ldr	r2, [r7, #16]
 800066a:	601a      	str	r2, [r3, #0]
    hdac->cs_port = cs_port;
 800066c:	697b      	ldr	r3, [r7, #20]
 800066e:	68fa      	ldr	r2, [r7, #12]
 8000670:	605a      	str	r2, [r3, #4]
    hdac->cs_pin = cs_pin;
 8000672:	697b      	ldr	r3, [r7, #20]
 8000674:	897a      	ldrh	r2, [r7, #10]
 8000676:	811a      	strh	r2, [r3, #8]
    hdac->vref = vref;
 8000678:	697b      	ldr	r3, [r7, #20]
 800067a:	687a      	ldr	r2, [r7, #4]
 800067c:	60da      	str	r2, [r3, #12]
    hdac->last_value = 0;
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	2200      	movs	r2, #0
 8000682:	821a      	strh	r2, [r3, #16]
    hdac->initialized = false;
 8000684:	697b      	ldr	r3, [r7, #20]
 8000686:	2200      	movs	r2, #0
 8000688:	749a      	strb	r2, [r3, #18]

    // Set CS pin high (inactive)
    HAL_GPIO_WritePin(cs_port, cs_pin, GPIO_PIN_SET);
 800068a:	897b      	ldrh	r3, [r7, #10]
 800068c:	2201      	movs	r2, #1
 800068e:	4619      	mov	r1, r3
 8000690:	68f8      	ldr	r0, [r7, #12]
 8000692:	f005 f8c5 	bl	8005820 <HAL_GPIO_WritePin>

    // Test SPI communication by powering up DAC
    if (DAC8551_PowerUp(hdac) != DAC8551_OK) {
 8000696:	6978      	ldr	r0, [r7, #20]
 8000698:	f000 f83d 	bl	8000716 <DAC8551_PowerUp>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <DAC8551_Init+0x76>
        return DAC8551_ERROR_SPI;
 80006a2:	2303      	movs	r3, #3
 80006a4:	e00f      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    hdac->initialized = true;
 80006a6:	697b      	ldr	r3, [r7, #20]
 80006a8:	2201      	movs	r2, #1
 80006aa:	749a      	strb	r2, [r3, #18]

    // Set initial output to 0V
    if (DAC8551_WriteValue(hdac, 0) != DAC8551_OK) {
 80006ac:	2100      	movs	r1, #0
 80006ae:	6978      	ldr	r0, [r7, #20]
 80006b0:	f000 f80d 	bl	80006ce <DAC8551_WriteValue>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d004      	beq.n	80006c4 <DAC8551_Init+0x94>
    	hdac->initialized = false;
 80006ba:	697b      	ldr	r3, [r7, #20]
 80006bc:	2200      	movs	r2, #0
 80006be:	749a      	strb	r2, [r3, #18]
        return DAC8551_ERROR_SPI;
 80006c0:	2303      	movs	r3, #3
 80006c2:	e000      	b.n	80006c6 <DAC8551_Init+0x96>
    }

    return DAC8551_OK;
 80006c4:	2300      	movs	r3, #0
}
 80006c6:	4618      	mov	r0, r3
 80006c8:	3718      	adds	r7, #24
 80006ca:	46bd      	mov	sp, r7
 80006cc:	bd80      	pop	{r7, pc}

080006ce <DAC8551_WriteValue>:
 * @param hdac: Pointer to DAC8551 handle
 * @param value: 16-bit DAC value (0-65535)
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_WriteValue(DAC8551_HandleTypeDef *hdac, uint16_t value)
{
 80006ce:	b580      	push	{r7, lr}
 80006d0:	b084      	sub	sp, #16
 80006d2:	af00      	add	r7, sp, #0
 80006d4:	6078      	str	r0, [r7, #4]
 80006d6:	460b      	mov	r3, r1
 80006d8:	807b      	strh	r3, [r7, #2]
    if (!DAC8551_ValidateHandle(hdac)) {
 80006da:	6878      	ldr	r0, [r7, #4]
 80006dc:	f000 f871 	bl	80007c2 <DAC8551_ValidateHandle>
 80006e0:	4603      	mov	r3, r0
 80006e2:	f083 0301 	eor.w	r3, r3, #1
 80006e6:	b2db      	uxtb	r3, r3
 80006e8:	2b00      	cmp	r3, #0
 80006ea:	d001      	beq.n	80006f0 <DAC8551_WriteValue+0x22>
        return DAC8551_ERROR_INVALID_PARAM;
 80006ec:	2302      	movs	r3, #2
 80006ee:	e00e      	b.n	800070e <DAC8551_WriteValue+0x40>
    }

    DAC8551_StatusTypeDef status = DAC8551_WriteCommand(hdac, DAC8551_CMD_WRITE_UPDATE, value);
 80006f0:	887b      	ldrh	r3, [r7, #2]
 80006f2:	461a      	mov	r2, r3
 80006f4:	2100      	movs	r1, #0
 80006f6:	6878      	ldr	r0, [r7, #4]
 80006f8:	f000 f820 	bl	800073c <DAC8551_WriteCommand>
 80006fc:	4603      	mov	r3, r0
 80006fe:	73fb      	strb	r3, [r7, #15]

    if (status == DAC8551_OK) {
 8000700:	7bfb      	ldrb	r3, [r7, #15]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d102      	bne.n	800070c <DAC8551_WriteValue+0x3e>
        hdac->last_value = value;
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	887a      	ldrh	r2, [r7, #2]
 800070a:	821a      	strh	r2, [r3, #16]
    }

    return status;
 800070c:	7bfb      	ldrb	r3, [r7, #15]
}
 800070e:	4618      	mov	r0, r3
 8000710:	3710      	adds	r7, #16
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}

08000716 <DAC8551_PowerUp>:
 * @brief Power up DAC8551 (normal operation)
 * @param hdac: Pointer to DAC8551 handle
 * @retval DAC8551 status
 */
DAC8551_StatusTypeDef DAC8551_PowerUp(DAC8551_HandleTypeDef *hdac)
{
 8000716:	b580      	push	{r7, lr}
 8000718:	b082      	sub	sp, #8
 800071a:	af00      	add	r7, sp, #0
 800071c:	6078      	str	r0, [r7, #4]
    if (hdac == NULL) {
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d101      	bne.n	8000728 <DAC8551_PowerUp+0x12>
        return DAC8551_ERROR_INVALID_PARAM;
 8000724:	2302      	movs	r3, #2
 8000726:	e005      	b.n	8000734 <DAC8551_PowerUp+0x1e>
    }
    return DAC8551_WriteCommand(hdac, DAC8551_CMD_POWER_DOWN | DAC8551_PD_NORMAL, 0);
 8000728:	2200      	movs	r2, #0
 800072a:	2130      	movs	r1, #48	@ 0x30
 800072c:	6878      	ldr	r0, [r7, #4]
 800072e:	f000 f805 	bl	800073c <DAC8551_WriteCommand>
 8000732:	4603      	mov	r3, r0
}
 8000734:	4618      	mov	r0, r3
 8000736:	3708      	adds	r7, #8
 8000738:	46bd      	mov	sp, r7
 800073a:	bd80      	pop	{r7, pc}

0800073c <DAC8551_WriteCommand>:
 * @param command: Command byte
 * @param data: 16-bit data
 * @retval DAC8551 status
 */
static DAC8551_StatusTypeDef DAC8551_WriteCommand(DAC8551_HandleTypeDef *hdac, uint8_t command, uint16_t data)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	b084      	sub	sp, #16
 8000740:	af00      	add	r7, sp, #0
 8000742:	6078      	str	r0, [r7, #4]
 8000744:	460b      	mov	r3, r1
 8000746:	70fb      	strb	r3, [r7, #3]
 8000748:	4613      	mov	r3, r2
 800074a:	803b      	strh	r3, [r7, #0]
    if (hdac == NULL || hdac->hspi == NULL || hdac->cs_port == NULL) {
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b00      	cmp	r3, #0
 8000750:	d007      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d003      	beq.n	8000762 <DAC8551_WriteCommand+0x26>
 800075a:	687b      	ldr	r3, [r7, #4]
 800075c:	685b      	ldr	r3, [r3, #4]
 800075e:	2b00      	cmp	r3, #0
 8000760:	d101      	bne.n	8000766 <DAC8551_WriteCommand+0x2a>
        return DAC8551_ERROR_INVALID_PARAM;
 8000762:	2302      	movs	r3, #2
 8000764:	e029      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
    }

    uint8_t tx_data[3];

    // Prepare 24-bit command: 4-bit command + 4-bit don't care + 16-bit data
    tx_data[0] = command;              // Command byte
 8000766:	78fb      	ldrb	r3, [r7, #3]
 8000768:	733b      	strb	r3, [r7, #12]
    tx_data[1] = (data >> 8) & 0xFF;   // Data high byte
 800076a:	883b      	ldrh	r3, [r7, #0]
 800076c:	0a1b      	lsrs	r3, r3, #8
 800076e:	b29b      	uxth	r3, r3
 8000770:	b2db      	uxtb	r3, r3
 8000772:	737b      	strb	r3, [r7, #13]
    tx_data[2] = data & 0xFF;          // Data low byte
 8000774:	883b      	ldrh	r3, [r7, #0]
 8000776:	b2db      	uxtb	r3, r3
 8000778:	73bb      	strb	r3, [r7, #14]

    // Pull CS low
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_RESET);
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	6858      	ldr	r0, [r3, #4]
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	891b      	ldrh	r3, [r3, #8]
 8000782:	2200      	movs	r2, #0
 8000784:	4619      	mov	r1, r3
 8000786:	f005 f84b 	bl	8005820 <HAL_GPIO_WritePin>

    // Send data
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hdac->hspi, tx_data, 3, DAC8551_SPI_TIMEOUT);
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	6818      	ldr	r0, [r3, #0]
 800078e:	f107 010c 	add.w	r1, r7, #12
 8000792:	2364      	movs	r3, #100	@ 0x64
 8000794:	2203      	movs	r2, #3
 8000796:	f008 fc80 	bl	800909a <HAL_SPI_Transmit>
 800079a:	4603      	mov	r3, r0
 800079c:	73fb      	strb	r3, [r7, #15]

    // Pull CS high
    HAL_GPIO_WritePin(hdac->cs_port, hdac->cs_pin, GPIO_PIN_SET);
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	6858      	ldr	r0, [r3, #4]
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	891b      	ldrh	r3, [r3, #8]
 80007a6:	2201      	movs	r2, #1
 80007a8:	4619      	mov	r1, r3
 80007aa:	f005 f839 	bl	8005820 <HAL_GPIO_WritePin>

    // Convert HAL status to DAC8551 status
    return (status == HAL_OK) ? DAC8551_OK : DAC8551_ERROR_SPI;
 80007ae:	7bfb      	ldrb	r3, [r7, #15]
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d101      	bne.n	80007b8 <DAC8551_WriteCommand+0x7c>
 80007b4:	2300      	movs	r3, #0
 80007b6:	e000      	b.n	80007ba <DAC8551_WriteCommand+0x7e>
 80007b8:	2303      	movs	r3, #3
}
 80007ba:	4618      	mov	r0, r3
 80007bc:	3710      	adds	r7, #16
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}

080007c2 <DAC8551_ValidateHandle>:
 * @brief Validate DAC handle
 * @param hdac: Pointer to DAC8551 handle
 * @retval true if valid, false otherwise
 */
static bool DAC8551_ValidateHandle(DAC8551_HandleTypeDef *hdac)
{
 80007c2:	b480      	push	{r7}
 80007c4:	b083      	sub	sp, #12
 80007c6:	af00      	add	r7, sp, #0
 80007c8:	6078      	str	r0, [r7, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007ca:	687b      	ldr	r3, [r7, #4]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d015      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	7c9b      	ldrb	r3, [r3, #18]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d011      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d00d      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	685b      	ldr	r3, [r3, #4]
    return (hdac != NULL && hdac->initialized && hdac->hspi != NULL &&
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d009      	beq.n	80007fc <DAC8551_ValidateHandle+0x3a>
            hdac->cs_port != NULL && hdac->vref > 0.0f);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	edd3 7a03 	vldr	s15, [r3, #12]
 80007ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f6:	dd01      	ble.n	80007fc <DAC8551_ValidateHandle+0x3a>
 80007f8:	2301      	movs	r3, #1
 80007fa:	e000      	b.n	80007fe <DAC8551_ValidateHandle+0x3c>
 80007fc:	2300      	movs	r3, #0
 80007fe:	f003 0301 	and.w	r3, r3, #1
 8000802:	b2db      	uxtb	r3, r3
}
 8000804:	4618      	mov	r0, r3
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <eepromInit>:
#include "ee.h"
#include <string.h>
#include <stdio.h>
EE_Init_State eepromInit(EEprom_HandleTypeDef* EEprom_, I2C_HandleTypeDef* i2c_handel, uint8_t address,
		uint16_t mem_size, uint8_t mem_address_size, uint16_t page_size)
{
 8000810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000814:	b089      	sub	sp, #36	@ 0x24
 8000816:	af00      	add	r7, sp, #0
 8000818:	60f8      	str	r0, [r7, #12]
 800081a:	60b9      	str	r1, [r7, #8]
 800081c:	4611      	mov	r1, r2
 800081e:	461a      	mov	r2, r3
 8000820:	460b      	mov	r3, r1
 8000822:	71fb      	strb	r3, [r7, #7]
 8000824:	4613      	mov	r3, r2
 8000826:	80bb      	strh	r3, [r7, #4]
 8000828:	466b      	mov	r3, sp
 800082a:	461e      	mov	r6, r3
	EEprom_->i2c_handel = i2c_handel;
 800082c:	68fb      	ldr	r3, [r7, #12]
 800082e:	68ba      	ldr	r2, [r7, #8]
 8000830:	601a      	str	r2, [r3, #0]
	EEprom_->address = address;
 8000832:	68fb      	ldr	r3, [r7, #12]
 8000834:	79fa      	ldrb	r2, [r7, #7]
 8000836:	711a      	strb	r2, [r3, #4]
	EEprom_->mem_size = mem_size;
 8000838:	68fb      	ldr	r3, [r7, #12]
 800083a:	88ba      	ldrh	r2, [r7, #4]
 800083c:	80da      	strh	r2, [r3, #6]
	EEprom_->mem_address_size = mem_address_size;
 800083e:	68fb      	ldr	r3, [r7, #12]
 8000840:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8000844:	721a      	strb	r2, [r3, #8]
	EEprom_->page_size = page_size;
 8000846:	68fb      	ldr	r3, [r7, #12]
 8000848:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800084c:	815a      	strh	r2, [r3, #10]

	uint8_t page[page_size];
 800084e:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8000852:	460b      	mov	r3, r1
 8000854:	3b01      	subs	r3, #1
 8000856:	61bb      	str	r3, [r7, #24]
 8000858:	b28b      	uxth	r3, r1
 800085a:	2200      	movs	r2, #0
 800085c:	4698      	mov	r8, r3
 800085e:	4691      	mov	r9, r2
 8000860:	f04f 0200 	mov.w	r2, #0
 8000864:	f04f 0300 	mov.w	r3, #0
 8000868:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800086c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8000870:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8000874:	b28b      	uxth	r3, r1
 8000876:	2200      	movs	r2, #0
 8000878:	461c      	mov	r4, r3
 800087a:	4615      	mov	r5, r2
 800087c:	f04f 0200 	mov.w	r2, #0
 8000880:	f04f 0300 	mov.w	r3, #0
 8000884:	00eb      	lsls	r3, r5, #3
 8000886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800088a:	00e2      	lsls	r2, r4, #3
 800088c:	460b      	mov	r3, r1
 800088e:	3307      	adds	r3, #7
 8000890:	08db      	lsrs	r3, r3, #3
 8000892:	00db      	lsls	r3, r3, #3
 8000894:	ebad 0d03 	sub.w	sp, sp, r3
 8000898:	466b      	mov	r3, sp
 800089a:	3300      	adds	r3, #0
 800089c:	617b      	str	r3, [r7, #20]
	uint16_t i;
	if(eepromReadPage(EEprom_, page, 0) != HAL_OK) return EE_ERROR;
 800089e:	2200      	movs	r2, #0
 80008a0:	6979      	ldr	r1, [r7, #20]
 80008a2:	68f8      	ldr	r0, [r7, #12]
 80008a4:	f000 f84c 	bl	8000940 <eepromReadPage>
 80008a8:	4603      	mov	r3, r0
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d001      	beq.n	80008b2 <eepromInit+0xa2>
 80008ae:	2301      	movs	r3, #1
 80008b0:	e012      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008b2:	2300      	movs	r3, #0
 80008b4:	83fb      	strh	r3, [r7, #30]
 80008b6:	e009      	b.n	80008cc <eepromInit+0xbc>
		if(page[i] != 0) return EE_NOT_FORMATTED;
 80008b8:	8bfb      	ldrh	r3, [r7, #30]
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	5cd3      	ldrb	r3, [r2, r3]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	d001      	beq.n	80008c6 <eepromInit+0xb6>
 80008c2:	2302      	movs	r3, #2
 80008c4:	e008      	b.n	80008d8 <eepromInit+0xc8>
	for(i = 0; i < page_size; i++)
 80008c6:	8bfb      	ldrh	r3, [r7, #30]
 80008c8:	3301      	adds	r3, #1
 80008ca:	83fb      	strh	r3, [r7, #30]
 80008cc:	8bfa      	ldrh	r2, [r7, #30]
 80008ce:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d3f0      	bcc.n	80008b8 <eepromInit+0xa8>

	return EE_OK;
 80008d6:	2300      	movs	r3, #0
 80008d8:	46b5      	mov	sp, r6
}
 80008da:	4618      	mov	r0, r3
 80008dc:	3724      	adds	r7, #36	@ 0x24
 80008de:	46bd      	mov	sp, r7
 80008e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

080008e4 <eepromWritePage>:

HAL_StatusTypeDef eepromWritePage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 80008e4:	b5b0      	push	{r4, r5, r7, lr}
 80008e6:	b08a      	sub	sp, #40	@ 0x28
 80008e8:	af04      	add	r7, sp, #16
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	60b9      	str	r1, [r7, #8]
 80008ee:	4613      	mov	r3, r2
 80008f0:	80fb      	strh	r3, [r7, #6]
    uint16_t mem_address = page * eeprom->page_size;
 80008f2:	68fb      	ldr	r3, [r7, #12]
 80008f4:	895b      	ldrh	r3, [r3, #10]
 80008f6:	88fa      	ldrh	r2, [r7, #6]
 80008f8:	fb12 f303 	smulbb	r3, r2, r3
 80008fc:	82fb      	strh	r3, [r7, #22]
    HAL_StatusTypeDef status;

    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	6818      	ldr	r0, [r3, #0]
 8000902:	68fb      	ldr	r3, [r7, #12]
 8000904:	791b      	ldrb	r3, [r3, #4]
 8000906:	461c      	mov	r4, r3
            eeprom->mem_address_size, pData, eeprom->page_size, 100);
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	7a1b      	ldrb	r3, [r3, #8]
    status = HAL_I2C_Mem_Write(eeprom->i2c_handel, eeprom->address, mem_address,
 800090c:	461d      	mov	r5, r3
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	895b      	ldrh	r3, [r3, #10]
 8000912:	8afa      	ldrh	r2, [r7, #22]
 8000914:	2164      	movs	r1, #100	@ 0x64
 8000916:	9102      	str	r1, [sp, #8]
 8000918:	9301      	str	r3, [sp, #4]
 800091a:	68bb      	ldr	r3, [r7, #8]
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	462b      	mov	r3, r5
 8000920:	4621      	mov	r1, r4
 8000922:	f005 f84b 	bl	80059bc <HAL_I2C_Mem_Write>
 8000926:	4603      	mov	r3, r0
 8000928:	757b      	strb	r3, [r7, #21]

    if(status == HAL_OK) {
 800092a:	7d7b      	ldrb	r3, [r7, #21]
 800092c:	2b00      	cmp	r3, #0
 800092e:	d102      	bne.n	8000936 <eepromWritePage+0x52>
        HAL_Delay(10);  // Задержка для записи EEPROM
 8000930:	200a      	movs	r0, #10
 8000932:	f001 fd2b 	bl	800238c <HAL_Delay>
    }
    //printf("stat %d\n", status);
    return status;
 8000936:	7d7b      	ldrb	r3, [r7, #21]
}
 8000938:	4618      	mov	r0, r3
 800093a:	3718      	adds	r7, #24
 800093c:	46bd      	mov	sp, r7
 800093e:	bdb0      	pop	{r4, r5, r7, pc}

08000940 <eepromReadPage>:

HAL_StatusTypeDef eepromReadPage(EEprom_HandleTypeDef *eeprom, uint8_t *pData, uint16_t page) {
 8000940:	b5b0      	push	{r4, r5, r7, lr}
 8000942:	b08a      	sub	sp, #40	@ 0x28
 8000944:	af04      	add	r7, sp, #16
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	4613      	mov	r3, r2
 800094c:	80fb      	strh	r3, [r7, #6]
	uint16_t mem_address = page * eeprom->page_size;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	895b      	ldrh	r3, [r3, #10]
 8000952:	88fa      	ldrh	r2, [r7, #6]
 8000954:	fb12 f303 	smulbb	r3, r2, r3
 8000958:	82fb      	strh	r3, [r7, #22]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 800095a:	68fb      	ldr	r3, [r7, #12]
 800095c:	6818      	ldr	r0, [r3, #0]
 800095e:	68fb      	ldr	r3, [r7, #12]
 8000960:	791b      	ldrb	r3, [r3, #4]
 8000962:	461c      	mov	r4, r3
			eeprom->mem_address_size, pData, eeprom->page_size, 20);
 8000964:	68fb      	ldr	r3, [r7, #12]
 8000966:	7a1b      	ldrb	r3, [r3, #8]
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
 8000968:	461d      	mov	r5, r3
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	895b      	ldrh	r3, [r3, #10]
 800096e:	8afa      	ldrh	r2, [r7, #22]
 8000970:	2114      	movs	r1, #20
 8000972:	9102      	str	r1, [sp, #8]
 8000974:	9301      	str	r3, [sp, #4]
 8000976:	68bb      	ldr	r3, [r7, #8]
 8000978:	9300      	str	r3, [sp, #0]
 800097a:	462b      	mov	r3, r5
 800097c:	4621      	mov	r1, r4
 800097e:	f005 f931 	bl	8005be4 <HAL_I2C_Mem_Read>
 8000982:	4603      	mov	r3, r0
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bdb0      	pop	{r4, r5, r7, pc}

0800098c <eepromFormat>:
	if( size > eeprom->page_size) return HAL_ERROR;
	return HAL_I2C_Mem_Read(eeprom->i2c_handel, eeprom->address, mem_address,
			eeprom->mem_address_size, pData, size, 20);
}

HAL_StatusTypeDef eepromFormat(EEprom_HandleTypeDef *eeprom){
 800098c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000990:	b087      	sub	sp, #28
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
 8000996:	466b      	mov	r3, sp
 8000998:	461e      	mov	r6, r3
	HAL_StatusTypeDef status = HAL_OK;
 800099a:	2300      	movs	r3, #0
 800099c:	75fb      	strb	r3, [r7, #23]
	uint8_t data[eeprom->page_size];
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	8959      	ldrh	r1, [r3, #10]
 80009a2:	460b      	mov	r3, r1
 80009a4:	3b01      	subs	r3, #1
 80009a6:	613b      	str	r3, [r7, #16]
 80009a8:	b28b      	uxth	r3, r1
 80009aa:	2200      	movs	r2, #0
 80009ac:	4698      	mov	r8, r3
 80009ae:	4691      	mov	r9, r2
 80009b0:	f04f 0200 	mov.w	r2, #0
 80009b4:	f04f 0300 	mov.w	r3, #0
 80009b8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80009bc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80009c0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80009c4:	b28b      	uxth	r3, r1
 80009c6:	2200      	movs	r2, #0
 80009c8:	461c      	mov	r4, r3
 80009ca:	4615      	mov	r5, r2
 80009cc:	f04f 0200 	mov.w	r2, #0
 80009d0:	f04f 0300 	mov.w	r3, #0
 80009d4:	00eb      	lsls	r3, r5, #3
 80009d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80009da:	00e2      	lsls	r2, r4, #3
 80009dc:	460b      	mov	r3, r1
 80009de:	3307      	adds	r3, #7
 80009e0:	08db      	lsrs	r3, r3, #3
 80009e2:	00db      	lsls	r3, r3, #3
 80009e4:	ebad 0d03 	sub.w	sp, sp, r3
 80009e8:	466b      	mov	r3, sp
 80009ea:	3300      	adds	r3, #0
 80009ec:	60fb      	str	r3, [r7, #12]
	memset(data, 0, eeprom->page_size);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	895b      	ldrh	r3, [r3, #10]
 80009f2:	461a      	mov	r2, r3
 80009f4:	2100      	movs	r1, #0
 80009f6:	68f8      	ldr	r0, [r7, #12]
 80009f8:	f00d ffc0 	bl	800e97c <memset>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 80009fc:	2300      	movs	r3, #0
 80009fe:	82bb      	strh	r3, [r7, #20]
 8000a00:	e012      	b.n	8000a28 <eepromFormat+0x9c>
		status = eepromWritePage(eeprom, data, i);
 8000a02:	8abb      	ldrh	r3, [r7, #20]
 8000a04:	461a      	mov	r2, r3
 8000a06:	68f9      	ldr	r1, [r7, #12]
 8000a08:	6878      	ldr	r0, [r7, #4]
 8000a0a:	f7ff ff6b 	bl	80008e4 <eepromWritePage>
 8000a0e:	4603      	mov	r3, r0
 8000a10:	75fb      	strb	r3, [r7, #23]
		HAL_Delay(10);
 8000a12:	200a      	movs	r0, #10
 8000a14:	f001 fcba 	bl	800238c <HAL_Delay>
		//printf("ee_stat "); printbyte(status);
		if(status != HAL_OK) return status;
 8000a18:	7dfb      	ldrb	r3, [r7, #23]
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <eepromFormat+0x96>
 8000a1e:	7dfb      	ldrb	r3, [r7, #23]
 8000a20:	e008      	b.n	8000a34 <eepromFormat+0xa8>
	for(uint16_t i = 0; i < eeprom->page_size; i++){
 8000a22:	8abb      	ldrh	r3, [r7, #20]
 8000a24:	3301      	adds	r3, #1
 8000a26:	82bb      	strh	r3, [r7, #20]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	895b      	ldrh	r3, [r3, #10]
 8000a2c:	8aba      	ldrh	r2, [r7, #20]
 8000a2e:	429a      	cmp	r2, r3
 8000a30:	d3e7      	bcc.n	8000a02 <eepromFormat+0x76>
	}
	return status;
 8000a32:	7dfb      	ldrb	r3, [r7, #23]
 8000a34:	46b5      	mov	sp, r6
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	371c      	adds	r7, #28
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08000a40 <FDCAN_Init>:
 *      Author: Optik
 */

#include "fdcan.h"

void FDCAN_Init(void) {
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b086      	sub	sp, #24
 8000a44:	af00      	add	r7, sp, #0
    FDCAN_FilterTypeDef sFilterConfig;

    // Убедимся, что модуль FDCAN1 успешно инициализируется
    if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000a46:	4811      	ldr	r0, [pc, #68]	@ (8000a8c <FDCAN_Init+0x4c>)
 8000a48:	f004 fa50 	bl	8004eec <HAL_FDCAN_Start>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d001      	beq.n	8000a56 <FDCAN_Init+0x16>
        Error_Handler(); // Обработчик ошибки
 8000a52:	f000 fe19 	bl	8001688 <Error_Handler>
    }

    // Настраиваем базовый фильтр, принимающий все сообщения
    sFilterConfig.IdType = FDCAN_STANDARD_ID;          // 11-битный ID
 8000a56:	2300      	movs	r3, #0
 8000a58:	603b      	str	r3, [r7, #0]
    sFilterConfig.FilterIndex = 0;                    // Индекс фильтра
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	607b      	str	r3, [r7, #4]
    sFilterConfig.FilterType = FDCAN_FILTER_MASK;     // Тип фильтра — маска
 8000a5e:	2302      	movs	r3, #2
 8000a60:	60bb      	str	r3, [r7, #8]
    sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0; // Приём в FIFO0
 8000a62:	2301      	movs	r3, #1
 8000a64:	60fb      	str	r3, [r7, #12]
    sFilterConfig.FilterID1 = 0x000;                  // Поле фильтра (ID 0x000)
 8000a66:	2300      	movs	r3, #0
 8000a68:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterID2 = 0x000;                  // Маска: принять все
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	617b      	str	r3, [r7, #20]

    // Применить настройки фильтра
    if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK) {
 8000a6e:	463b      	mov	r3, r7
 8000a70:	4619      	mov	r1, r3
 8000a72:	4806      	ldr	r0, [pc, #24]	@ (8000a8c <FDCAN_Init+0x4c>)
 8000a74:	f004 f9e0 	bl	8004e38 <HAL_FDCAN_ConfigFilter>
 8000a78:	4603      	mov	r3, r0
 8000a7a:	2b00      	cmp	r3, #0
 8000a7c:	d001      	beq.n	8000a82 <FDCAN_Init+0x42>
        Error_Handler(); // Обработчик ошибки
 8000a7e:	f000 fe03 	bl	8001688 <Error_Handler>
    }
}
 8000a82:	bf00      	nop
 8000a84:	3718      	adds	r7, #24
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	200004b4 	.word	0x200004b4

08000a90 <ProcessFDCANMessage>:
 * @param id: The CAN ID of the received message.
 * @param data: Pointer to the received data.
 * @param length: Length of the received data in bytes.
 * @retval None
 */
void ProcessFDCANMessage(uint32_t id, uint8_t *data, uint8_t length) {
 8000a90:	b480      	push	{r7}
 8000a92:	b085      	sub	sp, #20
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	60f8      	str	r0, [r7, #12]
 8000a98:	60b9      	str	r1, [r7, #8]
 8000a9a:	4613      	mov	r3, r2
 8000a9c:	71fb      	strb	r3, [r7, #7]
    // Example: Identify message sender by CAN ID
    switch (id) {
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	2b03      	cmp	r3, #3
 8000aa4:	d80a      	bhi.n	8000abc <ProcessFDCANMessage+0x2c>
 8000aa6:	a201      	add	r2, pc, #4	@ (adr r2, 8000aac <ProcessFDCANMessage+0x1c>)
 8000aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000aac:	08000abd 	.word	0x08000abd
 8000ab0:	08000abd 	.word	0x08000abd
 8000ab4:	08000abd 	.word	0x08000abd
 8000ab8:	08000abd 	.word	0x08000abd
        case 0x04:
            // Process message from device 4
            break;
        default:
            // Handle unknown messages
            break;
 8000abc:	bf00      	nop
    }
}
 8000abe:	bf00      	nop
 8000ac0:	3714      	adds	r7, #20
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac8:	4770      	bx	lr
 8000aca:	bf00      	nop

08000acc <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000ad6:	4b12      	ldr	r3, [pc, #72]	@ (8000b20 <BSP_SPI1_Init+0x54>)
 8000ad8:	4a12      	ldr	r2, [pc, #72]	@ (8000b24 <BSP_SPI1_Init+0x58>)
 8000ada:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000adc:	4b12      	ldr	r3, [pc, #72]	@ (8000b28 <BSP_SPI1_Init+0x5c>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	1c5a      	adds	r2, r3, #1
 8000ae2:	4911      	ldr	r1, [pc, #68]	@ (8000b28 <BSP_SPI1_Init+0x5c>)
 8000ae4:	600a      	str	r2, [r1, #0]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d114      	bne.n	8000b14 <BSP_SPI1_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000aea:	480d      	ldr	r0, [pc, #52]	@ (8000b20 <BSP_SPI1_Init+0x54>)
 8000aec:	f008 fd56 	bl	800959c <HAL_SPI_GetState>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d10e      	bne.n	8000b14 <BSP_SPI1_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI1_MspInit(&hspi1);
 8000af6:	480a      	ldr	r0, [pc, #40]	@ (8000b20 <BSP_SPI1_Init+0x54>)
 8000af8:	f000 f85a 	bl	8000bb0 <SPI1_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d108      	bne.n	8000b14 <BSP_SPI1_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000b02:	4807      	ldr	r0, [pc, #28]	@ (8000b20 <BSP_SPI1_Init+0x54>)
 8000b04:	f000 f812 	bl	8000b2c <MX_SPI1_Init>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d002      	beq.n	8000b14 <BSP_SPI1_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8000b0e:	f06f 0307 	mvn.w	r3, #7
 8000b12:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8000b14:	687b      	ldr	r3, [r7, #4]
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3708      	adds	r7, #8
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	200001fc 	.word	0x200001fc
 8000b24:	40013000 	.word	0x40013000
 8000b28:	20000260 	.word	0x20000260

08000b2c <MX_SPI1_Init>:
}

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 8000b2c:	b580      	push	{r7, lr}
 8000b2e:	b084      	sub	sp, #16
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8000b34:	2300      	movs	r3, #0
 8000b36:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI1;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	4a1c      	ldr	r2, [pc, #112]	@ (8000bac <MX_SPI1_Init+0x80>)
 8000b3c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000b44:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	2200      	movs	r2, #0
 8000b4a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000b52:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b54:	687b      	ldr	r3, [r7, #4]
 8000b56:	2200      	movs	r2, #0
 8000b58:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000b66:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	2220      	movs	r2, #32
 8000b6c:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000b6e:	687b      	ldr	r3, [r7, #4]
 8000b70:	2200      	movs	r2, #0
 8000b72:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2200      	movs	r2, #0
 8000b78:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	2207      	movs	r2, #7
 8000b84:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	2200      	movs	r2, #0
 8000b8a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	2208      	movs	r2, #8
 8000b90:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8000b92:	6878      	ldr	r0, [r7, #4]
 8000b94:	f008 f9cc 	bl	8008f30 <HAL_SPI_Init>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_SPI1_Init+0x76>
  {
    ret = HAL_ERROR;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8000ba2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	3710      	adds	r7, #16
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}
 8000bac:	40013000 	.word	0x40013000

08000bb0 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b08a      	sub	sp, #40	@ 0x28
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bb8:	4b29      	ldr	r3, [pc, #164]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bbc:	4a28      	ldr	r2, [pc, #160]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bbe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bc2:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bc4:	4b26      	ldr	r3, [pc, #152]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bcc:	613b      	str	r3, [r7, #16]
 8000bce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bd0:	4b23      	ldr	r3, [pc, #140]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bd4:	4a22      	ldr	r2, [pc, #136]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bd6:	f043 0302 	orr.w	r3, r3, #2
 8000bda:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bdc:	4b20      	ldr	r3, [pc, #128]	@ (8000c60 <SPI1_MspInit+0xb0>)
 8000bde:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000be0:	f003 0302 	and.w	r3, r3, #2
 8000be4:	60fb      	str	r3, [r7, #12]
 8000be6:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8000be8:	2308      	movs	r3, #8
 8000bea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bec:	2302      	movs	r3, #2
 8000bee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8000bf8:	2305      	movs	r3, #5
 8000bfa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000bfc:	f107 0314 	add.w	r3, r7, #20
 8000c00:	4619      	mov	r1, r3
 8000c02:	4818      	ldr	r0, [pc, #96]	@ (8000c64 <SPI1_MspInit+0xb4>)
 8000c04:	f004 fc8a 	bl	800551c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8000c08:	2310      	movs	r3, #16
 8000c0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c0c:	2302      	movs	r3, #2
 8000c0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c10:	2300      	movs	r3, #0
 8000c12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c14:	2300      	movs	r3, #0
 8000c16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8000c18:	2305      	movs	r3, #5
 8000c1a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	4619      	mov	r1, r3
 8000c22:	4810      	ldr	r0, [pc, #64]	@ (8000c64 <SPI1_MspInit+0xb4>)
 8000c24:	f004 fc7a 	bl	800551c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8000c28:	2320      	movs	r3, #32
 8000c2a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8000c38:	2305      	movs	r3, #5
 8000c3a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	4619      	mov	r1, r3
 8000c42:	4808      	ldr	r0, [pc, #32]	@ (8000c64 <SPI1_MspInit+0xb4>)
 8000c44:	f004 fc6a 	bl	800551c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2100      	movs	r1, #0
 8000c4c:	2023      	movs	r0, #35	@ 0x23
 8000c4e:	f003 f9bc 	bl	8003fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000c52:	2023      	movs	r0, #35	@ 0x23
 8000c54:	f003 f9d3 	bl	8003ffe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8000c58:	bf00      	nop
 8000c5a:	3728      	adds	r7, #40	@ 0x28
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	bd80      	pop	{r7, pc}
 8000c60:	40021000 	.word	0x40021000
 8000c64:	48000400 	.word	0x48000400

08000c68 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c6c:	f001 fb1e 	bl	80022ac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c70:	f000 f832 	bl	8000cd8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c74:	f000 fc40 	bl	80014f8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000c78:	f000 fc0c 	bl	8001494 <MX_DMA_Init>
  MX_ADC1_Init();
 8000c7c:	f000 f87a 	bl	8000d74 <MX_ADC1_Init>
  MX_ADC2_Init();
 8000c80:	f000 f956 	bl	8000f30 <MX_ADC2_Init>
  MX_COMP1_Init();
 8000c84:	f000 fa02 	bl	800108c <MX_COMP1_Init>
  MX_COMP2_Init();
 8000c88:	f000 fa26 	bl	80010d8 <MX_COMP2_Init>
  MX_COMP4_Init();
 8000c8c:	f000 fa4a 	bl	8001124 <MX_COMP4_Init>
  MX_DAC1_Init();
 8000c90:	f000 fa90 	bl	80011b4 <MX_DAC1_Init>
  MX_DAC3_Init();
 8000c94:	f000 fad2 	bl	800123c <MX_DAC3_Init>
  MX_FDCAN1_Init();
 8000c98:	f000 fb0a 	bl	80012b0 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000c9c:	f000 fb50 	bl	8001340 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000ca0:	f000 fbac 	bl	80013fc <MX_USART1_UART_Init>
  MX_USB_Device_Init();
 8000ca4:	f00c ff7c 	bl	800dba0 <MX_USB_Device_Init>
  MX_IWDG_Init();
 8000ca8:	f000 fb8a 	bl	80013c0 <MX_IWDG_Init>
  MX_CRC_Init();
 8000cac:	f000 fa60 	bl	8001170 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  //HAL_GPIO_WritePin(B_PEN_GPIO_Port, B_PEN_Pin, GPIO_PIN_SET);


  systemInit();
 8000cb0:	f001 f9e6 	bl	8002080 <systemInit>
  HAL_Delay(500);
 8000cb4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000cb8:	f001 fb68 	bl	800238c <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000cbc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000cc0:	4804      	ldr	r0, [pc, #16]	@ (8000cd4 <main+0x6c>)
 8000cc2:	f004 fdc5 	bl	8005850 <HAL_GPIO_TogglePin>
	  systemTask();
 8000cc6:	f001 f9bf 	bl	8002048 <systemTask>
	  //HAL_IWDG_Refresh(&hiwdg);
	  HAL_Delay(100);
 8000cca:	2064      	movs	r0, #100	@ 0x64
 8000ccc:	f001 fb5e 	bl	800238c <HAL_Delay>
	  HAL_GPIO_TogglePin(RED_GPIO_Port, RED_Pin);
 8000cd0:	bf00      	nop
 8000cd2:	e7f3      	b.n	8000cbc <main+0x54>
 8000cd4:	48000800 	.word	0x48000800

08000cd8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	b094      	sub	sp, #80	@ 0x50
 8000cdc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cde:	f107 0318 	add.w	r3, r7, #24
 8000ce2:	2238      	movs	r2, #56	@ 0x38
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f00d fe48 	bl	800e97c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cec:	1d3b      	adds	r3, r7, #4
 8000cee:	2200      	movs	r2, #0
 8000cf0:	601a      	str	r2, [r3, #0]
 8000cf2:	605a      	str	r2, [r3, #4]
 8000cf4:	609a      	str	r2, [r3, #8]
 8000cf6:	60da      	str	r2, [r3, #12]
 8000cf8:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f007 f946 	bl	8007f8c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 8000d00:	2329      	movs	r3, #41	@ 0x29
 8000d02:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000d04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000d08:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000d0a:	2301      	movs	r3, #1
 8000d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000d0e:	2301      	movs	r3, #1
 8000d10:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000d12:	2302      	movs	r3, #2
 8000d14:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000d16:	2303      	movs	r3, #3
 8000d18:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000d1a:	2302      	movs	r3, #2
 8000d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000d1e:	2355      	movs	r3, #85	@ 0x55
 8000d20:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000d22:	2302      	movs	r3, #2
 8000d24:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000d26:	2302      	movs	r3, #2
 8000d28:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d2e:	f107 0318 	add.w	r3, r7, #24
 8000d32:	4618      	mov	r0, r3
 8000d34:	f007 f9de 	bl	80080f4 <HAL_RCC_OscConfig>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000d3e:	f000 fca3 	bl	8001688 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d42:	230f      	movs	r3, #15
 8000d44:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d46:	2303      	movs	r3, #3
 8000d48:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d52:	2300      	movs	r3, #0
 8000d54:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	2104      	movs	r1, #4
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	f007 fcdc 	bl	8008718 <HAL_RCC_ClockConfig>
 8000d60:	4603      	mov	r3, r0
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d001      	beq.n	8000d6a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000d66:	f000 fc8f 	bl	8001688 <Error_Handler>
  }
}
 8000d6a:	bf00      	nop
 8000d6c:	3750      	adds	r7, #80	@ 0x50
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
	...

08000d74 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08c      	sub	sp, #48	@ 0x30
 8000d78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000d7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d86:	1d3b      	adds	r3, r7, #4
 8000d88:	2220      	movs	r2, #32
 8000d8a:	2100      	movs	r1, #0
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f00d fdf5 	bl	800e97c <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000d92:	4b5e      	ldr	r3, [pc, #376]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000d94:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000d98:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000d9a:	4b5c      	ldr	r3, [pc, #368]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000d9c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000da0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000da2:	4b5a      	ldr	r3, [pc, #360]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000da8:	4b58      	ldr	r3, [pc, #352]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000dae:	4b57      	ldr	r3, [pc, #348]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000db4:	4b55      	ldr	r3, [pc, #340]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000db6:	2201      	movs	r2, #1
 8000db8:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000dba:	4b54      	ldr	r3, [pc, #336]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000dbc:	2204      	movs	r2, #4
 8000dbe:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000dc0:	4b52      	ldr	r3, [pc, #328]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000dc6:	4b51      	ldr	r3, [pc, #324]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 7;
 8000dcc:	4b4f      	ldr	r3, [pc, #316]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000dce:	2207      	movs	r2, #7
 8000dd0:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000dd2:	4b4e      	ldr	r3, [pc, #312]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000dda:	4b4c      	ldr	r3, [pc, #304]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000de0:	4b4a      	ldr	r3, [pc, #296]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000de6:	4b49      	ldr	r3, [pc, #292]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000de8:	2201      	movs	r2, #1
 8000dea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000dee:	4b47      	ldr	r3, [pc, #284]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000df4:	4b45      	ldr	r3, [pc, #276]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000dfc:	4843      	ldr	r0, [pc, #268]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000dfe:	f001 fd77 	bl	80028f0 <HAL_ADC_Init>
 8000e02:	4603      	mov	r3, r0
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d001      	beq.n	8000e0c <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000e08:	f000 fc3e 	bl	8001688 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000e10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e14:	4619      	mov	r1, r3
 8000e16:	483d      	ldr	r0, [pc, #244]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000e18:	f002 fdd4 	bl	80039c4 <HAL_ADCEx_MultiModeConfigChannel>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d001      	beq.n	8000e26 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000e22:	f000 fc31 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000e26:	4b3a      	ldr	r3, [pc, #232]	@ (8000f10 <MX_ADC1_Init+0x19c>)
 8000e28:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e2a:	2306      	movs	r3, #6
 8000e2c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000e2e:	2306      	movs	r3, #6
 8000e30:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000e32:	4b38      	ldr	r3, [pc, #224]	@ (8000f14 <MX_ADC1_Init+0x1a0>)
 8000e34:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e36:	2304      	movs	r3, #4
 8000e38:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e3e:	1d3b      	adds	r3, r7, #4
 8000e40:	4619      	mov	r1, r3
 8000e42:	4832      	ldr	r0, [pc, #200]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000e44:	f001 ffa0 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8000e4e:	f000 fc1b 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8000e52:	4b31      	ldr	r3, [pc, #196]	@ (8000f18 <MX_ADC1_Init+0x1a4>)
 8000e54:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000e56:	230c      	movs	r3, #12
 8000e58:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e5a:	237f      	movs	r3, #127	@ 0x7f
 8000e5c:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e5e:	1d3b      	adds	r3, r7, #4
 8000e60:	4619      	mov	r1, r3
 8000e62:	482a      	ldr	r0, [pc, #168]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000e64:	f001 ff90 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d001      	beq.n	8000e72 <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000e6e:	f000 fc0b 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8000e72:	4b2a      	ldr	r3, [pc, #168]	@ (8000f1c <MX_ADC1_Init+0x1a8>)
 8000e74:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000e76:	2312      	movs	r3, #18
 8000e78:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e7a:	1d3b      	adds	r3, r7, #4
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	4823      	ldr	r0, [pc, #140]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000e80:	f001 ff82 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8000e8a:	f000 fbfd 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000e8e:	4b24      	ldr	r3, [pc, #144]	@ (8000f20 <MX_ADC1_Init+0x1ac>)
 8000e90:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8000e92:	2318      	movs	r3, #24
 8000e94:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000e96:	1d3b      	adds	r3, r7, #4
 8000e98:	4619      	mov	r1, r3
 8000e9a:	481c      	ldr	r0, [pc, #112]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000e9c:	f001 ff74 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 8000ea6:	f000 fbef 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8000f24 <MX_ADC1_Init+0x1b0>)
 8000eac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8000eae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000eb2:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000eb4:	1d3b      	adds	r3, r7, #4
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4814      	ldr	r0, [pc, #80]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000eba:	f001 ff65 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d001      	beq.n	8000ec8 <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8000ec4:	f000 fbe0 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR_ADC1;
 8000ec8:	4b17      	ldr	r3, [pc, #92]	@ (8000f28 <MX_ADC1_Init+0x1b4>)
 8000eca:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8000ecc:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8000ed0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ed2:	1d3b      	adds	r3, r7, #4
 8000ed4:	4619      	mov	r1, r3
 8000ed6:	480d      	ldr	r0, [pc, #52]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000ed8:	f001 ff56 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_ADC1_Init+0x172>
  {
    Error_Handler();
 8000ee2:	f000 fbd1 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000ee6:	4b11      	ldr	r3, [pc, #68]	@ (8000f2c <MX_ADC1_Init+0x1b8>)
 8000ee8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8000eea:	f44f 7386 	mov.w	r3, #268	@ 0x10c
 8000eee:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ef0:	1d3b      	adds	r3, r7, #4
 8000ef2:	4619      	mov	r1, r3
 8000ef4:	4805      	ldr	r0, [pc, #20]	@ (8000f0c <MX_ADC1_Init+0x198>)
 8000ef6:	f001 ff47 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_ADC1_Init+0x190>
  {
    Error_Handler();
 8000f00:	f000 fbc2 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f04:	bf00      	nop
 8000f06:	3730      	adds	r7, #48	@ 0x30
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	20000264 	.word	0x20000264
 8000f10:	04300002 	.word	0x04300002
 8000f14:	407f0000 	.word	0x407f0000
 8000f18:	19200040 	.word	0x19200040
 8000f1c:	1d500080 	.word	0x1d500080
 8000f20:	21800100 	.word	0x21800100
 8000f24:	25b00200 	.word	0x25b00200
 8000f28:	c3210000 	.word	0xc3210000
 8000f2c:	c7520000 	.word	0xc7520000

08000f30 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b088      	sub	sp, #32
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000f36:	463b      	mov	r3, r7
 8000f38:	2220      	movs	r2, #32
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f00d fd1d 	bl	800e97c <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8000f42:	4b4a      	ldr	r3, [pc, #296]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f44:	4a4a      	ldr	r2, [pc, #296]	@ (8001070 <MX_ADC2_Init+0x140>)
 8000f46:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f48:	4b48      	ldr	r3, [pc, #288]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f4a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000f4e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000f50:	4b46      	ldr	r3, [pc, #280]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f56:	4b45      	ldr	r3, [pc, #276]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000f5c:	4b43      	ldr	r3, [pc, #268]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000f62:	4b42      	ldr	r3, [pc, #264]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f64:	2201      	movs	r2, #1
 8000f66:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f68:	4b40      	ldr	r3, [pc, #256]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f6a:	2204      	movs	r2, #4
 8000f6c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000f6e:	4b3f      	ldr	r3, [pc, #252]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000f74:	4b3d      	ldr	r3, [pc, #244]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f76:	2200      	movs	r2, #0
 8000f78:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 5;
 8000f7a:	4b3c      	ldr	r3, [pc, #240]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f7c:	2205      	movs	r2, #5
 8000f7e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000f80:	4b3a      	ldr	r3, [pc, #232]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f88:	4b38      	ldr	r3, [pc, #224]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f8e:	4b37      	ldr	r3, [pc, #220]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000f94:	4b35      	ldr	r3, [pc, #212]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f9c:	4b33      	ldr	r3, [pc, #204]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000fa2:	4b32      	ldr	r3, [pc, #200]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000faa:	4830      	ldr	r0, [pc, #192]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000fac:	f001 fca0 	bl	80028f0 <HAL_ADC_Init>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8000fb6:	f000 fb67 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000fba:	4b2e      	ldr	r3, [pc, #184]	@ (8001074 <MX_ADC2_Init+0x144>)
 8000fbc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000fbe:	2306      	movs	r3, #6
 8000fc0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000fc2:	2306      	movs	r3, #6
 8000fc4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8000fc6:	4b2c      	ldr	r3, [pc, #176]	@ (8001078 <MX_ADC2_Init+0x148>)
 8000fc8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000fca:	2304      	movs	r3, #4
 8000fcc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000fd2:	463b      	mov	r3, r7
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4825      	ldr	r0, [pc, #148]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000fd8:	f001 fed6 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d001      	beq.n	8000fe6 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 8000fe2:	f000 fb51 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000fe6:	4b25      	ldr	r3, [pc, #148]	@ (800107c <MX_ADC2_Init+0x14c>)
 8000fe8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000fea:	230c      	movs	r3, #12
 8000fec:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000fee:	237f      	movs	r3, #127	@ 0x7f
 8000ff0:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000ff2:	463b      	mov	r3, r7
 8000ff4:	4619      	mov	r1, r3
 8000ff6:	481d      	ldr	r0, [pc, #116]	@ (800106c <MX_ADC2_Init+0x13c>)
 8000ff8:	f001 fec6 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_ADC2_Init+0xd6>
  {
    Error_Handler();
 8001002:	f000 fb41 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001006:	4b1e      	ldr	r3, [pc, #120]	@ (8001080 <MX_ADC2_Init+0x150>)
 8001008:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800100a:	2312      	movs	r3, #18
 800100c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800100e:	463b      	mov	r3, r7
 8001010:	4619      	mov	r1, r3
 8001012:	4816      	ldr	r0, [pc, #88]	@ (800106c <MX_ADC2_Init+0x13c>)
 8001014:	f001 feb8 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d001      	beq.n	8001022 <MX_ADC2_Init+0xf2>
  {
    Error_Handler();
 800101e:	f000 fb33 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8001022:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <MX_ADC2_Init+0x154>)
 8001024:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001026:	2318      	movs	r3, #24
 8001028:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 800102a:	4b13      	ldr	r3, [pc, #76]	@ (8001078 <MX_ADC2_Init+0x148>)
 800102c:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800102e:	463b      	mov	r3, r7
 8001030:	4619      	mov	r1, r3
 8001032:	480e      	ldr	r0, [pc, #56]	@ (800106c <MX_ADC2_Init+0x13c>)
 8001034:	f001 fea8 	bl	8002d88 <HAL_ADC_ConfigChannel>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <MX_ADC2_Init+0x112>
  {
    Error_Handler();
 800103e:	f000 fb23 	bl	8001688 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8001042:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <MX_ADC2_Init+0x158>)
 8001044:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001046:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800104a:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800104c:	237f      	movs	r3, #127	@ 0x7f
 800104e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001050:	463b      	mov	r3, r7
 8001052:	4619      	mov	r1, r3
 8001054:	4805      	ldr	r0, [pc, #20]	@ (800106c <MX_ADC2_Init+0x13c>)
 8001056:	f001 fe97 	bl	8002d88 <HAL_ADC_ConfigChannel>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_ADC2_Init+0x134>
  {
    Error_Handler();
 8001060:	f000 fb12 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001064:	bf00      	nop
 8001066:	3720      	adds	r7, #32
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	200002d0 	.word	0x200002d0
 8001070:	50000100 	.word	0x50000100
 8001074:	10c00010 	.word	0x10c00010
 8001078:	407f0000 	.word	0x407f0000
 800107c:	2e300800 	.word	0x2e300800
 8001080:	32601000 	.word	0x32601000
 8001084:	3ac04000 	.word	0x3ac04000
 8001088:	47520000 	.word	0x47520000

0800108c <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8001090:	4b0f      	ldr	r3, [pc, #60]	@ (80010d0 <MX_COMP1_Init+0x44>)
 8001092:	4a10      	ldr	r2, [pc, #64]	@ (80010d4 <MX_COMP1_Init+0x48>)
 8001094:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8001096:	4b0e      	ldr	r3, [pc, #56]	@ (80010d0 <MX_COMP1_Init+0x44>)
 8001098:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800109c:	605a      	str	r2, [r3, #4]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 800109e:	4b0c      	ldr	r3, [pc, #48]	@ (80010d0 <MX_COMP1_Init+0x44>)
 80010a0:	2250      	movs	r2, #80	@ 0x50
 80010a2:	609a      	str	r2, [r3, #8]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80010a4:	4b0a      	ldr	r3, [pc, #40]	@ (80010d0 <MX_COMP1_Init+0x44>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80010aa:	4b09      	ldr	r3, [pc, #36]	@ (80010d0 <MX_COMP1_Init+0x44>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	60da      	str	r2, [r3, #12]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80010b0:	4b07      	ldr	r3, [pc, #28]	@ (80010d0 <MX_COMP1_Init+0x44>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	615a      	str	r2, [r3, #20]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80010b6:	4b06      	ldr	r3, [pc, #24]	@ (80010d0 <MX_COMP1_Init+0x44>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 80010bc:	4804      	ldr	r0, [pc, #16]	@ (80010d0 <MX_COMP1_Init+0x44>)
 80010be:	f002 fdcd 	bl	8003c5c <HAL_COMP_Init>
 80010c2:	4603      	mov	r3, r0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <MX_COMP1_Init+0x40>
  {
    Error_Handler();
 80010c8:	f000 fade 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	200003fc 	.word	0x200003fc
 80010d4:	40010200 	.word	0x40010200

080010d8 <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 80010dc:	4b0f      	ldr	r3, [pc, #60]	@ (800111c <MX_COMP2_Init+0x44>)
 80010de:	4a10      	ldr	r2, [pc, #64]	@ (8001120 <MX_COMP2_Init+0x48>)
 80010e0:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 80010e2:	4b0e      	ldr	r3, [pc, #56]	@ (800111c <MX_COMP2_Init+0x44>)
 80010e4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80010e8:	605a      	str	r2, [r3, #4]
  hcomp2.Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 80010ea:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <MX_COMP2_Init+0x44>)
 80010ec:	2250      	movs	r2, #80	@ 0x50
 80010ee:	609a      	str	r2, [r3, #8]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 80010f0:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <MX_COMP2_Init+0x44>)
 80010f2:	2200      	movs	r2, #0
 80010f4:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80010f6:	4b09      	ldr	r3, [pc, #36]	@ (800111c <MX_COMP2_Init+0x44>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	60da      	str	r2, [r3, #12]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80010fc:	4b07      	ldr	r3, [pc, #28]	@ (800111c <MX_COMP2_Init+0x44>)
 80010fe:	2200      	movs	r2, #0
 8001100:	615a      	str	r2, [r3, #20]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8001102:	4b06      	ldr	r3, [pc, #24]	@ (800111c <MX_COMP2_Init+0x44>)
 8001104:	2200      	movs	r2, #0
 8001106:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8001108:	4804      	ldr	r0, [pc, #16]	@ (800111c <MX_COMP2_Init+0x44>)
 800110a:	f002 fda7 	bl	8003c5c <HAL_COMP_Init>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_COMP2_Init+0x40>
  {
    Error_Handler();
 8001114:	f000 fab8 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8001118:	bf00      	nop
 800111a:	bd80      	pop	{r7, pc}
 800111c:	20000420 	.word	0x20000420
 8001120:	40010204 	.word	0x40010204

08001124 <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8001128:	4b0f      	ldr	r3, [pc, #60]	@ (8001168 <MX_COMP4_Init+0x44>)
 800112a:	4a10      	ldr	r2, [pc, #64]	@ (800116c <MX_COMP4_Init+0x48>)
 800112c:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800112e:	4b0e      	ldr	r3, [pc, #56]	@ (8001168 <MX_COMP4_Init+0x44>)
 8001130:	2200      	movs	r2, #0
 8001132:	605a      	str	r2, [r3, #4]
  hcomp4.Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 8001134:	4b0c      	ldr	r3, [pc, #48]	@ (8001168 <MX_COMP4_Init+0x44>)
 8001136:	2240      	movs	r2, #64	@ 0x40
 8001138:	609a      	str	r2, [r3, #8]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 800113a:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <MX_COMP4_Init+0x44>)
 800113c:	2200      	movs	r2, #0
 800113e:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8001140:	4b09      	ldr	r3, [pc, #36]	@ (8001168 <MX_COMP4_Init+0x44>)
 8001142:	2200      	movs	r2, #0
 8001144:	60da      	str	r2, [r3, #12]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 8001146:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <MX_COMP4_Init+0x44>)
 8001148:	2200      	movs	r2, #0
 800114a:	615a      	str	r2, [r3, #20]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800114c:	4b06      	ldr	r3, [pc, #24]	@ (8001168 <MX_COMP4_Init+0x44>)
 800114e:	2200      	movs	r2, #0
 8001150:	619a      	str	r2, [r3, #24]
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8001152:	4805      	ldr	r0, [pc, #20]	@ (8001168 <MX_COMP4_Init+0x44>)
 8001154:	f002 fd82 	bl	8003c5c <HAL_COMP_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b00      	cmp	r3, #0
 800115c:	d001      	beq.n	8001162 <MX_COMP4_Init+0x3e>
  {
    Error_Handler();
 800115e:	f000 fa93 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 8001162:	bf00      	nop
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000444 	.word	0x20000444
 800116c:	4001020c 	.word	0x4001020c

08001170 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8001174:	4b0d      	ldr	r3, [pc, #52]	@ (80011ac <MX_CRC_Init+0x3c>)
 8001176:	4a0e      	ldr	r2, [pc, #56]	@ (80011b0 <MX_CRC_Init+0x40>)
 8001178:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800117a:	4b0c      	ldr	r3, [pc, #48]	@ (80011ac <MX_CRC_Init+0x3c>)
 800117c:	2200      	movs	r2, #0
 800117e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001180:	4b0a      	ldr	r3, [pc, #40]	@ (80011ac <MX_CRC_Init+0x3c>)
 8001182:	2200      	movs	r2, #0
 8001184:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8001186:	4b09      	ldr	r3, [pc, #36]	@ (80011ac <MX_CRC_Init+0x3c>)
 8001188:	2200      	movs	r2, #0
 800118a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800118c:	4b07      	ldr	r3, [pc, #28]	@ (80011ac <MX_CRC_Init+0x3c>)
 800118e:	2200      	movs	r2, #0
 8001190:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8001192:	4b06      	ldr	r3, [pc, #24]	@ (80011ac <MX_CRC_Init+0x3c>)
 8001194:	2201      	movs	r2, #1
 8001196:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001198:	4804      	ldr	r0, [pc, #16]	@ (80011ac <MX_CRC_Init+0x3c>)
 800119a:	f002 ff4b 	bl	8004034 <HAL_CRC_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80011a4:	f000 fa70 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	20000468 	.word	0x20000468
 80011b0:	40023000 	.word	0x40023000

080011b4 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b08c      	sub	sp, #48	@ 0x30
 80011b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 80011ba:	463b      	mov	r3, r7
 80011bc:	2230      	movs	r2, #48	@ 0x30
 80011be:	2100      	movs	r1, #0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f00d fbdb 	bl	800e97c <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 80011c6:	4b1b      	ldr	r3, [pc, #108]	@ (8001234 <MX_DAC1_Init+0x80>)
 80011c8:	4a1b      	ldr	r2, [pc, #108]	@ (8001238 <MX_DAC1_Init+0x84>)
 80011ca:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 80011cc:	4819      	ldr	r0, [pc, #100]	@ (8001234 <MX_DAC1_Init+0x80>)
 80011ce:	f003 f823 	bl	8004218 <HAL_DAC_Init>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 80011d8:	f000 fa56 	bl	8001688 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80011dc:	2302      	movs	r3, #2
 80011de:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80011e0:	2300      	movs	r3, #0
 80011e2:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 80011e4:	2300      	movs	r3, #0
 80011e6:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 80011e8:	2300      	movs	r3, #0
 80011ea:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80011ec:	2300      	movs	r3, #0
 80011ee:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 80011f0:	2300      	movs	r3, #0
 80011f2:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80011f4:	2302      	movs	r3, #2
 80011f6:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 80011f8:	2302      	movs	r3, #2
 80011fa:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001200:	463b      	mov	r3, r7
 8001202:	2200      	movs	r2, #0
 8001204:	4619      	mov	r1, r3
 8001206:	480b      	ldr	r0, [pc, #44]	@ (8001234 <MX_DAC1_Init+0x80>)
 8001208:	f003 f828 	bl	800425c <HAL_DAC_ConfigChannel>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001212:	f000 fa39 	bl	8001688 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001216:	463b      	mov	r3, r7
 8001218:	2210      	movs	r2, #16
 800121a:	4619      	mov	r1, r3
 800121c:	4805      	ldr	r0, [pc, #20]	@ (8001234 <MX_DAC1_Init+0x80>)
 800121e:	f003 f81d 	bl	800425c <HAL_DAC_ConfigChannel>
 8001222:	4603      	mov	r3, r0
 8001224:	2b00      	cmp	r3, #0
 8001226:	d001      	beq.n	800122c <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8001228:	f000 fa2e 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 800122c:	bf00      	nop
 800122e:	3730      	adds	r7, #48	@ 0x30
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	2000048c 	.word	0x2000048c
 8001238:	50000800 	.word	0x50000800

0800123c <MX_DAC3_Init>:
  * @brief DAC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC3_Init(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08c      	sub	sp, #48	@ 0x30
 8001240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC3_Init 0 */

  /* USER CODE END DAC3_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001242:	463b      	mov	r3, r7
 8001244:	2230      	movs	r2, #48	@ 0x30
 8001246:	2100      	movs	r1, #0
 8001248:	4618      	mov	r0, r3
 800124a:	f00d fb97 	bl	800e97c <memset>

  /* USER CODE END DAC3_Init 1 */

  /** DAC Initialization
  */
  hdac3.Instance = DAC3;
 800124e:	4b16      	ldr	r3, [pc, #88]	@ (80012a8 <MX_DAC3_Init+0x6c>)
 8001250:	4a16      	ldr	r2, [pc, #88]	@ (80012ac <MX_DAC3_Init+0x70>)
 8001252:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac3) != HAL_OK)
 8001254:	4814      	ldr	r0, [pc, #80]	@ (80012a8 <MX_DAC3_Init+0x6c>)
 8001256:	f002 ffdf 	bl	8004218 <HAL_DAC_Init>
 800125a:	4603      	mov	r3, r0
 800125c:	2b00      	cmp	r3, #0
 800125e:	d001      	beq.n	8001264 <MX_DAC3_Init+0x28>
  {
    Error_Handler();
 8001260:	f000 fa12 	bl	8001688 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001264:	2302      	movs	r3, #2
 8001266:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001268:	2300      	movs	r3, #0
 800126a:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 800126c:	2300      	movs	r3, #0
 800126e:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001270:	2300      	movs	r3, #0
 8001272:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001274:	2300      	movs	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001278:	2300      	movs	r3, #0
 800127a:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800127c:	2302      	movs	r3, #2
 800127e:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
 8001280:	2302      	movs	r3, #2
 8001282:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001284:	2300      	movs	r3, #0
 8001286:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac3, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8001288:	463b      	mov	r3, r7
 800128a:	2210      	movs	r2, #16
 800128c:	4619      	mov	r1, r3
 800128e:	4806      	ldr	r0, [pc, #24]	@ (80012a8 <MX_DAC3_Init+0x6c>)
 8001290:	f002 ffe4 	bl	800425c <HAL_DAC_ConfigChannel>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_DAC3_Init+0x62>
  {
    Error_Handler();
 800129a:	f000 f9f5 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN DAC3_Init 2 */

  /* USER CODE END DAC3_Init 2 */

}
 800129e:	bf00      	nop
 80012a0:	3730      	adds	r7, #48	@ 0x30
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	200004a0 	.word	0x200004a0
 80012ac:	50001000 	.word	0x50001000

080012b0 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 80012b4:	4b20      	ldr	r3, [pc, #128]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012b6:	4a21      	ldr	r2, [pc, #132]	@ (800133c <MX_FDCAN1_Init+0x8c>)
 80012b8:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80012ba:	4b1f      	ldr	r3, [pc, #124]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012bc:	2200      	movs	r2, #0
 80012be:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 80012c0:	4b1d      	ldr	r3, [pc, #116]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80012c6:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 80012c8:	4b1b      	ldr	r3, [pc, #108]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80012ce:	4b1a      	ldr	r3, [pc, #104]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 80012d4:	4b18      	ldr	r3, [pc, #96]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80012da:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012dc:	2200      	movs	r2, #0
 80012de:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 4;
 80012e0:	4b15      	ldr	r3, [pc, #84]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012e2:	2204      	movs	r2, #4
 80012e4:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 80012e6:	4b14      	ldr	r3, [pc, #80]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 5;
 80012ec:	4b12      	ldr	r3, [pc, #72]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012ee:	2205      	movs	r2, #5
 80012f0:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80012f2:	4b11      	ldr	r3, [pc, #68]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012f4:	2202      	movs	r2, #2
 80012f6:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80012f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 80012fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 8001300:	2201      	movs	r2, #1
 8001302:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8001304:	4b0c      	ldr	r3, [pc, #48]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 8001306:	2201      	movs	r2, #1
 8001308:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 800130a:	4b0b      	ldr	r3, [pc, #44]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 800130c:	2201      	movs	r2, #1
 800130e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 4;
 8001310:	4b09      	ldr	r3, [pc, #36]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 8001312:	2204      	movs	r2, #4
 8001314:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8001316:	4b08      	ldr	r3, [pc, #32]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 8001318:	2200      	movs	r2, #0
 800131a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800131c:	4b06      	ldr	r3, [pc, #24]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 800131e:	2200      	movs	r2, #0
 8001320:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8001322:	4805      	ldr	r0, [pc, #20]	@ (8001338 <MX_FDCAN1_Init+0x88>)
 8001324:	f003 fc2e 	bl	8004b84 <HAL_FDCAN_Init>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 800132e:	f000 f9ab 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	200004b4 	.word	0x200004b4
 800133c:	40006400 	.word	0x40006400

08001340 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001344:	4b1b      	ldr	r3, [pc, #108]	@ (80013b4 <MX_I2C2_Init+0x74>)
 8001346:	4a1c      	ldr	r2, [pc, #112]	@ (80013b8 <MX_I2C2_Init+0x78>)
 8001348:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x40B285C2;
 800134a:	4b1a      	ldr	r3, [pc, #104]	@ (80013b4 <MX_I2C2_Init+0x74>)
 800134c:	4a1b      	ldr	r2, [pc, #108]	@ (80013bc <MX_I2C2_Init+0x7c>)
 800134e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001350:	4b18      	ldr	r3, [pc, #96]	@ (80013b4 <MX_I2C2_Init+0x74>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001356:	4b17      	ldr	r3, [pc, #92]	@ (80013b4 <MX_I2C2_Init+0x74>)
 8001358:	2201      	movs	r2, #1
 800135a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800135c:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <MX_I2C2_Init+0x74>)
 800135e:	2200      	movs	r2, #0
 8001360:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001362:	4b14      	ldr	r3, [pc, #80]	@ (80013b4 <MX_I2C2_Init+0x74>)
 8001364:	2200      	movs	r2, #0
 8001366:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001368:	4b12      	ldr	r3, [pc, #72]	@ (80013b4 <MX_I2C2_Init+0x74>)
 800136a:	2200      	movs	r2, #0
 800136c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800136e:	4b11      	ldr	r3, [pc, #68]	@ (80013b4 <MX_I2C2_Init+0x74>)
 8001370:	2200      	movs	r2, #0
 8001372:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001374:	4b0f      	ldr	r3, [pc, #60]	@ (80013b4 <MX_I2C2_Init+0x74>)
 8001376:	2200      	movs	r2, #0
 8001378:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800137a:	480e      	ldr	r0, [pc, #56]	@ (80013b4 <MX_I2C2_Init+0x74>)
 800137c:	f004 fa82 	bl	8005884 <HAL_I2C_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001386:	f000 f97f 	bl	8001688 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800138a:	2100      	movs	r1, #0
 800138c:	4809      	ldr	r0, [pc, #36]	@ (80013b4 <MX_I2C2_Init+0x74>)
 800138e:	f005 f805 	bl	800639c <HAL_I2CEx_ConfigAnalogFilter>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001398:	f000 f976 	bl	8001688 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800139c:	2100      	movs	r1, #0
 800139e:	4805      	ldr	r0, [pc, #20]	@ (80013b4 <MX_I2C2_Init+0x74>)
 80013a0:	f005 f847 	bl	8006432 <HAL_I2CEx_ConfigDigitalFilter>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80013aa:	f000 f96d 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000518 	.word	0x20000518
 80013b8:	40005800 	.word	0x40005800
 80013bc:	40b285c2 	.word	0x40b285c2

080013c0 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80013c4:	4b0b      	ldr	r3, [pc, #44]	@ (80013f4 <MX_IWDG_Init+0x34>)
 80013c6:	4a0c      	ldr	r2, [pc, #48]	@ (80013f8 <MX_IWDG_Init+0x38>)
 80013c8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 80013ca:	4b0a      	ldr	r3, [pc, #40]	@ (80013f4 <MX_IWDG_Init+0x34>)
 80013cc:	2203      	movs	r2, #3
 80013ce:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 80013d0:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <MX_IWDG_Init+0x34>)
 80013d2:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80013d6:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 2000;
 80013d8:	4b06      	ldr	r3, [pc, #24]	@ (80013f4 <MX_IWDG_Init+0x34>)
 80013da:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 80013de:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80013e0:	4804      	ldr	r0, [pc, #16]	@ (80013f4 <MX_IWDG_Init+0x34>)
 80013e2:	f005 f872 	bl	80064ca <HAL_IWDG_Init>
 80013e6:	4603      	mov	r3, r0
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d001      	beq.n	80013f0 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80013ec:	f000 f94c 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	2000056c 	.word	0x2000056c
 80013f8:	40003000 	.word	0x40003000

080013fc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001400:	4b22      	ldr	r3, [pc, #136]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001402:	4a23      	ldr	r2, [pc, #140]	@ (8001490 <MX_USART1_UART_Init+0x94>)
 8001404:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001406:	4b21      	ldr	r3, [pc, #132]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001408:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800140c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800140e:	4b1f      	ldr	r3, [pc, #124]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001410:	2200      	movs	r2, #0
 8001412:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001414:	4b1d      	ldr	r3, [pc, #116]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001416:	2200      	movs	r2, #0
 8001418:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800141a:	4b1c      	ldr	r3, [pc, #112]	@ (800148c <MX_USART1_UART_Init+0x90>)
 800141c:	2200      	movs	r2, #0
 800141e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001420:	4b1a      	ldr	r3, [pc, #104]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001422:	220c      	movs	r2, #12
 8001424:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001426:	4b19      	ldr	r3, [pc, #100]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001428:	2200      	movs	r2, #0
 800142a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800142c:	4b17      	ldr	r3, [pc, #92]	@ (800148c <MX_USART1_UART_Init+0x90>)
 800142e:	2200      	movs	r2, #0
 8001430:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001432:	4b16      	ldr	r3, [pc, #88]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001434:	2200      	movs	r2, #0
 8001436:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001438:	4b14      	ldr	r3, [pc, #80]	@ (800148c <MX_USART1_UART_Init+0x90>)
 800143a:	2200      	movs	r2, #0
 800143c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800143e:	4b13      	ldr	r3, [pc, #76]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001440:	2200      	movs	r2, #0
 8001442:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001444:	4811      	ldr	r0, [pc, #68]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001446:	f008 fa31 	bl	80098ac <HAL_UART_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001450:	f000 f91a 	bl	8001688 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001454:	2100      	movs	r1, #0
 8001456:	480d      	ldr	r0, [pc, #52]	@ (800148c <MX_USART1_UART_Init+0x90>)
 8001458:	f009 f82a 	bl	800a4b0 <HAL_UARTEx_SetTxFifoThreshold>
 800145c:	4603      	mov	r3, r0
 800145e:	2b00      	cmp	r3, #0
 8001460:	d001      	beq.n	8001466 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001462:	f000 f911 	bl	8001688 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001466:	2100      	movs	r1, #0
 8001468:	4808      	ldr	r0, [pc, #32]	@ (800148c <MX_USART1_UART_Init+0x90>)
 800146a:	f009 f85f 	bl	800a52c <HAL_UARTEx_SetRxFifoThreshold>
 800146e:	4603      	mov	r3, r0
 8001470:	2b00      	cmp	r3, #0
 8001472:	d001      	beq.n	8001478 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8001474:	f000 f908 	bl	8001688 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001478:	4804      	ldr	r0, [pc, #16]	@ (800148c <MX_USART1_UART_Init+0x90>)
 800147a:	f008 ffe0 	bl	800a43e <HAL_UARTEx_DisableFifoMode>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d001      	beq.n	8001488 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8001484:	f000 f900 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001488:	bf00      	nop
 800148a:	bd80      	pop	{r7, pc}
 800148c:	2000057c 	.word	0x2000057c
 8001490:	40013800 	.word	0x40013800

08001494 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800149a:	4b16      	ldr	r3, [pc, #88]	@ (80014f4 <MX_DMA_Init+0x60>)
 800149c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800149e:	4a15      	ldr	r2, [pc, #84]	@ (80014f4 <MX_DMA_Init+0x60>)
 80014a0:	f043 0304 	orr.w	r3, r3, #4
 80014a4:	6493      	str	r3, [r2, #72]	@ 0x48
 80014a6:	4b13      	ldr	r3, [pc, #76]	@ (80014f4 <MX_DMA_Init+0x60>)
 80014a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014aa:	f003 0304 	and.w	r3, r3, #4
 80014ae:	607b      	str	r3, [r7, #4]
 80014b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014b2:	4b10      	ldr	r3, [pc, #64]	@ (80014f4 <MX_DMA_Init+0x60>)
 80014b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014b6:	4a0f      	ldr	r2, [pc, #60]	@ (80014f4 <MX_DMA_Init+0x60>)
 80014b8:	f043 0301 	orr.w	r3, r3, #1
 80014bc:	6493      	str	r3, [r2, #72]	@ 0x48
 80014be:	4b0d      	ldr	r3, [pc, #52]	@ (80014f4 <MX_DMA_Init+0x60>)
 80014c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80014c2:	f003 0301 	and.w	r3, r3, #1
 80014c6:	603b      	str	r3, [r7, #0]
 80014c8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014ca:	2200      	movs	r2, #0
 80014cc:	2100      	movs	r1, #0
 80014ce:	200b      	movs	r0, #11
 80014d0:	f002 fd7b 	bl	8003fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80014d4:	200b      	movs	r0, #11
 80014d6:	f002 fd92 	bl	8003ffe <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80014da:	2200      	movs	r2, #0
 80014dc:	2100      	movs	r1, #0
 80014de:	200c      	movs	r0, #12
 80014e0:	f002 fd73 	bl	8003fca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80014e4:	200c      	movs	r0, #12
 80014e6:	f002 fd8a 	bl	8003ffe <HAL_NVIC_EnableIRQ>

}
 80014ea:	bf00      	nop
 80014ec:	3708      	adds	r7, #8
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bd80      	pop	{r7, pc}
 80014f2:	bf00      	nop
 80014f4:	40021000 	.word	0x40021000

080014f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b08a      	sub	sp, #40	@ 0x28
 80014fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014fe:	f107 0314 	add.w	r3, r7, #20
 8001502:	2200      	movs	r2, #0
 8001504:	601a      	str	r2, [r3, #0]
 8001506:	605a      	str	r2, [r3, #4]
 8001508:	609a      	str	r2, [r3, #8]
 800150a:	60da      	str	r2, [r3, #12]
 800150c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800150e:	4b51      	ldr	r3, [pc, #324]	@ (8001654 <MX_GPIO_Init+0x15c>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001512:	4a50      	ldr	r2, [pc, #320]	@ (8001654 <MX_GPIO_Init+0x15c>)
 8001514:	f043 0304 	orr.w	r3, r3, #4
 8001518:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800151a:	4b4e      	ldr	r3, [pc, #312]	@ (8001654 <MX_GPIO_Init+0x15c>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151e:	f003 0304 	and.w	r3, r3, #4
 8001522:	613b      	str	r3, [r7, #16]
 8001524:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001526:	4b4b      	ldr	r3, [pc, #300]	@ (8001654 <MX_GPIO_Init+0x15c>)
 8001528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152a:	4a4a      	ldr	r2, [pc, #296]	@ (8001654 <MX_GPIO_Init+0x15c>)
 800152c:	f043 0320 	orr.w	r3, r3, #32
 8001530:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001532:	4b48      	ldr	r3, [pc, #288]	@ (8001654 <MX_GPIO_Init+0x15c>)
 8001534:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001536:	f003 0320 	and.w	r3, r3, #32
 800153a:	60fb      	str	r3, [r7, #12]
 800153c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800153e:	4b45      	ldr	r3, [pc, #276]	@ (8001654 <MX_GPIO_Init+0x15c>)
 8001540:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001542:	4a44      	ldr	r2, [pc, #272]	@ (8001654 <MX_GPIO_Init+0x15c>)
 8001544:	f043 0301 	orr.w	r3, r3, #1
 8001548:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800154a:	4b42      	ldr	r3, [pc, #264]	@ (8001654 <MX_GPIO_Init+0x15c>)
 800154c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800154e:	f003 0301 	and.w	r3, r3, #1
 8001552:	60bb      	str	r3, [r7, #8]
 8001554:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001556:	4b3f      	ldr	r3, [pc, #252]	@ (8001654 <MX_GPIO_Init+0x15c>)
 8001558:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800155a:	4a3e      	ldr	r2, [pc, #248]	@ (8001654 <MX_GPIO_Init+0x15c>)
 800155c:	f043 0302 	orr.w	r3, r3, #2
 8001560:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001562:	4b3c      	ldr	r3, [pc, #240]	@ (8001654 <MX_GPIO_Init+0x15c>)
 8001564:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	607b      	str	r3, [r7, #4]
 800156c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800156e:	4b39      	ldr	r3, [pc, #228]	@ (8001654 <MX_GPIO_Init+0x15c>)
 8001570:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001572:	4a38      	ldr	r2, [pc, #224]	@ (8001654 <MX_GPIO_Init+0x15c>)
 8001574:	f043 0308 	orr.w	r3, r3, #8
 8001578:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800157a:	4b36      	ldr	r3, [pc, #216]	@ (8001654 <MX_GPIO_Init+0x15c>)
 800157c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800157e:	f003 0308 	and.w	r3, r3, #8
 8001582:	603b      	str	r3, [r7, #0]
 8001584:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 8001586:	2200      	movs	r2, #0
 8001588:	f24c 51c0 	movw	r1, #50624	@ 0xc5c0
 800158c:	4832      	ldr	r0, [pc, #200]	@ (8001658 <MX_GPIO_Init+0x160>)
 800158e:	f004 f947 	bl	8005820 <HAL_GPIO_WritePin>
                          |R_PEN_Pin|RED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, B_PEN_Pin|GREEN_Pin, GPIO_PIN_RESET);
 8001592:	2200      	movs	r2, #0
 8001594:	f248 0120 	movw	r1, #32800	@ 0x8020
 8001598:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800159c:	f004 f940 	bl	8005820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin, GPIO_PIN_RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	f44f 5150 	mov.w	r1, #13312	@ 0x3400
 80015a6:	482d      	ldr	r0, [pc, #180]	@ (800165c <MX_GPIO_Init+0x164>)
 80015a8:	f004 f93a 	bl	8005820 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_RESET);
 80015ac:	2200      	movs	r2, #0
 80015ae:	2104      	movs	r1, #4
 80015b0:	482b      	ldr	r0, [pc, #172]	@ (8001660 <MX_GPIO_Init+0x168>)
 80015b2:	f004 f935 	bl	8005820 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LICHTSC_C_Pin GYRO_INT_Pin */
  GPIO_InitStruct.Pin = LICHTSC_C_Pin|GYRO_INT_Pin;
 80015b6:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80015ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015bc:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80015c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015c6:	f107 0314 	add.w	r3, r7, #20
 80015ca:	4619      	mov	r1, r3
 80015cc:	4822      	ldr	r0, [pc, #136]	@ (8001658 <MX_GPIO_Init+0x160>)
 80015ce:	f003 ffa5 	bl	800551c <HAL_GPIO_Init>

  /*Configure GPIO pins : B_TH_CS_Pin B_DIV_CS_Pin R_TH_CS_Pin R_DIV_CS_Pin
                           R_PEN_Pin RED_Pin */
  GPIO_InitStruct.Pin = B_TH_CS_Pin|B_DIV_CS_Pin|R_TH_CS_Pin|R_DIV_CS_Pin
 80015d2:	f24c 53c0 	movw	r3, #50624	@ 0xc5c0
 80015d6:	617b      	str	r3, [r7, #20]
                          |R_PEN_Pin|RED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015d8:	2301      	movs	r3, #1
 80015da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e0:	2300      	movs	r3, #0
 80015e2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015e4:	f107 0314 	add.w	r3, r7, #20
 80015e8:	4619      	mov	r1, r3
 80015ea:	481b      	ldr	r0, [pc, #108]	@ (8001658 <MX_GPIO_Init+0x160>)
 80015ec:	f003 ff96 	bl	800551c <HAL_GPIO_Init>

  /*Configure GPIO pins : B_PEN_Pin GREEN_Pin */
  GPIO_InitStruct.Pin = B_PEN_Pin|GREEN_Pin;
 80015f0:	f248 0320 	movw	r3, #32800	@ 0x8020
 80015f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f6:	2301      	movs	r3, #1
 80015f8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fe:	2300      	movs	r3, #0
 8001600:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001602:	f107 0314 	add.w	r3, r7, #20
 8001606:	4619      	mov	r1, r3
 8001608:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800160c:	f003 ff86 	bl	800551c <HAL_GPIO_Init>

  /*Configure GPIO pins : G_PEN_Pin G_TH_CS_Pin G_DIV_CS_Pin */
  GPIO_InitStruct.Pin = G_PEN_Pin|G_TH_CS_Pin|G_DIV_CS_Pin;
 8001610:	f44f 5350 	mov.w	r3, #13312	@ 0x3400
 8001614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001616:	2301      	movs	r3, #1
 8001618:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161a:	2300      	movs	r3, #0
 800161c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800161e:	2300      	movs	r3, #0
 8001620:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001622:	f107 0314 	add.w	r3, r7, #20
 8001626:	4619      	mov	r1, r3
 8001628:	480c      	ldr	r0, [pc, #48]	@ (800165c <MX_GPIO_Init+0x164>)
 800162a:	f003 ff77 	bl	800551c <HAL_GPIO_Init>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 800162e:	2304      	movs	r3, #4
 8001630:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001632:	2301      	movs	r3, #1
 8001634:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001636:	2300      	movs	r3, #0
 8001638:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800163a:	2300      	movs	r3, #0
 800163c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 800163e:	f107 0314 	add.w	r3, r7, #20
 8001642:	4619      	mov	r1, r3
 8001644:	4806      	ldr	r0, [pc, #24]	@ (8001660 <MX_GPIO_Init+0x168>)
 8001646:	f003 ff69 	bl	800551c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800164a:	bf00      	nop
 800164c:	3728      	adds	r7, #40	@ 0x28
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40021000 	.word	0x40021000
 8001658:	48000800 	.word	0x48000800
 800165c:	48000400 	.word	0x48000400
 8001660:	48000c00 	.word	0x48000c00

08001664 <__io_putchar>:

/* USER CODE BEGIN 4 */
PUTCHAR_PROTOTYPE
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&print_port, (uint8_t *)&ch, 1, 0xFFFF);
 800166c:	1d39      	adds	r1, r7, #4
 800166e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001672:	2201      	movs	r2, #1
 8001674:	4803      	ldr	r0, [pc, #12]	@ (8001684 <__io_putchar+0x20>)
 8001676:	f008 f969 	bl	800994c <HAL_UART_Transmit>

  return ch;
 800167a:	687b      	ldr	r3, [r7, #4]
}
 800167c:	4618      	mov	r0, r3
 800167e:	3708      	adds	r7, #8
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	2000057c 	.word	0x2000057c

08001688 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800168c:	b672      	cpsid	i
}
 800168e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001690:	bf00      	nop
 8001692:	e7fd      	b.n	8001690 <Error_Handler+0x8>

08001694 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800169a:	4b13      	ldr	r3, [pc, #76]	@ (80016e8 <HAL_MspInit+0x54>)
 800169c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800169e:	4a12      	ldr	r2, [pc, #72]	@ (80016e8 <HAL_MspInit+0x54>)
 80016a0:	f043 0301 	orr.w	r3, r3, #1
 80016a4:	6613      	str	r3, [r2, #96]	@ 0x60
 80016a6:	4b10      	ldr	r3, [pc, #64]	@ (80016e8 <HAL_MspInit+0x54>)
 80016a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	607b      	str	r3, [r7, #4]
 80016b0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016b2:	4b0d      	ldr	r3, [pc, #52]	@ (80016e8 <HAL_MspInit+0x54>)
 80016b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016b6:	4a0c      	ldr	r2, [pc, #48]	@ (80016e8 <HAL_MspInit+0x54>)
 80016b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80016be:	4b0a      	ldr	r3, [pc, #40]	@ (80016e8 <HAL_MspInit+0x54>)
 80016c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016c6:	603b      	str	r3, [r7, #0]
 80016c8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE0);
 80016ca:	2000      	movs	r0, #0
 80016cc:	f000 fe80 	bl	80023d0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 80016d0:	2000      	movs	r0, #0
 80016d2:	f000 fe91 	bl	80023f8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>

  /** Enable the Internal Voltage Reference buffer
  */
  HAL_SYSCFG_EnableVREFBUF();
 80016d6:	f000 fea3 	bl	8002420 <HAL_SYSCFG_EnableVREFBUF>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80016da:	f006 fcfb 	bl	80080d4 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016de:	bf00      	nop
 80016e0:	3708      	adds	r7, #8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40021000 	.word	0x40021000

080016ec <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b0a0      	sub	sp, #128	@ 0x80
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001704:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001708:	2244      	movs	r2, #68	@ 0x44
 800170a:	2100      	movs	r1, #0
 800170c:	4618      	mov	r0, r3
 800170e:	f00d f935 	bl	800e97c <memset>
  if(hadc->Instance==ADC1)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800171a:	f040 8082 	bne.w	8001822 <HAL_ADC_MspInit+0x136>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800171e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001722:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001724:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001728:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800172a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800172e:	4618      	mov	r0, r3
 8001730:	f007 fa0e 	bl	8008b50 <HAL_RCCEx_PeriphCLKConfig>
 8001734:	4603      	mov	r3, r0
 8001736:	2b00      	cmp	r3, #0
 8001738:	d001      	beq.n	800173e <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 800173a:	f7ff ffa5 	bl	8001688 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800173e:	4b8b      	ldr	r3, [pc, #556]	@ (800196c <HAL_ADC_MspInit+0x280>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	3301      	adds	r3, #1
 8001744:	4a89      	ldr	r2, [pc, #548]	@ (800196c <HAL_ADC_MspInit+0x280>)
 8001746:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001748:	4b88      	ldr	r3, [pc, #544]	@ (800196c <HAL_ADC_MspInit+0x280>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	2b01      	cmp	r3, #1
 800174e:	d10b      	bne.n	8001768 <HAL_ADC_MspInit+0x7c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001750:	4b87      	ldr	r3, [pc, #540]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 8001752:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001754:	4a86      	ldr	r2, [pc, #536]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 8001756:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800175a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800175c:	4b84      	ldr	r3, [pc, #528]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 800175e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001760:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001764:	627b      	str	r3, [r7, #36]	@ 0x24
 8001766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001768:	4b81      	ldr	r3, [pc, #516]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 800176a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176c:	4a80      	ldr	r2, [pc, #512]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 800176e:	f043 0304 	orr.w	r3, r3, #4
 8001772:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001774:	4b7e      	ldr	r3, [pc, #504]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 8001776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001778:	f003 0304 	and.w	r3, r3, #4
 800177c:	623b      	str	r3, [r7, #32]
 800177e:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001780:	4b7b      	ldr	r3, [pc, #492]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 8001782:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001784:	4a7a      	ldr	r2, [pc, #488]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800178c:	4b78      	ldr	r3, [pc, #480]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 800178e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001790:	f003 0301 	and.w	r3, r3, #1
 8001794:	61fb      	str	r3, [r7, #28]
 8001796:	69fb      	ldr	r3, [r7, #28]
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = MSV_ADC_Pin|R_ADC_Pin|G_ADC_Pin|B_ADC_Pin;
 8001798:	230f      	movs	r3, #15
 800179a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800179c:	2303      	movs	r3, #3
 800179e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a0:	2300      	movs	r3, #0
 80017a2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017a4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80017a8:	4619      	mov	r1, r3
 80017aa:	4872      	ldr	r0, [pc, #456]	@ (8001974 <HAL_ADC_MspInit+0x288>)
 80017ac:	f003 feb6 	bl	800551c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B_SHT_P_Pin|B_SHT_N_Pin;
 80017b0:	2303      	movs	r3, #3
 80017b2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80017b4:	2303      	movs	r3, #3
 80017b6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017bc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80017c0:	4619      	mov	r1, r3
 80017c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017c6:	f003 fea9 	bl	800551c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80017ca:	4b6b      	ldr	r3, [pc, #428]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 80017cc:	4a6b      	ldr	r2, [pc, #428]	@ (800197c <HAL_ADC_MspInit+0x290>)
 80017ce:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017d0:	4b69      	ldr	r3, [pc, #420]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 80017d2:	2205      	movs	r2, #5
 80017d4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017d6:	4b68      	ldr	r3, [pc, #416]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 80017d8:	2200      	movs	r2, #0
 80017da:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017dc:	4b66      	ldr	r3, [pc, #408]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 80017de:	2200      	movs	r2, #0
 80017e0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017e2:	4b65      	ldr	r3, [pc, #404]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 80017e4:	2280      	movs	r2, #128	@ 0x80
 80017e6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017e8:	4b63      	ldr	r3, [pc, #396]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 80017ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80017ee:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017f0:	4b61      	ldr	r3, [pc, #388]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 80017f2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017f6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017f8:	4b5f      	ldr	r3, [pc, #380]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 80017fa:	2220      	movs	r2, #32
 80017fc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017fe:	4b5e      	ldr	r3, [pc, #376]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 8001800:	2200      	movs	r2, #0
 8001802:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001804:	485c      	ldr	r0, [pc, #368]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 8001806:	f002 fee3 	bl	80045d0 <HAL_DMA_Init>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <HAL_ADC_MspInit+0x128>
    {
      Error_Handler();
 8001810:	f7ff ff3a 	bl	8001688 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a58      	ldr	r2, [pc, #352]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 8001818:	655a      	str	r2, [r3, #84]	@ 0x54
 800181a:	4a57      	ldr	r2, [pc, #348]	@ (8001978 <HAL_ADC_MspInit+0x28c>)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6293      	str	r3, [r2, #40]	@ 0x28
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001820:	e09f      	b.n	8001962 <HAL_ADC_MspInit+0x276>
  else if(hadc->Instance==ADC2)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a56      	ldr	r2, [pc, #344]	@ (8001980 <HAL_ADC_MspInit+0x294>)
 8001828:	4293      	cmp	r3, r2
 800182a:	f040 809a 	bne.w	8001962 <HAL_ADC_MspInit+0x276>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800182e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001832:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001834:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001838:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800183a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800183e:	4618      	mov	r0, r3
 8001840:	f007 f986 	bl	8008b50 <HAL_RCCEx_PeriphCLKConfig>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <HAL_ADC_MspInit+0x162>
      Error_Handler();
 800184a:	f7ff ff1d 	bl	8001688 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800184e:	4b47      	ldr	r3, [pc, #284]	@ (800196c <HAL_ADC_MspInit+0x280>)
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	3301      	adds	r3, #1
 8001854:	4a45      	ldr	r2, [pc, #276]	@ (800196c <HAL_ADC_MspInit+0x280>)
 8001856:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001858:	4b44      	ldr	r3, [pc, #272]	@ (800196c <HAL_ADC_MspInit+0x280>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	2b01      	cmp	r3, #1
 800185e:	d10b      	bne.n	8001878 <HAL_ADC_MspInit+0x18c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001860:	4b43      	ldr	r3, [pc, #268]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 8001862:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001864:	4a42      	ldr	r2, [pc, #264]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 8001866:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800186a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800186c:	4b40      	ldr	r3, [pc, #256]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 800186e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001870:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001874:	61bb      	str	r3, [r7, #24]
 8001876:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001878:	4b3d      	ldr	r3, [pc, #244]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 800187a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800187c:	4a3c      	ldr	r2, [pc, #240]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 800187e:	f043 0301 	orr.w	r3, r3, #1
 8001882:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001884:	4b3a      	ldr	r3, [pc, #232]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 8001886:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001888:	f003 0301 	and.w	r3, r3, #1
 800188c:	617b      	str	r3, [r7, #20]
 800188e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001890:	4b37      	ldr	r3, [pc, #220]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 8001892:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001894:	4a36      	ldr	r2, [pc, #216]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 8001896:	f043 0304 	orr.w	r3, r3, #4
 800189a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800189c:	4b34      	ldr	r3, [pc, #208]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 800189e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a0:	f003 0304 	and.w	r3, r3, #4
 80018a4:	613b      	str	r3, [r7, #16]
 80018a6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a8:	4b31      	ldr	r3, [pc, #196]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 80018aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018ac:	4a30      	ldr	r2, [pc, #192]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 80018ae:	f043 0302 	orr.w	r3, r3, #2
 80018b2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018b4:	4b2e      	ldr	r3, [pc, #184]	@ (8001970 <HAL_ADC_MspInit+0x284>)
 80018b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b8:	f003 0302 	and.w	r3, r3, #2
 80018bc:	60fb      	str	r3, [r7, #12]
 80018be:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BSV_ADC_Pin|G_SHT_P_Pin;
 80018c0:	2390      	movs	r3, #144	@ 0x90
 80018c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018c4:	2303      	movs	r3, #3
 80018c6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c8:	2300      	movs	r3, #0
 80018ca:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018cc:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018d0:	4619      	mov	r1, r3
 80018d2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018d6:	f003 fe21 	bl	800551c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = G_SHT_N_Pin|GSV_ADC_Pin;
 80018da:	2330      	movs	r3, #48	@ 0x30
 80018dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018de:	2303      	movs	r3, #3
 80018e0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018e6:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80018ea:	4619      	mov	r1, r3
 80018ec:	4821      	ldr	r0, [pc, #132]	@ (8001974 <HAL_ADC_MspInit+0x288>)
 80018ee:	f003 fe15 	bl	800551c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RSV_ADC_Pin|R_SHT_P_Pin|R_SHT_N_Pin;
 80018f2:	f648 0304 	movw	r3, #34820	@ 0x8804
 80018f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018f8:	2303      	movs	r3, #3
 80018fa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fc:	2300      	movs	r3, #0
 80018fe:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001900:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001904:	4619      	mov	r1, r3
 8001906:	481f      	ldr	r0, [pc, #124]	@ (8001984 <HAL_ADC_MspInit+0x298>)
 8001908:	f003 fe08 	bl	800551c <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 800190c:	4b1e      	ldr	r3, [pc, #120]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 800190e:	4a1f      	ldr	r2, [pc, #124]	@ (800198c <HAL_ADC_MspInit+0x2a0>)
 8001910:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8001912:	4b1d      	ldr	r3, [pc, #116]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 8001914:	2224      	movs	r2, #36	@ 0x24
 8001916:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001918:	4b1b      	ldr	r3, [pc, #108]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 800191a:	2200      	movs	r2, #0
 800191c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800191e:	4b1a      	ldr	r3, [pc, #104]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 8001920:	2200      	movs	r2, #0
 8001922:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001924:	4b18      	ldr	r3, [pc, #96]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 8001926:	2280      	movs	r2, #128	@ 0x80
 8001928:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800192a:	4b17      	ldr	r3, [pc, #92]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 800192c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001930:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001932:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 8001934:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001938:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800193a:	4b13      	ldr	r3, [pc, #76]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 800193c:	2220      	movs	r2, #32
 800193e:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001940:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 8001942:	2200      	movs	r2, #0
 8001944:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8001946:	4810      	ldr	r0, [pc, #64]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 8001948:	f002 fe42 	bl	80045d0 <HAL_DMA_Init>
 800194c:	4603      	mov	r3, r0
 800194e:	2b00      	cmp	r3, #0
 8001950:	d001      	beq.n	8001956 <HAL_ADC_MspInit+0x26a>
      Error_Handler();
 8001952:	f7ff fe99 	bl	8001688 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	4a0b      	ldr	r2, [pc, #44]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 800195a:	655a      	str	r2, [r3, #84]	@ 0x54
 800195c:	4a0a      	ldr	r2, [pc, #40]	@ (8001988 <HAL_ADC_MspInit+0x29c>)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8001962:	bf00      	nop
 8001964:	3780      	adds	r7, #128	@ 0x80
 8001966:	46bd      	mov	sp, r7
 8001968:	bd80      	pop	{r7, pc}
 800196a:	bf00      	nop
 800196c:	20000610 	.word	0x20000610
 8001970:	40021000 	.word	0x40021000
 8001974:	48000800 	.word	0x48000800
 8001978:	2000033c 	.word	0x2000033c
 800197c:	40020008 	.word	0x40020008
 8001980:	50000100 	.word	0x50000100
 8001984:	48000400 	.word	0x48000400
 8001988:	2000039c 	.word	0x2000039c
 800198c:	4002001c 	.word	0x4002001c

08001990 <HAL_COMP_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcomp: COMP handle pointer
  * @retval None
  */
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08c      	sub	sp, #48	@ 0x30
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 031c 	add.w	r3, r7, #28
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a4d      	ldr	r2, [pc, #308]	@ (8001ae4 <HAL_COMP_MspInit+0x154>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d135      	bne.n	8001a1e <HAL_COMP_MspInit+0x8e>
  {
    /* USER CODE BEGIN COMP1_MspInit 0 */

    /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019b2:	4b4d      	ldr	r3, [pc, #308]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 80019b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019b6:	4a4c      	ldr	r2, [pc, #304]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019be:	4b4a      	ldr	r3, [pc, #296]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 80019c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	61bb      	str	r3, [r7, #24]
 80019c8:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ca:	4b47      	ldr	r3, [pc, #284]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 80019cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019ce:	4a46      	ldr	r2, [pc, #280]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 80019d0:	f043 0302 	orr.w	r3, r3, #2
 80019d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019d6:	4b44      	ldr	r3, [pc, #272]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 80019d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019da:	f003 0302 	and.w	r3, r3, #2
 80019de:	617b      	str	r3, [r7, #20]
 80019e0:	697b      	ldr	r3, [r7, #20]
    /**COMP1 GPIO Configuration
    PA6     ------> COMP1_OUT
    PB1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80019e2:	2340      	movs	r3, #64	@ 0x40
 80019e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019e6:	2302      	movs	r3, #2
 80019e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ea:	2300      	movs	r3, #0
 80019ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ee:	2300      	movs	r3, #0
 80019f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP1;
 80019f2:	2308      	movs	r3, #8
 80019f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	f107 031c 	add.w	r3, r7, #28
 80019fa:	4619      	mov	r1, r3
 80019fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a00:	f003 fd8c 	bl	800551c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001a04:	2302      	movs	r3, #2
 8001a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a10:	f107 031c 	add.w	r3, r7, #28
 8001a14:	4619      	mov	r1, r3
 8001a16:	4835      	ldr	r0, [pc, #212]	@ (8001aec <HAL_COMP_MspInit+0x15c>)
 8001a18:	f003 fd80 	bl	800551c <HAL_GPIO_Init>
    /* USER CODE BEGIN COMP4_MspInit 1 */

    /* USER CODE END COMP4_MspInit 1 */
  }

}
 8001a1c:	e05d      	b.n	8001ada <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP2)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a33      	ldr	r2, [pc, #204]	@ (8001af0 <HAL_COMP_MspInit+0x160>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d12a      	bne.n	8001a7e <HAL_COMP_MspInit+0xee>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a28:	4b2f      	ldr	r3, [pc, #188]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 8001a2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a2c:	4a2e      	ldr	r2, [pc, #184]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a34:	4b2c      	ldr	r3, [pc, #176]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 8001a36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a38:	f003 0301 	and.w	r3, r3, #1
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a40:	2304      	movs	r3, #4
 8001a42:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a44:	2302      	movs	r3, #2
 8001a46:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP2;
 8001a50:	2308      	movs	r3, #8
 8001a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a54:	f107 031c 	add.w	r3, r7, #28
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a5e:	f003 fd5d 	bl	800551c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a62:	2308      	movs	r3, #8
 8001a64:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a66:	2303      	movs	r3, #3
 8001a68:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a6e:	f107 031c 	add.w	r3, r7, #28
 8001a72:	4619      	mov	r1, r3
 8001a74:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a78:	f003 fd50 	bl	800551c <HAL_GPIO_Init>
}
 8001a7c:	e02d      	b.n	8001ada <HAL_COMP_MspInit+0x14a>
  else if(hcomp->Instance==COMP4)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a1c      	ldr	r2, [pc, #112]	@ (8001af4 <HAL_COMP_MspInit+0x164>)
 8001a84:	4293      	cmp	r3, r2
 8001a86:	d128      	bne.n	8001ada <HAL_COMP_MspInit+0x14a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a88:	4b17      	ldr	r3, [pc, #92]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 8001a8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8c:	4a16      	ldr	r2, [pc, #88]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 8001a8e:	f043 0302 	orr.w	r3, r3, #2
 8001a92:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a94:	4b14      	ldr	r3, [pc, #80]	@ (8001ae8 <HAL_COMP_MspInit+0x158>)
 8001a96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a98:	f003 0302 	and.w	r3, r3, #2
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aac:	f107 031c 	add.w	r3, r7, #28
 8001ab0:	4619      	mov	r1, r3
 8001ab2:	480e      	ldr	r0, [pc, #56]	@ (8001aec <HAL_COMP_MspInit+0x15c>)
 8001ab4:	f003 fd32 	bl	800551c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001ab8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001abc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abe:	2302      	movs	r3, #2
 8001ac0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac2:	2300      	movs	r3, #0
 8001ac4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_COMP4;
 8001aca:	2308      	movs	r3, #8
 8001acc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ace:	f107 031c 	add.w	r3, r7, #28
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4805      	ldr	r0, [pc, #20]	@ (8001aec <HAL_COMP_MspInit+0x15c>)
 8001ad6:	f003 fd21 	bl	800551c <HAL_GPIO_Init>
}
 8001ada:	bf00      	nop
 8001adc:	3730      	adds	r7, #48	@ 0x30
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40010200 	.word	0x40010200
 8001ae8:	40021000 	.word	0x40021000
 8001aec:	48000400 	.word	0x48000400
 8001af0:	40010204 	.word	0x40010204
 8001af4:	4001020c 	.word	0x4001020c

08001af8 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b085      	sub	sp, #20
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4a0a      	ldr	r2, [pc, #40]	@ (8001b30 <HAL_CRC_MspInit+0x38>)
 8001b06:	4293      	cmp	r3, r2
 8001b08:	d10b      	bne.n	8001b22 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001b0a:	4b0a      	ldr	r3, [pc, #40]	@ (8001b34 <HAL_CRC_MspInit+0x3c>)
 8001b0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b0e:	4a09      	ldr	r2, [pc, #36]	@ (8001b34 <HAL_CRC_MspInit+0x3c>)
 8001b10:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b14:	6493      	str	r3, [r2, #72]	@ 0x48
 8001b16:	4b07      	ldr	r3, [pc, #28]	@ (8001b34 <HAL_CRC_MspInit+0x3c>)
 8001b18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b1a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001b22:	bf00      	nop
 8001b24:	3714      	adds	r7, #20
 8001b26:	46bd      	mov	sp, r7
 8001b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2c:	4770      	bx	lr
 8001b2e:	bf00      	nop
 8001b30:	40023000 	.word	0x40023000
 8001b34:	40021000 	.word	0x40021000

08001b38 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  if(hdac->Instance==DAC1)
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a13      	ldr	r2, [pc, #76]	@ (8001b94 <HAL_DAC_MspInit+0x5c>)
 8001b46:	4293      	cmp	r3, r2
 8001b48:	d10c      	bne.n	8001b64 <HAL_DAC_MspInit+0x2c>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8001b4a:	4b13      	ldr	r3, [pc, #76]	@ (8001b98 <HAL_DAC_MspInit+0x60>)
 8001b4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b4e:	4a12      	ldr	r2, [pc, #72]	@ (8001b98 <HAL_DAC_MspInit+0x60>)
 8001b50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001b54:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b56:	4b10      	ldr	r3, [pc, #64]	@ (8001b98 <HAL_DAC_MspInit+0x60>)
 8001b58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b5a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN DAC3_MspInit 1 */

    /* USER CODE END DAC3_MspInit 1 */
  }

}
 8001b62:	e010      	b.n	8001b86 <HAL_DAC_MspInit+0x4e>
  else if(hdac->Instance==DAC3)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a0c      	ldr	r2, [pc, #48]	@ (8001b9c <HAL_DAC_MspInit+0x64>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d10b      	bne.n	8001b86 <HAL_DAC_MspInit+0x4e>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8001b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b98 <HAL_DAC_MspInit+0x60>)
 8001b70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b72:	4a09      	ldr	r2, [pc, #36]	@ (8001b98 <HAL_DAC_MspInit+0x60>)
 8001b74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b7a:	4b07      	ldr	r3, [pc, #28]	@ (8001b98 <HAL_DAC_MspInit+0x60>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b82:	60bb      	str	r3, [r7, #8]
 8001b84:	68bb      	ldr	r3, [r7, #8]
}
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr
 8001b92:	bf00      	nop
 8001b94:	50000800 	.word	0x50000800
 8001b98:	40021000 	.word	0x40021000
 8001b9c:	50001000 	.word	0x50001000

08001ba0 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b09a      	sub	sp, #104	@ 0x68
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001bb8:	f107 0310 	add.w	r3, r7, #16
 8001bbc:	2244      	movs	r2, #68	@ 0x44
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	4618      	mov	r0, r3
 8001bc2:	f00c fedb 	bl	800e97c <memset>
  if(hfdcan->Instance==FDCAN1)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4a23      	ldr	r2, [pc, #140]	@ (8001c58 <HAL_FDCAN_MspInit+0xb8>)
 8001bcc:	4293      	cmp	r3, r2
 8001bce:	d13f      	bne.n	8001c50 <HAL_FDCAN_MspInit+0xb0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001bd0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bd4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_HSE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001bda:	f107 0310 	add.w	r3, r7, #16
 8001bde:	4618      	mov	r0, r3
 8001be0:	f006 ffb6 	bl	8008b50 <HAL_RCCEx_PeriphCLKConfig>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <HAL_FDCAN_MspInit+0x4e>
    {
      Error_Handler();
 8001bea:	f7ff fd4d 	bl	8001688 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001bee:	4b1b      	ldr	r3, [pc, #108]	@ (8001c5c <HAL_FDCAN_MspInit+0xbc>)
 8001bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf2:	4a1a      	ldr	r2, [pc, #104]	@ (8001c5c <HAL_FDCAN_MspInit+0xbc>)
 8001bf4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001bf8:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bfa:	4b18      	ldr	r3, [pc, #96]	@ (8001c5c <HAL_FDCAN_MspInit+0xbc>)
 8001bfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c02:	60fb      	str	r3, [r7, #12]
 8001c04:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c06:	4b15      	ldr	r3, [pc, #84]	@ (8001c5c <HAL_FDCAN_MspInit+0xbc>)
 8001c08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c0a:	4a14      	ldr	r2, [pc, #80]	@ (8001c5c <HAL_FDCAN_MspInit+0xbc>)
 8001c0c:	f043 0302 	orr.w	r3, r3, #2
 8001c10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c12:	4b12      	ldr	r3, [pc, #72]	@ (8001c5c <HAL_FDCAN_MspInit+0xbc>)
 8001c14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c16:	f003 0302 	and.w	r3, r3, #2
 8001c1a:	60bb      	str	r3, [r7, #8]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c1e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001c22:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c24:	2302      	movs	r3, #2
 8001c26:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c2c:	2300      	movs	r3, #0
 8001c2e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001c30:	2309      	movs	r3, #9
 8001c32:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c34:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4809      	ldr	r0, [pc, #36]	@ (8001c60 <HAL_FDCAN_MspInit+0xc0>)
 8001c3c:	f003 fc6e 	bl	800551c <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8001c40:	2200      	movs	r2, #0
 8001c42:	2100      	movs	r1, #0
 8001c44:	2015      	movs	r0, #21
 8001c46:	f002 f9c0 	bl	8003fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8001c4a:	2015      	movs	r0, #21
 8001c4c:	f002 f9d7 	bl	8003ffe <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001c50:	bf00      	nop
 8001c52:	3768      	adds	r7, #104	@ 0x68
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	40006400 	.word	0x40006400
 8001c5c:	40021000 	.word	0x40021000
 8001c60:	48000400 	.word	0x48000400

08001c64 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b09a      	sub	sp, #104	@ 0x68
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c6c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c70:	2200      	movs	r2, #0
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	605a      	str	r2, [r3, #4]
 8001c76:	609a      	str	r2, [r3, #8]
 8001c78:	60da      	str	r2, [r3, #12]
 8001c7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001c7c:	f107 0310 	add.w	r3, r7, #16
 8001c80:	2244      	movs	r2, #68	@ 0x44
 8001c82:	2100      	movs	r1, #0
 8001c84:	4618      	mov	r0, r3
 8001c86:	f00c fe79 	bl	800e97c <memset>
  if(hi2c->Instance==I2C2)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	4a1f      	ldr	r2, [pc, #124]	@ (8001d0c <HAL_I2C_MspInit+0xa8>)
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d137      	bne.n	8001d04 <HAL_I2C_MspInit+0xa0>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001c94:	2380      	movs	r3, #128	@ 0x80
 8001c96:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c9c:	f107 0310 	add.w	r3, r7, #16
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	f006 ff55 	bl	8008b50 <HAL_RCCEx_PeriphCLKConfig>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d001      	beq.n	8001cb0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001cac:	f7ff fcec 	bl	8001688 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cb0:	4b17      	ldr	r3, [pc, #92]	@ (8001d10 <HAL_I2C_MspInit+0xac>)
 8001cb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cb4:	4a16      	ldr	r2, [pc, #88]	@ (8001d10 <HAL_I2C_MspInit+0xac>)
 8001cb6:	f043 0301 	orr.w	r3, r3, #1
 8001cba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001cbc:	4b14      	ldr	r3, [pc, #80]	@ (8001d10 <HAL_I2C_MspInit+0xac>)
 8001cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001cc8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ccc:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001cce:	2312      	movs	r3, #18
 8001cd0:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001cda:	2304      	movs	r3, #4
 8001cdc:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cde:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001ce8:	f003 fc18 	bl	800551c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001cec:	4b08      	ldr	r3, [pc, #32]	@ (8001d10 <HAL_I2C_MspInit+0xac>)
 8001cee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf0:	4a07      	ldr	r2, [pc, #28]	@ (8001d10 <HAL_I2C_MspInit+0xac>)
 8001cf2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001cf6:	6593      	str	r3, [r2, #88]	@ 0x58
 8001cf8:	4b05      	ldr	r3, [pc, #20]	@ (8001d10 <HAL_I2C_MspInit+0xac>)
 8001cfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001d04:	bf00      	nop
 8001d06:	3768      	adds	r7, #104	@ 0x68
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	40005800 	.word	0x40005800
 8001d10:	40021000 	.word	0x40021000

08001d14 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b09a      	sub	sp, #104	@ 0x68
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d1c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001d20:	2200      	movs	r2, #0
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	605a      	str	r2, [r3, #4]
 8001d26:	609a      	str	r2, [r3, #8]
 8001d28:	60da      	str	r2, [r3, #12]
 8001d2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001d2c:	f107 0310 	add.w	r3, r7, #16
 8001d30:	2244      	movs	r2, #68	@ 0x44
 8001d32:	2100      	movs	r1, #0
 8001d34:	4618      	mov	r0, r3
 8001d36:	f00c fe21 	bl	800e97c <memset>
  if(huart->Instance==USART1)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4a1e      	ldr	r2, [pc, #120]	@ (8001db8 <HAL_UART_MspInit+0xa4>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d135      	bne.n	8001db0 <HAL_UART_MspInit+0x9c>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001d44:	2301      	movs	r3, #1
 8001d46:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001d4c:	f107 0310 	add.w	r3, r7, #16
 8001d50:	4618      	mov	r0, r3
 8001d52:	f006 fefd 	bl	8008b50 <HAL_RCCEx_PeriphCLKConfig>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d5c:	f7ff fc94 	bl	8001688 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001d60:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <HAL_UART_MspInit+0xa8>)
 8001d62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d64:	4a15      	ldr	r2, [pc, #84]	@ (8001dbc <HAL_UART_MspInit+0xa8>)
 8001d66:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d6a:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d6c:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <HAL_UART_MspInit+0xa8>)
 8001d6e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d74:	60fb      	str	r3, [r7, #12]
 8001d76:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d78:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <HAL_UART_MspInit+0xa8>)
 8001d7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d7c:	4a0f      	ldr	r2, [pc, #60]	@ (8001dbc <HAL_UART_MspInit+0xa8>)
 8001d7e:	f043 0302 	orr.w	r3, r3, #2
 8001d82:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d84:	4b0d      	ldr	r3, [pc, #52]	@ (8001dbc <HAL_UART_MspInit+0xa8>)
 8001d86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d88:	f003 0302 	and.w	r3, r3, #2
 8001d8c:	60bb      	str	r3, [r7, #8]
 8001d8e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001d90:	23c0      	movs	r3, #192	@ 0xc0
 8001d92:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d94:	2302      	movs	r3, #2
 8001d96:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001da0:	2307      	movs	r3, #7
 8001da2:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001da4:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001da8:	4619      	mov	r1, r3
 8001daa:	4805      	ldr	r0, [pc, #20]	@ (8001dc0 <HAL_UART_MspInit+0xac>)
 8001dac:	f003 fbb6 	bl	800551c <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001db0:	bf00      	nop
 8001db2:	3768      	adds	r7, #104	@ 0x68
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	40013800 	.word	0x40013800
 8001dbc:	40021000 	.word	0x40021000
 8001dc0:	48000400 	.word	0x48000400

08001dc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001dc8:	bf00      	nop
 8001dca:	e7fd      	b.n	8001dc8 <NMI_Handler+0x4>

08001dcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dd0:	bf00      	nop
 8001dd2:	e7fd      	b.n	8001dd0 <HardFault_Handler+0x4>

08001dd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001dd8:	bf00      	nop
 8001dda:	e7fd      	b.n	8001dd8 <MemManage_Handler+0x4>

08001ddc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001de0:	bf00      	nop
 8001de2:	e7fd      	b.n	8001de0 <BusFault_Handler+0x4>

08001de4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001de8:	bf00      	nop
 8001dea:	e7fd      	b.n	8001de8 <UsageFault_Handler+0x4>

08001dec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001df0:	bf00      	nop
 8001df2:	46bd      	mov	sp, r7
 8001df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df8:	4770      	bx	lr

08001dfa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dfe:	bf00      	nop
 8001e00:	46bd      	mov	sp, r7
 8001e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e06:	4770      	bx	lr

08001e08 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e08:	b480      	push	{r7}
 8001e0a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e14:	4770      	bx	lr

08001e16 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e1a:	f000 fa99 	bl	8002350 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
	...

08001e24 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001e28:	4802      	ldr	r0, [pc, #8]	@ (8001e34 <DMA1_Channel1_IRQHandler+0x10>)
 8001e2a:	f002 fd5b 	bl	80048e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	2000033c 	.word	0x2000033c

08001e38 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001e3c:	4802      	ldr	r0, [pc, #8]	@ (8001e48 <DMA1_Channel2_IRQHandler+0x10>)
 8001e3e:	f002 fd51 	bl	80048e4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	2000039c 	.word	0x2000039c

08001e4c <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001e50:	4802      	ldr	r0, [pc, #8]	@ (8001e5c <USB_LP_IRQHandler+0x10>)
 8001e52:	f004 fc89 	bl	8006768 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8001e56:	bf00      	nop
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	2000138c 	.word	0x2000138c

08001e60 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 8001e64:	4802      	ldr	r0, [pc, #8]	@ (8001e70 <FDCAN1_IT0_IRQHandler+0x10>)
 8001e66:	f003 f971 	bl	800514c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	200004b4 	.word	0x200004b4

08001e74 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001e78:	4802      	ldr	r0, [pc, #8]	@ (8001e84 <SPI1_IRQHandler+0x10>)
 8001e7a:	f007 fa85 	bl	8009388 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	200001fc 	.word	0x200001fc

08001e88 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b086      	sub	sp, #24
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	60f8      	str	r0, [r7, #12]
 8001e90:	60b9      	str	r1, [r7, #8]
 8001e92:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e94:	2300      	movs	r3, #0
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	e00a      	b.n	8001eb0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e9a:	f3af 8000 	nop.w
 8001e9e:	4601      	mov	r1, r0
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	1c5a      	adds	r2, r3, #1
 8001ea4:	60ba      	str	r2, [r7, #8]
 8001ea6:	b2ca      	uxtb	r2, r1
 8001ea8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001eaa:	697b      	ldr	r3, [r7, #20]
 8001eac:	3301      	adds	r3, #1
 8001eae:	617b      	str	r3, [r7, #20]
 8001eb0:	697a      	ldr	r2, [r7, #20]
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	429a      	cmp	r2, r3
 8001eb6:	dbf0      	blt.n	8001e9a <_read+0x12>
  }

  return len;
 8001eb8:	687b      	ldr	r3, [r7, #4]
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3718      	adds	r7, #24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ec2:	b580      	push	{r7, lr}
 8001ec4:	b086      	sub	sp, #24
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	60f8      	str	r0, [r7, #12]
 8001eca:	60b9      	str	r1, [r7, #8]
 8001ecc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ece:	2300      	movs	r3, #0
 8001ed0:	617b      	str	r3, [r7, #20]
 8001ed2:	e009      	b.n	8001ee8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ed4:	68bb      	ldr	r3, [r7, #8]
 8001ed6:	1c5a      	adds	r2, r3, #1
 8001ed8:	60ba      	str	r2, [r7, #8]
 8001eda:	781b      	ldrb	r3, [r3, #0]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff fbc1 	bl	8001664 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ee2:	697b      	ldr	r3, [r7, #20]
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	617b      	str	r3, [r7, #20]
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	429a      	cmp	r2, r3
 8001eee:	dbf1      	blt.n	8001ed4 <_write+0x12>
  }
  return len;
 8001ef0:	687b      	ldr	r3, [r7, #4]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3718      	adds	r7, #24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <_close>:

int _close(int file)
{
 8001efa:	b480      	push	{r7}
 8001efc:	b083      	sub	sp, #12
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001f02:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	370c      	adds	r7, #12
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr

08001f12 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f12:	b480      	push	{r7}
 8001f14:	b083      	sub	sp, #12
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
 8001f1a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001f22:	605a      	str	r2, [r3, #4]
  return 0;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	370c      	adds	r7, #12
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <_isatty>:

int _isatty(int file)
{
 8001f32:	b480      	push	{r7}
 8001f34:	b083      	sub	sp, #12
 8001f36:	af00      	add	r7, sp, #0
 8001f38:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f3a:	2301      	movs	r3, #1
}
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	370c      	adds	r7, #12
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	60f8      	str	r0, [r7, #12]
 8001f50:	60b9      	str	r1, [r7, #8]
 8001f52:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b086      	sub	sp, #24
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f6c:	4a14      	ldr	r2, [pc, #80]	@ (8001fc0 <_sbrk+0x5c>)
 8001f6e:	4b15      	ldr	r3, [pc, #84]	@ (8001fc4 <_sbrk+0x60>)
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f74:	697b      	ldr	r3, [r7, #20]
 8001f76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f78:	4b13      	ldr	r3, [pc, #76]	@ (8001fc8 <_sbrk+0x64>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d102      	bne.n	8001f86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f80:	4b11      	ldr	r3, [pc, #68]	@ (8001fc8 <_sbrk+0x64>)
 8001f82:	4a12      	ldr	r2, [pc, #72]	@ (8001fcc <_sbrk+0x68>)
 8001f84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f86:	4b10      	ldr	r3, [pc, #64]	@ (8001fc8 <_sbrk+0x64>)
 8001f88:	681a      	ldr	r2, [r3, #0]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	4413      	add	r3, r2
 8001f8e:	693a      	ldr	r2, [r7, #16]
 8001f90:	429a      	cmp	r2, r3
 8001f92:	d207      	bcs.n	8001fa4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f94:	f00c fd40 	bl	800ea18 <__errno>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	220c      	movs	r2, #12
 8001f9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f9e:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa2:	e009      	b.n	8001fb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001fa4:	4b08      	ldr	r3, [pc, #32]	@ (8001fc8 <_sbrk+0x64>)
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001faa:	4b07      	ldr	r3, [pc, #28]	@ (8001fc8 <_sbrk+0x64>)
 8001fac:	681a      	ldr	r2, [r3, #0]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4413      	add	r3, r2
 8001fb2:	4a05      	ldr	r2, [pc, #20]	@ (8001fc8 <_sbrk+0x64>)
 8001fb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fb6:	68fb      	ldr	r3, [r7, #12]
}
 8001fb8:	4618      	mov	r0, r3
 8001fba:	3718      	adds	r7, #24
 8001fbc:	46bd      	mov	sp, r7
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20008000 	.word	0x20008000
 8001fc4:	00000400 	.word	0x00000400
 8001fc8:	20000614 	.word	0x20000614
 8001fcc:	200019d8 	.word	0x200019d8

08001fd0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001fd4:	4b06      	ldr	r3, [pc, #24]	@ (8001ff0 <SystemInit+0x20>)
 8001fd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fda:	4a05      	ldr	r2, [pc, #20]	@ (8001ff0 <SystemInit+0x20>)
 8001fdc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fe0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	e000ed00 	.word	0xe000ed00

08001ff4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001ff4:	480d      	ldr	r0, [pc, #52]	@ (800202c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001ff6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001ff8:	f7ff ffea 	bl	8001fd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001ffc:	480c      	ldr	r0, [pc, #48]	@ (8002030 <LoopForever+0x6>)
  ldr r1, =_edata
 8001ffe:	490d      	ldr	r1, [pc, #52]	@ (8002034 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002000:	4a0d      	ldr	r2, [pc, #52]	@ (8002038 <LoopForever+0xe>)
  movs r3, #0
 8002002:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002004:	e002      	b.n	800200c <LoopCopyDataInit>

08002006 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002006:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002008:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800200a:	3304      	adds	r3, #4

0800200c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800200c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800200e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002010:	d3f9      	bcc.n	8002006 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002012:	4a0a      	ldr	r2, [pc, #40]	@ (800203c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002014:	4c0a      	ldr	r4, [pc, #40]	@ (8002040 <LoopForever+0x16>)
  movs r3, #0
 8002016:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002018:	e001      	b.n	800201e <LoopFillZerobss>

0800201a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800201a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800201c:	3204      	adds	r2, #4

0800201e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800201e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002020:	d3fb      	bcc.n	800201a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002022:	f00c fcff 	bl	800ea24 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002026:	f7fe fe1f 	bl	8000c68 <main>

0800202a <LoopForever>:

LoopForever:
    b LoopForever
 800202a:	e7fe      	b.n	800202a <LoopForever>
  ldr   r0, =_estack
 800202c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002030:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002034:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002038:	0800f644 	.word	0x0800f644
  ldr r2, =_sbss
 800203c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002040:	200019d4 	.word	0x200019d4

08002044 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002044:	e7fe      	b.n	8002044 <ADC1_2_IRQHandler>
	...

08002048 <systemTask>:

uint8_t can_buf[8] = {0};

bool config_saved = 0;

void systemTask(){
 8002048:	b580      	push	{r7, lr}
 800204a:	af00      	add	r7, sp, #0
	//FDCAN_SendMessage(1, can_buf, 8);
	HAL_IWDG_Refresh(&hiwdg);
 800204c:	4807      	ldr	r0, [pc, #28]	@ (800206c <systemTask+0x24>)
 800204e:	f004 fa8b 	bl	8006568 <HAL_IWDG_Refresh>
	HAL_ADC_Start_DMA(&hadc1, adc1_buf, 7);
 8002052:	2207      	movs	r2, #7
 8002054:	4906      	ldr	r1, [pc, #24]	@ (8002070 <systemTask+0x28>)
 8002056:	4807      	ldr	r0, [pc, #28]	@ (8002074 <systemTask+0x2c>)
 8002058:	f000 fdce 	bl	8002bf8 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, adc2_buf, 5);
 800205c:	2205      	movs	r2, #5
 800205e:	4906      	ldr	r1, [pc, #24]	@ (8002078 <systemTask+0x30>)
 8002060:	4806      	ldr	r0, [pc, #24]	@ (800207c <systemTask+0x34>)
 8002062:	f000 fdc9 	bl	8002bf8 <HAL_ADC_Start_DMA>
}
 8002066:	bf00      	nop
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	2000056c 	.word	0x2000056c
 8002070:	20000684 	.word	0x20000684
 8002074:	20000264 	.word	0x20000264
 8002078:	200006a0 	.word	0x200006a0
 800207c:	200002d0 	.word	0x200002d0

08002080 <systemInit>:

void systemInit(){
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af02      	add	r7, sp, #8

	EE_Init_State ee = eepromInit(&eeprom, &hi2c2, 0xA0, 4096, I2C_MEMADD_SIZE_16BIT, EE_PAGE_SIZE);//ee = EE_ERROR;
 8002086:	2320      	movs	r3, #32
 8002088:	9301      	str	r3, [sp, #4]
 800208a:	2302      	movs	r3, #2
 800208c:	9300      	str	r3, [sp, #0]
 800208e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002092:	22a0      	movs	r2, #160	@ 0xa0
 8002094:	4945      	ldr	r1, [pc, #276]	@ (80021ac <systemInit+0x12c>)
 8002096:	4846      	ldr	r0, [pc, #280]	@ (80021b0 <systemInit+0x130>)
 8002098:	f7fe fbba 	bl	8000810 <eepromInit>
 800209c:	4603      	mov	r3, r0
 800209e:	71fb      	strb	r3, [r7, #7]
	if(ee != EE_OK){
 80020a0:	79fb      	ldrb	r3, [r7, #7]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d02e      	beq.n	8002104 <systemInit+0x84>
		if(ee == EE_ERROR){
 80020a6:	79fb      	ldrb	r3, [r7, #7]
 80020a8:	2b01      	cmp	r3, #1
 80020aa:	d10b      	bne.n	80020c4 <systemInit+0x44>
			printf("EEPROM error, initialization process stopped.\n");
 80020ac:	4841      	ldr	r0, [pc, #260]	@ (80021b4 <systemInit+0x134>)
 80020ae:	f00c fb85 	bl	800e7bc <puts>
			HAL_IWDG_Refresh(&hiwdg);
 80020b2:	4841      	ldr	r0, [pc, #260]	@ (80021b8 <systemInit+0x138>)
 80020b4:	f004 fa58 	bl	8006568 <HAL_IWDG_Refresh>
			HAL_Delay(1000);
 80020b8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020bc:	f000 f966 	bl	800238c <HAL_Delay>
			Error_Handler();
 80020c0:	f7ff fae2 	bl	8001688 <Error_Handler>
		}
		if(ee == EE_NOT_FORMATTED){
 80020c4:	79fb      	ldrb	r3, [r7, #7]
 80020c6:	2b02      	cmp	r3, #2
 80020c8:	d11f      	bne.n	800210a <systemInit+0x8a>
			printf("Formatting EEPROM\n");
 80020ca:	483c      	ldr	r0, [pc, #240]	@ (80021bc <systemInit+0x13c>)
 80020cc:	f00c fb76 	bl	800e7bc <puts>
			HAL_Delay(100);
 80020d0:	2064      	movs	r0, #100	@ 0x64
 80020d2:	f000 f95b 	bl	800238c <HAL_Delay>
			if(eepromFormat(&eeprom) != HAL_OK){
 80020d6:	4836      	ldr	r0, [pc, #216]	@ (80021b0 <systemInit+0x130>)
 80020d8:	f7fe fc58 	bl	800098c <eepromFormat>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d00c      	beq.n	80020fc <systemInit+0x7c>
				printf("Error formatting EEPROM, initialization process stopped.\n");
 80020e2:	4837      	ldr	r0, [pc, #220]	@ (80021c0 <systemInit+0x140>)
 80020e4:	f00c fb6a 	bl	800e7bc <puts>
				HAL_IWDG_Refresh(&hiwdg);
 80020e8:	4833      	ldr	r0, [pc, #204]	@ (80021b8 <systemInit+0x138>)
 80020ea:	f004 fa3d 	bl	8006568 <HAL_IWDG_Refresh>
				HAL_Delay(1000);
 80020ee:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80020f2:	f000 f94b 	bl	800238c <HAL_Delay>
				Error_Handler();
 80020f6:	f7ff fac7 	bl	8001688 <Error_Handler>
 80020fa:	e006      	b.n	800210a <systemInit+0x8a>
			}
			else printf("EEPROM formatted\n");
 80020fc:	4831      	ldr	r0, [pc, #196]	@ (80021c4 <systemInit+0x144>)
 80020fe:	f00c fb5d 	bl	800e7bc <puts>
 8002102:	e002      	b.n	800210a <systemInit+0x8a>
		}

	}else printf("EEPROM initialization successful\n");
 8002104:	4830      	ldr	r0, [pc, #192]	@ (80021c8 <systemInit+0x148>)
 8002106:	f00c fb59 	bl	800e7bc <puts>

	uint32_t res = BSP_SPI1_Init();
 800210a:	f7fe fcdf 	bl	8000acc <BSP_SPI1_Init>
 800210e:	4603      	mov	r3, r0
 8002110:	603b      	str	r3, [r7, #0]
	printf("BSP_SPI1_Init = %lu\n", res);
 8002112:	6839      	ldr	r1, [r7, #0]
 8002114:	482d      	ldr	r0, [pc, #180]	@ (80021cc <systemInit+0x14c>)
 8002116:	f00c fae9 	bl	800e6ec <iprintf>

	FDCAN_Init();
 800211a:	f7fe fc91 	bl	8000a40 <FDCAN_Init>

	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800211e:	217f      	movs	r1, #127	@ 0x7f
 8002120:	482b      	ldr	r0, [pc, #172]	@ (80021d0 <systemInit+0x150>)
 8002122:	f001 fbed 	bl	8003900 <HAL_ADCEx_Calibration_Start>
	HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8002126:	217f      	movs	r1, #127	@ 0x7f
 8002128:	482a      	ldr	r0, [pc, #168]	@ (80021d4 <systemInit+0x154>)
 800212a:	f001 fbe9 	bl	8003900 <HAL_ADCEx_Calibration_Start>
	HAL_IWDG_Refresh(&hiwdg);
 800212e:	4822      	ldr	r0, [pc, #136]	@ (80021b8 <systemInit+0x138>)
 8002130:	f004 fa1a 	bl	8006568 <HAL_IWDG_Refresh>

	//Initialization of Laser drivers
	AD5160_Init(&hadR, &hspi1, R_TH_CS_GPIO_Port, R_TH_CS_Pin);
 8002134:	2340      	movs	r3, #64	@ 0x40
 8002136:	4a28      	ldr	r2, [pc, #160]	@ (80021d8 <systemInit+0x158>)
 8002138:	4928      	ldr	r1, [pc, #160]	@ (80021dc <systemInit+0x15c>)
 800213a:	4829      	ldr	r0, [pc, #164]	@ (80021e0 <systemInit+0x160>)
 800213c:	f7fe fa56 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadG, &hspi1, G_TH_CS_GPIO_Port, G_TH_CS_Pin);
 8002140:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002144:	4a27      	ldr	r2, [pc, #156]	@ (80021e4 <systemInit+0x164>)
 8002146:	4925      	ldr	r1, [pc, #148]	@ (80021dc <systemInit+0x15c>)
 8002148:	4827      	ldr	r0, [pc, #156]	@ (80021e8 <systemInit+0x168>)
 800214a:	f7fe fa4f 	bl	80005ec <AD5160_Init>
	AD5160_Init(&hadB, &hspi1, B_TH_CS_GPIO_Port, B_TH_CS_Pin);
 800214e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002152:	4a21      	ldr	r2, [pc, #132]	@ (80021d8 <systemInit+0x158>)
 8002154:	4921      	ldr	r1, [pc, #132]	@ (80021dc <systemInit+0x15c>)
 8002156:	4825      	ldr	r0, [pc, #148]	@ (80021ec <systemInit+0x16c>)
 8002158:	f7fe fa48 	bl	80005ec <AD5160_Init>
	DAC8551_Init(&hdacR, &hspi1, R_DIV_CS_GPIO_Port, R_DIV_CS_Pin, 5);
 800215c:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8002160:	2380      	movs	r3, #128	@ 0x80
 8002162:	4a1d      	ldr	r2, [pc, #116]	@ (80021d8 <systemInit+0x158>)
 8002164:	491d      	ldr	r1, [pc, #116]	@ (80021dc <systemInit+0x15c>)
 8002166:	4822      	ldr	r0, [pc, #136]	@ (80021f0 <systemInit+0x170>)
 8002168:	f7fe fa62 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacG, &hspi1, G_DIV_CS_GPIO_Port, G_DIV_CS_Pin, 5);
 800216c:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8002170:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002174:	4a1b      	ldr	r2, [pc, #108]	@ (80021e4 <systemInit+0x164>)
 8002176:	4919      	ldr	r1, [pc, #100]	@ (80021dc <systemInit+0x15c>)
 8002178:	481e      	ldr	r0, [pc, #120]	@ (80021f4 <systemInit+0x174>)
 800217a:	f7fe fa59 	bl	8000630 <DAC8551_Init>
	DAC8551_Init(&hdacB, &hspi1, B_DIV_CS_GPIO_Port, B_DIV_CS_Pin, 5);
 800217e:	eeb1 0a04 	vmov.f32	s0, #20	@ 0x40a00000  5.0
 8002182:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002186:	4a14      	ldr	r2, [pc, #80]	@ (80021d8 <systemInit+0x158>)
 8002188:	4914      	ldr	r1, [pc, #80]	@ (80021dc <systemInit+0x15c>)
 800218a:	481b      	ldr	r0, [pc, #108]	@ (80021f8 <systemInit+0x178>)
 800218c:	f7fe fa50 	bl	8000630 <DAC8551_Init>
//	RGB_Init(&drvR, 1150, &hadR, &hdacR, &hdac4, DAC_CHANNEL_1, &hcomp7, &htim2, TIM_CHANNEL_4, &hadc2, &adc2_buf[1], 200, &ts3, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM);
//	RGB_Init(&drvG, 2200, &hadG, &hdacG, &hdac1, DAC_CHANNEL_2, &hcomp5, &htim2, TIM_CHANNEL_3, &hadc2, &adc2_buf[2], 100, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 1);
//	RGB_Init(&drvB, 3600, &hadB, &hdacB, &hdac3, DAC_CHANNEL_2, &hcomp4, &htim2, TIM_CHANNEL_1, &hadc2, &adc2_buf[3], 50, &ts1, &ts2, &eeprom, RGB_FIRST_EE_PAGE_NUM + 2);
	HAL_IWDG_Refresh(&hiwdg);
 8002190:	4809      	ldr	r0, [pc, #36]	@ (80021b8 <systemInit+0x138>)
 8002192:	f004 f9e9 	bl	8006568 <HAL_IWDG_Refresh>

	HAL_Delay(500);
 8002196:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800219a:	f000 f8f7 	bl	800238c <HAL_Delay>
	HAL_IWDG_Refresh(&hiwdg);
 800219e:	4806      	ldr	r0, [pc, #24]	@ (80021b8 <systemInit+0x138>)
 80021a0:	f004 f9e2 	bl	8006568 <HAL_IWDG_Refresh>
}
 80021a4:	bf00      	nop
 80021a6:	3708      	adds	r7, #8
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	20000518 	.word	0x20000518
 80021b0:	20000618 	.word	0x20000618
 80021b4:	0800f498 	.word	0x0800f498
 80021b8:	2000056c 	.word	0x2000056c
 80021bc:	0800f4c8 	.word	0x0800f4c8
 80021c0:	0800f4dc 	.word	0x0800f4dc
 80021c4:	0800f518 	.word	0x0800f518
 80021c8:	0800f52c 	.word	0x0800f52c
 80021cc:	0800f550 	.word	0x0800f550
 80021d0:	20000264 	.word	0x20000264
 80021d4:	200002d0 	.word	0x200002d0
 80021d8:	48000800 	.word	0x48000800
 80021dc:	200001fc 	.word	0x200001fc
 80021e0:	20000624 	.word	0x20000624
 80021e4:	48000400 	.word	0x48000400
 80021e8:	20000630 	.word	0x20000630
 80021ec:	2000063c 	.word	0x2000063c
 80021f0:	20000648 	.word	0x20000648
 80021f4:	2000065c 	.word	0x2000065c
 80021f8:	20000670 	.word	0x20000670

080021fc <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc){
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b082      	sub	sp, #8
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	if(hadc == &hadc1) HAL_GPIO_TogglePin(GREEN_GPIO_Port, GREEN_Pin);
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	4a06      	ldr	r2, [pc, #24]	@ (8002220 <HAL_ADC_ConvCpltCallback+0x24>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d105      	bne.n	8002218 <HAL_ADC_ConvCpltCallback+0x1c>
 800220c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002210:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002214:	f003 fb1c 	bl	8005850 <HAL_GPIO_TogglePin>
}
 8002218:	bf00      	nop
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	20000264 	.word	0x20000264

08002224 <HAL_FDCAN_RxFifo0Callback>:
/**
 * @brief FDCAN1 RX FIFO 0 message received callback.
 * @param hfdcan: pointer to a FDCAN_HandleTypeDef structure.
 * @param RxFifo0ITs: specifies the pending interrupt.
 */
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs) {
 8002224:	b580      	push	{r7, lr}
 8002226:	b09c      	sub	sp, #112	@ 0x70
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	6039      	str	r1, [r7, #0]
    if ((RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE) != 0) {
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b00      	cmp	r3, #0
 8002236:	d013      	beq.n	8002260 <HAL_FDCAN_RxFifo0Callback+0x3c>
        FDCAN_RxHeaderTypeDef RxHeader;
        uint8_t RxData[64]; // Buffer for received data

        // Retrieve the message from RX FIFO 0
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8002238:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800223c:	f107 0208 	add.w	r2, r7, #8
 8002240:	2140      	movs	r1, #64	@ 0x40
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f002 fe7a 	bl	8004f3c <HAL_FDCAN_GetRxMessage>
 8002248:	4603      	mov	r3, r0
 800224a:	2b00      	cmp	r3, #0
 800224c:	d108      	bne.n	8002260 <HAL_FDCAN_RxFifo0Callback+0x3c>
            // Process the received message
            ProcessFDCANMessage(RxHeader.Identifier, RxData, RxHeader.DataLength >> 16);
 800224e:	68b8      	ldr	r0, [r7, #8]
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	0c1b      	lsrs	r3, r3, #16
 8002254:	b2da      	uxtb	r2, r3
 8002256:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800225a:	4619      	mov	r1, r3
 800225c:	f7fe fc18 	bl	8000a90 <ProcessFDCANMessage>
        }
    }
}
 8002260:	bf00      	nop
 8002262:	3770      	adds	r7, #112	@ 0x70
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}

08002268 <HAL_FDCAN_RxFifo1Callback>:
/**
 * @brief FDCAN1 RX FIFO 1 message received callback.
 * @param hfdcan: pointer to a FDCAN_HandleTypeDef structure.
 * @param RxFifo1ITs: specifies the pending interrupt.
 */
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs) {
 8002268:	b580      	push	{r7, lr}
 800226a:	b09c      	sub	sp, #112	@ 0x70
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
 8002270:	6039      	str	r1, [r7, #0]
    if ((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) != 0) {
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	f003 0308 	and.w	r3, r3, #8
 8002278:	2b00      	cmp	r3, #0
 800227a:	d013      	beq.n	80022a4 <HAL_FDCAN_RxFifo1Callback+0x3c>
        FDCAN_RxHeaderTypeDef RxHeader;
        uint8_t RxData[64]; // Buffer for received data

        // Retrieve the message from RX FIFO 1
        if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &RxHeader, RxData) == HAL_OK) {
 800227c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8002280:	f107 0208 	add.w	r2, r7, #8
 8002284:	2141      	movs	r1, #65	@ 0x41
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f002 fe58 	bl	8004f3c <HAL_FDCAN_GetRxMessage>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d108      	bne.n	80022a4 <HAL_FDCAN_RxFifo1Callback+0x3c>
            // Process message
            ProcessFDCANMessage(RxHeader.Identifier, RxData, RxHeader.DataLength >> 16);
 8002292:	68b8      	ldr	r0, [r7, #8]
 8002294:	697b      	ldr	r3, [r7, #20]
 8002296:	0c1b      	lsrs	r3, r3, #16
 8002298:	b2da      	uxtb	r2, r3
 800229a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800229e:	4619      	mov	r1, r3
 80022a0:	f7fe fbf6 	bl	8000a90 <ProcessFDCANMessage>
        }
    }
}
 80022a4:	bf00      	nop
 80022a6:	3770      	adds	r7, #112	@ 0x70
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}

080022ac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b082      	sub	sp, #8
 80022b0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022b2:	2300      	movs	r3, #0
 80022b4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022b6:	2003      	movs	r0, #3
 80022b8:	f001 fe7c 	bl	8003fb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022bc:	200f      	movs	r0, #15
 80022be:	f000 f80d 	bl	80022dc <HAL_InitTick>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d002      	beq.n	80022ce <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	71fb      	strb	r3, [r7, #7]
 80022cc:	e001      	b.n	80022d2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022ce:	f7ff f9e1 	bl	8001694 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022d2:	79fb      	ldrb	r3, [r7, #7]

}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022e4:	2300      	movs	r3, #0
 80022e6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80022e8:	4b16      	ldr	r3, [pc, #88]	@ (8002344 <HAL_InitTick+0x68>)
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d022      	beq.n	8002336 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80022f0:	4b15      	ldr	r3, [pc, #84]	@ (8002348 <HAL_InitTick+0x6c>)
 80022f2:	681a      	ldr	r2, [r3, #0]
 80022f4:	4b13      	ldr	r3, [pc, #76]	@ (8002344 <HAL_InitTick+0x68>)
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80022fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002300:	fbb2 f3f3 	udiv	r3, r2, r3
 8002304:	4618      	mov	r0, r3
 8002306:	f001 fe88 	bl	800401a <HAL_SYSTICK_Config>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d10f      	bne.n	8002330 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	2b0f      	cmp	r3, #15
 8002314:	d809      	bhi.n	800232a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002316:	2200      	movs	r2, #0
 8002318:	6879      	ldr	r1, [r7, #4]
 800231a:	f04f 30ff 	mov.w	r0, #4294967295
 800231e:	f001 fe54 	bl	8003fca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002322:	4a0a      	ldr	r2, [pc, #40]	@ (800234c <HAL_InitTick+0x70>)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	6013      	str	r3, [r2, #0]
 8002328:	e007      	b.n	800233a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	73fb      	strb	r3, [r7, #15]
 800232e:	e004      	b.n	800233a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	73fb      	strb	r3, [r7, #15]
 8002334:	e001      	b.n	800233a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800233a:	7bfb      	ldrb	r3, [r7, #15]
}
 800233c:	4618      	mov	r0, r3
 800233e:	3710      	adds	r7, #16
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	20000008 	.word	0x20000008
 8002348:	20000000 	.word	0x20000000
 800234c:	20000004 	.word	0x20000004

08002350 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002350:	b480      	push	{r7}
 8002352:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002354:	4b05      	ldr	r3, [pc, #20]	@ (800236c <HAL_IncTick+0x1c>)
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	4b05      	ldr	r3, [pc, #20]	@ (8002370 <HAL_IncTick+0x20>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	4413      	add	r3, r2
 800235e:	4a03      	ldr	r2, [pc, #12]	@ (800236c <HAL_IncTick+0x1c>)
 8002360:	6013      	str	r3, [r2, #0]
}
 8002362:	bf00      	nop
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	200006b4 	.word	0x200006b4
 8002370:	20000008 	.word	0x20000008

08002374 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002374:	b480      	push	{r7}
 8002376:	af00      	add	r7, sp, #0
  return uwTick;
 8002378:	4b03      	ldr	r3, [pc, #12]	@ (8002388 <HAL_GetTick+0x14>)
 800237a:	681b      	ldr	r3, [r3, #0]
}
 800237c:	4618      	mov	r0, r3
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr
 8002386:	bf00      	nop
 8002388:	200006b4 	.word	0x200006b4

0800238c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b084      	sub	sp, #16
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002394:	f7ff ffee 	bl	8002374 <HAL_GetTick>
 8002398:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023a4:	d004      	beq.n	80023b0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80023a6:	4b09      	ldr	r3, [pc, #36]	@ (80023cc <HAL_Delay+0x40>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68fa      	ldr	r2, [r7, #12]
 80023ac:	4413      	add	r3, r2
 80023ae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023b0:	bf00      	nop
 80023b2:	f7ff ffdf 	bl	8002374 <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d8f7      	bhi.n	80023b2 <HAL_Delay+0x26>
  {
  }
}
 80023c2:	bf00      	nop
 80023c4:	bf00      	nop
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	20000008 	.word	0x20000008

080023d0 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 80023d0:	b480      	push	{r7}
 80023d2:	b083      	sub	sp, #12
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 80023d8:	4b06      	ldr	r3, [pc, #24]	@ (80023f4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80023e0:	4904      	ldr	r1, [pc, #16]	@ (80023f4 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	600b      	str	r3, [r1, #0]
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	40010030 	.word	0x40010030

080023f8 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b083      	sub	sp, #12
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8002400:	4b06      	ldr	r3, [pc, #24]	@ (800241c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f023 0202 	bic.w	r2, r3, #2
 8002408:	4904      	ldr	r1, [pc, #16]	@ (800241c <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4313      	orrs	r3, r2
 800240e:	600b      	str	r3, [r1, #0]
}
 8002410:	bf00      	nop
 8002412:	370c      	adds	r7, #12
 8002414:	46bd      	mov	sp, r7
 8002416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241a:	4770      	bx	lr
 800241c:	40010030 	.word	0x40010030

08002420 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 8002426:	4b0f      	ldr	r3, [pc, #60]	@ (8002464 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a0e      	ldr	r2, [pc, #56]	@ (8002464 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 800242c:	f043 0301 	orr.w	r3, r3, #1
 8002430:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8002432:	f7ff ff9f 	bl	8002374 <HAL_GetTick>
 8002436:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8002438:	e008      	b.n	800244c <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 800243a:	f7ff ff9b 	bl	8002374 <HAL_GetTick>
 800243e:	4602      	mov	r2, r0
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b0a      	cmp	r3, #10
 8002446:	d901      	bls.n	800244c <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	e006      	b.n	800245a <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 800244c:	4b05      	ldr	r3, [pc, #20]	@ (8002464 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	f003 0308 	and.w	r3, r3, #8
 8002454:	2b00      	cmp	r3, #0
 8002456:	d0f0      	beq.n	800243a <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 8002458:	2300      	movs	r3, #0
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}
 8002462:	bf00      	nop
 8002464:	40010030 	.word	0x40010030

08002468 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800247a:	683b      	ldr	r3, [r7, #0]
 800247c:	431a      	orrs	r2, r3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	609a      	str	r2, [r3, #8]
}
 8002482:	bf00      	nop
 8002484:	370c      	adds	r7, #12
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr

0800248e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800248e:	b480      	push	{r7}
 8002490:	b083      	sub	sp, #12
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
 8002496:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	431a      	orrs	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	609a      	str	r2, [r3, #8]
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b083      	sub	sp, #12
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	689b      	ldr	r3, [r3, #8]
 80024c0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	370c      	adds	r7, #12
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b087      	sub	sp, #28
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	60f8      	str	r0, [r7, #12]
 80024d8:	60b9      	str	r1, [r7, #8]
 80024da:	607a      	str	r2, [r7, #4]
 80024dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	3360      	adds	r3, #96	@ 0x60
 80024e2:	461a      	mov	r2, r3
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	4413      	add	r3, r2
 80024ea:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	4b08      	ldr	r3, [pc, #32]	@ (8002514 <LL_ADC_SetOffset+0x44>)
 80024f2:	4013      	ands	r3, r2
 80024f4:	687a      	ldr	r2, [r7, #4]
 80024f6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80024fa:	683a      	ldr	r2, [r7, #0]
 80024fc:	430a      	orrs	r2, r1
 80024fe:	4313      	orrs	r3, r2
 8002500:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002508:	bf00      	nop
 800250a:	371c      	adds	r7, #28
 800250c:	46bd      	mov	sp, r7
 800250e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002512:	4770      	bx	lr
 8002514:	03fff000 	.word	0x03fff000

08002518 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002518:	b480      	push	{r7}
 800251a:	b085      	sub	sp, #20
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
 8002520:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	3360      	adds	r3, #96	@ 0x60
 8002526:	461a      	mov	r2, r3
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	009b      	lsls	r3, r3, #2
 800252c:	4413      	add	r3, r2
 800252e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002538:	4618      	mov	r0, r3
 800253a:	3714      	adds	r7, #20
 800253c:	46bd      	mov	sp, r7
 800253e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002542:	4770      	bx	lr

08002544 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002544:	b480      	push	{r7}
 8002546:	b087      	sub	sp, #28
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	3360      	adds	r3, #96	@ 0x60
 8002554:	461a      	mov	r2, r3
 8002556:	68bb      	ldr	r3, [r7, #8]
 8002558:	009b      	lsls	r3, r3, #2
 800255a:	4413      	add	r3, r2
 800255c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	431a      	orrs	r2, r3
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800256e:	bf00      	nop
 8002570:	371c      	adds	r7, #28
 8002572:	46bd      	mov	sp, r7
 8002574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002578:	4770      	bx	lr

0800257a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800257a:	b480      	push	{r7}
 800257c:	b087      	sub	sp, #28
 800257e:	af00      	add	r7, sp, #0
 8002580:	60f8      	str	r0, [r7, #12]
 8002582:	60b9      	str	r1, [r7, #8]
 8002584:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	3360      	adds	r3, #96	@ 0x60
 800258a:	461a      	mov	r2, r3
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	009b      	lsls	r3, r3, #2
 8002590:	4413      	add	r3, r2
 8002592:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	431a      	orrs	r2, r3
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80025a4:	bf00      	nop
 80025a6:	371c      	adds	r7, #28
 80025a8:	46bd      	mov	sp, r7
 80025aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ae:	4770      	bx	lr

080025b0 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b087      	sub	sp, #28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	60f8      	str	r0, [r7, #12]
 80025b8:	60b9      	str	r1, [r7, #8]
 80025ba:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	3360      	adds	r3, #96	@ 0x60
 80025c0:	461a      	mov	r2, r3
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	009b      	lsls	r3, r3, #2
 80025c6:	4413      	add	r3, r2
 80025c8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	431a      	orrs	r2, r3
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80025da:	bf00      	nop
 80025dc:	371c      	adds	r7, #28
 80025de:	46bd      	mov	sp, r7
 80025e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e4:	4770      	bx	lr

080025e6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80025e6:	b480      	push	{r7}
 80025e8:	b083      	sub	sp, #12
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
 80025ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	695b      	ldr	r3, [r3, #20]
 80025f4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80025f8:	683b      	ldr	r3, [r7, #0]
 80025fa:	431a      	orrs	r2, r3
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	615a      	str	r2, [r3, #20]
}
 8002600:	bf00      	nop
 8002602:	370c      	adds	r7, #12
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800260c:	b480      	push	{r7}
 800260e:	b083      	sub	sp, #12
 8002610:	af00      	add	r7, sp, #0
 8002612:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800261c:	2b00      	cmp	r3, #0
 800261e:	d101      	bne.n	8002624 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002620:	2301      	movs	r3, #1
 8002622:	e000      	b.n	8002626 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002624:	2300      	movs	r3, #0
}
 8002626:	4618      	mov	r0, r3
 8002628:	370c      	adds	r7, #12
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr

08002632 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002632:	b480      	push	{r7}
 8002634:	b087      	sub	sp, #28
 8002636:	af00      	add	r7, sp, #0
 8002638:	60f8      	str	r0, [r7, #12]
 800263a:	60b9      	str	r1, [r7, #8]
 800263c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800263e:	68fb      	ldr	r3, [r7, #12]
 8002640:	3330      	adds	r3, #48	@ 0x30
 8002642:	461a      	mov	r2, r3
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	0a1b      	lsrs	r3, r3, #8
 8002648:	009b      	lsls	r3, r3, #2
 800264a:	f003 030c 	and.w	r3, r3, #12
 800264e:	4413      	add	r3, r2
 8002650:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	681a      	ldr	r2, [r3, #0]
 8002656:	68bb      	ldr	r3, [r7, #8]
 8002658:	f003 031f 	and.w	r3, r3, #31
 800265c:	211f      	movs	r1, #31
 800265e:	fa01 f303 	lsl.w	r3, r1, r3
 8002662:	43db      	mvns	r3, r3
 8002664:	401a      	ands	r2, r3
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	0e9b      	lsrs	r3, r3, #26
 800266a:	f003 011f 	and.w	r1, r3, #31
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	f003 031f 	and.w	r3, r3, #31
 8002674:	fa01 f303 	lsl.w	r3, r1, r3
 8002678:	431a      	orrs	r2, r3
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800267e:	bf00      	nop
 8002680:	371c      	adds	r7, #28
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr

0800268a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800268a:	b480      	push	{r7}
 800268c:	b087      	sub	sp, #28
 800268e:	af00      	add	r7, sp, #0
 8002690:	60f8      	str	r0, [r7, #12]
 8002692:	60b9      	str	r1, [r7, #8]
 8002694:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	3314      	adds	r3, #20
 800269a:	461a      	mov	r2, r3
 800269c:	68bb      	ldr	r3, [r7, #8]
 800269e:	0e5b      	lsrs	r3, r3, #25
 80026a0:	009b      	lsls	r3, r3, #2
 80026a2:	f003 0304 	and.w	r3, r3, #4
 80026a6:	4413      	add	r3, r2
 80026a8:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	0d1b      	lsrs	r3, r3, #20
 80026b2:	f003 031f 	and.w	r3, r3, #31
 80026b6:	2107      	movs	r1, #7
 80026b8:	fa01 f303 	lsl.w	r3, r1, r3
 80026bc:	43db      	mvns	r3, r3
 80026be:	401a      	ands	r2, r3
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	0d1b      	lsrs	r3, r3, #20
 80026c4:	f003 031f 	and.w	r3, r3, #31
 80026c8:	6879      	ldr	r1, [r7, #4]
 80026ca:	fa01 f303 	lsl.w	r3, r1, r3
 80026ce:	431a      	orrs	r2, r3
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80026d4:	bf00      	nop
 80026d6:	371c      	adds	r7, #28
 80026d8:	46bd      	mov	sp, r7
 80026da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026de:	4770      	bx	lr

080026e0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80026e0:	b480      	push	{r7}
 80026e2:	b085      	sub	sp, #20
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	60f8      	str	r0, [r7, #12]
 80026e8:	60b9      	str	r1, [r7, #8]
 80026ea:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026f8:	43db      	mvns	r3, r3
 80026fa:	401a      	ands	r2, r3
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f003 0318 	and.w	r3, r3, #24
 8002702:	4908      	ldr	r1, [pc, #32]	@ (8002724 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002704:	40d9      	lsrs	r1, r3
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	400b      	ands	r3, r1
 800270a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800270e:	431a      	orrs	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002716:	bf00      	nop
 8002718:	3714      	adds	r7, #20
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
 8002722:	bf00      	nop
 8002724:	0007ffff 	.word	0x0007ffff

08002728 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	689b      	ldr	r3, [r3, #8]
 8002734:	f003 031f 	and.w	r3, r3, #31
}
 8002738:	4618      	mov	r0, r3
 800273a:	370c      	adds	r7, #12
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002754:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002758:	687a      	ldr	r2, [r7, #4]
 800275a:	6093      	str	r3, [r2, #8]
}
 800275c:	bf00      	nop
 800275e:	370c      	adds	r7, #12
 8002760:	46bd      	mov	sp, r7
 8002762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002766:	4770      	bx	lr

08002768 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002778:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800277c:	d101      	bne.n	8002782 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800277e:	2301      	movs	r3, #1
 8002780:	e000      	b.n	8002784 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002782:	2300      	movs	r3, #0
}
 8002784:	4618      	mov	r0, r3
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002790:	b480      	push	{r7}
 8002792:	b083      	sub	sp, #12
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80027a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027a4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80027ac:	bf00      	nop
 80027ae:	370c      	adds	r7, #12
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b083      	sub	sp, #12
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	689b      	ldr	r3, [r3, #8]
 80027c4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80027cc:	d101      	bne.n	80027d2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80027ce:	2301      	movs	r3, #1
 80027d0:	e000      	b.n	80027d4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80027d2:	2300      	movs	r3, #0
}
 80027d4:	4618      	mov	r0, r3
 80027d6:	370c      	adds	r7, #12
 80027d8:	46bd      	mov	sp, r7
 80027da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027de:	4770      	bx	lr

080027e0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b083      	sub	sp, #12
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	689b      	ldr	r3, [r3, #8]
 80027ec:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027f0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027f4:	f043 0201 	orr.w	r2, r3, #1
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80027fc:	bf00      	nop
 80027fe:	370c      	adds	r7, #12
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr

08002808 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002818:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800281c:	f043 0202 	orr.w	r2, r3, #2
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	689b      	ldr	r3, [r3, #8]
 800283c:	f003 0301 	and.w	r3, r3, #1
 8002840:	2b01      	cmp	r3, #1
 8002842:	d101      	bne.n	8002848 <LL_ADC_IsEnabled+0x18>
 8002844:	2301      	movs	r3, #1
 8002846:	e000      	b.n	800284a <LL_ADC_IsEnabled+0x1a>
 8002848:	2300      	movs	r3, #0
}
 800284a:	4618      	mov	r0, r3
 800284c:	370c      	adds	r7, #12
 800284e:	46bd      	mov	sp, r7
 8002850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002854:	4770      	bx	lr

08002856 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002856:	b480      	push	{r7}
 8002858:	b083      	sub	sp, #12
 800285a:	af00      	add	r7, sp, #0
 800285c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	689b      	ldr	r3, [r3, #8]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b02      	cmp	r3, #2
 8002868:	d101      	bne.n	800286e <LL_ADC_IsDisableOngoing+0x18>
 800286a:	2301      	movs	r3, #1
 800286c:	e000      	b.n	8002870 <LL_ADC_IsDisableOngoing+0x1a>
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	370c      	adds	r7, #12
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800287c:	b480      	push	{r7}
 800287e:	b083      	sub	sp, #12
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800288c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002890:	f043 0204 	orr.w	r2, r3, #4
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002898:	bf00      	nop
 800289a:	370c      	adds	r7, #12
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	f003 0304 	and.w	r3, r3, #4
 80028b4:	2b04      	cmp	r3, #4
 80028b6:	d101      	bne.n	80028bc <LL_ADC_REG_IsConversionOngoing+0x18>
 80028b8:	2301      	movs	r3, #1
 80028ba:	e000      	b.n	80028be <LL_ADC_REG_IsConversionOngoing+0x1a>
 80028bc:	2300      	movs	r3, #0
}
 80028be:	4618      	mov	r0, r3
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr

080028ca <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80028ca:	b480      	push	{r7}
 80028cc:	b083      	sub	sp, #12
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 0308 	and.w	r3, r3, #8
 80028da:	2b08      	cmp	r3, #8
 80028dc:	d101      	bne.n	80028e2 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80028de:	2301      	movs	r3, #1
 80028e0:	e000      	b.n	80028e4 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80028e2:	2300      	movs	r3, #0
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	370c      	adds	r7, #12
 80028e8:	46bd      	mov	sp, r7
 80028ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ee:	4770      	bx	lr

080028f0 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80028f0:	b590      	push	{r4, r7, lr}
 80028f2:	b089      	sub	sp, #36	@ 0x24
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80028f8:	2300      	movs	r3, #0
 80028fa:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80028fc:	2300      	movs	r3, #0
 80028fe:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d101      	bne.n	800290a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e167      	b.n	8002bda <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	695b      	ldr	r3, [r3, #20]
 800290e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002914:	2b00      	cmp	r3, #0
 8002916:	d109      	bne.n	800292c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f7fe fee7 	bl	80016ec <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff ff19 	bl	8002768 <LL_ADC_IsDeepPowerDownEnabled>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	d004      	beq.n	8002946 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4618      	mov	r0, r3
 8002942:	f7ff feff 	bl	8002744 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4618      	mov	r0, r3
 800294c:	f7ff ff34 	bl	80027b8 <LL_ADC_IsInternalRegulatorEnabled>
 8002950:	4603      	mov	r3, r0
 8002952:	2b00      	cmp	r3, #0
 8002954:	d115      	bne.n	8002982 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	4618      	mov	r0, r3
 800295c:	f7ff ff18 	bl	8002790 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002960:	4ba0      	ldr	r3, [pc, #640]	@ (8002be4 <HAL_ADC_Init+0x2f4>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	099b      	lsrs	r3, r3, #6
 8002966:	4aa0      	ldr	r2, [pc, #640]	@ (8002be8 <HAL_ADC_Init+0x2f8>)
 8002968:	fba2 2303 	umull	r2, r3, r2, r3
 800296c:	099b      	lsrs	r3, r3, #6
 800296e:	3301      	adds	r3, #1
 8002970:	005b      	lsls	r3, r3, #1
 8002972:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002974:	e002      	b.n	800297c <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	3b01      	subs	r3, #1
 800297a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2b00      	cmp	r3, #0
 8002980:	d1f9      	bne.n	8002976 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	4618      	mov	r0, r3
 8002988:	f7ff ff16 	bl	80027b8 <LL_ADC_IsInternalRegulatorEnabled>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d10d      	bne.n	80029ae <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002996:	f043 0210 	orr.w	r2, r3, #16
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80029a2:	f043 0201 	orr.w	r2, r3, #1
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff ff76 	bl	80028a4 <LL_ADC_REG_IsConversionOngoing>
 80029b8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029be:	f003 0310 	and.w	r3, r3, #16
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	f040 8100 	bne.w	8002bc8 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	f040 80fc 	bne.w	8002bc8 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80029d4:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80029d8:	f043 0202 	orr.w	r2, r3, #2
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff ff23 	bl	8002830 <LL_ADC_IsEnabled>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d111      	bne.n	8002a14 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80029f0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80029f4:	f7ff ff1c 	bl	8002830 <LL_ADC_IsEnabled>
 80029f8:	4604      	mov	r4, r0
 80029fa:	487c      	ldr	r0, [pc, #496]	@ (8002bec <HAL_ADC_Init+0x2fc>)
 80029fc:	f7ff ff18 	bl	8002830 <LL_ADC_IsEnabled>
 8002a00:	4603      	mov	r3, r0
 8002a02:	4323      	orrs	r3, r4
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d105      	bne.n	8002a14 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4878      	ldr	r0, [pc, #480]	@ (8002bf0 <HAL_ADC_Init+0x300>)
 8002a10:	f7ff fd2a 	bl	8002468 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	7f5b      	ldrb	r3, [r3, #29]
 8002a18:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a1e:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002a24:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002a2a:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a32:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002a34:	4313      	orrs	r3, r2
 8002a36:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a3e:	2b01      	cmp	r3, #1
 8002a40:	d106      	bne.n	8002a50 <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a46:	3b01      	subs	r3, #1
 8002a48:	045b      	lsls	r3, r3, #17
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d009      	beq.n	8002a6c <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a5c:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a64:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	68da      	ldr	r2, [r3, #12]
 8002a72:	4b60      	ldr	r3, [pc, #384]	@ (8002bf4 <HAL_ADC_Init+0x304>)
 8002a74:	4013      	ands	r3, r2
 8002a76:	687a      	ldr	r2, [r7, #4]
 8002a78:	6812      	ldr	r2, [r2, #0]
 8002a7a:	69b9      	ldr	r1, [r7, #24]
 8002a7c:	430b      	orrs	r3, r1
 8002a7e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	430a      	orrs	r2, r1
 8002a94:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff ff15 	bl	80028ca <LL_ADC_INJ_IsConversionOngoing>
 8002aa0:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d16d      	bne.n	8002b84 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002aa8:	693b      	ldr	r3, [r7, #16]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d16a      	bne.n	8002b84 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002ab2:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002aba:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002abc:	4313      	orrs	r3, r2
 8002abe:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	68db      	ldr	r3, [r3, #12]
 8002ac6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002aca:	f023 0302 	bic.w	r3, r3, #2
 8002ace:	687a      	ldr	r2, [r7, #4]
 8002ad0:	6812      	ldr	r2, [r2, #0]
 8002ad2:	69b9      	ldr	r1, [r7, #24]
 8002ad4:	430b      	orrs	r3, r1
 8002ad6:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	691b      	ldr	r3, [r3, #16]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d017      	beq.n	8002b10 <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	691a      	ldr	r2, [r3, #16]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8002aee:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002af8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002afc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	6911      	ldr	r1, [r2, #16]
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	6812      	ldr	r2, [r2, #0]
 8002b08:	430b      	orrs	r3, r1
 8002b0a:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8002b0e:	e013      	b.n	8002b38 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	691a      	ldr	r2, [r3, #16]
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8002b1e:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	6812      	ldr	r2, [r2, #0]
 8002b2c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8002b30:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002b34:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b3e:	2b01      	cmp	r3, #1
 8002b40:	d118      	bne.n	8002b74 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	691b      	ldr	r3, [r3, #16]
 8002b48:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002b4c:	f023 0304 	bic.w	r3, r3, #4
 8002b50:	687a      	ldr	r2, [r7, #4]
 8002b52:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002b58:	4311      	orrs	r1, r2
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002b5e:	4311      	orrs	r1, r2
 8002b60:	687a      	ldr	r2, [r7, #4]
 8002b62:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002b64:	430a      	orrs	r2, r1
 8002b66:	431a      	orrs	r2, r3
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f042 0201 	orr.w	r2, r2, #1
 8002b70:	611a      	str	r2, [r3, #16]
 8002b72:	e007      	b.n	8002b84 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	691a      	ldr	r2, [r3, #16]
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f022 0201 	bic.w	r2, r2, #1
 8002b82:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	695b      	ldr	r3, [r3, #20]
 8002b88:	2b01      	cmp	r3, #1
 8002b8a:	d10c      	bne.n	8002ba6 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b92:	f023 010f 	bic.w	r1, r3, #15
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6a1b      	ldr	r3, [r3, #32]
 8002b9a:	1e5a      	subs	r2, r3, #1
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	631a      	str	r2, [r3, #48]	@ 0x30
 8002ba4:	e007      	b.n	8002bb6 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f022 020f 	bic.w	r2, r2, #15
 8002bb4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bba:	f023 0303 	bic.w	r3, r3, #3
 8002bbe:	f043 0201 	orr.w	r2, r3, #1
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002bc6:	e007      	b.n	8002bd8 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002bcc:	f043 0210 	orr.w	r2, r3, #16
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002bd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3724      	adds	r7, #36	@ 0x24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd90      	pop	{r4, r7, pc}
 8002be2:	bf00      	nop
 8002be4:	20000000 	.word	0x20000000
 8002be8:	053e2d63 	.word	0x053e2d63
 8002bec:	50000100 	.word	0x50000100
 8002bf0:	50000300 	.word	0x50000300
 8002bf4:	fff04007 	.word	0xfff04007

08002bf8 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	b086      	sub	sp, #24
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	60f8      	str	r0, [r7, #12]
 8002c00:	60b9      	str	r1, [r7, #8]
 8002c02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002c04:	4851      	ldr	r0, [pc, #324]	@ (8002d4c <HAL_ADC_Start_DMA+0x154>)
 8002c06:	f7ff fd8f 	bl	8002728 <LL_ADC_GetMultimode>
 8002c0a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff fe47 	bl	80028a4 <LL_ADC_REG_IsConversionOngoing>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f040 808f 	bne.w	8002d3c <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d101      	bne.n	8002c2c <HAL_ADC_Start_DMA+0x34>
 8002c28:	2302      	movs	r3, #2
 8002c2a:	e08a      	b.n	8002d42 <HAL_ADC_Start_DMA+0x14a>
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d005      	beq.n	8002c46 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c3a:	693b      	ldr	r3, [r7, #16]
 8002c3c:	2b05      	cmp	r3, #5
 8002c3e:	d002      	beq.n	8002c46 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	2b09      	cmp	r3, #9
 8002c44:	d173      	bne.n	8002d2e <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 fc8e 	bl	8003568 <ADC_Enable>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002c50:	7dfb      	ldrb	r3, [r7, #23]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d166      	bne.n	8002d24 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c5a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002c5e:	f023 0301 	bic.w	r3, r3, #1
 8002c62:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a38      	ldr	r2, [pc, #224]	@ (8002d50 <HAL_ADC_Start_DMA+0x158>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d002      	beq.n	8002c7a <HAL_ADC_Start_DMA+0x82>
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	e001      	b.n	8002c7e <HAL_ADC_Start_DMA+0x86>
 8002c7a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8002c7e:	68fa      	ldr	r2, [r7, #12]
 8002c80:	6812      	ldr	r2, [r2, #0]
 8002c82:	4293      	cmp	r3, r2
 8002c84:	d002      	beq.n	8002c8c <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d105      	bne.n	8002c98 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c90:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d006      	beq.n	8002cb2 <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ca8:	f023 0206 	bic.w	r2, r3, #6
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	661a      	str	r2, [r3, #96]	@ 0x60
 8002cb0:	e002      	b.n	8002cb8 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	2200      	movs	r2, #0
 8002cb6:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cbc:	4a25      	ldr	r2, [pc, #148]	@ (8002d54 <HAL_ADC_Start_DMA+0x15c>)
 8002cbe:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc4:	4a24      	ldr	r2, [pc, #144]	@ (8002d58 <HAL_ADC_Start_DMA+0x160>)
 8002cc6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ccc:	4a23      	ldr	r2, [pc, #140]	@ (8002d5c <HAL_ADC_Start_DMA+0x164>)
 8002cce:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	221c      	movs	r2, #28
 8002cd6:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	685a      	ldr	r2, [r3, #4]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f042 0210 	orr.w	r2, r2, #16
 8002cee:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	f042 0201 	orr.w	r2, r2, #1
 8002cfe:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	3340      	adds	r3, #64	@ 0x40
 8002d0a:	4619      	mov	r1, r3
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f001 fd06 	bl	8004720 <HAL_DMA_Start_IT>
 8002d14:	4603      	mov	r3, r0
 8002d16:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4618      	mov	r0, r3
 8002d1e:	f7ff fdad 	bl	800287c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002d22:	e00d      	b.n	8002d40 <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	2200      	movs	r2, #0
 8002d28:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8002d2c:	e008      	b.n	8002d40 <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2200      	movs	r2, #0
 8002d36:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8002d3a:	e001      	b.n	8002d40 <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002d3c:	2302      	movs	r3, #2
 8002d3e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002d40:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3718      	adds	r7, #24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bd80      	pop	{r7, pc}
 8002d4a:	bf00      	nop
 8002d4c:	50000300 	.word	0x50000300
 8002d50:	50000100 	.word	0x50000100
 8002d54:	08003733 	.word	0x08003733
 8002d58:	0800380b 	.word	0x0800380b
 8002d5c:	08003827 	.word	0x08003827

08002d60 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002d68:	bf00      	nop
 8002d6a:	370c      	adds	r7, #12
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d72:	4770      	bx	lr

08002d74 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d7c:	bf00      	nop
 8002d7e:	370c      	adds	r7, #12
 8002d80:	46bd      	mov	sp, r7
 8002d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d86:	4770      	bx	lr

08002d88 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b0b6      	sub	sp, #216	@ 0xd8
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
 8002d90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d92:	2300      	movs	r3, #0
 8002d94:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8002da2:	2b01      	cmp	r3, #1
 8002da4:	d101      	bne.n	8002daa <HAL_ADC_ConfigChannel+0x22>
 8002da6:	2302      	movs	r3, #2
 8002da8:	e3c8      	b.n	800353c <HAL_ADC_ConfigChannel+0x7b4>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	4618      	mov	r0, r3
 8002db8:	f7ff fd74 	bl	80028a4 <LL_ADC_REG_IsConversionOngoing>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	f040 83ad 	bne.w	800351e <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6818      	ldr	r0, [r3, #0]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	6859      	ldr	r1, [r3, #4]
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	461a      	mov	r2, r3
 8002dd2:	f7ff fc2e 	bl	8002632 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	4618      	mov	r0, r3
 8002ddc:	f7ff fd62 	bl	80028a4 <LL_ADC_REG_IsConversionOngoing>
 8002de0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	4618      	mov	r0, r3
 8002dea:	f7ff fd6e 	bl	80028ca <LL_ADC_INJ_IsConversionOngoing>
 8002dee:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002df2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	f040 81d9 	bne.w	80031ae <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002dfc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	f040 81d4 	bne.w	80031ae <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002e0e:	d10f      	bne.n	8002e30 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6818      	ldr	r0, [r3, #0]
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	4619      	mov	r1, r3
 8002e1c:	f7ff fc35 	bl	800268a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7ff fbdc 	bl	80025e6 <LL_ADC_SetSamplingTimeCommonConfig>
 8002e2e:	e00e      	b.n	8002e4e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6818      	ldr	r0, [r3, #0]
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	6819      	ldr	r1, [r3, #0]
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	461a      	mov	r2, r3
 8002e3e:	f7ff fc24 	bl	800268a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	2100      	movs	r1, #0
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7ff fbcc 	bl	80025e6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	695a      	ldr	r2, [r3, #20]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68db      	ldr	r3, [r3, #12]
 8002e58:	08db      	lsrs	r3, r3, #3
 8002e5a:	f003 0303 	and.w	r3, r3, #3
 8002e5e:	005b      	lsls	r3, r3, #1
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	691b      	ldr	r3, [r3, #16]
 8002e6c:	2b04      	cmp	r3, #4
 8002e6e:	d022      	beq.n	8002eb6 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6818      	ldr	r0, [r3, #0]
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	6919      	ldr	r1, [r3, #16]
 8002e78:	683b      	ldr	r3, [r7, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002e80:	f7ff fb26 	bl	80024d0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6818      	ldr	r0, [r3, #0]
 8002e88:	683b      	ldr	r3, [r7, #0]
 8002e8a:	6919      	ldr	r1, [r3, #16]
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	699b      	ldr	r3, [r3, #24]
 8002e90:	461a      	mov	r2, r3
 8002e92:	f7ff fb72 	bl	800257a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6818      	ldr	r0, [r3, #0]
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002ea2:	2b01      	cmp	r3, #1
 8002ea4:	d102      	bne.n	8002eac <HAL_ADC_ConfigChannel+0x124>
 8002ea6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002eaa:	e000      	b.n	8002eae <HAL_ADC_ConfigChannel+0x126>
 8002eac:	2300      	movs	r3, #0
 8002eae:	461a      	mov	r2, r3
 8002eb0:	f7ff fb7e 	bl	80025b0 <LL_ADC_SetOffsetSaturation>
 8002eb4:	e17b      	b.n	80031ae <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2100      	movs	r1, #0
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f7ff fb2b 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10a      	bne.n	8002ee2 <HAL_ADC_ConfigChannel+0x15a>
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2100      	movs	r1, #0
 8002ed2:	4618      	mov	r0, r3
 8002ed4:	f7ff fb20 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8002ed8:	4603      	mov	r3, r0
 8002eda:	0e9b      	lsrs	r3, r3, #26
 8002edc:	f003 021f 	and.w	r2, r3, #31
 8002ee0:	e01e      	b.n	8002f20 <HAL_ADC_ConfigChannel+0x198>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f7ff fb15 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ef4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ef8:	fa93 f3a3 	rbit	r3, r3
 8002efc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f00:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002f08:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d101      	bne.n	8002f14 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8002f10:	2320      	movs	r3, #32
 8002f12:	e004      	b.n	8002f1e <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8002f14:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002f18:	fab3 f383 	clz	r3, r3
 8002f1c:	b2db      	uxtb	r3, r3
 8002f1e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d105      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x1b0>
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	0e9b      	lsrs	r3, r3, #26
 8002f32:	f003 031f 	and.w	r3, r3, #31
 8002f36:	e018      	b.n	8002f6a <HAL_ADC_ConfigChannel+0x1e2>
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f40:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002f44:	fa93 f3a3 	rbit	r3, r3
 8002f48:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8002f4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002f50:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8002f54:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d101      	bne.n	8002f60 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8002f5c:	2320      	movs	r3, #32
 8002f5e:	e004      	b.n	8002f6a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8002f60:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002f64:	fab3 f383 	clz	r3, r3
 8002f68:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002f6a:	429a      	cmp	r2, r3
 8002f6c:	d106      	bne.n	8002f7c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	2200      	movs	r2, #0
 8002f74:	2100      	movs	r1, #0
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fae4 	bl	8002544 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2101      	movs	r1, #1
 8002f82:	4618      	mov	r0, r3
 8002f84:	f7ff fac8 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d10a      	bne.n	8002fa8 <HAL_ADC_ConfigChannel+0x220>
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2101      	movs	r1, #1
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f7ff fabd 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	0e9b      	lsrs	r3, r3, #26
 8002fa2:	f003 021f 	and.w	r2, r3, #31
 8002fa6:	e01e      	b.n	8002fe6 <HAL_ADC_ConfigChannel+0x25e>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	2101      	movs	r1, #1
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7ff fab2 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002fbe:	fa93 f3a3 	rbit	r3, r3
 8002fc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8002fc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002fca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8002fce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8002fd6:	2320      	movs	r3, #32
 8002fd8:	e004      	b.n	8002fe4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8002fda:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002fde:	fab3 f383 	clz	r3, r3
 8002fe2:	b2db      	uxtb	r3, r3
 8002fe4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002fe6:	683b      	ldr	r3, [r7, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d105      	bne.n	8002ffe <HAL_ADC_ConfigChannel+0x276>
 8002ff2:	683b      	ldr	r3, [r7, #0]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	0e9b      	lsrs	r3, r3, #26
 8002ff8:	f003 031f 	and.w	r3, r3, #31
 8002ffc:	e018      	b.n	8003030 <HAL_ADC_ConfigChannel+0x2a8>
 8002ffe:	683b      	ldr	r3, [r7, #0]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003006:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800300a:	fa93 f3a3 	rbit	r3, r3
 800300e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8003012:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003016:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800301a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800301e:	2b00      	cmp	r3, #0
 8003020:	d101      	bne.n	8003026 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8003022:	2320      	movs	r3, #32
 8003024:	e004      	b.n	8003030 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8003026:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800302a:	fab3 f383 	clz	r3, r3
 800302e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003030:	429a      	cmp	r2, r3
 8003032:	d106      	bne.n	8003042 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	2200      	movs	r2, #0
 800303a:	2101      	movs	r1, #1
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff fa81 	bl	8002544 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	2102      	movs	r1, #2
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff fa65 	bl	8002518 <LL_ADC_GetOffsetChannel>
 800304e:	4603      	mov	r3, r0
 8003050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003054:	2b00      	cmp	r3, #0
 8003056:	d10a      	bne.n	800306e <HAL_ADC_ConfigChannel+0x2e6>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2102      	movs	r1, #2
 800305e:	4618      	mov	r0, r3
 8003060:	f7ff fa5a 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8003064:	4603      	mov	r3, r0
 8003066:	0e9b      	lsrs	r3, r3, #26
 8003068:	f003 021f 	and.w	r2, r3, #31
 800306c:	e01e      	b.n	80030ac <HAL_ADC_ConfigChannel+0x324>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2102      	movs	r1, #2
 8003074:	4618      	mov	r0, r3
 8003076:	f7ff fa4f 	bl	8002518 <LL_ADC_GetOffsetChannel>
 800307a:	4603      	mov	r3, r0
 800307c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003080:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003084:	fa93 f3a3 	rbit	r3, r3
 8003088:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800308c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003090:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8003094:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8003098:	2b00      	cmp	r3, #0
 800309a:	d101      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 800309c:	2320      	movs	r3, #32
 800309e:	e004      	b.n	80030aa <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 80030a0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80030a4:	fab3 f383 	clz	r3, r3
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d105      	bne.n	80030c4 <HAL_ADC_ConfigChannel+0x33c>
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	0e9b      	lsrs	r3, r3, #26
 80030be:	f003 031f 	and.w	r3, r3, #31
 80030c2:	e016      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x36a>
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030cc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80030d0:	fa93 f3a3 	rbit	r3, r3
 80030d4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80030d6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80030d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80030dc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d101      	bne.n	80030e8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80030e4:	2320      	movs	r3, #32
 80030e6:	e004      	b.n	80030f2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80030e8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80030ec:	fab3 f383 	clz	r3, r3
 80030f0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80030f2:	429a      	cmp	r2, r3
 80030f4:	d106      	bne.n	8003104 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2200      	movs	r2, #0
 80030fc:	2102      	movs	r1, #2
 80030fe:	4618      	mov	r0, r3
 8003100:	f7ff fa20 	bl	8002544 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	2103      	movs	r1, #3
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff fa04 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8003110:	4603      	mov	r3, r0
 8003112:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003116:	2b00      	cmp	r3, #0
 8003118:	d10a      	bne.n	8003130 <HAL_ADC_ConfigChannel+0x3a8>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	2103      	movs	r1, #3
 8003120:	4618      	mov	r0, r3
 8003122:	f7ff f9f9 	bl	8002518 <LL_ADC_GetOffsetChannel>
 8003126:	4603      	mov	r3, r0
 8003128:	0e9b      	lsrs	r3, r3, #26
 800312a:	f003 021f 	and.w	r2, r3, #31
 800312e:	e017      	b.n	8003160 <HAL_ADC_ConfigChannel+0x3d8>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	2103      	movs	r1, #3
 8003136:	4618      	mov	r0, r3
 8003138:	f7ff f9ee 	bl	8002518 <LL_ADC_GetOffsetChannel>
 800313c:	4603      	mov	r3, r0
 800313e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003140:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003142:	fa93 f3a3 	rbit	r3, r3
 8003146:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003148:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800314a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800314c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800314e:	2b00      	cmp	r3, #0
 8003150:	d101      	bne.n	8003156 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8003152:	2320      	movs	r3, #32
 8003154:	e003      	b.n	800315e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8003156:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003158:	fab3 f383 	clz	r3, r3
 800315c:	b2db      	uxtb	r3, r3
 800315e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003168:	2b00      	cmp	r3, #0
 800316a:	d105      	bne.n	8003178 <HAL_ADC_ConfigChannel+0x3f0>
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	0e9b      	lsrs	r3, r3, #26
 8003172:	f003 031f 	and.w	r3, r3, #31
 8003176:	e011      	b.n	800319c <HAL_ADC_ConfigChannel+0x414>
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800317e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003180:	fa93 f3a3 	rbit	r3, r3
 8003184:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8003186:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003188:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800318a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800318c:	2b00      	cmp	r3, #0
 800318e:	d101      	bne.n	8003194 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8003190:	2320      	movs	r3, #32
 8003192:	e003      	b.n	800319c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8003194:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003196:	fab3 f383 	clz	r3, r3
 800319a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800319c:	429a      	cmp	r2, r3
 800319e:	d106      	bne.n	80031ae <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2200      	movs	r2, #0
 80031a6:	2103      	movs	r1, #3
 80031a8:	4618      	mov	r0, r3
 80031aa:	f7ff f9cb 	bl	8002544 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7ff fb3c 	bl	8002830 <LL_ADC_IsEnabled>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	f040 8140 	bne.w	8003440 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6818      	ldr	r0, [r3, #0]
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	6819      	ldr	r1, [r3, #0]
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	461a      	mov	r2, r3
 80031ce:	f7ff fa87 	bl	80026e0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	68db      	ldr	r3, [r3, #12]
 80031d6:	4a8f      	ldr	r2, [pc, #572]	@ (8003414 <HAL_ADC_ConfigChannel+0x68c>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	f040 8131 	bne.w	8003440 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10b      	bne.n	8003206 <HAL_ADC_ConfigChannel+0x47e>
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	0e9b      	lsrs	r3, r3, #26
 80031f4:	3301      	adds	r3, #1
 80031f6:	f003 031f 	and.w	r3, r3, #31
 80031fa:	2b09      	cmp	r3, #9
 80031fc:	bf94      	ite	ls
 80031fe:	2301      	movls	r3, #1
 8003200:	2300      	movhi	r3, #0
 8003202:	b2db      	uxtb	r3, r3
 8003204:	e019      	b.n	800323a <HAL_ADC_ConfigChannel+0x4b2>
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800320e:	fa93 f3a3 	rbit	r3, r3
 8003212:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8003214:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003216:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8003218:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800321a:	2b00      	cmp	r3, #0
 800321c:	d101      	bne.n	8003222 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 800321e:	2320      	movs	r3, #32
 8003220:	e003      	b.n	800322a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8003222:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003224:	fab3 f383 	clz	r3, r3
 8003228:	b2db      	uxtb	r3, r3
 800322a:	3301      	adds	r3, #1
 800322c:	f003 031f 	and.w	r3, r3, #31
 8003230:	2b09      	cmp	r3, #9
 8003232:	bf94      	ite	ls
 8003234:	2301      	movls	r3, #1
 8003236:	2300      	movhi	r3, #0
 8003238:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800323a:	2b00      	cmp	r3, #0
 800323c:	d079      	beq.n	8003332 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003246:	2b00      	cmp	r3, #0
 8003248:	d107      	bne.n	800325a <HAL_ADC_ConfigChannel+0x4d2>
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	0e9b      	lsrs	r3, r3, #26
 8003250:	3301      	adds	r3, #1
 8003252:	069b      	lsls	r3, r3, #26
 8003254:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003258:	e015      	b.n	8003286 <HAL_ADC_ConfigChannel+0x4fe>
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003260:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003262:	fa93 f3a3 	rbit	r3, r3
 8003266:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003268:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800326a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800326c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800326e:	2b00      	cmp	r3, #0
 8003270:	d101      	bne.n	8003276 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8003272:	2320      	movs	r3, #32
 8003274:	e003      	b.n	800327e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8003276:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003278:	fab3 f383 	clz	r3, r3
 800327c:	b2db      	uxtb	r3, r3
 800327e:	3301      	adds	r3, #1
 8003280:	069b      	lsls	r3, r3, #26
 8003282:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003286:	683b      	ldr	r3, [r7, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800328e:	2b00      	cmp	r3, #0
 8003290:	d109      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x51e>
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	0e9b      	lsrs	r3, r3, #26
 8003298:	3301      	adds	r3, #1
 800329a:	f003 031f 	and.w	r3, r3, #31
 800329e:	2101      	movs	r1, #1
 80032a0:	fa01 f303 	lsl.w	r3, r1, r3
 80032a4:	e017      	b.n	80032d6 <HAL_ADC_ConfigChannel+0x54e>
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80032ae:	fa93 f3a3 	rbit	r3, r3
 80032b2:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80032b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80032b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80032b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d101      	bne.n	80032c2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 80032be:	2320      	movs	r3, #32
 80032c0:	e003      	b.n	80032ca <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 80032c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80032c4:	fab3 f383 	clz	r3, r3
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	3301      	adds	r3, #1
 80032cc:	f003 031f 	and.w	r3, r3, #31
 80032d0:	2101      	movs	r1, #1
 80032d2:	fa01 f303 	lsl.w	r3, r1, r3
 80032d6:	ea42 0103 	orr.w	r1, r2, r3
 80032da:	683b      	ldr	r3, [r7, #0]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10a      	bne.n	80032fc <HAL_ADC_ConfigChannel+0x574>
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	0e9b      	lsrs	r3, r3, #26
 80032ec:	3301      	adds	r3, #1
 80032ee:	f003 021f 	and.w	r2, r3, #31
 80032f2:	4613      	mov	r3, r2
 80032f4:	005b      	lsls	r3, r3, #1
 80032f6:	4413      	add	r3, r2
 80032f8:	051b      	lsls	r3, r3, #20
 80032fa:	e018      	b.n	800332e <HAL_ADC_ConfigChannel+0x5a6>
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003302:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003304:	fa93 f3a3 	rbit	r3, r3
 8003308:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800330a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800330c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800330e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003310:	2b00      	cmp	r3, #0
 8003312:	d101      	bne.n	8003318 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8003314:	2320      	movs	r3, #32
 8003316:	e003      	b.n	8003320 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8003318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800331a:	fab3 f383 	clz	r3, r3
 800331e:	b2db      	uxtb	r3, r3
 8003320:	3301      	adds	r3, #1
 8003322:	f003 021f 	and.w	r2, r3, #31
 8003326:	4613      	mov	r3, r2
 8003328:	005b      	lsls	r3, r3, #1
 800332a:	4413      	add	r3, r2
 800332c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800332e:	430b      	orrs	r3, r1
 8003330:	e081      	b.n	8003436 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800333a:	2b00      	cmp	r3, #0
 800333c:	d107      	bne.n	800334e <HAL_ADC_ConfigChannel+0x5c6>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	0e9b      	lsrs	r3, r3, #26
 8003344:	3301      	adds	r3, #1
 8003346:	069b      	lsls	r3, r3, #26
 8003348:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800334c:	e015      	b.n	800337a <HAL_ADC_ConfigChannel+0x5f2>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800335c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800335e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8003360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8003366:	2320      	movs	r3, #32
 8003368:	e003      	b.n	8003372 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800336a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800336c:	fab3 f383 	clz	r3, r3
 8003370:	b2db      	uxtb	r3, r3
 8003372:	3301      	adds	r3, #1
 8003374:	069b      	lsls	r3, r3, #26
 8003376:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003382:	2b00      	cmp	r3, #0
 8003384:	d109      	bne.n	800339a <HAL_ADC_ConfigChannel+0x612>
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	0e9b      	lsrs	r3, r3, #26
 800338c:	3301      	adds	r3, #1
 800338e:	f003 031f 	and.w	r3, r3, #31
 8003392:	2101      	movs	r1, #1
 8003394:	fa01 f303 	lsl.w	r3, r1, r3
 8003398:	e017      	b.n	80033ca <HAL_ADC_ConfigChannel+0x642>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a0:	6a3b      	ldr	r3, [r7, #32]
 80033a2:	fa93 f3a3 	rbit	r3, r3
 80033a6:	61fb      	str	r3, [r7, #28]
  return result;
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80033ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 80033b2:	2320      	movs	r3, #32
 80033b4:	e003      	b.n	80033be <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 80033b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033b8:	fab3 f383 	clz	r3, r3
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	3301      	adds	r3, #1
 80033c0:	f003 031f 	and.w	r3, r3, #31
 80033c4:	2101      	movs	r1, #1
 80033c6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ca:	ea42 0103 	orr.w	r1, r2, r3
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10d      	bne.n	80033f6 <HAL_ADC_ConfigChannel+0x66e>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	0e9b      	lsrs	r3, r3, #26
 80033e0:	3301      	adds	r3, #1
 80033e2:	f003 021f 	and.w	r2, r3, #31
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	3b1e      	subs	r3, #30
 80033ee:	051b      	lsls	r3, r3, #20
 80033f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80033f4:	e01e      	b.n	8003434 <HAL_ADC_ConfigChannel+0x6ac>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fc:	697b      	ldr	r3, [r7, #20]
 80033fe:	fa93 f3a3 	rbit	r3, r3
 8003402:	613b      	str	r3, [r7, #16]
  return result;
 8003404:	693b      	ldr	r3, [r7, #16]
 8003406:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003408:	69bb      	ldr	r3, [r7, #24]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d104      	bne.n	8003418 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 800340e:	2320      	movs	r3, #32
 8003410:	e006      	b.n	8003420 <HAL_ADC_ConfigChannel+0x698>
 8003412:	bf00      	nop
 8003414:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003418:	69bb      	ldr	r3, [r7, #24]
 800341a:	fab3 f383 	clz	r3, r3
 800341e:	b2db      	uxtb	r3, r3
 8003420:	3301      	adds	r3, #1
 8003422:	f003 021f 	and.w	r2, r3, #31
 8003426:	4613      	mov	r3, r2
 8003428:	005b      	lsls	r3, r3, #1
 800342a:	4413      	add	r3, r2
 800342c:	3b1e      	subs	r3, #30
 800342e:	051b      	lsls	r3, r3, #20
 8003430:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003434:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003436:	683a      	ldr	r2, [r7, #0]
 8003438:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800343a:	4619      	mov	r1, r3
 800343c:	f7ff f925 	bl	800268a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	4b3f      	ldr	r3, [pc, #252]	@ (8003544 <HAL_ADC_ConfigChannel+0x7bc>)
 8003446:	4013      	ands	r3, r2
 8003448:	2b00      	cmp	r3, #0
 800344a:	d071      	beq.n	8003530 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800344c:	483e      	ldr	r0, [pc, #248]	@ (8003548 <HAL_ADC_ConfigChannel+0x7c0>)
 800344e:	f7ff f831 	bl	80024b4 <LL_ADC_GetCommonPathInternalCh>
 8003452:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	4a3c      	ldr	r2, [pc, #240]	@ (800354c <HAL_ADC_ConfigChannel+0x7c4>)
 800345c:	4293      	cmp	r3, r2
 800345e:	d004      	beq.n	800346a <HAL_ADC_ConfigChannel+0x6e2>
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	4a3a      	ldr	r2, [pc, #232]	@ (8003550 <HAL_ADC_ConfigChannel+0x7c8>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d127      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800346a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800346e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003472:	2b00      	cmp	r3, #0
 8003474:	d121      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800347e:	d157      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003480:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003484:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003488:	4619      	mov	r1, r3
 800348a:	482f      	ldr	r0, [pc, #188]	@ (8003548 <HAL_ADC_ConfigChannel+0x7c0>)
 800348c:	f7fe ffff 	bl	800248e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003490:	4b30      	ldr	r3, [pc, #192]	@ (8003554 <HAL_ADC_ConfigChannel+0x7cc>)
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	099b      	lsrs	r3, r3, #6
 8003496:	4a30      	ldr	r2, [pc, #192]	@ (8003558 <HAL_ADC_ConfigChannel+0x7d0>)
 8003498:	fba2 2303 	umull	r2, r3, r2, r3
 800349c:	099b      	lsrs	r3, r3, #6
 800349e:	1c5a      	adds	r2, r3, #1
 80034a0:	4613      	mov	r3, r2
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	4413      	add	r3, r2
 80034a6:	009b      	lsls	r3, r3, #2
 80034a8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034aa:	e002      	b.n	80034b2 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	3b01      	subs	r3, #1
 80034b0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d1f9      	bne.n	80034ac <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80034b8:	e03a      	b.n	8003530 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a27      	ldr	r2, [pc, #156]	@ (800355c <HAL_ADC_ConfigChannel+0x7d4>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d113      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80034c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034c8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d10d      	bne.n	80034ec <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a22      	ldr	r2, [pc, #136]	@ (8003560 <HAL_ADC_ConfigChannel+0x7d8>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d02a      	beq.n	8003530 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80034da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034e2:	4619      	mov	r1, r3
 80034e4:	4818      	ldr	r0, [pc, #96]	@ (8003548 <HAL_ADC_ConfigChannel+0x7c0>)
 80034e6:	f7fe ffd2 	bl	800248e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80034ea:	e021      	b.n	8003530 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80034ec:	683b      	ldr	r3, [r7, #0]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4a1c      	ldr	r2, [pc, #112]	@ (8003564 <HAL_ADC_ConfigChannel+0x7dc>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d11c      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80034f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80034fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d116      	bne.n	8003530 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a16      	ldr	r2, [pc, #88]	@ (8003560 <HAL_ADC_ConfigChannel+0x7d8>)
 8003508:	4293      	cmp	r3, r2
 800350a:	d011      	beq.n	8003530 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800350c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8003510:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003514:	4619      	mov	r1, r3
 8003516:	480c      	ldr	r0, [pc, #48]	@ (8003548 <HAL_ADC_ConfigChannel+0x7c0>)
 8003518:	f7fe ffb9 	bl	800248e <LL_ADC_SetCommonPathInternalCh>
 800351c:	e008      	b.n	8003530 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003522:	f043 0220 	orr.w	r2, r3, #32
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	2200      	movs	r2, #0
 8003534:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003538:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800353c:	4618      	mov	r0, r3
 800353e:	37d8      	adds	r7, #216	@ 0xd8
 8003540:	46bd      	mov	sp, r7
 8003542:	bd80      	pop	{r7, pc}
 8003544:	80080000 	.word	0x80080000
 8003548:	50000300 	.word	0x50000300
 800354c:	c3210000 	.word	0xc3210000
 8003550:	90c00010 	.word	0x90c00010
 8003554:	20000000 	.word	0x20000000
 8003558:	053e2d63 	.word	0x053e2d63
 800355c:	c7520000 	.word	0xc7520000
 8003560:	50000100 	.word	0x50000100
 8003564:	cb840000 	.word	0xcb840000

08003568 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003570:	2300      	movs	r3, #0
 8003572:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	4618      	mov	r0, r3
 800357a:	f7ff f959 	bl	8002830 <LL_ADC_IsEnabled>
 800357e:	4603      	mov	r3, r0
 8003580:	2b00      	cmp	r3, #0
 8003582:	d169      	bne.n	8003658 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	4b36      	ldr	r3, [pc, #216]	@ (8003664 <ADC_Enable+0xfc>)
 800358c:	4013      	ands	r3, r2
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00d      	beq.n	80035ae <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003596:	f043 0210 	orr.w	r2, r3, #16
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035a2:	f043 0201 	orr.w	r2, r3, #1
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e055      	b.n	800365a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4618      	mov	r0, r3
 80035b4:	f7ff f914 	bl	80027e0 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80035b8:	482b      	ldr	r0, [pc, #172]	@ (8003668 <ADC_Enable+0x100>)
 80035ba:	f7fe ff7b 	bl	80024b4 <LL_ADC_GetCommonPathInternalCh>
 80035be:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80035c0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d013      	beq.n	80035f0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80035c8:	4b28      	ldr	r3, [pc, #160]	@ (800366c <ADC_Enable+0x104>)
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	099b      	lsrs	r3, r3, #6
 80035ce:	4a28      	ldr	r2, [pc, #160]	@ (8003670 <ADC_Enable+0x108>)
 80035d0:	fba2 2303 	umull	r2, r3, r2, r3
 80035d4:	099b      	lsrs	r3, r3, #6
 80035d6:	1c5a      	adds	r2, r3, #1
 80035d8:	4613      	mov	r3, r2
 80035da:	005b      	lsls	r3, r3, #1
 80035dc:	4413      	add	r3, r2
 80035de:	009b      	lsls	r3, r3, #2
 80035e0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035e2:	e002      	b.n	80035ea <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80035e4:	68bb      	ldr	r3, [r7, #8]
 80035e6:	3b01      	subs	r3, #1
 80035e8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80035ea:	68bb      	ldr	r3, [r7, #8]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d1f9      	bne.n	80035e4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80035f0:	f7fe fec0 	bl	8002374 <HAL_GetTick>
 80035f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80035f6:	e028      	b.n	800364a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff f917 	bl	8002830 <LL_ADC_IsEnabled>
 8003602:	4603      	mov	r3, r0
 8003604:	2b00      	cmp	r3, #0
 8003606:	d104      	bne.n	8003612 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f7ff f8e7 	bl	80027e0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003612:	f7fe feaf 	bl	8002374 <HAL_GetTick>
 8003616:	4602      	mov	r2, r0
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	1ad3      	subs	r3, r2, r3
 800361c:	2b02      	cmp	r3, #2
 800361e:	d914      	bls.n	800364a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0301 	and.w	r3, r3, #1
 800362a:	2b01      	cmp	r3, #1
 800362c:	d00d      	beq.n	800364a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003632:	f043 0210 	orr.w	r2, r3, #16
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800363e:	f043 0201 	orr.w	r2, r3, #1
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e007      	b.n	800365a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	f003 0301 	and.w	r3, r3, #1
 8003654:	2b01      	cmp	r3, #1
 8003656:	d1cf      	bne.n	80035f8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3710      	adds	r7, #16
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	8000003f 	.word	0x8000003f
 8003668:	50000300 	.word	0x50000300
 800366c:	20000000 	.word	0x20000000
 8003670:	053e2d63 	.word	0x053e2d63

08003674 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003674:	b580      	push	{r7, lr}
 8003676:	b084      	sub	sp, #16
 8003678:	af00      	add	r7, sp, #0
 800367a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4618      	mov	r0, r3
 8003682:	f7ff f8e8 	bl	8002856 <LL_ADC_IsDisableOngoing>
 8003686:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	4618      	mov	r0, r3
 800368e:	f7ff f8cf 	bl	8002830 <LL_ADC_IsEnabled>
 8003692:	4603      	mov	r3, r0
 8003694:	2b00      	cmp	r3, #0
 8003696:	d047      	beq.n	8003728 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d144      	bne.n	8003728 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f003 030d 	and.w	r3, r3, #13
 80036a8:	2b01      	cmp	r3, #1
 80036aa:	d10c      	bne.n	80036c6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7ff f8a9 	bl	8002808 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2203      	movs	r2, #3
 80036bc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80036be:	f7fe fe59 	bl	8002374 <HAL_GetTick>
 80036c2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036c4:	e029      	b.n	800371a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036ca:	f043 0210 	orr.w	r2, r3, #16
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036d6:	f043 0201 	orr.w	r2, r3, #1
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e023      	b.n	800372a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80036e2:	f7fe fe47 	bl	8002374 <HAL_GetTick>
 80036e6:	4602      	mov	r2, r0
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	1ad3      	subs	r3, r2, r3
 80036ec:	2b02      	cmp	r3, #2
 80036ee:	d914      	bls.n	800371a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d00d      	beq.n	800371a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003702:	f043 0210 	orr.w	r2, r3, #16
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800370e:	f043 0201 	orr.w	r2, r3, #1
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	e007      	b.n	800372a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	f003 0301 	and.w	r3, r3, #1
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1dc      	bne.n	80036e2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003728:	2300      	movs	r3, #0
}
 800372a:	4618      	mov	r0, r3
 800372c:	3710      	adds	r7, #16
 800372e:	46bd      	mov	sp, r7
 8003730:	bd80      	pop	{r7, pc}

08003732 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003732:	b580      	push	{r7, lr}
 8003734:	b084      	sub	sp, #16
 8003736:	af00      	add	r7, sp, #0
 8003738:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800373e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003744:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003748:	2b00      	cmp	r3, #0
 800374a:	d14b      	bne.n	80037e4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003750:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f003 0308 	and.w	r3, r3, #8
 8003762:	2b00      	cmp	r3, #0
 8003764:	d021      	beq.n	80037aa <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4618      	mov	r0, r3
 800376c:	f7fe ff4e 	bl	800260c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003770:	4603      	mov	r3, r0
 8003772:	2b00      	cmp	r3, #0
 8003774:	d032      	beq.n	80037dc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d12b      	bne.n	80037dc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003788:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003794:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d11f      	bne.n	80037dc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037a0:	f043 0201 	orr.w	r2, r3, #1
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	65da      	str	r2, [r3, #92]	@ 0x5c
 80037a8:	e018      	b.n	80037dc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	68db      	ldr	r3, [r3, #12]
 80037b0:	f003 0302 	and.w	r3, r3, #2
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d111      	bne.n	80037dc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d105      	bne.n	80037dc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037d4:	f043 0201 	orr.w	r2, r3, #1
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	f7fe fd0d 	bl	80021fc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80037e2:	e00e      	b.n	8003802 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037e8:	f003 0310 	and.w	r3, r3, #16
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80037f0:	68f8      	ldr	r0, [r7, #12]
 80037f2:	f7ff fabf 	bl	8002d74 <HAL_ADC_ErrorCallback>
}
 80037f6:	e004      	b.n	8003802 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037fe:	6878      	ldr	r0, [r7, #4]
 8003800:	4798      	blx	r3
}
 8003802:	bf00      	nop
 8003804:	3710      	adds	r7, #16
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b084      	sub	sp, #16
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003816:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003818:	68f8      	ldr	r0, [r7, #12]
 800381a:	f7ff faa1 	bl	8002d60 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800381e:	bf00      	nop
 8003820:	3710      	adds	r7, #16
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}

08003826 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003826:	b580      	push	{r7, lr}
 8003828:	b084      	sub	sp, #16
 800382a:	af00      	add	r7, sp, #0
 800382c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003832:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003838:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003844:	f043 0204 	orr.w	r2, r3, #4
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800384c:	68f8      	ldr	r0, [r7, #12]
 800384e:	f7ff fa91 	bl	8002d74 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003852:	bf00      	nop
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}

0800385a <LL_ADC_IsEnabled>:
{
 800385a:	b480      	push	{r7}
 800385c:	b083      	sub	sp, #12
 800385e:	af00      	add	r7, sp, #0
 8003860:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	689b      	ldr	r3, [r3, #8]
 8003866:	f003 0301 	and.w	r3, r3, #1
 800386a:	2b01      	cmp	r3, #1
 800386c:	d101      	bne.n	8003872 <LL_ADC_IsEnabled+0x18>
 800386e:	2301      	movs	r3, #1
 8003870:	e000      	b.n	8003874 <LL_ADC_IsEnabled+0x1a>
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	370c      	adds	r7, #12
 8003878:	46bd      	mov	sp, r7
 800387a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800387e:	4770      	bx	lr

08003880 <LL_ADC_StartCalibration>:
{
 8003880:	b480      	push	{r7}
 8003882:	b083      	sub	sp, #12
 8003884:	af00      	add	r7, sp, #0
 8003886:	6078      	str	r0, [r7, #4]
 8003888:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003892:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003896:	683a      	ldr	r2, [r7, #0]
 8003898:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800389c:	4313      	orrs	r3, r2
 800389e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	609a      	str	r2, [r3, #8]
}
 80038a6:	bf00      	nop
 80038a8:	370c      	adds	r7, #12
 80038aa:	46bd      	mov	sp, r7
 80038ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b0:	4770      	bx	lr

080038b2 <LL_ADC_IsCalibrationOnGoing>:
{
 80038b2:	b480      	push	{r7}
 80038b4:	b083      	sub	sp, #12
 80038b6:	af00      	add	r7, sp, #0
 80038b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80038c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80038c6:	d101      	bne.n	80038cc <LL_ADC_IsCalibrationOnGoing+0x1a>
 80038c8:	2301      	movs	r3, #1
 80038ca:	e000      	b.n	80038ce <LL_ADC_IsCalibrationOnGoing+0x1c>
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	370c      	adds	r7, #12
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr

080038da <LL_ADC_REG_IsConversionOngoing>:
{
 80038da:	b480      	push	{r7}
 80038dc:	b083      	sub	sp, #12
 80038de:	af00      	add	r7, sp, #0
 80038e0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	689b      	ldr	r3, [r3, #8]
 80038e6:	f003 0304 	and.w	r3, r3, #4
 80038ea:	2b04      	cmp	r3, #4
 80038ec:	d101      	bne.n	80038f2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80038ee:	2301      	movs	r3, #1
 80038f0:	e000      	b.n	80038f4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80038f2:	2300      	movs	r3, #0
}
 80038f4:	4618      	mov	r0, r3
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
 8003908:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800390a:	2300      	movs	r3, #0
 800390c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8003914:	2b01      	cmp	r3, #1
 8003916:	d101      	bne.n	800391c <HAL_ADCEx_Calibration_Start+0x1c>
 8003918:	2302      	movs	r3, #2
 800391a:	e04d      	b.n	80039b8 <HAL_ADCEx_Calibration_Start+0xb8>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2201      	movs	r2, #1
 8003920:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003924:	6878      	ldr	r0, [r7, #4]
 8003926:	f7ff fea5 	bl	8003674 <ADC_Disable>
 800392a:	4603      	mov	r3, r0
 800392c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800392e:	7bfb      	ldrb	r3, [r7, #15]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d136      	bne.n	80039a2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003938:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800393c:	f023 0302 	bic.w	r3, r3, #2
 8003940:	f043 0202 	orr.w	r2, r3, #2
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	6839      	ldr	r1, [r7, #0]
 800394e:	4618      	mov	r0, r3
 8003950:	f7ff ff96 	bl	8003880 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003954:	e014      	b.n	8003980 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	3301      	adds	r3, #1
 800395a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800395c:	68bb      	ldr	r3, [r7, #8]
 800395e:	4a18      	ldr	r2, [pc, #96]	@ (80039c0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d90d      	bls.n	8003980 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003968:	f023 0312 	bic.w	r3, r3, #18
 800396c:	f043 0210 	orr.w	r2, r3, #16
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e01b      	b.n	80039b8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4618      	mov	r0, r3
 8003986:	f7ff ff94 	bl	80038b2 <LL_ADC_IsCalibrationOnGoing>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d1e2      	bne.n	8003956 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003994:	f023 0303 	bic.w	r3, r3, #3
 8003998:	f043 0201 	orr.w	r2, r3, #1
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80039a0:	e005      	b.n	80039ae <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039a6:	f043 0210 	orr.w	r2, r3, #16
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80039b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80039b8:	4618      	mov	r0, r3
 80039ba:	3710      	adds	r7, #16
 80039bc:	46bd      	mov	sp, r7
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	0004de01 	.word	0x0004de01

080039c4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80039c4:	b590      	push	{r4, r7, lr}
 80039c6:	b0a1      	sub	sp, #132	@ 0x84
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80039ce:	2300      	movs	r3, #0
 80039d0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d101      	bne.n	80039e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80039de:	2302      	movs	r3, #2
 80039e0:	e08b      	b.n	8003afa <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2201      	movs	r2, #1
 80039e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80039ea:	2300      	movs	r3, #0
 80039ec:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80039ee:	2300      	movs	r3, #0
 80039f0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80039fa:	d102      	bne.n	8003a02 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80039fc:	4b41      	ldr	r3, [pc, #260]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80039fe:	60bb      	str	r3, [r7, #8]
 8003a00:	e001      	b.n	8003a06 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003a02:	2300      	movs	r3, #0
 8003a04:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003a06:	68bb      	ldr	r3, [r7, #8]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d10b      	bne.n	8003a24 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a10:	f043 0220 	orr.w	r2, r3, #32
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8003a20:	2301      	movs	r3, #1
 8003a22:	e06a      	b.n	8003afa <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	4618      	mov	r0, r3
 8003a28:	f7ff ff57 	bl	80038da <LL_ADC_REG_IsConversionOngoing>
 8003a2c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4618      	mov	r0, r3
 8003a34:	f7ff ff51 	bl	80038da <LL_ADC_REG_IsConversionOngoing>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d14c      	bne.n	8003ad8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003a3e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d149      	bne.n	8003ad8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a44:	4b30      	ldr	r3, [pc, #192]	@ (8003b08 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8003a46:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d028      	beq.n	8003aa2 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a50:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a52:	689b      	ldr	r3, [r3, #8]
 8003a54:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a58:	683b      	ldr	r3, [r7, #0]
 8003a5a:	6859      	ldr	r1, [r3, #4]
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003a62:	035b      	lsls	r3, r3, #13
 8003a64:	430b      	orrs	r3, r1
 8003a66:	431a      	orrs	r2, r3
 8003a68:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a6a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a6c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003a70:	f7ff fef3 	bl	800385a <LL_ADC_IsEnabled>
 8003a74:	4604      	mov	r4, r0
 8003a76:	4823      	ldr	r0, [pc, #140]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003a78:	f7ff feef 	bl	800385a <LL_ADC_IsEnabled>
 8003a7c:	4603      	mov	r3, r0
 8003a7e:	4323      	orrs	r3, r4
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d133      	bne.n	8003aec <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003a84:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a86:	689b      	ldr	r3, [r3, #8]
 8003a88:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003a8c:	f023 030f 	bic.w	r3, r3, #15
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	6811      	ldr	r1, [r2, #0]
 8003a94:	683a      	ldr	r2, [r7, #0]
 8003a96:	6892      	ldr	r2, [r2, #8]
 8003a98:	430a      	orrs	r2, r1
 8003a9a:	431a      	orrs	r2, r3
 8003a9c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a9e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003aa0:	e024      	b.n	8003aec <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003aa2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aa4:	689b      	ldr	r3, [r3, #8]
 8003aa6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003aaa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003aac:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003aae:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003ab2:	f7ff fed2 	bl	800385a <LL_ADC_IsEnabled>
 8003ab6:	4604      	mov	r4, r0
 8003ab8:	4812      	ldr	r0, [pc, #72]	@ (8003b04 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8003aba:	f7ff fece 	bl	800385a <LL_ADC_IsEnabled>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	4323      	orrs	r3, r4
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d112      	bne.n	8003aec <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003ac6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003ace:	f023 030f 	bic.w	r3, r3, #15
 8003ad2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003ad4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ad6:	e009      	b.n	8003aec <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003adc:	f043 0220 	orr.w	r2, r3, #32
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003ae4:	2301      	movs	r3, #1
 8003ae6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8003aea:	e000      	b.n	8003aee <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003aec:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	2200      	movs	r2, #0
 8003af2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8003af6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8003afa:	4618      	mov	r0, r3
 8003afc:	3784      	adds	r7, #132	@ 0x84
 8003afe:	46bd      	mov	sp, r7
 8003b00:	bd90      	pop	{r4, r7, pc}
 8003b02:	bf00      	nop
 8003b04:	50000100 	.word	0x50000100
 8003b08:	50000300 	.word	0x50000300

08003b0c <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8003b14:	4b05      	ldr	r3, [pc, #20]	@ (8003b2c <LL_EXTI_EnableIT_0_31+0x20>)
 8003b16:	681a      	ldr	r2, [r3, #0]
 8003b18:	4904      	ldr	r1, [pc, #16]	@ (8003b2c <LL_EXTI_EnableIT_0_31+0x20>)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	4313      	orrs	r3, r2
 8003b1e:	600b      	str	r3, [r1, #0]
}
 8003b20:	bf00      	nop
 8003b22:	370c      	adds	r7, #12
 8003b24:	46bd      	mov	sp, r7
 8003b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2a:	4770      	bx	lr
 8003b2c:	40010400 	.word	0x40010400

08003b30 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8003b38:	4b06      	ldr	r3, [pc, #24]	@ (8003b54 <LL_EXTI_DisableIT_0_31+0x24>)
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	43db      	mvns	r3, r3
 8003b40:	4904      	ldr	r1, [pc, #16]	@ (8003b54 <LL_EXTI_DisableIT_0_31+0x24>)
 8003b42:	4013      	ands	r3, r2
 8003b44:	600b      	str	r3, [r1, #0]
}
 8003b46:	bf00      	nop
 8003b48:	370c      	adds	r7, #12
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	40010400 	.word	0x40010400

08003b58 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	b083      	sub	sp, #12
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8003b60:	4b05      	ldr	r3, [pc, #20]	@ (8003b78 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b62:	685a      	ldr	r2, [r3, #4]
 8003b64:	4904      	ldr	r1, [pc, #16]	@ (8003b78 <LL_EXTI_EnableEvent_0_31+0x20>)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	604b      	str	r3, [r1, #4]

}
 8003b6c:	bf00      	nop
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr
 8003b78:	40010400 	.word	0x40010400

08003b7c <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8003b84:	4b06      	ldr	r3, [pc, #24]	@ (8003ba0 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003b86:	685a      	ldr	r2, [r3, #4]
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	43db      	mvns	r3, r3
 8003b8c:	4904      	ldr	r1, [pc, #16]	@ (8003ba0 <LL_EXTI_DisableEvent_0_31+0x24>)
 8003b8e:	4013      	ands	r3, r2
 8003b90:	604b      	str	r3, [r1, #4]
}
 8003b92:	bf00      	nop
 8003b94:	370c      	adds	r7, #12
 8003b96:	46bd      	mov	sp, r7
 8003b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9c:	4770      	bx	lr
 8003b9e:	bf00      	nop
 8003ba0:	40010400 	.word	0x40010400

08003ba4 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b083      	sub	sp, #12
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8003bac:	4b05      	ldr	r3, [pc, #20]	@ (8003bc4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003bae:	689a      	ldr	r2, [r3, #8]
 8003bb0:	4904      	ldr	r1, [pc, #16]	@ (8003bc4 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4313      	orrs	r3, r2
 8003bb6:	608b      	str	r3, [r1, #8]

}
 8003bb8:	bf00      	nop
 8003bba:	370c      	adds	r7, #12
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc2:	4770      	bx	lr
 8003bc4:	40010400 	.word	0x40010400

08003bc8 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8003bd0:	4b06      	ldr	r3, [pc, #24]	@ (8003bec <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	43db      	mvns	r3, r3
 8003bd8:	4904      	ldr	r1, [pc, #16]	@ (8003bec <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8003bda:	4013      	ands	r3, r2
 8003bdc:	608b      	str	r3, [r1, #8]

}
 8003bde:	bf00      	nop
 8003be0:	370c      	adds	r7, #12
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	40010400 	.word	0x40010400

08003bf0 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8003bf8:	4b05      	ldr	r3, [pc, #20]	@ (8003c10 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003bfa:	68da      	ldr	r2, [r3, #12]
 8003bfc:	4904      	ldr	r1, [pc, #16]	@ (8003c10 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	4313      	orrs	r3, r2
 8003c02:	60cb      	str	r3, [r1, #12]
}
 8003c04:	bf00      	nop
 8003c06:	370c      	adds	r7, #12
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0e:	4770      	bx	lr
 8003c10:	40010400 	.word	0x40010400

08003c14 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b083      	sub	sp, #12
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8003c1c:	4b06      	ldr	r3, [pc, #24]	@ (8003c38 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003c1e:	68da      	ldr	r2, [r3, #12]
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	43db      	mvns	r3, r3
 8003c24:	4904      	ldr	r1, [pc, #16]	@ (8003c38 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8003c26:	4013      	ands	r3, r2
 8003c28:	60cb      	str	r3, [r1, #12]
}
 8003c2a:	bf00      	nop
 8003c2c:	370c      	adds	r7, #12
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c34:	4770      	bx	lr
 8003c36:	bf00      	nop
 8003c38:	40010400 	.word	0x40010400

08003c3c <LL_EXTI_ClearFlag_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8003c44:	4a04      	ldr	r2, [pc, #16]	@ (8003c58 <LL_EXTI_ClearFlag_0_31+0x1c>)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	6153      	str	r3, [r2, #20]
}
 8003c4a:	bf00      	nop
 8003c4c:	370c      	adds	r7, #12
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c54:	4770      	bx	lr
 8003c56:	bf00      	nop
 8003c58:	40010400 	.word	0x40010400

08003c5c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b088      	sub	sp, #32
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 8003c64:	2300      	movs	r3, #0
 8003c66:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003c68:	2300      	movs	r3, #0
 8003c6a:	77fb      	strb	r3, [r7, #31]

  /* Check the COMP handle allocation and lock status */
  if (hcomp == NULL)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d102      	bne.n	8003c78 <HAL_COMP_Init+0x1c>
  {
    status = HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	77fb      	strb	r3, [r7, #31]
 8003c76:	e0bc      	b.n	8003df2 <HAL_COMP_Init+0x196>
  }
  else if (__HAL_COMP_IS_LOCKED(hcomp))
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8003c82:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c86:	d102      	bne.n	8003c8e <HAL_COMP_Init+0x32>
  {
    status = HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	77fb      	strb	r3, [r7, #31]
 8003c8c:	e0b1      	b.n	8003df2 <HAL_COMP_Init+0x196>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	7f5b      	ldrb	r3, [r3, #29]
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d108      	bne.n	8003caa <HAL_COMP_Init+0x4e>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2200      	movs	r2, #0
 8003c9c:	771a      	strb	r2, [r3, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	621a      	str	r2, [r3, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8003ca4:	6878      	ldr	r0, [r7, #4]
 8003ca6:	f7fd fe73 	bl	8001990 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cb4:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (hcomp->Init.InputMinus
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	689a      	ldr	r2, [r3, #8]
               | hcomp->Init.InputPlus
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	695b      	ldr	r3, [r3, #20]
 8003cc4:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	691b      	ldr	r3, [r3, #16]
    tmp_csr = (hcomp->Init.InputMinus
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	4b48      	ldr	r3, [pc, #288]	@ (8003dfc <HAL_COMP_Init+0x1a0>)
 8003cdc:	4013      	ands	r3, r2
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6812      	ldr	r2, [r2, #0]
 8003ce2:	6979      	ldr	r1, [r7, #20]
 8003ce4:	430b      	orrs	r3, r1
 8003ce6:	6013      	str	r3, [r2, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d016      	beq.n	8003d24 <HAL_COMP_Init+0xc8>
 8003cf6:	69bb      	ldr	r3, [r7, #24]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d113      	bne.n	8003d24 <HAL_COMP_Init+0xc8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003cfc:	4b40      	ldr	r3, [pc, #256]	@ (8003e00 <HAL_COMP_Init+0x1a4>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	099b      	lsrs	r3, r3, #6
 8003d02:	4a40      	ldr	r2, [pc, #256]	@ (8003e04 <HAL_COMP_Init+0x1a8>)
 8003d04:	fba2 2303 	umull	r2, r3, r2, r3
 8003d08:	099b      	lsrs	r3, r3, #6
 8003d0a:	1c5a      	adds	r2, r3, #1
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	009b      	lsls	r3, r3, #2
 8003d10:	4413      	add	r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003d16:	e002      	b.n	8003d1e <HAL_COMP_Init+0xc2>
      {
        wait_loop_index--;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	3b01      	subs	r3, #1
 8003d1c:	60fb      	str	r3, [r7, #12]
      while (wait_loop_index != 0UL)
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d1f9      	bne.n	8003d18 <HAL_COMP_Init+0xbc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	4a37      	ldr	r2, [pc, #220]	@ (8003e08 <HAL_COMP_Init+0x1ac>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d012      	beq.n	8003d54 <HAL_COMP_Init+0xf8>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a36      	ldr	r2, [pc, #216]	@ (8003e0c <HAL_COMP_Init+0x1b0>)
 8003d34:	4293      	cmp	r3, r2
 8003d36:	d00a      	beq.n	8003d4e <HAL_COMP_Init+0xf2>
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	4a34      	ldr	r2, [pc, #208]	@ (8003e10 <HAL_COMP_Init+0x1b4>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d102      	bne.n	8003d48 <HAL_COMP_Init+0xec>
 8003d42:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003d46:	e007      	b.n	8003d58 <HAL_COMP_Init+0xfc>
 8003d48:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003d4c:	e004      	b.n	8003d58 <HAL_COMP_Init+0xfc>
 8003d4e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003d52:	e001      	b.n	8003d58 <HAL_COMP_Init+0xfc>
 8003d54:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003d58:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if ((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	f003 0303 	and.w	r3, r3, #3
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d037      	beq.n	8003dd6 <HAL_COMP_Init+0x17a>
    {
      /* Configure EXTI rising edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	f003 0310 	and.w	r3, r3, #16
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d003      	beq.n	8003d7a <HAL_COMP_Init+0x11e>
        else
        {
          LL_EXTI_EnableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003d72:	6938      	ldr	r0, [r7, #16]
 8003d74:	f7ff ff16 	bl	8003ba4 <LL_EXTI_EnableRisingTrig_0_31>
 8003d78:	e002      	b.n	8003d80 <HAL_COMP_Init+0x124>
        else
        {
          LL_EXTI_DisableRisingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003d7a:	6938      	ldr	r0, [r7, #16]
 8003d7c:	f7ff ff24 	bl	8003bc8 <LL_EXTI_DisableRisingTrig_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	f003 0320 	and.w	r3, r3, #32
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d003      	beq.n	8003d94 <HAL_COMP_Init+0x138>
        else
        {
          LL_EXTI_EnableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003d8c:	6938      	ldr	r0, [r7, #16]
 8003d8e:	f7ff ff2f 	bl	8003bf0 <LL_EXTI_EnableFallingTrig_0_31>
 8003d92:	e002      	b.n	8003d9a <HAL_COMP_Init+0x13e>
        else
        {
          LL_EXTI_DisableFallingTrig_0_31(exti_line);
        }
#else
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 8003d94:	6938      	ldr	r0, [r7, #16]
 8003d96:	f7ff ff3d 	bl	8003c14 <LL_EXTI_DisableFallingTrig_0_31>
      else
      {
        LL_EXTI_ClearFlag_0_31(exti_line);
      }
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
 8003d9a:	6938      	ldr	r0, [r7, #16]
 8003d9c:	f7ff ff4e 	bl	8003c3c <LL_EXTI_ClearFlag_0_31>
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	699b      	ldr	r3, [r3, #24]
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d003      	beq.n	8003db4 <HAL_COMP_Init+0x158>
        else
        {
          LL_EXTI_EnableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_EnableEvent_0_31(exti_line);
 8003dac:	6938      	ldr	r0, [r7, #16]
 8003dae:	f7ff fed3 	bl	8003b58 <LL_EXTI_EnableEvent_0_31>
 8003db2:	e002      	b.n	8003dba <HAL_COMP_Init+0x15e>
        else
        {
          LL_EXTI_DisableEvent_0_31(exti_line);
        }
#else
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003db4:	6938      	ldr	r0, [r7, #16]
 8003db6:	f7ff fee1 	bl	8003b7c <LL_EXTI_DisableEvent_0_31>
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if ((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d003      	beq.n	8003dce <HAL_COMP_Init+0x172>
        else
        {
          LL_EXTI_EnableIT_0_31(exti_line);
        }
#else
        LL_EXTI_EnableIT_0_31(exti_line);
 8003dc6:	6938      	ldr	r0, [r7, #16]
 8003dc8:	f7ff fea0 	bl	8003b0c <LL_EXTI_EnableIT_0_31>
 8003dcc:	e009      	b.n	8003de2 <HAL_COMP_Init+0x186>
        else
        {
          LL_EXTI_DisableIT_0_31(exti_line);
        }
#else
        LL_EXTI_DisableIT_0_31(exti_line);
 8003dce:	6938      	ldr	r0, [r7, #16]
 8003dd0:	f7ff feae 	bl	8003b30 <LL_EXTI_DisableIT_0_31>
 8003dd4:	e005      	b.n	8003de2 <HAL_COMP_Init+0x186>
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
      }
#else
      LL_EXTI_DisableEvent_0_31(exti_line);
 8003dd6:	6938      	ldr	r0, [r7, #16]
 8003dd8:	f7ff fed0 	bl	8003b7c <LL_EXTI_DisableEvent_0_31>
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
      }
#else
      LL_EXTI_DisableIT_0_31(exti_line);
 8003ddc:	6938      	ldr	r0, [r7, #16]
 8003dde:	f7ff fea7 	bl	8003b30 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	7f5b      	ldrb	r3, [r3, #29]
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d102      	bne.n	8003df2 <HAL_COMP_Init+0x196>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	2201      	movs	r2, #1
 8003df0:	775a      	strb	r2, [r3, #29]
    }
  }

  return status;
 8003df2:	7ffb      	ldrb	r3, [r7, #31]
}
 8003df4:	4618      	mov	r0, r3
 8003df6:	3720      	adds	r7, #32
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	bd80      	pop	{r7, pc}
 8003dfc:	ff007e0f 	.word	0xff007e0f
 8003e00:	20000000 	.word	0x20000000
 8003e04:	053e2d63 	.word	0x053e2d63
 8003e08:	40010200 	.word	0x40010200
 8003e0c:	40010204 	.word	0x40010204
 8003e10:	40010208 	.word	0x40010208

08003e14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b085      	sub	sp, #20
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	f003 0307 	and.w	r3, r3, #7
 8003e22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e24:	4b0c      	ldr	r3, [pc, #48]	@ (8003e58 <__NVIC_SetPriorityGrouping+0x44>)
 8003e26:	68db      	ldr	r3, [r3, #12]
 8003e28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e2a:	68ba      	ldr	r2, [r7, #8]
 8003e2c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003e30:	4013      	ands	r3, r2
 8003e32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003e3c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003e40:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003e46:	4a04      	ldr	r2, [pc, #16]	@ (8003e58 <__NVIC_SetPriorityGrouping+0x44>)
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	60d3      	str	r3, [r2, #12]
}
 8003e4c:	bf00      	nop
 8003e4e:	3714      	adds	r7, #20
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr
 8003e58:	e000ed00 	.word	0xe000ed00

08003e5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003e5c:	b480      	push	{r7}
 8003e5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003e60:	4b04      	ldr	r3, [pc, #16]	@ (8003e74 <__NVIC_GetPriorityGrouping+0x18>)
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	0a1b      	lsrs	r3, r3, #8
 8003e66:	f003 0307 	and.w	r3, r3, #7
}
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	46bd      	mov	sp, r7
 8003e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e72:	4770      	bx	lr
 8003e74:	e000ed00 	.word	0xe000ed00

08003e78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	4603      	mov	r3, r0
 8003e80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	db0b      	blt.n	8003ea2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e8a:	79fb      	ldrb	r3, [r7, #7]
 8003e8c:	f003 021f 	and.w	r2, r3, #31
 8003e90:	4907      	ldr	r1, [pc, #28]	@ (8003eb0 <__NVIC_EnableIRQ+0x38>)
 8003e92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e96:	095b      	lsrs	r3, r3, #5
 8003e98:	2001      	movs	r0, #1
 8003e9a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003ea2:	bf00      	nop
 8003ea4:	370c      	adds	r7, #12
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	e000e100 	.word	0xe000e100

08003eb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003eb4:	b480      	push	{r7}
 8003eb6:	b083      	sub	sp, #12
 8003eb8:	af00      	add	r7, sp, #0
 8003eba:	4603      	mov	r3, r0
 8003ebc:	6039      	str	r1, [r7, #0]
 8003ebe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ec0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	db0a      	blt.n	8003ede <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	b2da      	uxtb	r2, r3
 8003ecc:	490c      	ldr	r1, [pc, #48]	@ (8003f00 <__NVIC_SetPriority+0x4c>)
 8003ece:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ed2:	0112      	lsls	r2, r2, #4
 8003ed4:	b2d2      	uxtb	r2, r2
 8003ed6:	440b      	add	r3, r1
 8003ed8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003edc:	e00a      	b.n	8003ef4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ede:	683b      	ldr	r3, [r7, #0]
 8003ee0:	b2da      	uxtb	r2, r3
 8003ee2:	4908      	ldr	r1, [pc, #32]	@ (8003f04 <__NVIC_SetPriority+0x50>)
 8003ee4:	79fb      	ldrb	r3, [r7, #7]
 8003ee6:	f003 030f 	and.w	r3, r3, #15
 8003eea:	3b04      	subs	r3, #4
 8003eec:	0112      	lsls	r2, r2, #4
 8003eee:	b2d2      	uxtb	r2, r2
 8003ef0:	440b      	add	r3, r1
 8003ef2:	761a      	strb	r2, [r3, #24]
}
 8003ef4:	bf00      	nop
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr
 8003f00:	e000e100 	.word	0xe000e100
 8003f04:	e000ed00 	.word	0xe000ed00

08003f08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b089      	sub	sp, #36	@ 0x24
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	60f8      	str	r0, [r7, #12]
 8003f10:	60b9      	str	r1, [r7, #8]
 8003f12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	f1c3 0307 	rsb	r3, r3, #7
 8003f22:	2b04      	cmp	r3, #4
 8003f24:	bf28      	it	cs
 8003f26:	2304      	movcs	r3, #4
 8003f28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	3304      	adds	r3, #4
 8003f2e:	2b06      	cmp	r3, #6
 8003f30:	d902      	bls.n	8003f38 <NVIC_EncodePriority+0x30>
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	3b03      	subs	r3, #3
 8003f36:	e000      	b.n	8003f3a <NVIC_EncodePriority+0x32>
 8003f38:	2300      	movs	r3, #0
 8003f3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f3c:	f04f 32ff 	mov.w	r2, #4294967295
 8003f40:	69bb      	ldr	r3, [r7, #24]
 8003f42:	fa02 f303 	lsl.w	r3, r2, r3
 8003f46:	43da      	mvns	r2, r3
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	401a      	ands	r2, r3
 8003f4c:	697b      	ldr	r3, [r7, #20]
 8003f4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f50:	f04f 31ff 	mov.w	r1, #4294967295
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	fa01 f303 	lsl.w	r3, r1, r3
 8003f5a:	43d9      	mvns	r1, r3
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f60:	4313      	orrs	r3, r2
         );
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3724      	adds	r7, #36	@ 0x24
 8003f66:	46bd      	mov	sp, r7
 8003f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6c:	4770      	bx	lr
	...

08003f70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b082      	sub	sp, #8
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	3b01      	subs	r3, #1
 8003f7c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003f80:	d301      	bcc.n	8003f86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003f82:	2301      	movs	r3, #1
 8003f84:	e00f      	b.n	8003fa6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003f86:	4a0a      	ldr	r2, [pc, #40]	@ (8003fb0 <SysTick_Config+0x40>)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	3b01      	subs	r3, #1
 8003f8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003f8e:	210f      	movs	r1, #15
 8003f90:	f04f 30ff 	mov.w	r0, #4294967295
 8003f94:	f7ff ff8e 	bl	8003eb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003f98:	4b05      	ldr	r3, [pc, #20]	@ (8003fb0 <SysTick_Config+0x40>)
 8003f9a:	2200      	movs	r2, #0
 8003f9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003f9e:	4b04      	ldr	r3, [pc, #16]	@ (8003fb0 <SysTick_Config+0x40>)
 8003fa0:	2207      	movs	r2, #7
 8003fa2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003fa4:	2300      	movs	r3, #0
}
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	e000e010 	.word	0xe000e010

08003fb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003fbc:	6878      	ldr	r0, [r7, #4]
 8003fbe:	f7ff ff29 	bl	8003e14 <__NVIC_SetPriorityGrouping>
}
 8003fc2:	bf00      	nop
 8003fc4:	3708      	adds	r7, #8
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	bd80      	pop	{r7, pc}

08003fca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fca:	b580      	push	{r7, lr}
 8003fcc:	b086      	sub	sp, #24
 8003fce:	af00      	add	r7, sp, #0
 8003fd0:	4603      	mov	r3, r0
 8003fd2:	60b9      	str	r1, [r7, #8]
 8003fd4:	607a      	str	r2, [r7, #4]
 8003fd6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003fd8:	f7ff ff40 	bl	8003e5c <__NVIC_GetPriorityGrouping>
 8003fdc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	68b9      	ldr	r1, [r7, #8]
 8003fe2:	6978      	ldr	r0, [r7, #20]
 8003fe4:	f7ff ff90 	bl	8003f08 <NVIC_EncodePriority>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003fee:	4611      	mov	r1, r2
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f7ff ff5f 	bl	8003eb4 <__NVIC_SetPriority>
}
 8003ff6:	bf00      	nop
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b082      	sub	sp, #8
 8004002:	af00      	add	r7, sp, #0
 8004004:	4603      	mov	r3, r0
 8004006:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800400c:	4618      	mov	r0, r3
 800400e:	f7ff ff33 	bl	8003e78 <__NVIC_EnableIRQ>
}
 8004012:	bf00      	nop
 8004014:	3708      	adds	r7, #8
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}

0800401a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800401a:	b580      	push	{r7, lr}
 800401c:	b082      	sub	sp, #8
 800401e:	af00      	add	r7, sp, #0
 8004020:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f7ff ffa4 	bl	8003f70 <SysTick_Config>
 8004028:	4603      	mov	r3, r0
}
 800402a:	4618      	mov	r0, r3
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
	...

08004034 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d101      	bne.n	8004046 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8004042:	2301      	movs	r3, #1
 8004044:	e054      	b.n	80040f0 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	7f5b      	ldrb	r3, [r3, #29]
 800404a:	b2db      	uxtb	r3, r3
 800404c:	2b00      	cmp	r3, #0
 800404e:	d105      	bne.n	800405c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7fd fd4e 	bl	8001af8 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2202      	movs	r2, #2
 8004060:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	791b      	ldrb	r3, [r3, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d10c      	bne.n	8004084 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	4a22      	ldr	r2, [pc, #136]	@ (80040f8 <HAL_CRC_Init+0xc4>)
 8004070:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	689a      	ldr	r2, [r3, #8]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f022 0218 	bic.w	r2, r2, #24
 8004080:	609a      	str	r2, [r3, #8]
 8004082:	e00c      	b.n	800409e <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6899      	ldr	r1, [r3, #8]
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	461a      	mov	r2, r3
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f834 	bl	80040fc <HAL_CRCEx_Polynomial_Set>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800409a:	2301      	movs	r3, #1
 800409c:	e028      	b.n	80040f0 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	795b      	ldrb	r3, [r3, #5]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d105      	bne.n	80040b2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f04f 32ff 	mov.w	r2, #4294967295
 80040ae:	611a      	str	r2, [r3, #16]
 80040b0:	e004      	b.n	80040bc <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	6912      	ldr	r2, [r2, #16]
 80040ba:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	695a      	ldr	r2, [r3, #20]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	430a      	orrs	r2, r1
 80040d0:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	699a      	ldr	r2, [r3, #24]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	430a      	orrs	r2, r1
 80040e6:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2201      	movs	r2, #1
 80040ec:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80040ee:	2300      	movs	r3, #0
}
 80040f0:	4618      	mov	r0, r3
 80040f2:	3708      	adds	r7, #8
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}
 80040f8:	04c11db7 	.word	0x04c11db7

080040fc <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b087      	sub	sp, #28
 8004100:	af00      	add	r7, sp, #0
 8004102:	60f8      	str	r0, [r7, #12]
 8004104:	60b9      	str	r1, [r7, #8]
 8004106:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004108:	2300      	movs	r3, #0
 800410a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800410c:	231f      	movs	r3, #31
 800410e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	f003 0301 	and.w	r3, r3, #1
 8004116:	2b00      	cmp	r3, #0
 8004118:	d102      	bne.n	8004120 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	75fb      	strb	r3, [r7, #23]
 800411e:	e063      	b.n	80041e8 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8004120:	bf00      	nop
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	1e5a      	subs	r2, r3, #1
 8004126:	613a      	str	r2, [r7, #16]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d009      	beq.n	8004140 <HAL_CRCEx_Polynomial_Set+0x44>
 800412c:	693b      	ldr	r3, [r7, #16]
 800412e:	f003 031f 	and.w	r3, r3, #31
 8004132:	68ba      	ldr	r2, [r7, #8]
 8004134:	fa22 f303 	lsr.w	r3, r2, r3
 8004138:	f003 0301 	and.w	r3, r3, #1
 800413c:	2b00      	cmp	r3, #0
 800413e:	d0f0      	beq.n	8004122 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b18      	cmp	r3, #24
 8004144:	d846      	bhi.n	80041d4 <HAL_CRCEx_Polynomial_Set+0xd8>
 8004146:	a201      	add	r2, pc, #4	@ (adr r2, 800414c <HAL_CRCEx_Polynomial_Set+0x50>)
 8004148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800414c:	080041db 	.word	0x080041db
 8004150:	080041d5 	.word	0x080041d5
 8004154:	080041d5 	.word	0x080041d5
 8004158:	080041d5 	.word	0x080041d5
 800415c:	080041d5 	.word	0x080041d5
 8004160:	080041d5 	.word	0x080041d5
 8004164:	080041d5 	.word	0x080041d5
 8004168:	080041d5 	.word	0x080041d5
 800416c:	080041c9 	.word	0x080041c9
 8004170:	080041d5 	.word	0x080041d5
 8004174:	080041d5 	.word	0x080041d5
 8004178:	080041d5 	.word	0x080041d5
 800417c:	080041d5 	.word	0x080041d5
 8004180:	080041d5 	.word	0x080041d5
 8004184:	080041d5 	.word	0x080041d5
 8004188:	080041d5 	.word	0x080041d5
 800418c:	080041bd 	.word	0x080041bd
 8004190:	080041d5 	.word	0x080041d5
 8004194:	080041d5 	.word	0x080041d5
 8004198:	080041d5 	.word	0x080041d5
 800419c:	080041d5 	.word	0x080041d5
 80041a0:	080041d5 	.word	0x080041d5
 80041a4:	080041d5 	.word	0x080041d5
 80041a8:	080041d5 	.word	0x080041d5
 80041ac:	080041b1 	.word	0x080041b1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	2b06      	cmp	r3, #6
 80041b4:	d913      	bls.n	80041de <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80041b6:	2301      	movs	r3, #1
 80041b8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80041ba:	e010      	b.n	80041de <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	2b07      	cmp	r3, #7
 80041c0:	d90f      	bls.n	80041e2 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80041c6:	e00c      	b.n	80041e2 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	2b0f      	cmp	r3, #15
 80041cc:	d90b      	bls.n	80041e6 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80041d2:	e008      	b.n	80041e6 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	75fb      	strb	r3, [r7, #23]
        break;
 80041d8:	e006      	b.n	80041e8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80041da:	bf00      	nop
 80041dc:	e004      	b.n	80041e8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80041de:	bf00      	nop
 80041e0:	e002      	b.n	80041e8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80041e2:	bf00      	nop
 80041e4:	e000      	b.n	80041e8 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 80041e6:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 80041e8:	7dfb      	ldrb	r3, [r7, #23]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d10d      	bne.n	800420a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	68ba      	ldr	r2, [r7, #8]
 80041f4:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f023 0118 	bic.w	r1, r3, #24
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	430a      	orrs	r2, r1
 8004208:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800420a:	7dfb      	ldrb	r3, [r7, #23]
}
 800420c:	4618      	mov	r0, r3
 800420e:	371c      	adds	r7, #28
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004218:	b580      	push	{r7, lr}
 800421a:	b082      	sub	sp, #8
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d101      	bne.n	800422a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8004226:	2301      	movs	r3, #1
 8004228:	e014      	b.n	8004254 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	791b      	ldrb	r3, [r3, #4]
 800422e:	b2db      	uxtb	r3, r3
 8004230:	2b00      	cmp	r3, #0
 8004232:	d105      	bne.n	8004240 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2200      	movs	r2, #0
 8004238:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f7fd fc7c 	bl	8001b38 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2202      	movs	r2, #2
 8004244:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004252:	2300      	movs	r3, #0
}
 8004254:	4618      	mov	r0, r3
 8004256:	3708      	adds	r7, #8
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b08a      	sub	sp, #40	@ 0x28
 8004260:	af00      	add	r7, sp, #0
 8004262:	60f8      	str	r0, [r7, #12]
 8004264:	60b9      	str	r1, [r7, #8]
 8004266:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004268:	2300      	movs	r3, #0
 800426a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2b00      	cmp	r3, #0
 8004270:	d002      	beq.n	8004278 <HAL_DAC_ConfigChannel+0x1c>
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d101      	bne.n	800427c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e1a1      	b.n	80045c0 <HAL_DAC_ConfigChannel+0x364>
  if ((sConfig->DAC_UserTrimming) == DAC_TRIMMING_USER)
  {
    assert_param(IS_DAC_TRIMMINGVALUE(sConfig->DAC_TrimmingValue));
  }
  assert_param(IS_DAC_SAMPLEANDHOLD(sConfig->DAC_SampleAndHold));
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	689b      	ldr	r3, [r3, #8]
 8004280:	2b04      	cmp	r3, #4
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	795b      	ldrb	r3, [r3, #5]
 8004286:	2b01      	cmp	r3, #1
 8004288:	d101      	bne.n	800428e <HAL_DAC_ConfigChannel+0x32>
 800428a:	2302      	movs	r3, #2
 800428c:	e198      	b.n	80045c0 <HAL_DAC_ConfigChannel+0x364>
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2201      	movs	r2, #1
 8004292:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	2202      	movs	r2, #2
 8004298:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	689b      	ldr	r3, [r3, #8]
 800429e:	2b04      	cmp	r3, #4
 80042a0:	d17a      	bne.n	8004398 <HAL_DAC_ConfigChannel+0x13c>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80042a2:	f7fe f867 	bl	8002374 <HAL_GetTick>
 80042a6:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d13d      	bne.n	800432a <HAL_DAC_ConfigChannel+0xce>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042ae:	e018      	b.n	80042e2 <HAL_DAC_ConfigChannel+0x86>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80042b0:	f7fe f860 	bl	8002374 <HAL_GetTick>
 80042b4:	4602      	mov	r2, r0
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	1ad3      	subs	r3, r2, r3
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d911      	bls.n	80042e2 <HAL_DAC_ConfigChannel+0x86>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d00a      	beq.n	80042e2 <HAL_DAC_ConfigChannel+0x86>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	691b      	ldr	r3, [r3, #16]
 80042d0:	f043 0208 	orr.w	r2, r3, #8
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	2203      	movs	r2, #3
 80042dc:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e16e      	b.n	80045c0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1df      	bne.n	80042b0 <HAL_DAC_ConfigChannel+0x54>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	68ba      	ldr	r2, [r7, #8]
 80042f6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80042f8:	641a      	str	r2, [r3, #64]	@ 0x40
 80042fa:	e020      	b.n	800433e <HAL_DAC_ConfigChannel+0xe2>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80042fc:	f7fe f83a 	bl	8002374 <HAL_GetTick>
 8004300:	4602      	mov	r2, r0
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	2b01      	cmp	r3, #1
 8004308:	d90f      	bls.n	800432a <HAL_DAC_ConfigChannel+0xce>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004310:	2b00      	cmp	r3, #0
 8004312:	da0a      	bge.n	800432a <HAL_DAC_ConfigChannel+0xce>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	691b      	ldr	r3, [r3, #16]
 8004318:	f043 0208 	orr.w	r2, r3, #8
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	2203      	movs	r2, #3
 8004324:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8004326:	2303      	movs	r3, #3
 8004328:	e14a      	b.n	80045c0 <HAL_DAC_ConfigChannel+0x364>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004330:	2b00      	cmp	r3, #0
 8004332:	dbe3      	blt.n	80042fc <HAL_DAC_ConfigChannel+0xa0>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	68ba      	ldr	r2, [r7, #8]
 800433a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800433c:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	f003 0310 	and.w	r3, r3, #16
 800434a:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800434e:	fa01 f303 	lsl.w	r3, r1, r3
 8004352:	43db      	mvns	r3, r3
 8004354:	ea02 0103 	and.w	r1, r2, r3
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	f003 0310 	and.w	r3, r3, #16
 8004362:	409a      	lsls	r2, r3
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	430a      	orrs	r2, r1
 800436a:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	f003 0310 	and.w	r3, r3, #16
 8004378:	21ff      	movs	r1, #255	@ 0xff
 800437a:	fa01 f303 	lsl.w	r3, r1, r3
 800437e:	43db      	mvns	r3, r3
 8004380:	ea02 0103 	and.w	r1, r2, r3
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f003 0310 	and.w	r3, r3, #16
 800438e:	409a      	lsls	r2, r3
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	430a      	orrs	r2, r1
 8004396:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	69db      	ldr	r3, [r3, #28]
 800439c:	2b01      	cmp	r3, #1
 800439e:	d11d      	bne.n	80043dc <HAL_DAC_ConfigChannel+0x180>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a6:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	f003 0310 	and.w	r3, r3, #16
 80043ae:	221f      	movs	r2, #31
 80043b0:	fa02 f303 	lsl.w	r3, r2, r3
 80043b4:	43db      	mvns	r3, r3
 80043b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043b8:	4013      	ands	r3, r2
 80043ba:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80043bc:	68bb      	ldr	r3, [r7, #8]
 80043be:	6a1b      	ldr	r3, [r3, #32]
 80043c0:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f003 0310 	and.w	r3, r3, #16
 80043c8:	697a      	ldr	r2, [r7, #20]
 80043ca:	fa02 f303 	lsl.w	r3, r2, r3
 80043ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043d0:	4313      	orrs	r3, r2
 80043d2:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043da:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80043e2:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	f003 0310 	and.w	r3, r3, #16
 80043ea:	2207      	movs	r2, #7
 80043ec:	fa02 f303 	lsl.w	r3, r2, r3
 80043f0:	43db      	mvns	r3, r3
 80043f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043f4:	4013      	ands	r3, r2
 80043f6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80043f8:	68bb      	ldr	r3, [r7, #8]
 80043fa:	699b      	ldr	r3, [r3, #24]
 80043fc:	2b01      	cmp	r3, #1
 80043fe:	d102      	bne.n	8004406 <HAL_DAC_ConfigChannel+0x1aa>
  {
    connectOnChip = 0x00000000UL;
 8004400:	2300      	movs	r3, #0
 8004402:	623b      	str	r3, [r7, #32]
 8004404:	e00f      	b.n	8004426 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	2b02      	cmp	r3, #2
 800440c:	d102      	bne.n	8004414 <HAL_DAC_ConfigChannel+0x1b8>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 800440e:	2301      	movs	r3, #1
 8004410:	623b      	str	r3, [r7, #32]
 8004412:	e008      	b.n	8004426 <HAL_DAC_ConfigChannel+0x1ca>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	695b      	ldr	r3, [r3, #20]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d102      	bne.n	8004422 <HAL_DAC_ConfigChannel+0x1c6>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 800441c:	2301      	movs	r3, #1
 800441e:	623b      	str	r3, [r7, #32]
 8004420:	e001      	b.n	8004426 <HAL_DAC_ConfigChannel+0x1ca>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8004422:	2300      	movs	r3, #0
 8004424:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8004426:	68bb      	ldr	r3, [r7, #8]
 8004428:	689a      	ldr	r2, [r3, #8]
 800442a:	68bb      	ldr	r3, [r7, #8]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	4313      	orrs	r3, r2
 8004430:	6a3a      	ldr	r2, [r7, #32]
 8004432:	4313      	orrs	r3, r2
 8004434:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	f003 0310 	and.w	r3, r3, #16
 800443c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004440:	fa02 f303 	lsl.w	r3, r2, r3
 8004444:	43db      	mvns	r3, r3
 8004446:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004448:	4013      	ands	r3, r2
 800444a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800444c:	68bb      	ldr	r3, [r7, #8]
 800444e:	791b      	ldrb	r3, [r3, #4]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d102      	bne.n	800445a <HAL_DAC_ConfigChannel+0x1fe>
 8004454:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004458:	e000      	b.n	800445c <HAL_DAC_ConfigChannel+0x200>
 800445a:	2300      	movs	r3, #0
 800445c:	697a      	ldr	r2, [r7, #20]
 800445e:	4313      	orrs	r3, r2
 8004460:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f003 0310 	and.w	r3, r3, #16
 8004468:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800446c:	fa02 f303 	lsl.w	r3, r2, r3
 8004470:	43db      	mvns	r3, r3
 8004472:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004474:	4013      	ands	r3, r2
 8004476:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	795b      	ldrb	r3, [r3, #5]
 800447c:	2b01      	cmp	r3, #1
 800447e:	d102      	bne.n	8004486 <HAL_DAC_ConfigChannel+0x22a>
 8004480:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004484:	e000      	b.n	8004488 <HAL_DAC_ConfigChannel+0x22c>
 8004486:	2300      	movs	r3, #0
 8004488:	697a      	ldr	r2, [r7, #20]
 800448a:	4313      	orrs	r3, r2
 800448c:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800448e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004490:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8004494:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	2b02      	cmp	r3, #2
 800449c:	d114      	bne.n	80044c8 <HAL_DAC_ConfigChannel+0x26c>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800449e:	f004 fad9 	bl	8008a54 <HAL_RCC_GetHCLKFreq>
 80044a2:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	4a48      	ldr	r2, [pc, #288]	@ (80045c8 <HAL_DAC_ConfigChannel+0x36c>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d904      	bls.n	80044b6 <HAL_DAC_ConfigChannel+0x25a>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 80044ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80044b2:	627b      	str	r3, [r7, #36]	@ 0x24
 80044b4:	e00f      	b.n	80044d6 <HAL_DAC_ConfigChannel+0x27a>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80044b6:	693b      	ldr	r3, [r7, #16]
 80044b8:	4a44      	ldr	r2, [pc, #272]	@ (80045cc <HAL_DAC_ConfigChannel+0x370>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d90a      	bls.n	80044d4 <HAL_DAC_ConfigChannel+0x278>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 80044be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80044c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80044c6:	e006      	b.n	80044d6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ce:	4313      	orrs	r3, r2
 80044d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d2:	e000      	b.n	80044d6 <HAL_DAC_ConfigChannel+0x27a>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 80044d4:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	f003 0310 	and.w	r3, r3, #16
 80044dc:	697a      	ldr	r2, [r7, #20]
 80044de:	fa02 f303 	lsl.w	r3, r2, r3
 80044e2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e4:	4313      	orrs	r3, r2
 80044e6:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ee:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	6819      	ldr	r1, [r3, #0]
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f003 0310 	and.w	r3, r3, #16
 80044fc:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004500:	fa02 f303 	lsl.w	r3, r2, r3
 8004504:	43da      	mvns	r2, r3
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	400a      	ands	r2, r1
 800450c:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	f003 0310 	and.w	r3, r3, #16
 800451c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004520:	fa02 f303 	lsl.w	r3, r2, r3
 8004524:	43db      	mvns	r3, r3
 8004526:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004528:	4013      	ands	r3, r2
 800452a:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 800452c:	68bb      	ldr	r3, [r7, #8]
 800452e:	68db      	ldr	r3, [r3, #12]
 8004530:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f003 0310 	and.w	r3, r3, #16
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	fa02 f303 	lsl.w	r3, r2, r3
 800453e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004540:	4313      	orrs	r3, r2
 8004542:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800454a:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	6819      	ldr	r1, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f003 0310 	and.w	r3, r3, #16
 8004558:	22c0      	movs	r2, #192	@ 0xc0
 800455a:	fa02 f303 	lsl.w	r3, r2, r3
 800455e:	43da      	mvns	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	400a      	ands	r2, r1
 8004566:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	089b      	lsrs	r3, r3, #2
 800456e:	f003 030f 	and.w	r3, r3, #15
 8004572:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8004574:	68bb      	ldr	r3, [r7, #8]
 8004576:	691b      	ldr	r3, [r3, #16]
 8004578:	089b      	lsrs	r3, r3, #2
 800457a:	021b      	lsls	r3, r3, #8
 800457c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004580:	697a      	ldr	r2, [r7, #20]
 8004582:	4313      	orrs	r3, r2
 8004584:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	f003 0310 	and.w	r3, r3, #16
 8004592:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8004596:	fa01 f303 	lsl.w	r3, r1, r3
 800459a:	43db      	mvns	r3, r3
 800459c:	ea02 0103 	and.w	r1, r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f003 0310 	and.w	r3, r3, #16
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	409a      	lsls	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	430a      	orrs	r2, r1
 80045b0:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2201      	movs	r2, #1
 80045b6:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	2200      	movs	r2, #0
 80045bc:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80045be:	7ffb      	ldrb	r3, [r7, #31]
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3728      	adds	r7, #40	@ 0x28
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}
 80045c8:	09896800 	.word	0x09896800
 80045cc:	04c4b400 	.word	0x04c4b400

080045d0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b084      	sub	sp, #16
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e08d      	b.n	80046fe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	461a      	mov	r2, r3
 80045e8:	4b47      	ldr	r3, [pc, #284]	@ (8004708 <HAL_DMA_Init+0x138>)
 80045ea:	429a      	cmp	r2, r3
 80045ec:	d80f      	bhi.n	800460e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	461a      	mov	r2, r3
 80045f4:	4b45      	ldr	r3, [pc, #276]	@ (800470c <HAL_DMA_Init+0x13c>)
 80045f6:	4413      	add	r3, r2
 80045f8:	4a45      	ldr	r2, [pc, #276]	@ (8004710 <HAL_DMA_Init+0x140>)
 80045fa:	fba2 2303 	umull	r2, r3, r2, r3
 80045fe:	091b      	lsrs	r3, r3, #4
 8004600:	009a      	lsls	r2, r3, #2
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	4a42      	ldr	r2, [pc, #264]	@ (8004714 <HAL_DMA_Init+0x144>)
 800460a:	641a      	str	r2, [r3, #64]	@ 0x40
 800460c:	e00e      	b.n	800462c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	461a      	mov	r2, r3
 8004614:	4b40      	ldr	r3, [pc, #256]	@ (8004718 <HAL_DMA_Init+0x148>)
 8004616:	4413      	add	r3, r2
 8004618:	4a3d      	ldr	r2, [pc, #244]	@ (8004710 <HAL_DMA_Init+0x140>)
 800461a:	fba2 2303 	umull	r2, r3, r2, r3
 800461e:	091b      	lsrs	r3, r3, #4
 8004620:	009a      	lsls	r2, r3, #2
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a3c      	ldr	r2, [pc, #240]	@ (800471c <HAL_DMA_Init+0x14c>)
 800462a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2202      	movs	r2, #2
 8004630:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004642:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004646:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004650:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	691b      	ldr	r3, [r3, #16]
 8004656:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800465c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	699b      	ldr	r3, [r3, #24]
 8004662:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004668:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	6a1b      	ldr	r3, [r3, #32]
 800466e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	4313      	orrs	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 fa1e 	bl	8004ac0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800468c:	d102      	bne.n	8004694 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2200      	movs	r2, #0
 8004692:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685a      	ldr	r2, [r3, #4]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800469c:	b2d2      	uxtb	r2, r2
 800469e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80046a4:	687a      	ldr	r2, [r7, #4]
 80046a6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80046a8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d010      	beq.n	80046d4 <HAL_DMA_Init+0x104>
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b04      	cmp	r3, #4
 80046b8:	d80c      	bhi.n	80046d4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80046ba:	6878      	ldr	r0, [r7, #4]
 80046bc:	f000 fa3e 	bl	8004b3c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046c4:	2200      	movs	r2, #0
 80046c6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046cc:	687a      	ldr	r2, [r7, #4]
 80046ce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80046d0:	605a      	str	r2, [r3, #4]
 80046d2:	e008      	b.n	80046e6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2200      	movs	r2, #0
 80046d8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	2200      	movs	r2, #0
 80046de:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2201      	movs	r2, #1
 80046f0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	3710      	adds	r7, #16
 8004702:	46bd      	mov	sp, r7
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	40020407 	.word	0x40020407
 800470c:	bffdfff8 	.word	0xbffdfff8
 8004710:	cccccccd 	.word	0xcccccccd
 8004714:	40020000 	.word	0x40020000
 8004718:	bffdfbf8 	.word	0xbffdfbf8
 800471c:	40020400 	.word	0x40020400

08004720 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b086      	sub	sp, #24
 8004724:	af00      	add	r7, sp, #0
 8004726:	60f8      	str	r0, [r7, #12]
 8004728:	60b9      	str	r1, [r7, #8]
 800472a:	607a      	str	r2, [r7, #4]
 800472c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800472e:	2300      	movs	r3, #0
 8004730:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004738:	2b01      	cmp	r3, #1
 800473a:	d101      	bne.n	8004740 <HAL_DMA_Start_IT+0x20>
 800473c:	2302      	movs	r3, #2
 800473e:	e066      	b.n	800480e <HAL_DMA_Start_IT+0xee>
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800474e:	b2db      	uxtb	r3, r3
 8004750:	2b01      	cmp	r3, #1
 8004752:	d155      	bne.n	8004800 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	2202      	movs	r2, #2
 8004758:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	2200      	movs	r2, #0
 8004760:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f022 0201 	bic.w	r2, r2, #1
 8004770:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004772:	683b      	ldr	r3, [r7, #0]
 8004774:	687a      	ldr	r2, [r7, #4]
 8004776:	68b9      	ldr	r1, [r7, #8]
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 f962 	bl	8004a42 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004782:	2b00      	cmp	r3, #0
 8004784:	d008      	beq.n	8004798 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f042 020e 	orr.w	r2, r2, #14
 8004794:	601a      	str	r2, [r3, #0]
 8004796:	e00f      	b.n	80047b8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	681a      	ldr	r2, [r3, #0]
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f022 0204 	bic.w	r2, r2, #4
 80047a6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681a      	ldr	r2, [r3, #0]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f042 020a 	orr.w	r2, r2, #10
 80047b6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d007      	beq.n	80047d6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047d4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d007      	beq.n	80047ee <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80047ec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f042 0201 	orr.w	r2, r2, #1
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	e005      	b.n	800480c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8004808:	2302      	movs	r3, #2
 800480a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 800480c:	7dfb      	ldrb	r3, [r7, #23]
}
 800480e:	4618      	mov	r0, r3
 8004810:	3718      	adds	r7, #24
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}

08004816 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004816:	b580      	push	{r7, lr}
 8004818:	b084      	sub	sp, #16
 800481a:	af00      	add	r7, sp, #0
 800481c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800481e:	2300      	movs	r3, #0
 8004820:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b02      	cmp	r3, #2
 800482c:	d00d      	beq.n	800484a <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2204      	movs	r2, #4
 8004832:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	2201      	movs	r2, #1
 8004838:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8004844:	2301      	movs	r3, #1
 8004846:	73fb      	strb	r3, [r7, #15]
 8004848:	e047      	b.n	80048da <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	681a      	ldr	r2, [r3, #0]
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f022 020e 	bic.w	r2, r2, #14
 8004858:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f022 0201 	bic.w	r2, r2, #1
 8004868:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004874:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004878:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800487e:	f003 021f 	and.w	r2, r3, #31
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004886:	2101      	movs	r1, #1
 8004888:	fa01 f202 	lsl.w	r2, r1, r2
 800488c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004896:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800489c:	2b00      	cmp	r3, #0
 800489e:	d00c      	beq.n	80048ba <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048aa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048ae:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048b8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d003      	beq.n	80048da <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	4798      	blx	r3
    }
  }
  return status;
 80048da:	7bfb      	ldrb	r3, [r7, #15]
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3710      	adds	r7, #16
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b084      	sub	sp, #16
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004900:	f003 031f 	and.w	r3, r3, #31
 8004904:	2204      	movs	r2, #4
 8004906:	409a      	lsls	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	4013      	ands	r3, r2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d026      	beq.n	800495e <HAL_DMA_IRQHandler+0x7a>
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	f003 0304 	and.w	r3, r3, #4
 8004916:	2b00      	cmp	r3, #0
 8004918:	d021      	beq.n	800495e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f003 0320 	and.w	r3, r3, #32
 8004924:	2b00      	cmp	r3, #0
 8004926:	d107      	bne.n	8004938 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	681a      	ldr	r2, [r3, #0]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f022 0204 	bic.w	r2, r2, #4
 8004936:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800493c:	f003 021f 	and.w	r2, r3, #31
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004944:	2104      	movs	r1, #4
 8004946:	fa01 f202 	lsl.w	r2, r1, r2
 800494a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004950:	2b00      	cmp	r3, #0
 8004952:	d071      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004958:	6878      	ldr	r0, [r7, #4]
 800495a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800495c:	e06c      	b.n	8004a38 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004962:	f003 031f 	and.w	r3, r3, #31
 8004966:	2202      	movs	r2, #2
 8004968:	409a      	lsls	r2, r3
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	4013      	ands	r3, r2
 800496e:	2b00      	cmp	r3, #0
 8004970:	d02e      	beq.n	80049d0 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	f003 0302 	and.w	r3, r3, #2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d029      	beq.n	80049d0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f003 0320 	and.w	r3, r3, #32
 8004986:	2b00      	cmp	r3, #0
 8004988:	d10b      	bne.n	80049a2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f022 020a 	bic.w	r2, r2, #10
 8004998:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049a6:	f003 021f 	and.w	r2, r3, #31
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049ae:	2102      	movs	r1, #2
 80049b0:	fa01 f202 	lsl.w	r2, r1, r2
 80049b4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	2200      	movs	r2, #0
 80049ba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d038      	beq.n	8004a38 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80049ce:	e033      	b.n	8004a38 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d4:	f003 031f 	and.w	r3, r3, #31
 80049d8:	2208      	movs	r2, #8
 80049da:	409a      	lsls	r2, r3
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	4013      	ands	r3, r2
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d02a      	beq.n	8004a3a <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80049e4:	68bb      	ldr	r3, [r7, #8]
 80049e6:	f003 0308 	and.w	r3, r3, #8
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d025      	beq.n	8004a3a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	681a      	ldr	r2, [r3, #0]
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f022 020e 	bic.w	r2, r2, #14
 80049fc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a02:	f003 021f 	and.w	r2, r3, #31
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a0a:	2101      	movs	r1, #1
 8004a0c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a10:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d004      	beq.n	8004a3a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004a38:	bf00      	nop
 8004a3a:	bf00      	nop
}
 8004a3c:	3710      	adds	r7, #16
 8004a3e:	46bd      	mov	sp, r7
 8004a40:	bd80      	pop	{r7, pc}

08004a42 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a42:	b480      	push	{r7}
 8004a44:	b085      	sub	sp, #20
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	60b9      	str	r1, [r7, #8]
 8004a4c:	607a      	str	r2, [r7, #4]
 8004a4e:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a54:	68fa      	ldr	r2, [r7, #12]
 8004a56:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004a58:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d004      	beq.n	8004a6c <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004a6a:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a70:	f003 021f 	and.w	r2, r3, #31
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a78:	2101      	movs	r1, #1
 8004a7a:	fa01 f202 	lsl.w	r2, r1, r2
 8004a7e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	683a      	ldr	r2, [r7, #0]
 8004a86:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	2b10      	cmp	r3, #16
 8004a8e:	d108      	bne.n	8004aa2 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	68ba      	ldr	r2, [r7, #8]
 8004a9e:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004aa0:	e007      	b.n	8004ab2 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	68ba      	ldr	r2, [r7, #8]
 8004aa8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	687a      	ldr	r2, [r7, #4]
 8004ab0:	60da      	str	r2, [r3, #12]
}
 8004ab2:	bf00      	nop
 8004ab4:	3714      	adds	r7, #20
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004abc:	4770      	bx	lr
	...

08004ac0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b087      	sub	sp, #28
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	461a      	mov	r2, r3
 8004ace:	4b16      	ldr	r3, [pc, #88]	@ (8004b28 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8004ad0:	429a      	cmp	r2, r3
 8004ad2:	d802      	bhi.n	8004ada <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8004ad4:	4b15      	ldr	r3, [pc, #84]	@ (8004b2c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8004ad6:	617b      	str	r3, [r7, #20]
 8004ad8:	e001      	b.n	8004ade <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8004ada:	4b15      	ldr	r3, [pc, #84]	@ (8004b30 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8004adc:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	b2db      	uxtb	r3, r3
 8004ae8:	3b08      	subs	r3, #8
 8004aea:	4a12      	ldr	r2, [pc, #72]	@ (8004b34 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8004aec:	fba2 2303 	umull	r2, r3, r2, r3
 8004af0:	091b      	lsrs	r3, r3, #4
 8004af2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004af8:	089b      	lsrs	r3, r3, #2
 8004afa:	009a      	lsls	r2, r3, #2
 8004afc:	693b      	ldr	r3, [r7, #16]
 8004afe:	4413      	add	r3, r2
 8004b00:	461a      	mov	r2, r3
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	4a0b      	ldr	r2, [pc, #44]	@ (8004b38 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8004b0a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	f003 031f 	and.w	r3, r3, #31
 8004b12:	2201      	movs	r2, #1
 8004b14:	409a      	lsls	r2, r3
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004b1a:	bf00      	nop
 8004b1c:	371c      	adds	r7, #28
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	40020407 	.word	0x40020407
 8004b2c:	40020800 	.word	0x40020800
 8004b30:	40020820 	.word	0x40020820
 8004b34:	cccccccd 	.word	0xcccccccd
 8004b38:	40020880 	.word	0x40020880

08004b3c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b085      	sub	sp, #20
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004b7c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004b50:	4413      	add	r3, r2
 8004b52:	009b      	lsls	r3, r3, #2
 8004b54:	461a      	mov	r2, r3
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	4a08      	ldr	r2, [pc, #32]	@ (8004b80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004b5e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	3b01      	subs	r3, #1
 8004b64:	f003 031f 	and.w	r3, r3, #31
 8004b68:	2201      	movs	r2, #1
 8004b6a:	409a      	lsls	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004b70:	bf00      	nop
 8004b72:	3714      	adds	r7, #20
 8004b74:	46bd      	mov	sp, r7
 8004b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7a:	4770      	bx	lr
 8004b7c:	1000823f 	.word	0x1000823f
 8004b80:	40020940 	.word	0x40020940

08004b84 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b084      	sub	sp, #16
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d101      	bne.n	8004b96 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8004b92:	2301      	movs	r3, #1
 8004b94:	e147      	b.n	8004e26 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004b9c:	b2db      	uxtb	r3, r3
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d106      	bne.n	8004bb0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8004baa:	6878      	ldr	r0, [r7, #4]
 8004bac:	f7fc fff8 	bl	8001ba0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	699a      	ldr	r2, [r3, #24]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f022 0210 	bic.w	r2, r2, #16
 8004bbe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004bc0:	f7fd fbd8 	bl	8002374 <HAL_GetTick>
 8004bc4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004bc6:	e012      	b.n	8004bee <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004bc8:	f7fd fbd4 	bl	8002374 <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	2b0a      	cmp	r3, #10
 8004bd4:	d90b      	bls.n	8004bee <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004bda:	f043 0201 	orr.w	r2, r3, #1
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2203      	movs	r2, #3
 8004be6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004bea:	2301      	movs	r3, #1
 8004bec:	e11b      	b.n	8004e26 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	699b      	ldr	r3, [r3, #24]
 8004bf4:	f003 0308 	and.w	r3, r3, #8
 8004bf8:	2b08      	cmp	r3, #8
 8004bfa:	d0e5      	beq.n	8004bc8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	699a      	ldr	r2, [r3, #24]
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f042 0201 	orr.w	r2, r2, #1
 8004c0a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c0c:	f7fd fbb2 	bl	8002374 <HAL_GetTick>
 8004c10:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004c12:	e012      	b.n	8004c3a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8004c14:	f7fd fbae 	bl	8002374 <HAL_GetTick>
 8004c18:	4602      	mov	r2, r0
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	1ad3      	subs	r3, r2, r3
 8004c1e:	2b0a      	cmp	r3, #10
 8004c20:	d90b      	bls.n	8004c3a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c26:	f043 0201 	orr.w	r2, r3, #1
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2203      	movs	r2, #3
 8004c32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004c36:	2301      	movs	r3, #1
 8004c38:	e0f5      	b.n	8004e26 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	f003 0301 	and.w	r3, r3, #1
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d0e5      	beq.n	8004c14 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	699a      	ldr	r2, [r3, #24]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f042 0202 	orr.w	r2, r2, #2
 8004c56:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	4a74      	ldr	r2, [pc, #464]	@ (8004e30 <HAL_FDCAN_Init+0x2ac>)
 8004c5e:	4293      	cmp	r3, r2
 8004c60:	d103      	bne.n	8004c6a <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8004c62:	4a74      	ldr	r2, [pc, #464]	@ (8004e34 <HAL_FDCAN_Init+0x2b0>)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	685b      	ldr	r3, [r3, #4]
 8004c68:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	7c1b      	ldrb	r3, [r3, #16]
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d108      	bne.n	8004c84 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	699a      	ldr	r2, [r3, #24]
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c80:	619a      	str	r2, [r3, #24]
 8004c82:	e007      	b.n	8004c94 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	699a      	ldr	r2, [r3, #24]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004c92:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	7c5b      	ldrb	r3, [r3, #17]
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d108      	bne.n	8004cae <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	699a      	ldr	r2, [r3, #24]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004caa:	619a      	str	r2, [r3, #24]
 8004cac:	e007      	b.n	8004cbe <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	699a      	ldr	r2, [r3, #24]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004cbc:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	7c9b      	ldrb	r3, [r3, #18]
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d108      	bne.n	8004cd8 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	699a      	ldr	r2, [r3, #24]
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004cd4:	619a      	str	r2, [r3, #24]
 8004cd6:	e007      	b.n	8004ce8 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	699a      	ldr	r2, [r3, #24]
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ce6:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	699b      	ldr	r3, [r3, #24]
 8004cee:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	689a      	ldr	r2, [r3, #8]
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	430a      	orrs	r2, r1
 8004cfc:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	699a      	ldr	r2, [r3, #24]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8004d0c:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	691a      	ldr	r2, [r3, #16]
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f022 0210 	bic.w	r2, r2, #16
 8004d1c:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d108      	bne.n	8004d38 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	699a      	ldr	r2, [r3, #24]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f042 0204 	orr.w	r2, r2, #4
 8004d34:	619a      	str	r2, [r3, #24]
 8004d36:	e02c      	b.n	8004d92 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d028      	beq.n	8004d92 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	2b02      	cmp	r3, #2
 8004d46:	d01c      	beq.n	8004d82 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	699a      	ldr	r2, [r3, #24]
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8004d56:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	691a      	ldr	r2, [r3, #16]
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	f042 0210 	orr.w	r2, r2, #16
 8004d66:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	2b03      	cmp	r3, #3
 8004d6e:	d110      	bne.n	8004d92 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	699a      	ldr	r2, [r3, #24]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f042 0220 	orr.w	r2, r2, #32
 8004d7e:	619a      	str	r2, [r3, #24]
 8004d80:	e007      	b.n	8004d92 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	699a      	ldr	r2, [r3, #24]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f042 0220 	orr.w	r2, r2, #32
 8004d90:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	699b      	ldr	r3, [r3, #24]
 8004d96:	3b01      	subs	r3, #1
 8004d98:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	69db      	ldr	r3, [r3, #28]
 8004d9e:	3b01      	subs	r3, #1
 8004da0:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004da2:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6a1b      	ldr	r3, [r3, #32]
 8004da8:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8004daa:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	695b      	ldr	r3, [r3, #20]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004dba:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004dbc:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	689b      	ldr	r3, [r3, #8]
 8004dc2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004dc6:	d115      	bne.n	8004df4 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dcc:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004dd6:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ddc:	3b01      	subs	r3, #1
 8004dde:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004de0:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004de8:	3b01      	subs	r3, #1
 8004dea:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004df0:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004df2:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	430a      	orrs	r2, r1
 8004e06:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8004e0a:	6878      	ldr	r0, [r7, #4]
 8004e0c:	f000 fb30 	bl	8005470 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2200      	movs	r2, #0
 8004e14:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8004e24:	2300      	movs	r3, #0
}
 8004e26:	4618      	mov	r0, r3
 8004e28:	3710      	adds	r7, #16
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	40006400 	.word	0x40006400
 8004e34:	40006500 	.word	0x40006500

08004e38 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8004e38:	b480      	push	{r7}
 8004e3a:	b087      	sub	sp, #28
 8004e3c:	af00      	add	r7, sp, #0
 8004e3e:	6078      	str	r0, [r7, #4]
 8004e40:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004e48:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8004e4a:	7dfb      	ldrb	r3, [r7, #23]
 8004e4c:	2b01      	cmp	r3, #1
 8004e4e:	d002      	beq.n	8004e56 <HAL_FDCAN_ConfigFilter+0x1e>
 8004e50:	7dfb      	ldrb	r3, [r7, #23]
 8004e52:	2b02      	cmp	r3, #2
 8004e54:	d13d      	bne.n	8004ed2 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d119      	bne.n	8004e92 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	689b      	ldr	r3, [r3, #8]
 8004e62:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	68db      	ldr	r3, [r3, #12]
 8004e68:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e6a:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	691b      	ldr	r3, [r3, #16]
 8004e70:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8004e72:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	685b      	ldr	r3, [r3, #4]
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	4413      	add	r3, r2
 8004e88:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	693a      	ldr	r2, [r7, #16]
 8004e8e:	601a      	str	r2, [r3, #0]
 8004e90:	e01d      	b.n	8004ece <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004e92:	683b      	ldr	r3, [r7, #0]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	075a      	lsls	r2, r3, #29
 8004e98:	683b      	ldr	r3, [r7, #0]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	079a      	lsls	r2, r3, #30
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	695b      	ldr	r3, [r3, #20]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	00db      	lsls	r3, r3, #3
 8004eb8:	4413      	add	r3, r2
 8004eba:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004ebc:	68bb      	ldr	r3, [r7, #8]
 8004ebe:	693a      	ldr	r2, [r7, #16]
 8004ec0:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	3304      	adds	r3, #4
 8004ec6:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	e006      	b.n	8004ee0 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ed6:	f043 0202 	orr.w	r2, r3, #2
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
  }
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	371c      	adds	r7, #28
 8004ee4:	46bd      	mov	sp, r7
 8004ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eea:	4770      	bx	lr

08004eec <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8004eec:	b480      	push	{r7}
 8004eee:	b083      	sub	sp, #12
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004efa:	b2db      	uxtb	r3, r3
 8004efc:	2b01      	cmp	r3, #1
 8004efe:	d110      	bne.n	8004f22 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2202      	movs	r2, #2
 8004f04:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	699a      	ldr	r2, [r3, #24]
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	f022 0201 	bic.w	r2, r2, #1
 8004f16:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Return function status */
    return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	e006      	b.n	8004f30 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f26:	f043 0204 	orr.w	r2, r3, #4
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 8004f2e:	2301      	movs	r3, #1
  }
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	370c      	adds	r7, #12
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b08b      	sub	sp, #44	@ 0x2c
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	60f8      	str	r0, [r7, #12]
 8004f44:	60b9      	str	r1, [r7, #8]
 8004f46:	607a      	str	r2, [r7, #4]
 8004f48:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004f54:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 8004f56:	7efb      	ldrb	r3, [r7, #27]
 8004f58:	2b02      	cmp	r3, #2
 8004f5a:	f040 80e8 	bne.w	800512e <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	2b40      	cmp	r3, #64	@ 0x40
 8004f62:	d137      	bne.n	8004fd4 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f6c:	f003 030f 	and.w	r3, r3, #15
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d107      	bne.n	8004f84 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f78:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8004f80:	2301      	movs	r3, #1
 8004f82:	e0db      	b.n	800513c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004f8c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004f90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004f94:	d10a      	bne.n	8004fac <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004f9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004fa2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fa6:	d101      	bne.n	8004fac <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004fb4:	0a1b      	lsrs	r3, r3, #8
 8004fb6:	f003 0303 	and.w	r3, r3, #3
 8004fba:	69fa      	ldr	r2, [r7, #28]
 8004fbc:	4413      	add	r3, r2
 8004fbe:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8004fc4:	69fa      	ldr	r2, [r7, #28]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	00db      	lsls	r3, r3, #3
 8004fca:	4413      	add	r3, r2
 8004fcc:	00db      	lsls	r3, r3, #3
 8004fce:	440b      	add	r3, r1
 8004fd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fd2:	e036      	b.n	8005042 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004fdc:	f003 030f 	and.w	r3, r3, #15
 8004fe0:	2b00      	cmp	r3, #0
 8004fe2:	d107      	bne.n	8004ff4 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004fe8:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 8004ff0:	2301      	movs	r3, #1
 8004ff2:	e0a3      	b.n	800513c <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004ffc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005000:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005004:	d10a      	bne.n	800501c <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800500e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005012:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005016:	d101      	bne.n	800501c <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8005018:	2301      	movs	r3, #1
 800501a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005024:	0a1b      	lsrs	r3, r3, #8
 8005026:	f003 0303 	and.w	r3, r3, #3
 800502a:	69fa      	ldr	r2, [r7, #28]
 800502c:	4413      	add	r3, r2
 800502e:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 8005034:	69fa      	ldr	r2, [r7, #28]
 8005036:	4613      	mov	r3, r2
 8005038:	00db      	lsls	r3, r3, #3
 800503a:	4413      	add	r3, r2
 800503c:	00db      	lsls	r3, r3, #3
 800503e:	440b      	add	r3, r1
 8005040:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8005042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	2b00      	cmp	r3, #0
 8005054:	d107      	bne.n	8005066 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8005056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	0c9b      	lsrs	r3, r3, #18
 800505c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	e005      	b.n	8005072 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8005066:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8005072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800507e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800508a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800508c:	3304      	adds	r3, #4
 800508e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8005090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	b29a      	uxth	r2, r3
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800509a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	0c1b      	lsrs	r3, r3, #16
 80050a0:	f003 020f 	and.w	r2, r3, #15
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 80050a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 80050b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 80050c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	0e1b      	lsrs	r3, r3, #24
 80050c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 80050ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	0fda      	lsrs	r2, r3, #31
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 80050d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050da:	3304      	adds	r3, #4
 80050dc:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 80050de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050e0:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80050e2:	2300      	movs	r3, #0
 80050e4:	623b      	str	r3, [r7, #32]
 80050e6:	e00a      	b.n	80050fe <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 80050e8:	697a      	ldr	r2, [r7, #20]
 80050ea:	6a3b      	ldr	r3, [r7, #32]
 80050ec:	441a      	add	r2, r3
 80050ee:	6839      	ldr	r1, [r7, #0]
 80050f0:	6a3b      	ldr	r3, [r7, #32]
 80050f2:	440b      	add	r3, r1
 80050f4:	7812      	ldrb	r2, [r2, #0]
 80050f6:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 80050f8:	6a3b      	ldr	r3, [r7, #32]
 80050fa:	3301      	adds	r3, #1
 80050fc:	623b      	str	r3, [r7, #32]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	68db      	ldr	r3, [r3, #12]
 8005102:	4a11      	ldr	r2, [pc, #68]	@ (8005148 <HAL_FDCAN_GetRxMessage+0x20c>)
 8005104:	5cd3      	ldrb	r3, [r2, r3]
 8005106:	461a      	mov	r2, r3
 8005108:	6a3b      	ldr	r3, [r7, #32]
 800510a:	4293      	cmp	r3, r2
 800510c:	d3ec      	bcc.n	80050e8 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800510e:	68bb      	ldr	r3, [r7, #8]
 8005110:	2b40      	cmp	r3, #64	@ 0x40
 8005112:	d105      	bne.n	8005120 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	69fa      	ldr	r2, [r7, #28]
 800511a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800511e:	e004      	b.n	800512a <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	69fa      	ldr	r2, [r7, #28]
 8005126:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800512a:	2300      	movs	r3, #0
 800512c:	e006      	b.n	800513c <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005132:	f043 0208 	orr.w	r2, r3, #8
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800513a:	2301      	movs	r3, #1
  }
}
 800513c:	4618      	mov	r0, r3
 800513e:	372c      	adds	r7, #44	@ 0x2c
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr
 8005148:	0800f5c8 	.word	0x0800f5c8

0800514c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b08c      	sub	sp, #48	@ 0x30
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800515a:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800515e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005166:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005168:	4013      	ands	r3, r2
 800516a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005172:	f003 0307 	and.w	r3, r3, #7
 8005176:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800517e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005180:	4013      	ands	r3, r2
 8005182:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800518a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800518e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005196:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005198:	4013      	ands	r3, r2
 800519a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051a2:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 80051a6:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ae:	6a3a      	ldr	r2, [r7, #32]
 80051b0:	4013      	ands	r3, r2
 80051b2:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051ba:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80051be:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051c6:	69fa      	ldr	r2, [r7, #28]
 80051c8:	4013      	ands	r3, r2
 80051ca:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051d2:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051da:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80051dc:	697b      	ldr	r3, [r7, #20]
 80051de:	099b      	lsrs	r3, r3, #6
 80051e0:	f003 0301 	and.w	r3, r3, #1
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00c      	beq.n	8005202 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80051e8:	69bb      	ldr	r3, [r7, #24]
 80051ea:	099b      	lsrs	r3, r3, #6
 80051ec:	f003 0301 	and.w	r3, r3, #1
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d006      	beq.n	8005202 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	2240      	movs	r2, #64	@ 0x40
 80051fa:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	f000 f917 	bl	8005430 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 8005202:	697b      	ldr	r3, [r7, #20]
 8005204:	0a1b      	lsrs	r3, r3, #8
 8005206:	f003 0301 	and.w	r3, r3, #1
 800520a:	2b00      	cmp	r3, #0
 800520c:	d01a      	beq.n	8005244 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	0a1b      	lsrs	r3, r3, #8
 8005212:	f003 0301 	and.w	r3, r3, #1
 8005216:	2b00      	cmp	r3, #0
 8005218:	d014      	beq.n	8005244 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8005222:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800522c:	693a      	ldr	r2, [r7, #16]
 800522e:	4013      	ands	r3, r2
 8005230:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800523a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800523c:	6939      	ldr	r1, [r7, #16]
 800523e:	6878      	ldr	r0, [r7, #4]
 8005240:	f000 f8d7 	bl	80053f2 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8005244:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005246:	2b00      	cmp	r3, #0
 8005248:	d007      	beq.n	800525a <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005250:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8005252:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 f8ac 	bl	80053b2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800525a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800525c:	2b00      	cmp	r3, #0
 800525e:	d007      	beq.n	8005270 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005266:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8005268:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7fc ffda 	bl	8002224 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8005270:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005272:	2b00      	cmp	r3, #0
 8005274:	d007      	beq.n	8005286 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800527c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800527e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005280:	6878      	ldr	r0, [r7, #4]
 8005282:	f7fc fff1 	bl	8002268 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8005286:	697b      	ldr	r3, [r7, #20]
 8005288:	0a5b      	lsrs	r3, r3, #9
 800528a:	f003 0301 	and.w	r3, r3, #1
 800528e:	2b00      	cmp	r3, #0
 8005290:	d00d      	beq.n	80052ae <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	0a5b      	lsrs	r3, r3, #9
 8005296:	f003 0301 	and.w	r3, r3, #1
 800529a:	2b00      	cmp	r3, #0
 800529c:	d007      	beq.n	80052ae <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80052a6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80052a8:	6878      	ldr	r0, [r7, #4]
 80052aa:	f000 f88d 	bl	80053c8 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	09db      	lsrs	r3, r3, #7
 80052b2:	f003 0301 	and.w	r3, r3, #1
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d019      	beq.n	80052ee <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80052ba:	69bb      	ldr	r3, [r7, #24]
 80052bc:	09db      	lsrs	r3, r3, #7
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d013      	beq.n	80052ee <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80052ce:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	4013      	ands	r3, r2
 80052dc:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	2280      	movs	r2, #128	@ 0x80
 80052e4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80052e6:	68f9      	ldr	r1, [r7, #12]
 80052e8:	6878      	ldr	r0, [r7, #4]
 80052ea:	f000 f877 	bl	80053dc <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80052ee:	697b      	ldr	r3, [r7, #20]
 80052f0:	0b5b      	lsrs	r3, r3, #13
 80052f2:	f003 0301 	and.w	r3, r3, #1
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d00d      	beq.n	8005316 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80052fa:	69bb      	ldr	r3, [r7, #24]
 80052fc:	0b5b      	lsrs	r3, r3, #13
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d007      	beq.n	8005316 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800530e:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f879 	bl	8005408 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	0bdb      	lsrs	r3, r3, #15
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00d      	beq.n	800533e <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	0bdb      	lsrs	r3, r3, #15
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b00      	cmp	r3, #0
 800532c:	d007      	beq.n	800533e <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005336:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	f000 f86f 	bl	800541c <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800533e:	697b      	ldr	r3, [r7, #20]
 8005340:	0b9b      	lsrs	r3, r3, #14
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	2b00      	cmp	r3, #0
 8005348:	d010      	beq.n	800536c <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	0b9b      	lsrs	r3, r3, #14
 800534e:	f003 0301 	and.w	r3, r3, #1
 8005352:	2b00      	cmp	r3, #0
 8005354:	d00a      	beq.n	800536c <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800535e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005364:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800536c:	69fb      	ldr	r3, [r7, #28]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d007      	beq.n	8005382 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	69fa      	ldr	r2, [r7, #28]
 8005378:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800537a:	69f9      	ldr	r1, [r7, #28]
 800537c:	6878      	ldr	r0, [r7, #4]
 800537e:	f000 f86b 	bl	8005458 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8005382:	6a3b      	ldr	r3, [r7, #32]
 8005384:	2b00      	cmp	r3, #0
 8005386:	d009      	beq.n	800539c <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	6a3a      	ldr	r2, [r7, #32]
 800538e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005394:	6a3b      	ldr	r3, [r7, #32]
 8005396:	431a      	orrs	r2, r3
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d002      	beq.n	80053aa <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f000 f84d 	bl	8005444 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80053aa:	bf00      	nop
 80053ac:	3730      	adds	r7, #48	@ 0x30
 80053ae:	46bd      	mov	sp, r7
 80053b0:	bd80      	pop	{r7, pc}

080053b2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b083      	sub	sp, #12
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	6078      	str	r0, [r7, #4]
 80053ba:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80053bc:	bf00      	nop
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b083      	sub	sp, #12
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80053d0:	bf00      	nop
 80053d2:	370c      	adds	r7, #12
 80053d4:	46bd      	mov	sp, r7
 80053d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053da:	4770      	bx	lr

080053dc <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80053dc:	b480      	push	{r7}
 80053de:	b083      	sub	sp, #12
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80053e6:	bf00      	nop
 80053e8:	370c      	adds	r7, #12
 80053ea:	46bd      	mov	sp, r7
 80053ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f0:	4770      	bx	lr

080053f2 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80053f2:	b480      	push	{r7}
 80053f4:	b083      	sub	sp, #12
 80053f6:	af00      	add	r7, sp, #0
 80053f8:	6078      	str	r0, [r7, #4]
 80053fa:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80053fc:	bf00      	nop
 80053fe:	370c      	adds	r7, #12
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8005410:	bf00      	nop
 8005412:	370c      	adds	r7, #12
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800541c:	b480      	push	{r7}
 800541e:	b083      	sub	sp, #12
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8005424:	bf00      	nop
 8005426:	370c      	adds	r7, #12
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr

08005430 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005430:	b480      	push	{r7}
 8005432:	b083      	sub	sp, #12
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8005438:	bf00      	nop
 800543a:	370c      	adds	r7, #12
 800543c:	46bd      	mov	sp, r7
 800543e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005442:	4770      	bx	lr

08005444 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8005444:	b480      	push	{r7}
 8005446:	b083      	sub	sp, #12
 8005448:	af00      	add	r7, sp, #0
 800544a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800544c:	bf00      	nop
 800544e:	370c      	adds	r7, #12
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr

08005458 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8005458:	b480      	push	{r7}
 800545a:	b083      	sub	sp, #12
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
 8005460:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8005462:	bf00      	nop
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr
	...

08005470 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8005478:	4b27      	ldr	r3, [pc, #156]	@ (8005518 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800547a:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	68ba      	ldr	r2, [r7, #8]
 8005480:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800548a:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005492:	041a      	lsls	r2, r3, #16
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	430a      	orrs	r2, r1
 800549a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80054b0:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b8:	061a      	lsls	r2, r3, #24
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	430a      	orrs	r2, r1
 80054c0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80054c4:	68bb      	ldr	r3, [r7, #8]
 80054c6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80054ce:	68bb      	ldr	r3, [r7, #8]
 80054d0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80054d8:	68bb      	ldr	r3, [r7, #8]
 80054da:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80054e2:	68bb      	ldr	r3, [r7, #8]
 80054e4:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80054ec:	68bb      	ldr	r3, [r7, #8]
 80054ee:	60fb      	str	r3, [r7, #12]
 80054f0:	e005      	b.n	80054fe <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	2200      	movs	r2, #0
 80054f6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	3304      	adds	r3, #4
 80054fc:	60fb      	str	r3, [r7, #12]
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8005504:	68fa      	ldr	r2, [r7, #12]
 8005506:	429a      	cmp	r2, r3
 8005508:	d3f3      	bcc.n	80054f2 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 800550a:	bf00      	nop
 800550c:	bf00      	nop
 800550e:	3714      	adds	r7, #20
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr
 8005518:	4000a400 	.word	0x4000a400

0800551c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800551c:	b480      	push	{r7}
 800551e:	b087      	sub	sp, #28
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
 8005524:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005526:	2300      	movs	r3, #0
 8005528:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800552a:	e15a      	b.n	80057e2 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	2101      	movs	r1, #1
 8005532:	697b      	ldr	r3, [r7, #20]
 8005534:	fa01 f303 	lsl.w	r3, r1, r3
 8005538:	4013      	ands	r3, r2
 800553a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	2b00      	cmp	r3, #0
 8005540:	f000 814c 	beq.w	80057dc <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	f003 0303 	and.w	r3, r3, #3
 800554c:	2b01      	cmp	r3, #1
 800554e:	d005      	beq.n	800555c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	685b      	ldr	r3, [r3, #4]
 8005554:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005558:	2b02      	cmp	r3, #2
 800555a:	d130      	bne.n	80055be <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005562:	697b      	ldr	r3, [r7, #20]
 8005564:	005b      	lsls	r3, r3, #1
 8005566:	2203      	movs	r2, #3
 8005568:	fa02 f303 	lsl.w	r3, r2, r3
 800556c:	43db      	mvns	r3, r3
 800556e:	693a      	ldr	r2, [r7, #16]
 8005570:	4013      	ands	r3, r2
 8005572:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	68da      	ldr	r2, [r3, #12]
 8005578:	697b      	ldr	r3, [r7, #20]
 800557a:	005b      	lsls	r3, r3, #1
 800557c:	fa02 f303 	lsl.w	r3, r2, r3
 8005580:	693a      	ldr	r2, [r7, #16]
 8005582:	4313      	orrs	r3, r2
 8005584:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005592:	2201      	movs	r2, #1
 8005594:	697b      	ldr	r3, [r7, #20]
 8005596:	fa02 f303 	lsl.w	r3, r2, r3
 800559a:	43db      	mvns	r3, r3
 800559c:	693a      	ldr	r2, [r7, #16]
 800559e:	4013      	ands	r3, r2
 80055a0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	091b      	lsrs	r3, r3, #4
 80055a8:	f003 0201 	and.w	r2, r3, #1
 80055ac:	697b      	ldr	r3, [r7, #20]
 80055ae:	fa02 f303 	lsl.w	r3, r2, r3
 80055b2:	693a      	ldr	r2, [r7, #16]
 80055b4:	4313      	orrs	r3, r2
 80055b6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	693a      	ldr	r2, [r7, #16]
 80055bc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80055be:	683b      	ldr	r3, [r7, #0]
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	f003 0303 	and.w	r3, r3, #3
 80055c6:	2b03      	cmp	r3, #3
 80055c8:	d017      	beq.n	80055fa <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80055d0:	697b      	ldr	r3, [r7, #20]
 80055d2:	005b      	lsls	r3, r3, #1
 80055d4:	2203      	movs	r2, #3
 80055d6:	fa02 f303 	lsl.w	r3, r2, r3
 80055da:	43db      	mvns	r3, r3
 80055dc:	693a      	ldr	r2, [r7, #16]
 80055de:	4013      	ands	r3, r2
 80055e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	689a      	ldr	r2, [r3, #8]
 80055e6:	697b      	ldr	r3, [r7, #20]
 80055e8:	005b      	lsls	r3, r3, #1
 80055ea:	fa02 f303 	lsl.w	r3, r2, r3
 80055ee:	693a      	ldr	r2, [r7, #16]
 80055f0:	4313      	orrs	r3, r2
 80055f2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	693a      	ldr	r2, [r7, #16]
 80055f8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055fa:	683b      	ldr	r3, [r7, #0]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f003 0303 	and.w	r3, r3, #3
 8005602:	2b02      	cmp	r3, #2
 8005604:	d123      	bne.n	800564e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	08da      	lsrs	r2, r3, #3
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	3208      	adds	r2, #8
 800560e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005612:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005614:	697b      	ldr	r3, [r7, #20]
 8005616:	f003 0307 	and.w	r3, r3, #7
 800561a:	009b      	lsls	r3, r3, #2
 800561c:	220f      	movs	r2, #15
 800561e:	fa02 f303 	lsl.w	r3, r2, r3
 8005622:	43db      	mvns	r3, r3
 8005624:	693a      	ldr	r2, [r7, #16]
 8005626:	4013      	ands	r3, r2
 8005628:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	691a      	ldr	r2, [r3, #16]
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	f003 0307 	and.w	r3, r3, #7
 8005634:	009b      	lsls	r3, r3, #2
 8005636:	fa02 f303 	lsl.w	r3, r2, r3
 800563a:	693a      	ldr	r2, [r7, #16]
 800563c:	4313      	orrs	r3, r2
 800563e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005640:	697b      	ldr	r3, [r7, #20]
 8005642:	08da      	lsrs	r2, r3, #3
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	3208      	adds	r2, #8
 8005648:	6939      	ldr	r1, [r7, #16]
 800564a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	005b      	lsls	r3, r3, #1
 8005658:	2203      	movs	r2, #3
 800565a:	fa02 f303 	lsl.w	r3, r2, r3
 800565e:	43db      	mvns	r3, r3
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	4013      	ands	r3, r2
 8005664:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	685b      	ldr	r3, [r3, #4]
 800566a:	f003 0203 	and.w	r2, r3, #3
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	005b      	lsls	r3, r3, #1
 8005672:	fa02 f303 	lsl.w	r3, r2, r3
 8005676:	693a      	ldr	r2, [r7, #16]
 8005678:	4313      	orrs	r3, r2
 800567a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	693a      	ldr	r2, [r7, #16]
 8005680:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800568a:	2b00      	cmp	r3, #0
 800568c:	f000 80a6 	beq.w	80057dc <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005690:	4b5b      	ldr	r3, [pc, #364]	@ (8005800 <HAL_GPIO_Init+0x2e4>)
 8005692:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005694:	4a5a      	ldr	r2, [pc, #360]	@ (8005800 <HAL_GPIO_Init+0x2e4>)
 8005696:	f043 0301 	orr.w	r3, r3, #1
 800569a:	6613      	str	r3, [r2, #96]	@ 0x60
 800569c:	4b58      	ldr	r3, [pc, #352]	@ (8005800 <HAL_GPIO_Init+0x2e4>)
 800569e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	60bb      	str	r3, [r7, #8]
 80056a6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80056a8:	4a56      	ldr	r2, [pc, #344]	@ (8005804 <HAL_GPIO_Init+0x2e8>)
 80056aa:	697b      	ldr	r3, [r7, #20]
 80056ac:	089b      	lsrs	r3, r3, #2
 80056ae:	3302      	adds	r3, #2
 80056b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80056b4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	f003 0303 	and.w	r3, r3, #3
 80056bc:	009b      	lsls	r3, r3, #2
 80056be:	220f      	movs	r2, #15
 80056c0:	fa02 f303 	lsl.w	r3, r2, r3
 80056c4:	43db      	mvns	r3, r3
 80056c6:	693a      	ldr	r2, [r7, #16]
 80056c8:	4013      	ands	r3, r2
 80056ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80056d2:	d01f      	beq.n	8005714 <HAL_GPIO_Init+0x1f8>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	4a4c      	ldr	r2, [pc, #304]	@ (8005808 <HAL_GPIO_Init+0x2ec>)
 80056d8:	4293      	cmp	r3, r2
 80056da:	d019      	beq.n	8005710 <HAL_GPIO_Init+0x1f4>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	4a4b      	ldr	r2, [pc, #300]	@ (800580c <HAL_GPIO_Init+0x2f0>)
 80056e0:	4293      	cmp	r3, r2
 80056e2:	d013      	beq.n	800570c <HAL_GPIO_Init+0x1f0>
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	4a4a      	ldr	r2, [pc, #296]	@ (8005810 <HAL_GPIO_Init+0x2f4>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d00d      	beq.n	8005708 <HAL_GPIO_Init+0x1ec>
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	4a49      	ldr	r2, [pc, #292]	@ (8005814 <HAL_GPIO_Init+0x2f8>)
 80056f0:	4293      	cmp	r3, r2
 80056f2:	d007      	beq.n	8005704 <HAL_GPIO_Init+0x1e8>
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	4a48      	ldr	r2, [pc, #288]	@ (8005818 <HAL_GPIO_Init+0x2fc>)
 80056f8:	4293      	cmp	r3, r2
 80056fa:	d101      	bne.n	8005700 <HAL_GPIO_Init+0x1e4>
 80056fc:	2305      	movs	r3, #5
 80056fe:	e00a      	b.n	8005716 <HAL_GPIO_Init+0x1fa>
 8005700:	2306      	movs	r3, #6
 8005702:	e008      	b.n	8005716 <HAL_GPIO_Init+0x1fa>
 8005704:	2304      	movs	r3, #4
 8005706:	e006      	b.n	8005716 <HAL_GPIO_Init+0x1fa>
 8005708:	2303      	movs	r3, #3
 800570a:	e004      	b.n	8005716 <HAL_GPIO_Init+0x1fa>
 800570c:	2302      	movs	r3, #2
 800570e:	e002      	b.n	8005716 <HAL_GPIO_Init+0x1fa>
 8005710:	2301      	movs	r3, #1
 8005712:	e000      	b.n	8005716 <HAL_GPIO_Init+0x1fa>
 8005714:	2300      	movs	r3, #0
 8005716:	697a      	ldr	r2, [r7, #20]
 8005718:	f002 0203 	and.w	r2, r2, #3
 800571c:	0092      	lsls	r2, r2, #2
 800571e:	4093      	lsls	r3, r2
 8005720:	693a      	ldr	r2, [r7, #16]
 8005722:	4313      	orrs	r3, r2
 8005724:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005726:	4937      	ldr	r1, [pc, #220]	@ (8005804 <HAL_GPIO_Init+0x2e8>)
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	089b      	lsrs	r3, r3, #2
 800572c:	3302      	adds	r3, #2
 800572e:	693a      	ldr	r2, [r7, #16]
 8005730:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005734:	4b39      	ldr	r3, [pc, #228]	@ (800581c <HAL_GPIO_Init+0x300>)
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	43db      	mvns	r3, r3
 800573e:	693a      	ldr	r2, [r7, #16]
 8005740:	4013      	ands	r3, r2
 8005742:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	685b      	ldr	r3, [r3, #4]
 8005748:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800574c:	2b00      	cmp	r3, #0
 800574e:	d003      	beq.n	8005758 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8005750:	693a      	ldr	r2, [r7, #16]
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	4313      	orrs	r3, r2
 8005756:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005758:	4a30      	ldr	r2, [pc, #192]	@ (800581c <HAL_GPIO_Init+0x300>)
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800575e:	4b2f      	ldr	r3, [pc, #188]	@ (800581c <HAL_GPIO_Init+0x300>)
 8005760:	68db      	ldr	r3, [r3, #12]
 8005762:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	43db      	mvns	r3, r3
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	4013      	ands	r3, r2
 800576c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800576e:	683b      	ldr	r3, [r7, #0]
 8005770:	685b      	ldr	r3, [r3, #4]
 8005772:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d003      	beq.n	8005782 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800577a:	693a      	ldr	r2, [r7, #16]
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	4313      	orrs	r3, r2
 8005780:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005782:	4a26      	ldr	r2, [pc, #152]	@ (800581c <HAL_GPIO_Init+0x300>)
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8005788:	4b24      	ldr	r3, [pc, #144]	@ (800581c <HAL_GPIO_Init+0x300>)
 800578a:	685b      	ldr	r3, [r3, #4]
 800578c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	43db      	mvns	r3, r3
 8005792:	693a      	ldr	r2, [r7, #16]
 8005794:	4013      	ands	r3, r2
 8005796:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d003      	beq.n	80057ac <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80057a4:	693a      	ldr	r2, [r7, #16]
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	4313      	orrs	r3, r2
 80057aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80057ac:	4a1b      	ldr	r2, [pc, #108]	@ (800581c <HAL_GPIO_Init+0x300>)
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80057b2:	4b1a      	ldr	r3, [pc, #104]	@ (800581c <HAL_GPIO_Init+0x300>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	43db      	mvns	r3, r3
 80057bc:	693a      	ldr	r2, [r7, #16]
 80057be:	4013      	ands	r3, r2
 80057c0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d003      	beq.n	80057d6 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80057ce:	693a      	ldr	r2, [r7, #16]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	4313      	orrs	r3, r2
 80057d4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80057d6:	4a11      	ldr	r2, [pc, #68]	@ (800581c <HAL_GPIO_Init+0x300>)
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	3301      	adds	r3, #1
 80057e0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	697b      	ldr	r3, [r7, #20]
 80057e8:	fa22 f303 	lsr.w	r3, r2, r3
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f47f ae9d 	bne.w	800552c <HAL_GPIO_Init+0x10>
  }
}
 80057f2:	bf00      	nop
 80057f4:	bf00      	nop
 80057f6:	371c      	adds	r7, #28
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr
 8005800:	40021000 	.word	0x40021000
 8005804:	40010000 	.word	0x40010000
 8005808:	48000400 	.word	0x48000400
 800580c:	48000800 	.word	0x48000800
 8005810:	48000c00 	.word	0x48000c00
 8005814:	48001000 	.word	0x48001000
 8005818:	48001400 	.word	0x48001400
 800581c:	40010400 	.word	0x40010400

08005820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005820:	b480      	push	{r7}
 8005822:	b083      	sub	sp, #12
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	460b      	mov	r3, r1
 800582a:	807b      	strh	r3, [r7, #2]
 800582c:	4613      	mov	r3, r2
 800582e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005830:	787b      	ldrb	r3, [r7, #1]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d003      	beq.n	800583e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005836:	887a      	ldrh	r2, [r7, #2]
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800583c:	e002      	b.n	8005844 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800583e:	887a      	ldrh	r2, [r7, #2]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005844:	bf00      	nop
 8005846:	370c      	adds	r7, #12
 8005848:	46bd      	mov	sp, r7
 800584a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584e:	4770      	bx	lr

08005850 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005850:	b480      	push	{r7}
 8005852:	b085      	sub	sp, #20
 8005854:	af00      	add	r7, sp, #0
 8005856:	6078      	str	r0, [r7, #4]
 8005858:	460b      	mov	r3, r1
 800585a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	695b      	ldr	r3, [r3, #20]
 8005860:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005862:	887a      	ldrh	r2, [r7, #2]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	4013      	ands	r3, r2
 8005868:	041a      	lsls	r2, r3, #16
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	43d9      	mvns	r1, r3
 800586e:	887b      	ldrh	r3, [r7, #2]
 8005870:	400b      	ands	r3, r1
 8005872:	431a      	orrs	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	619a      	str	r2, [r3, #24]
}
 8005878:	bf00      	nop
 800587a:	3714      	adds	r7, #20
 800587c:	46bd      	mov	sp, r7
 800587e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005882:	4770      	bx	lr

08005884 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b082      	sub	sp, #8
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d101      	bne.n	8005896 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e08d      	b.n	80059b2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800589c:	b2db      	uxtb	r3, r3
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d106      	bne.n	80058b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	2200      	movs	r2, #0
 80058a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f7fc f9da 	bl	8001c64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	2224      	movs	r2, #36	@ 0x24
 80058b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f022 0201 	bic.w	r2, r2, #1
 80058c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685a      	ldr	r2, [r3, #4]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80058d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	689a      	ldr	r2, [r3, #8]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80058e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d107      	bne.n	80058fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	689a      	ldr	r2, [r3, #8]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058fa:	609a      	str	r2, [r3, #8]
 80058fc:	e006      	b.n	800590c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	689a      	ldr	r2, [r3, #8]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800590a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	68db      	ldr	r3, [r3, #12]
 8005910:	2b02      	cmp	r3, #2
 8005912:	d108      	bne.n	8005926 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	685a      	ldr	r2, [r3, #4]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005922:	605a      	str	r2, [r3, #4]
 8005924:	e007      	b.n	8005936 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	685a      	ldr	r2, [r3, #4]
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005934:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	685b      	ldr	r3, [r3, #4]
 800593c:	687a      	ldr	r2, [r7, #4]
 800593e:	6812      	ldr	r2, [r2, #0]
 8005940:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005944:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005948:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	68da      	ldr	r2, [r3, #12]
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005958:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	691a      	ldr	r2, [r3, #16]
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	695b      	ldr	r3, [r3, #20]
 8005962:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	699b      	ldr	r3, [r3, #24]
 800596a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	430a      	orrs	r2, r1
 8005972:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	69d9      	ldr	r1, [r3, #28]
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a1a      	ldr	r2, [r3, #32]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	430a      	orrs	r2, r1
 8005982:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	681a      	ldr	r2, [r3, #0]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f042 0201 	orr.w	r2, r2, #1
 8005992:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2200      	movs	r2, #0
 8005998:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2220      	movs	r2, #32
 800599e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80059b0:	2300      	movs	r3, #0
}
 80059b2:	4618      	mov	r0, r3
 80059b4:	3708      	adds	r7, #8
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bd80      	pop	{r7, pc}
	...

080059bc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b088      	sub	sp, #32
 80059c0:	af02      	add	r7, sp, #8
 80059c2:	60f8      	str	r0, [r7, #12]
 80059c4:	4608      	mov	r0, r1
 80059c6:	4611      	mov	r1, r2
 80059c8:	461a      	mov	r2, r3
 80059ca:	4603      	mov	r3, r0
 80059cc:	817b      	strh	r3, [r7, #10]
 80059ce:	460b      	mov	r3, r1
 80059d0:	813b      	strh	r3, [r7, #8]
 80059d2:	4613      	mov	r3, r2
 80059d4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059dc:	b2db      	uxtb	r3, r3
 80059de:	2b20      	cmp	r3, #32
 80059e0:	f040 80f9 	bne.w	8005bd6 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80059e4:	6a3b      	ldr	r3, [r7, #32]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d002      	beq.n	80059f0 <HAL_I2C_Mem_Write+0x34>
 80059ea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d105      	bne.n	80059fc <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80059f6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80059f8:	2301      	movs	r3, #1
 80059fa:	e0ed      	b.n	8005bd8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a02:	2b01      	cmp	r3, #1
 8005a04:	d101      	bne.n	8005a0a <HAL_I2C_Mem_Write+0x4e>
 8005a06:	2302      	movs	r3, #2
 8005a08:	e0e6      	b.n	8005bd8 <HAL_I2C_Mem_Write+0x21c>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	2201      	movs	r2, #1
 8005a0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005a12:	f7fc fcaf 	bl	8002374 <HAL_GetTick>
 8005a16:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	9300      	str	r3, [sp, #0]
 8005a1c:	2319      	movs	r3, #25
 8005a1e:	2201      	movs	r2, #1
 8005a20:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005a24:	68f8      	ldr	r0, [r7, #12]
 8005a26:	f000 fac3 	bl	8005fb0 <I2C_WaitOnFlagUntilTimeout>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d001      	beq.n	8005a34 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	e0d1      	b.n	8005bd8 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	2221      	movs	r2, #33	@ 0x21
 8005a38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2240      	movs	r2, #64	@ 0x40
 8005a40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	6a3a      	ldr	r2, [r7, #32]
 8005a4e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005a54:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	2200      	movs	r2, #0
 8005a5a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005a5c:	88f8      	ldrh	r0, [r7, #6]
 8005a5e:	893a      	ldrh	r2, [r7, #8]
 8005a60:	8979      	ldrh	r1, [r7, #10]
 8005a62:	697b      	ldr	r3, [r7, #20]
 8005a64:	9301      	str	r3, [sp, #4]
 8005a66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a68:	9300      	str	r3, [sp, #0]
 8005a6a:	4603      	mov	r3, r0
 8005a6c:	68f8      	ldr	r0, [r7, #12]
 8005a6e:	f000 f9d3 	bl	8005e18 <I2C_RequestMemoryWrite>
 8005a72:	4603      	mov	r3, r0
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d005      	beq.n	8005a84 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005a80:	2301      	movs	r3, #1
 8005a82:	e0a9      	b.n	8005bd8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a88:	b29b      	uxth	r3, r3
 8005a8a:	2bff      	cmp	r3, #255	@ 0xff
 8005a8c:	d90e      	bls.n	8005aac <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	22ff      	movs	r2, #255	@ 0xff
 8005a92:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a98:	b2da      	uxtb	r2, r3
 8005a9a:	8979      	ldrh	r1, [r7, #10]
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	9300      	str	r3, [sp, #0]
 8005aa0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005aa4:	68f8      	ldr	r0, [r7, #12]
 8005aa6:	f000 fc47 	bl	8006338 <I2C_TransferConfig>
 8005aaa:	e00f      	b.n	8005acc <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aba:	b2da      	uxtb	r2, r3
 8005abc:	8979      	ldrh	r1, [r7, #10]
 8005abe:	2300      	movs	r3, #0
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005ac6:	68f8      	ldr	r0, [r7, #12]
 8005ac8:	f000 fc36 	bl	8006338 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005acc:	697a      	ldr	r2, [r7, #20]
 8005ace:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ad0:	68f8      	ldr	r0, [r7, #12]
 8005ad2:	f000 fac6 	bl	8006062 <I2C_WaitOnTXISFlagUntilTimeout>
 8005ad6:	4603      	mov	r3, r0
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d001      	beq.n	8005ae0 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8005adc:	2301      	movs	r3, #1
 8005ade:	e07b      	b.n	8005bd8 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ae4:	781a      	ldrb	r2, [r3, #0]
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005af0:	1c5a      	adds	r2, r3, #1
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005afa:	b29b      	uxth	r3, r3
 8005afc:	3b01      	subs	r3, #1
 8005afe:	b29a      	uxth	r2, r3
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b08:	3b01      	subs	r3, #1
 8005b0a:	b29a      	uxth	r2, r3
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b14:	b29b      	uxth	r3, r3
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d034      	beq.n	8005b84 <HAL_I2C_Mem_Write+0x1c8>
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d130      	bne.n	8005b84 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005b22:	697b      	ldr	r3, [r7, #20]
 8005b24:	9300      	str	r3, [sp, #0]
 8005b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b28:	2200      	movs	r2, #0
 8005b2a:	2180      	movs	r1, #128	@ 0x80
 8005b2c:	68f8      	ldr	r0, [r7, #12]
 8005b2e:	f000 fa3f 	bl	8005fb0 <I2C_WaitOnFlagUntilTimeout>
 8005b32:	4603      	mov	r3, r0
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d001      	beq.n	8005b3c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8005b38:	2301      	movs	r3, #1
 8005b3a:	e04d      	b.n	8005bd8 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b40:	b29b      	uxth	r3, r3
 8005b42:	2bff      	cmp	r3, #255	@ 0xff
 8005b44:	d90e      	bls.n	8005b64 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	22ff      	movs	r2, #255	@ 0xff
 8005b4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b50:	b2da      	uxtb	r2, r3
 8005b52:	8979      	ldrh	r1, [r7, #10]
 8005b54:	2300      	movs	r3, #0
 8005b56:	9300      	str	r3, [sp, #0]
 8005b58:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 fbeb 	bl	8006338 <I2C_TransferConfig>
 8005b62:	e00f      	b.n	8005b84 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b68:	b29a      	uxth	r2, r3
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b72:	b2da      	uxtb	r2, r3
 8005b74:	8979      	ldrh	r1, [r7, #10]
 8005b76:	2300      	movs	r3, #0
 8005b78:	9300      	str	r3, [sp, #0]
 8005b7a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005b7e:	68f8      	ldr	r0, [r7, #12]
 8005b80:	f000 fbda 	bl	8006338 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d19e      	bne.n	8005acc <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005b8e:	697a      	ldr	r2, [r7, #20]
 8005b90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b92:	68f8      	ldr	r0, [r7, #12]
 8005b94:	f000 faac 	bl	80060f0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005b98:	4603      	mov	r3, r0
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d001      	beq.n	8005ba2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e01a      	b.n	8005bd8 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2220      	movs	r2, #32
 8005ba8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	6859      	ldr	r1, [r3, #4]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	681a      	ldr	r2, [r3, #0]
 8005bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8005be0 <HAL_I2C_Mem_Write+0x224>)
 8005bb6:	400b      	ands	r3, r1
 8005bb8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2220      	movs	r2, #32
 8005bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005bd2:	2300      	movs	r3, #0
 8005bd4:	e000      	b.n	8005bd8 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8005bd6:	2302      	movs	r3, #2
  }
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	3718      	adds	r7, #24
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}
 8005be0:	fe00e800 	.word	0xfe00e800

08005be4 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b088      	sub	sp, #32
 8005be8:	af02      	add	r7, sp, #8
 8005bea:	60f8      	str	r0, [r7, #12]
 8005bec:	4608      	mov	r0, r1
 8005bee:	4611      	mov	r1, r2
 8005bf0:	461a      	mov	r2, r3
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	817b      	strh	r3, [r7, #10]
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	813b      	strh	r3, [r7, #8]
 8005bfa:	4613      	mov	r3, r2
 8005bfc:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b20      	cmp	r3, #32
 8005c08:	f040 80fd 	bne.w	8005e06 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c0c:	6a3b      	ldr	r3, [r7, #32]
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d002      	beq.n	8005c18 <HAL_I2C_Mem_Read+0x34>
 8005c12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d105      	bne.n	8005c24 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005c1e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e0f1      	b.n	8005e08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005c2a:	2b01      	cmp	r3, #1
 8005c2c:	d101      	bne.n	8005c32 <HAL_I2C_Mem_Read+0x4e>
 8005c2e:	2302      	movs	r3, #2
 8005c30:	e0ea      	b.n	8005e08 <HAL_I2C_Mem_Read+0x224>
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	2201      	movs	r2, #1
 8005c36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005c3a:	f7fc fb9b 	bl	8002374 <HAL_GetTick>
 8005c3e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	9300      	str	r3, [sp, #0]
 8005c44:	2319      	movs	r3, #25
 8005c46:	2201      	movs	r2, #1
 8005c48:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8005c4c:	68f8      	ldr	r0, [r7, #12]
 8005c4e:	f000 f9af 	bl	8005fb0 <I2C_WaitOnFlagUntilTimeout>
 8005c52:	4603      	mov	r3, r0
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d001      	beq.n	8005c5c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e0d5      	b.n	8005e08 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	2222      	movs	r2, #34	@ 0x22
 8005c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2240      	movs	r2, #64	@ 0x40
 8005c68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	2200      	movs	r2, #0
 8005c70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	6a3a      	ldr	r2, [r7, #32]
 8005c76:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005c7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005c84:	88f8      	ldrh	r0, [r7, #6]
 8005c86:	893a      	ldrh	r2, [r7, #8]
 8005c88:	8979      	ldrh	r1, [r7, #10]
 8005c8a:	697b      	ldr	r3, [r7, #20]
 8005c8c:	9301      	str	r3, [sp, #4]
 8005c8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c90:	9300      	str	r3, [sp, #0]
 8005c92:	4603      	mov	r3, r0
 8005c94:	68f8      	ldr	r0, [r7, #12]
 8005c96:	f000 f913 	bl	8005ec0 <I2C_RequestMemoryRead>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d005      	beq.n	8005cac <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e0ad      	b.n	8005e08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb0:	b29b      	uxth	r3, r3
 8005cb2:	2bff      	cmp	r3, #255	@ 0xff
 8005cb4:	d90e      	bls.n	8005cd4 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	22ff      	movs	r2, #255	@ 0xff
 8005cba:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cc0:	b2da      	uxtb	r2, r3
 8005cc2:	8979      	ldrh	r1, [r7, #10]
 8005cc4:	4b52      	ldr	r3, [pc, #328]	@ (8005e10 <HAL_I2C_Mem_Read+0x22c>)
 8005cc6:	9300      	str	r3, [sp, #0]
 8005cc8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f000 fb33 	bl	8006338 <I2C_TransferConfig>
 8005cd2:	e00f      	b.n	8005cf4 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd8:	b29a      	uxth	r2, r3
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005ce2:	b2da      	uxtb	r2, r3
 8005ce4:	8979      	ldrh	r1, [r7, #10]
 8005ce6:	4b4a      	ldr	r3, [pc, #296]	@ (8005e10 <HAL_I2C_Mem_Read+0x22c>)
 8005ce8:	9300      	str	r3, [sp, #0]
 8005cea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005cee:	68f8      	ldr	r0, [r7, #12]
 8005cf0:	f000 fb22 	bl	8006338 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	2104      	movs	r1, #4
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	f000 f956 	bl	8005fb0 <I2C_WaitOnFlagUntilTimeout>
 8005d04:	4603      	mov	r3, r0
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d001      	beq.n	8005d0e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e07c      	b.n	8005e08 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d18:	b2d2      	uxtb	r2, r2
 8005d1a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d20:	1c5a      	adds	r2, r3, #1
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	b29a      	uxth	r2, r3
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d36:	b29b      	uxth	r3, r3
 8005d38:	3b01      	subs	r3, #1
 8005d3a:	b29a      	uxth	r2, r3
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d034      	beq.n	8005db4 <HAL_I2C_Mem_Read+0x1d0>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d130      	bne.n	8005db4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	9300      	str	r3, [sp, #0]
 8005d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d58:	2200      	movs	r2, #0
 8005d5a:	2180      	movs	r1, #128	@ 0x80
 8005d5c:	68f8      	ldr	r0, [r7, #12]
 8005d5e:	f000 f927 	bl	8005fb0 <I2C_WaitOnFlagUntilTimeout>
 8005d62:	4603      	mov	r3, r0
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d001      	beq.n	8005d6c <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	e04d      	b.n	8005e08 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d70:	b29b      	uxth	r3, r3
 8005d72:	2bff      	cmp	r3, #255	@ 0xff
 8005d74:	d90e      	bls.n	8005d94 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	22ff      	movs	r2, #255	@ 0xff
 8005d7a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d80:	b2da      	uxtb	r2, r3
 8005d82:	8979      	ldrh	r1, [r7, #10]
 8005d84:	2300      	movs	r3, #0
 8005d86:	9300      	str	r3, [sp, #0]
 8005d88:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005d8c:	68f8      	ldr	r0, [r7, #12]
 8005d8e:	f000 fad3 	bl	8006338 <I2C_TransferConfig>
 8005d92:	e00f      	b.n	8005db4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005da2:	b2da      	uxtb	r2, r3
 8005da4:	8979      	ldrh	r1, [r7, #10]
 8005da6:	2300      	movs	r3, #0
 8005da8:	9300      	str	r3, [sp, #0]
 8005daa:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005dae:	68f8      	ldr	r0, [r7, #12]
 8005db0:	f000 fac2 	bl	8006338 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005db8:	b29b      	uxth	r3, r3
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d19a      	bne.n	8005cf4 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005dbe:	697a      	ldr	r2, [r7, #20]
 8005dc0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005dc2:	68f8      	ldr	r0, [r7, #12]
 8005dc4:	f000 f994 	bl	80060f0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d001      	beq.n	8005dd2 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e01a      	b.n	8005e08 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	2220      	movs	r2, #32
 8005dd8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	6859      	ldr	r1, [r3, #4]
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	4b0b      	ldr	r3, [pc, #44]	@ (8005e14 <HAL_I2C_Mem_Read+0x230>)
 8005de6:	400b      	ands	r3, r1
 8005de8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	2220      	movs	r2, #32
 8005dee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	2200      	movs	r2, #0
 8005df6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	2200      	movs	r2, #0
 8005dfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005e02:	2300      	movs	r3, #0
 8005e04:	e000      	b.n	8005e08 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005e06:	2302      	movs	r3, #2
  }
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3718      	adds	r7, #24
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}
 8005e10:	80002400 	.word	0x80002400
 8005e14:	fe00e800 	.word	0xfe00e800

08005e18 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	b086      	sub	sp, #24
 8005e1c:	af02      	add	r7, sp, #8
 8005e1e:	60f8      	str	r0, [r7, #12]
 8005e20:	4608      	mov	r0, r1
 8005e22:	4611      	mov	r1, r2
 8005e24:	461a      	mov	r2, r3
 8005e26:	4603      	mov	r3, r0
 8005e28:	817b      	strh	r3, [r7, #10]
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	813b      	strh	r3, [r7, #8]
 8005e2e:	4613      	mov	r3, r2
 8005e30:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005e32:	88fb      	ldrh	r3, [r7, #6]
 8005e34:	b2da      	uxtb	r2, r3
 8005e36:	8979      	ldrh	r1, [r7, #10]
 8005e38:	4b20      	ldr	r3, [pc, #128]	@ (8005ebc <I2C_RequestMemoryWrite+0xa4>)
 8005e3a:	9300      	str	r3, [sp, #0]
 8005e3c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005e40:	68f8      	ldr	r0, [r7, #12]
 8005e42:	f000 fa79 	bl	8006338 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e46:	69fa      	ldr	r2, [r7, #28]
 8005e48:	69b9      	ldr	r1, [r7, #24]
 8005e4a:	68f8      	ldr	r0, [r7, #12]
 8005e4c:	f000 f909 	bl	8006062 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e02c      	b.n	8005eb4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e5a:	88fb      	ldrh	r3, [r7, #6]
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d105      	bne.n	8005e6c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e60:	893b      	ldrh	r3, [r7, #8]
 8005e62:	b2da      	uxtb	r2, r3
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	629a      	str	r2, [r3, #40]	@ 0x28
 8005e6a:	e015      	b.n	8005e98 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005e6c:	893b      	ldrh	r3, [r7, #8]
 8005e6e:	0a1b      	lsrs	r3, r3, #8
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	b2da      	uxtb	r2, r3
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e7a:	69fa      	ldr	r2, [r7, #28]
 8005e7c:	69b9      	ldr	r1, [r7, #24]
 8005e7e:	68f8      	ldr	r0, [r7, #12]
 8005e80:	f000 f8ef 	bl	8006062 <I2C_WaitOnTXISFlagUntilTimeout>
 8005e84:	4603      	mov	r3, r0
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d001      	beq.n	8005e8e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005e8a:	2301      	movs	r3, #1
 8005e8c:	e012      	b.n	8005eb4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e8e:	893b      	ldrh	r3, [r7, #8]
 8005e90:	b2da      	uxtb	r2, r3
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	2180      	movs	r1, #128	@ 0x80
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f000 f884 	bl	8005fb0 <I2C_WaitOnFlagUntilTimeout>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	e000      	b.n	8005eb4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005eb2:	2300      	movs	r3, #0
}
 8005eb4:	4618      	mov	r0, r3
 8005eb6:	3710      	adds	r7, #16
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	bd80      	pop	{r7, pc}
 8005ebc:	80002000 	.word	0x80002000

08005ec0 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b086      	sub	sp, #24
 8005ec4:	af02      	add	r7, sp, #8
 8005ec6:	60f8      	str	r0, [r7, #12]
 8005ec8:	4608      	mov	r0, r1
 8005eca:	4611      	mov	r1, r2
 8005ecc:	461a      	mov	r2, r3
 8005ece:	4603      	mov	r3, r0
 8005ed0:	817b      	strh	r3, [r7, #10]
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	813b      	strh	r3, [r7, #8]
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005eda:	88fb      	ldrh	r3, [r7, #6]
 8005edc:	b2da      	uxtb	r2, r3
 8005ede:	8979      	ldrh	r1, [r7, #10]
 8005ee0:	4b20      	ldr	r3, [pc, #128]	@ (8005f64 <I2C_RequestMemoryRead+0xa4>)
 8005ee2:	9300      	str	r3, [sp, #0]
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	68f8      	ldr	r0, [r7, #12]
 8005ee8:	f000 fa26 	bl	8006338 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005eec:	69fa      	ldr	r2, [r7, #28]
 8005eee:	69b9      	ldr	r1, [r7, #24]
 8005ef0:	68f8      	ldr	r0, [r7, #12]
 8005ef2:	f000 f8b6 	bl	8006062 <I2C_WaitOnTXISFlagUntilTimeout>
 8005ef6:	4603      	mov	r3, r0
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d001      	beq.n	8005f00 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005efc:	2301      	movs	r3, #1
 8005efe:	e02c      	b.n	8005f5a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f00:	88fb      	ldrh	r3, [r7, #6]
 8005f02:	2b01      	cmp	r3, #1
 8005f04:	d105      	bne.n	8005f12 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f06:	893b      	ldrh	r3, [r7, #8]
 8005f08:	b2da      	uxtb	r2, r3
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005f10:	e015      	b.n	8005f3e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005f12:	893b      	ldrh	r3, [r7, #8]
 8005f14:	0a1b      	lsrs	r3, r3, #8
 8005f16:	b29b      	uxth	r3, r3
 8005f18:	b2da      	uxtb	r2, r3
 8005f1a:	68fb      	ldr	r3, [r7, #12]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f20:	69fa      	ldr	r2, [r7, #28]
 8005f22:	69b9      	ldr	r1, [r7, #24]
 8005f24:	68f8      	ldr	r0, [r7, #12]
 8005f26:	f000 f89c 	bl	8006062 <I2C_WaitOnTXISFlagUntilTimeout>
 8005f2a:	4603      	mov	r3, r0
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d001      	beq.n	8005f34 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005f30:	2301      	movs	r3, #1
 8005f32:	e012      	b.n	8005f5a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005f34:	893b      	ldrh	r3, [r7, #8]
 8005f36:	b2da      	uxtb	r2, r3
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005f3e:	69fb      	ldr	r3, [r7, #28]
 8005f40:	9300      	str	r3, [sp, #0]
 8005f42:	69bb      	ldr	r3, [r7, #24]
 8005f44:	2200      	movs	r2, #0
 8005f46:	2140      	movs	r1, #64	@ 0x40
 8005f48:	68f8      	ldr	r0, [r7, #12]
 8005f4a:	f000 f831 	bl	8005fb0 <I2C_WaitOnFlagUntilTimeout>
 8005f4e:	4603      	mov	r3, r0
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d001      	beq.n	8005f58 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e000      	b.n	8005f5a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005f58:	2300      	movs	r3, #0
}
 8005f5a:	4618      	mov	r0, r3
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}
 8005f62:	bf00      	nop
 8005f64:	80002000 	.word	0x80002000

08005f68 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b083      	sub	sp, #12
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	699b      	ldr	r3, [r3, #24]
 8005f76:	f003 0302 	and.w	r3, r3, #2
 8005f7a:	2b02      	cmp	r3, #2
 8005f7c:	d103      	bne.n	8005f86 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	2200      	movs	r2, #0
 8005f84:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	699b      	ldr	r3, [r3, #24]
 8005f8c:	f003 0301 	and.w	r3, r3, #1
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d007      	beq.n	8005fa4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	699a      	ldr	r2, [r3, #24]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f042 0201 	orr.w	r2, r2, #1
 8005fa2:	619a      	str	r2, [r3, #24]
  }
}
 8005fa4:	bf00      	nop
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b084      	sub	sp, #16
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	60f8      	str	r0, [r7, #12]
 8005fb8:	60b9      	str	r1, [r7, #8]
 8005fba:	603b      	str	r3, [r7, #0]
 8005fbc:	4613      	mov	r3, r2
 8005fbe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005fc0:	e03b      	b.n	800603a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fc2:	69ba      	ldr	r2, [r7, #24]
 8005fc4:	6839      	ldr	r1, [r7, #0]
 8005fc6:	68f8      	ldr	r0, [r7, #12]
 8005fc8:	f000 f8d6 	bl	8006178 <I2C_IsErrorOccurred>
 8005fcc:	4603      	mov	r3, r0
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d001      	beq.n	8005fd6 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e041      	b.n	800605a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005fd6:	683b      	ldr	r3, [r7, #0]
 8005fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fdc:	d02d      	beq.n	800603a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fde:	f7fc f9c9 	bl	8002374 <HAL_GetTick>
 8005fe2:	4602      	mov	r2, r0
 8005fe4:	69bb      	ldr	r3, [r7, #24]
 8005fe6:	1ad3      	subs	r3, r2, r3
 8005fe8:	683a      	ldr	r2, [r7, #0]
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d302      	bcc.n	8005ff4 <I2C_WaitOnFlagUntilTimeout+0x44>
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d122      	bne.n	800603a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	699a      	ldr	r2, [r3, #24]
 8005ffa:	68bb      	ldr	r3, [r7, #8]
 8005ffc:	4013      	ands	r3, r2
 8005ffe:	68ba      	ldr	r2, [r7, #8]
 8006000:	429a      	cmp	r2, r3
 8006002:	bf0c      	ite	eq
 8006004:	2301      	moveq	r3, #1
 8006006:	2300      	movne	r3, #0
 8006008:	b2db      	uxtb	r3, r3
 800600a:	461a      	mov	r2, r3
 800600c:	79fb      	ldrb	r3, [r7, #7]
 800600e:	429a      	cmp	r2, r3
 8006010:	d113      	bne.n	800603a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006016:	f043 0220 	orr.w	r2, r3, #32
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	2220      	movs	r2, #32
 8006022:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2200      	movs	r2, #0
 800602a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8006036:	2301      	movs	r3, #1
 8006038:	e00f      	b.n	800605a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	699a      	ldr	r2, [r3, #24]
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	4013      	ands	r3, r2
 8006044:	68ba      	ldr	r2, [r7, #8]
 8006046:	429a      	cmp	r2, r3
 8006048:	bf0c      	ite	eq
 800604a:	2301      	moveq	r3, #1
 800604c:	2300      	movne	r3, #0
 800604e:	b2db      	uxtb	r3, r3
 8006050:	461a      	mov	r2, r3
 8006052:	79fb      	ldrb	r3, [r7, #7]
 8006054:	429a      	cmp	r2, r3
 8006056:	d0b4      	beq.n	8005fc2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006058:	2300      	movs	r3, #0
}
 800605a:	4618      	mov	r0, r3
 800605c:	3710      	adds	r7, #16
 800605e:	46bd      	mov	sp, r7
 8006060:	bd80      	pop	{r7, pc}

08006062 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8006062:	b580      	push	{r7, lr}
 8006064:	b084      	sub	sp, #16
 8006066:	af00      	add	r7, sp, #0
 8006068:	60f8      	str	r0, [r7, #12]
 800606a:	60b9      	str	r1, [r7, #8]
 800606c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800606e:	e033      	b.n	80060d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8006070:	687a      	ldr	r2, [r7, #4]
 8006072:	68b9      	ldr	r1, [r7, #8]
 8006074:	68f8      	ldr	r0, [r7, #12]
 8006076:	f000 f87f 	bl	8006178 <I2C_IsErrorOccurred>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d001      	beq.n	8006084 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8006080:	2301      	movs	r3, #1
 8006082:	e031      	b.n	80060e8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006084:	68bb      	ldr	r3, [r7, #8]
 8006086:	f1b3 3fff 	cmp.w	r3, #4294967295
 800608a:	d025      	beq.n	80060d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800608c:	f7fc f972 	bl	8002374 <HAL_GetTick>
 8006090:	4602      	mov	r2, r0
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	68ba      	ldr	r2, [r7, #8]
 8006098:	429a      	cmp	r2, r3
 800609a:	d302      	bcc.n	80060a2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d11a      	bne.n	80060d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	699b      	ldr	r3, [r3, #24]
 80060a8:	f003 0302 	and.w	r3, r3, #2
 80060ac:	2b02      	cmp	r3, #2
 80060ae:	d013      	beq.n	80060d8 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060b4:	f043 0220 	orr.w	r2, r3, #32
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	2220      	movs	r2, #32
 80060c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e007      	b.n	80060e8 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	699b      	ldr	r3, [r3, #24]
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b02      	cmp	r3, #2
 80060e4:	d1c4      	bne.n	8006070 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b084      	sub	sp, #16
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	60f8      	str	r0, [r7, #12]
 80060f8:	60b9      	str	r1, [r7, #8]
 80060fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80060fc:	e02f      	b.n	800615e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80060fe:	687a      	ldr	r2, [r7, #4]
 8006100:	68b9      	ldr	r1, [r7, #8]
 8006102:	68f8      	ldr	r0, [r7, #12]
 8006104:	f000 f838 	bl	8006178 <I2C_IsErrorOccurred>
 8006108:	4603      	mov	r3, r0
 800610a:	2b00      	cmp	r3, #0
 800610c:	d001      	beq.n	8006112 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800610e:	2301      	movs	r3, #1
 8006110:	e02d      	b.n	800616e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006112:	f7fc f92f 	bl	8002374 <HAL_GetTick>
 8006116:	4602      	mov	r2, r0
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	1ad3      	subs	r3, r2, r3
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	429a      	cmp	r2, r3
 8006120:	d302      	bcc.n	8006128 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d11a      	bne.n	800615e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	699b      	ldr	r3, [r3, #24]
 800612e:	f003 0320 	and.w	r3, r3, #32
 8006132:	2b20      	cmp	r3, #32
 8006134:	d013      	beq.n	800615e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800613a:	f043 0220 	orr.w	r2, r3, #32
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2220      	movs	r2, #32
 8006146:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2200      	movs	r2, #0
 8006156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800615a:	2301      	movs	r3, #1
 800615c:	e007      	b.n	800616e <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	699b      	ldr	r3, [r3, #24]
 8006164:	f003 0320 	and.w	r3, r3, #32
 8006168:	2b20      	cmp	r3, #32
 800616a:	d1c8      	bne.n	80060fe <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3710      	adds	r7, #16
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
	...

08006178 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b08a      	sub	sp, #40	@ 0x28
 800617c:	af00      	add	r7, sp, #0
 800617e:	60f8      	str	r0, [r7, #12]
 8006180:	60b9      	str	r1, [r7, #8]
 8006182:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006184:	2300      	movs	r3, #0
 8006186:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	699b      	ldr	r3, [r3, #24]
 8006190:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8006192:	2300      	movs	r3, #0
 8006194:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	f003 0310 	and.w	r3, r3, #16
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d068      	beq.n	8006276 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	2210      	movs	r2, #16
 80061aa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80061ac:	e049      	b.n	8006242 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80061ae:	68bb      	ldr	r3, [r7, #8]
 80061b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061b4:	d045      	beq.n	8006242 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80061b6:	f7fc f8dd 	bl	8002374 <HAL_GetTick>
 80061ba:	4602      	mov	r2, r0
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	1ad3      	subs	r3, r2, r3
 80061c0:	68ba      	ldr	r2, [r7, #8]
 80061c2:	429a      	cmp	r2, r3
 80061c4:	d302      	bcc.n	80061cc <I2C_IsErrorOccurred+0x54>
 80061c6:	68bb      	ldr	r3, [r7, #8]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d13a      	bne.n	8006242 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061d6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80061de:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061ee:	d121      	bne.n	8006234 <I2C_IsErrorOccurred+0xbc>
 80061f0:	697b      	ldr	r3, [r7, #20]
 80061f2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80061f6:	d01d      	beq.n	8006234 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80061f8:	7cfb      	ldrb	r3, [r7, #19]
 80061fa:	2b20      	cmp	r3, #32
 80061fc:	d01a      	beq.n	8006234 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	685a      	ldr	r2, [r3, #4]
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800620c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800620e:	f7fc f8b1 	bl	8002374 <HAL_GetTick>
 8006212:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006214:	e00e      	b.n	8006234 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8006216:	f7fc f8ad 	bl	8002374 <HAL_GetTick>
 800621a:	4602      	mov	r2, r0
 800621c:	69fb      	ldr	r3, [r7, #28]
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	2b19      	cmp	r3, #25
 8006222:	d907      	bls.n	8006234 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8006224:	6a3b      	ldr	r3, [r7, #32]
 8006226:	f043 0320 	orr.w	r3, r3, #32
 800622a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800622c:	2301      	movs	r3, #1
 800622e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8006232:	e006      	b.n	8006242 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	699b      	ldr	r3, [r3, #24]
 800623a:	f003 0320 	and.w	r3, r3, #32
 800623e:	2b20      	cmp	r3, #32
 8006240:	d1e9      	bne.n	8006216 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	f003 0320 	and.w	r3, r3, #32
 800624c:	2b20      	cmp	r3, #32
 800624e:	d003      	beq.n	8006258 <I2C_IsErrorOccurred+0xe0>
 8006250:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006254:	2b00      	cmp	r3, #0
 8006256:	d0aa      	beq.n	80061ae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8006258:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800625c:	2b00      	cmp	r3, #0
 800625e:	d103      	bne.n	8006268 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	2220      	movs	r2, #32
 8006266:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8006268:	6a3b      	ldr	r3, [r7, #32]
 800626a:	f043 0304 	orr.w	r3, r3, #4
 800626e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8006270:	2301      	movs	r3, #1
 8006272:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	699b      	ldr	r3, [r3, #24]
 800627c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800627e:	69bb      	ldr	r3, [r7, #24]
 8006280:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006284:	2b00      	cmp	r3, #0
 8006286:	d00b      	beq.n	80062a0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8006288:	6a3b      	ldr	r3, [r7, #32]
 800628a:	f043 0301 	orr.w	r3, r3, #1
 800628e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006298:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80062a0:	69bb      	ldr	r3, [r7, #24]
 80062a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d00b      	beq.n	80062c2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80062aa:	6a3b      	ldr	r3, [r7, #32]
 80062ac:	f043 0308 	orr.w	r3, r3, #8
 80062b0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80062ba:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80062c2:	69bb      	ldr	r3, [r7, #24]
 80062c4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d00b      	beq.n	80062e4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80062cc:	6a3b      	ldr	r3, [r7, #32]
 80062ce:	f043 0302 	orr.w	r3, r3, #2
 80062d2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80062dc:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80062e4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d01c      	beq.n	8006326 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80062ec:	68f8      	ldr	r0, [r7, #12]
 80062ee:	f7ff fe3b 	bl	8005f68 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	6859      	ldr	r1, [r3, #4]
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681a      	ldr	r2, [r3, #0]
 80062fc:	4b0d      	ldr	r3, [pc, #52]	@ (8006334 <I2C_IsErrorOccurred+0x1bc>)
 80062fe:	400b      	ands	r3, r1
 8006300:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006306:	6a3b      	ldr	r3, [r7, #32]
 8006308:	431a      	orrs	r2, r3
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2220      	movs	r2, #32
 8006312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800631e:	68fb      	ldr	r3, [r7, #12]
 8006320:	2200      	movs	r2, #0
 8006322:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8006326:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800632a:	4618      	mov	r0, r3
 800632c:	3728      	adds	r7, #40	@ 0x28
 800632e:	46bd      	mov	sp, r7
 8006330:	bd80      	pop	{r7, pc}
 8006332:	bf00      	nop
 8006334:	fe00e800 	.word	0xfe00e800

08006338 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006338:	b480      	push	{r7}
 800633a:	b087      	sub	sp, #28
 800633c:	af00      	add	r7, sp, #0
 800633e:	60f8      	str	r0, [r7, #12]
 8006340:	607b      	str	r3, [r7, #4]
 8006342:	460b      	mov	r3, r1
 8006344:	817b      	strh	r3, [r7, #10]
 8006346:	4613      	mov	r3, r2
 8006348:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800634a:	897b      	ldrh	r3, [r7, #10]
 800634c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8006350:	7a7b      	ldrb	r3, [r7, #9]
 8006352:	041b      	lsls	r3, r3, #16
 8006354:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8006358:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800635e:	6a3b      	ldr	r3, [r7, #32]
 8006360:	4313      	orrs	r3, r2
 8006362:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006366:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	685a      	ldr	r2, [r3, #4]
 800636e:	6a3b      	ldr	r3, [r7, #32]
 8006370:	0d5b      	lsrs	r3, r3, #21
 8006372:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8006376:	4b08      	ldr	r3, [pc, #32]	@ (8006398 <I2C_TransferConfig+0x60>)
 8006378:	430b      	orrs	r3, r1
 800637a:	43db      	mvns	r3, r3
 800637c:	ea02 0103 	and.w	r1, r2, r3
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	697a      	ldr	r2, [r7, #20]
 8006386:	430a      	orrs	r2, r1
 8006388:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800638a:	bf00      	nop
 800638c:	371c      	adds	r7, #28
 800638e:	46bd      	mov	sp, r7
 8006390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006394:	4770      	bx	lr
 8006396:	bf00      	nop
 8006398:	03ff63ff 	.word	0x03ff63ff

0800639c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800639c:	b480      	push	{r7}
 800639e:	b083      	sub	sp, #12
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
 80063a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	2b20      	cmp	r3, #32
 80063b0:	d138      	bne.n	8006424 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80063bc:	2302      	movs	r3, #2
 80063be:	e032      	b.n	8006426 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2224      	movs	r2, #36	@ 0x24
 80063cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f022 0201 	bic.w	r2, r2, #1
 80063de:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	681a      	ldr	r2, [r3, #0]
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80063ee:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	6819      	ldr	r1, [r3, #0]
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	683a      	ldr	r2, [r7, #0]
 80063fc:	430a      	orrs	r2, r1
 80063fe:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	681a      	ldr	r2, [r3, #0]
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	f042 0201 	orr.w	r2, r2, #1
 800640e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	2220      	movs	r2, #32
 8006414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2200      	movs	r2, #0
 800641c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8006420:	2300      	movs	r3, #0
 8006422:	e000      	b.n	8006426 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006424:	2302      	movs	r3, #2
  }
}
 8006426:	4618      	mov	r0, r3
 8006428:	370c      	adds	r7, #12
 800642a:	46bd      	mov	sp, r7
 800642c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006430:	4770      	bx	lr

08006432 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006432:	b480      	push	{r7}
 8006434:	b085      	sub	sp, #20
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]
 800643a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006442:	b2db      	uxtb	r3, r3
 8006444:	2b20      	cmp	r3, #32
 8006446:	d139      	bne.n	80064bc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800644e:	2b01      	cmp	r3, #1
 8006450:	d101      	bne.n	8006456 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006452:	2302      	movs	r3, #2
 8006454:	e033      	b.n	80064be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2224      	movs	r2, #36	@ 0x24
 8006462:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	681a      	ldr	r2, [r3, #0]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f022 0201 	bic.w	r2, r2, #1
 8006474:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006484:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	021b      	lsls	r3, r3, #8
 800648a:	68fa      	ldr	r2, [r7, #12]
 800648c:	4313      	orrs	r3, r2
 800648e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	68fa      	ldr	r2, [r7, #12]
 8006496:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f042 0201 	orr.w	r2, r2, #1
 80064a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	2220      	movs	r2, #32
 80064ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80064b8:	2300      	movs	r3, #0
 80064ba:	e000      	b.n	80064be <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80064bc:	2302      	movs	r3, #2
  }
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3714      	adds	r7, #20
 80064c2:	46bd      	mov	sp, r7
 80064c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c8:	4770      	bx	lr

080064ca <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80064ca:	b580      	push	{r7, lr}
 80064cc:	b084      	sub	sp, #16
 80064ce:	af00      	add	r7, sp, #0
 80064d0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d101      	bne.n	80064dc <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e041      	b.n	8006560 <HAL_IWDG_Init+0x96>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80064e4:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f245 5255 	movw	r2, #21845	@ 0x5555
 80064ee:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	687a      	ldr	r2, [r7, #4]
 80064f6:	6852      	ldr	r2, [r2, #4]
 80064f8:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	687a      	ldr	r2, [r7, #4]
 8006500:	6892      	ldr	r2, [r2, #8]
 8006502:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8006504:	f7fb ff36 	bl	8002374 <HAL_GetTick>
 8006508:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800650a:	e00f      	b.n	800652c <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800650c:	f7fb ff32 	bl	8002374 <HAL_GetTick>
 8006510:	4602      	mov	r2, r0
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	1ad3      	subs	r3, r2, r3
 8006516:	2b31      	cmp	r3, #49	@ 0x31
 8006518:	d908      	bls.n	800652c <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	68db      	ldr	r3, [r3, #12]
 8006520:	f003 0307 	and.w	r3, r3, #7
 8006524:	2b00      	cmp	r3, #0
 8006526:	d001      	beq.n	800652c <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8006528:	2303      	movs	r3, #3
 800652a:	e019      	b.n	8006560 <HAL_IWDG_Init+0x96>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	68db      	ldr	r3, [r3, #12]
 8006532:	f003 0307 	and.w	r3, r3, #7
 8006536:	2b00      	cmp	r3, #0
 8006538:	d1e8      	bne.n	800650c <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	691a      	ldr	r2, [r3, #16]
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	429a      	cmp	r2, r3
 8006546:	d005      	beq.n	8006554 <HAL_IWDG_Init+0x8a>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	687a      	ldr	r2, [r7, #4]
 800654e:	68d2      	ldr	r2, [r2, #12]
 8006550:	611a      	str	r2, [r3, #16]
 8006552:	e004      	b.n	800655e <HAL_IWDG_Init+0x94>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800655c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800655e:	2300      	movs	r3, #0
}
 8006560:	4618      	mov	r0, r3
 8006562:	3710      	adds	r7, #16
 8006564:	46bd      	mov	sp, r7
 8006566:	bd80      	pop	{r7, pc}

08006568 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8006578:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800657a:	2300      	movs	r3, #0
}
 800657c:	4618      	mov	r0, r3
 800657e:	370c      	adds	r7, #12
 8006580:	46bd      	mov	sp, r7
 8006582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006586:	4770      	bx	lr

08006588 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8006588:	b580      	push	{r7, lr}
 800658a:	b084      	sub	sp, #16
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d101      	bne.n	800659a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006596:	2301      	movs	r3, #1
 8006598:	e0c0      	b.n	800671c <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80065a0:	b2db      	uxtb	r3, r3
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d106      	bne.n	80065b4 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	2200      	movs	r2, #0
 80065aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80065ae:	6878      	ldr	r0, [r7, #4]
 80065b0:	f007 fcd6 	bl	800df60 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	2203      	movs	r2, #3
 80065b8:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4618      	mov	r0, r3
 80065c2:	f004 f856 	bl	800a672 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065c6:	2300      	movs	r3, #0
 80065c8:	73fb      	strb	r3, [r7, #15]
 80065ca:	e03e      	b.n	800664a <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80065cc:	7bfa      	ldrb	r2, [r7, #15]
 80065ce:	6879      	ldr	r1, [r7, #4]
 80065d0:	4613      	mov	r3, r2
 80065d2:	009b      	lsls	r3, r3, #2
 80065d4:	4413      	add	r3, r2
 80065d6:	00db      	lsls	r3, r3, #3
 80065d8:	440b      	add	r3, r1
 80065da:	3311      	adds	r3, #17
 80065dc:	2201      	movs	r2, #1
 80065de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80065e0:	7bfa      	ldrb	r2, [r7, #15]
 80065e2:	6879      	ldr	r1, [r7, #4]
 80065e4:	4613      	mov	r3, r2
 80065e6:	009b      	lsls	r3, r3, #2
 80065e8:	4413      	add	r3, r2
 80065ea:	00db      	lsls	r3, r3, #3
 80065ec:	440b      	add	r3, r1
 80065ee:	3310      	adds	r3, #16
 80065f0:	7bfa      	ldrb	r2, [r7, #15]
 80065f2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80065f4:	7bfa      	ldrb	r2, [r7, #15]
 80065f6:	6879      	ldr	r1, [r7, #4]
 80065f8:	4613      	mov	r3, r2
 80065fa:	009b      	lsls	r3, r3, #2
 80065fc:	4413      	add	r3, r2
 80065fe:	00db      	lsls	r3, r3, #3
 8006600:	440b      	add	r3, r1
 8006602:	3313      	adds	r3, #19
 8006604:	2200      	movs	r2, #0
 8006606:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8006608:	7bfa      	ldrb	r2, [r7, #15]
 800660a:	6879      	ldr	r1, [r7, #4]
 800660c:	4613      	mov	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4413      	add	r3, r2
 8006612:	00db      	lsls	r3, r3, #3
 8006614:	440b      	add	r3, r1
 8006616:	3320      	adds	r3, #32
 8006618:	2200      	movs	r2, #0
 800661a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800661c:	7bfa      	ldrb	r2, [r7, #15]
 800661e:	6879      	ldr	r1, [r7, #4]
 8006620:	4613      	mov	r3, r2
 8006622:	009b      	lsls	r3, r3, #2
 8006624:	4413      	add	r3, r2
 8006626:	00db      	lsls	r3, r3, #3
 8006628:	440b      	add	r3, r1
 800662a:	3324      	adds	r3, #36	@ 0x24
 800662c:	2200      	movs	r2, #0
 800662e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006630:	7bfb      	ldrb	r3, [r7, #15]
 8006632:	6879      	ldr	r1, [r7, #4]
 8006634:	1c5a      	adds	r2, r3, #1
 8006636:	4613      	mov	r3, r2
 8006638:	009b      	lsls	r3, r3, #2
 800663a:	4413      	add	r3, r2
 800663c:	00db      	lsls	r3, r3, #3
 800663e:	440b      	add	r3, r1
 8006640:	2200      	movs	r2, #0
 8006642:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006644:	7bfb      	ldrb	r3, [r7, #15]
 8006646:	3301      	adds	r3, #1
 8006648:	73fb      	strb	r3, [r7, #15]
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	791b      	ldrb	r3, [r3, #4]
 800664e:	7bfa      	ldrb	r2, [r7, #15]
 8006650:	429a      	cmp	r2, r3
 8006652:	d3bb      	bcc.n	80065cc <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006654:	2300      	movs	r3, #0
 8006656:	73fb      	strb	r3, [r7, #15]
 8006658:	e044      	b.n	80066e4 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800665a:	7bfa      	ldrb	r2, [r7, #15]
 800665c:	6879      	ldr	r1, [r7, #4]
 800665e:	4613      	mov	r3, r2
 8006660:	009b      	lsls	r3, r3, #2
 8006662:	4413      	add	r3, r2
 8006664:	00db      	lsls	r3, r3, #3
 8006666:	440b      	add	r3, r1
 8006668:	f203 1351 	addw	r3, r3, #337	@ 0x151
 800666c:	2200      	movs	r2, #0
 800666e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8006670:	7bfa      	ldrb	r2, [r7, #15]
 8006672:	6879      	ldr	r1, [r7, #4]
 8006674:	4613      	mov	r3, r2
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	4413      	add	r3, r2
 800667a:	00db      	lsls	r3, r3, #3
 800667c:	440b      	add	r3, r1
 800667e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006682:	7bfa      	ldrb	r2, [r7, #15]
 8006684:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8006686:	7bfa      	ldrb	r2, [r7, #15]
 8006688:	6879      	ldr	r1, [r7, #4]
 800668a:	4613      	mov	r3, r2
 800668c:	009b      	lsls	r3, r3, #2
 800668e:	4413      	add	r3, r2
 8006690:	00db      	lsls	r3, r3, #3
 8006692:	440b      	add	r3, r1
 8006694:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8006698:	2200      	movs	r2, #0
 800669a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800669c:	7bfa      	ldrb	r2, [r7, #15]
 800669e:	6879      	ldr	r1, [r7, #4]
 80066a0:	4613      	mov	r3, r2
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4413      	add	r3, r2
 80066a6:	00db      	lsls	r3, r3, #3
 80066a8:	440b      	add	r3, r1
 80066aa:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 80066ae:	2200      	movs	r2, #0
 80066b0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80066b2:	7bfa      	ldrb	r2, [r7, #15]
 80066b4:	6879      	ldr	r1, [r7, #4]
 80066b6:	4613      	mov	r3, r2
 80066b8:	009b      	lsls	r3, r3, #2
 80066ba:	4413      	add	r3, r2
 80066bc:	00db      	lsls	r3, r3, #3
 80066be:	440b      	add	r3, r1
 80066c0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80066c4:	2200      	movs	r2, #0
 80066c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80066c8:	7bfa      	ldrb	r2, [r7, #15]
 80066ca:	6879      	ldr	r1, [r7, #4]
 80066cc:	4613      	mov	r3, r2
 80066ce:	009b      	lsls	r3, r3, #2
 80066d0:	4413      	add	r3, r2
 80066d2:	00db      	lsls	r3, r3, #3
 80066d4:	440b      	add	r3, r1
 80066d6:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80066da:	2200      	movs	r2, #0
 80066dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80066de:	7bfb      	ldrb	r3, [r7, #15]
 80066e0:	3301      	adds	r3, #1
 80066e2:	73fb      	strb	r3, [r7, #15]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	791b      	ldrb	r3, [r3, #4]
 80066e8:	7bfa      	ldrb	r2, [r7, #15]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d3b5      	bcc.n	800665a <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6818      	ldr	r0, [r3, #0]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	3304      	adds	r3, #4
 80066f6:	e893 0006 	ldmia.w	r3, {r1, r2}
 80066fa:	f003 ffd5 	bl	800a6a8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2200      	movs	r2, #0
 8006702:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2201      	movs	r2, #1
 8006708:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	7a9b      	ldrb	r3, [r3, #10]
 8006710:	2b01      	cmp	r3, #1
 8006712:	d102      	bne.n	800671a <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006714:	6878      	ldr	r0, [r7, #4]
 8006716:	f001 fc0e 	bl	8007f36 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3710      	adds	r7, #16
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b082      	sub	sp, #8
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006732:	2b01      	cmp	r3, #1
 8006734:	d101      	bne.n	800673a <HAL_PCD_Start+0x16>
 8006736:	2302      	movs	r3, #2
 8006738:	e012      	b.n	8006760 <HAL_PCD_Start+0x3c>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	2201      	movs	r2, #1
 800673e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	4618      	mov	r0, r3
 8006748:	f003 ff7c 	bl	800a644 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	4618      	mov	r0, r3
 8006752:	f005 fd59 	bl	800c208 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800675e:	2300      	movs	r3, #0
}
 8006760:	4618      	mov	r0, r3
 8006762:	3708      	adds	r7, #8
 8006764:	46bd      	mov	sp, r7
 8006766:	bd80      	pop	{r7, pc}

08006768 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	4618      	mov	r0, r3
 8006776:	f005 fd5e 	bl	800c236 <USB_ReadInterrupts>
 800677a:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d003      	beq.n	800678e <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8006786:	6878      	ldr	r0, [r7, #4]
 8006788:	f000 fb06 	bl	8006d98 <PCD_EP_ISR_Handler>

    return;
 800678c:	e110      	b.n	80069b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006794:	2b00      	cmp	r3, #0
 8006796:	d013      	beq.n	80067c0 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80067a0:	b29a      	uxth	r2, r3
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067aa:	b292      	uxth	r2, r2
 80067ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80067b0:	6878      	ldr	r0, [r7, #4]
 80067b2:	f007 fc66 	bl	800e082 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80067b6:	2100      	movs	r1, #0
 80067b8:	6878      	ldr	r0, [r7, #4]
 80067ba:	f000 f8fc 	bl	80069b6 <HAL_PCD_SetAddress>

    return;
 80067be:	e0f7      	b.n	80069b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d00c      	beq.n	80067e4 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80067dc:	b292      	uxth	r2, r2
 80067de:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80067e2:	e0e5      	b.n	80069b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d00c      	beq.n	8006808 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80067f6:	b29a      	uxth	r2, r3
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006800:	b292      	uxth	r2, r2
 8006802:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8006806:	e0d3      	b.n	80069b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800680e:	2b00      	cmp	r3, #0
 8006810:	d034      	beq.n	800687c <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800681a:	b29a      	uxth	r2, r3
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f022 0204 	bic.w	r2, r2, #4
 8006824:	b292      	uxth	r2, r2
 8006826:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006832:	b29a      	uxth	r2, r3
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f022 0208 	bic.w	r2, r2, #8
 800683c:	b292      	uxth	r2, r2
 800683e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8006848:	2b01      	cmp	r3, #1
 800684a:	d107      	bne.n	800685c <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2200      	movs	r2, #0
 8006850:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006854:	2100      	movs	r1, #0
 8006856:	6878      	ldr	r0, [r7, #4]
 8006858:	f007 fe06 	bl	800e468 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f007 fc49 	bl	800e0f4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800686a:	b29a      	uxth	r2, r3
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006874:	b292      	uxth	r2, r2
 8006876:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800687a:	e099      	b.n	80069b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006882:	2b00      	cmp	r3, #0
 8006884:	d027      	beq.n	80068d6 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800688e:	b29a      	uxth	r2, r3
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f042 0208 	orr.w	r2, r2, #8
 8006898:	b292      	uxth	r2, r2
 800689a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80068a6:	b29a      	uxth	r2, r3
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068b0:	b292      	uxth	r2, r2
 80068b2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80068be:	b29a      	uxth	r2, r3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f042 0204 	orr.w	r2, r2, #4
 80068c8:	b292      	uxth	r2, r2
 80068ca:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f007 fbf6 	bl	800e0c0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80068d4:	e06c      	b.n	80069b0 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d040      	beq.n	8006962 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80068e8:	b29a      	uxth	r2, r3
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80068f2:	b292      	uxth	r2, r2
 80068f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d12b      	bne.n	800695a <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800690a:	b29a      	uxth	r2, r3
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f042 0204 	orr.w	r2, r2, #4
 8006914:	b292      	uxth	r2, r2
 8006916:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006922:	b29a      	uxth	r2, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f042 0208 	orr.w	r2, r2, #8
 800692c:	b292      	uxth	r2, r2
 800692e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2201      	movs	r2, #1
 8006936:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8006942:	b29b      	uxth	r3, r3
 8006944:	089b      	lsrs	r3, r3, #2
 8006946:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8006950:	2101      	movs	r1, #1
 8006952:	6878      	ldr	r0, [r7, #4]
 8006954:	f007 fd88 	bl	800e468 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8006958:	e02a      	b.n	80069b0 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 800695a:	6878      	ldr	r0, [r7, #4]
 800695c:	f007 fbb0 	bl	800e0c0 <HAL_PCD_SuspendCallback>
    return;
 8006960:	e026      	b.n	80069b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00f      	beq.n	800698c <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006974:	b29a      	uxth	r2, r3
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800697e:	b292      	uxth	r2, r2
 8006980:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8006984:	6878      	ldr	r0, [r7, #4]
 8006986:	f007 fb6e 	bl	800e066 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800698a:	e011      	b.n	80069b0 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00c      	beq.n	80069b0 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800699e:	b29a      	uxth	r2, r3
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80069a8:	b292      	uxth	r2, r2
 80069aa:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80069ae:	bf00      	nop
  }
}
 80069b0:	3710      	adds	r7, #16
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bd80      	pop	{r7, pc}

080069b6 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80069b6:	b580      	push	{r7, lr}
 80069b8:	b082      	sub	sp, #8
 80069ba:	af00      	add	r7, sp, #0
 80069bc:	6078      	str	r0, [r7, #4]
 80069be:	460b      	mov	r3, r1
 80069c0:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80069c8:	2b01      	cmp	r3, #1
 80069ca:	d101      	bne.n	80069d0 <HAL_PCD_SetAddress+0x1a>
 80069cc:	2302      	movs	r3, #2
 80069ce:	e012      	b.n	80069f6 <HAL_PCD_SetAddress+0x40>
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	78fa      	ldrb	r2, [r7, #3]
 80069dc:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	78fa      	ldrb	r2, [r7, #3]
 80069e4:	4611      	mov	r1, r2
 80069e6:	4618      	mov	r0, r3
 80069e8:	f005 fbfa 	bl	800c1e0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	2200      	movs	r2, #0
 80069f0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80069f4:	2300      	movs	r3, #0
}
 80069f6:	4618      	mov	r0, r3
 80069f8:	3708      	adds	r7, #8
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}

080069fe <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80069fe:	b580      	push	{r7, lr}
 8006a00:	b084      	sub	sp, #16
 8006a02:	af00      	add	r7, sp, #0
 8006a04:	6078      	str	r0, [r7, #4]
 8006a06:	4608      	mov	r0, r1
 8006a08:	4611      	mov	r1, r2
 8006a0a:	461a      	mov	r2, r3
 8006a0c:	4603      	mov	r3, r0
 8006a0e:	70fb      	strb	r3, [r7, #3]
 8006a10:	460b      	mov	r3, r1
 8006a12:	803b      	strh	r3, [r7, #0]
 8006a14:	4613      	mov	r3, r2
 8006a16:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006a1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	da0e      	bge.n	8006a42 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006a24:	78fb      	ldrb	r3, [r7, #3]
 8006a26:	f003 0207 	and.w	r2, r3, #7
 8006a2a:	4613      	mov	r3, r2
 8006a2c:	009b      	lsls	r3, r3, #2
 8006a2e:	4413      	add	r3, r2
 8006a30:	00db      	lsls	r3, r3, #3
 8006a32:	3310      	adds	r3, #16
 8006a34:	687a      	ldr	r2, [r7, #4]
 8006a36:	4413      	add	r3, r2
 8006a38:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	2201      	movs	r2, #1
 8006a3e:	705a      	strb	r2, [r3, #1]
 8006a40:	e00e      	b.n	8006a60 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006a42:	78fb      	ldrb	r3, [r7, #3]
 8006a44:	f003 0207 	and.w	r2, r3, #7
 8006a48:	4613      	mov	r3, r2
 8006a4a:	009b      	lsls	r3, r3, #2
 8006a4c:	4413      	add	r3, r2
 8006a4e:	00db      	lsls	r3, r3, #3
 8006a50:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006a54:	687a      	ldr	r2, [r7, #4]
 8006a56:	4413      	add	r3, r2
 8006a58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8006a60:	78fb      	ldrb	r3, [r7, #3]
 8006a62:	f003 0307 	and.w	r3, r3, #7
 8006a66:	b2da      	uxtb	r2, r3
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8006a6c:	883b      	ldrh	r3, [r7, #0]
 8006a6e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	78ba      	ldrb	r2, [r7, #2]
 8006a7a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8006a7c:	78bb      	ldrb	r3, [r7, #2]
 8006a7e:	2b02      	cmp	r3, #2
 8006a80:	d102      	bne.n	8006a88 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	2200      	movs	r2, #0
 8006a86:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006a8e:	2b01      	cmp	r3, #1
 8006a90:	d101      	bne.n	8006a96 <HAL_PCD_EP_Open+0x98>
 8006a92:	2302      	movs	r3, #2
 8006a94:	e00e      	b.n	8006ab4 <HAL_PCD_EP_Open+0xb6>
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	68f9      	ldr	r1, [r7, #12]
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f003 fe1d 	bl	800a6e4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2200      	movs	r2, #0
 8006aae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8006ab2:	7afb      	ldrb	r3, [r7, #11]
}
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	3710      	adds	r7, #16
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}

08006abc <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006abc:	b580      	push	{r7, lr}
 8006abe:	b084      	sub	sp, #16
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
 8006ac4:	460b      	mov	r3, r1
 8006ac6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8006ac8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	da0e      	bge.n	8006aee <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006ad0:	78fb      	ldrb	r3, [r7, #3]
 8006ad2:	f003 0207 	and.w	r2, r3, #7
 8006ad6:	4613      	mov	r3, r2
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	4413      	add	r3, r2
 8006adc:	00db      	lsls	r3, r3, #3
 8006ade:	3310      	adds	r3, #16
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	4413      	add	r3, r2
 8006ae4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	705a      	strb	r2, [r3, #1]
 8006aec:	e00e      	b.n	8006b0c <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006aee:	78fb      	ldrb	r3, [r7, #3]
 8006af0:	f003 0207 	and.w	r2, r3, #7
 8006af4:	4613      	mov	r3, r2
 8006af6:	009b      	lsls	r3, r3, #2
 8006af8:	4413      	add	r3, r2
 8006afa:	00db      	lsls	r3, r3, #3
 8006afc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	4413      	add	r3, r2
 8006b04:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b0c:	78fb      	ldrb	r3, [r7, #3]
 8006b0e:	f003 0307 	and.w	r3, r3, #7
 8006b12:	b2da      	uxtb	r2, r3
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d101      	bne.n	8006b26 <HAL_PCD_EP_Close+0x6a>
 8006b22:	2302      	movs	r3, #2
 8006b24:	e00e      	b.n	8006b44 <HAL_PCD_EP_Close+0x88>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	2201      	movs	r2, #1
 8006b2a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	68f9      	ldr	r1, [r7, #12]
 8006b34:	4618      	mov	r0, r3
 8006b36:	f004 fabd 	bl	800b0b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2200      	movs	r2, #0
 8006b3e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8006b42:	2300      	movs	r3, #0
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	3710      	adds	r7, #16
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd80      	pop	{r7, pc}

08006b4c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b086      	sub	sp, #24
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	607a      	str	r2, [r7, #4]
 8006b56:	603b      	str	r3, [r7, #0]
 8006b58:	460b      	mov	r3, r1
 8006b5a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006b5c:	7afb      	ldrb	r3, [r7, #11]
 8006b5e:	f003 0207 	and.w	r2, r3, #7
 8006b62:	4613      	mov	r3, r2
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	4413      	add	r3, r2
 8006b68:	00db      	lsls	r3, r3, #3
 8006b6a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006b6e:	68fa      	ldr	r2, [r7, #12]
 8006b70:	4413      	add	r3, r2
 8006b72:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	687a      	ldr	r2, [r7, #4]
 8006b78:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006b7a:	697b      	ldr	r3, [r7, #20]
 8006b7c:	683a      	ldr	r2, [r7, #0]
 8006b7e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	2200      	movs	r2, #0
 8006b84:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006b8c:	7afb      	ldrb	r3, [r7, #11]
 8006b8e:	f003 0307 	and.w	r3, r3, #7
 8006b92:	b2da      	uxtb	r2, r3
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	6979      	ldr	r1, [r7, #20]
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	f004 fc75 	bl	800b48e <USB_EPStartXfer>

  return HAL_OK;
 8006ba4:	2300      	movs	r3, #0
}
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	3718      	adds	r7, #24
 8006baa:	46bd      	mov	sp, r7
 8006bac:	bd80      	pop	{r7, pc}

08006bae <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8006bae:	b480      	push	{r7}
 8006bb0:	b083      	sub	sp, #12
 8006bb2:	af00      	add	r7, sp, #0
 8006bb4:	6078      	str	r0, [r7, #4]
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8006bba:	78fb      	ldrb	r3, [r7, #3]
 8006bbc:	f003 0207 	and.w	r2, r3, #7
 8006bc0:	6879      	ldr	r1, [r7, #4]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	009b      	lsls	r3, r3, #2
 8006bc6:	4413      	add	r3, r2
 8006bc8:	00db      	lsls	r3, r3, #3
 8006bca:	440b      	add	r3, r1
 8006bcc:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8006bd0:	681b      	ldr	r3, [r3, #0]
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	370c      	adds	r7, #12
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bdc:	4770      	bx	lr

08006bde <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006bde:	b580      	push	{r7, lr}
 8006be0:	b086      	sub	sp, #24
 8006be2:	af00      	add	r7, sp, #0
 8006be4:	60f8      	str	r0, [r7, #12]
 8006be6:	607a      	str	r2, [r7, #4]
 8006be8:	603b      	str	r3, [r7, #0]
 8006bea:	460b      	mov	r3, r1
 8006bec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006bee:	7afb      	ldrb	r3, [r7, #11]
 8006bf0:	f003 0207 	and.w	r2, r3, #7
 8006bf4:	4613      	mov	r3, r2
 8006bf6:	009b      	lsls	r3, r3, #2
 8006bf8:	4413      	add	r3, r2
 8006bfa:	00db      	lsls	r3, r3, #3
 8006bfc:	3310      	adds	r3, #16
 8006bfe:	68fa      	ldr	r2, [r7, #12]
 8006c00:	4413      	add	r3, r2
 8006c02:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006c04:	697b      	ldr	r3, [r7, #20]
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8006c0a:	697b      	ldr	r3, [r7, #20]
 8006c0c:	683a      	ldr	r2, [r7, #0]
 8006c0e:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	2201      	movs	r2, #1
 8006c14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	683a      	ldr	r2, [r7, #0]
 8006c1c:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8006c1e:	697b      	ldr	r3, [r7, #20]
 8006c20:	2200      	movs	r2, #0
 8006c22:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8006c24:	697b      	ldr	r3, [r7, #20]
 8006c26:	2201      	movs	r2, #1
 8006c28:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006c2a:	7afb      	ldrb	r3, [r7, #11]
 8006c2c:	f003 0307 	and.w	r3, r3, #7
 8006c30:	b2da      	uxtb	r2, r3
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	6979      	ldr	r1, [r7, #20]
 8006c3c:	4618      	mov	r0, r3
 8006c3e:	f004 fc26 	bl	800b48e <USB_EPStartXfer>

  return HAL_OK;
 8006c42:	2300      	movs	r3, #0
}
 8006c44:	4618      	mov	r0, r3
 8006c46:	3718      	adds	r7, #24
 8006c48:	46bd      	mov	sp, r7
 8006c4a:	bd80      	pop	{r7, pc}

08006c4c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006c4c:	b580      	push	{r7, lr}
 8006c4e:	b084      	sub	sp, #16
 8006c50:	af00      	add	r7, sp, #0
 8006c52:	6078      	str	r0, [r7, #4]
 8006c54:	460b      	mov	r3, r1
 8006c56:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8006c58:	78fb      	ldrb	r3, [r7, #3]
 8006c5a:	f003 0307 	and.w	r3, r3, #7
 8006c5e:	687a      	ldr	r2, [r7, #4]
 8006c60:	7912      	ldrb	r2, [r2, #4]
 8006c62:	4293      	cmp	r3, r2
 8006c64:	d901      	bls.n	8006c6a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006c66:	2301      	movs	r3, #1
 8006c68:	e03e      	b.n	8006ce8 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006c6a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	da0e      	bge.n	8006c90 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006c72:	78fb      	ldrb	r3, [r7, #3]
 8006c74:	f003 0207 	and.w	r2, r3, #7
 8006c78:	4613      	mov	r3, r2
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	4413      	add	r3, r2
 8006c7e:	00db      	lsls	r3, r3, #3
 8006c80:	3310      	adds	r3, #16
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	4413      	add	r3, r2
 8006c86:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006c88:	68fb      	ldr	r3, [r7, #12]
 8006c8a:	2201      	movs	r2, #1
 8006c8c:	705a      	strb	r2, [r3, #1]
 8006c8e:	e00c      	b.n	8006caa <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8006c90:	78fa      	ldrb	r2, [r7, #3]
 8006c92:	4613      	mov	r3, r2
 8006c94:	009b      	lsls	r3, r3, #2
 8006c96:	4413      	add	r3, r2
 8006c98:	00db      	lsls	r3, r3, #3
 8006c9a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006c9e:	687a      	ldr	r2, [r7, #4]
 8006ca0:	4413      	add	r3, r2
 8006ca2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	2201      	movs	r2, #1
 8006cae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006cb0:	78fb      	ldrb	r3, [r7, #3]
 8006cb2:	f003 0307 	and.w	r3, r3, #7
 8006cb6:	b2da      	uxtb	r2, r3
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006cc2:	2b01      	cmp	r3, #1
 8006cc4:	d101      	bne.n	8006cca <HAL_PCD_EP_SetStall+0x7e>
 8006cc6:	2302      	movs	r3, #2
 8006cc8:	e00e      	b.n	8006ce8 <HAL_PCD_EP_SetStall+0x9c>
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	2201      	movs	r2, #1
 8006cce:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	68f9      	ldr	r1, [r7, #12]
 8006cd8:	4618      	mov	r0, r3
 8006cda:	f005 f987 	bl	800bfec <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2200      	movs	r2, #0
 8006ce2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006ce6:	2300      	movs	r3, #0
}
 8006ce8:	4618      	mov	r0, r3
 8006cea:	3710      	adds	r7, #16
 8006cec:	46bd      	mov	sp, r7
 8006cee:	bd80      	pop	{r7, pc}

08006cf0 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b084      	sub	sp, #16
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	460b      	mov	r3, r1
 8006cfa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006cfc:	78fb      	ldrb	r3, [r7, #3]
 8006cfe:	f003 030f 	and.w	r3, r3, #15
 8006d02:	687a      	ldr	r2, [r7, #4]
 8006d04:	7912      	ldrb	r2, [r2, #4]
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d901      	bls.n	8006d0e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006d0a:	2301      	movs	r3, #1
 8006d0c:	e040      	b.n	8006d90 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006d0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	da0e      	bge.n	8006d34 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006d16:	78fb      	ldrb	r3, [r7, #3]
 8006d18:	f003 0207 	and.w	r2, r3, #7
 8006d1c:	4613      	mov	r3, r2
 8006d1e:	009b      	lsls	r3, r3, #2
 8006d20:	4413      	add	r3, r2
 8006d22:	00db      	lsls	r3, r3, #3
 8006d24:	3310      	adds	r3, #16
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	4413      	add	r3, r2
 8006d2a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2201      	movs	r2, #1
 8006d30:	705a      	strb	r2, [r3, #1]
 8006d32:	e00e      	b.n	8006d52 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006d34:	78fb      	ldrb	r3, [r7, #3]
 8006d36:	f003 0207 	and.w	r2, r3, #7
 8006d3a:	4613      	mov	r3, r2
 8006d3c:	009b      	lsls	r3, r3, #2
 8006d3e:	4413      	add	r3, r2
 8006d40:	00db      	lsls	r3, r3, #3
 8006d42:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	4413      	add	r3, r2
 8006d4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	2200      	movs	r2, #0
 8006d50:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	2200      	movs	r2, #0
 8006d56:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006d58:	78fb      	ldrb	r3, [r7, #3]
 8006d5a:	f003 0307 	and.w	r3, r3, #7
 8006d5e:	b2da      	uxtb	r2, r3
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8006d6a:	2b01      	cmp	r3, #1
 8006d6c:	d101      	bne.n	8006d72 <HAL_PCD_EP_ClrStall+0x82>
 8006d6e:	2302      	movs	r3, #2
 8006d70:	e00e      	b.n	8006d90 <HAL_PCD_EP_ClrStall+0xa0>
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2201      	movs	r2, #1
 8006d76:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	68f9      	ldr	r1, [r7, #12]
 8006d80:	4618      	mov	r0, r3
 8006d82:	f005 f984 	bl	800c08e <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2200      	movs	r2, #0
 8006d8a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8006d8e:	2300      	movs	r3, #0
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3710      	adds	r7, #16
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}

08006d98 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8006d98:	b580      	push	{r7, lr}
 8006d9a:	b092      	sub	sp, #72	@ 0x48
 8006d9c:	af00      	add	r7, sp, #0
 8006d9e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8006da0:	e333      	b.n	800740a <PCD_EP_ISR_Handler+0x672>
  {
    wIstr = hpcd->Instance->ISTR;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8006daa:	877b      	strh	r3, [r7, #58]	@ 0x3a

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8006dac:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	f003 030f 	and.w	r3, r3, #15
 8006db4:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39

    if (epindex == 0U)
 8006db8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	f040 8108 	bne.w	8006fd2 <PCD_EP_ISR_Handler+0x23a>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006dc2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006dc4:	f003 0310 	and.w	r3, r3, #16
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d14c      	bne.n	8006e66 <PCD_EP_ISR_Handler+0xce>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	881b      	ldrh	r3, [r3, #0]
 8006dd2:	b29b      	uxth	r3, r3
 8006dd4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8006dd8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ddc:	813b      	strh	r3, [r7, #8]
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	893b      	ldrh	r3, [r7, #8]
 8006de4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006de8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006dec:	b29b      	uxth	r3, r3
 8006dee:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	3310      	adds	r3, #16
 8006df4:	643b      	str	r3, [r7, #64]	@ 0x40

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	461a      	mov	r2, r3
 8006e02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e04:	781b      	ldrb	r3, [r3, #0]
 8006e06:	00db      	lsls	r3, r3, #3
 8006e08:	4413      	add	r3, r2
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	6812      	ldr	r2, [r2, #0]
 8006e0e:	4413      	add	r3, r2
 8006e10:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8006e14:	881b      	ldrh	r3, [r3, #0]
 8006e16:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006e1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e1c:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8006e1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e20:	695a      	ldr	r2, [r3, #20]
 8006e22:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e24:	69db      	ldr	r3, [r3, #28]
 8006e26:	441a      	add	r2, r3
 8006e28:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e2a:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8006e2c:	2100      	movs	r1, #0
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f007 f8ff 	bl	800e032 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	7b1b      	ldrb	r3, [r3, #12]
 8006e38:	b2db      	uxtb	r3, r3
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	f000 82e5 	beq.w	800740a <PCD_EP_ISR_Handler+0x672>
 8006e40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e42:	699b      	ldr	r3, [r3, #24]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f040 82e0 	bne.w	800740a <PCD_EP_ISR_Handler+0x672>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	7b1b      	ldrb	r3, [r3, #12]
 8006e4e:	b2db      	uxtb	r3, r3
 8006e50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006e54:	b2da      	uxtb	r2, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	2200      	movs	r2, #0
 8006e62:	731a      	strb	r2, [r3, #12]
 8006e64:	e2d1      	b.n	800740a <PCD_EP_ISR_Handler+0x672>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8006e6c:	643b      	str	r3, [r7, #64]	@ 0x40
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	881b      	ldrh	r3, [r3, #0]
 8006e74:	86fb      	strh	r3, [r7, #54]	@ 0x36

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006e76:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006e78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d032      	beq.n	8006ee6 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006e8e:	781b      	ldrb	r3, [r3, #0]
 8006e90:	00db      	lsls	r3, r3, #3
 8006e92:	4413      	add	r3, r2
 8006e94:	687a      	ldr	r2, [r7, #4]
 8006e96:	6812      	ldr	r2, [r2, #0]
 8006e98:	4413      	add	r3, r2
 8006e9a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006e9e:	881b      	ldrh	r3, [r3, #0]
 8006ea0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006ea4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ea6:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6818      	ldr	r0, [r3, #0]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8006eb2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eb4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8006eb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006eb8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	f005 fa0e 	bl	800c2dc <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	881b      	ldrh	r3, [r3, #0]
 8006ec6:	b29a      	uxth	r2, r3
 8006ec8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006ecc:	4013      	ands	r3, r2
 8006ece:	817b      	strh	r3, [r7, #10]
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	897a      	ldrh	r2, [r7, #10]
 8006ed6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006eda:	b292      	uxth	r2, r2
 8006edc:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8006ede:	6878      	ldr	r0, [r7, #4]
 8006ee0:	f007 f87a 	bl	800dfd8 <HAL_PCD_SetupStageCallback>
 8006ee4:	e291      	b.n	800740a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006ee6:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f280 828d 	bge.w	800740a <PCD_EP_ISR_Handler+0x672>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	881b      	ldrh	r3, [r3, #0]
 8006ef6:	b29a      	uxth	r2, r3
 8006ef8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8006efc:	4013      	ands	r3, r2
 8006efe:	81fb      	strh	r3, [r7, #14]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	89fa      	ldrh	r2, [r7, #14]
 8006f06:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006f0a:	b292      	uxth	r2, r2
 8006f0c:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f16:	b29b      	uxth	r3, r3
 8006f18:	461a      	mov	r2, r3
 8006f1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f1c:	781b      	ldrb	r3, [r3, #0]
 8006f1e:	00db      	lsls	r3, r3, #3
 8006f20:	4413      	add	r3, r2
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	6812      	ldr	r2, [r2, #0]
 8006f26:	4413      	add	r3, r2
 8006f28:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006f2c:	881b      	ldrh	r3, [r3, #0]
 8006f2e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006f32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f34:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8006f36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f38:	69db      	ldr	r3, [r3, #28]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d019      	beq.n	8006f72 <PCD_EP_ISR_Handler+0x1da>
 8006f3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f40:	695b      	ldr	r3, [r3, #20]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d015      	beq.n	8006f72 <PCD_EP_ISR_Handler+0x1da>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6818      	ldr	r0, [r3, #0]
 8006f4a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f4c:	6959      	ldr	r1, [r3, #20]
 8006f4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f50:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8006f52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f54:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8006f56:	b29b      	uxth	r3, r3
 8006f58:	f005 f9c0 	bl	800c2dc <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8006f5c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f5e:	695a      	ldr	r2, [r3, #20]
 8006f60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f62:	69db      	ldr	r3, [r3, #28]
 8006f64:	441a      	add	r2, r3
 8006f66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f68:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8006f6a:	2100      	movs	r1, #0
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f007 f845 	bl	800dffc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	881b      	ldrh	r3, [r3, #0]
 8006f78:	86fb      	strh	r3, [r7, #54]	@ 0x36

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8006f7a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	f040 8242 	bne.w	800740a <PCD_EP_ISR_Handler+0x672>
 8006f86:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006f88:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006f8c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006f90:	f000 823b 	beq.w	800740a <PCD_EP_ISR_Handler+0x672>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	881b      	ldrh	r3, [r3, #0]
 8006f9a:	b29b      	uxth	r3, r3
 8006f9c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006fa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006fa4:	81bb      	strh	r3, [r7, #12]
 8006fa6:	89bb      	ldrh	r3, [r7, #12]
 8006fa8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006fac:	81bb      	strh	r3, [r7, #12]
 8006fae:	89bb      	ldrh	r3, [r7, #12]
 8006fb0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006fb4:	81bb      	strh	r3, [r7, #12]
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	89bb      	ldrh	r3, [r7, #12]
 8006fbc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fc0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fc4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fc8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fcc:	b29b      	uxth	r3, r3
 8006fce:	8013      	strh	r3, [r2, #0]
 8006fd0:	e21b      	b.n	800740a <PCD_EP_ISR_Handler+0x672>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006fdc:	009b      	lsls	r3, r3, #2
 8006fde:	4413      	add	r3, r2
 8006fe0:	881b      	ldrh	r3, [r3, #0]
 8006fe2:	86fb      	strh	r3, [r7, #54]	@ 0x36

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006fe4:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	@ 0x36
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	f280 80f1 	bge.w	80071d0 <PCD_EP_ISR_Handler+0x438>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	461a      	mov	r2, r3
 8006ff4:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8006ff8:	009b      	lsls	r3, r3, #2
 8006ffa:	4413      	add	r3, r2
 8006ffc:	881b      	ldrh	r3, [r3, #0]
 8006ffe:	b29a      	uxth	r2, r3
 8007000:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007004:	4013      	ands	r3, r2
 8007006:	86bb      	strh	r3, [r7, #52]	@ 0x34
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	461a      	mov	r2, r3
 800700e:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007012:	009b      	lsls	r3, r3, #2
 8007014:	4413      	add	r3, r2
 8007016:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007018:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800701c:	b292      	uxth	r2, r2
 800701e:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007020:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 8007024:	4613      	mov	r3, r2
 8007026:	009b      	lsls	r3, r3, #2
 8007028:	4413      	add	r3, r2
 800702a:	00db      	lsls	r3, r3, #3
 800702c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007030:	687a      	ldr	r2, [r7, #4]
 8007032:	4413      	add	r3, r2
 8007034:	643b      	str	r3, [r7, #64]	@ 0x40

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007036:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007038:	7b1b      	ldrb	r3, [r3, #12]
 800703a:	2b00      	cmp	r3, #0
 800703c:	d123      	bne.n	8007086 <PCD_EP_ISR_Handler+0x2ee>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007046:	b29b      	uxth	r3, r3
 8007048:	461a      	mov	r2, r3
 800704a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	00db      	lsls	r3, r3, #3
 8007050:	4413      	add	r3, r2
 8007052:	687a      	ldr	r2, [r7, #4]
 8007054:	6812      	ldr	r2, [r2, #0]
 8007056:	4413      	add	r3, r2
 8007058:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800705c:	881b      	ldrh	r3, [r3, #0]
 800705e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007062:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

          if (count != 0U)
 8007066:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800706a:	2b00      	cmp	r3, #0
 800706c:	f000 808b 	beq.w	8007186 <PCD_EP_ISR_Handler+0x3ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	6818      	ldr	r0, [r3, #0]
 8007074:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007076:	6959      	ldr	r1, [r3, #20]
 8007078:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800707a:	88da      	ldrh	r2, [r3, #6]
 800707c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007080:	f005 f92c 	bl	800c2dc <USB_ReadPMA>
 8007084:	e07f      	b.n	8007186 <PCD_EP_ISR_Handler+0x3ee>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007086:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007088:	78db      	ldrb	r3, [r3, #3]
 800708a:	2b02      	cmp	r3, #2
 800708c:	d109      	bne.n	80070a2 <PCD_EP_ISR_Handler+0x30a>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800708e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007090:	461a      	mov	r2, r3
 8007092:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007094:	6878      	ldr	r0, [r7, #4]
 8007096:	f000 f9c6 	bl	8007426 <HAL_PCD_EP_DB_Receive>
 800709a:	4603      	mov	r3, r0
 800709c:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80070a0:	e071      	b.n	8007186 <PCD_EP_ISR_Handler+0x3ee>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	461a      	mov	r2, r3
 80070a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070aa:	781b      	ldrb	r3, [r3, #0]
 80070ac:	009b      	lsls	r3, r3, #2
 80070ae:	4413      	add	r3, r2
 80070b0:	881b      	ldrh	r3, [r3, #0]
 80070b2:	b29b      	uxth	r3, r3
 80070b4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80070b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80070bc:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	461a      	mov	r2, r3
 80070c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070c6:	781b      	ldrb	r3, [r3, #0]
 80070c8:	009b      	lsls	r3, r3, #2
 80070ca:	441a      	add	r2, r3
 80070cc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80070ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80070d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80070d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80070da:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80070de:	b29b      	uxth	r3, r3
 80070e0:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	461a      	mov	r2, r3
 80070e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80070ea:	781b      	ldrb	r3, [r3, #0]
 80070ec:	009b      	lsls	r3, r3, #2
 80070ee:	4413      	add	r3, r2
 80070f0:	881b      	ldrh	r3, [r3, #0]
 80070f2:	b29b      	uxth	r3, r3
 80070f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d022      	beq.n	8007142 <PCD_EP_ISR_Handler+0x3aa>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007104:	b29b      	uxth	r3, r3
 8007106:	461a      	mov	r2, r3
 8007108:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	00db      	lsls	r3, r3, #3
 800710e:	4413      	add	r3, r2
 8007110:	687a      	ldr	r2, [r7, #4]
 8007112:	6812      	ldr	r2, [r2, #0]
 8007114:	4413      	add	r3, r2
 8007116:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800711a:	881b      	ldrh	r3, [r3, #0]
 800711c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007120:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 8007124:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007128:	2b00      	cmp	r3, #0
 800712a:	d02c      	beq.n	8007186 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	6818      	ldr	r0, [r3, #0]
 8007130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007132:	6959      	ldr	r1, [r3, #20]
 8007134:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007136:	891a      	ldrh	r2, [r3, #8]
 8007138:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800713c:	f005 f8ce 	bl	800c2dc <USB_ReadPMA>
 8007140:	e021      	b.n	8007186 <PCD_EP_ISR_Handler+0x3ee>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800714a:	b29b      	uxth	r3, r3
 800714c:	461a      	mov	r2, r3
 800714e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007150:	781b      	ldrb	r3, [r3, #0]
 8007152:	00db      	lsls	r3, r3, #3
 8007154:	4413      	add	r3, r2
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	6812      	ldr	r2, [r2, #0]
 800715a:	4413      	add	r3, r2
 800715c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007160:	881b      	ldrh	r3, [r3, #0]
 8007162:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007166:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

              if (count != 0U)
 800716a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800716e:	2b00      	cmp	r3, #0
 8007170:	d009      	beq.n	8007186 <PCD_EP_ISR_Handler+0x3ee>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6818      	ldr	r0, [r3, #0]
 8007176:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007178:	6959      	ldr	r1, [r3, #20]
 800717a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800717c:	895a      	ldrh	r2, [r3, #10]
 800717e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8007182:	f005 f8ab 	bl	800c2dc <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8007186:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007188:	69da      	ldr	r2, [r3, #28]
 800718a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800718e:	441a      	add	r2, r3
 8007190:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007192:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8007194:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007196:	695a      	ldr	r2, [r3, #20]
 8007198:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800719c:	441a      	add	r2, r3
 800719e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071a0:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80071a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071a4:	699b      	ldr	r3, [r3, #24]
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d005      	beq.n	80071b6 <PCD_EP_ISR_Handler+0x41e>
 80071aa:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80071ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071b0:	691b      	ldr	r3, [r3, #16]
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d206      	bcs.n	80071c4 <PCD_EP_ISR_Handler+0x42c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80071b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	4619      	mov	r1, r3
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f006 ff1d 	bl	800dffc <HAL_PCD_DataOutStageCallback>
 80071c2:	e005      	b.n	80071d0 <PCD_EP_ISR_Handler+0x438>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80071ca:	4618      	mov	r0, r3
 80071cc:	f004 f95f 	bl	800b48e <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80071d0:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80071d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	f000 8117 	beq.w	800740a <PCD_EP_ISR_Handler+0x672>
      {
        ep = &hpcd->IN_ep[epindex];
 80071dc:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 80071e0:	4613      	mov	r3, r2
 80071e2:	009b      	lsls	r3, r3, #2
 80071e4:	4413      	add	r3, r2
 80071e6:	00db      	lsls	r3, r3, #3
 80071e8:	3310      	adds	r3, #16
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	4413      	add	r3, r2
 80071ee:	643b      	str	r3, [r7, #64]	@ 0x40

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	461a      	mov	r2, r3
 80071f6:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 80071fa:	009b      	lsls	r3, r3, #2
 80071fc:	4413      	add	r3, r2
 80071fe:	881b      	ldrh	r3, [r3, #0]
 8007200:	b29b      	uxth	r3, r3
 8007202:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007206:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800720a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	461a      	mov	r2, r3
 8007212:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8007216:	009b      	lsls	r3, r3, #2
 8007218:	441a      	add	r2, r3
 800721a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800721c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007220:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007224:	b29b      	uxth	r3, r3
 8007226:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8007228:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800722a:	78db      	ldrb	r3, [r3, #3]
 800722c:	2b01      	cmp	r3, #1
 800722e:	f040 80a1 	bne.w	8007374 <PCD_EP_ISR_Handler+0x5dc>
        {
          ep->xfer_len = 0U;
 8007232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007234:	2200      	movs	r2, #0
 8007236:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8007238:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800723a:	7b1b      	ldrb	r3, [r3, #12]
 800723c:	2b00      	cmp	r3, #0
 800723e:	f000 8092 	beq.w	8007366 <PCD_EP_ISR_Handler+0x5ce>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007242:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007248:	2b00      	cmp	r3, #0
 800724a:	d046      	beq.n	80072da <PCD_EP_ISR_Handler+0x542>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800724c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800724e:	785b      	ldrb	r3, [r3, #1]
 8007250:	2b00      	cmp	r3, #0
 8007252:	d126      	bne.n	80072a2 <PCD_EP_ISR_Handler+0x50a>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	617b      	str	r3, [r7, #20]
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007262:	b29b      	uxth	r3, r3
 8007264:	461a      	mov	r2, r3
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	4413      	add	r3, r2
 800726a:	617b      	str	r3, [r7, #20]
 800726c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800726e:	781b      	ldrb	r3, [r3, #0]
 8007270:	00da      	lsls	r2, r3, #3
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	4413      	add	r3, r2
 8007276:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800727a:	613b      	str	r3, [r7, #16]
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	881b      	ldrh	r3, [r3, #0]
 8007280:	b29b      	uxth	r3, r3
 8007282:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007286:	b29a      	uxth	r2, r3
 8007288:	693b      	ldr	r3, [r7, #16]
 800728a:	801a      	strh	r2, [r3, #0]
 800728c:	693b      	ldr	r3, [r7, #16]
 800728e:	881b      	ldrh	r3, [r3, #0]
 8007290:	b29b      	uxth	r3, r3
 8007292:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007296:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800729a:	b29a      	uxth	r2, r3
 800729c:	693b      	ldr	r3, [r7, #16]
 800729e:	801a      	strh	r2, [r3, #0]
 80072a0:	e061      	b.n	8007366 <PCD_EP_ISR_Handler+0x5ce>
 80072a2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072a4:	785b      	ldrb	r3, [r3, #1]
 80072a6:	2b01      	cmp	r3, #1
 80072a8:	d15d      	bne.n	8007366 <PCD_EP_ISR_Handler+0x5ce>
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	61fb      	str	r3, [r7, #28]
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072b8:	b29b      	uxth	r3, r3
 80072ba:	461a      	mov	r2, r3
 80072bc:	69fb      	ldr	r3, [r7, #28]
 80072be:	4413      	add	r3, r2
 80072c0:	61fb      	str	r3, [r7, #28]
 80072c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072c4:	781b      	ldrb	r3, [r3, #0]
 80072c6:	00da      	lsls	r2, r3, #3
 80072c8:	69fb      	ldr	r3, [r7, #28]
 80072ca:	4413      	add	r3, r2
 80072cc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80072d0:	61bb      	str	r3, [r7, #24]
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	2200      	movs	r2, #0
 80072d6:	801a      	strh	r2, [r3, #0]
 80072d8:	e045      	b.n	8007366 <PCD_EP_ISR_Handler+0x5ce>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80072e2:	785b      	ldrb	r3, [r3, #1]
 80072e4:	2b00      	cmp	r3, #0
 80072e6:	d126      	bne.n	8007336 <PCD_EP_ISR_Handler+0x59e>
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80072f6:	b29b      	uxth	r3, r3
 80072f8:	461a      	mov	r2, r3
 80072fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072fc:	4413      	add	r3, r2
 80072fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8007300:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	00da      	lsls	r2, r3, #3
 8007306:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007308:	4413      	add	r3, r2
 800730a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800730e:	623b      	str	r3, [r7, #32]
 8007310:	6a3b      	ldr	r3, [r7, #32]
 8007312:	881b      	ldrh	r3, [r3, #0]
 8007314:	b29b      	uxth	r3, r3
 8007316:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800731a:	b29a      	uxth	r2, r3
 800731c:	6a3b      	ldr	r3, [r7, #32]
 800731e:	801a      	strh	r2, [r3, #0]
 8007320:	6a3b      	ldr	r3, [r7, #32]
 8007322:	881b      	ldrh	r3, [r3, #0]
 8007324:	b29b      	uxth	r3, r3
 8007326:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800732a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800732e:	b29a      	uxth	r2, r3
 8007330:	6a3b      	ldr	r3, [r7, #32]
 8007332:	801a      	strh	r2, [r3, #0]
 8007334:	e017      	b.n	8007366 <PCD_EP_ISR_Handler+0x5ce>
 8007336:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007338:	785b      	ldrb	r3, [r3, #1]
 800733a:	2b01      	cmp	r3, #1
 800733c:	d113      	bne.n	8007366 <PCD_EP_ISR_Handler+0x5ce>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007346:	b29b      	uxth	r3, r3
 8007348:	461a      	mov	r2, r3
 800734a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800734c:	4413      	add	r3, r2
 800734e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007350:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007352:	781b      	ldrb	r3, [r3, #0]
 8007354:	00da      	lsls	r2, r3, #3
 8007356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007358:	4413      	add	r3, r2
 800735a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800735e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007360:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007362:	2200      	movs	r2, #0
 8007364:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007366:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007368:	781b      	ldrb	r3, [r3, #0]
 800736a:	4619      	mov	r1, r3
 800736c:	6878      	ldr	r0, [r7, #4]
 800736e:	f006 fe60 	bl	800e032 <HAL_PCD_DataInStageCallback>
 8007372:	e04a      	b.n	800740a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8007374:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800737a:	2b00      	cmp	r3, #0
 800737c:	d13f      	bne.n	80073fe <PCD_EP_ISR_Handler+0x666>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007386:	b29b      	uxth	r3, r3
 8007388:	461a      	mov	r2, r3
 800738a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800738c:	781b      	ldrb	r3, [r3, #0]
 800738e:	00db      	lsls	r3, r3, #3
 8007390:	4413      	add	r3, r2
 8007392:	687a      	ldr	r2, [r7, #4]
 8007394:	6812      	ldr	r2, [r2, #0]
 8007396:	4413      	add	r3, r2
 8007398:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800739c:	881b      	ldrh	r3, [r3, #0]
 800739e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80073a2:	867b      	strh	r3, [r7, #50]	@ 0x32

            if (ep->xfer_len > TxPctSize)
 80073a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073a6:	699a      	ldr	r2, [r3, #24]
 80073a8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d906      	bls.n	80073bc <PCD_EP_ISR_Handler+0x624>
            {
              ep->xfer_len -= TxPctSize;
 80073ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073b0:	699a      	ldr	r2, [r3, #24]
 80073b2:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80073b4:	1ad2      	subs	r2, r2, r3
 80073b6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073b8:	619a      	str	r2, [r3, #24]
 80073ba:	e002      	b.n	80073c2 <PCD_EP_ISR_Handler+0x62a>
            }
            else
            {
              ep->xfer_len = 0U;
 80073bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073be:	2200      	movs	r2, #0
 80073c0:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80073c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073c4:	699b      	ldr	r3, [r3, #24]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d106      	bne.n	80073d8 <PCD_EP_ISR_Handler+0x640>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80073ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073cc:	781b      	ldrb	r3, [r3, #0]
 80073ce:	4619      	mov	r1, r3
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f006 fe2e 	bl	800e032 <HAL_PCD_DataInStageCallback>
 80073d6:	e018      	b.n	800740a <PCD_EP_ISR_Handler+0x672>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80073d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073da:	695a      	ldr	r2, [r3, #20]
 80073dc:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80073de:	441a      	add	r2, r3
 80073e0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073e2:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80073e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073e6:	69da      	ldr	r2, [r3, #28]
 80073e8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80073ea:	441a      	add	r2, r3
 80073ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80073ee:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80073f6:	4618      	mov	r0, r3
 80073f8:	f004 f849 	bl	800b48e <USB_EPStartXfer>
 80073fc:	e005      	b.n	800740a <PCD_EP_ISR_Handler+0x672>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80073fe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8007400:	461a      	mov	r2, r3
 8007402:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007404:	6878      	ldr	r0, [r7, #4]
 8007406:	f000 f917 	bl	8007638 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007412:	b29b      	uxth	r3, r3
 8007414:	b21b      	sxth	r3, r3
 8007416:	2b00      	cmp	r3, #0
 8007418:	f6ff acc3 	blt.w	8006da2 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 800741c:	2300      	movs	r3, #0
}
 800741e:	4618      	mov	r0, r3
 8007420:	3748      	adds	r7, #72	@ 0x48
 8007422:	46bd      	mov	sp, r7
 8007424:	bd80      	pop	{r7, pc}

08007426 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007426:	b580      	push	{r7, lr}
 8007428:	b088      	sub	sp, #32
 800742a:	af00      	add	r7, sp, #0
 800742c:	60f8      	str	r0, [r7, #12]
 800742e:	60b9      	str	r1, [r7, #8]
 8007430:	4613      	mov	r3, r2
 8007432:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007434:	88fb      	ldrh	r3, [r7, #6]
 8007436:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800743a:	2b00      	cmp	r3, #0
 800743c:	d07c      	beq.n	8007538 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007446:	b29b      	uxth	r3, r3
 8007448:	461a      	mov	r2, r3
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	00db      	lsls	r3, r3, #3
 8007450:	4413      	add	r3, r2
 8007452:	68fa      	ldr	r2, [r7, #12]
 8007454:	6812      	ldr	r2, [r2, #0]
 8007456:	4413      	add	r3, r2
 8007458:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800745c:	881b      	ldrh	r3, [r3, #0]
 800745e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007462:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8007464:	68bb      	ldr	r3, [r7, #8]
 8007466:	699a      	ldr	r2, [r3, #24]
 8007468:	8b7b      	ldrh	r3, [r7, #26]
 800746a:	429a      	cmp	r2, r3
 800746c:	d306      	bcc.n	800747c <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	699a      	ldr	r2, [r3, #24]
 8007472:	8b7b      	ldrh	r3, [r7, #26]
 8007474:	1ad2      	subs	r2, r2, r3
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	619a      	str	r2, [r3, #24]
 800747a:	e002      	b.n	8007482 <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 800747c:	68bb      	ldr	r3, [r7, #8]
 800747e:	2200      	movs	r2, #0
 8007480:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8007482:	68bb      	ldr	r3, [r7, #8]
 8007484:	699b      	ldr	r3, [r3, #24]
 8007486:	2b00      	cmp	r3, #0
 8007488:	d123      	bne.n	80074d2 <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	461a      	mov	r2, r3
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	781b      	ldrb	r3, [r3, #0]
 8007494:	009b      	lsls	r3, r3, #2
 8007496:	4413      	add	r3, r2
 8007498:	881b      	ldrh	r3, [r3, #0]
 800749a:	b29b      	uxth	r3, r3
 800749c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80074a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074a4:	833b      	strh	r3, [r7, #24]
 80074a6:	8b3b      	ldrh	r3, [r7, #24]
 80074a8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80074ac:	833b      	strh	r3, [r7, #24]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	461a      	mov	r2, r3
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	781b      	ldrb	r3, [r3, #0]
 80074b8:	009b      	lsls	r3, r3, #2
 80074ba:	441a      	add	r2, r3
 80074bc:	8b3b      	ldrh	r3, [r7, #24]
 80074be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80074c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80074c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80074ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074ce:	b29b      	uxth	r3, r3
 80074d0:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80074d2:	88fb      	ldrh	r3, [r7, #6]
 80074d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d01f      	beq.n	800751c <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	461a      	mov	r2, r3
 80074e2:	68bb      	ldr	r3, [r7, #8]
 80074e4:	781b      	ldrb	r3, [r3, #0]
 80074e6:	009b      	lsls	r3, r3, #2
 80074e8:	4413      	add	r3, r2
 80074ea:	881b      	ldrh	r3, [r3, #0]
 80074ec:	b29b      	uxth	r3, r3
 80074ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80074f6:	82fb      	strh	r3, [r7, #22]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	461a      	mov	r2, r3
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	781b      	ldrb	r3, [r3, #0]
 8007502:	009b      	lsls	r3, r3, #2
 8007504:	441a      	add	r2, r3
 8007506:	8afb      	ldrh	r3, [r7, #22]
 8007508:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800750c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007510:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007514:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007518:	b29b      	uxth	r3, r3
 800751a:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800751c:	8b7b      	ldrh	r3, [r7, #26]
 800751e:	2b00      	cmp	r3, #0
 8007520:	f000 8085 	beq.w	800762e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6818      	ldr	r0, [r3, #0]
 8007528:	68bb      	ldr	r3, [r7, #8]
 800752a:	6959      	ldr	r1, [r3, #20]
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	891a      	ldrh	r2, [r3, #8]
 8007530:	8b7b      	ldrh	r3, [r7, #26]
 8007532:	f004 fed3 	bl	800c2dc <USB_ReadPMA>
 8007536:	e07a      	b.n	800762e <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007540:	b29b      	uxth	r3, r3
 8007542:	461a      	mov	r2, r3
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	781b      	ldrb	r3, [r3, #0]
 8007548:	00db      	lsls	r3, r3, #3
 800754a:	4413      	add	r3, r2
 800754c:	68fa      	ldr	r2, [r7, #12]
 800754e:	6812      	ldr	r2, [r2, #0]
 8007550:	4413      	add	r3, r2
 8007552:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007556:	881b      	ldrh	r3, [r3, #0]
 8007558:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800755c:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	699a      	ldr	r2, [r3, #24]
 8007562:	8b7b      	ldrh	r3, [r7, #26]
 8007564:	429a      	cmp	r2, r3
 8007566:	d306      	bcc.n	8007576 <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8007568:	68bb      	ldr	r3, [r7, #8]
 800756a:	699a      	ldr	r2, [r3, #24]
 800756c:	8b7b      	ldrh	r3, [r7, #26]
 800756e:	1ad2      	subs	r2, r2, r3
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	619a      	str	r2, [r3, #24]
 8007574:	e002      	b.n	800757c <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	2200      	movs	r2, #0
 800757a:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800757c:	68bb      	ldr	r3, [r7, #8]
 800757e:	699b      	ldr	r3, [r3, #24]
 8007580:	2b00      	cmp	r3, #0
 8007582:	d123      	bne.n	80075cc <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	461a      	mov	r2, r3
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	781b      	ldrb	r3, [r3, #0]
 800758e:	009b      	lsls	r3, r3, #2
 8007590:	4413      	add	r3, r2
 8007592:	881b      	ldrh	r3, [r3, #0]
 8007594:	b29b      	uxth	r3, r3
 8007596:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800759a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800759e:	83fb      	strh	r3, [r7, #30]
 80075a0:	8bfb      	ldrh	r3, [r7, #30]
 80075a2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80075a6:	83fb      	strh	r3, [r7, #30]
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	461a      	mov	r2, r3
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	781b      	ldrb	r3, [r3, #0]
 80075b2:	009b      	lsls	r3, r3, #2
 80075b4:	441a      	add	r2, r3
 80075b6:	8bfb      	ldrh	r3, [r7, #30]
 80075b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075c8:	b29b      	uxth	r3, r3
 80075ca:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80075cc:	88fb      	ldrh	r3, [r7, #6]
 80075ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d11f      	bne.n	8007616 <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	461a      	mov	r2, r3
 80075dc:	68bb      	ldr	r3, [r7, #8]
 80075de:	781b      	ldrb	r3, [r3, #0]
 80075e0:	009b      	lsls	r3, r3, #2
 80075e2:	4413      	add	r3, r2
 80075e4:	881b      	ldrh	r3, [r3, #0]
 80075e6:	b29b      	uxth	r3, r3
 80075e8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80075ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075f0:	83bb      	strh	r3, [r7, #28]
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	461a      	mov	r2, r3
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	781b      	ldrb	r3, [r3, #0]
 80075fc:	009b      	lsls	r3, r3, #2
 80075fe:	441a      	add	r2, r3
 8007600:	8bbb      	ldrh	r3, [r7, #28]
 8007602:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007606:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800760a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800760e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8007612:	b29b      	uxth	r3, r3
 8007614:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8007616:	8b7b      	ldrh	r3, [r7, #26]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d008      	beq.n	800762e <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	6818      	ldr	r0, [r3, #0]
 8007620:	68bb      	ldr	r3, [r7, #8]
 8007622:	6959      	ldr	r1, [r3, #20]
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	895a      	ldrh	r2, [r3, #10]
 8007628:	8b7b      	ldrh	r3, [r7, #26]
 800762a:	f004 fe57 	bl	800c2dc <USB_ReadPMA>
    }
  }

  return count;
 800762e:	8b7b      	ldrh	r3, [r7, #26]
}
 8007630:	4618      	mov	r0, r3
 8007632:	3720      	adds	r7, #32
 8007634:	46bd      	mov	sp, r7
 8007636:	bd80      	pop	{r7, pc}

08007638 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8007638:	b580      	push	{r7, lr}
 800763a:	b0a6      	sub	sp, #152	@ 0x98
 800763c:	af00      	add	r7, sp, #0
 800763e:	60f8      	str	r0, [r7, #12]
 8007640:	60b9      	str	r1, [r7, #8]
 8007642:	4613      	mov	r3, r2
 8007644:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8007646:	88fb      	ldrh	r3, [r7, #6]
 8007648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800764c:	2b00      	cmp	r3, #0
 800764e:	f000 81f7 	beq.w	8007a40 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800765a:	b29b      	uxth	r3, r3
 800765c:	461a      	mov	r2, r3
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	00db      	lsls	r3, r3, #3
 8007664:	4413      	add	r3, r2
 8007666:	68fa      	ldr	r2, [r7, #12]
 8007668:	6812      	ldr	r2, [r2, #0]
 800766a:	4413      	add	r3, r2
 800766c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007670:	881b      	ldrh	r3, [r3, #0]
 8007672:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007676:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 800767a:	68bb      	ldr	r3, [r7, #8]
 800767c:	699a      	ldr	r2, [r3, #24]
 800767e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007682:	429a      	cmp	r2, r3
 8007684:	d907      	bls.n	8007696 <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 8007686:	68bb      	ldr	r3, [r7, #8]
 8007688:	699a      	ldr	r2, [r3, #24]
 800768a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800768e:	1ad2      	subs	r2, r2, r3
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	619a      	str	r2, [r3, #24]
 8007694:	e002      	b.n	800769c <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 8007696:	68bb      	ldr	r3, [r7, #8]
 8007698:	2200      	movs	r2, #0
 800769a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	f040 80e1 	bne.w	8007868 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80076a6:	68bb      	ldr	r3, [r7, #8]
 80076a8:	785b      	ldrb	r3, [r3, #1]
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d126      	bne.n	80076fc <HAL_PCD_EP_DB_Transmit+0xc4>
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80076b4:	68fb      	ldr	r3, [r7, #12]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076bc:	b29b      	uxth	r3, r3
 80076be:	461a      	mov	r2, r3
 80076c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c2:	4413      	add	r3, r2
 80076c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	781b      	ldrb	r3, [r3, #0]
 80076ca:	00da      	lsls	r2, r3, #3
 80076cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ce:	4413      	add	r3, r2
 80076d0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80076d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80076d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076d8:	881b      	ldrh	r3, [r3, #0]
 80076da:	b29b      	uxth	r3, r3
 80076dc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80076e0:	b29a      	uxth	r2, r3
 80076e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076e4:	801a      	strh	r2, [r3, #0]
 80076e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076e8:	881b      	ldrh	r3, [r3, #0]
 80076ea:	b29b      	uxth	r3, r3
 80076ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80076f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80076f4:	b29a      	uxth	r2, r3
 80076f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80076f8:	801a      	strh	r2, [r3, #0]
 80076fa:	e01a      	b.n	8007732 <HAL_PCD_EP_DB_Transmit+0xfa>
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	785b      	ldrb	r3, [r3, #1]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d116      	bne.n	8007732 <HAL_PCD_EP_DB_Transmit+0xfa>
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	63bb      	str	r3, [r7, #56]	@ 0x38
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007712:	b29b      	uxth	r3, r3
 8007714:	461a      	mov	r2, r3
 8007716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007718:	4413      	add	r3, r2
 800771a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	781b      	ldrb	r3, [r3, #0]
 8007720:	00da      	lsls	r2, r3, #3
 8007722:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007724:	4413      	add	r3, r2
 8007726:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800772a:	637b      	str	r3, [r7, #52]	@ 0x34
 800772c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800772e:	2200      	movs	r2, #0
 8007730:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	785b      	ldrb	r3, [r3, #1]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d126      	bne.n	800778e <HAL_PCD_EP_DB_Transmit+0x156>
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	623b      	str	r3, [r7, #32]
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	681b      	ldr	r3, [r3, #0]
 800774a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800774e:	b29b      	uxth	r3, r3
 8007750:	461a      	mov	r2, r3
 8007752:	6a3b      	ldr	r3, [r7, #32]
 8007754:	4413      	add	r3, r2
 8007756:	623b      	str	r3, [r7, #32]
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	781b      	ldrb	r3, [r3, #0]
 800775c:	00da      	lsls	r2, r3, #3
 800775e:	6a3b      	ldr	r3, [r7, #32]
 8007760:	4413      	add	r3, r2
 8007762:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007766:	61fb      	str	r3, [r7, #28]
 8007768:	69fb      	ldr	r3, [r7, #28]
 800776a:	881b      	ldrh	r3, [r3, #0]
 800776c:	b29b      	uxth	r3, r3
 800776e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007772:	b29a      	uxth	r2, r3
 8007774:	69fb      	ldr	r3, [r7, #28]
 8007776:	801a      	strh	r2, [r3, #0]
 8007778:	69fb      	ldr	r3, [r7, #28]
 800777a:	881b      	ldrh	r3, [r3, #0]
 800777c:	b29b      	uxth	r3, r3
 800777e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007782:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007786:	b29a      	uxth	r2, r3
 8007788:	69fb      	ldr	r3, [r7, #28]
 800778a:	801a      	strh	r2, [r3, #0]
 800778c:	e017      	b.n	80077be <HAL_PCD_EP_DB_Transmit+0x186>
 800778e:	68bb      	ldr	r3, [r7, #8]
 8007790:	785b      	ldrb	r3, [r3, #1]
 8007792:	2b01      	cmp	r3, #1
 8007794:	d113      	bne.n	80077be <HAL_PCD_EP_DB_Transmit+0x186>
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800779e:	b29b      	uxth	r3, r3
 80077a0:	461a      	mov	r2, r3
 80077a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077a4:	4413      	add	r3, r2
 80077a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80077a8:	68bb      	ldr	r3, [r7, #8]
 80077aa:	781b      	ldrb	r3, [r3, #0]
 80077ac:	00da      	lsls	r2, r3, #3
 80077ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077b0:	4413      	add	r3, r2
 80077b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80077b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80077b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077ba:	2200      	movs	r2, #0
 80077bc:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80077be:	68bb      	ldr	r3, [r7, #8]
 80077c0:	78db      	ldrb	r3, [r3, #3]
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d123      	bne.n	800780e <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	461a      	mov	r2, r3
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	781b      	ldrb	r3, [r3, #0]
 80077d0:	009b      	lsls	r3, r3, #2
 80077d2:	4413      	add	r3, r2
 80077d4:	881b      	ldrh	r3, [r3, #0]
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80077dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80077e0:	837b      	strh	r3, [r7, #26]
 80077e2:	8b7b      	ldrh	r3, [r7, #26]
 80077e4:	f083 0320 	eor.w	r3, r3, #32
 80077e8:	837b      	strh	r3, [r7, #26]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	461a      	mov	r2, r3
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	781b      	ldrb	r3, [r3, #0]
 80077f4:	009b      	lsls	r3, r3, #2
 80077f6:	441a      	add	r2, r3
 80077f8:	8b7b      	ldrh	r3, [r7, #26]
 80077fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80077fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007802:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007806:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800780a:	b29b      	uxth	r3, r3
 800780c:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	781b      	ldrb	r3, [r3, #0]
 8007812:	4619      	mov	r1, r3
 8007814:	68f8      	ldr	r0, [r7, #12]
 8007816:	f006 fc0c 	bl	800e032 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800781a:	88fb      	ldrh	r3, [r7, #6]
 800781c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007820:	2b00      	cmp	r3, #0
 8007822:	d01f      	beq.n	8007864 <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	461a      	mov	r2, r3
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	009b      	lsls	r3, r3, #2
 8007830:	4413      	add	r3, r2
 8007832:	881b      	ldrh	r3, [r3, #0]
 8007834:	b29b      	uxth	r3, r3
 8007836:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800783a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800783e:	833b      	strh	r3, [r7, #24]
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	461a      	mov	r2, r3
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	781b      	ldrb	r3, [r3, #0]
 800784a:	009b      	lsls	r3, r3, #2
 800784c:	441a      	add	r2, r3
 800784e:	8b3b      	ldrh	r3, [r7, #24]
 8007850:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007854:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007858:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800785c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007860:	b29b      	uxth	r3, r3
 8007862:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007864:	2300      	movs	r3, #0
 8007866:	e31f      	b.n	8007ea8 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8007868:	88fb      	ldrh	r3, [r7, #6]
 800786a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800786e:	2b00      	cmp	r3, #0
 8007870:	d021      	beq.n	80078b6 <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	461a      	mov	r2, r3
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	009b      	lsls	r3, r3, #2
 800787e:	4413      	add	r3, r2
 8007880:	881b      	ldrh	r3, [r3, #0]
 8007882:	b29b      	uxth	r3, r3
 8007884:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007888:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800788c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	461a      	mov	r2, r3
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	781b      	ldrb	r3, [r3, #0]
 800789a:	009b      	lsls	r3, r3, #2
 800789c:	441a      	add	r2, r3
 800789e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80078a2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80078a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80078aa:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80078ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80078bc:	2b01      	cmp	r3, #1
 80078be:	f040 82ca 	bne.w	8007e56 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	695a      	ldr	r2, [r3, #20]
 80078c6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80078ca:	441a      	add	r2, r3
 80078cc:	68bb      	ldr	r3, [r7, #8]
 80078ce:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	69da      	ldr	r2, [r3, #28]
 80078d4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80078d8:	441a      	add	r2, r3
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	6a1a      	ldr	r2, [r3, #32]
 80078e2:	68bb      	ldr	r3, [r7, #8]
 80078e4:	691b      	ldr	r3, [r3, #16]
 80078e6:	429a      	cmp	r2, r3
 80078e8:	d309      	bcc.n	80078fe <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80078ea:	68bb      	ldr	r3, [r7, #8]
 80078ec:	691b      	ldr	r3, [r3, #16]
 80078ee:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80078f0:	68bb      	ldr	r3, [r7, #8]
 80078f2:	6a1a      	ldr	r2, [r3, #32]
 80078f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80078f6:	1ad2      	subs	r2, r2, r3
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	621a      	str	r2, [r3, #32]
 80078fc:	e015      	b.n	800792a <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80078fe:	68bb      	ldr	r3, [r7, #8]
 8007900:	6a1b      	ldr	r3, [r3, #32]
 8007902:	2b00      	cmp	r3, #0
 8007904:	d107      	bne.n	8007916 <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 8007906:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800790a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 800790c:	68bb      	ldr	r3, [r7, #8]
 800790e:	2200      	movs	r2, #0
 8007910:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007914:	e009      	b.n	800792a <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8007916:	68bb      	ldr	r3, [r7, #8]
 8007918:	2200      	movs	r2, #0
 800791a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800791e:	68bb      	ldr	r3, [r7, #8]
 8007920:	6a1b      	ldr	r3, [r3, #32]
 8007922:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8007924:	68bb      	ldr	r3, [r7, #8]
 8007926:	2200      	movs	r2, #0
 8007928:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800792a:	68bb      	ldr	r3, [r7, #8]
 800792c:	785b      	ldrb	r3, [r3, #1]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d15f      	bne.n	80079f2 <HAL_PCD_EP_DB_Transmit+0x3ba>
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	643b      	str	r3, [r7, #64]	@ 0x40
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007940:	b29b      	uxth	r3, r3
 8007942:	461a      	mov	r2, r3
 8007944:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007946:	4413      	add	r3, r2
 8007948:	643b      	str	r3, [r7, #64]	@ 0x40
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	781b      	ldrb	r3, [r3, #0]
 800794e:	00da      	lsls	r2, r3, #3
 8007950:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007952:	4413      	add	r3, r2
 8007954:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007958:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800795a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800795c:	881b      	ldrh	r3, [r3, #0]
 800795e:	b29b      	uxth	r3, r3
 8007960:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007964:	b29a      	uxth	r2, r3
 8007966:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007968:	801a      	strh	r2, [r3, #0]
 800796a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800796c:	2b00      	cmp	r3, #0
 800796e:	d10a      	bne.n	8007986 <HAL_PCD_EP_DB_Transmit+0x34e>
 8007970:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007972:	881b      	ldrh	r3, [r3, #0]
 8007974:	b29b      	uxth	r3, r3
 8007976:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800797a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800797e:	b29a      	uxth	r2, r3
 8007980:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007982:	801a      	strh	r2, [r3, #0]
 8007984:	e051      	b.n	8007a2a <HAL_PCD_EP_DB_Transmit+0x3f2>
 8007986:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007988:	2b3e      	cmp	r3, #62	@ 0x3e
 800798a:	d816      	bhi.n	80079ba <HAL_PCD_EP_DB_Transmit+0x382>
 800798c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800798e:	085b      	lsrs	r3, r3, #1
 8007990:	653b      	str	r3, [r7, #80]	@ 0x50
 8007992:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007994:	f003 0301 	and.w	r3, r3, #1
 8007998:	2b00      	cmp	r3, #0
 800799a:	d002      	beq.n	80079a2 <HAL_PCD_EP_DB_Transmit+0x36a>
 800799c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800799e:	3301      	adds	r3, #1
 80079a0:	653b      	str	r3, [r7, #80]	@ 0x50
 80079a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079a4:	881b      	ldrh	r3, [r3, #0]
 80079a6:	b29a      	uxth	r2, r3
 80079a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	029b      	lsls	r3, r3, #10
 80079ae:	b29b      	uxth	r3, r3
 80079b0:	4313      	orrs	r3, r2
 80079b2:	b29a      	uxth	r2, r3
 80079b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079b6:	801a      	strh	r2, [r3, #0]
 80079b8:	e037      	b.n	8007a2a <HAL_PCD_EP_DB_Transmit+0x3f2>
 80079ba:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80079bc:	095b      	lsrs	r3, r3, #5
 80079be:	653b      	str	r3, [r7, #80]	@ 0x50
 80079c0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80079c2:	f003 031f 	and.w	r3, r3, #31
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d102      	bne.n	80079d0 <HAL_PCD_EP_DB_Transmit+0x398>
 80079ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079cc:	3b01      	subs	r3, #1
 80079ce:	653b      	str	r3, [r7, #80]	@ 0x50
 80079d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079d2:	881b      	ldrh	r3, [r3, #0]
 80079d4:	b29a      	uxth	r2, r3
 80079d6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079d8:	b29b      	uxth	r3, r3
 80079da:	029b      	lsls	r3, r3, #10
 80079dc:	b29b      	uxth	r3, r3
 80079de:	4313      	orrs	r3, r2
 80079e0:	b29b      	uxth	r3, r3
 80079e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80079e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80079ea:	b29a      	uxth	r2, r3
 80079ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079ee:	801a      	strh	r2, [r3, #0]
 80079f0:	e01b      	b.n	8007a2a <HAL_PCD_EP_DB_Transmit+0x3f2>
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	785b      	ldrb	r3, [r3, #1]
 80079f6:	2b01      	cmp	r3, #1
 80079f8:	d117      	bne.n	8007a2a <HAL_PCD_EP_DB_Transmit+0x3f2>
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a0e:	4413      	add	r3, r2
 8007a10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	781b      	ldrb	r3, [r3, #0]
 8007a16:	00da      	lsls	r2, r3, #3
 8007a18:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a1a:	4413      	add	r3, r2
 8007a1c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007a20:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a24:	b29a      	uxth	r2, r3
 8007a26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a28:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	6818      	ldr	r0, [r3, #0]
 8007a2e:	68bb      	ldr	r3, [r7, #8]
 8007a30:	6959      	ldr	r1, [r3, #20]
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	891a      	ldrh	r2, [r3, #8]
 8007a36:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	f004 fc0c 	bl	800c256 <USB_WritePMA>
 8007a3e:	e20a      	b.n	8007e56 <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8007a40:	68fb      	ldr	r3, [r7, #12]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	461a      	mov	r2, r3
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	781b      	ldrb	r3, [r3, #0]
 8007a50:	00db      	lsls	r3, r3, #3
 8007a52:	4413      	add	r3, r2
 8007a54:	68fa      	ldr	r2, [r7, #12]
 8007a56:	6812      	ldr	r2, [r2, #0]
 8007a58:	4413      	add	r3, r2
 8007a5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007a5e:	881b      	ldrh	r3, [r3, #0]
 8007a60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a64:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	699a      	ldr	r2, [r3, #24]
 8007a6c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007a70:	429a      	cmp	r2, r3
 8007a72:	d307      	bcc.n	8007a84 <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 8007a74:	68bb      	ldr	r3, [r7, #8]
 8007a76:	699a      	ldr	r2, [r3, #24]
 8007a78:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007a7c:	1ad2      	subs	r2, r2, r3
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	619a      	str	r2, [r3, #24]
 8007a82:	e002      	b.n	8007a8a <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 8007a84:	68bb      	ldr	r3, [r7, #8]
 8007a86:	2200      	movs	r2, #0
 8007a88:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	699b      	ldr	r3, [r3, #24]
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	f040 80f6 	bne.w	8007c80 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	785b      	ldrb	r3, [r3, #1]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d126      	bne.n	8007aea <HAL_PCD_EP_DB_Transmit+0x4b2>
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	677b      	str	r3, [r7, #116]	@ 0x74
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007aaa:	b29b      	uxth	r3, r3
 8007aac:	461a      	mov	r2, r3
 8007aae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007ab0:	4413      	add	r3, r2
 8007ab2:	677b      	str	r3, [r7, #116]	@ 0x74
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	781b      	ldrb	r3, [r3, #0]
 8007ab8:	00da      	lsls	r2, r3, #3
 8007aba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007abc:	4413      	add	r3, r2
 8007abe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007ac2:	673b      	str	r3, [r7, #112]	@ 0x70
 8007ac4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ac6:	881b      	ldrh	r3, [r3, #0]
 8007ac8:	b29b      	uxth	r3, r3
 8007aca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007ace:	b29a      	uxth	r2, r3
 8007ad0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ad2:	801a      	strh	r2, [r3, #0]
 8007ad4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ad6:	881b      	ldrh	r3, [r3, #0]
 8007ad8:	b29b      	uxth	r3, r3
 8007ada:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ade:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ae2:	b29a      	uxth	r2, r3
 8007ae4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007ae6:	801a      	strh	r2, [r3, #0]
 8007ae8:	e01a      	b.n	8007b20 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	785b      	ldrb	r3, [r3, #1]
 8007aee:	2b01      	cmp	r3, #1
 8007af0:	d116      	bne.n	8007b20 <HAL_PCD_EP_DB_Transmit+0x4e8>
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b00:	b29b      	uxth	r3, r3
 8007b02:	461a      	mov	r2, r3
 8007b04:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b06:	4413      	add	r3, r2
 8007b08:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007b0a:	68bb      	ldr	r3, [r7, #8]
 8007b0c:	781b      	ldrb	r3, [r3, #0]
 8007b0e:	00da      	lsls	r2, r3, #3
 8007b10:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007b12:	4413      	add	r3, r2
 8007b14:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007b18:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007b1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007b28:	68bb      	ldr	r3, [r7, #8]
 8007b2a:	785b      	ldrb	r3, [r3, #1]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d12f      	bne.n	8007b90 <HAL_PCD_EP_DB_Transmit+0x558>
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b40:	b29b      	uxth	r3, r3
 8007b42:	461a      	mov	r2, r3
 8007b44:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b48:	4413      	add	r3, r2
 8007b4a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007b4e:	68bb      	ldr	r3, [r7, #8]
 8007b50:	781b      	ldrb	r3, [r3, #0]
 8007b52:	00da      	lsls	r2, r3, #3
 8007b54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b58:	4413      	add	r3, r2
 8007b5a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b5e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007b62:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b66:	881b      	ldrh	r3, [r3, #0]
 8007b68:	b29b      	uxth	r3, r3
 8007b6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b6e:	b29a      	uxth	r2, r3
 8007b70:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b74:	801a      	strh	r2, [r3, #0]
 8007b76:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b7a:	881b      	ldrh	r3, [r3, #0]
 8007b7c:	b29b      	uxth	r3, r3
 8007b7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b86:	b29a      	uxth	r2, r3
 8007b88:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007b8c:	801a      	strh	r2, [r3, #0]
 8007b8e:	e01c      	b.n	8007bca <HAL_PCD_EP_DB_Transmit+0x592>
 8007b90:	68bb      	ldr	r3, [r7, #8]
 8007b92:	785b      	ldrb	r3, [r3, #1]
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d118      	bne.n	8007bca <HAL_PCD_EP_DB_Transmit+0x592>
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007ba0:	b29b      	uxth	r3, r3
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007ba8:	4413      	add	r3, r2
 8007baa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007bae:	68bb      	ldr	r3, [r7, #8]
 8007bb0:	781b      	ldrb	r3, [r3, #0]
 8007bb2:	00da      	lsls	r2, r3, #3
 8007bb4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007bb8:	4413      	add	r3, r2
 8007bba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007bbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007bc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8007bca:	68bb      	ldr	r3, [r7, #8]
 8007bcc:	78db      	ldrb	r3, [r3, #3]
 8007bce:	2b02      	cmp	r3, #2
 8007bd0:	d127      	bne.n	8007c22 <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	461a      	mov	r2, r3
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	009b      	lsls	r3, r3, #2
 8007bde:	4413      	add	r3, r2
 8007be0:	881b      	ldrh	r3, [r3, #0]
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007be8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007bec:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007bf0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007bf4:	f083 0320 	eor.w	r3, r3, #32
 8007bf8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	461a      	mov	r2, r3
 8007c02:	68bb      	ldr	r3, [r7, #8]
 8007c04:	781b      	ldrb	r3, [r3, #0]
 8007c06:	009b      	lsls	r3, r3, #2
 8007c08:	441a      	add	r2, r3
 8007c0a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8007c0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007c1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c1e:	b29b      	uxth	r3, r3
 8007c20:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8007c22:	68bb      	ldr	r3, [r7, #8]
 8007c24:	781b      	ldrb	r3, [r3, #0]
 8007c26:	4619      	mov	r1, r3
 8007c28:	68f8      	ldr	r0, [r7, #12]
 8007c2a:	f006 fa02 	bl	800e032 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007c2e:	88fb      	ldrh	r3, [r7, #6]
 8007c30:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d121      	bne.n	8007c7c <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	461a      	mov	r2, r3
 8007c3e:	68bb      	ldr	r3, [r7, #8]
 8007c40:	781b      	ldrb	r3, [r3, #0]
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	4413      	add	r3, r2
 8007c46:	881b      	ldrh	r3, [r3, #0]
 8007c48:	b29b      	uxth	r3, r3
 8007c4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c52:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	461a      	mov	r2, r3
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	781b      	ldrb	r3, [r3, #0]
 8007c60:	009b      	lsls	r3, r3, #2
 8007c62:	441a      	add	r2, r3
 8007c64:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8007c68:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007c6c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007c70:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007c74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007c78:	b29b      	uxth	r3, r3
 8007c7a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	e113      	b.n	8007ea8 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8007c80:	88fb      	ldrh	r3, [r7, #6]
 8007c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d121      	bne.n	8007cce <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	461a      	mov	r2, r3
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	781b      	ldrb	r3, [r3, #0]
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	4413      	add	r3, r2
 8007c98:	881b      	ldrh	r3, [r3, #0]
 8007c9a:	b29b      	uxth	r3, r3
 8007c9c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ca0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007ca4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	461a      	mov	r2, r3
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	781b      	ldrb	r3, [r3, #0]
 8007cb2:	009b      	lsls	r3, r3, #2
 8007cb4:	441a      	add	r2, r3
 8007cb6:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007cba:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007cbe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007cc2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007cc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007cca:	b29b      	uxth	r3, r3
 8007ccc:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	f040 80be 	bne.w	8007e56 <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 8007cda:	68bb      	ldr	r3, [r7, #8]
 8007cdc:	695a      	ldr	r2, [r3, #20]
 8007cde:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007ce2:	441a      	add	r2, r3
 8007ce4:	68bb      	ldr	r3, [r7, #8]
 8007ce6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	69da      	ldr	r2, [r3, #28]
 8007cec:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007cf0:	441a      	add	r2, r3
 8007cf2:	68bb      	ldr	r3, [r7, #8]
 8007cf4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8007cf6:	68bb      	ldr	r3, [r7, #8]
 8007cf8:	6a1a      	ldr	r2, [r3, #32]
 8007cfa:	68bb      	ldr	r3, [r7, #8]
 8007cfc:	691b      	ldr	r3, [r3, #16]
 8007cfe:	429a      	cmp	r2, r3
 8007d00:	d309      	bcc.n	8007d16 <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 8007d02:	68bb      	ldr	r3, [r7, #8]
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	6a1a      	ldr	r2, [r3, #32]
 8007d0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d0e:	1ad2      	subs	r2, r2, r3
 8007d10:	68bb      	ldr	r3, [r7, #8]
 8007d12:	621a      	str	r2, [r3, #32]
 8007d14:	e015      	b.n	8007d42 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 8007d16:	68bb      	ldr	r3, [r7, #8]
 8007d18:	6a1b      	ldr	r3, [r3, #32]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d107      	bne.n	8007d2e <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 8007d1e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007d22:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	2200      	movs	r2, #0
 8007d28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8007d2c:	e009      	b.n	8007d42 <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8007d2e:	68bb      	ldr	r3, [r7, #8]
 8007d30:	6a1b      	ldr	r3, [r3, #32]
 8007d32:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 8007d34:	68bb      	ldr	r3, [r7, #8]
 8007d36:	2200      	movs	r2, #0
 8007d38:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	2200      	movs	r2, #0
 8007d3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	785b      	ldrb	r3, [r3, #1]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	d15f      	bne.n	8007e10 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	461a      	mov	r2, r3
 8007d62:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d64:	4413      	add	r3, r2
 8007d66:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	781b      	ldrb	r3, [r3, #0]
 8007d6c:	00da      	lsls	r2, r3, #3
 8007d6e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007d70:	4413      	add	r3, r2
 8007d72:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d76:	667b      	str	r3, [r7, #100]	@ 0x64
 8007d78:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d7a:	881b      	ldrh	r3, [r3, #0]
 8007d7c:	b29b      	uxth	r3, r3
 8007d7e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007d82:	b29a      	uxth	r2, r3
 8007d84:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d86:	801a      	strh	r2, [r3, #0]
 8007d88:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d10a      	bne.n	8007da4 <HAL_PCD_EP_DB_Transmit+0x76c>
 8007d8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007d90:	881b      	ldrh	r3, [r3, #0]
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007d98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007d9c:	b29a      	uxth	r2, r3
 8007d9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007da0:	801a      	strh	r2, [r3, #0]
 8007da2:	e04e      	b.n	8007e42 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007da4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007da6:	2b3e      	cmp	r3, #62	@ 0x3e
 8007da8:	d816      	bhi.n	8007dd8 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8007daa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007dac:	085b      	lsrs	r3, r3, #1
 8007dae:	663b      	str	r3, [r7, #96]	@ 0x60
 8007db0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007db2:	f003 0301 	and.w	r3, r3, #1
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d002      	beq.n	8007dc0 <HAL_PCD_EP_DB_Transmit+0x788>
 8007dba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007dbc:	3301      	adds	r3, #1
 8007dbe:	663b      	str	r3, [r7, #96]	@ 0x60
 8007dc0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dc2:	881b      	ldrh	r3, [r3, #0]
 8007dc4:	b29a      	uxth	r2, r3
 8007dc6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	029b      	lsls	r3, r3, #10
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	4313      	orrs	r3, r2
 8007dd0:	b29a      	uxth	r2, r3
 8007dd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007dd4:	801a      	strh	r2, [r3, #0]
 8007dd6:	e034      	b.n	8007e42 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007dd8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007dda:	095b      	lsrs	r3, r3, #5
 8007ddc:	663b      	str	r3, [r7, #96]	@ 0x60
 8007dde:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007de0:	f003 031f 	and.w	r3, r3, #31
 8007de4:	2b00      	cmp	r3, #0
 8007de6:	d102      	bne.n	8007dee <HAL_PCD_EP_DB_Transmit+0x7b6>
 8007de8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007dea:	3b01      	subs	r3, #1
 8007dec:	663b      	str	r3, [r7, #96]	@ 0x60
 8007dee:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007df0:	881b      	ldrh	r3, [r3, #0]
 8007df2:	b29a      	uxth	r2, r3
 8007df4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007df6:	b29b      	uxth	r3, r3
 8007df8:	029b      	lsls	r3, r3, #10
 8007dfa:	b29b      	uxth	r3, r3
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	b29b      	uxth	r3, r3
 8007e00:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e04:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e0c:	801a      	strh	r2, [r3, #0]
 8007e0e:	e018      	b.n	8007e42 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	785b      	ldrb	r3, [r3, #1]
 8007e14:	2b01      	cmp	r3, #1
 8007e16:	d114      	bne.n	8007e42 <HAL_PCD_EP_DB_Transmit+0x80a>
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e20:	b29b      	uxth	r3, r3
 8007e22:	461a      	mov	r2, r3
 8007e24:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e26:	4413      	add	r3, r2
 8007e28:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007e2a:	68bb      	ldr	r3, [r7, #8]
 8007e2c:	781b      	ldrb	r3, [r3, #0]
 8007e2e:	00da      	lsls	r2, r3, #3
 8007e30:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007e32:	4413      	add	r3, r2
 8007e34:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e38:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007e3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e3c:	b29a      	uxth	r2, r3
 8007e3e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007e40:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	6818      	ldr	r0, [r3, #0]
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	6959      	ldr	r1, [r3, #20]
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	895a      	ldrh	r2, [r3, #10]
 8007e4e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007e50:	b29b      	uxth	r3, r3
 8007e52:	f004 fa00 	bl	800c256 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	781b      	ldrb	r3, [r3, #0]
 8007e60:	009b      	lsls	r3, r3, #2
 8007e62:	4413      	add	r3, r2
 8007e64:	881b      	ldrh	r3, [r3, #0]
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e6c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e70:	82fb      	strh	r3, [r7, #22]
 8007e72:	8afb      	ldrh	r3, [r7, #22]
 8007e74:	f083 0310 	eor.w	r3, r3, #16
 8007e78:	82fb      	strh	r3, [r7, #22]
 8007e7a:	8afb      	ldrh	r3, [r7, #22]
 8007e7c:	f083 0320 	eor.w	r3, r3, #32
 8007e80:	82fb      	strh	r3, [r7, #22]
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	461a      	mov	r2, r3
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	781b      	ldrb	r3, [r3, #0]
 8007e8c:	009b      	lsls	r3, r3, #2
 8007e8e:	441a      	add	r2, r3
 8007e90:	8afb      	ldrh	r3, [r7, #22]
 8007e92:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007e96:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007e9a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007e9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8007ea6:	2300      	movs	r3, #0
}
 8007ea8:	4618      	mov	r0, r3
 8007eaa:	3798      	adds	r7, #152	@ 0x98
 8007eac:	46bd      	mov	sp, r7
 8007eae:	bd80      	pop	{r7, pc}

08007eb0 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b087      	sub	sp, #28
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	607b      	str	r3, [r7, #4]
 8007eba:	460b      	mov	r3, r1
 8007ebc:	817b      	strh	r3, [r7, #10]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8007ec2:	897b      	ldrh	r3, [r7, #10]
 8007ec4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d00b      	beq.n	8007ee6 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007ece:	897b      	ldrh	r3, [r7, #10]
 8007ed0:	f003 0207 	and.w	r2, r3, #7
 8007ed4:	4613      	mov	r3, r2
 8007ed6:	009b      	lsls	r3, r3, #2
 8007ed8:	4413      	add	r3, r2
 8007eda:	00db      	lsls	r3, r3, #3
 8007edc:	3310      	adds	r3, #16
 8007ede:	68fa      	ldr	r2, [r7, #12]
 8007ee0:	4413      	add	r3, r2
 8007ee2:	617b      	str	r3, [r7, #20]
 8007ee4:	e009      	b.n	8007efa <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007ee6:	897a      	ldrh	r2, [r7, #10]
 8007ee8:	4613      	mov	r3, r2
 8007eea:	009b      	lsls	r3, r3, #2
 8007eec:	4413      	add	r3, r2
 8007eee:	00db      	lsls	r3, r3, #3
 8007ef0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	4413      	add	r3, r2
 8007ef8:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8007efa:	893b      	ldrh	r3, [r7, #8]
 8007efc:	2b00      	cmp	r3, #0
 8007efe:	d107      	bne.n	8007f10 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8007f00:	697b      	ldr	r3, [r7, #20]
 8007f02:	2200      	movs	r2, #0
 8007f04:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	b29a      	uxth	r2, r3
 8007f0a:	697b      	ldr	r3, [r7, #20]
 8007f0c:	80da      	strh	r2, [r3, #6]
 8007f0e:	e00b      	b.n	8007f28 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8007f10:	697b      	ldr	r3, [r7, #20]
 8007f12:	2201      	movs	r2, #1
 8007f14:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	b29a      	uxth	r2, r3
 8007f1a:	697b      	ldr	r3, [r7, #20]
 8007f1c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	0c1b      	lsrs	r3, r3, #16
 8007f22:	b29a      	uxth	r2, r3
 8007f24:	697b      	ldr	r3, [r7, #20]
 8007f26:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8007f28:	2300      	movs	r3, #0
}
 8007f2a:	4618      	mov	r0, r3
 8007f2c:	371c      	adds	r7, #28
 8007f2e:	46bd      	mov	sp, r7
 8007f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f34:	4770      	bx	lr

08007f36 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8007f36:	b480      	push	{r7}
 8007f38:	b085      	sub	sp, #20
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	2201      	movs	r2, #1
 8007f48:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2200      	movs	r2, #0
 8007f50:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	f043 0301 	orr.w	r3, r3, #1
 8007f60:	b29a      	uxth	r2, r3
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	f043 0302 	orr.w	r3, r3, #2
 8007f74:	b29a      	uxth	r2, r3
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8007f7c:	2300      	movs	r3, #0
}
 8007f7e:	4618      	mov	r0, r3
 8007f80:	3714      	adds	r7, #20
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr
	...

08007f8c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b085      	sub	sp, #20
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d141      	bne.n	800801e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007f9a:	4b4b      	ldr	r3, [pc, #300]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007fa2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007fa6:	d131      	bne.n	800800c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007fa8:	4b47      	ldr	r3, [pc, #284]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007faa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007fae:	4a46      	ldr	r2, [pc, #280]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007fb0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007fb4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007fb8:	4b43      	ldr	r3, [pc, #268]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8007fc0:	4a41      	ldr	r2, [pc, #260]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007fc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8007fc6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007fc8:	4b40      	ldr	r3, [pc, #256]	@ (80080cc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	2232      	movs	r2, #50	@ 0x32
 8007fce:	fb02 f303 	mul.w	r3, r2, r3
 8007fd2:	4a3f      	ldr	r2, [pc, #252]	@ (80080d0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8007fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8007fd8:	0c9b      	lsrs	r3, r3, #18
 8007fda:	3301      	adds	r3, #1
 8007fdc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007fde:	e002      	b.n	8007fe6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	3b01      	subs	r3, #1
 8007fe4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007fe6:	4b38      	ldr	r3, [pc, #224]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007fe8:	695b      	ldr	r3, [r3, #20]
 8007fea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007fee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007ff2:	d102      	bne.n	8007ffa <HAL_PWREx_ControlVoltageScaling+0x6e>
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d1f2      	bne.n	8007fe0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007ffa:	4b33      	ldr	r3, [pc, #204]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8007ffc:	695b      	ldr	r3, [r3, #20]
 8007ffe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008002:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008006:	d158      	bne.n	80080ba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008008:	2303      	movs	r3, #3
 800800a:	e057      	b.n	80080bc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800800c:	4b2e      	ldr	r3, [pc, #184]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800800e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008012:	4a2d      	ldr	r2, [pc, #180]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008014:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008018:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800801c:	e04d      	b.n	80080ba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008024:	d141      	bne.n	80080aa <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008026:	4b28      	ldr	r3, [pc, #160]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800802e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008032:	d131      	bne.n	8008098 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008034:	4b24      	ldr	r3, [pc, #144]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008036:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800803a:	4a23      	ldr	r2, [pc, #140]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800803c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008040:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008044:	4b20      	ldr	r3, [pc, #128]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800804c:	4a1e      	ldr	r2, [pc, #120]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800804e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008052:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008054:	4b1d      	ldr	r3, [pc, #116]	@ (80080cc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	2232      	movs	r2, #50	@ 0x32
 800805a:	fb02 f303 	mul.w	r3, r2, r3
 800805e:	4a1c      	ldr	r2, [pc, #112]	@ (80080d0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008060:	fba2 2303 	umull	r2, r3, r2, r3
 8008064:	0c9b      	lsrs	r3, r3, #18
 8008066:	3301      	adds	r3, #1
 8008068:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800806a:	e002      	b.n	8008072 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	3b01      	subs	r3, #1
 8008070:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008072:	4b15      	ldr	r3, [pc, #84]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008074:	695b      	ldr	r3, [r3, #20]
 8008076:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800807a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800807e:	d102      	bne.n	8008086 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1f2      	bne.n	800806c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008086:	4b10      	ldr	r3, [pc, #64]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008088:	695b      	ldr	r3, [r3, #20]
 800808a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800808e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008092:	d112      	bne.n	80080ba <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008094:	2303      	movs	r3, #3
 8008096:	e011      	b.n	80080bc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008098:	4b0b      	ldr	r3, [pc, #44]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800809a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800809e:	4a0a      	ldr	r2, [pc, #40]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80080a4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80080a8:	e007      	b.n	80080ba <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80080aa:	4b07      	ldr	r3, [pc, #28]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80080b2:	4a05      	ldr	r2, [pc, #20]	@ (80080c8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080b4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80080b8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80080ba:	2300      	movs	r3, #0
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3714      	adds	r7, #20
 80080c0:	46bd      	mov	sp, r7
 80080c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c6:	4770      	bx	lr
 80080c8:	40007000 	.word	0x40007000
 80080cc:	20000000 	.word	0x20000000
 80080d0:	431bde83 	.word	0x431bde83

080080d4 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80080d4:	b480      	push	{r7}
 80080d6:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80080d8:	4b05      	ldr	r3, [pc, #20]	@ (80080f0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	4a04      	ldr	r2, [pc, #16]	@ (80080f0 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80080de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80080e2:	6093      	str	r3, [r2, #8]
}
 80080e4:	bf00      	nop
 80080e6:	46bd      	mov	sp, r7
 80080e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ec:	4770      	bx	lr
 80080ee:	bf00      	nop
 80080f0:	40007000 	.word	0x40007000

080080f4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080f4:	b580      	push	{r7, lr}
 80080f6:	b088      	sub	sp, #32
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d101      	bne.n	8008106 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008102:	2301      	movs	r3, #1
 8008104:	e2fe      	b.n	8008704 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	f003 0301 	and.w	r3, r3, #1
 800810e:	2b00      	cmp	r3, #0
 8008110:	d075      	beq.n	80081fe <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008112:	4b97      	ldr	r3, [pc, #604]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	f003 030c 	and.w	r3, r3, #12
 800811a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800811c:	4b94      	ldr	r3, [pc, #592]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800811e:	68db      	ldr	r3, [r3, #12]
 8008120:	f003 0303 	and.w	r3, r3, #3
 8008124:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008126:	69bb      	ldr	r3, [r7, #24]
 8008128:	2b0c      	cmp	r3, #12
 800812a:	d102      	bne.n	8008132 <HAL_RCC_OscConfig+0x3e>
 800812c:	697b      	ldr	r3, [r7, #20]
 800812e:	2b03      	cmp	r3, #3
 8008130:	d002      	beq.n	8008138 <HAL_RCC_OscConfig+0x44>
 8008132:	69bb      	ldr	r3, [r7, #24]
 8008134:	2b08      	cmp	r3, #8
 8008136:	d10b      	bne.n	8008150 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008138:	4b8d      	ldr	r3, [pc, #564]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008140:	2b00      	cmp	r3, #0
 8008142:	d05b      	beq.n	80081fc <HAL_RCC_OscConfig+0x108>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	685b      	ldr	r3, [r3, #4]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d157      	bne.n	80081fc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800814c:	2301      	movs	r3, #1
 800814e:	e2d9      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008158:	d106      	bne.n	8008168 <HAL_RCC_OscConfig+0x74>
 800815a:	4b85      	ldr	r3, [pc, #532]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	4a84      	ldr	r2, [pc, #528]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008160:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008164:	6013      	str	r3, [r2, #0]
 8008166:	e01d      	b.n	80081a4 <HAL_RCC_OscConfig+0xb0>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	685b      	ldr	r3, [r3, #4]
 800816c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008170:	d10c      	bne.n	800818c <HAL_RCC_OscConfig+0x98>
 8008172:	4b7f      	ldr	r3, [pc, #508]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a7e      	ldr	r2, [pc, #504]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008178:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800817c:	6013      	str	r3, [r2, #0]
 800817e:	4b7c      	ldr	r3, [pc, #496]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	4a7b      	ldr	r2, [pc, #492]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008184:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008188:	6013      	str	r3, [r2, #0]
 800818a:	e00b      	b.n	80081a4 <HAL_RCC_OscConfig+0xb0>
 800818c:	4b78      	ldr	r3, [pc, #480]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	4a77      	ldr	r2, [pc, #476]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008192:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008196:	6013      	str	r3, [r2, #0]
 8008198:	4b75      	ldr	r3, [pc, #468]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	4a74      	ldr	r2, [pc, #464]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800819e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80081a2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	685b      	ldr	r3, [r3, #4]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d013      	beq.n	80081d4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081ac:	f7fa f8e2 	bl	8002374 <HAL_GetTick>
 80081b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081b2:	e008      	b.n	80081c6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081b4:	f7fa f8de 	bl	8002374 <HAL_GetTick>
 80081b8:	4602      	mov	r2, r0
 80081ba:	693b      	ldr	r3, [r7, #16]
 80081bc:	1ad3      	subs	r3, r2, r3
 80081be:	2b64      	cmp	r3, #100	@ 0x64
 80081c0:	d901      	bls.n	80081c6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80081c2:	2303      	movs	r3, #3
 80081c4:	e29e      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80081c6:	4b6a      	ldr	r3, [pc, #424]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d0f0      	beq.n	80081b4 <HAL_RCC_OscConfig+0xc0>
 80081d2:	e014      	b.n	80081fe <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081d4:	f7fa f8ce 	bl	8002374 <HAL_GetTick>
 80081d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80081da:	e008      	b.n	80081ee <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081dc:	f7fa f8ca 	bl	8002374 <HAL_GetTick>
 80081e0:	4602      	mov	r2, r0
 80081e2:	693b      	ldr	r3, [r7, #16]
 80081e4:	1ad3      	subs	r3, r2, r3
 80081e6:	2b64      	cmp	r3, #100	@ 0x64
 80081e8:	d901      	bls.n	80081ee <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80081ea:	2303      	movs	r3, #3
 80081ec:	e28a      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80081ee:	4b60      	ldr	r3, [pc, #384]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 80081f0:	681b      	ldr	r3, [r3, #0]
 80081f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d1f0      	bne.n	80081dc <HAL_RCC_OscConfig+0xe8>
 80081fa:	e000      	b.n	80081fe <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f003 0302 	and.w	r3, r3, #2
 8008206:	2b00      	cmp	r3, #0
 8008208:	d075      	beq.n	80082f6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800820a:	4b59      	ldr	r3, [pc, #356]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800820c:	689b      	ldr	r3, [r3, #8]
 800820e:	f003 030c 	and.w	r3, r3, #12
 8008212:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008214:	4b56      	ldr	r3, [pc, #344]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008216:	68db      	ldr	r3, [r3, #12]
 8008218:	f003 0303 	and.w	r3, r3, #3
 800821c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800821e:	69bb      	ldr	r3, [r7, #24]
 8008220:	2b0c      	cmp	r3, #12
 8008222:	d102      	bne.n	800822a <HAL_RCC_OscConfig+0x136>
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	2b02      	cmp	r3, #2
 8008228:	d002      	beq.n	8008230 <HAL_RCC_OscConfig+0x13c>
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	2b04      	cmp	r3, #4
 800822e:	d11f      	bne.n	8008270 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008230:	4b4f      	ldr	r3, [pc, #316]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008238:	2b00      	cmp	r3, #0
 800823a:	d005      	beq.n	8008248 <HAL_RCC_OscConfig+0x154>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	68db      	ldr	r3, [r3, #12]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d101      	bne.n	8008248 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008244:	2301      	movs	r3, #1
 8008246:	e25d      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008248:	4b49      	ldr	r3, [pc, #292]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800824a:	685b      	ldr	r3, [r3, #4]
 800824c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	691b      	ldr	r3, [r3, #16]
 8008254:	061b      	lsls	r3, r3, #24
 8008256:	4946      	ldr	r1, [pc, #280]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008258:	4313      	orrs	r3, r2
 800825a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800825c:	4b45      	ldr	r3, [pc, #276]	@ (8008374 <HAL_RCC_OscConfig+0x280>)
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4618      	mov	r0, r3
 8008262:	f7fa f83b 	bl	80022dc <HAL_InitTick>
 8008266:	4603      	mov	r3, r0
 8008268:	2b00      	cmp	r3, #0
 800826a:	d043      	beq.n	80082f4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	e249      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	68db      	ldr	r3, [r3, #12]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d023      	beq.n	80082c0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008278:	4b3d      	ldr	r3, [pc, #244]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a3c      	ldr	r2, [pc, #240]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800827e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008282:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008284:	f7fa f876 	bl	8002374 <HAL_GetTick>
 8008288:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800828a:	e008      	b.n	800829e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800828c:	f7fa f872 	bl	8002374 <HAL_GetTick>
 8008290:	4602      	mov	r2, r0
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	1ad3      	subs	r3, r2, r3
 8008296:	2b02      	cmp	r3, #2
 8008298:	d901      	bls.n	800829e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800829a:	2303      	movs	r3, #3
 800829c:	e232      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800829e:	4b34      	ldr	r3, [pc, #208]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d0f0      	beq.n	800828c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082aa:	4b31      	ldr	r3, [pc, #196]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	691b      	ldr	r3, [r3, #16]
 80082b6:	061b      	lsls	r3, r3, #24
 80082b8:	492d      	ldr	r1, [pc, #180]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 80082ba:	4313      	orrs	r3, r2
 80082bc:	604b      	str	r3, [r1, #4]
 80082be:	e01a      	b.n	80082f6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80082c0:	4b2b      	ldr	r3, [pc, #172]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4a2a      	ldr	r2, [pc, #168]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 80082c6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80082ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082cc:	f7fa f852 	bl	8002374 <HAL_GetTick>
 80082d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80082d2:	e008      	b.n	80082e6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082d4:	f7fa f84e 	bl	8002374 <HAL_GetTick>
 80082d8:	4602      	mov	r2, r0
 80082da:	693b      	ldr	r3, [r7, #16]
 80082dc:	1ad3      	subs	r3, r2, r3
 80082de:	2b02      	cmp	r3, #2
 80082e0:	d901      	bls.n	80082e6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80082e2:	2303      	movs	r3, #3
 80082e4:	e20e      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80082e6:	4b22      	ldr	r3, [pc, #136]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1f0      	bne.n	80082d4 <HAL_RCC_OscConfig+0x1e0>
 80082f2:	e000      	b.n	80082f6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80082f4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	f003 0308 	and.w	r3, r3, #8
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d041      	beq.n	8008386 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	695b      	ldr	r3, [r3, #20]
 8008306:	2b00      	cmp	r3, #0
 8008308:	d01c      	beq.n	8008344 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800830a:	4b19      	ldr	r3, [pc, #100]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800830c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008310:	4a17      	ldr	r2, [pc, #92]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008312:	f043 0301 	orr.w	r3, r3, #1
 8008316:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800831a:	f7fa f82b 	bl	8002374 <HAL_GetTick>
 800831e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008320:	e008      	b.n	8008334 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008322:	f7fa f827 	bl	8002374 <HAL_GetTick>
 8008326:	4602      	mov	r2, r0
 8008328:	693b      	ldr	r3, [r7, #16]
 800832a:	1ad3      	subs	r3, r2, r3
 800832c:	2b02      	cmp	r3, #2
 800832e:	d901      	bls.n	8008334 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008330:	2303      	movs	r3, #3
 8008332:	e1e7      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008334:	4b0e      	ldr	r3, [pc, #56]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008336:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800833a:	f003 0302 	and.w	r3, r3, #2
 800833e:	2b00      	cmp	r3, #0
 8008340:	d0ef      	beq.n	8008322 <HAL_RCC_OscConfig+0x22e>
 8008342:	e020      	b.n	8008386 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008344:	4b0a      	ldr	r3, [pc, #40]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 8008346:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800834a:	4a09      	ldr	r2, [pc, #36]	@ (8008370 <HAL_RCC_OscConfig+0x27c>)
 800834c:	f023 0301 	bic.w	r3, r3, #1
 8008350:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008354:	f7fa f80e 	bl	8002374 <HAL_GetTick>
 8008358:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800835a:	e00d      	b.n	8008378 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800835c:	f7fa f80a 	bl	8002374 <HAL_GetTick>
 8008360:	4602      	mov	r2, r0
 8008362:	693b      	ldr	r3, [r7, #16]
 8008364:	1ad3      	subs	r3, r2, r3
 8008366:	2b02      	cmp	r3, #2
 8008368:	d906      	bls.n	8008378 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800836a:	2303      	movs	r3, #3
 800836c:	e1ca      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
 800836e:	bf00      	nop
 8008370:	40021000 	.word	0x40021000
 8008374:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008378:	4b8c      	ldr	r3, [pc, #560]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 800837a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800837e:	f003 0302 	and.w	r3, r3, #2
 8008382:	2b00      	cmp	r3, #0
 8008384:	d1ea      	bne.n	800835c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f003 0304 	and.w	r3, r3, #4
 800838e:	2b00      	cmp	r3, #0
 8008390:	f000 80a6 	beq.w	80084e0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008394:	2300      	movs	r3, #0
 8008396:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008398:	4b84      	ldr	r3, [pc, #528]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 800839a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800839c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d101      	bne.n	80083a8 <HAL_RCC_OscConfig+0x2b4>
 80083a4:	2301      	movs	r3, #1
 80083a6:	e000      	b.n	80083aa <HAL_RCC_OscConfig+0x2b6>
 80083a8:	2300      	movs	r3, #0
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d00d      	beq.n	80083ca <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80083ae:	4b7f      	ldr	r3, [pc, #508]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 80083b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083b2:	4a7e      	ldr	r2, [pc, #504]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 80083b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083b8:	6593      	str	r3, [r2, #88]	@ 0x58
 80083ba:	4b7c      	ldr	r3, [pc, #496]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 80083bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80083be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80083c2:	60fb      	str	r3, [r7, #12]
 80083c4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80083c6:	2301      	movs	r3, #1
 80083c8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083ca:	4b79      	ldr	r3, [pc, #484]	@ (80085b0 <HAL_RCC_OscConfig+0x4bc>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d118      	bne.n	8008408 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80083d6:	4b76      	ldr	r3, [pc, #472]	@ (80085b0 <HAL_RCC_OscConfig+0x4bc>)
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a75      	ldr	r2, [pc, #468]	@ (80085b0 <HAL_RCC_OscConfig+0x4bc>)
 80083dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80083e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80083e2:	f7f9 ffc7 	bl	8002374 <HAL_GetTick>
 80083e6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083e8:	e008      	b.n	80083fc <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083ea:	f7f9 ffc3 	bl	8002374 <HAL_GetTick>
 80083ee:	4602      	mov	r2, r0
 80083f0:	693b      	ldr	r3, [r7, #16]
 80083f2:	1ad3      	subs	r3, r2, r3
 80083f4:	2b02      	cmp	r3, #2
 80083f6:	d901      	bls.n	80083fc <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80083f8:	2303      	movs	r3, #3
 80083fa:	e183      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80083fc:	4b6c      	ldr	r3, [pc, #432]	@ (80085b0 <HAL_RCC_OscConfig+0x4bc>)
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008404:	2b00      	cmp	r3, #0
 8008406:	d0f0      	beq.n	80083ea <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	2b01      	cmp	r3, #1
 800840e:	d108      	bne.n	8008422 <HAL_RCC_OscConfig+0x32e>
 8008410:	4b66      	ldr	r3, [pc, #408]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008412:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008416:	4a65      	ldr	r2, [pc, #404]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008418:	f043 0301 	orr.w	r3, r3, #1
 800841c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008420:	e024      	b.n	800846c <HAL_RCC_OscConfig+0x378>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	689b      	ldr	r3, [r3, #8]
 8008426:	2b05      	cmp	r3, #5
 8008428:	d110      	bne.n	800844c <HAL_RCC_OscConfig+0x358>
 800842a:	4b60      	ldr	r3, [pc, #384]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 800842c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008430:	4a5e      	ldr	r2, [pc, #376]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008432:	f043 0304 	orr.w	r3, r3, #4
 8008436:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800843a:	4b5c      	ldr	r3, [pc, #368]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 800843c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008440:	4a5a      	ldr	r2, [pc, #360]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008442:	f043 0301 	orr.w	r3, r3, #1
 8008446:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800844a:	e00f      	b.n	800846c <HAL_RCC_OscConfig+0x378>
 800844c:	4b57      	ldr	r3, [pc, #348]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 800844e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008452:	4a56      	ldr	r2, [pc, #344]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008454:	f023 0301 	bic.w	r3, r3, #1
 8008458:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800845c:	4b53      	ldr	r3, [pc, #332]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 800845e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008462:	4a52      	ldr	r2, [pc, #328]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008464:	f023 0304 	bic.w	r3, r3, #4
 8008468:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	689b      	ldr	r3, [r3, #8]
 8008470:	2b00      	cmp	r3, #0
 8008472:	d016      	beq.n	80084a2 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008474:	f7f9 ff7e 	bl	8002374 <HAL_GetTick>
 8008478:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800847a:	e00a      	b.n	8008492 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800847c:	f7f9 ff7a 	bl	8002374 <HAL_GetTick>
 8008480:	4602      	mov	r2, r0
 8008482:	693b      	ldr	r3, [r7, #16]
 8008484:	1ad3      	subs	r3, r2, r3
 8008486:	f241 3288 	movw	r2, #5000	@ 0x1388
 800848a:	4293      	cmp	r3, r2
 800848c:	d901      	bls.n	8008492 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800848e:	2303      	movs	r3, #3
 8008490:	e138      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008492:	4b46      	ldr	r3, [pc, #280]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008494:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008498:	f003 0302 	and.w	r3, r3, #2
 800849c:	2b00      	cmp	r3, #0
 800849e:	d0ed      	beq.n	800847c <HAL_RCC_OscConfig+0x388>
 80084a0:	e015      	b.n	80084ce <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084a2:	f7f9 ff67 	bl	8002374 <HAL_GetTick>
 80084a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80084a8:	e00a      	b.n	80084c0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80084aa:	f7f9 ff63 	bl	8002374 <HAL_GetTick>
 80084ae:	4602      	mov	r2, r0
 80084b0:	693b      	ldr	r3, [r7, #16]
 80084b2:	1ad3      	subs	r3, r2, r3
 80084b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80084b8:	4293      	cmp	r3, r2
 80084ba:	d901      	bls.n	80084c0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80084bc:	2303      	movs	r3, #3
 80084be:	e121      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80084c0:	4b3a      	ldr	r3, [pc, #232]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 80084c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80084c6:	f003 0302 	and.w	r3, r3, #2
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d1ed      	bne.n	80084aa <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80084ce:	7ffb      	ldrb	r3, [r7, #31]
 80084d0:	2b01      	cmp	r3, #1
 80084d2:	d105      	bne.n	80084e0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80084d4:	4b35      	ldr	r3, [pc, #212]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 80084d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084d8:	4a34      	ldr	r2, [pc, #208]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 80084da:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80084de:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f003 0320 	and.w	r3, r3, #32
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d03c      	beq.n	8008566 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	699b      	ldr	r3, [r3, #24]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d01c      	beq.n	800852e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80084f4:	4b2d      	ldr	r3, [pc, #180]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 80084f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80084fa:	4a2c      	ldr	r2, [pc, #176]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 80084fc:	f043 0301 	orr.w	r3, r3, #1
 8008500:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008504:	f7f9 ff36 	bl	8002374 <HAL_GetTick>
 8008508:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800850a:	e008      	b.n	800851e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800850c:	f7f9 ff32 	bl	8002374 <HAL_GetTick>
 8008510:	4602      	mov	r2, r0
 8008512:	693b      	ldr	r3, [r7, #16]
 8008514:	1ad3      	subs	r3, r2, r3
 8008516:	2b02      	cmp	r3, #2
 8008518:	d901      	bls.n	800851e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800851a:	2303      	movs	r3, #3
 800851c:	e0f2      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800851e:	4b23      	ldr	r3, [pc, #140]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008520:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008524:	f003 0302 	and.w	r3, r3, #2
 8008528:	2b00      	cmp	r3, #0
 800852a:	d0ef      	beq.n	800850c <HAL_RCC_OscConfig+0x418>
 800852c:	e01b      	b.n	8008566 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800852e:	4b1f      	ldr	r3, [pc, #124]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008530:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008534:	4a1d      	ldr	r2, [pc, #116]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008536:	f023 0301 	bic.w	r3, r3, #1
 800853a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800853e:	f7f9 ff19 	bl	8002374 <HAL_GetTick>
 8008542:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008544:	e008      	b.n	8008558 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008546:	f7f9 ff15 	bl	8002374 <HAL_GetTick>
 800854a:	4602      	mov	r2, r0
 800854c:	693b      	ldr	r3, [r7, #16]
 800854e:	1ad3      	subs	r3, r2, r3
 8008550:	2b02      	cmp	r3, #2
 8008552:	d901      	bls.n	8008558 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008554:	2303      	movs	r3, #3
 8008556:	e0d5      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008558:	4b14      	ldr	r3, [pc, #80]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 800855a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800855e:	f003 0302 	and.w	r3, r3, #2
 8008562:	2b00      	cmp	r3, #0
 8008564:	d1ef      	bne.n	8008546 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	69db      	ldr	r3, [r3, #28]
 800856a:	2b00      	cmp	r3, #0
 800856c:	f000 80c9 	beq.w	8008702 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008570:	4b0e      	ldr	r3, [pc, #56]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008572:	689b      	ldr	r3, [r3, #8]
 8008574:	f003 030c 	and.w	r3, r3, #12
 8008578:	2b0c      	cmp	r3, #12
 800857a:	f000 8083 	beq.w	8008684 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	69db      	ldr	r3, [r3, #28]
 8008582:	2b02      	cmp	r3, #2
 8008584:	d15e      	bne.n	8008644 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008586:	4b09      	ldr	r3, [pc, #36]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	4a08      	ldr	r2, [pc, #32]	@ (80085ac <HAL_RCC_OscConfig+0x4b8>)
 800858c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008590:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008592:	f7f9 feef 	bl	8002374 <HAL_GetTick>
 8008596:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008598:	e00c      	b.n	80085b4 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800859a:	f7f9 feeb 	bl	8002374 <HAL_GetTick>
 800859e:	4602      	mov	r2, r0
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	1ad3      	subs	r3, r2, r3
 80085a4:	2b02      	cmp	r3, #2
 80085a6:	d905      	bls.n	80085b4 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80085a8:	2303      	movs	r3, #3
 80085aa:	e0ab      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
 80085ac:	40021000 	.word	0x40021000
 80085b0:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80085b4:	4b55      	ldr	r3, [pc, #340]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d1ec      	bne.n	800859a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085c0:	4b52      	ldr	r3, [pc, #328]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 80085c2:	68da      	ldr	r2, [r3, #12]
 80085c4:	4b52      	ldr	r3, [pc, #328]	@ (8008710 <HAL_RCC_OscConfig+0x61c>)
 80085c6:	4013      	ands	r3, r2
 80085c8:	687a      	ldr	r2, [r7, #4]
 80085ca:	6a11      	ldr	r1, [r2, #32]
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80085d0:	3a01      	subs	r2, #1
 80085d2:	0112      	lsls	r2, r2, #4
 80085d4:	4311      	orrs	r1, r2
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80085da:	0212      	lsls	r2, r2, #8
 80085dc:	4311      	orrs	r1, r2
 80085de:	687a      	ldr	r2, [r7, #4]
 80085e0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80085e2:	0852      	lsrs	r2, r2, #1
 80085e4:	3a01      	subs	r2, #1
 80085e6:	0552      	lsls	r2, r2, #21
 80085e8:	4311      	orrs	r1, r2
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80085ee:	0852      	lsrs	r2, r2, #1
 80085f0:	3a01      	subs	r2, #1
 80085f2:	0652      	lsls	r2, r2, #25
 80085f4:	4311      	orrs	r1, r2
 80085f6:	687a      	ldr	r2, [r7, #4]
 80085f8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80085fa:	06d2      	lsls	r2, r2, #27
 80085fc:	430a      	orrs	r2, r1
 80085fe:	4943      	ldr	r1, [pc, #268]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 8008600:	4313      	orrs	r3, r2
 8008602:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008604:	4b41      	ldr	r3, [pc, #260]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	4a40      	ldr	r2, [pc, #256]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 800860a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800860e:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008610:	4b3e      	ldr	r3, [pc, #248]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 8008612:	68db      	ldr	r3, [r3, #12]
 8008614:	4a3d      	ldr	r2, [pc, #244]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 8008616:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800861a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800861c:	f7f9 feaa 	bl	8002374 <HAL_GetTick>
 8008620:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008622:	e008      	b.n	8008636 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008624:	f7f9 fea6 	bl	8002374 <HAL_GetTick>
 8008628:	4602      	mov	r2, r0
 800862a:	693b      	ldr	r3, [r7, #16]
 800862c:	1ad3      	subs	r3, r2, r3
 800862e:	2b02      	cmp	r3, #2
 8008630:	d901      	bls.n	8008636 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8008632:	2303      	movs	r3, #3
 8008634:	e066      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008636:	4b35      	ldr	r3, [pc, #212]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800863e:	2b00      	cmp	r3, #0
 8008640:	d0f0      	beq.n	8008624 <HAL_RCC_OscConfig+0x530>
 8008642:	e05e      	b.n	8008702 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008644:	4b31      	ldr	r3, [pc, #196]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4a30      	ldr	r2, [pc, #192]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 800864a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800864e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008650:	f7f9 fe90 	bl	8002374 <HAL_GetTick>
 8008654:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008656:	e008      	b.n	800866a <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008658:	f7f9 fe8c 	bl	8002374 <HAL_GetTick>
 800865c:	4602      	mov	r2, r0
 800865e:	693b      	ldr	r3, [r7, #16]
 8008660:	1ad3      	subs	r3, r2, r3
 8008662:	2b02      	cmp	r3, #2
 8008664:	d901      	bls.n	800866a <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008666:	2303      	movs	r3, #3
 8008668:	e04c      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800866a:	4b28      	ldr	r3, [pc, #160]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008672:	2b00      	cmp	r3, #0
 8008674:	d1f0      	bne.n	8008658 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008676:	4b25      	ldr	r3, [pc, #148]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 8008678:	68da      	ldr	r2, [r3, #12]
 800867a:	4924      	ldr	r1, [pc, #144]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 800867c:	4b25      	ldr	r3, [pc, #148]	@ (8008714 <HAL_RCC_OscConfig+0x620>)
 800867e:	4013      	ands	r3, r2
 8008680:	60cb      	str	r3, [r1, #12]
 8008682:	e03e      	b.n	8008702 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	69db      	ldr	r3, [r3, #28]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d101      	bne.n	8008690 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800868c:	2301      	movs	r3, #1
 800868e:	e039      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8008690:	4b1e      	ldr	r3, [pc, #120]	@ (800870c <HAL_RCC_OscConfig+0x618>)
 8008692:	68db      	ldr	r3, [r3, #12]
 8008694:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008696:	697b      	ldr	r3, [r7, #20]
 8008698:	f003 0203 	and.w	r2, r3, #3
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6a1b      	ldr	r3, [r3, #32]
 80086a0:	429a      	cmp	r2, r3
 80086a2:	d12c      	bne.n	80086fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80086a4:	697b      	ldr	r3, [r7, #20]
 80086a6:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086ae:	3b01      	subs	r3, #1
 80086b0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086b2:	429a      	cmp	r2, r3
 80086b4:	d123      	bne.n	80086fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c0:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80086c2:	429a      	cmp	r2, r3
 80086c4:	d11b      	bne.n	80086fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80086d0:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d113      	bne.n	80086fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80086d6:	697b      	ldr	r3, [r7, #20]
 80086d8:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086e0:	085b      	lsrs	r3, r3, #1
 80086e2:	3b01      	subs	r3, #1
 80086e4:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80086e6:	429a      	cmp	r2, r3
 80086e8:	d109      	bne.n	80086fe <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80086ea:	697b      	ldr	r3, [r7, #20]
 80086ec:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086f4:	085b      	lsrs	r3, r3, #1
 80086f6:	3b01      	subs	r3, #1
 80086f8:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80086fa:	429a      	cmp	r2, r3
 80086fc:	d001      	beq.n	8008702 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80086fe:	2301      	movs	r3, #1
 8008700:	e000      	b.n	8008704 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8008702:	2300      	movs	r3, #0
}
 8008704:	4618      	mov	r0, r3
 8008706:	3720      	adds	r7, #32
 8008708:	46bd      	mov	sp, r7
 800870a:	bd80      	pop	{r7, pc}
 800870c:	40021000 	.word	0x40021000
 8008710:	019f800c 	.word	0x019f800c
 8008714:	feeefffc 	.word	0xfeeefffc

08008718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b086      	sub	sp, #24
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
 8008720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8008722:	2300      	movs	r3, #0
 8008724:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2b00      	cmp	r3, #0
 800872a:	d101      	bne.n	8008730 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800872c:	2301      	movs	r3, #1
 800872e:	e11e      	b.n	800896e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008730:	4b91      	ldr	r3, [pc, #580]	@ (8008978 <HAL_RCC_ClockConfig+0x260>)
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f003 030f 	and.w	r3, r3, #15
 8008738:	683a      	ldr	r2, [r7, #0]
 800873a:	429a      	cmp	r2, r3
 800873c:	d910      	bls.n	8008760 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800873e:	4b8e      	ldr	r3, [pc, #568]	@ (8008978 <HAL_RCC_ClockConfig+0x260>)
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	f023 020f 	bic.w	r2, r3, #15
 8008746:	498c      	ldr	r1, [pc, #560]	@ (8008978 <HAL_RCC_ClockConfig+0x260>)
 8008748:	683b      	ldr	r3, [r7, #0]
 800874a:	4313      	orrs	r3, r2
 800874c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800874e:	4b8a      	ldr	r3, [pc, #552]	@ (8008978 <HAL_RCC_ClockConfig+0x260>)
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f003 030f 	and.w	r3, r3, #15
 8008756:	683a      	ldr	r2, [r7, #0]
 8008758:	429a      	cmp	r2, r3
 800875a:	d001      	beq.n	8008760 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	e106      	b.n	800896e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	f003 0301 	and.w	r3, r3, #1
 8008768:	2b00      	cmp	r3, #0
 800876a:	d073      	beq.n	8008854 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	2b03      	cmp	r3, #3
 8008772:	d129      	bne.n	80087c8 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008774:	4b81      	ldr	r3, [pc, #516]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800877c:	2b00      	cmp	r3, #0
 800877e:	d101      	bne.n	8008784 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	e0f4      	b.n	800896e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008784:	f000 f99e 	bl	8008ac4 <RCC_GetSysClockFreqFromPLLSource>
 8008788:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800878a:	693b      	ldr	r3, [r7, #16]
 800878c:	4a7c      	ldr	r2, [pc, #496]	@ (8008980 <HAL_RCC_ClockConfig+0x268>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d93f      	bls.n	8008812 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8008792:	4b7a      	ldr	r3, [pc, #488]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008794:	689b      	ldr	r3, [r3, #8]
 8008796:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800879a:	2b00      	cmp	r3, #0
 800879c:	d009      	beq.n	80087b2 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d033      	beq.n	8008812 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d12f      	bne.n	8008812 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80087b2:	4b72      	ldr	r3, [pc, #456]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 80087b4:	689b      	ldr	r3, [r3, #8]
 80087b6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80087ba:	4a70      	ldr	r2, [pc, #448]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 80087bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087c0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80087c2:	2380      	movs	r3, #128	@ 0x80
 80087c4:	617b      	str	r3, [r7, #20]
 80087c6:	e024      	b.n	8008812 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	685b      	ldr	r3, [r3, #4]
 80087cc:	2b02      	cmp	r3, #2
 80087ce:	d107      	bne.n	80087e0 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80087d0:	4b6a      	ldr	r3, [pc, #424]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d109      	bne.n	80087f0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80087dc:	2301      	movs	r3, #1
 80087de:	e0c6      	b.n	800896e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80087e0:	4b66      	ldr	r3, [pc, #408]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d101      	bne.n	80087f0 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80087ec:	2301      	movs	r3, #1
 80087ee:	e0be      	b.n	800896e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80087f0:	f000 f8ce 	bl	8008990 <HAL_RCC_GetSysClockFreq>
 80087f4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80087f6:	693b      	ldr	r3, [r7, #16]
 80087f8:	4a61      	ldr	r2, [pc, #388]	@ (8008980 <HAL_RCC_ClockConfig+0x268>)
 80087fa:	4293      	cmp	r3, r2
 80087fc:	d909      	bls.n	8008812 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80087fe:	4b5f      	ldr	r3, [pc, #380]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008800:	689b      	ldr	r3, [r3, #8]
 8008802:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008806:	4a5d      	ldr	r2, [pc, #372]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008808:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800880c:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800880e:	2380      	movs	r3, #128	@ 0x80
 8008810:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008812:	4b5a      	ldr	r3, [pc, #360]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008814:	689b      	ldr	r3, [r3, #8]
 8008816:	f023 0203 	bic.w	r2, r3, #3
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	685b      	ldr	r3, [r3, #4]
 800881e:	4957      	ldr	r1, [pc, #348]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008820:	4313      	orrs	r3, r2
 8008822:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008824:	f7f9 fda6 	bl	8002374 <HAL_GetTick>
 8008828:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800882a:	e00a      	b.n	8008842 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800882c:	f7f9 fda2 	bl	8002374 <HAL_GetTick>
 8008830:	4602      	mov	r2, r0
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	1ad3      	subs	r3, r2, r3
 8008836:	f241 3288 	movw	r2, #5000	@ 0x1388
 800883a:	4293      	cmp	r3, r2
 800883c:	d901      	bls.n	8008842 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800883e:	2303      	movs	r3, #3
 8008840:	e095      	b.n	800896e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008842:	4b4e      	ldr	r3, [pc, #312]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008844:	689b      	ldr	r3, [r3, #8]
 8008846:	f003 020c 	and.w	r2, r3, #12
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	009b      	lsls	r3, r3, #2
 8008850:	429a      	cmp	r2, r3
 8008852:	d1eb      	bne.n	800882c <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f003 0302 	and.w	r3, r3, #2
 800885c:	2b00      	cmp	r3, #0
 800885e:	d023      	beq.n	80088a8 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f003 0304 	and.w	r3, r3, #4
 8008868:	2b00      	cmp	r3, #0
 800886a:	d005      	beq.n	8008878 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800886c:	4b43      	ldr	r3, [pc, #268]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	4a42      	ldr	r2, [pc, #264]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008872:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008876:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f003 0308 	and.w	r3, r3, #8
 8008880:	2b00      	cmp	r3, #0
 8008882:	d007      	beq.n	8008894 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008884:	4b3d      	ldr	r3, [pc, #244]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800888c:	4a3b      	ldr	r2, [pc, #236]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 800888e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008892:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008894:	4b39      	ldr	r3, [pc, #228]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	689b      	ldr	r3, [r3, #8]
 80088a0:	4936      	ldr	r1, [pc, #216]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 80088a2:	4313      	orrs	r3, r2
 80088a4:	608b      	str	r3, [r1, #8]
 80088a6:	e008      	b.n	80088ba <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	2b80      	cmp	r3, #128	@ 0x80
 80088ac:	d105      	bne.n	80088ba <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80088ae:	4b33      	ldr	r3, [pc, #204]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	4a32      	ldr	r2, [pc, #200]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 80088b4:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80088b8:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80088ba:	4b2f      	ldr	r3, [pc, #188]	@ (8008978 <HAL_RCC_ClockConfig+0x260>)
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f003 030f 	and.w	r3, r3, #15
 80088c2:	683a      	ldr	r2, [r7, #0]
 80088c4:	429a      	cmp	r2, r3
 80088c6:	d21d      	bcs.n	8008904 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088c8:	4b2b      	ldr	r3, [pc, #172]	@ (8008978 <HAL_RCC_ClockConfig+0x260>)
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	f023 020f 	bic.w	r2, r3, #15
 80088d0:	4929      	ldr	r1, [pc, #164]	@ (8008978 <HAL_RCC_ClockConfig+0x260>)
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	4313      	orrs	r3, r2
 80088d6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80088d8:	f7f9 fd4c 	bl	8002374 <HAL_GetTick>
 80088dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088de:	e00a      	b.n	80088f6 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80088e0:	f7f9 fd48 	bl	8002374 <HAL_GetTick>
 80088e4:	4602      	mov	r2, r0
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	1ad3      	subs	r3, r2, r3
 80088ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d901      	bls.n	80088f6 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80088f2:	2303      	movs	r3, #3
 80088f4:	e03b      	b.n	800896e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80088f6:	4b20      	ldr	r3, [pc, #128]	@ (8008978 <HAL_RCC_ClockConfig+0x260>)
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	f003 030f 	and.w	r3, r3, #15
 80088fe:	683a      	ldr	r2, [r7, #0]
 8008900:	429a      	cmp	r2, r3
 8008902:	d1ed      	bne.n	80088e0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	f003 0304 	and.w	r3, r3, #4
 800890c:	2b00      	cmp	r3, #0
 800890e:	d008      	beq.n	8008922 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008910:	4b1a      	ldr	r3, [pc, #104]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	4917      	ldr	r1, [pc, #92]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 800891e:	4313      	orrs	r3, r2
 8008920:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	f003 0308 	and.w	r3, r3, #8
 800892a:	2b00      	cmp	r3, #0
 800892c:	d009      	beq.n	8008942 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800892e:	4b13      	ldr	r3, [pc, #76]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 8008930:	689b      	ldr	r3, [r3, #8]
 8008932:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	691b      	ldr	r3, [r3, #16]
 800893a:	00db      	lsls	r3, r3, #3
 800893c:	490f      	ldr	r1, [pc, #60]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 800893e:	4313      	orrs	r3, r2
 8008940:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008942:	f000 f825 	bl	8008990 <HAL_RCC_GetSysClockFreq>
 8008946:	4602      	mov	r2, r0
 8008948:	4b0c      	ldr	r3, [pc, #48]	@ (800897c <HAL_RCC_ClockConfig+0x264>)
 800894a:	689b      	ldr	r3, [r3, #8]
 800894c:	091b      	lsrs	r3, r3, #4
 800894e:	f003 030f 	and.w	r3, r3, #15
 8008952:	490c      	ldr	r1, [pc, #48]	@ (8008984 <HAL_RCC_ClockConfig+0x26c>)
 8008954:	5ccb      	ldrb	r3, [r1, r3]
 8008956:	f003 031f 	and.w	r3, r3, #31
 800895a:	fa22 f303 	lsr.w	r3, r2, r3
 800895e:	4a0a      	ldr	r2, [pc, #40]	@ (8008988 <HAL_RCC_ClockConfig+0x270>)
 8008960:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008962:	4b0a      	ldr	r3, [pc, #40]	@ (800898c <HAL_RCC_ClockConfig+0x274>)
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4618      	mov	r0, r3
 8008968:	f7f9 fcb8 	bl	80022dc <HAL_InitTick>
 800896c:	4603      	mov	r3, r0
}
 800896e:	4618      	mov	r0, r3
 8008970:	3718      	adds	r7, #24
 8008972:	46bd      	mov	sp, r7
 8008974:	bd80      	pop	{r7, pc}
 8008976:	bf00      	nop
 8008978:	40022000 	.word	0x40022000
 800897c:	40021000 	.word	0x40021000
 8008980:	04c4b400 	.word	0x04c4b400
 8008984:	0800f5b0 	.word	0x0800f5b0
 8008988:	20000000 	.word	0x20000000
 800898c:	20000004 	.word	0x20000004

08008990 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008990:	b480      	push	{r7}
 8008992:	b087      	sub	sp, #28
 8008994:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008996:	4b2c      	ldr	r3, [pc, #176]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008998:	689b      	ldr	r3, [r3, #8]
 800899a:	f003 030c 	and.w	r3, r3, #12
 800899e:	2b04      	cmp	r3, #4
 80089a0:	d102      	bne.n	80089a8 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80089a2:	4b2a      	ldr	r3, [pc, #168]	@ (8008a4c <HAL_RCC_GetSysClockFreq+0xbc>)
 80089a4:	613b      	str	r3, [r7, #16]
 80089a6:	e047      	b.n	8008a38 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80089a8:	4b27      	ldr	r3, [pc, #156]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089aa:	689b      	ldr	r3, [r3, #8]
 80089ac:	f003 030c 	and.w	r3, r3, #12
 80089b0:	2b08      	cmp	r3, #8
 80089b2:	d102      	bne.n	80089ba <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80089b4:	4b26      	ldr	r3, [pc, #152]	@ (8008a50 <HAL_RCC_GetSysClockFreq+0xc0>)
 80089b6:	613b      	str	r3, [r7, #16]
 80089b8:	e03e      	b.n	8008a38 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80089ba:	4b23      	ldr	r3, [pc, #140]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089bc:	689b      	ldr	r3, [r3, #8]
 80089be:	f003 030c 	and.w	r3, r3, #12
 80089c2:	2b0c      	cmp	r3, #12
 80089c4:	d136      	bne.n	8008a34 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80089c6:	4b20      	ldr	r3, [pc, #128]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089c8:	68db      	ldr	r3, [r3, #12]
 80089ca:	f003 0303 	and.w	r3, r3, #3
 80089ce:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80089d0:	4b1d      	ldr	r3, [pc, #116]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089d2:	68db      	ldr	r3, [r3, #12]
 80089d4:	091b      	lsrs	r3, r3, #4
 80089d6:	f003 030f 	and.w	r3, r3, #15
 80089da:	3301      	adds	r3, #1
 80089dc:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	2b03      	cmp	r3, #3
 80089e2:	d10c      	bne.n	80089fe <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80089e4:	4a1a      	ldr	r2, [pc, #104]	@ (8008a50 <HAL_RCC_GetSysClockFreq+0xc0>)
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80089ec:	4a16      	ldr	r2, [pc, #88]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 80089ee:	68d2      	ldr	r2, [r2, #12]
 80089f0:	0a12      	lsrs	r2, r2, #8
 80089f2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80089f6:	fb02 f303 	mul.w	r3, r2, r3
 80089fa:	617b      	str	r3, [r7, #20]
      break;
 80089fc:	e00c      	b.n	8008a18 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80089fe:	4a13      	ldr	r2, [pc, #76]	@ (8008a4c <HAL_RCC_GetSysClockFreq+0xbc>)
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a06:	4a10      	ldr	r2, [pc, #64]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a08:	68d2      	ldr	r2, [r2, #12]
 8008a0a:	0a12      	lsrs	r2, r2, #8
 8008a0c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008a10:	fb02 f303 	mul.w	r3, r2, r3
 8008a14:	617b      	str	r3, [r7, #20]
      break;
 8008a16:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008a18:	4b0b      	ldr	r3, [pc, #44]	@ (8008a48 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a1a:	68db      	ldr	r3, [r3, #12]
 8008a1c:	0e5b      	lsrs	r3, r3, #25
 8008a1e:	f003 0303 	and.w	r3, r3, #3
 8008a22:	3301      	adds	r3, #1
 8008a24:	005b      	lsls	r3, r3, #1
 8008a26:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008a28:	697a      	ldr	r2, [r7, #20]
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a30:	613b      	str	r3, [r7, #16]
 8008a32:	e001      	b.n	8008a38 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008a34:	2300      	movs	r3, #0
 8008a36:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008a38:	693b      	ldr	r3, [r7, #16]
}
 8008a3a:	4618      	mov	r0, r3
 8008a3c:	371c      	adds	r7, #28
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a44:	4770      	bx	lr
 8008a46:	bf00      	nop
 8008a48:	40021000 	.word	0x40021000
 8008a4c:	00f42400 	.word	0x00f42400
 8008a50:	007a1200 	.word	0x007a1200

08008a54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a54:	b480      	push	{r7}
 8008a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a58:	4b03      	ldr	r3, [pc, #12]	@ (8008a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
}
 8008a5c:	4618      	mov	r0, r3
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr
 8008a66:	bf00      	nop
 8008a68:	20000000 	.word	0x20000000

08008a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a6c:	b580      	push	{r7, lr}
 8008a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008a70:	f7ff fff0 	bl	8008a54 <HAL_RCC_GetHCLKFreq>
 8008a74:	4602      	mov	r2, r0
 8008a76:	4b06      	ldr	r3, [pc, #24]	@ (8008a90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	0a1b      	lsrs	r3, r3, #8
 8008a7c:	f003 0307 	and.w	r3, r3, #7
 8008a80:	4904      	ldr	r1, [pc, #16]	@ (8008a94 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008a82:	5ccb      	ldrb	r3, [r1, r3]
 8008a84:	f003 031f 	and.w	r3, r3, #31
 8008a88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	bd80      	pop	{r7, pc}
 8008a90:	40021000 	.word	0x40021000
 8008a94:	0800f5c0 	.word	0x0800f5c0

08008a98 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008a9c:	f7ff ffda 	bl	8008a54 <HAL_RCC_GetHCLKFreq>
 8008aa0:	4602      	mov	r2, r0
 8008aa2:	4b06      	ldr	r3, [pc, #24]	@ (8008abc <HAL_RCC_GetPCLK2Freq+0x24>)
 8008aa4:	689b      	ldr	r3, [r3, #8]
 8008aa6:	0adb      	lsrs	r3, r3, #11
 8008aa8:	f003 0307 	and.w	r3, r3, #7
 8008aac:	4904      	ldr	r1, [pc, #16]	@ (8008ac0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008aae:	5ccb      	ldrb	r3, [r1, r3]
 8008ab0:	f003 031f 	and.w	r3, r3, #31
 8008ab4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	bd80      	pop	{r7, pc}
 8008abc:	40021000 	.word	0x40021000
 8008ac0:	0800f5c0 	.word	0x0800f5c0

08008ac4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008ac4:	b480      	push	{r7}
 8008ac6:	b087      	sub	sp, #28
 8008ac8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008aca:	4b1e      	ldr	r3, [pc, #120]	@ (8008b44 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008acc:	68db      	ldr	r3, [r3, #12]
 8008ace:	f003 0303 	and.w	r3, r3, #3
 8008ad2:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008ad4:	4b1b      	ldr	r3, [pc, #108]	@ (8008b44 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008ad6:	68db      	ldr	r3, [r3, #12]
 8008ad8:	091b      	lsrs	r3, r3, #4
 8008ada:	f003 030f 	and.w	r3, r3, #15
 8008ade:	3301      	adds	r3, #1
 8008ae0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	2b03      	cmp	r3, #3
 8008ae6:	d10c      	bne.n	8008b02 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008ae8:	4a17      	ldr	r2, [pc, #92]	@ (8008b48 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8008af0:	4a14      	ldr	r2, [pc, #80]	@ (8008b44 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008af2:	68d2      	ldr	r2, [r2, #12]
 8008af4:	0a12      	lsrs	r2, r2, #8
 8008af6:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008afa:	fb02 f303 	mul.w	r3, r2, r3
 8008afe:	617b      	str	r3, [r7, #20]
    break;
 8008b00:	e00c      	b.n	8008b1c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008b02:	4a12      	ldr	r2, [pc, #72]	@ (8008b4c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b0a:	4a0e      	ldr	r2, [pc, #56]	@ (8008b44 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008b0c:	68d2      	ldr	r2, [r2, #12]
 8008b0e:	0a12      	lsrs	r2, r2, #8
 8008b10:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008b14:	fb02 f303 	mul.w	r3, r2, r3
 8008b18:	617b      	str	r3, [r7, #20]
    break;
 8008b1a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008b1c:	4b09      	ldr	r3, [pc, #36]	@ (8008b44 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008b1e:	68db      	ldr	r3, [r3, #12]
 8008b20:	0e5b      	lsrs	r3, r3, #25
 8008b22:	f003 0303 	and.w	r3, r3, #3
 8008b26:	3301      	adds	r3, #1
 8008b28:	005b      	lsls	r3, r3, #1
 8008b2a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008b2c:	697a      	ldr	r2, [r7, #20]
 8008b2e:	68bb      	ldr	r3, [r7, #8]
 8008b30:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b34:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008b36:	687b      	ldr	r3, [r7, #4]
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	371c      	adds	r7, #28
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b42:	4770      	bx	lr
 8008b44:	40021000 	.word	0x40021000
 8008b48:	007a1200 	.word	0x007a1200
 8008b4c:	00f42400 	.word	0x00f42400

08008b50 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008b58:	2300      	movs	r3, #0
 8008b5a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	f000 8098 	beq.w	8008c9e <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008b6e:	2300      	movs	r3, #0
 8008b70:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008b72:	4b43      	ldr	r3, [pc, #268]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d10d      	bne.n	8008b9a <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b7e:	4b40      	ldr	r3, [pc, #256]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008b80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b82:	4a3f      	ldr	r2, [pc, #252]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008b84:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008b88:	6593      	str	r3, [r2, #88]	@ 0x58
 8008b8a:	4b3d      	ldr	r3, [pc, #244]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008b8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008b8e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008b92:	60bb      	str	r3, [r7, #8]
 8008b94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008b96:	2301      	movs	r3, #1
 8008b98:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008b9a:	4b3a      	ldr	r3, [pc, #232]	@ (8008c84 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008b9c:	681b      	ldr	r3, [r3, #0]
 8008b9e:	4a39      	ldr	r2, [pc, #228]	@ (8008c84 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008ba0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ba4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008ba6:	f7f9 fbe5 	bl	8002374 <HAL_GetTick>
 8008baa:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008bac:	e009      	b.n	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008bae:	f7f9 fbe1 	bl	8002374 <HAL_GetTick>
 8008bb2:	4602      	mov	r2, r0
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	1ad3      	subs	r3, r2, r3
 8008bb8:	2b02      	cmp	r3, #2
 8008bba:	d902      	bls.n	8008bc2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008bbc:	2303      	movs	r3, #3
 8008bbe:	74fb      	strb	r3, [r7, #19]
        break;
 8008bc0:	e005      	b.n	8008bce <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008bc2:	4b30      	ldr	r3, [pc, #192]	@ (8008c84 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d0ef      	beq.n	8008bae <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008bce:	7cfb      	ldrb	r3, [r7, #19]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d159      	bne.n	8008c88 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008bd4:	4b2a      	ldr	r3, [pc, #168]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008bde:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008be0:	697b      	ldr	r3, [r7, #20]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d01e      	beq.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008be6:	687b      	ldr	r3, [r7, #4]
 8008be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bea:	697a      	ldr	r2, [r7, #20]
 8008bec:	429a      	cmp	r2, r3
 8008bee:	d019      	beq.n	8008c24 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008bf0:	4b23      	ldr	r3, [pc, #140]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008bf6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008bfa:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008bfc:	4b20      	ldr	r3, [pc, #128]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008bfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c02:	4a1f      	ldr	r2, [pc, #124]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c08:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c12:	4a1b      	ldr	r2, [pc, #108]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c18:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008c1c:	4a18      	ldr	r2, [pc, #96]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c1e:	697b      	ldr	r3, [r7, #20]
 8008c20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008c24:	697b      	ldr	r3, [r7, #20]
 8008c26:	f003 0301 	and.w	r3, r3, #1
 8008c2a:	2b00      	cmp	r3, #0
 8008c2c:	d016      	beq.n	8008c5c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008c2e:	f7f9 fba1 	bl	8002374 <HAL_GetTick>
 8008c32:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c34:	e00b      	b.n	8008c4e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008c36:	f7f9 fb9d 	bl	8002374 <HAL_GetTick>
 8008c3a:	4602      	mov	r2, r0
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	1ad3      	subs	r3, r2, r3
 8008c40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d902      	bls.n	8008c4e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008c48:	2303      	movs	r3, #3
 8008c4a:	74fb      	strb	r3, [r7, #19]
            break;
 8008c4c:	e006      	b.n	8008c5c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008c4e:	4b0c      	ldr	r3, [pc, #48]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c54:	f003 0302 	and.w	r3, r3, #2
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d0ec      	beq.n	8008c36 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008c5c:	7cfb      	ldrb	r3, [r7, #19]
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d10b      	bne.n	8008c7a <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008c62:	4b07      	ldr	r3, [pc, #28]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008c68:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c70:	4903      	ldr	r1, [pc, #12]	@ (8008c80 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c72:	4313      	orrs	r3, r2
 8008c74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008c78:	e008      	b.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008c7a:	7cfb      	ldrb	r3, [r7, #19]
 8008c7c:	74bb      	strb	r3, [r7, #18]
 8008c7e:	e005      	b.n	8008c8c <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008c80:	40021000 	.word	0x40021000
 8008c84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008c88:	7cfb      	ldrb	r3, [r7, #19]
 8008c8a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008c8c:	7c7b      	ldrb	r3, [r7, #17]
 8008c8e:	2b01      	cmp	r3, #1
 8008c90:	d105      	bne.n	8008c9e <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008c92:	4ba6      	ldr	r3, [pc, #664]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c96:	4aa5      	ldr	r2, [pc, #660]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008c98:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008c9c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f003 0301 	and.w	r3, r3, #1
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d00a      	beq.n	8008cc0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008caa:	4ba0      	ldr	r3, [pc, #640]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cb0:	f023 0203 	bic.w	r2, r3, #3
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	685b      	ldr	r3, [r3, #4]
 8008cb8:	499c      	ldr	r1, [pc, #624]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cba:	4313      	orrs	r3, r2
 8008cbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f003 0302 	and.w	r3, r3, #2
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d00a      	beq.n	8008ce2 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008ccc:	4b97      	ldr	r3, [pc, #604]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cd2:	f023 020c 	bic.w	r2, r3, #12
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	689b      	ldr	r3, [r3, #8]
 8008cda:	4994      	ldr	r1, [pc, #592]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cdc:	4313      	orrs	r3, r2
 8008cde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	f003 0304 	and.w	r3, r3, #4
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d00a      	beq.n	8008d04 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008cee:	4b8f      	ldr	r3, [pc, #572]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008cf4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	68db      	ldr	r3, [r3, #12]
 8008cfc:	498b      	ldr	r1, [pc, #556]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008cfe:	4313      	orrs	r3, r2
 8008d00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	f003 0308 	and.w	r3, r3, #8
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00a      	beq.n	8008d26 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008d10:	4b86      	ldr	r3, [pc, #536]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d16:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	691b      	ldr	r3, [r3, #16]
 8008d1e:	4983      	ldr	r1, [pc, #524]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d20:	4313      	orrs	r3, r2
 8008d22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f003 0320 	and.w	r3, r3, #32
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d00a      	beq.n	8008d48 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008d32:	4b7e      	ldr	r3, [pc, #504]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d38:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	695b      	ldr	r3, [r3, #20]
 8008d40:	497a      	ldr	r1, [pc, #488]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d42:	4313      	orrs	r3, r2
 8008d44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d00a      	beq.n	8008d6a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008d54:	4b75      	ldr	r3, [pc, #468]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d5a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	699b      	ldr	r3, [r3, #24]
 8008d62:	4972      	ldr	r1, [pc, #456]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d64:	4313      	orrs	r3, r2
 8008d66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d00a      	beq.n	8008d8c <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008d76:	4b6d      	ldr	r3, [pc, #436]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d7c:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	69db      	ldr	r3, [r3, #28]
 8008d84:	4969      	ldr	r1, [pc, #420]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d86:	4313      	orrs	r3, r2
 8008d88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d00a      	beq.n	8008dae <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008d98:	4b64      	ldr	r3, [pc, #400]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008d9e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6a1b      	ldr	r3, [r3, #32]
 8008da6:	4961      	ldr	r1, [pc, #388]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008da8:	4313      	orrs	r3, r2
 8008daa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d00a      	beq.n	8008dd0 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008dba:	4b5c      	ldr	r3, [pc, #368]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dc0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dc8:	4958      	ldr	r1, [pc, #352]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008dca:	4313      	orrs	r3, r2
 8008dcc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d015      	beq.n	8008e08 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008ddc:	4b53      	ldr	r3, [pc, #332]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008de2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008dea:	4950      	ldr	r1, [pc, #320]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008dec:	4313      	orrs	r3, r2
 8008dee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008dfa:	d105      	bne.n	8008e08 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008dfc:	4b4b      	ldr	r3, [pc, #300]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008dfe:	68db      	ldr	r3, [r3, #12]
 8008e00:	4a4a      	ldr	r2, [pc, #296]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e02:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e06:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d015      	beq.n	8008e40 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008e14:	4b45      	ldr	r3, [pc, #276]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e1a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e22:	4942      	ldr	r1, [pc, #264]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e24:	4313      	orrs	r3, r2
 8008e26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008e2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008e32:	d105      	bne.n	8008e40 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008e34:	4b3d      	ldr	r3, [pc, #244]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e36:	68db      	ldr	r3, [r3, #12]
 8008e38:	4a3c      	ldr	r2, [pc, #240]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e3e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d015      	beq.n	8008e78 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008e4c:	4b37      	ldr	r3, [pc, #220]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e52:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e5a:	4934      	ldr	r1, [pc, #208]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e5c:	4313      	orrs	r3, r2
 8008e5e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008e66:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008e6a:	d105      	bne.n	8008e78 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008e6c:	4b2f      	ldr	r3, [pc, #188]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e6e:	68db      	ldr	r3, [r3, #12]
 8008e70:	4a2e      	ldr	r2, [pc, #184]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e72:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e76:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d015      	beq.n	8008eb0 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008e84:	4b29      	ldr	r3, [pc, #164]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e8a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e92:	4926      	ldr	r1, [pc, #152]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008e94:	4313      	orrs	r3, r2
 8008e96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008e9e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008ea2:	d105      	bne.n	8008eb0 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008ea4:	4b21      	ldr	r3, [pc, #132]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ea6:	68db      	ldr	r3, [r3, #12]
 8008ea8:	4a20      	ldr	r2, [pc, #128]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008eaa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008eae:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d015      	beq.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ec2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eca:	4918      	ldr	r1, [pc, #96]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ecc:	4313      	orrs	r3, r2
 8008ece:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ed6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008eda:	d105      	bne.n	8008ee8 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008edc:	4b13      	ldr	r3, [pc, #76]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ede:	68db      	ldr	r3, [r3, #12]
 8008ee0:	4a12      	ldr	r2, [pc, #72]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ee2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008ee6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d015      	beq.n	8008f20 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008ef6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008efa:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f02:	490a      	ldr	r1, [pc, #40]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f04:	4313      	orrs	r3, r2
 8008f06:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008f12:	d105      	bne.n	8008f20 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8008f14:	4b05      	ldr	r3, [pc, #20]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f16:	68db      	ldr	r3, [r3, #12]
 8008f18:	4a04      	ldr	r2, [pc, #16]	@ (8008f2c <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8008f1a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008f1e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8008f20:	7cbb      	ldrb	r3, [r7, #18]
}
 8008f22:	4618      	mov	r0, r3
 8008f24:	3718      	adds	r7, #24
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop
 8008f2c:	40021000 	.word	0x40021000

08008f30 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b084      	sub	sp, #16
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d101      	bne.n	8008f42 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	e09d      	b.n	800907e <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d108      	bne.n	8008f5c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	685b      	ldr	r3, [r3, #4]
 8008f4e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008f52:	d009      	beq.n	8008f68 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	2200      	movs	r2, #0
 8008f58:	61da      	str	r2, [r3, #28]
 8008f5a:	e005      	b.n	8008f68 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008f6e:	687b      	ldr	r3, [r7, #4]
 8008f70:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8008f74:	b2db      	uxtb	r3, r3
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d106      	bne.n	8008f88 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008f82:	6878      	ldr	r0, [r7, #4]
 8008f84:	f000 f87f 	bl	8009086 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	2202      	movs	r2, #2
 8008f8c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	681a      	ldr	r2, [r3, #0]
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f9e:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	68db      	ldr	r3, [r3, #12]
 8008fa4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008fa8:	d902      	bls.n	8008fb0 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8008faa:	2300      	movs	r3, #0
 8008fac:	60fb      	str	r3, [r7, #12]
 8008fae:	e002      	b.n	8008fb6 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8008fb0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008fb4:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	68db      	ldr	r3, [r3, #12]
 8008fba:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8008fbe:	d007      	beq.n	8008fd0 <HAL_SPI_Init+0xa0>
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	68db      	ldr	r3, [r3, #12]
 8008fc4:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8008fc8:	d002      	beq.n	8008fd0 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	2200      	movs	r2, #0
 8008fce:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	685b      	ldr	r3, [r3, #4]
 8008fd4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	689b      	ldr	r3, [r3, #8]
 8008fdc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8008fe0:	431a      	orrs	r2, r3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	691b      	ldr	r3, [r3, #16]
 8008fe6:	f003 0302 	and.w	r3, r3, #2
 8008fea:	431a      	orrs	r2, r3
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	695b      	ldr	r3, [r3, #20]
 8008ff0:	f003 0301 	and.w	r3, r3, #1
 8008ff4:	431a      	orrs	r2, r3
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	699b      	ldr	r3, [r3, #24]
 8008ffa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ffe:	431a      	orrs	r2, r3
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	69db      	ldr	r3, [r3, #28]
 8009004:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009008:	431a      	orrs	r2, r3
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6a1b      	ldr	r3, [r3, #32]
 800900e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009012:	ea42 0103 	orr.w	r1, r2, r3
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800901a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	430a      	orrs	r2, r1
 8009024:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	699b      	ldr	r3, [r3, #24]
 800902a:	0c1b      	lsrs	r3, r3, #16
 800902c:	f003 0204 	and.w	r2, r3, #4
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009034:	f003 0310 	and.w	r3, r3, #16
 8009038:	431a      	orrs	r2, r3
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800903e:	f003 0308 	and.w	r3, r3, #8
 8009042:	431a      	orrs	r2, r3
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	68db      	ldr	r3, [r3, #12]
 8009048:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800904c:	ea42 0103 	orr.w	r1, r2, r3
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	430a      	orrs	r2, r1
 800905c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	69da      	ldr	r2, [r3, #28]
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800906c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	2200      	movs	r2, #0
 8009072:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2201      	movs	r2, #1
 8009078:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800907c:	2300      	movs	r3, #0
}
 800907e:	4618      	mov	r0, r3
 8009080:	3710      	adds	r7, #16
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8009086:	b480      	push	{r7}
 8009088:	b083      	sub	sp, #12
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 800908e:	bf00      	nop
 8009090:	370c      	adds	r7, #12
 8009092:	46bd      	mov	sp, r7
 8009094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009098:	4770      	bx	lr

0800909a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800909a:	b580      	push	{r7, lr}
 800909c:	b088      	sub	sp, #32
 800909e:	af00      	add	r7, sp, #0
 80090a0:	60f8      	str	r0, [r7, #12]
 80090a2:	60b9      	str	r1, [r7, #8]
 80090a4:	603b      	str	r3, [r7, #0]
 80090a6:	4613      	mov	r3, r2
 80090a8:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80090aa:	f7f9 f963 	bl	8002374 <HAL_GetTick>
 80090ae:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80090b0:	88fb      	ldrh	r3, [r7, #6]
 80090b2:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80090ba:	b2db      	uxtb	r3, r3
 80090bc:	2b01      	cmp	r3, #1
 80090be:	d001      	beq.n	80090c4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80090c0:	2302      	movs	r3, #2
 80090c2:	e15c      	b.n	800937e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80090c4:	68bb      	ldr	r3, [r7, #8]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d002      	beq.n	80090d0 <HAL_SPI_Transmit+0x36>
 80090ca:	88fb      	ldrh	r3, [r7, #6]
 80090cc:	2b00      	cmp	r3, #0
 80090ce:	d101      	bne.n	80090d4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e154      	b.n	800937e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80090da:	2b01      	cmp	r3, #1
 80090dc:	d101      	bne.n	80090e2 <HAL_SPI_Transmit+0x48>
 80090de:	2302      	movs	r3, #2
 80090e0:	e14d      	b.n	800937e <HAL_SPI_Transmit+0x2e4>
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	2201      	movs	r2, #1
 80090e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	2203      	movs	r2, #3
 80090ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	2200      	movs	r2, #0
 80090f6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	68ba      	ldr	r2, [r7, #8]
 80090fc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	88fa      	ldrh	r2, [r7, #6]
 8009102:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	88fa      	ldrh	r2, [r7, #6]
 8009108:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	2200      	movs	r2, #0
 800910e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	2200      	movs	r2, #0
 8009114:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	2200      	movs	r2, #0
 800911c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	2200      	movs	r2, #0
 8009124:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	2200      	movs	r2, #0
 800912a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	689b      	ldr	r3, [r3, #8]
 8009130:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009134:	d10f      	bne.n	8009156 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	681a      	ldr	r2, [r3, #0]
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009144:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	681a      	ldr	r2, [r3, #0]
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009154:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009160:	2b40      	cmp	r3, #64	@ 0x40
 8009162:	d007      	beq.n	8009174 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	681a      	ldr	r2, [r3, #0]
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009172:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	68db      	ldr	r3, [r3, #12]
 8009178:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800917c:	d952      	bls.n	8009224 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	2b00      	cmp	r3, #0
 8009184:	d002      	beq.n	800918c <HAL_SPI_Transmit+0xf2>
 8009186:	8b7b      	ldrh	r3, [r7, #26]
 8009188:	2b01      	cmp	r3, #1
 800918a:	d145      	bne.n	8009218 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800918c:	68fb      	ldr	r3, [r7, #12]
 800918e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009190:	881a      	ldrh	r2, [r3, #0]
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009198:	68fb      	ldr	r3, [r7, #12]
 800919a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800919c:	1c9a      	adds	r2, r3, #2
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80091a2:	68fb      	ldr	r3, [r7, #12]
 80091a4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	3b01      	subs	r3, #1
 80091aa:	b29a      	uxth	r2, r3
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80091b0:	e032      	b.n	8009218 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	689b      	ldr	r3, [r3, #8]
 80091b8:	f003 0302 	and.w	r3, r3, #2
 80091bc:	2b02      	cmp	r3, #2
 80091be:	d112      	bne.n	80091e6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091c4:	881a      	ldrh	r2, [r3, #0]
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091d0:	1c9a      	adds	r2, r3, #2
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80091da:	b29b      	uxth	r3, r3
 80091dc:	3b01      	subs	r3, #1
 80091de:	b29a      	uxth	r2, r3
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80091e4:	e018      	b.n	8009218 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80091e6:	f7f9 f8c5 	bl	8002374 <HAL_GetTick>
 80091ea:	4602      	mov	r2, r0
 80091ec:	69fb      	ldr	r3, [r7, #28]
 80091ee:	1ad3      	subs	r3, r2, r3
 80091f0:	683a      	ldr	r2, [r7, #0]
 80091f2:	429a      	cmp	r2, r3
 80091f4:	d803      	bhi.n	80091fe <HAL_SPI_Transmit+0x164>
 80091f6:	683b      	ldr	r3, [r7, #0]
 80091f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091fc:	d102      	bne.n	8009204 <HAL_SPI_Transmit+0x16a>
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	2b00      	cmp	r3, #0
 8009202:	d109      	bne.n	8009218 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2201      	movs	r2, #1
 8009208:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2200      	movs	r2, #0
 8009210:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8009214:	2303      	movs	r3, #3
 8009216:	e0b2      	b.n	800937e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800921c:	b29b      	uxth	r3, r3
 800921e:	2b00      	cmp	r3, #0
 8009220:	d1c7      	bne.n	80091b2 <HAL_SPI_Transmit+0x118>
 8009222:	e083      	b.n	800932c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	2b00      	cmp	r3, #0
 800922a:	d002      	beq.n	8009232 <HAL_SPI_Transmit+0x198>
 800922c:	8b7b      	ldrh	r3, [r7, #26]
 800922e:	2b01      	cmp	r3, #1
 8009230:	d177      	bne.n	8009322 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009236:	b29b      	uxth	r3, r3
 8009238:	2b01      	cmp	r3, #1
 800923a:	d912      	bls.n	8009262 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009240:	881a      	ldrh	r2, [r3, #0]
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009248:	68fb      	ldr	r3, [r7, #12]
 800924a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800924c:	1c9a      	adds	r2, r3, #2
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009252:	68fb      	ldr	r3, [r7, #12]
 8009254:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009256:	b29b      	uxth	r3, r3
 8009258:	3b02      	subs	r3, #2
 800925a:	b29a      	uxth	r2, r3
 800925c:	68fb      	ldr	r3, [r7, #12]
 800925e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009260:	e05f      	b.n	8009322 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009262:	68fb      	ldr	r3, [r7, #12]
 8009264:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	330c      	adds	r3, #12
 800926c:	7812      	ldrb	r2, [r2, #0]
 800926e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009274:	1c5a      	adds	r2, r3, #1
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800927e:	b29b      	uxth	r3, r3
 8009280:	3b01      	subs	r3, #1
 8009282:	b29a      	uxth	r2, r3
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8009288:	e04b      	b.n	8009322 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	681b      	ldr	r3, [r3, #0]
 800928e:	689b      	ldr	r3, [r3, #8]
 8009290:	f003 0302 	and.w	r3, r3, #2
 8009294:	2b02      	cmp	r3, #2
 8009296:	d12b      	bne.n	80092f0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800929c:	b29b      	uxth	r3, r3
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d912      	bls.n	80092c8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092a6:	881a      	ldrh	r2, [r3, #0]
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	681b      	ldr	r3, [r3, #0]
 80092ac:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092b2:	1c9a      	adds	r2, r3, #2
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092bc:	b29b      	uxth	r3, r3
 80092be:	3b02      	subs	r3, #2
 80092c0:	b29a      	uxth	r2, r3
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80092c6:	e02c      	b.n	8009322 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	330c      	adds	r3, #12
 80092d2:	7812      	ldrb	r2, [r2, #0]
 80092d4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092da:	1c5a      	adds	r2, r3, #1
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80092e4:	b29b      	uxth	r3, r3
 80092e6:	3b01      	subs	r3, #1
 80092e8:	b29a      	uxth	r2, r3
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80092ee:	e018      	b.n	8009322 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80092f0:	f7f9 f840 	bl	8002374 <HAL_GetTick>
 80092f4:	4602      	mov	r2, r0
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	1ad3      	subs	r3, r2, r3
 80092fa:	683a      	ldr	r2, [r7, #0]
 80092fc:	429a      	cmp	r2, r3
 80092fe:	d803      	bhi.n	8009308 <HAL_SPI_Transmit+0x26e>
 8009300:	683b      	ldr	r3, [r7, #0]
 8009302:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009306:	d102      	bne.n	800930e <HAL_SPI_Transmit+0x274>
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d109      	bne.n	8009322 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	2201      	movs	r2, #1
 8009312:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	2200      	movs	r2, #0
 800931a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800931e:	2303      	movs	r3, #3
 8009320:	e02d      	b.n	800937e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009326:	b29b      	uxth	r3, r3
 8009328:	2b00      	cmp	r3, #0
 800932a:	d1ae      	bne.n	800928a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800932c:	69fa      	ldr	r2, [r7, #28]
 800932e:	6839      	ldr	r1, [r7, #0]
 8009330:	68f8      	ldr	r0, [r7, #12]
 8009332:	f000 fa75 	bl	8009820 <SPI_EndRxTxTransaction>
 8009336:	4603      	mov	r3, r0
 8009338:	2b00      	cmp	r3, #0
 800933a:	d002      	beq.n	8009342 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800933c:	68fb      	ldr	r3, [r7, #12]
 800933e:	2220      	movs	r2, #32
 8009340:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d10a      	bne.n	8009360 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800934a:	2300      	movs	r3, #0
 800934c:	617b      	str	r3, [r7, #20]
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	681b      	ldr	r3, [r3, #0]
 8009352:	68db      	ldr	r3, [r3, #12]
 8009354:	617b      	str	r3, [r7, #20]
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	617b      	str	r3, [r7, #20]
 800935e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	2201      	movs	r2, #1
 8009364:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	2200      	movs	r2, #0
 800936c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009374:	2b00      	cmp	r3, #0
 8009376:	d001      	beq.n	800937c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8009378:	2301      	movs	r3, #1
 800937a:	e000      	b.n	800937e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800937c:	2300      	movs	r3, #0
  }
}
 800937e:	4618      	mov	r0, r3
 8009380:	3720      	adds	r7, #32
 8009382:	46bd      	mov	sp, r7
 8009384:	bd80      	pop	{r7, pc}
	...

08009388 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009388:	b580      	push	{r7, lr}
 800938a:	b088      	sub	sp, #32
 800938c:	af00      	add	r7, sp, #0
 800938e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	685b      	ldr	r3, [r3, #4]
 8009396:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	689b      	ldr	r3, [r3, #8]
 800939e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80093a0:	69bb      	ldr	r3, [r7, #24]
 80093a2:	099b      	lsrs	r3, r3, #6
 80093a4:	f003 0301 	and.w	r3, r3, #1
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d10f      	bne.n	80093cc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80093ac:	69bb      	ldr	r3, [r7, #24]
 80093ae:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d00a      	beq.n	80093cc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80093b6:	69fb      	ldr	r3, [r7, #28]
 80093b8:	099b      	lsrs	r3, r3, #6
 80093ba:	f003 0301 	and.w	r3, r3, #1
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d004      	beq.n	80093cc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80093c6:	6878      	ldr	r0, [r7, #4]
 80093c8:	4798      	blx	r3
    return;
 80093ca:	e0d7      	b.n	800957c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80093cc:	69bb      	ldr	r3, [r7, #24]
 80093ce:	085b      	lsrs	r3, r3, #1
 80093d0:	f003 0301 	and.w	r3, r3, #1
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d00a      	beq.n	80093ee <HAL_SPI_IRQHandler+0x66>
 80093d8:	69fb      	ldr	r3, [r7, #28]
 80093da:	09db      	lsrs	r3, r3, #7
 80093dc:	f003 0301 	and.w	r3, r3, #1
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	d004      	beq.n	80093ee <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093e8:	6878      	ldr	r0, [r7, #4]
 80093ea:	4798      	blx	r3
    return;
 80093ec:	e0c6      	b.n	800957c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80093ee:	69bb      	ldr	r3, [r7, #24]
 80093f0:	095b      	lsrs	r3, r3, #5
 80093f2:	f003 0301 	and.w	r3, r3, #1
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d10c      	bne.n	8009414 <HAL_SPI_IRQHandler+0x8c>
 80093fa:	69bb      	ldr	r3, [r7, #24]
 80093fc:	099b      	lsrs	r3, r3, #6
 80093fe:	f003 0301 	and.w	r3, r3, #1
 8009402:	2b00      	cmp	r3, #0
 8009404:	d106      	bne.n	8009414 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8009406:	69bb      	ldr	r3, [r7, #24]
 8009408:	0a1b      	lsrs	r3, r3, #8
 800940a:	f003 0301 	and.w	r3, r3, #1
 800940e:	2b00      	cmp	r3, #0
 8009410:	f000 80b4 	beq.w	800957c <HAL_SPI_IRQHandler+0x1f4>
 8009414:	69fb      	ldr	r3, [r7, #28]
 8009416:	095b      	lsrs	r3, r3, #5
 8009418:	f003 0301 	and.w	r3, r3, #1
 800941c:	2b00      	cmp	r3, #0
 800941e:	f000 80ad 	beq.w	800957c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8009422:	69bb      	ldr	r3, [r7, #24]
 8009424:	099b      	lsrs	r3, r3, #6
 8009426:	f003 0301 	and.w	r3, r3, #1
 800942a:	2b00      	cmp	r3, #0
 800942c:	d023      	beq.n	8009476 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8009434:	b2db      	uxtb	r3, r3
 8009436:	2b03      	cmp	r3, #3
 8009438:	d011      	beq.n	800945e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800943e:	f043 0204 	orr.w	r2, r3, #4
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009446:	2300      	movs	r3, #0
 8009448:	617b      	str	r3, [r7, #20]
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	617b      	str	r3, [r7, #20]
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	617b      	str	r3, [r7, #20]
 800945a:	697b      	ldr	r3, [r7, #20]
 800945c:	e00b      	b.n	8009476 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800945e:	2300      	movs	r3, #0
 8009460:	613b      	str	r3, [r7, #16]
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	68db      	ldr	r3, [r3, #12]
 8009468:	613b      	str	r3, [r7, #16]
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	689b      	ldr	r3, [r3, #8]
 8009470:	613b      	str	r3, [r7, #16]
 8009472:	693b      	ldr	r3, [r7, #16]
        return;
 8009474:	e082      	b.n	800957c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009476:	69bb      	ldr	r3, [r7, #24]
 8009478:	095b      	lsrs	r3, r3, #5
 800947a:	f003 0301 	and.w	r3, r3, #1
 800947e:	2b00      	cmp	r3, #0
 8009480:	d014      	beq.n	80094ac <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009486:	f043 0201 	orr.w	r2, r3, #1
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800948e:	2300      	movs	r3, #0
 8009490:	60fb      	str	r3, [r7, #12]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	689b      	ldr	r3, [r3, #8]
 8009498:	60fb      	str	r3, [r7, #12]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	681a      	ldr	r2, [r3, #0]
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80094a8:	601a      	str	r2, [r3, #0]
 80094aa:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80094ac:	69bb      	ldr	r3, [r7, #24]
 80094ae:	0a1b      	lsrs	r3, r3, #8
 80094b0:	f003 0301 	and.w	r3, r3, #1
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d00c      	beq.n	80094d2 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094bc:	f043 0208 	orr.w	r2, r3, #8
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80094c4:	2300      	movs	r3, #0
 80094c6:	60bb      	str	r3, [r7, #8]
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	689b      	ldr	r3, [r3, #8]
 80094ce:	60bb      	str	r3, [r7, #8]
 80094d0:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80094d6:	2b00      	cmp	r3, #0
 80094d8:	d04f      	beq.n	800957a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	685a      	ldr	r2, [r3, #4]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80094e8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2201      	movs	r2, #1
 80094ee:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80094f2:	69fb      	ldr	r3, [r7, #28]
 80094f4:	f003 0302 	and.w	r3, r3, #2
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d104      	bne.n	8009506 <HAL_SPI_IRQHandler+0x17e>
 80094fc:	69fb      	ldr	r3, [r7, #28]
 80094fe:	f003 0301 	and.w	r3, r3, #1
 8009502:	2b00      	cmp	r3, #0
 8009504:	d034      	beq.n	8009570 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	685a      	ldr	r2, [r3, #4]
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f022 0203 	bic.w	r2, r2, #3
 8009514:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800951a:	2b00      	cmp	r3, #0
 800951c:	d011      	beq.n	8009542 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009522:	4a18      	ldr	r2, [pc, #96]	@ (8009584 <HAL_SPI_IRQHandler+0x1fc>)
 8009524:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800952a:	4618      	mov	r0, r3
 800952c:	f7fb f973 	bl	8004816 <HAL_DMA_Abort_IT>
 8009530:	4603      	mov	r3, r0
 8009532:	2b00      	cmp	r3, #0
 8009534:	d005      	beq.n	8009542 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800953a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009546:	2b00      	cmp	r3, #0
 8009548:	d016      	beq.n	8009578 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800954e:	4a0d      	ldr	r2, [pc, #52]	@ (8009584 <HAL_SPI_IRQHandler+0x1fc>)
 8009550:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009556:	4618      	mov	r0, r3
 8009558:	f7fb f95d 	bl	8004816 <HAL_DMA_Abort_IT>
 800955c:	4603      	mov	r3, r0
 800955e:	2b00      	cmp	r3, #0
 8009560:	d00a      	beq.n	8009578 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009566:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 800956e:	e003      	b.n	8009578 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	f000 f809 	bl	8009588 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009576:	e000      	b.n	800957a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8009578:	bf00      	nop
    return;
 800957a:	bf00      	nop
  }
}
 800957c:	3720      	adds	r7, #32
 800957e:	46bd      	mov	sp, r7
 8009580:	bd80      	pop	{r7, pc}
 8009582:	bf00      	nop
 8009584:	080095b9 	.word	0x080095b9

08009588 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8009588:	b480      	push	{r7}
 800958a:	b083      	sub	sp, #12
 800958c:	af00      	add	r7, sp, #0
 800958e:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8009590:	bf00      	nop
 8009592:	370c      	adds	r7, #12
 8009594:	46bd      	mov	sp, r7
 8009596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959a:	4770      	bx	lr

0800959c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800959c:	b480      	push	{r7}
 800959e:	b083      	sub	sp, #12
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80095aa:	b2db      	uxtb	r3, r3
}
 80095ac:	4618      	mov	r0, r3
 80095ae:	370c      	adds	r7, #12
 80095b0:	46bd      	mov	sp, r7
 80095b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b6:	4770      	bx	lr

080095b8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80095b8:	b580      	push	{r7, lr}
 80095ba:	b084      	sub	sp, #16
 80095bc:	af00      	add	r7, sp, #0
 80095be:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095c4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80095c6:	68fb      	ldr	r3, [r7, #12]
 80095c8:	2200      	movs	r2, #0
 80095ca:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	2200      	movs	r2, #0
 80095d2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80095d4:	68f8      	ldr	r0, [r7, #12]
 80095d6:	f7ff ffd7 	bl	8009588 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80095da:	bf00      	nop
 80095dc:	3710      	adds	r7, #16
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}
	...

080095e4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b088      	sub	sp, #32
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	60f8      	str	r0, [r7, #12]
 80095ec:	60b9      	str	r1, [r7, #8]
 80095ee:	603b      	str	r3, [r7, #0]
 80095f0:	4613      	mov	r3, r2
 80095f2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80095f4:	f7f8 febe 	bl	8002374 <HAL_GetTick>
 80095f8:	4602      	mov	r2, r0
 80095fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095fc:	1a9b      	subs	r3, r3, r2
 80095fe:	683a      	ldr	r2, [r7, #0]
 8009600:	4413      	add	r3, r2
 8009602:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009604:	f7f8 feb6 	bl	8002374 <HAL_GetTick>
 8009608:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800960a:	4b39      	ldr	r3, [pc, #228]	@ (80096f0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	015b      	lsls	r3, r3, #5
 8009610:	0d1b      	lsrs	r3, r3, #20
 8009612:	69fa      	ldr	r2, [r7, #28]
 8009614:	fb02 f303 	mul.w	r3, r2, r3
 8009618:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800961a:	e054      	b.n	80096c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800961c:	683b      	ldr	r3, [r7, #0]
 800961e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009622:	d050      	beq.n	80096c6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009624:	f7f8 fea6 	bl	8002374 <HAL_GetTick>
 8009628:	4602      	mov	r2, r0
 800962a:	69bb      	ldr	r3, [r7, #24]
 800962c:	1ad3      	subs	r3, r2, r3
 800962e:	69fa      	ldr	r2, [r7, #28]
 8009630:	429a      	cmp	r2, r3
 8009632:	d902      	bls.n	800963a <SPI_WaitFlagStateUntilTimeout+0x56>
 8009634:	69fb      	ldr	r3, [r7, #28]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d13d      	bne.n	80096b6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	685a      	ldr	r2, [r3, #4]
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009648:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	685b      	ldr	r3, [r3, #4]
 800964e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009652:	d111      	bne.n	8009678 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009654:	68fb      	ldr	r3, [r7, #12]
 8009656:	689b      	ldr	r3, [r3, #8]
 8009658:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800965c:	d004      	beq.n	8009668 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	689b      	ldr	r3, [r3, #8]
 8009662:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009666:	d107      	bne.n	8009678 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009668:	68fb      	ldr	r3, [r7, #12]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	681a      	ldr	r2, [r3, #0]
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009676:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800967c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009680:	d10f      	bne.n	80096a2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	681b      	ldr	r3, [r3, #0]
 8009686:	681a      	ldr	r2, [r3, #0]
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009690:	601a      	str	r2, [r3, #0]
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	681a      	ldr	r2, [r3, #0]
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80096a0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80096a2:	68fb      	ldr	r3, [r7, #12]
 80096a4:	2201      	movs	r2, #1
 80096a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80096aa:	68fb      	ldr	r3, [r7, #12]
 80096ac:	2200      	movs	r2, #0
 80096ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80096b2:	2303      	movs	r3, #3
 80096b4:	e017      	b.n	80096e6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80096b6:	697b      	ldr	r3, [r7, #20]
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d101      	bne.n	80096c0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80096bc:	2300      	movs	r3, #0
 80096be:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80096c0:	697b      	ldr	r3, [r7, #20]
 80096c2:	3b01      	subs	r3, #1
 80096c4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	689a      	ldr	r2, [r3, #8]
 80096cc:	68bb      	ldr	r3, [r7, #8]
 80096ce:	4013      	ands	r3, r2
 80096d0:	68ba      	ldr	r2, [r7, #8]
 80096d2:	429a      	cmp	r2, r3
 80096d4:	bf0c      	ite	eq
 80096d6:	2301      	moveq	r3, #1
 80096d8:	2300      	movne	r3, #0
 80096da:	b2db      	uxtb	r3, r3
 80096dc:	461a      	mov	r2, r3
 80096de:	79fb      	ldrb	r3, [r7, #7]
 80096e0:	429a      	cmp	r2, r3
 80096e2:	d19b      	bne.n	800961c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80096e4:	2300      	movs	r3, #0
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	3720      	adds	r7, #32
 80096ea:	46bd      	mov	sp, r7
 80096ec:	bd80      	pop	{r7, pc}
 80096ee:	bf00      	nop
 80096f0:	20000000 	.word	0x20000000

080096f4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b08a      	sub	sp, #40	@ 0x28
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	60f8      	str	r0, [r7, #12]
 80096fc:	60b9      	str	r1, [r7, #8]
 80096fe:	607a      	str	r2, [r7, #4]
 8009700:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8009702:	2300      	movs	r3, #0
 8009704:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8009706:	f7f8 fe35 	bl	8002374 <HAL_GetTick>
 800970a:	4602      	mov	r2, r0
 800970c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800970e:	1a9b      	subs	r3, r3, r2
 8009710:	683a      	ldr	r2, [r7, #0]
 8009712:	4413      	add	r3, r2
 8009714:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8009716:	f7f8 fe2d 	bl	8002374 <HAL_GetTick>
 800971a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	681b      	ldr	r3, [r3, #0]
 8009720:	330c      	adds	r3, #12
 8009722:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8009724:	4b3d      	ldr	r3, [pc, #244]	@ (800981c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8009726:	681a      	ldr	r2, [r3, #0]
 8009728:	4613      	mov	r3, r2
 800972a:	009b      	lsls	r3, r3, #2
 800972c:	4413      	add	r3, r2
 800972e:	00da      	lsls	r2, r3, #3
 8009730:	1ad3      	subs	r3, r2, r3
 8009732:	0d1b      	lsrs	r3, r3, #20
 8009734:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009736:	fb02 f303 	mul.w	r3, r2, r3
 800973a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800973c:	e060      	b.n	8009800 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800973e:	68bb      	ldr	r3, [r7, #8]
 8009740:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8009744:	d107      	bne.n	8009756 <SPI_WaitFifoStateUntilTimeout+0x62>
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	2b00      	cmp	r3, #0
 800974a:	d104      	bne.n	8009756 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800974c:	69fb      	ldr	r3, [r7, #28]
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	b2db      	uxtb	r3, r3
 8009752:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8009754:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800975c:	d050      	beq.n	8009800 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800975e:	f7f8 fe09 	bl	8002374 <HAL_GetTick>
 8009762:	4602      	mov	r2, r0
 8009764:	6a3b      	ldr	r3, [r7, #32]
 8009766:	1ad3      	subs	r3, r2, r3
 8009768:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800976a:	429a      	cmp	r2, r3
 800976c:	d902      	bls.n	8009774 <SPI_WaitFifoStateUntilTimeout+0x80>
 800976e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009770:	2b00      	cmp	r3, #0
 8009772:	d13d      	bne.n	80097f0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	685a      	ldr	r2, [r3, #4]
 800977a:	68fb      	ldr	r3, [r7, #12]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009782:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	685b      	ldr	r3, [r3, #4]
 8009788:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800978c:	d111      	bne.n	80097b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800978e:	68fb      	ldr	r3, [r7, #12]
 8009790:	689b      	ldr	r3, [r3, #8]
 8009792:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009796:	d004      	beq.n	80097a2 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	689b      	ldr	r3, [r3, #8]
 800979c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097a0:	d107      	bne.n	80097b2 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	681a      	ldr	r2, [r3, #0]
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80097b0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80097ba:	d10f      	bne.n	80097dc <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	681a      	ldr	r2, [r3, #0]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80097ca:	601a      	str	r2, [r3, #0]
 80097cc:	68fb      	ldr	r3, [r7, #12]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	681a      	ldr	r2, [r3, #0]
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80097da:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2201      	movs	r2, #1
 80097e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	2200      	movs	r2, #0
 80097e8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 80097ec:	2303      	movs	r3, #3
 80097ee:	e010      	b.n	8009812 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80097f0:	69bb      	ldr	r3, [r7, #24]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d101      	bne.n	80097fa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 80097f6:	2300      	movs	r3, #0
 80097f8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80097fa:	69bb      	ldr	r3, [r7, #24]
 80097fc:	3b01      	subs	r3, #1
 80097fe:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	689a      	ldr	r2, [r3, #8]
 8009806:	68bb      	ldr	r3, [r7, #8]
 8009808:	4013      	ands	r3, r2
 800980a:	687a      	ldr	r2, [r7, #4]
 800980c:	429a      	cmp	r2, r3
 800980e:	d196      	bne.n	800973e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8009810:	2300      	movs	r3, #0
}
 8009812:	4618      	mov	r0, r3
 8009814:	3728      	adds	r7, #40	@ 0x28
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	20000000 	.word	0x20000000

08009820 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b086      	sub	sp, #24
 8009824:	af02      	add	r7, sp, #8
 8009826:	60f8      	str	r0, [r7, #12]
 8009828:	60b9      	str	r1, [r7, #8]
 800982a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	9300      	str	r3, [sp, #0]
 8009830:	68bb      	ldr	r3, [r7, #8]
 8009832:	2200      	movs	r2, #0
 8009834:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8009838:	68f8      	ldr	r0, [r7, #12]
 800983a:	f7ff ff5b 	bl	80096f4 <SPI_WaitFifoStateUntilTimeout>
 800983e:	4603      	mov	r3, r0
 8009840:	2b00      	cmp	r3, #0
 8009842:	d007      	beq.n	8009854 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009848:	f043 0220 	orr.w	r2, r3, #32
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009850:	2303      	movs	r3, #3
 8009852:	e027      	b.n	80098a4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	9300      	str	r3, [sp, #0]
 8009858:	68bb      	ldr	r3, [r7, #8]
 800985a:	2200      	movs	r2, #0
 800985c:	2180      	movs	r1, #128	@ 0x80
 800985e:	68f8      	ldr	r0, [r7, #12]
 8009860:	f7ff fec0 	bl	80095e4 <SPI_WaitFlagStateUntilTimeout>
 8009864:	4603      	mov	r3, r0
 8009866:	2b00      	cmp	r3, #0
 8009868:	d007      	beq.n	800987a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800986e:	f043 0220 	orr.w	r2, r3, #32
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009876:	2303      	movs	r3, #3
 8009878:	e014      	b.n	80098a4 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	9300      	str	r3, [sp, #0]
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	2200      	movs	r2, #0
 8009882:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8009886:	68f8      	ldr	r0, [r7, #12]
 8009888:	f7ff ff34 	bl	80096f4 <SPI_WaitFifoStateUntilTimeout>
 800988c:	4603      	mov	r3, r0
 800988e:	2b00      	cmp	r3, #0
 8009890:	d007      	beq.n	80098a2 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009896:	f043 0220 	orr.w	r2, r3, #32
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800989e:	2303      	movs	r3, #3
 80098a0:	e000      	b.n	80098a4 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80098a2:	2300      	movs	r3, #0
}
 80098a4:	4618      	mov	r0, r3
 80098a6:	3710      	adds	r7, #16
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bd80      	pop	{r7, pc}

080098ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80098ac:	b580      	push	{r7, lr}
 80098ae:	b082      	sub	sp, #8
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2b00      	cmp	r3, #0
 80098b8:	d101      	bne.n	80098be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098ba:	2301      	movs	r3, #1
 80098bc:	e042      	b.n	8009944 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d106      	bne.n	80098d6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	2200      	movs	r2, #0
 80098cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098d0:	6878      	ldr	r0, [r7, #4]
 80098d2:	f7f8 fa1f 	bl	8001d14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	2224      	movs	r2, #36	@ 0x24
 80098da:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	681a      	ldr	r2, [r3, #0]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f022 0201 	bic.w	r2, r2, #1
 80098ec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d002      	beq.n	80098fc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f000 fb82 	bl	800a000 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80098fc:	6878      	ldr	r0, [r7, #4]
 80098fe:	f000 f8b3 	bl	8009a68 <UART_SetConfig>
 8009902:	4603      	mov	r3, r0
 8009904:	2b01      	cmp	r3, #1
 8009906:	d101      	bne.n	800990c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8009908:	2301      	movs	r3, #1
 800990a:	e01b      	b.n	8009944 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	685a      	ldr	r2, [r3, #4]
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800991a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	689a      	ldr	r2, [r3, #8]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800992a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	681a      	ldr	r2, [r3, #0]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	f042 0201 	orr.w	r2, r2, #1
 800993a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800993c:	6878      	ldr	r0, [r7, #4]
 800993e:	f000 fc01 	bl	800a144 <UART_CheckIdleState>
 8009942:	4603      	mov	r3, r0
}
 8009944:	4618      	mov	r0, r3
 8009946:	3708      	adds	r7, #8
 8009948:	46bd      	mov	sp, r7
 800994a:	bd80      	pop	{r7, pc}

0800994c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800994c:	b580      	push	{r7, lr}
 800994e:	b08a      	sub	sp, #40	@ 0x28
 8009950:	af02      	add	r7, sp, #8
 8009952:	60f8      	str	r0, [r7, #12]
 8009954:	60b9      	str	r1, [r7, #8]
 8009956:	603b      	str	r3, [r7, #0]
 8009958:	4613      	mov	r3, r2
 800995a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009962:	2b20      	cmp	r3, #32
 8009964:	d17b      	bne.n	8009a5e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8009966:	68bb      	ldr	r3, [r7, #8]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d002      	beq.n	8009972 <HAL_UART_Transmit+0x26>
 800996c:	88fb      	ldrh	r3, [r7, #6]
 800996e:	2b00      	cmp	r3, #0
 8009970:	d101      	bne.n	8009976 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8009972:	2301      	movs	r3, #1
 8009974:	e074      	b.n	8009a60 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	2200      	movs	r2, #0
 800997a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	2221      	movs	r2, #33	@ 0x21
 8009982:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8009986:	f7f8 fcf5 	bl	8002374 <HAL_GetTick>
 800998a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	88fa      	ldrh	r2, [r7, #6]
 8009990:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	88fa      	ldrh	r2, [r7, #6]
 8009998:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	689b      	ldr	r3, [r3, #8]
 80099a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80099a4:	d108      	bne.n	80099b8 <HAL_UART_Transmit+0x6c>
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	691b      	ldr	r3, [r3, #16]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d104      	bne.n	80099b8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80099ae:	2300      	movs	r3, #0
 80099b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	61bb      	str	r3, [r7, #24]
 80099b6:	e003      	b.n	80099c0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80099bc:	2300      	movs	r3, #0
 80099be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80099c0:	e030      	b.n	8009a24 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80099c2:	683b      	ldr	r3, [r7, #0]
 80099c4:	9300      	str	r3, [sp, #0]
 80099c6:	697b      	ldr	r3, [r7, #20]
 80099c8:	2200      	movs	r2, #0
 80099ca:	2180      	movs	r1, #128	@ 0x80
 80099cc:	68f8      	ldr	r0, [r7, #12]
 80099ce:	f000 fc63 	bl	800a298 <UART_WaitOnFlagUntilTimeout>
 80099d2:	4603      	mov	r3, r0
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d005      	beq.n	80099e4 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	2220      	movs	r2, #32
 80099dc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80099e0:	2303      	movs	r3, #3
 80099e2:	e03d      	b.n	8009a60 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80099e4:	69fb      	ldr	r3, [r7, #28]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d10b      	bne.n	8009a02 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80099ea:	69bb      	ldr	r3, [r7, #24]
 80099ec:	881b      	ldrh	r3, [r3, #0]
 80099ee:	461a      	mov	r2, r3
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099f8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	3302      	adds	r3, #2
 80099fe:	61bb      	str	r3, [r7, #24]
 8009a00:	e007      	b.n	8009a12 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8009a02:	69fb      	ldr	r3, [r7, #28]
 8009a04:	781a      	ldrb	r2, [r3, #0]
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8009a0c:	69fb      	ldr	r3, [r7, #28]
 8009a0e:	3301      	adds	r3, #1
 8009a10:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009a18:	b29b      	uxth	r3, r3
 8009a1a:	3b01      	subs	r3, #1
 8009a1c:	b29a      	uxth	r2, r3
 8009a1e:	68fb      	ldr	r3, [r7, #12]
 8009a20:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8009a2a:	b29b      	uxth	r3, r3
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d1c8      	bne.n	80099c2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8009a30:	683b      	ldr	r3, [r7, #0]
 8009a32:	9300      	str	r3, [sp, #0]
 8009a34:	697b      	ldr	r3, [r7, #20]
 8009a36:	2200      	movs	r2, #0
 8009a38:	2140      	movs	r1, #64	@ 0x40
 8009a3a:	68f8      	ldr	r0, [r7, #12]
 8009a3c:	f000 fc2c 	bl	800a298 <UART_WaitOnFlagUntilTimeout>
 8009a40:	4603      	mov	r3, r0
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d005      	beq.n	8009a52 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	2220      	movs	r2, #32
 8009a4a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8009a4e:	2303      	movs	r3, #3
 8009a50:	e006      	b.n	8009a60 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	2220      	movs	r2, #32
 8009a56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8009a5a:	2300      	movs	r3, #0
 8009a5c:	e000      	b.n	8009a60 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8009a5e:	2302      	movs	r3, #2
  }
}
 8009a60:	4618      	mov	r0, r3
 8009a62:	3720      	adds	r7, #32
 8009a64:	46bd      	mov	sp, r7
 8009a66:	bd80      	pop	{r7, pc}

08009a68 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009a68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009a6c:	b08c      	sub	sp, #48	@ 0x30
 8009a6e:	af00      	add	r7, sp, #0
 8009a70:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009a72:	2300      	movs	r3, #0
 8009a74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009a78:	697b      	ldr	r3, [r7, #20]
 8009a7a:	689a      	ldr	r2, [r3, #8]
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	691b      	ldr	r3, [r3, #16]
 8009a80:	431a      	orrs	r2, r3
 8009a82:	697b      	ldr	r3, [r7, #20]
 8009a84:	695b      	ldr	r3, [r3, #20]
 8009a86:	431a      	orrs	r2, r3
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	69db      	ldr	r3, [r3, #28]
 8009a8c:	4313      	orrs	r3, r2
 8009a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009a90:	697b      	ldr	r3, [r7, #20]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	681a      	ldr	r2, [r3, #0]
 8009a96:	4bab      	ldr	r3, [pc, #684]	@ (8009d44 <UART_SetConfig+0x2dc>)
 8009a98:	4013      	ands	r3, r2
 8009a9a:	697a      	ldr	r2, [r7, #20]
 8009a9c:	6812      	ldr	r2, [r2, #0]
 8009a9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009aa0:	430b      	orrs	r3, r1
 8009aa2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009aa4:	697b      	ldr	r3, [r7, #20]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	685b      	ldr	r3, [r3, #4]
 8009aaa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009aae:	697b      	ldr	r3, [r7, #20]
 8009ab0:	68da      	ldr	r2, [r3, #12]
 8009ab2:	697b      	ldr	r3, [r7, #20]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	430a      	orrs	r2, r1
 8009ab8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009aba:	697b      	ldr	r3, [r7, #20]
 8009abc:	699b      	ldr	r3, [r3, #24]
 8009abe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8009ac0:	697b      	ldr	r3, [r7, #20]
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	4aa0      	ldr	r2, [pc, #640]	@ (8009d48 <UART_SetConfig+0x2e0>)
 8009ac6:	4293      	cmp	r3, r2
 8009ac8:	d004      	beq.n	8009ad4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8009aca:	697b      	ldr	r3, [r7, #20]
 8009acc:	6a1b      	ldr	r3, [r3, #32]
 8009ace:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009ad0:	4313      	orrs	r3, r2
 8009ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	689b      	ldr	r3, [r3, #8]
 8009ada:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8009ade:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8009ae2:	697a      	ldr	r2, [r7, #20]
 8009ae4:	6812      	ldr	r2, [r2, #0]
 8009ae6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009ae8:	430b      	orrs	r3, r1
 8009aea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009af2:	f023 010f 	bic.w	r1, r3, #15
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	430a      	orrs	r2, r1
 8009b00:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	4a91      	ldr	r2, [pc, #580]	@ (8009d4c <UART_SetConfig+0x2e4>)
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d125      	bne.n	8009b58 <UART_SetConfig+0xf0>
 8009b0c:	4b90      	ldr	r3, [pc, #576]	@ (8009d50 <UART_SetConfig+0x2e8>)
 8009b0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b12:	f003 0303 	and.w	r3, r3, #3
 8009b16:	2b03      	cmp	r3, #3
 8009b18:	d81a      	bhi.n	8009b50 <UART_SetConfig+0xe8>
 8009b1a:	a201      	add	r2, pc, #4	@ (adr r2, 8009b20 <UART_SetConfig+0xb8>)
 8009b1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b20:	08009b31 	.word	0x08009b31
 8009b24:	08009b41 	.word	0x08009b41
 8009b28:	08009b39 	.word	0x08009b39
 8009b2c:	08009b49 	.word	0x08009b49
 8009b30:	2301      	movs	r3, #1
 8009b32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b36:	e0d6      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009b38:	2302      	movs	r3, #2
 8009b3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b3e:	e0d2      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009b40:	2304      	movs	r3, #4
 8009b42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b46:	e0ce      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009b48:	2308      	movs	r3, #8
 8009b4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b4e:	e0ca      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009b50:	2310      	movs	r3, #16
 8009b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009b56:	e0c6      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4a7d      	ldr	r2, [pc, #500]	@ (8009d54 <UART_SetConfig+0x2ec>)
 8009b5e:	4293      	cmp	r3, r2
 8009b60:	d138      	bne.n	8009bd4 <UART_SetConfig+0x16c>
 8009b62:	4b7b      	ldr	r3, [pc, #492]	@ (8009d50 <UART_SetConfig+0x2e8>)
 8009b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009b68:	f003 030c 	and.w	r3, r3, #12
 8009b6c:	2b0c      	cmp	r3, #12
 8009b6e:	d82d      	bhi.n	8009bcc <UART_SetConfig+0x164>
 8009b70:	a201      	add	r2, pc, #4	@ (adr r2, 8009b78 <UART_SetConfig+0x110>)
 8009b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b76:	bf00      	nop
 8009b78:	08009bad 	.word	0x08009bad
 8009b7c:	08009bcd 	.word	0x08009bcd
 8009b80:	08009bcd 	.word	0x08009bcd
 8009b84:	08009bcd 	.word	0x08009bcd
 8009b88:	08009bbd 	.word	0x08009bbd
 8009b8c:	08009bcd 	.word	0x08009bcd
 8009b90:	08009bcd 	.word	0x08009bcd
 8009b94:	08009bcd 	.word	0x08009bcd
 8009b98:	08009bb5 	.word	0x08009bb5
 8009b9c:	08009bcd 	.word	0x08009bcd
 8009ba0:	08009bcd 	.word	0x08009bcd
 8009ba4:	08009bcd 	.word	0x08009bcd
 8009ba8:	08009bc5 	.word	0x08009bc5
 8009bac:	2300      	movs	r3, #0
 8009bae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bb2:	e098      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009bb4:	2302      	movs	r3, #2
 8009bb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bba:	e094      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009bbc:	2304      	movs	r3, #4
 8009bbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bc2:	e090      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009bc4:	2308      	movs	r3, #8
 8009bc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bca:	e08c      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009bcc:	2310      	movs	r3, #16
 8009bce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009bd2:	e088      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009bd4:	697b      	ldr	r3, [r7, #20]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	4a5f      	ldr	r2, [pc, #380]	@ (8009d58 <UART_SetConfig+0x2f0>)
 8009bda:	4293      	cmp	r3, r2
 8009bdc:	d125      	bne.n	8009c2a <UART_SetConfig+0x1c2>
 8009bde:	4b5c      	ldr	r3, [pc, #368]	@ (8009d50 <UART_SetConfig+0x2e8>)
 8009be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009be4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8009be8:	2b30      	cmp	r3, #48	@ 0x30
 8009bea:	d016      	beq.n	8009c1a <UART_SetConfig+0x1b2>
 8009bec:	2b30      	cmp	r3, #48	@ 0x30
 8009bee:	d818      	bhi.n	8009c22 <UART_SetConfig+0x1ba>
 8009bf0:	2b20      	cmp	r3, #32
 8009bf2:	d00a      	beq.n	8009c0a <UART_SetConfig+0x1a2>
 8009bf4:	2b20      	cmp	r3, #32
 8009bf6:	d814      	bhi.n	8009c22 <UART_SetConfig+0x1ba>
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	d002      	beq.n	8009c02 <UART_SetConfig+0x19a>
 8009bfc:	2b10      	cmp	r3, #16
 8009bfe:	d008      	beq.n	8009c12 <UART_SetConfig+0x1aa>
 8009c00:	e00f      	b.n	8009c22 <UART_SetConfig+0x1ba>
 8009c02:	2300      	movs	r3, #0
 8009c04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c08:	e06d      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009c0a:	2302      	movs	r3, #2
 8009c0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c10:	e069      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009c12:	2304      	movs	r3, #4
 8009c14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c18:	e065      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009c1a:	2308      	movs	r3, #8
 8009c1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c20:	e061      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009c22:	2310      	movs	r3, #16
 8009c24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c28:	e05d      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009c2a:	697b      	ldr	r3, [r7, #20]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	4a4b      	ldr	r2, [pc, #300]	@ (8009d5c <UART_SetConfig+0x2f4>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d125      	bne.n	8009c80 <UART_SetConfig+0x218>
 8009c34:	4b46      	ldr	r3, [pc, #280]	@ (8009d50 <UART_SetConfig+0x2e8>)
 8009c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8009c3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009c40:	d016      	beq.n	8009c70 <UART_SetConfig+0x208>
 8009c42:	2bc0      	cmp	r3, #192	@ 0xc0
 8009c44:	d818      	bhi.n	8009c78 <UART_SetConfig+0x210>
 8009c46:	2b80      	cmp	r3, #128	@ 0x80
 8009c48:	d00a      	beq.n	8009c60 <UART_SetConfig+0x1f8>
 8009c4a:	2b80      	cmp	r3, #128	@ 0x80
 8009c4c:	d814      	bhi.n	8009c78 <UART_SetConfig+0x210>
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d002      	beq.n	8009c58 <UART_SetConfig+0x1f0>
 8009c52:	2b40      	cmp	r3, #64	@ 0x40
 8009c54:	d008      	beq.n	8009c68 <UART_SetConfig+0x200>
 8009c56:	e00f      	b.n	8009c78 <UART_SetConfig+0x210>
 8009c58:	2300      	movs	r3, #0
 8009c5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c5e:	e042      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009c60:	2302      	movs	r3, #2
 8009c62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c66:	e03e      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009c68:	2304      	movs	r3, #4
 8009c6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c6e:	e03a      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009c70:	2308      	movs	r3, #8
 8009c72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c76:	e036      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009c78:	2310      	movs	r3, #16
 8009c7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009c7e:	e032      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009c80:	697b      	ldr	r3, [r7, #20]
 8009c82:	681b      	ldr	r3, [r3, #0]
 8009c84:	4a30      	ldr	r2, [pc, #192]	@ (8009d48 <UART_SetConfig+0x2e0>)
 8009c86:	4293      	cmp	r3, r2
 8009c88:	d12a      	bne.n	8009ce0 <UART_SetConfig+0x278>
 8009c8a:	4b31      	ldr	r3, [pc, #196]	@ (8009d50 <UART_SetConfig+0x2e8>)
 8009c8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8009c94:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c98:	d01a      	beq.n	8009cd0 <UART_SetConfig+0x268>
 8009c9a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009c9e:	d81b      	bhi.n	8009cd8 <UART_SetConfig+0x270>
 8009ca0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009ca4:	d00c      	beq.n	8009cc0 <UART_SetConfig+0x258>
 8009ca6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009caa:	d815      	bhi.n	8009cd8 <UART_SetConfig+0x270>
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d003      	beq.n	8009cb8 <UART_SetConfig+0x250>
 8009cb0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cb4:	d008      	beq.n	8009cc8 <UART_SetConfig+0x260>
 8009cb6:	e00f      	b.n	8009cd8 <UART_SetConfig+0x270>
 8009cb8:	2300      	movs	r3, #0
 8009cba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cbe:	e012      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009cc0:	2302      	movs	r3, #2
 8009cc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cc6:	e00e      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009cc8:	2304      	movs	r3, #4
 8009cca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cce:	e00a      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009cd0:	2308      	movs	r3, #8
 8009cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cd6:	e006      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009cd8:	2310      	movs	r3, #16
 8009cda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009cde:	e002      	b.n	8009ce6 <UART_SetConfig+0x27e>
 8009ce0:	2310      	movs	r3, #16
 8009ce2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009ce6:	697b      	ldr	r3, [r7, #20]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a17      	ldr	r2, [pc, #92]	@ (8009d48 <UART_SetConfig+0x2e0>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	f040 80a8 	bne.w	8009e42 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009cf2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009cf6:	2b08      	cmp	r3, #8
 8009cf8:	d834      	bhi.n	8009d64 <UART_SetConfig+0x2fc>
 8009cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8009d00 <UART_SetConfig+0x298>)
 8009cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d00:	08009d25 	.word	0x08009d25
 8009d04:	08009d65 	.word	0x08009d65
 8009d08:	08009d2d 	.word	0x08009d2d
 8009d0c:	08009d65 	.word	0x08009d65
 8009d10:	08009d33 	.word	0x08009d33
 8009d14:	08009d65 	.word	0x08009d65
 8009d18:	08009d65 	.word	0x08009d65
 8009d1c:	08009d65 	.word	0x08009d65
 8009d20:	08009d3b 	.word	0x08009d3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009d24:	f7fe fea2 	bl	8008a6c <HAL_RCC_GetPCLK1Freq>
 8009d28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d2a:	e021      	b.n	8009d70 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8009d60 <UART_SetConfig+0x2f8>)
 8009d2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d30:	e01e      	b.n	8009d70 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009d32:	f7fe fe2d 	bl	8008990 <HAL_RCC_GetSysClockFreq>
 8009d36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009d38:	e01a      	b.n	8009d70 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009d3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009d3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009d40:	e016      	b.n	8009d70 <UART_SetConfig+0x308>
 8009d42:	bf00      	nop
 8009d44:	cfff69f3 	.word	0xcfff69f3
 8009d48:	40008000 	.word	0x40008000
 8009d4c:	40013800 	.word	0x40013800
 8009d50:	40021000 	.word	0x40021000
 8009d54:	40004400 	.word	0x40004400
 8009d58:	40004800 	.word	0x40004800
 8009d5c:	40004c00 	.word	0x40004c00
 8009d60:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8009d64:	2300      	movs	r3, #0
 8009d66:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009d68:	2301      	movs	r3, #1
 8009d6a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009d6e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8009d70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	f000 812a 	beq.w	8009fcc <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8009d78:	697b      	ldr	r3, [r7, #20]
 8009d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009d7c:	4a9e      	ldr	r2, [pc, #632]	@ (8009ff8 <UART_SetConfig+0x590>)
 8009d7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009d82:	461a      	mov	r2, r3
 8009d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d86:	fbb3 f3f2 	udiv	r3, r3, r2
 8009d8a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009d8c:	697b      	ldr	r3, [r7, #20]
 8009d8e:	685a      	ldr	r2, [r3, #4]
 8009d90:	4613      	mov	r3, r2
 8009d92:	005b      	lsls	r3, r3, #1
 8009d94:	4413      	add	r3, r2
 8009d96:	69ba      	ldr	r2, [r7, #24]
 8009d98:	429a      	cmp	r2, r3
 8009d9a:	d305      	bcc.n	8009da8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8009d9c:	697b      	ldr	r3, [r7, #20]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8009da2:	69ba      	ldr	r2, [r7, #24]
 8009da4:	429a      	cmp	r2, r3
 8009da6:	d903      	bls.n	8009db0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8009da8:	2301      	movs	r3, #1
 8009daa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009dae:	e10d      	b.n	8009fcc <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009db2:	2200      	movs	r2, #0
 8009db4:	60bb      	str	r3, [r7, #8]
 8009db6:	60fa      	str	r2, [r7, #12]
 8009db8:	697b      	ldr	r3, [r7, #20]
 8009dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dbc:	4a8e      	ldr	r2, [pc, #568]	@ (8009ff8 <UART_SetConfig+0x590>)
 8009dbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009dc2:	b29b      	uxth	r3, r3
 8009dc4:	2200      	movs	r2, #0
 8009dc6:	603b      	str	r3, [r7, #0]
 8009dc8:	607a      	str	r2, [r7, #4]
 8009dca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009dce:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009dd2:	f7f6 fa75 	bl	80002c0 <__aeabi_uldivmod>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	460b      	mov	r3, r1
 8009dda:	4610      	mov	r0, r2
 8009ddc:	4619      	mov	r1, r3
 8009dde:	f04f 0200 	mov.w	r2, #0
 8009de2:	f04f 0300 	mov.w	r3, #0
 8009de6:	020b      	lsls	r3, r1, #8
 8009de8:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8009dec:	0202      	lsls	r2, r0, #8
 8009dee:	6979      	ldr	r1, [r7, #20]
 8009df0:	6849      	ldr	r1, [r1, #4]
 8009df2:	0849      	lsrs	r1, r1, #1
 8009df4:	2000      	movs	r0, #0
 8009df6:	460c      	mov	r4, r1
 8009df8:	4605      	mov	r5, r0
 8009dfa:	eb12 0804 	adds.w	r8, r2, r4
 8009dfe:	eb43 0905 	adc.w	r9, r3, r5
 8009e02:	697b      	ldr	r3, [r7, #20]
 8009e04:	685b      	ldr	r3, [r3, #4]
 8009e06:	2200      	movs	r2, #0
 8009e08:	469a      	mov	sl, r3
 8009e0a:	4693      	mov	fp, r2
 8009e0c:	4652      	mov	r2, sl
 8009e0e:	465b      	mov	r3, fp
 8009e10:	4640      	mov	r0, r8
 8009e12:	4649      	mov	r1, r9
 8009e14:	f7f6 fa54 	bl	80002c0 <__aeabi_uldivmod>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	460b      	mov	r3, r1
 8009e1c:	4613      	mov	r3, r2
 8009e1e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009e20:	6a3b      	ldr	r3, [r7, #32]
 8009e22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009e26:	d308      	bcc.n	8009e3a <UART_SetConfig+0x3d2>
 8009e28:	6a3b      	ldr	r3, [r7, #32]
 8009e2a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009e2e:	d204      	bcs.n	8009e3a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8009e30:	697b      	ldr	r3, [r7, #20]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	6a3a      	ldr	r2, [r7, #32]
 8009e36:	60da      	str	r2, [r3, #12]
 8009e38:	e0c8      	b.n	8009fcc <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009e40:	e0c4      	b.n	8009fcc <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009e42:	697b      	ldr	r3, [r7, #20]
 8009e44:	69db      	ldr	r3, [r3, #28]
 8009e46:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e4a:	d167      	bne.n	8009f1c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8009e4c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009e50:	2b08      	cmp	r3, #8
 8009e52:	d828      	bhi.n	8009ea6 <UART_SetConfig+0x43e>
 8009e54:	a201      	add	r2, pc, #4	@ (adr r2, 8009e5c <UART_SetConfig+0x3f4>)
 8009e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e5a:	bf00      	nop
 8009e5c:	08009e81 	.word	0x08009e81
 8009e60:	08009e89 	.word	0x08009e89
 8009e64:	08009e91 	.word	0x08009e91
 8009e68:	08009ea7 	.word	0x08009ea7
 8009e6c:	08009e97 	.word	0x08009e97
 8009e70:	08009ea7 	.word	0x08009ea7
 8009e74:	08009ea7 	.word	0x08009ea7
 8009e78:	08009ea7 	.word	0x08009ea7
 8009e7c:	08009e9f 	.word	0x08009e9f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009e80:	f7fe fdf4 	bl	8008a6c <HAL_RCC_GetPCLK1Freq>
 8009e84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e86:	e014      	b.n	8009eb2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009e88:	f7fe fe06 	bl	8008a98 <HAL_RCC_GetPCLK2Freq>
 8009e8c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e8e:	e010      	b.n	8009eb2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009e90:	4b5a      	ldr	r3, [pc, #360]	@ (8009ffc <UART_SetConfig+0x594>)
 8009e92:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009e94:	e00d      	b.n	8009eb2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009e96:	f7fe fd7b 	bl	8008990 <HAL_RCC_GetSysClockFreq>
 8009e9a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009e9c:	e009      	b.n	8009eb2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009e9e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009ea2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009ea4:	e005      	b.n	8009eb2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009eaa:	2301      	movs	r3, #1
 8009eac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009eb0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	f000 8089 	beq.w	8009fcc <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009eba:	697b      	ldr	r3, [r7, #20]
 8009ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ebe:	4a4e      	ldr	r2, [pc, #312]	@ (8009ff8 <UART_SetConfig+0x590>)
 8009ec0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ec4:	461a      	mov	r2, r3
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ec8:	fbb3 f3f2 	udiv	r3, r3, r2
 8009ecc:	005a      	lsls	r2, r3, #1
 8009ece:	697b      	ldr	r3, [r7, #20]
 8009ed0:	685b      	ldr	r3, [r3, #4]
 8009ed2:	085b      	lsrs	r3, r3, #1
 8009ed4:	441a      	add	r2, r3
 8009ed6:	697b      	ldr	r3, [r7, #20]
 8009ed8:	685b      	ldr	r3, [r3, #4]
 8009eda:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ede:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ee0:	6a3b      	ldr	r3, [r7, #32]
 8009ee2:	2b0f      	cmp	r3, #15
 8009ee4:	d916      	bls.n	8009f14 <UART_SetConfig+0x4ac>
 8009ee6:	6a3b      	ldr	r3, [r7, #32]
 8009ee8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009eec:	d212      	bcs.n	8009f14 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009eee:	6a3b      	ldr	r3, [r7, #32]
 8009ef0:	b29b      	uxth	r3, r3
 8009ef2:	f023 030f 	bic.w	r3, r3, #15
 8009ef6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009ef8:	6a3b      	ldr	r3, [r7, #32]
 8009efa:	085b      	lsrs	r3, r3, #1
 8009efc:	b29b      	uxth	r3, r3
 8009efe:	f003 0307 	and.w	r3, r3, #7
 8009f02:	b29a      	uxth	r2, r3
 8009f04:	8bfb      	ldrh	r3, [r7, #30]
 8009f06:	4313      	orrs	r3, r2
 8009f08:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009f0a:	697b      	ldr	r3, [r7, #20]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	8bfa      	ldrh	r2, [r7, #30]
 8009f10:	60da      	str	r2, [r3, #12]
 8009f12:	e05b      	b.n	8009fcc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009f14:	2301      	movs	r3, #1
 8009f16:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009f1a:	e057      	b.n	8009fcc <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009f1c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009f20:	2b08      	cmp	r3, #8
 8009f22:	d828      	bhi.n	8009f76 <UART_SetConfig+0x50e>
 8009f24:	a201      	add	r2, pc, #4	@ (adr r2, 8009f2c <UART_SetConfig+0x4c4>)
 8009f26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f2a:	bf00      	nop
 8009f2c:	08009f51 	.word	0x08009f51
 8009f30:	08009f59 	.word	0x08009f59
 8009f34:	08009f61 	.word	0x08009f61
 8009f38:	08009f77 	.word	0x08009f77
 8009f3c:	08009f67 	.word	0x08009f67
 8009f40:	08009f77 	.word	0x08009f77
 8009f44:	08009f77 	.word	0x08009f77
 8009f48:	08009f77 	.word	0x08009f77
 8009f4c:	08009f6f 	.word	0x08009f6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009f50:	f7fe fd8c 	bl	8008a6c <HAL_RCC_GetPCLK1Freq>
 8009f54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f56:	e014      	b.n	8009f82 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f58:	f7fe fd9e 	bl	8008a98 <HAL_RCC_GetPCLK2Freq>
 8009f5c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f5e:	e010      	b.n	8009f82 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f60:	4b26      	ldr	r3, [pc, #152]	@ (8009ffc <UART_SetConfig+0x594>)
 8009f62:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f64:	e00d      	b.n	8009f82 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f66:	f7fe fd13 	bl	8008990 <HAL_RCC_GetSysClockFreq>
 8009f6a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009f6c:	e009      	b.n	8009f82 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009f72:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009f74:	e005      	b.n	8009f82 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8009f76:	2300      	movs	r3, #0
 8009f78:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009f7a:	2301      	movs	r3, #1
 8009f7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009f80:	bf00      	nop
    }

    if (pclk != 0U)
 8009f82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d021      	beq.n	8009fcc <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f8c:	4a1a      	ldr	r2, [pc, #104]	@ (8009ff8 <UART_SetConfig+0x590>)
 8009f8e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009f92:	461a      	mov	r2, r3
 8009f94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f96:	fbb3 f2f2 	udiv	r2, r3, r2
 8009f9a:	697b      	ldr	r3, [r7, #20]
 8009f9c:	685b      	ldr	r3, [r3, #4]
 8009f9e:	085b      	lsrs	r3, r3, #1
 8009fa0:	441a      	add	r2, r3
 8009fa2:	697b      	ldr	r3, [r7, #20]
 8009fa4:	685b      	ldr	r3, [r3, #4]
 8009fa6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009faa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009fac:	6a3b      	ldr	r3, [r7, #32]
 8009fae:	2b0f      	cmp	r3, #15
 8009fb0:	d909      	bls.n	8009fc6 <UART_SetConfig+0x55e>
 8009fb2:	6a3b      	ldr	r3, [r7, #32]
 8009fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009fb8:	d205      	bcs.n	8009fc6 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009fba:	6a3b      	ldr	r3, [r7, #32]
 8009fbc:	b29a      	uxth	r2, r3
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	60da      	str	r2, [r3, #12]
 8009fc4:	e002      	b.n	8009fcc <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009fcc:	697b      	ldr	r3, [r7, #20]
 8009fce:	2201      	movs	r2, #1
 8009fd0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009fd4:	697b      	ldr	r3, [r7, #20]
 8009fd6:	2201      	movs	r2, #1
 8009fd8:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009fdc:	697b      	ldr	r3, [r7, #20]
 8009fde:	2200      	movs	r2, #0
 8009fe0:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009fe2:	697b      	ldr	r3, [r7, #20]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009fe8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3730      	adds	r7, #48	@ 0x30
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009ff6:	bf00      	nop
 8009ff8:	0800f5d8 	.word	0x0800f5d8
 8009ffc:	00f42400 	.word	0x00f42400

0800a000 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a000:	b480      	push	{r7}
 800a002:	b083      	sub	sp, #12
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a00c:	f003 0308 	and.w	r3, r3, #8
 800a010:	2b00      	cmp	r3, #0
 800a012:	d00a      	beq.n	800a02a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	685b      	ldr	r3, [r3, #4]
 800a01a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	430a      	orrs	r2, r1
 800a028:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a02e:	f003 0301 	and.w	r3, r3, #1
 800a032:	2b00      	cmp	r3, #0
 800a034:	d00a      	beq.n	800a04c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	685b      	ldr	r3, [r3, #4]
 800a03c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	430a      	orrs	r2, r1
 800a04a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a050:	f003 0302 	and.w	r3, r3, #2
 800a054:	2b00      	cmp	r3, #0
 800a056:	d00a      	beq.n	800a06e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	685b      	ldr	r3, [r3, #4]
 800a05e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	430a      	orrs	r2, r1
 800a06c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a072:	f003 0304 	and.w	r3, r3, #4
 800a076:	2b00      	cmp	r3, #0
 800a078:	d00a      	beq.n	800a090 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	685b      	ldr	r3, [r3, #4]
 800a080:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	430a      	orrs	r2, r1
 800a08e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a094:	f003 0310 	and.w	r3, r3, #16
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d00a      	beq.n	800a0b2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	689b      	ldr	r3, [r3, #8]
 800a0a2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	430a      	orrs	r2, r1
 800a0b0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0b6:	f003 0320 	and.w	r3, r3, #32
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d00a      	beq.n	800a0d4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	689b      	ldr	r3, [r3, #8]
 800a0c4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	681b      	ldr	r3, [r3, #0]
 800a0d0:	430a      	orrs	r2, r1
 800a0d2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a0d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d01a      	beq.n	800a116 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	685b      	ldr	r3, [r3, #4]
 800a0e6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a0ea:	687b      	ldr	r3, [r7, #4]
 800a0ec:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	430a      	orrs	r2, r1
 800a0f4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a0fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a0fe:	d10a      	bne.n	800a116 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	430a      	orrs	r2, r1
 800a114:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a11a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a11e:	2b00      	cmp	r3, #0
 800a120:	d00a      	beq.n	800a138 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	685b      	ldr	r3, [r3, #4]
 800a128:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	430a      	orrs	r2, r1
 800a136:	605a      	str	r2, [r3, #4]
  }
}
 800a138:	bf00      	nop
 800a13a:	370c      	adds	r7, #12
 800a13c:	46bd      	mov	sp, r7
 800a13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a142:	4770      	bx	lr

0800a144 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a144:	b580      	push	{r7, lr}
 800a146:	b098      	sub	sp, #96	@ 0x60
 800a148:	af02      	add	r7, sp, #8
 800a14a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a14c:	687b      	ldr	r3, [r7, #4]
 800a14e:	2200      	movs	r2, #0
 800a150:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a154:	f7f8 f90e 	bl	8002374 <HAL_GetTick>
 800a158:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	681b      	ldr	r3, [r3, #0]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f003 0308 	and.w	r3, r3, #8
 800a164:	2b08      	cmp	r3, #8
 800a166:	d12f      	bne.n	800a1c8 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a168:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a16c:	9300      	str	r3, [sp, #0]
 800a16e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a170:	2200      	movs	r2, #0
 800a172:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a176:	6878      	ldr	r0, [r7, #4]
 800a178:	f000 f88e 	bl	800a298 <UART_WaitOnFlagUntilTimeout>
 800a17c:	4603      	mov	r3, r0
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d022      	beq.n	800a1c8 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	681b      	ldr	r3, [r3, #0]
 800a186:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a188:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a18a:	e853 3f00 	ldrex	r3, [r3]
 800a18e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a192:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a196:	653b      	str	r3, [r7, #80]	@ 0x50
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	461a      	mov	r2, r3
 800a19e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1a0:	647b      	str	r3, [r7, #68]	@ 0x44
 800a1a2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1a4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1a6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1a8:	e841 2300 	strex	r3, r2, [r1]
 800a1ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d1e6      	bne.n	800a182 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2220      	movs	r2, #32
 800a1b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2200      	movs	r2, #0
 800a1c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1c4:	2303      	movs	r3, #3
 800a1c6:	e063      	b.n	800a290 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f003 0304 	and.w	r3, r3, #4
 800a1d2:	2b04      	cmp	r3, #4
 800a1d4:	d149      	bne.n	800a26a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a1d6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a1da:	9300      	str	r3, [sp, #0]
 800a1dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a1de:	2200      	movs	r2, #0
 800a1e0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f000 f857 	bl	800a298 <UART_WaitOnFlagUntilTimeout>
 800a1ea:	4603      	mov	r3, r0
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d03c      	beq.n	800a26a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f8:	e853 3f00 	ldrex	r3, [r3]
 800a1fc:	623b      	str	r3, [r7, #32]
   return(result);
 800a1fe:	6a3b      	ldr	r3, [r7, #32]
 800a200:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a204:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	461a      	mov	r2, r3
 800a20c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a20e:	633b      	str	r3, [r7, #48]	@ 0x30
 800a210:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a212:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a214:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a216:	e841 2300 	strex	r3, r2, [r1]
 800a21a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a21c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d1e6      	bne.n	800a1f0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	3308      	adds	r3, #8
 800a228:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a22a:	693b      	ldr	r3, [r7, #16]
 800a22c:	e853 3f00 	ldrex	r3, [r3]
 800a230:	60fb      	str	r3, [r7, #12]
   return(result);
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	f023 0301 	bic.w	r3, r3, #1
 800a238:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	681b      	ldr	r3, [r3, #0]
 800a23e:	3308      	adds	r3, #8
 800a240:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a242:	61fa      	str	r2, [r7, #28]
 800a244:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a246:	69b9      	ldr	r1, [r7, #24]
 800a248:	69fa      	ldr	r2, [r7, #28]
 800a24a:	e841 2300 	strex	r3, r2, [r1]
 800a24e:	617b      	str	r3, [r7, #20]
   return(result);
 800a250:	697b      	ldr	r3, [r7, #20]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d1e5      	bne.n	800a222 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	2220      	movs	r2, #32
 800a25a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2200      	movs	r2, #0
 800a262:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a266:	2303      	movs	r3, #3
 800a268:	e012      	b.n	800a290 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	2220      	movs	r2, #32
 800a26e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	2220      	movs	r2, #32
 800a276:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2200      	movs	r2, #0
 800a27e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2200      	movs	r2, #0
 800a284:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2200      	movs	r2, #0
 800a28a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a28e:	2300      	movs	r3, #0
}
 800a290:	4618      	mov	r0, r3
 800a292:	3758      	adds	r7, #88	@ 0x58
 800a294:	46bd      	mov	sp, r7
 800a296:	bd80      	pop	{r7, pc}

0800a298 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a298:	b580      	push	{r7, lr}
 800a29a:	b084      	sub	sp, #16
 800a29c:	af00      	add	r7, sp, #0
 800a29e:	60f8      	str	r0, [r7, #12]
 800a2a0:	60b9      	str	r1, [r7, #8]
 800a2a2:	603b      	str	r3, [r7, #0]
 800a2a4:	4613      	mov	r3, r2
 800a2a6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a2a8:	e04f      	b.n	800a34a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2aa:	69bb      	ldr	r3, [r7, #24]
 800a2ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a2b0:	d04b      	beq.n	800a34a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2b2:	f7f8 f85f 	bl	8002374 <HAL_GetTick>
 800a2b6:	4602      	mov	r2, r0
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	1ad3      	subs	r3, r2, r3
 800a2bc:	69ba      	ldr	r2, [r7, #24]
 800a2be:	429a      	cmp	r2, r3
 800a2c0:	d302      	bcc.n	800a2c8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a2c2:	69bb      	ldr	r3, [r7, #24]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d101      	bne.n	800a2cc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a2c8:	2303      	movs	r3, #3
 800a2ca:	e04e      	b.n	800a36a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	f003 0304 	and.w	r3, r3, #4
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d037      	beq.n	800a34a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	2b80      	cmp	r3, #128	@ 0x80
 800a2de:	d034      	beq.n	800a34a <UART_WaitOnFlagUntilTimeout+0xb2>
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	2b40      	cmp	r3, #64	@ 0x40
 800a2e4:	d031      	beq.n	800a34a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	69db      	ldr	r3, [r3, #28]
 800a2ec:	f003 0308 	and.w	r3, r3, #8
 800a2f0:	2b08      	cmp	r3, #8
 800a2f2:	d110      	bne.n	800a316 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	2208      	movs	r2, #8
 800a2fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a2fc:	68f8      	ldr	r0, [r7, #12]
 800a2fe:	f000 f838 	bl	800a372 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	2208      	movs	r2, #8
 800a306:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	2200      	movs	r2, #0
 800a30e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a312:	2301      	movs	r3, #1
 800a314:	e029      	b.n	800a36a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	69db      	ldr	r3, [r3, #28]
 800a31c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a320:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a324:	d111      	bne.n	800a34a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a32e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a330:	68f8      	ldr	r0, [r7, #12]
 800a332:	f000 f81e 	bl	800a372 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	2220      	movs	r2, #32
 800a33a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	2200      	movs	r2, #0
 800a342:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800a346:	2303      	movs	r3, #3
 800a348:	e00f      	b.n	800a36a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	69da      	ldr	r2, [r3, #28]
 800a350:	68bb      	ldr	r3, [r7, #8]
 800a352:	4013      	ands	r3, r2
 800a354:	68ba      	ldr	r2, [r7, #8]
 800a356:	429a      	cmp	r2, r3
 800a358:	bf0c      	ite	eq
 800a35a:	2301      	moveq	r3, #1
 800a35c:	2300      	movne	r3, #0
 800a35e:	b2db      	uxtb	r3, r3
 800a360:	461a      	mov	r2, r3
 800a362:	79fb      	ldrb	r3, [r7, #7]
 800a364:	429a      	cmp	r2, r3
 800a366:	d0a0      	beq.n	800a2aa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a368:	2300      	movs	r3, #0
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}

0800a372 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a372:	b480      	push	{r7}
 800a374:	b095      	sub	sp, #84	@ 0x54
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a380:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a382:	e853 3f00 	ldrex	r3, [r3]
 800a386:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a388:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a38a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a38e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a390:	687b      	ldr	r3, [r7, #4]
 800a392:	681b      	ldr	r3, [r3, #0]
 800a394:	461a      	mov	r2, r3
 800a396:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a398:	643b      	str	r3, [r7, #64]	@ 0x40
 800a39a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a39c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a39e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a3a0:	e841 2300 	strex	r3, r2, [r1]
 800a3a4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a3a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a3a8:	2b00      	cmp	r3, #0
 800a3aa:	d1e6      	bne.n	800a37a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	3308      	adds	r3, #8
 800a3b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3b4:	6a3b      	ldr	r3, [r7, #32]
 800a3b6:	e853 3f00 	ldrex	r3, [r3]
 800a3ba:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3bc:	69fb      	ldr	r3, [r7, #28]
 800a3be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a3c2:	f023 0301 	bic.w	r3, r3, #1
 800a3c6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	3308      	adds	r3, #8
 800a3ce:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a3d0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a3d2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3d4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a3d6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a3d8:	e841 2300 	strex	r3, r2, [r1]
 800a3dc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a3de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d1e3      	bne.n	800a3ac <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a3e8:	2b01      	cmp	r3, #1
 800a3ea:	d118      	bne.n	800a41e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	e853 3f00 	ldrex	r3, [r3]
 800a3f8:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	f023 0310 	bic.w	r3, r3, #16
 800a400:	647b      	str	r3, [r7, #68]	@ 0x44
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	461a      	mov	r2, r3
 800a408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a40a:	61bb      	str	r3, [r7, #24]
 800a40c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a40e:	6979      	ldr	r1, [r7, #20]
 800a410:	69ba      	ldr	r2, [r7, #24]
 800a412:	e841 2300 	strex	r3, r2, [r1]
 800a416:	613b      	str	r3, [r7, #16]
   return(result);
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d1e6      	bne.n	800a3ec <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	2220      	movs	r2, #32
 800a422:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	2200      	movs	r2, #0
 800a42a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	2200      	movs	r2, #0
 800a430:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a432:	bf00      	nop
 800a434:	3754      	adds	r7, #84	@ 0x54
 800a436:	46bd      	mov	sp, r7
 800a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43c:	4770      	bx	lr

0800a43e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a43e:	b480      	push	{r7}
 800a440:	b085      	sub	sp, #20
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a44c:	2b01      	cmp	r3, #1
 800a44e:	d101      	bne.n	800a454 <HAL_UARTEx_DisableFifoMode+0x16>
 800a450:	2302      	movs	r3, #2
 800a452:	e027      	b.n	800a4a4 <HAL_UARTEx_DisableFifoMode+0x66>
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	2201      	movs	r2, #1
 800a458:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a45c:	687b      	ldr	r3, [r7, #4]
 800a45e:	2224      	movs	r2, #36	@ 0x24
 800a460:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	681a      	ldr	r2, [r3, #0]
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f022 0201 	bic.w	r2, r2, #1
 800a47a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a482:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	2200      	movs	r2, #0
 800a488:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	68fa      	ldr	r2, [r7, #12]
 800a490:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	2220      	movs	r2, #32
 800a496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	2200      	movs	r2, #0
 800a49e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a4a2:	2300      	movs	r3, #0
}
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	3714      	adds	r7, #20
 800a4a8:	46bd      	mov	sp, r7
 800a4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ae:	4770      	bx	lr

0800a4b0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b084      	sub	sp, #16
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
 800a4b8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a4c0:	2b01      	cmp	r3, #1
 800a4c2:	d101      	bne.n	800a4c8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a4c4:	2302      	movs	r3, #2
 800a4c6:	e02d      	b.n	800a524 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2201      	movs	r2, #1
 800a4cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2224      	movs	r2, #36	@ 0x24
 800a4d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	687b      	ldr	r3, [r7, #4]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	f022 0201 	bic.w	r2, r2, #1
 800a4ee:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	689b      	ldr	r3, [r3, #8]
 800a4f6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	683a      	ldr	r2, [r7, #0]
 800a500:	430a      	orrs	r2, r1
 800a502:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a504:	6878      	ldr	r0, [r7, #4]
 800a506:	f000 f84f 	bl	800a5a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	68fa      	ldr	r2, [r7, #12]
 800a510:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2220      	movs	r2, #32
 800a516:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a522:	2300      	movs	r3, #0
}
 800a524:	4618      	mov	r0, r3
 800a526:	3710      	adds	r7, #16
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}

0800a52c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b084      	sub	sp, #16
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
 800a534:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a53c:	2b01      	cmp	r3, #1
 800a53e:	d101      	bne.n	800a544 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a540:	2302      	movs	r3, #2
 800a542:	e02d      	b.n	800a5a0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	2201      	movs	r2, #1
 800a548:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	2224      	movs	r2, #36	@ 0x24
 800a550:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	681b      	ldr	r3, [r3, #0]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	681a      	ldr	r2, [r3, #0]
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	681b      	ldr	r3, [r3, #0]
 800a566:	f022 0201 	bic.w	r2, r2, #1
 800a56a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	689b      	ldr	r3, [r3, #8]
 800a572:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a576:	687b      	ldr	r3, [r7, #4]
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	683a      	ldr	r2, [r7, #0]
 800a57c:	430a      	orrs	r2, r1
 800a57e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a580:	6878      	ldr	r0, [r7, #4]
 800a582:	f000 f811 	bl	800a5a8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	68fa      	ldr	r2, [r7, #12]
 800a58c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	2220      	movs	r2, #32
 800a592:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	2200      	movs	r2, #0
 800a59a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a59e:	2300      	movs	r3, #0
}
 800a5a0:	4618      	mov	r0, r3
 800a5a2:	3710      	adds	r7, #16
 800a5a4:	46bd      	mov	sp, r7
 800a5a6:	bd80      	pop	{r7, pc}

0800a5a8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a5a8:	b480      	push	{r7}
 800a5aa:	b085      	sub	sp, #20
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d108      	bne.n	800a5ca <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2201      	movs	r2, #1
 800a5c4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a5c8:	e031      	b.n	800a62e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a5ca:	2308      	movs	r3, #8
 800a5cc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a5ce:	2308      	movs	r3, #8
 800a5d0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	681b      	ldr	r3, [r3, #0]
 800a5d6:	689b      	ldr	r3, [r3, #8]
 800a5d8:	0e5b      	lsrs	r3, r3, #25
 800a5da:	b2db      	uxtb	r3, r3
 800a5dc:	f003 0307 	and.w	r3, r3, #7
 800a5e0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	689b      	ldr	r3, [r3, #8]
 800a5e8:	0f5b      	lsrs	r3, r3, #29
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	f003 0307 	and.w	r3, r3, #7
 800a5f0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a5f2:	7bbb      	ldrb	r3, [r7, #14]
 800a5f4:	7b3a      	ldrb	r2, [r7, #12]
 800a5f6:	4911      	ldr	r1, [pc, #68]	@ (800a63c <UARTEx_SetNbDataToProcess+0x94>)
 800a5f8:	5c8a      	ldrb	r2, [r1, r2]
 800a5fa:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a5fe:	7b3a      	ldrb	r2, [r7, #12]
 800a600:	490f      	ldr	r1, [pc, #60]	@ (800a640 <UARTEx_SetNbDataToProcess+0x98>)
 800a602:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a604:	fb93 f3f2 	sdiv	r3, r3, r2
 800a608:	b29a      	uxth	r2, r3
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a610:	7bfb      	ldrb	r3, [r7, #15]
 800a612:	7b7a      	ldrb	r2, [r7, #13]
 800a614:	4909      	ldr	r1, [pc, #36]	@ (800a63c <UARTEx_SetNbDataToProcess+0x94>)
 800a616:	5c8a      	ldrb	r2, [r1, r2]
 800a618:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a61c:	7b7a      	ldrb	r2, [r7, #13]
 800a61e:	4908      	ldr	r1, [pc, #32]	@ (800a640 <UARTEx_SetNbDataToProcess+0x98>)
 800a620:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a622:	fb93 f3f2 	sdiv	r3, r3, r2
 800a626:	b29a      	uxth	r2, r3
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a62e:	bf00      	nop
 800a630:	3714      	adds	r7, #20
 800a632:	46bd      	mov	sp, r7
 800a634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a638:	4770      	bx	lr
 800a63a:	bf00      	nop
 800a63c:	0800f5f0 	.word	0x0800f5f0
 800a640:	0800f5f8 	.word	0x0800f5f8

0800a644 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800a644:	b480      	push	{r7}
 800a646:	b085      	sub	sp, #20
 800a648:	af00      	add	r7, sp, #0
 800a64a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2200      	movs	r2, #0
 800a650:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a654:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a658:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	b29a      	uxth	r2, r3
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a664:	2300      	movs	r3, #0
}
 800a666:	4618      	mov	r0, r3
 800a668:	3714      	adds	r7, #20
 800a66a:	46bd      	mov	sp, r7
 800a66c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a670:	4770      	bx	lr

0800a672 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800a672:	b480      	push	{r7}
 800a674:	b085      	sub	sp, #20
 800a676:	af00      	add	r7, sp, #0
 800a678:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800a67a:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800a67e:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800a686:	b29a      	uxth	r2, r3
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	b29b      	uxth	r3, r3
 800a68c:	43db      	mvns	r3, r3
 800a68e:	b29b      	uxth	r3, r3
 800a690:	4013      	ands	r3, r2
 800a692:	b29a      	uxth	r2, r3
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800a69a:	2300      	movs	r3, #0
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3714      	adds	r7, #20
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a6:	4770      	bx	lr

0800a6a8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b085      	sub	sp, #20
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	60f8      	str	r0, [r7, #12]
 800a6b0:	1d3b      	adds	r3, r7, #4
 800a6b2:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	2201      	movs	r2, #1
 800a6ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800a6be:	68fb      	ldr	r3, [r7, #12]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2200      	movs	r2, #0
 800a6d2:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800a6d6:	2300      	movs	r3, #0
}
 800a6d8:	4618      	mov	r0, r3
 800a6da:	3714      	adds	r7, #20
 800a6dc:	46bd      	mov	sp, r7
 800a6de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e2:	4770      	bx	lr

0800a6e4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b0a7      	sub	sp, #156	@ 0x9c
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
 800a6ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800a6f4:	687a      	ldr	r2, [r7, #4]
 800a6f6:	683b      	ldr	r3, [r7, #0]
 800a6f8:	781b      	ldrb	r3, [r3, #0]
 800a6fa:	009b      	lsls	r3, r3, #2
 800a6fc:	4413      	add	r3, r2
 800a6fe:	881b      	ldrh	r3, [r3, #0]
 800a700:	b29b      	uxth	r3, r3
 800a702:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800a706:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a70a:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800a70e:	683b      	ldr	r3, [r7, #0]
 800a710:	78db      	ldrb	r3, [r3, #3]
 800a712:	2b03      	cmp	r3, #3
 800a714:	d81f      	bhi.n	800a756 <USB_ActivateEndpoint+0x72>
 800a716:	a201      	add	r2, pc, #4	@ (adr r2, 800a71c <USB_ActivateEndpoint+0x38>)
 800a718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a71c:	0800a72d 	.word	0x0800a72d
 800a720:	0800a749 	.word	0x0800a749
 800a724:	0800a75f 	.word	0x0800a75f
 800a728:	0800a73b 	.word	0x0800a73b
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800a72c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a730:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800a734:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a738:	e012      	b.n	800a760 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800a73a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a73e:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800a742:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a746:	e00b      	b.n	800a760 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800a748:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a74c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800a750:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800a754:	e004      	b.n	800a760 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800a756:	2301      	movs	r3, #1
 800a758:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800a75c:	e000      	b.n	800a760 <USB_ActivateEndpoint+0x7c>
      break;
 800a75e:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800a760:	687a      	ldr	r2, [r7, #4]
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	781b      	ldrb	r3, [r3, #0]
 800a766:	009b      	lsls	r3, r3, #2
 800a768:	441a      	add	r2, r3
 800a76a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800a76e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a772:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a776:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a77a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a77e:	b29b      	uxth	r3, r3
 800a780:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800a782:	687a      	ldr	r2, [r7, #4]
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	781b      	ldrb	r3, [r3, #0]
 800a788:	009b      	lsls	r3, r3, #2
 800a78a:	4413      	add	r3, r2
 800a78c:	881b      	ldrh	r3, [r3, #0]
 800a78e:	b29b      	uxth	r3, r3
 800a790:	b21b      	sxth	r3, r3
 800a792:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a79a:	b21a      	sxth	r2, r3
 800a79c:	683b      	ldr	r3, [r7, #0]
 800a79e:	781b      	ldrb	r3, [r3, #0]
 800a7a0:	b21b      	sxth	r3, r3
 800a7a2:	4313      	orrs	r3, r2
 800a7a4:	b21b      	sxth	r3, r3
 800a7a6:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800a7aa:	687a      	ldr	r2, [r7, #4]
 800a7ac:	683b      	ldr	r3, [r7, #0]
 800a7ae:	781b      	ldrb	r3, [r3, #0]
 800a7b0:	009b      	lsls	r3, r3, #2
 800a7b2:	441a      	add	r2, r3
 800a7b4:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800a7b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a7bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a7c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a7c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a7c8:	b29b      	uxth	r3, r3
 800a7ca:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	7b1b      	ldrb	r3, [r3, #12]
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	f040 8180 	bne.w	800aad6 <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800a7d6:	683b      	ldr	r3, [r7, #0]
 800a7d8:	785b      	ldrb	r3, [r3, #1]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	f000 8084 	beq.w	800a8e8 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	61bb      	str	r3, [r7, #24]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a7ea:	b29b      	uxth	r3, r3
 800a7ec:	461a      	mov	r2, r3
 800a7ee:	69bb      	ldr	r3, [r7, #24]
 800a7f0:	4413      	add	r3, r2
 800a7f2:	61bb      	str	r3, [r7, #24]
 800a7f4:	683b      	ldr	r3, [r7, #0]
 800a7f6:	781b      	ldrb	r3, [r3, #0]
 800a7f8:	00da      	lsls	r2, r3, #3
 800a7fa:	69bb      	ldr	r3, [r7, #24]
 800a7fc:	4413      	add	r3, r2
 800a7fe:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800a802:	617b      	str	r3, [r7, #20]
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	88db      	ldrh	r3, [r3, #6]
 800a808:	085b      	lsrs	r3, r3, #1
 800a80a:	b29b      	uxth	r3, r3
 800a80c:	005b      	lsls	r3, r3, #1
 800a80e:	b29a      	uxth	r2, r3
 800a810:	697b      	ldr	r3, [r7, #20]
 800a812:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a814:	687a      	ldr	r2, [r7, #4]
 800a816:	683b      	ldr	r3, [r7, #0]
 800a818:	781b      	ldrb	r3, [r3, #0]
 800a81a:	009b      	lsls	r3, r3, #2
 800a81c:	4413      	add	r3, r2
 800a81e:	881b      	ldrh	r3, [r3, #0]
 800a820:	827b      	strh	r3, [r7, #18]
 800a822:	8a7b      	ldrh	r3, [r7, #18]
 800a824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a828:	2b00      	cmp	r3, #0
 800a82a:	d01b      	beq.n	800a864 <USB_ActivateEndpoint+0x180>
 800a82c:	687a      	ldr	r2, [r7, #4]
 800a82e:	683b      	ldr	r3, [r7, #0]
 800a830:	781b      	ldrb	r3, [r3, #0]
 800a832:	009b      	lsls	r3, r3, #2
 800a834:	4413      	add	r3, r2
 800a836:	881b      	ldrh	r3, [r3, #0]
 800a838:	b29b      	uxth	r3, r3
 800a83a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a83e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a842:	823b      	strh	r3, [r7, #16]
 800a844:	687a      	ldr	r2, [r7, #4]
 800a846:	683b      	ldr	r3, [r7, #0]
 800a848:	781b      	ldrb	r3, [r3, #0]
 800a84a:	009b      	lsls	r3, r3, #2
 800a84c:	441a      	add	r2, r3
 800a84e:	8a3b      	ldrh	r3, [r7, #16]
 800a850:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a854:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a858:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a85c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800a860:	b29b      	uxth	r3, r3
 800a862:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	78db      	ldrb	r3, [r3, #3]
 800a868:	2b01      	cmp	r3, #1
 800a86a:	d020      	beq.n	800a8ae <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800a86c:	687a      	ldr	r2, [r7, #4]
 800a86e:	683b      	ldr	r3, [r7, #0]
 800a870:	781b      	ldrb	r3, [r3, #0]
 800a872:	009b      	lsls	r3, r3, #2
 800a874:	4413      	add	r3, r2
 800a876:	881b      	ldrh	r3, [r3, #0]
 800a878:	b29b      	uxth	r3, r3
 800a87a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a87e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a882:	81bb      	strh	r3, [r7, #12]
 800a884:	89bb      	ldrh	r3, [r7, #12]
 800a886:	f083 0320 	eor.w	r3, r3, #32
 800a88a:	81bb      	strh	r3, [r7, #12]
 800a88c:	687a      	ldr	r2, [r7, #4]
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	781b      	ldrb	r3, [r3, #0]
 800a892:	009b      	lsls	r3, r3, #2
 800a894:	441a      	add	r2, r3
 800a896:	89bb      	ldrh	r3, [r7, #12]
 800a898:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a89c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8a0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8a8:	b29b      	uxth	r3, r3
 800a8aa:	8013      	strh	r3, [r2, #0]
 800a8ac:	e3f9      	b.n	800b0a2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	009b      	lsls	r3, r3, #2
 800a8b6:	4413      	add	r3, r2
 800a8b8:	881b      	ldrh	r3, [r3, #0]
 800a8ba:	b29b      	uxth	r3, r3
 800a8bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a8c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a8c4:	81fb      	strh	r3, [r7, #14]
 800a8c6:	687a      	ldr	r2, [r7, #4]
 800a8c8:	683b      	ldr	r3, [r7, #0]
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	009b      	lsls	r3, r3, #2
 800a8ce:	441a      	add	r2, r3
 800a8d0:	89fb      	ldrh	r3, [r7, #14]
 800a8d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800a8d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800a8da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a8de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a8e2:	b29b      	uxth	r3, r3
 800a8e4:	8013      	strh	r3, [r2, #0]
 800a8e6:	e3dc      	b.n	800b0a2 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a8f2:	b29b      	uxth	r3, r3
 800a8f4:	461a      	mov	r2, r3
 800a8f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8f8:	4413      	add	r3, r2
 800a8fa:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8fc:	683b      	ldr	r3, [r7, #0]
 800a8fe:	781b      	ldrb	r3, [r3, #0]
 800a900:	00da      	lsls	r2, r3, #3
 800a902:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a904:	4413      	add	r3, r2
 800a906:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800a90a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a90c:	683b      	ldr	r3, [r7, #0]
 800a90e:	88db      	ldrh	r3, [r3, #6]
 800a910:	085b      	lsrs	r3, r3, #1
 800a912:	b29b      	uxth	r3, r3
 800a914:	005b      	lsls	r3, r3, #1
 800a916:	b29a      	uxth	r2, r3
 800a918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a91a:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800a926:	b29b      	uxth	r3, r3
 800a928:	461a      	mov	r2, r3
 800a92a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a92c:	4413      	add	r3, r2
 800a92e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a930:	683b      	ldr	r3, [r7, #0]
 800a932:	781b      	ldrb	r3, [r3, #0]
 800a934:	00da      	lsls	r2, r3, #3
 800a936:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a938:	4413      	add	r3, r2
 800a93a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800a93e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a942:	881b      	ldrh	r3, [r3, #0]
 800a944:	b29b      	uxth	r3, r3
 800a946:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a94a:	b29a      	uxth	r2, r3
 800a94c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a94e:	801a      	strh	r2, [r3, #0]
 800a950:	683b      	ldr	r3, [r7, #0]
 800a952:	691b      	ldr	r3, [r3, #16]
 800a954:	2b00      	cmp	r3, #0
 800a956:	d10a      	bne.n	800a96e <USB_ActivateEndpoint+0x28a>
 800a958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a95a:	881b      	ldrh	r3, [r3, #0]
 800a95c:	b29b      	uxth	r3, r3
 800a95e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a962:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a966:	b29a      	uxth	r2, r3
 800a968:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a96a:	801a      	strh	r2, [r3, #0]
 800a96c:	e041      	b.n	800a9f2 <USB_ActivateEndpoint+0x30e>
 800a96e:	683b      	ldr	r3, [r7, #0]
 800a970:	691b      	ldr	r3, [r3, #16]
 800a972:	2b3e      	cmp	r3, #62	@ 0x3e
 800a974:	d81c      	bhi.n	800a9b0 <USB_ActivateEndpoint+0x2cc>
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	691b      	ldr	r3, [r3, #16]
 800a97a:	085b      	lsrs	r3, r3, #1
 800a97c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a980:	683b      	ldr	r3, [r7, #0]
 800a982:	691b      	ldr	r3, [r3, #16]
 800a984:	f003 0301 	and.w	r3, r3, #1
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d004      	beq.n	800a996 <USB_ActivateEndpoint+0x2b2>
 800a98c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a990:	3301      	adds	r3, #1
 800a992:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a998:	881b      	ldrh	r3, [r3, #0]
 800a99a:	b29a      	uxth	r2, r3
 800a99c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a9a0:	b29b      	uxth	r3, r3
 800a9a2:	029b      	lsls	r3, r3, #10
 800a9a4:	b29b      	uxth	r3, r3
 800a9a6:	4313      	orrs	r3, r2
 800a9a8:	b29a      	uxth	r2, r3
 800a9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9ac:	801a      	strh	r2, [r3, #0]
 800a9ae:	e020      	b.n	800a9f2 <USB_ActivateEndpoint+0x30e>
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	691b      	ldr	r3, [r3, #16]
 800a9b4:	095b      	lsrs	r3, r3, #5
 800a9b6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a9ba:	683b      	ldr	r3, [r7, #0]
 800a9bc:	691b      	ldr	r3, [r3, #16]
 800a9be:	f003 031f 	and.w	r3, r3, #31
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d104      	bne.n	800a9d0 <USB_ActivateEndpoint+0x2ec>
 800a9c6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a9ca:	3b01      	subs	r3, #1
 800a9cc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800a9d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9d2:	881b      	ldrh	r3, [r3, #0]
 800a9d4:	b29a      	uxth	r2, r3
 800a9d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800a9da:	b29b      	uxth	r3, r3
 800a9dc:	029b      	lsls	r3, r3, #10
 800a9de:	b29b      	uxth	r3, r3
 800a9e0:	4313      	orrs	r3, r2
 800a9e2:	b29b      	uxth	r3, r3
 800a9e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800a9e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800a9ec:	b29a      	uxth	r2, r3
 800a9ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a9f0:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a9f2:	687a      	ldr	r2, [r7, #4]
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	781b      	ldrb	r3, [r3, #0]
 800a9f8:	009b      	lsls	r3, r3, #2
 800a9fa:	4413      	add	r3, r2
 800a9fc:	881b      	ldrh	r3, [r3, #0]
 800a9fe:	847b      	strh	r3, [r7, #34]	@ 0x22
 800aa00:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800aa02:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d01b      	beq.n	800aa42 <USB_ActivateEndpoint+0x35e>
 800aa0a:	687a      	ldr	r2, [r7, #4]
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	781b      	ldrb	r3, [r3, #0]
 800aa10:	009b      	lsls	r3, r3, #2
 800aa12:	4413      	add	r3, r2
 800aa14:	881b      	ldrh	r3, [r3, #0]
 800aa16:	b29b      	uxth	r3, r3
 800aa18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa20:	843b      	strh	r3, [r7, #32]
 800aa22:	687a      	ldr	r2, [r7, #4]
 800aa24:	683b      	ldr	r3, [r7, #0]
 800aa26:	781b      	ldrb	r3, [r3, #0]
 800aa28:	009b      	lsls	r3, r3, #2
 800aa2a:	441a      	add	r2, r3
 800aa2c:	8c3b      	ldrh	r3, [r7, #32]
 800aa2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa36:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800aa3a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa3e:	b29b      	uxth	r3, r3
 800aa40:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800aa42:	683b      	ldr	r3, [r7, #0]
 800aa44:	781b      	ldrb	r3, [r3, #0]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d124      	bne.n	800aa94 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800aa4a:	687a      	ldr	r2, [r7, #4]
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	781b      	ldrb	r3, [r3, #0]
 800aa50:	009b      	lsls	r3, r3, #2
 800aa52:	4413      	add	r3, r2
 800aa54:	881b      	ldrh	r3, [r3, #0]
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aa5c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa60:	83bb      	strh	r3, [r7, #28]
 800aa62:	8bbb      	ldrh	r3, [r7, #28]
 800aa64:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800aa68:	83bb      	strh	r3, [r7, #28]
 800aa6a:	8bbb      	ldrh	r3, [r7, #28]
 800aa6c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aa70:	83bb      	strh	r3, [r7, #28]
 800aa72:	687a      	ldr	r2, [r7, #4]
 800aa74:	683b      	ldr	r3, [r7, #0]
 800aa76:	781b      	ldrb	r3, [r3, #0]
 800aa78:	009b      	lsls	r3, r3, #2
 800aa7a:	441a      	add	r2, r3
 800aa7c:	8bbb      	ldrh	r3, [r7, #28]
 800aa7e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aa82:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aa86:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aa8a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aa8e:	b29b      	uxth	r3, r3
 800aa90:	8013      	strh	r3, [r2, #0]
 800aa92:	e306      	b.n	800b0a2 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800aa94:	687a      	ldr	r2, [r7, #4]
 800aa96:	683b      	ldr	r3, [r7, #0]
 800aa98:	781b      	ldrb	r3, [r3, #0]
 800aa9a:	009b      	lsls	r3, r3, #2
 800aa9c:	4413      	add	r3, r2
 800aa9e:	881b      	ldrh	r3, [r3, #0]
 800aaa0:	b29b      	uxth	r3, r3
 800aaa2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aaa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aaaa:	83fb      	strh	r3, [r7, #30]
 800aaac:	8bfb      	ldrh	r3, [r7, #30]
 800aaae:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aab2:	83fb      	strh	r3, [r7, #30]
 800aab4:	687a      	ldr	r2, [r7, #4]
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	781b      	ldrb	r3, [r3, #0]
 800aaba:	009b      	lsls	r3, r3, #2
 800aabc:	441a      	add	r2, r3
 800aabe:	8bfb      	ldrh	r3, [r7, #30]
 800aac0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aac4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aac8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aacc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aad0:	b29b      	uxth	r3, r3
 800aad2:	8013      	strh	r3, [r2, #0]
 800aad4:	e2e5      	b.n	800b0a2 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800aad6:	683b      	ldr	r3, [r7, #0]
 800aad8:	78db      	ldrb	r3, [r3, #3]
 800aada:	2b02      	cmp	r3, #2
 800aadc:	d11e      	bne.n	800ab1c <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	781b      	ldrb	r3, [r3, #0]
 800aae4:	009b      	lsls	r3, r3, #2
 800aae6:	4413      	add	r3, r2
 800aae8:	881b      	ldrh	r3, [r3, #0]
 800aaea:	b29b      	uxth	r3, r3
 800aaec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aaf0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aaf4:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800aaf8:	687a      	ldr	r2, [r7, #4]
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	781b      	ldrb	r3, [r3, #0]
 800aafe:	009b      	lsls	r3, r3, #2
 800ab00:	441a      	add	r2, r3
 800ab02:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800ab06:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab0a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab0e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ab12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab16:	b29b      	uxth	r3, r3
 800ab18:	8013      	strh	r3, [r2, #0]
 800ab1a:	e01d      	b.n	800ab58 <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ab1c:	687a      	ldr	r2, [r7, #4]
 800ab1e:	683b      	ldr	r3, [r7, #0]
 800ab20:	781b      	ldrb	r3, [r3, #0]
 800ab22:	009b      	lsls	r3, r3, #2
 800ab24:	4413      	add	r3, r2
 800ab26:	881b      	ldrh	r3, [r3, #0]
 800ab28:	b29b      	uxth	r3, r3
 800ab2a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ab2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab32:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800ab36:	687a      	ldr	r2, [r7, #4]
 800ab38:	683b      	ldr	r3, [r7, #0]
 800ab3a:	781b      	ldrb	r3, [r3, #0]
 800ab3c:	009b      	lsls	r3, r3, #2
 800ab3e:	441a      	add	r2, r3
 800ab40:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800ab44:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ab48:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ab4c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ab50:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab54:	b29b      	uxth	r3, r3
 800ab56:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab62:	b29b      	uxth	r3, r3
 800ab64:	461a      	mov	r2, r3
 800ab66:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ab68:	4413      	add	r3, r2
 800ab6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	781b      	ldrb	r3, [r3, #0]
 800ab70:	00da      	lsls	r2, r3, #3
 800ab72:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ab74:	4413      	add	r3, r2
 800ab76:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ab7a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ab7c:	683b      	ldr	r3, [r7, #0]
 800ab7e:	891b      	ldrh	r3, [r3, #8]
 800ab80:	085b      	lsrs	r3, r3, #1
 800ab82:	b29b      	uxth	r3, r3
 800ab84:	005b      	lsls	r3, r3, #1
 800ab86:	b29a      	uxth	r2, r3
 800ab88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ab8a:	801a      	strh	r2, [r3, #0]
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	677b      	str	r3, [r7, #116]	@ 0x74
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ab96:	b29b      	uxth	r3, r3
 800ab98:	461a      	mov	r2, r3
 800ab9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab9c:	4413      	add	r3, r2
 800ab9e:	677b      	str	r3, [r7, #116]	@ 0x74
 800aba0:	683b      	ldr	r3, [r7, #0]
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	00da      	lsls	r2, r3, #3
 800aba6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aba8:	4413      	add	r3, r2
 800abaa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800abae:	673b      	str	r3, [r7, #112]	@ 0x70
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	895b      	ldrh	r3, [r3, #10]
 800abb4:	085b      	lsrs	r3, r3, #1
 800abb6:	b29b      	uxth	r3, r3
 800abb8:	005b      	lsls	r3, r3, #1
 800abba:	b29a      	uxth	r2, r3
 800abbc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abbe:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800abc0:	683b      	ldr	r3, [r7, #0]
 800abc2:	785b      	ldrb	r3, [r3, #1]
 800abc4:	2b00      	cmp	r3, #0
 800abc6:	f040 81af 	bne.w	800af28 <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800abca:	687a      	ldr	r2, [r7, #4]
 800abcc:	683b      	ldr	r3, [r7, #0]
 800abce:	781b      	ldrb	r3, [r3, #0]
 800abd0:	009b      	lsls	r3, r3, #2
 800abd2:	4413      	add	r3, r2
 800abd4:	881b      	ldrh	r3, [r3, #0]
 800abd6:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800abda:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800abde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d01d      	beq.n	800ac22 <USB_ActivateEndpoint+0x53e>
 800abe6:	687a      	ldr	r2, [r7, #4]
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	4413      	add	r3, r2
 800abf0:	881b      	ldrh	r3, [r3, #0]
 800abf2:	b29b      	uxth	r3, r3
 800abf4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800abf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abfc:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800ac00:	687a      	ldr	r2, [r7, #4]
 800ac02:	683b      	ldr	r3, [r7, #0]
 800ac04:	781b      	ldrb	r3, [r3, #0]
 800ac06:	009b      	lsls	r3, r3, #2
 800ac08:	441a      	add	r2, r3
 800ac0a:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800ac0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac16:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ac1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ac1e:	b29b      	uxth	r3, r3
 800ac20:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ac22:	687a      	ldr	r2, [r7, #4]
 800ac24:	683b      	ldr	r3, [r7, #0]
 800ac26:	781b      	ldrb	r3, [r3, #0]
 800ac28:	009b      	lsls	r3, r3, #2
 800ac2a:	4413      	add	r3, r2
 800ac2c:	881b      	ldrh	r3, [r3, #0]
 800ac2e:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800ac32:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800ac36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d01d      	beq.n	800ac7a <USB_ActivateEndpoint+0x596>
 800ac3e:	687a      	ldr	r2, [r7, #4]
 800ac40:	683b      	ldr	r3, [r7, #0]
 800ac42:	781b      	ldrb	r3, [r3, #0]
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	4413      	add	r3, r2
 800ac48:	881b      	ldrh	r3, [r3, #0]
 800ac4a:	b29b      	uxth	r3, r3
 800ac4c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ac54:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800ac58:	687a      	ldr	r2, [r7, #4]
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	781b      	ldrb	r3, [r3, #0]
 800ac5e:	009b      	lsls	r3, r3, #2
 800ac60:	441a      	add	r2, r3
 800ac62:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800ac66:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ac6a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ac6e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ac72:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ac76:	b29b      	uxth	r3, r3
 800ac78:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	785b      	ldrb	r3, [r3, #1]
 800ac7e:	2b00      	cmp	r3, #0
 800ac80:	d16b      	bne.n	800ad5a <USB_ActivateEndpoint+0x676>
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac86:	687b      	ldr	r3, [r7, #4]
 800ac88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ac8c:	b29b      	uxth	r3, r3
 800ac8e:	461a      	mov	r2, r3
 800ac90:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac92:	4413      	add	r3, r2
 800ac94:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac96:	683b      	ldr	r3, [r7, #0]
 800ac98:	781b      	ldrb	r3, [r3, #0]
 800ac9a:	00da      	lsls	r2, r3, #3
 800ac9c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac9e:	4413      	add	r3, r2
 800aca0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800aca4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aca6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aca8:	881b      	ldrh	r3, [r3, #0]
 800acaa:	b29b      	uxth	r3, r3
 800acac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800acb0:	b29a      	uxth	r2, r3
 800acb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acb4:	801a      	strh	r2, [r3, #0]
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	691b      	ldr	r3, [r3, #16]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d10a      	bne.n	800acd4 <USB_ActivateEndpoint+0x5f0>
 800acbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acc0:	881b      	ldrh	r3, [r3, #0]
 800acc2:	b29b      	uxth	r3, r3
 800acc4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800acc8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800accc:	b29a      	uxth	r2, r3
 800acce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acd0:	801a      	strh	r2, [r3, #0]
 800acd2:	e05d      	b.n	800ad90 <USB_ActivateEndpoint+0x6ac>
 800acd4:	683b      	ldr	r3, [r7, #0]
 800acd6:	691b      	ldr	r3, [r3, #16]
 800acd8:	2b3e      	cmp	r3, #62	@ 0x3e
 800acda:	d81c      	bhi.n	800ad16 <USB_ActivateEndpoint+0x632>
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	691b      	ldr	r3, [r3, #16]
 800ace0:	085b      	lsrs	r3, r3, #1
 800ace2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ace6:	683b      	ldr	r3, [r7, #0]
 800ace8:	691b      	ldr	r3, [r3, #16]
 800acea:	f003 0301 	and.w	r3, r3, #1
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d004      	beq.n	800acfc <USB_ActivateEndpoint+0x618>
 800acf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800acf6:	3301      	adds	r3, #1
 800acf8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800acfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800acfe:	881b      	ldrh	r3, [r3, #0]
 800ad00:	b29a      	uxth	r2, r3
 800ad02:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad06:	b29b      	uxth	r3, r3
 800ad08:	029b      	lsls	r3, r3, #10
 800ad0a:	b29b      	uxth	r3, r3
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	b29a      	uxth	r2, r3
 800ad10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad12:	801a      	strh	r2, [r3, #0]
 800ad14:	e03c      	b.n	800ad90 <USB_ActivateEndpoint+0x6ac>
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	691b      	ldr	r3, [r3, #16]
 800ad1a:	095b      	lsrs	r3, r3, #5
 800ad1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ad20:	683b      	ldr	r3, [r7, #0]
 800ad22:	691b      	ldr	r3, [r3, #16]
 800ad24:	f003 031f 	and.w	r3, r3, #31
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d104      	bne.n	800ad36 <USB_ActivateEndpoint+0x652>
 800ad2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad30:	3b01      	subs	r3, #1
 800ad32:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ad36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad38:	881b      	ldrh	r3, [r3, #0]
 800ad3a:	b29a      	uxth	r2, r3
 800ad3c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ad40:	b29b      	uxth	r3, r3
 800ad42:	029b      	lsls	r3, r3, #10
 800ad44:	b29b      	uxth	r3, r3
 800ad46:	4313      	orrs	r3, r2
 800ad48:	b29b      	uxth	r3, r3
 800ad4a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ad4e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ad52:	b29a      	uxth	r2, r3
 800ad54:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ad56:	801a      	strh	r2, [r3, #0]
 800ad58:	e01a      	b.n	800ad90 <USB_ActivateEndpoint+0x6ac>
 800ad5a:	683b      	ldr	r3, [r7, #0]
 800ad5c:	785b      	ldrb	r3, [r3, #1]
 800ad5e:	2b01      	cmp	r3, #1
 800ad60:	d116      	bne.n	800ad90 <USB_ActivateEndpoint+0x6ac>
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ad6c:	b29b      	uxth	r3, r3
 800ad6e:	461a      	mov	r2, r3
 800ad70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad72:	4413      	add	r3, r2
 800ad74:	657b      	str	r3, [r7, #84]	@ 0x54
 800ad76:	683b      	ldr	r3, [r7, #0]
 800ad78:	781b      	ldrb	r3, [r3, #0]
 800ad7a:	00da      	lsls	r2, r3, #3
 800ad7c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ad7e:	4413      	add	r3, r2
 800ad80:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ad84:	653b      	str	r3, [r7, #80]	@ 0x50
 800ad86:	683b      	ldr	r3, [r7, #0]
 800ad88:	691b      	ldr	r3, [r3, #16]
 800ad8a:	b29a      	uxth	r2, r3
 800ad8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ad8e:	801a      	strh	r2, [r3, #0]
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	647b      	str	r3, [r7, #68]	@ 0x44
 800ad94:	683b      	ldr	r3, [r7, #0]
 800ad96:	785b      	ldrb	r3, [r3, #1]
 800ad98:	2b00      	cmp	r3, #0
 800ad9a:	d16b      	bne.n	800ae74 <USB_ActivateEndpoint+0x790>
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ada6:	b29b      	uxth	r3, r3
 800ada8:	461a      	mov	r2, r3
 800adaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adac:	4413      	add	r3, r2
 800adae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800adb0:	683b      	ldr	r3, [r7, #0]
 800adb2:	781b      	ldrb	r3, [r3, #0]
 800adb4:	00da      	lsls	r2, r3, #3
 800adb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800adb8:	4413      	add	r3, r2
 800adba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800adbe:	63bb      	str	r3, [r7, #56]	@ 0x38
 800adc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adc2:	881b      	ldrh	r3, [r3, #0]
 800adc4:	b29b      	uxth	r3, r3
 800adc6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800adca:	b29a      	uxth	r2, r3
 800adcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adce:	801a      	strh	r2, [r3, #0]
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	691b      	ldr	r3, [r3, #16]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d10a      	bne.n	800adee <USB_ActivateEndpoint+0x70a>
 800add8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adda:	881b      	ldrh	r3, [r3, #0]
 800addc:	b29b      	uxth	r3, r3
 800adde:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ade2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ade6:	b29a      	uxth	r2, r3
 800ade8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800adea:	801a      	strh	r2, [r3, #0]
 800adec:	e05b      	b.n	800aea6 <USB_ActivateEndpoint+0x7c2>
 800adee:	683b      	ldr	r3, [r7, #0]
 800adf0:	691b      	ldr	r3, [r3, #16]
 800adf2:	2b3e      	cmp	r3, #62	@ 0x3e
 800adf4:	d81c      	bhi.n	800ae30 <USB_ActivateEndpoint+0x74c>
 800adf6:	683b      	ldr	r3, [r7, #0]
 800adf8:	691b      	ldr	r3, [r3, #16]
 800adfa:	085b      	lsrs	r3, r3, #1
 800adfc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	691b      	ldr	r3, [r3, #16]
 800ae04:	f003 0301 	and.w	r3, r3, #1
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	d004      	beq.n	800ae16 <USB_ActivateEndpoint+0x732>
 800ae0c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae10:	3301      	adds	r3, #1
 800ae12:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae18:	881b      	ldrh	r3, [r3, #0]
 800ae1a:	b29a      	uxth	r2, r3
 800ae1c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae20:	b29b      	uxth	r3, r3
 800ae22:	029b      	lsls	r3, r3, #10
 800ae24:	b29b      	uxth	r3, r3
 800ae26:	4313      	orrs	r3, r2
 800ae28:	b29a      	uxth	r2, r3
 800ae2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae2c:	801a      	strh	r2, [r3, #0]
 800ae2e:	e03a      	b.n	800aea6 <USB_ActivateEndpoint+0x7c2>
 800ae30:	683b      	ldr	r3, [r7, #0]
 800ae32:	691b      	ldr	r3, [r3, #16]
 800ae34:	095b      	lsrs	r3, r3, #5
 800ae36:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	691b      	ldr	r3, [r3, #16]
 800ae3e:	f003 031f 	and.w	r3, r3, #31
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d104      	bne.n	800ae50 <USB_ActivateEndpoint+0x76c>
 800ae46:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae4a:	3b01      	subs	r3, #1
 800ae4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800ae50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae52:	881b      	ldrh	r3, [r3, #0]
 800ae54:	b29a      	uxth	r2, r3
 800ae56:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800ae5a:	b29b      	uxth	r3, r3
 800ae5c:	029b      	lsls	r3, r3, #10
 800ae5e:	b29b      	uxth	r3, r3
 800ae60:	4313      	orrs	r3, r2
 800ae62:	b29b      	uxth	r3, r3
 800ae64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ae68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ae6c:	b29a      	uxth	r2, r3
 800ae6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ae70:	801a      	strh	r2, [r3, #0]
 800ae72:	e018      	b.n	800aea6 <USB_ActivateEndpoint+0x7c2>
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	785b      	ldrb	r3, [r3, #1]
 800ae78:	2b01      	cmp	r3, #1
 800ae7a:	d114      	bne.n	800aea6 <USB_ActivateEndpoint+0x7c2>
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ae82:	b29b      	uxth	r3, r3
 800ae84:	461a      	mov	r2, r3
 800ae86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae88:	4413      	add	r3, r2
 800ae8a:	647b      	str	r3, [r7, #68]	@ 0x44
 800ae8c:	683b      	ldr	r3, [r7, #0]
 800ae8e:	781b      	ldrb	r3, [r3, #0]
 800ae90:	00da      	lsls	r2, r3, #3
 800ae92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ae94:	4413      	add	r3, r2
 800ae96:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ae9a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ae9c:	683b      	ldr	r3, [r7, #0]
 800ae9e:	691b      	ldr	r3, [r3, #16]
 800aea0:	b29a      	uxth	r2, r3
 800aea2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aea4:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800aea6:	687a      	ldr	r2, [r7, #4]
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	781b      	ldrb	r3, [r3, #0]
 800aeac:	009b      	lsls	r3, r3, #2
 800aeae:	4413      	add	r3, r2
 800aeb0:	881b      	ldrh	r3, [r3, #0]
 800aeb2:	b29b      	uxth	r3, r3
 800aeb4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800aeb8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aebc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aebe:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aec0:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800aec4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aec6:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aec8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800aecc:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800aece:	687a      	ldr	r2, [r7, #4]
 800aed0:	683b      	ldr	r3, [r7, #0]
 800aed2:	781b      	ldrb	r3, [r3, #0]
 800aed4:	009b      	lsls	r3, r3, #2
 800aed6:	441a      	add	r2, r3
 800aed8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800aeda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800aede:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800aee2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800aee6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aeea:	b29b      	uxth	r3, r3
 800aeec:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800aeee:	687a      	ldr	r2, [r7, #4]
 800aef0:	683b      	ldr	r3, [r7, #0]
 800aef2:	781b      	ldrb	r3, [r3, #0]
 800aef4:	009b      	lsls	r3, r3, #2
 800aef6:	4413      	add	r3, r2
 800aef8:	881b      	ldrh	r3, [r3, #0]
 800aefa:	b29b      	uxth	r3, r3
 800aefc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af04:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800af06:	687a      	ldr	r2, [r7, #4]
 800af08:	683b      	ldr	r3, [r7, #0]
 800af0a:	781b      	ldrb	r3, [r3, #0]
 800af0c:	009b      	lsls	r3, r3, #2
 800af0e:	441a      	add	r2, r3
 800af10:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800af12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800af1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af22:	b29b      	uxth	r3, r3
 800af24:	8013      	strh	r3, [r2, #0]
 800af26:	e0bc      	b.n	800b0a2 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800af28:	687a      	ldr	r2, [r7, #4]
 800af2a:	683b      	ldr	r3, [r7, #0]
 800af2c:	781b      	ldrb	r3, [r3, #0]
 800af2e:	009b      	lsls	r3, r3, #2
 800af30:	4413      	add	r3, r2
 800af32:	881b      	ldrh	r3, [r3, #0]
 800af34:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800af38:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800af3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800af40:	2b00      	cmp	r3, #0
 800af42:	d01d      	beq.n	800af80 <USB_ActivateEndpoint+0x89c>
 800af44:	687a      	ldr	r2, [r7, #4]
 800af46:	683b      	ldr	r3, [r7, #0]
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	009b      	lsls	r3, r3, #2
 800af4c:	4413      	add	r3, r2
 800af4e:	881b      	ldrh	r3, [r3, #0]
 800af50:	b29b      	uxth	r3, r3
 800af52:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800af56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800af5a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800af5e:	687a      	ldr	r2, [r7, #4]
 800af60:	683b      	ldr	r3, [r7, #0]
 800af62:	781b      	ldrb	r3, [r3, #0]
 800af64:	009b      	lsls	r3, r3, #2
 800af66:	441a      	add	r2, r3
 800af68:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800af6c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800af70:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800af74:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800af78:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800af7c:	b29b      	uxth	r3, r3
 800af7e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800af80:	687a      	ldr	r2, [r7, #4]
 800af82:	683b      	ldr	r3, [r7, #0]
 800af84:	781b      	ldrb	r3, [r3, #0]
 800af86:	009b      	lsls	r3, r3, #2
 800af88:	4413      	add	r3, r2
 800af8a:	881b      	ldrh	r3, [r3, #0]
 800af8c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800af90:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800af94:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af98:	2b00      	cmp	r3, #0
 800af9a:	d01d      	beq.n	800afd8 <USB_ActivateEndpoint+0x8f4>
 800af9c:	687a      	ldr	r2, [r7, #4]
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	781b      	ldrb	r3, [r3, #0]
 800afa2:	009b      	lsls	r3, r3, #2
 800afa4:	4413      	add	r3, r2
 800afa6:	881b      	ldrh	r3, [r3, #0]
 800afa8:	b29b      	uxth	r3, r3
 800afaa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800afb2:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800afb6:	687a      	ldr	r2, [r7, #4]
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	781b      	ldrb	r3, [r3, #0]
 800afbc:	009b      	lsls	r3, r3, #2
 800afbe:	441a      	add	r2, r3
 800afc0:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800afc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800afc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800afcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800afd0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800afd4:	b29b      	uxth	r3, r3
 800afd6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800afd8:	683b      	ldr	r3, [r7, #0]
 800afda:	78db      	ldrb	r3, [r3, #3]
 800afdc:	2b01      	cmp	r3, #1
 800afde:	d024      	beq.n	800b02a <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800afe0:	687a      	ldr	r2, [r7, #4]
 800afe2:	683b      	ldr	r3, [r7, #0]
 800afe4:	781b      	ldrb	r3, [r3, #0]
 800afe6:	009b      	lsls	r3, r3, #2
 800afe8:	4413      	add	r3, r2
 800afea:	881b      	ldrh	r3, [r3, #0]
 800afec:	b29b      	uxth	r3, r3
 800afee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aff2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aff6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800affa:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800affe:	f083 0320 	eor.w	r3, r3, #32
 800b002:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800b006:	687a      	ldr	r2, [r7, #4]
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	009b      	lsls	r3, r3, #2
 800b00e:	441a      	add	r2, r3
 800b010:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800b014:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b018:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b01c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b020:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b024:	b29b      	uxth	r3, r3
 800b026:	8013      	strh	r3, [r2, #0]
 800b028:	e01d      	b.n	800b066 <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b02a:	687a      	ldr	r2, [r7, #4]
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	781b      	ldrb	r3, [r3, #0]
 800b030:	009b      	lsls	r3, r3, #2
 800b032:	4413      	add	r3, r2
 800b034:	881b      	ldrh	r3, [r3, #0]
 800b036:	b29b      	uxth	r3, r3
 800b038:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b03c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b040:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800b044:	687a      	ldr	r2, [r7, #4]
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	781b      	ldrb	r3, [r3, #0]
 800b04a:	009b      	lsls	r3, r3, #2
 800b04c:	441a      	add	r2, r3
 800b04e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800b052:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b056:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b05a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b05e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b062:	b29b      	uxth	r3, r3
 800b064:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b066:	687a      	ldr	r2, [r7, #4]
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	781b      	ldrb	r3, [r3, #0]
 800b06c:	009b      	lsls	r3, r3, #2
 800b06e:	4413      	add	r3, r2
 800b070:	881b      	ldrh	r3, [r3, #0]
 800b072:	b29b      	uxth	r3, r3
 800b074:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b078:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b07c:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800b080:	687a      	ldr	r2, [r7, #4]
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	781b      	ldrb	r3, [r3, #0]
 800b086:	009b      	lsls	r3, r3, #2
 800b088:	441a      	add	r2, r3
 800b08a:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800b08e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b092:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b096:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b09a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800b0a2:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	379c      	adds	r7, #156	@ 0x9c
 800b0aa:	46bd      	mov	sp, r7
 800b0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b0:	4770      	bx	lr
 800b0b2:	bf00      	nop

0800b0b4 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b0b4:	b480      	push	{r7}
 800b0b6:	b08d      	sub	sp, #52	@ 0x34
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
 800b0bc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b0be:	683b      	ldr	r3, [r7, #0]
 800b0c0:	7b1b      	ldrb	r3, [r3, #12]
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	f040 808e 	bne.w	800b1e4 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800b0c8:	683b      	ldr	r3, [r7, #0]
 800b0ca:	785b      	ldrb	r3, [r3, #1]
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d044      	beq.n	800b15a <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b0d0:	687a      	ldr	r2, [r7, #4]
 800b0d2:	683b      	ldr	r3, [r7, #0]
 800b0d4:	781b      	ldrb	r3, [r3, #0]
 800b0d6:	009b      	lsls	r3, r3, #2
 800b0d8:	4413      	add	r3, r2
 800b0da:	881b      	ldrh	r3, [r3, #0]
 800b0dc:	81bb      	strh	r3, [r7, #12]
 800b0de:	89bb      	ldrh	r3, [r7, #12]
 800b0e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d01b      	beq.n	800b120 <USB_DeactivateEndpoint+0x6c>
 800b0e8:	687a      	ldr	r2, [r7, #4]
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	781b      	ldrb	r3, [r3, #0]
 800b0ee:	009b      	lsls	r3, r3, #2
 800b0f0:	4413      	add	r3, r2
 800b0f2:	881b      	ldrh	r3, [r3, #0]
 800b0f4:	b29b      	uxth	r3, r3
 800b0f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b0fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b0fe:	817b      	strh	r3, [r7, #10]
 800b100:	687a      	ldr	r2, [r7, #4]
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	781b      	ldrb	r3, [r3, #0]
 800b106:	009b      	lsls	r3, r3, #2
 800b108:	441a      	add	r2, r3
 800b10a:	897b      	ldrh	r3, [r7, #10]
 800b10c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b110:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b114:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b118:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b11c:	b29b      	uxth	r3, r3
 800b11e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b120:	687a      	ldr	r2, [r7, #4]
 800b122:	683b      	ldr	r3, [r7, #0]
 800b124:	781b      	ldrb	r3, [r3, #0]
 800b126:	009b      	lsls	r3, r3, #2
 800b128:	4413      	add	r3, r2
 800b12a:	881b      	ldrh	r3, [r3, #0]
 800b12c:	b29b      	uxth	r3, r3
 800b12e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b132:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b136:	813b      	strh	r3, [r7, #8]
 800b138:	687a      	ldr	r2, [r7, #4]
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	781b      	ldrb	r3, [r3, #0]
 800b13e:	009b      	lsls	r3, r3, #2
 800b140:	441a      	add	r2, r3
 800b142:	893b      	ldrh	r3, [r7, #8]
 800b144:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b148:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b14c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b150:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b154:	b29b      	uxth	r3, r3
 800b156:	8013      	strh	r3, [r2, #0]
 800b158:	e192      	b.n	800b480 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b15a:	687a      	ldr	r2, [r7, #4]
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	781b      	ldrb	r3, [r3, #0]
 800b160:	009b      	lsls	r3, r3, #2
 800b162:	4413      	add	r3, r2
 800b164:	881b      	ldrh	r3, [r3, #0]
 800b166:	827b      	strh	r3, [r7, #18]
 800b168:	8a7b      	ldrh	r3, [r7, #18]
 800b16a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d01b      	beq.n	800b1aa <USB_DeactivateEndpoint+0xf6>
 800b172:	687a      	ldr	r2, [r7, #4]
 800b174:	683b      	ldr	r3, [r7, #0]
 800b176:	781b      	ldrb	r3, [r3, #0]
 800b178:	009b      	lsls	r3, r3, #2
 800b17a:	4413      	add	r3, r2
 800b17c:	881b      	ldrh	r3, [r3, #0]
 800b17e:	b29b      	uxth	r3, r3
 800b180:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b184:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b188:	823b      	strh	r3, [r7, #16]
 800b18a:	687a      	ldr	r2, [r7, #4]
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	781b      	ldrb	r3, [r3, #0]
 800b190:	009b      	lsls	r3, r3, #2
 800b192:	441a      	add	r2, r3
 800b194:	8a3b      	ldrh	r3, [r7, #16]
 800b196:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b19a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b19e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b1a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1a6:	b29b      	uxth	r3, r3
 800b1a8:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b1aa:	687a      	ldr	r2, [r7, #4]
 800b1ac:	683b      	ldr	r3, [r7, #0]
 800b1ae:	781b      	ldrb	r3, [r3, #0]
 800b1b0:	009b      	lsls	r3, r3, #2
 800b1b2:	4413      	add	r3, r2
 800b1b4:	881b      	ldrh	r3, [r3, #0]
 800b1b6:	b29b      	uxth	r3, r3
 800b1b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b1bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b1c0:	81fb      	strh	r3, [r7, #14]
 800b1c2:	687a      	ldr	r2, [r7, #4]
 800b1c4:	683b      	ldr	r3, [r7, #0]
 800b1c6:	781b      	ldrb	r3, [r3, #0]
 800b1c8:	009b      	lsls	r3, r3, #2
 800b1ca:	441a      	add	r2, r3
 800b1cc:	89fb      	ldrh	r3, [r7, #14]
 800b1ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b1d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b1d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b1da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1de:	b29b      	uxth	r3, r3
 800b1e0:	8013      	strh	r3, [r2, #0]
 800b1e2:	e14d      	b.n	800b480 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800b1e4:	683b      	ldr	r3, [r7, #0]
 800b1e6:	785b      	ldrb	r3, [r3, #1]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	f040 80a5 	bne.w	800b338 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b1ee:	687a      	ldr	r2, [r7, #4]
 800b1f0:	683b      	ldr	r3, [r7, #0]
 800b1f2:	781b      	ldrb	r3, [r3, #0]
 800b1f4:	009b      	lsls	r3, r3, #2
 800b1f6:	4413      	add	r3, r2
 800b1f8:	881b      	ldrh	r3, [r3, #0]
 800b1fa:	843b      	strh	r3, [r7, #32]
 800b1fc:	8c3b      	ldrh	r3, [r7, #32]
 800b1fe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b202:	2b00      	cmp	r3, #0
 800b204:	d01b      	beq.n	800b23e <USB_DeactivateEndpoint+0x18a>
 800b206:	687a      	ldr	r2, [r7, #4]
 800b208:	683b      	ldr	r3, [r7, #0]
 800b20a:	781b      	ldrb	r3, [r3, #0]
 800b20c:	009b      	lsls	r3, r3, #2
 800b20e:	4413      	add	r3, r2
 800b210:	881b      	ldrh	r3, [r3, #0]
 800b212:	b29b      	uxth	r3, r3
 800b214:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b218:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b21c:	83fb      	strh	r3, [r7, #30]
 800b21e:	687a      	ldr	r2, [r7, #4]
 800b220:	683b      	ldr	r3, [r7, #0]
 800b222:	781b      	ldrb	r3, [r3, #0]
 800b224:	009b      	lsls	r3, r3, #2
 800b226:	441a      	add	r2, r3
 800b228:	8bfb      	ldrh	r3, [r7, #30]
 800b22a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b22e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b232:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b236:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b23a:	b29b      	uxth	r3, r3
 800b23c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b23e:	687a      	ldr	r2, [r7, #4]
 800b240:	683b      	ldr	r3, [r7, #0]
 800b242:	781b      	ldrb	r3, [r3, #0]
 800b244:	009b      	lsls	r3, r3, #2
 800b246:	4413      	add	r3, r2
 800b248:	881b      	ldrh	r3, [r3, #0]
 800b24a:	83bb      	strh	r3, [r7, #28]
 800b24c:	8bbb      	ldrh	r3, [r7, #28]
 800b24e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b252:	2b00      	cmp	r3, #0
 800b254:	d01b      	beq.n	800b28e <USB_DeactivateEndpoint+0x1da>
 800b256:	687a      	ldr	r2, [r7, #4]
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	781b      	ldrb	r3, [r3, #0]
 800b25c:	009b      	lsls	r3, r3, #2
 800b25e:	4413      	add	r3, r2
 800b260:	881b      	ldrh	r3, [r3, #0]
 800b262:	b29b      	uxth	r3, r3
 800b264:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b268:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b26c:	837b      	strh	r3, [r7, #26]
 800b26e:	687a      	ldr	r2, [r7, #4]
 800b270:	683b      	ldr	r3, [r7, #0]
 800b272:	781b      	ldrb	r3, [r3, #0]
 800b274:	009b      	lsls	r3, r3, #2
 800b276:	441a      	add	r2, r3
 800b278:	8b7b      	ldrh	r3, [r7, #26]
 800b27a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b27e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b282:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b286:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b28a:	b29b      	uxth	r3, r3
 800b28c:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800b28e:	687a      	ldr	r2, [r7, #4]
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	781b      	ldrb	r3, [r3, #0]
 800b294:	009b      	lsls	r3, r3, #2
 800b296:	4413      	add	r3, r2
 800b298:	881b      	ldrh	r3, [r3, #0]
 800b29a:	b29b      	uxth	r3, r3
 800b29c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b2a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2a4:	833b      	strh	r3, [r7, #24]
 800b2a6:	687a      	ldr	r2, [r7, #4]
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	781b      	ldrb	r3, [r3, #0]
 800b2ac:	009b      	lsls	r3, r3, #2
 800b2ae:	441a      	add	r2, r3
 800b2b0:	8b3b      	ldrh	r3, [r7, #24]
 800b2b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2b6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2ba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2be:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b2c2:	b29b      	uxth	r3, r3
 800b2c4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b2c6:	687a      	ldr	r2, [r7, #4]
 800b2c8:	683b      	ldr	r3, [r7, #0]
 800b2ca:	781b      	ldrb	r3, [r3, #0]
 800b2cc:	009b      	lsls	r3, r3, #2
 800b2ce:	4413      	add	r3, r2
 800b2d0:	881b      	ldrh	r3, [r3, #0]
 800b2d2:	b29b      	uxth	r3, r3
 800b2d4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b2d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2dc:	82fb      	strh	r3, [r7, #22]
 800b2de:	687a      	ldr	r2, [r7, #4]
 800b2e0:	683b      	ldr	r3, [r7, #0]
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	009b      	lsls	r3, r3, #2
 800b2e6:	441a      	add	r2, r3
 800b2e8:	8afb      	ldrh	r3, [r7, #22]
 800b2ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b2ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b2f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b2f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b2fa:	b29b      	uxth	r3, r3
 800b2fc:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b2fe:	687a      	ldr	r2, [r7, #4]
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	781b      	ldrb	r3, [r3, #0]
 800b304:	009b      	lsls	r3, r3, #2
 800b306:	4413      	add	r3, r2
 800b308:	881b      	ldrh	r3, [r3, #0]
 800b30a:	b29b      	uxth	r3, r3
 800b30c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b310:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b314:	82bb      	strh	r3, [r7, #20]
 800b316:	687a      	ldr	r2, [r7, #4]
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	009b      	lsls	r3, r3, #2
 800b31e:	441a      	add	r2, r3
 800b320:	8abb      	ldrh	r3, [r7, #20]
 800b322:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b326:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b32a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b32e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b332:	b29b      	uxth	r3, r3
 800b334:	8013      	strh	r3, [r2, #0]
 800b336:	e0a3      	b.n	800b480 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b338:	687a      	ldr	r2, [r7, #4]
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	781b      	ldrb	r3, [r3, #0]
 800b33e:	009b      	lsls	r3, r3, #2
 800b340:	4413      	add	r3, r2
 800b342:	881b      	ldrh	r3, [r3, #0]
 800b344:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800b346:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800b348:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b34c:	2b00      	cmp	r3, #0
 800b34e:	d01b      	beq.n	800b388 <USB_DeactivateEndpoint+0x2d4>
 800b350:	687a      	ldr	r2, [r7, #4]
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	781b      	ldrb	r3, [r3, #0]
 800b356:	009b      	lsls	r3, r3, #2
 800b358:	4413      	add	r3, r2
 800b35a:	881b      	ldrh	r3, [r3, #0]
 800b35c:	b29b      	uxth	r3, r3
 800b35e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b366:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800b368:	687a      	ldr	r2, [r7, #4]
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	781b      	ldrb	r3, [r3, #0]
 800b36e:	009b      	lsls	r3, r3, #2
 800b370:	441a      	add	r2, r3
 800b372:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800b374:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b378:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b37c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b380:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b384:	b29b      	uxth	r3, r3
 800b386:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	781b      	ldrb	r3, [r3, #0]
 800b38e:	009b      	lsls	r3, r3, #2
 800b390:	4413      	add	r3, r2
 800b392:	881b      	ldrh	r3, [r3, #0]
 800b394:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800b396:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800b398:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d01b      	beq.n	800b3d8 <USB_DeactivateEndpoint+0x324>
 800b3a0:	687a      	ldr	r2, [r7, #4]
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	009b      	lsls	r3, r3, #2
 800b3a8:	4413      	add	r3, r2
 800b3aa:	881b      	ldrh	r3, [r3, #0]
 800b3ac:	b29b      	uxth	r3, r3
 800b3ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3b6:	853b      	strh	r3, [r7, #40]	@ 0x28
 800b3b8:	687a      	ldr	r2, [r7, #4]
 800b3ba:	683b      	ldr	r3, [r7, #0]
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	009b      	lsls	r3, r3, #2
 800b3c0:	441a      	add	r2, r3
 800b3c2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800b3c4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b3c8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b3cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b3d0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800b3d4:	b29b      	uxth	r3, r3
 800b3d6:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800b3d8:	687a      	ldr	r2, [r7, #4]
 800b3da:	683b      	ldr	r3, [r7, #0]
 800b3dc:	781b      	ldrb	r3, [r3, #0]
 800b3de:	009b      	lsls	r3, r3, #2
 800b3e0:	4413      	add	r3, r2
 800b3e2:	881b      	ldrh	r3, [r3, #0]
 800b3e4:	b29b      	uxth	r3, r3
 800b3e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b3ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b3ee:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800b3f0:	687a      	ldr	r2, [r7, #4]
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	781b      	ldrb	r3, [r3, #0]
 800b3f6:	009b      	lsls	r3, r3, #2
 800b3f8:	441a      	add	r2, r3
 800b3fa:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800b3fc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b400:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b404:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800b408:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b40c:	b29b      	uxth	r3, r3
 800b40e:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800b410:	687a      	ldr	r2, [r7, #4]
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	781b      	ldrb	r3, [r3, #0]
 800b416:	009b      	lsls	r3, r3, #2
 800b418:	4413      	add	r3, r2
 800b41a:	881b      	ldrh	r3, [r3, #0]
 800b41c:	b29b      	uxth	r3, r3
 800b41e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b422:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b426:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800b428:	687a      	ldr	r2, [r7, #4]
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	781b      	ldrb	r3, [r3, #0]
 800b42e:	009b      	lsls	r3, r3, #2
 800b430:	441a      	add	r2, r3
 800b432:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800b434:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b438:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b43c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b440:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b444:	b29b      	uxth	r3, r3
 800b446:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800b448:	687a      	ldr	r2, [r7, #4]
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	781b      	ldrb	r3, [r3, #0]
 800b44e:	009b      	lsls	r3, r3, #2
 800b450:	4413      	add	r3, r2
 800b452:	881b      	ldrh	r3, [r3, #0]
 800b454:	b29b      	uxth	r3, r3
 800b456:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b45a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b45e:	847b      	strh	r3, [r7, #34]	@ 0x22
 800b460:	687a      	ldr	r2, [r7, #4]
 800b462:	683b      	ldr	r3, [r7, #0]
 800b464:	781b      	ldrb	r3, [r3, #0]
 800b466:	009b      	lsls	r3, r3, #2
 800b468:	441a      	add	r2, r3
 800b46a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800b46c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b470:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b474:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800b478:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b47c:	b29b      	uxth	r3, r3
 800b47e:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800b480:	2300      	movs	r3, #0
}
 800b482:	4618      	mov	r0, r3
 800b484:	3734      	adds	r7, #52	@ 0x34
 800b486:	46bd      	mov	sp, r7
 800b488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48c:	4770      	bx	lr

0800b48e <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b48e:	b580      	push	{r7, lr}
 800b490:	b0ac      	sub	sp, #176	@ 0xb0
 800b492:	af00      	add	r7, sp, #0
 800b494:	6078      	str	r0, [r7, #4]
 800b496:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b498:	683b      	ldr	r3, [r7, #0]
 800b49a:	785b      	ldrb	r3, [r3, #1]
 800b49c:	2b01      	cmp	r3, #1
 800b49e:	f040 84ca 	bne.w	800be36 <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800b4a2:	683b      	ldr	r3, [r7, #0]
 800b4a4:	699a      	ldr	r2, [r3, #24]
 800b4a6:	683b      	ldr	r3, [r7, #0]
 800b4a8:	691b      	ldr	r3, [r3, #16]
 800b4aa:	429a      	cmp	r2, r3
 800b4ac:	d904      	bls.n	800b4b8 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800b4ae:	683b      	ldr	r3, [r7, #0]
 800b4b0:	691b      	ldr	r3, [r3, #16]
 800b4b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b4b6:	e003      	b.n	800b4c0 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	699b      	ldr	r3, [r3, #24]
 800b4bc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	7b1b      	ldrb	r3, [r3, #12]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d122      	bne.n	800b50e <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800b4c8:	683b      	ldr	r3, [r7, #0]
 800b4ca:	6959      	ldr	r1, [r3, #20]
 800b4cc:	683b      	ldr	r3, [r7, #0]
 800b4ce:	88da      	ldrh	r2, [r3, #6]
 800b4d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b4d4:	b29b      	uxth	r3, r3
 800b4d6:	6878      	ldr	r0, [r7, #4]
 800b4d8:	f000 febd 	bl	800c256 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	613b      	str	r3, [r7, #16]
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b4e6:	b29b      	uxth	r3, r3
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	693b      	ldr	r3, [r7, #16]
 800b4ec:	4413      	add	r3, r2
 800b4ee:	613b      	str	r3, [r7, #16]
 800b4f0:	683b      	ldr	r3, [r7, #0]
 800b4f2:	781b      	ldrb	r3, [r3, #0]
 800b4f4:	00da      	lsls	r2, r3, #3
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	4413      	add	r3, r2
 800b4fa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b4fe:	60fb      	str	r3, [r7, #12]
 800b500:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b504:	b29a      	uxth	r2, r3
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	801a      	strh	r2, [r3, #0]
 800b50a:	f000 bc6f 	b.w	800bdec <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800b50e:	683b      	ldr	r3, [r7, #0]
 800b510:	78db      	ldrb	r3, [r3, #3]
 800b512:	2b02      	cmp	r3, #2
 800b514:	f040 831e 	bne.w	800bb54 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800b518:	683b      	ldr	r3, [r7, #0]
 800b51a:	6a1a      	ldr	r2, [r3, #32]
 800b51c:	683b      	ldr	r3, [r7, #0]
 800b51e:	691b      	ldr	r3, [r3, #16]
 800b520:	429a      	cmp	r2, r3
 800b522:	f240 82cf 	bls.w	800bac4 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800b526:	687a      	ldr	r2, [r7, #4]
 800b528:	683b      	ldr	r3, [r7, #0]
 800b52a:	781b      	ldrb	r3, [r3, #0]
 800b52c:	009b      	lsls	r3, r3, #2
 800b52e:	4413      	add	r3, r2
 800b530:	881b      	ldrh	r3, [r3, #0]
 800b532:	b29b      	uxth	r3, r3
 800b534:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b538:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b53c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800b540:	687a      	ldr	r2, [r7, #4]
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	781b      	ldrb	r3, [r3, #0]
 800b546:	009b      	lsls	r3, r3, #2
 800b548:	441a      	add	r2, r3
 800b54a:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800b54e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800b552:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800b556:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800b55a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b55e:	b29b      	uxth	r3, r3
 800b560:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	6a1a      	ldr	r2, [r3, #32]
 800b566:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b56a:	1ad2      	subs	r2, r2, r3
 800b56c:	683b      	ldr	r3, [r7, #0]
 800b56e:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800b570:	687a      	ldr	r2, [r7, #4]
 800b572:	683b      	ldr	r3, [r7, #0]
 800b574:	781b      	ldrb	r3, [r3, #0]
 800b576:	009b      	lsls	r3, r3, #2
 800b578:	4413      	add	r3, r2
 800b57a:	881b      	ldrh	r3, [r3, #0]
 800b57c:	b29b      	uxth	r3, r3
 800b57e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b582:	2b00      	cmp	r3, #0
 800b584:	f000 814f 	beq.w	800b826 <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	633b      	str	r3, [r7, #48]	@ 0x30
 800b58c:	683b      	ldr	r3, [r7, #0]
 800b58e:	785b      	ldrb	r3, [r3, #1]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d16b      	bne.n	800b66c <USB_EPStartXfer+0x1de>
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	461a      	mov	r2, r3
 800b5a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5a4:	4413      	add	r3, r2
 800b5a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	781b      	ldrb	r3, [r3, #0]
 800b5ac:	00da      	lsls	r2, r3, #3
 800b5ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b5b0:	4413      	add	r3, r2
 800b5b2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b5b6:	627b      	str	r3, [r7, #36]	@ 0x24
 800b5b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5ba:	881b      	ldrh	r3, [r3, #0]
 800b5bc:	b29b      	uxth	r3, r3
 800b5be:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b5c2:	b29a      	uxth	r2, r3
 800b5c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5c6:	801a      	strh	r2, [r3, #0]
 800b5c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d10a      	bne.n	800b5e6 <USB_EPStartXfer+0x158>
 800b5d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5d2:	881b      	ldrh	r3, [r3, #0]
 800b5d4:	b29b      	uxth	r3, r3
 800b5d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b5da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b5de:	b29a      	uxth	r2, r3
 800b5e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b5e2:	801a      	strh	r2, [r3, #0]
 800b5e4:	e05b      	b.n	800b69e <USB_EPStartXfer+0x210>
 800b5e6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5ea:	2b3e      	cmp	r3, #62	@ 0x3e
 800b5ec:	d81c      	bhi.n	800b628 <USB_EPStartXfer+0x19a>
 800b5ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5f2:	085b      	lsrs	r3, r3, #1
 800b5f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b5f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b5fc:	f003 0301 	and.w	r3, r3, #1
 800b600:	2b00      	cmp	r3, #0
 800b602:	d004      	beq.n	800b60e <USB_EPStartXfer+0x180>
 800b604:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b608:	3301      	adds	r3, #1
 800b60a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b610:	881b      	ldrh	r3, [r3, #0]
 800b612:	b29a      	uxth	r2, r3
 800b614:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b618:	b29b      	uxth	r3, r3
 800b61a:	029b      	lsls	r3, r3, #10
 800b61c:	b29b      	uxth	r3, r3
 800b61e:	4313      	orrs	r3, r2
 800b620:	b29a      	uxth	r2, r3
 800b622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b624:	801a      	strh	r2, [r3, #0]
 800b626:	e03a      	b.n	800b69e <USB_EPStartXfer+0x210>
 800b628:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b62c:	095b      	lsrs	r3, r3, #5
 800b62e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b632:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b636:	f003 031f 	and.w	r3, r3, #31
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d104      	bne.n	800b648 <USB_EPStartXfer+0x1ba>
 800b63e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b642:	3b01      	subs	r3, #1
 800b644:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b648:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b64a:	881b      	ldrh	r3, [r3, #0]
 800b64c:	b29a      	uxth	r2, r3
 800b64e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b652:	b29b      	uxth	r3, r3
 800b654:	029b      	lsls	r3, r3, #10
 800b656:	b29b      	uxth	r3, r3
 800b658:	4313      	orrs	r3, r2
 800b65a:	b29b      	uxth	r3, r3
 800b65c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b660:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b664:	b29a      	uxth	r2, r3
 800b666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b668:	801a      	strh	r2, [r3, #0]
 800b66a:	e018      	b.n	800b69e <USB_EPStartXfer+0x210>
 800b66c:	683b      	ldr	r3, [r7, #0]
 800b66e:	785b      	ldrb	r3, [r3, #1]
 800b670:	2b01      	cmp	r3, #1
 800b672:	d114      	bne.n	800b69e <USB_EPStartXfer+0x210>
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b67a:	b29b      	uxth	r3, r3
 800b67c:	461a      	mov	r2, r3
 800b67e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b680:	4413      	add	r3, r2
 800b682:	633b      	str	r3, [r7, #48]	@ 0x30
 800b684:	683b      	ldr	r3, [r7, #0]
 800b686:	781b      	ldrb	r3, [r3, #0]
 800b688:	00da      	lsls	r2, r3, #3
 800b68a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b68c:	4413      	add	r3, r2
 800b68e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b692:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b694:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b698:	b29a      	uxth	r2, r3
 800b69a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b69c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800b69e:	683b      	ldr	r3, [r7, #0]
 800b6a0:	895b      	ldrh	r3, [r3, #10]
 800b6a2:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b6a6:	683b      	ldr	r3, [r7, #0]
 800b6a8:	6959      	ldr	r1, [r3, #20]
 800b6aa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6ae:	b29b      	uxth	r3, r3
 800b6b0:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f000 fdce 	bl	800c256 <USB_WritePMA>
            ep->xfer_buff += len;
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	695a      	ldr	r2, [r3, #20]
 800b6be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6c2:	441a      	add	r2, r3
 800b6c4:	683b      	ldr	r3, [r7, #0]
 800b6c6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	6a1a      	ldr	r2, [r3, #32]
 800b6cc:	683b      	ldr	r3, [r7, #0]
 800b6ce:	691b      	ldr	r3, [r3, #16]
 800b6d0:	429a      	cmp	r2, r3
 800b6d2:	d907      	bls.n	800b6e4 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800b6d4:	683b      	ldr	r3, [r7, #0]
 800b6d6:	6a1a      	ldr	r2, [r3, #32]
 800b6d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b6dc:	1ad2      	subs	r2, r2, r3
 800b6de:	683b      	ldr	r3, [r7, #0]
 800b6e0:	621a      	str	r2, [r3, #32]
 800b6e2:	e006      	b.n	800b6f2 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800b6e4:	683b      	ldr	r3, [r7, #0]
 800b6e6:	6a1b      	ldr	r3, [r3, #32]
 800b6e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	785b      	ldrb	r3, [r3, #1]
 800b6f6:	2b00      	cmp	r3, #0
 800b6f8:	d16b      	bne.n	800b7d2 <USB_EPStartXfer+0x344>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	61bb      	str	r3, [r7, #24]
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b704:	b29b      	uxth	r3, r3
 800b706:	461a      	mov	r2, r3
 800b708:	69bb      	ldr	r3, [r7, #24]
 800b70a:	4413      	add	r3, r2
 800b70c:	61bb      	str	r3, [r7, #24]
 800b70e:	683b      	ldr	r3, [r7, #0]
 800b710:	781b      	ldrb	r3, [r3, #0]
 800b712:	00da      	lsls	r2, r3, #3
 800b714:	69bb      	ldr	r3, [r7, #24]
 800b716:	4413      	add	r3, r2
 800b718:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b71c:	617b      	str	r3, [r7, #20]
 800b71e:	697b      	ldr	r3, [r7, #20]
 800b720:	881b      	ldrh	r3, [r3, #0]
 800b722:	b29b      	uxth	r3, r3
 800b724:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b728:	b29a      	uxth	r2, r3
 800b72a:	697b      	ldr	r3, [r7, #20]
 800b72c:	801a      	strh	r2, [r3, #0]
 800b72e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b732:	2b00      	cmp	r3, #0
 800b734:	d10a      	bne.n	800b74c <USB_EPStartXfer+0x2be>
 800b736:	697b      	ldr	r3, [r7, #20]
 800b738:	881b      	ldrh	r3, [r3, #0]
 800b73a:	b29b      	uxth	r3, r3
 800b73c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b740:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b744:	b29a      	uxth	r2, r3
 800b746:	697b      	ldr	r3, [r7, #20]
 800b748:	801a      	strh	r2, [r3, #0]
 800b74a:	e05d      	b.n	800b808 <USB_EPStartXfer+0x37a>
 800b74c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b750:	2b3e      	cmp	r3, #62	@ 0x3e
 800b752:	d81c      	bhi.n	800b78e <USB_EPStartXfer+0x300>
 800b754:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b758:	085b      	lsrs	r3, r3, #1
 800b75a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b75e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b762:	f003 0301 	and.w	r3, r3, #1
 800b766:	2b00      	cmp	r3, #0
 800b768:	d004      	beq.n	800b774 <USB_EPStartXfer+0x2e6>
 800b76a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b76e:	3301      	adds	r3, #1
 800b770:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b774:	697b      	ldr	r3, [r7, #20]
 800b776:	881b      	ldrh	r3, [r3, #0]
 800b778:	b29a      	uxth	r2, r3
 800b77a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b77e:	b29b      	uxth	r3, r3
 800b780:	029b      	lsls	r3, r3, #10
 800b782:	b29b      	uxth	r3, r3
 800b784:	4313      	orrs	r3, r2
 800b786:	b29a      	uxth	r2, r3
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	801a      	strh	r2, [r3, #0]
 800b78c:	e03c      	b.n	800b808 <USB_EPStartXfer+0x37a>
 800b78e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b792:	095b      	lsrs	r3, r3, #5
 800b794:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b798:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b79c:	f003 031f 	and.w	r3, r3, #31
 800b7a0:	2b00      	cmp	r3, #0
 800b7a2:	d104      	bne.n	800b7ae <USB_EPStartXfer+0x320>
 800b7a4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b7a8:	3b01      	subs	r3, #1
 800b7aa:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800b7ae:	697b      	ldr	r3, [r7, #20]
 800b7b0:	881b      	ldrh	r3, [r3, #0]
 800b7b2:	b29a      	uxth	r2, r3
 800b7b4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b7b8:	b29b      	uxth	r3, r3
 800b7ba:	029b      	lsls	r3, r3, #10
 800b7bc:	b29b      	uxth	r3, r3
 800b7be:	4313      	orrs	r3, r2
 800b7c0:	b29b      	uxth	r3, r3
 800b7c2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b7c6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b7ca:	b29a      	uxth	r2, r3
 800b7cc:	697b      	ldr	r3, [r7, #20]
 800b7ce:	801a      	strh	r2, [r3, #0]
 800b7d0:	e01a      	b.n	800b808 <USB_EPStartXfer+0x37a>
 800b7d2:	683b      	ldr	r3, [r7, #0]
 800b7d4:	785b      	ldrb	r3, [r3, #1]
 800b7d6:	2b01      	cmp	r3, #1
 800b7d8:	d116      	bne.n	800b808 <USB_EPStartXfer+0x37a>
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	623b      	str	r3, [r7, #32]
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b7e4:	b29b      	uxth	r3, r3
 800b7e6:	461a      	mov	r2, r3
 800b7e8:	6a3b      	ldr	r3, [r7, #32]
 800b7ea:	4413      	add	r3, r2
 800b7ec:	623b      	str	r3, [r7, #32]
 800b7ee:	683b      	ldr	r3, [r7, #0]
 800b7f0:	781b      	ldrb	r3, [r3, #0]
 800b7f2:	00da      	lsls	r2, r3, #3
 800b7f4:	6a3b      	ldr	r3, [r7, #32]
 800b7f6:	4413      	add	r3, r2
 800b7f8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b7fc:	61fb      	str	r3, [r7, #28]
 800b7fe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b802:	b29a      	uxth	r2, r3
 800b804:	69fb      	ldr	r3, [r7, #28]
 800b806:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b808:	683b      	ldr	r3, [r7, #0]
 800b80a:	891b      	ldrh	r3, [r3, #8]
 800b80c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b810:	683b      	ldr	r3, [r7, #0]
 800b812:	6959      	ldr	r1, [r3, #20]
 800b814:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b818:	b29b      	uxth	r3, r3
 800b81a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b81e:	6878      	ldr	r0, [r7, #4]
 800b820:	f000 fd19 	bl	800c256 <USB_WritePMA>
 800b824:	e2e2      	b.n	800bdec <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800b826:	683b      	ldr	r3, [r7, #0]
 800b828:	785b      	ldrb	r3, [r3, #1]
 800b82a:	2b00      	cmp	r3, #0
 800b82c:	d16b      	bne.n	800b906 <USB_EPStartXfer+0x478>
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b838:	b29b      	uxth	r3, r3
 800b83a:	461a      	mov	r2, r3
 800b83c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b83e:	4413      	add	r3, r2
 800b840:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	781b      	ldrb	r3, [r3, #0]
 800b846:	00da      	lsls	r2, r3, #3
 800b848:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b84a:	4413      	add	r3, r2
 800b84c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b850:	647b      	str	r3, [r7, #68]	@ 0x44
 800b852:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b854:	881b      	ldrh	r3, [r3, #0]
 800b856:	b29b      	uxth	r3, r3
 800b858:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b85c:	b29a      	uxth	r2, r3
 800b85e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b860:	801a      	strh	r2, [r3, #0]
 800b862:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b866:	2b00      	cmp	r3, #0
 800b868:	d10a      	bne.n	800b880 <USB_EPStartXfer+0x3f2>
 800b86a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b86c:	881b      	ldrh	r3, [r3, #0]
 800b86e:	b29b      	uxth	r3, r3
 800b870:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b874:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b878:	b29a      	uxth	r2, r3
 800b87a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b87c:	801a      	strh	r2, [r3, #0]
 800b87e:	e05d      	b.n	800b93c <USB_EPStartXfer+0x4ae>
 800b880:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b884:	2b3e      	cmp	r3, #62	@ 0x3e
 800b886:	d81c      	bhi.n	800b8c2 <USB_EPStartXfer+0x434>
 800b888:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b88c:	085b      	lsrs	r3, r3, #1
 800b88e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b892:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b896:	f003 0301 	and.w	r3, r3, #1
 800b89a:	2b00      	cmp	r3, #0
 800b89c:	d004      	beq.n	800b8a8 <USB_EPStartXfer+0x41a>
 800b89e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b8a2:	3301      	adds	r3, #1
 800b8a4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b8a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8aa:	881b      	ldrh	r3, [r3, #0]
 800b8ac:	b29a      	uxth	r2, r3
 800b8ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b8b2:	b29b      	uxth	r3, r3
 800b8b4:	029b      	lsls	r3, r3, #10
 800b8b6:	b29b      	uxth	r3, r3
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	b29a      	uxth	r2, r3
 800b8bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8be:	801a      	strh	r2, [r3, #0]
 800b8c0:	e03c      	b.n	800b93c <USB_EPStartXfer+0x4ae>
 800b8c2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8c6:	095b      	lsrs	r3, r3, #5
 800b8c8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b8cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8d0:	f003 031f 	and.w	r3, r3, #31
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d104      	bne.n	800b8e2 <USB_EPStartXfer+0x454>
 800b8d8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b8dc:	3b01      	subs	r3, #1
 800b8de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b8e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b8e4:	881b      	ldrh	r3, [r3, #0]
 800b8e6:	b29a      	uxth	r2, r3
 800b8e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b8ec:	b29b      	uxth	r3, r3
 800b8ee:	029b      	lsls	r3, r3, #10
 800b8f0:	b29b      	uxth	r3, r3
 800b8f2:	4313      	orrs	r3, r2
 800b8f4:	b29b      	uxth	r3, r3
 800b8f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b8fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b8fe:	b29a      	uxth	r2, r3
 800b900:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b902:	801a      	strh	r2, [r3, #0]
 800b904:	e01a      	b.n	800b93c <USB_EPStartXfer+0x4ae>
 800b906:	683b      	ldr	r3, [r7, #0]
 800b908:	785b      	ldrb	r3, [r3, #1]
 800b90a:	2b01      	cmp	r3, #1
 800b90c:	d116      	bne.n	800b93c <USB_EPStartXfer+0x4ae>
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	653b      	str	r3, [r7, #80]	@ 0x50
 800b912:	687b      	ldr	r3, [r7, #4]
 800b914:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b918:	b29b      	uxth	r3, r3
 800b91a:	461a      	mov	r2, r3
 800b91c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b91e:	4413      	add	r3, r2
 800b920:	653b      	str	r3, [r7, #80]	@ 0x50
 800b922:	683b      	ldr	r3, [r7, #0]
 800b924:	781b      	ldrb	r3, [r3, #0]
 800b926:	00da      	lsls	r2, r3, #3
 800b928:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b92a:	4413      	add	r3, r2
 800b92c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800b930:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b936:	b29a      	uxth	r2, r3
 800b938:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b93a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800b93c:	683b      	ldr	r3, [r7, #0]
 800b93e:	891b      	ldrh	r3, [r3, #8]
 800b940:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800b944:	683b      	ldr	r3, [r7, #0]
 800b946:	6959      	ldr	r1, [r3, #20]
 800b948:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b94c:	b29b      	uxth	r3, r3
 800b94e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800b952:	6878      	ldr	r0, [r7, #4]
 800b954:	f000 fc7f 	bl	800c256 <USB_WritePMA>
            ep->xfer_buff += len;
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	695a      	ldr	r2, [r3, #20]
 800b95c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b960:	441a      	add	r2, r3
 800b962:	683b      	ldr	r3, [r7, #0]
 800b964:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	6a1a      	ldr	r2, [r3, #32]
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	691b      	ldr	r3, [r3, #16]
 800b96e:	429a      	cmp	r2, r3
 800b970:	d907      	bls.n	800b982 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	6a1a      	ldr	r2, [r3, #32]
 800b976:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b97a:	1ad2      	subs	r2, r2, r3
 800b97c:	683b      	ldr	r3, [r7, #0]
 800b97e:	621a      	str	r2, [r3, #32]
 800b980:	e006      	b.n	800b990 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	6a1b      	ldr	r3, [r3, #32]
 800b986:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800b98a:	683b      	ldr	r3, [r7, #0]
 800b98c:	2200      	movs	r2, #0
 800b98e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	643b      	str	r3, [r7, #64]	@ 0x40
 800b994:	683b      	ldr	r3, [r7, #0]
 800b996:	785b      	ldrb	r3, [r3, #1]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	d16b      	bne.n	800ba74 <USB_EPStartXfer+0x5e6>
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800b9a6:	b29b      	uxth	r3, r3
 800b9a8:	461a      	mov	r2, r3
 800b9aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9ac:	4413      	add	r3, r2
 800b9ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b9b0:	683b      	ldr	r3, [r7, #0]
 800b9b2:	781b      	ldrb	r3, [r3, #0]
 800b9b4:	00da      	lsls	r2, r3, #3
 800b9b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9b8:	4413      	add	r3, r2
 800b9ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800b9be:	637b      	str	r3, [r7, #52]	@ 0x34
 800b9c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9c2:	881b      	ldrh	r3, [r3, #0]
 800b9c4:	b29b      	uxth	r3, r3
 800b9c6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b9ca:	b29a      	uxth	r2, r3
 800b9cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9ce:	801a      	strh	r2, [r3, #0]
 800b9d0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d10a      	bne.n	800b9ee <USB_EPStartXfer+0x560>
 800b9d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9da:	881b      	ldrh	r3, [r3, #0]
 800b9dc:	b29b      	uxth	r3, r3
 800b9de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800b9e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800b9e6:	b29a      	uxth	r2, r3
 800b9e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9ea:	801a      	strh	r2, [r3, #0]
 800b9ec:	e05b      	b.n	800baa6 <USB_EPStartXfer+0x618>
 800b9ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9f2:	2b3e      	cmp	r3, #62	@ 0x3e
 800b9f4:	d81c      	bhi.n	800ba30 <USB_EPStartXfer+0x5a2>
 800b9f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b9fa:	085b      	lsrs	r3, r3, #1
 800b9fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ba00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba04:	f003 0301 	and.w	r3, r3, #1
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d004      	beq.n	800ba16 <USB_EPStartXfer+0x588>
 800ba0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba10:	3301      	adds	r3, #1
 800ba12:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ba16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba18:	881b      	ldrh	r3, [r3, #0]
 800ba1a:	b29a      	uxth	r2, r3
 800ba1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba20:	b29b      	uxth	r3, r3
 800ba22:	029b      	lsls	r3, r3, #10
 800ba24:	b29b      	uxth	r3, r3
 800ba26:	4313      	orrs	r3, r2
 800ba28:	b29a      	uxth	r2, r3
 800ba2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba2c:	801a      	strh	r2, [r3, #0]
 800ba2e:	e03a      	b.n	800baa6 <USB_EPStartXfer+0x618>
 800ba30:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba34:	095b      	lsrs	r3, r3, #5
 800ba36:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ba3a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ba3e:	f003 031f 	and.w	r3, r3, #31
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d104      	bne.n	800ba50 <USB_EPStartXfer+0x5c2>
 800ba46:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba4a:	3b01      	subs	r3, #1
 800ba4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800ba50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba52:	881b      	ldrh	r3, [r3, #0]
 800ba54:	b29a      	uxth	r2, r3
 800ba56:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800ba5a:	b29b      	uxth	r3, r3
 800ba5c:	029b      	lsls	r3, r3, #10
 800ba5e:	b29b      	uxth	r3, r3
 800ba60:	4313      	orrs	r3, r2
 800ba62:	b29b      	uxth	r3, r3
 800ba64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ba68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ba6c:	b29a      	uxth	r2, r3
 800ba6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ba70:	801a      	strh	r2, [r3, #0]
 800ba72:	e018      	b.n	800baa6 <USB_EPStartXfer+0x618>
 800ba74:	683b      	ldr	r3, [r7, #0]
 800ba76:	785b      	ldrb	r3, [r3, #1]
 800ba78:	2b01      	cmp	r3, #1
 800ba7a:	d114      	bne.n	800baa6 <USB_EPStartXfer+0x618>
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ba82:	b29b      	uxth	r3, r3
 800ba84:	461a      	mov	r2, r3
 800ba86:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba88:	4413      	add	r3, r2
 800ba8a:	643b      	str	r3, [r7, #64]	@ 0x40
 800ba8c:	683b      	ldr	r3, [r7, #0]
 800ba8e:	781b      	ldrb	r3, [r3, #0]
 800ba90:	00da      	lsls	r2, r3, #3
 800ba92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba94:	4413      	add	r3, r2
 800ba96:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ba9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ba9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800baa0:	b29a      	uxth	r2, r3
 800baa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800baa4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800baa6:	683b      	ldr	r3, [r7, #0]
 800baa8:	895b      	ldrh	r3, [r3, #10]
 800baaa:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800baae:	683b      	ldr	r3, [r7, #0]
 800bab0:	6959      	ldr	r1, [r3, #20]
 800bab2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bab6:	b29b      	uxth	r3, r3
 800bab8:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f000 fbca 	bl	800c256 <USB_WritePMA>
 800bac2:	e193      	b.n	800bdec <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800bac4:	683b      	ldr	r3, [r7, #0]
 800bac6:	6a1b      	ldr	r3, [r3, #32]
 800bac8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800bacc:	687a      	ldr	r2, [r7, #4]
 800bace:	683b      	ldr	r3, [r7, #0]
 800bad0:	781b      	ldrb	r3, [r3, #0]
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	4413      	add	r3, r2
 800bad6:	881b      	ldrh	r3, [r3, #0]
 800bad8:	b29b      	uxth	r3, r3
 800bada:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800bade:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bae2:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800bae6:	687a      	ldr	r2, [r7, #4]
 800bae8:	683b      	ldr	r3, [r7, #0]
 800baea:	781b      	ldrb	r3, [r3, #0]
 800baec:	009b      	lsls	r3, r3, #2
 800baee:	441a      	add	r2, r3
 800baf0:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800baf4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800baf8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bafc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bb00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bb04:	b29b      	uxth	r3, r3
 800bb06:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb12:	b29b      	uxth	r3, r3
 800bb14:	461a      	mov	r2, r3
 800bb16:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb18:	4413      	add	r3, r2
 800bb1a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800bb1c:	683b      	ldr	r3, [r7, #0]
 800bb1e:	781b      	ldrb	r3, [r3, #0]
 800bb20:	00da      	lsls	r2, r3, #3
 800bb22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800bb24:	4413      	add	r3, r2
 800bb26:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bb2a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800bb2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb30:	b29a      	uxth	r2, r3
 800bb32:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800bb34:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bb36:	683b      	ldr	r3, [r7, #0]
 800bb38:	891b      	ldrh	r3, [r3, #8]
 800bb3a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bb3e:	683b      	ldr	r3, [r7, #0]
 800bb40:	6959      	ldr	r1, [r3, #20]
 800bb42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb46:	b29b      	uxth	r3, r3
 800bb48:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bb4c:	6878      	ldr	r0, [r7, #4]
 800bb4e:	f000 fb82 	bl	800c256 <USB_WritePMA>
 800bb52:	e14b      	b.n	800bdec <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800bb54:	683b      	ldr	r3, [r7, #0]
 800bb56:	6a1a      	ldr	r2, [r3, #32]
 800bb58:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bb5c:	1ad2      	subs	r2, r2, r3
 800bb5e:	683b      	ldr	r3, [r7, #0]
 800bb60:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800bb62:	687a      	ldr	r2, [r7, #4]
 800bb64:	683b      	ldr	r3, [r7, #0]
 800bb66:	781b      	ldrb	r3, [r3, #0]
 800bb68:	009b      	lsls	r3, r3, #2
 800bb6a:	4413      	add	r3, r2
 800bb6c:	881b      	ldrh	r3, [r3, #0]
 800bb6e:	b29b      	uxth	r3, r3
 800bb70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bb74:	2b00      	cmp	r3, #0
 800bb76:	f000 809a 	beq.w	800bcae <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	673b      	str	r3, [r7, #112]	@ 0x70
 800bb7e:	683b      	ldr	r3, [r7, #0]
 800bb80:	785b      	ldrb	r3, [r3, #1]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d16b      	bne.n	800bc5e <USB_EPStartXfer+0x7d0>
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bb90:	b29b      	uxth	r3, r3
 800bb92:	461a      	mov	r2, r3
 800bb94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bb96:	4413      	add	r3, r2
 800bb98:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bb9a:	683b      	ldr	r3, [r7, #0]
 800bb9c:	781b      	ldrb	r3, [r3, #0]
 800bb9e:	00da      	lsls	r2, r3, #3
 800bba0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800bba2:	4413      	add	r3, r2
 800bba4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bba8:	667b      	str	r3, [r7, #100]	@ 0x64
 800bbaa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbac:	881b      	ldrh	r3, [r3, #0]
 800bbae:	b29b      	uxth	r3, r3
 800bbb0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bbb4:	b29a      	uxth	r2, r3
 800bbb6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbb8:	801a      	strh	r2, [r3, #0]
 800bbba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d10a      	bne.n	800bbd8 <USB_EPStartXfer+0x74a>
 800bbc2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbc4:	881b      	ldrh	r3, [r3, #0]
 800bbc6:	b29b      	uxth	r3, r3
 800bbc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bbcc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bbd0:	b29a      	uxth	r2, r3
 800bbd2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bbd4:	801a      	strh	r2, [r3, #0]
 800bbd6:	e05b      	b.n	800bc90 <USB_EPStartXfer+0x802>
 800bbd8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbdc:	2b3e      	cmp	r3, #62	@ 0x3e
 800bbde:	d81c      	bhi.n	800bc1a <USB_EPStartXfer+0x78c>
 800bbe0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbe4:	085b      	lsrs	r3, r3, #1
 800bbe6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bbea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bbee:	f003 0301 	and.w	r3, r3, #1
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	d004      	beq.n	800bc00 <USB_EPStartXfer+0x772>
 800bbf6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bbfa:	3301      	adds	r3, #1
 800bbfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bc00:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc02:	881b      	ldrh	r3, [r3, #0]
 800bc04:	b29a      	uxth	r2, r3
 800bc06:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bc0a:	b29b      	uxth	r3, r3
 800bc0c:	029b      	lsls	r3, r3, #10
 800bc0e:	b29b      	uxth	r3, r3
 800bc10:	4313      	orrs	r3, r2
 800bc12:	b29a      	uxth	r2, r3
 800bc14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc16:	801a      	strh	r2, [r3, #0]
 800bc18:	e03a      	b.n	800bc90 <USB_EPStartXfer+0x802>
 800bc1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc1e:	095b      	lsrs	r3, r3, #5
 800bc20:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bc24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc28:	f003 031f 	and.w	r3, r3, #31
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d104      	bne.n	800bc3a <USB_EPStartXfer+0x7ac>
 800bc30:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bc34:	3b01      	subs	r3, #1
 800bc36:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800bc3a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc3c:	881b      	ldrh	r3, [r3, #0]
 800bc3e:	b29a      	uxth	r2, r3
 800bc40:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bc44:	b29b      	uxth	r3, r3
 800bc46:	029b      	lsls	r3, r3, #10
 800bc48:	b29b      	uxth	r3, r3
 800bc4a:	4313      	orrs	r3, r2
 800bc4c:	b29b      	uxth	r3, r3
 800bc4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bc52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bc56:	b29a      	uxth	r2, r3
 800bc58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800bc5a:	801a      	strh	r2, [r3, #0]
 800bc5c:	e018      	b.n	800bc90 <USB_EPStartXfer+0x802>
 800bc5e:	683b      	ldr	r3, [r7, #0]
 800bc60:	785b      	ldrb	r3, [r3, #1]
 800bc62:	2b01      	cmp	r3, #1
 800bc64:	d114      	bne.n	800bc90 <USB_EPStartXfer+0x802>
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bc6c:	b29b      	uxth	r3, r3
 800bc6e:	461a      	mov	r2, r3
 800bc70:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc72:	4413      	add	r3, r2
 800bc74:	673b      	str	r3, [r7, #112]	@ 0x70
 800bc76:	683b      	ldr	r3, [r7, #0]
 800bc78:	781b      	ldrb	r3, [r3, #0]
 800bc7a:	00da      	lsls	r2, r3, #3
 800bc7c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800bc7e:	4413      	add	r3, r2
 800bc80:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800bc84:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800bc86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bc8a:	b29a      	uxth	r2, r3
 800bc8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800bc8e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	895b      	ldrh	r3, [r3, #10]
 800bc94:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bc98:	683b      	ldr	r3, [r7, #0]
 800bc9a:	6959      	ldr	r1, [r3, #20]
 800bc9c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bca0:	b29b      	uxth	r3, r3
 800bca2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bca6:	6878      	ldr	r0, [r7, #4]
 800bca8:	f000 fad5 	bl	800c256 <USB_WritePMA>
 800bcac:	e09e      	b.n	800bdec <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800bcae:	683b      	ldr	r3, [r7, #0]
 800bcb0:	785b      	ldrb	r3, [r3, #1]
 800bcb2:	2b00      	cmp	r3, #0
 800bcb4:	d16b      	bne.n	800bd8e <USB_EPStartXfer+0x900>
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bcc0:	b29b      	uxth	r3, r3
 800bcc2:	461a      	mov	r2, r3
 800bcc4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bcc6:	4413      	add	r3, r2
 800bcc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800bcca:	683b      	ldr	r3, [r7, #0]
 800bccc:	781b      	ldrb	r3, [r3, #0]
 800bcce:	00da      	lsls	r2, r3, #3
 800bcd0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bcd2:	4413      	add	r3, r2
 800bcd4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bcd8:	67bb      	str	r3, [r7, #120]	@ 0x78
 800bcda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcdc:	881b      	ldrh	r3, [r3, #0]
 800bcde:	b29b      	uxth	r3, r3
 800bce0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800bce4:	b29a      	uxth	r2, r3
 800bce6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bce8:	801a      	strh	r2, [r3, #0]
 800bcea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bcee:	2b00      	cmp	r3, #0
 800bcf0:	d10a      	bne.n	800bd08 <USB_EPStartXfer+0x87a>
 800bcf2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bcf4:	881b      	ldrh	r3, [r3, #0]
 800bcf6:	b29b      	uxth	r3, r3
 800bcf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bcfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd00:	b29a      	uxth	r2, r3
 800bd02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd04:	801a      	strh	r2, [r3, #0]
 800bd06:	e063      	b.n	800bdd0 <USB_EPStartXfer+0x942>
 800bd08:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd0c:	2b3e      	cmp	r3, #62	@ 0x3e
 800bd0e:	d81c      	bhi.n	800bd4a <USB_EPStartXfer+0x8bc>
 800bd10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd14:	085b      	lsrs	r3, r3, #1
 800bd16:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd1e:	f003 0301 	and.w	r3, r3, #1
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	d004      	beq.n	800bd30 <USB_EPStartXfer+0x8a2>
 800bd26:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd2a:	3301      	adds	r3, #1
 800bd2c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd30:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd32:	881b      	ldrh	r3, [r3, #0]
 800bd34:	b29a      	uxth	r2, r3
 800bd36:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd3a:	b29b      	uxth	r3, r3
 800bd3c:	029b      	lsls	r3, r3, #10
 800bd3e:	b29b      	uxth	r3, r3
 800bd40:	4313      	orrs	r3, r2
 800bd42:	b29a      	uxth	r2, r3
 800bd44:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd46:	801a      	strh	r2, [r3, #0]
 800bd48:	e042      	b.n	800bdd0 <USB_EPStartXfer+0x942>
 800bd4a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd4e:	095b      	lsrs	r3, r3, #5
 800bd50:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd54:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bd58:	f003 031f 	and.w	r3, r3, #31
 800bd5c:	2b00      	cmp	r3, #0
 800bd5e:	d104      	bne.n	800bd6a <USB_EPStartXfer+0x8dc>
 800bd60:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd64:	3b01      	subs	r3, #1
 800bd66:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800bd6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd6c:	881b      	ldrh	r3, [r3, #0]
 800bd6e:	b29a      	uxth	r2, r3
 800bd70:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800bd74:	b29b      	uxth	r3, r3
 800bd76:	029b      	lsls	r3, r3, #10
 800bd78:	b29b      	uxth	r3, r3
 800bd7a:	4313      	orrs	r3, r2
 800bd7c:	b29b      	uxth	r3, r3
 800bd7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800bd82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800bd86:	b29a      	uxth	r2, r3
 800bd88:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bd8a:	801a      	strh	r2, [r3, #0]
 800bd8c:	e020      	b.n	800bdd0 <USB_EPStartXfer+0x942>
 800bd8e:	683b      	ldr	r3, [r7, #0]
 800bd90:	785b      	ldrb	r3, [r3, #1]
 800bd92:	2b01      	cmp	r3, #1
 800bd94:	d11c      	bne.n	800bdd0 <USB_EPStartXfer+0x942>
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800bda2:	b29b      	uxth	r3, r3
 800bda4:	461a      	mov	r2, r3
 800bda6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bdaa:	4413      	add	r3, r2
 800bdac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800bdb0:	683b      	ldr	r3, [r7, #0]
 800bdb2:	781b      	ldrb	r3, [r3, #0]
 800bdb4:	00da      	lsls	r2, r3, #3
 800bdb6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800bdba:	4413      	add	r3, r2
 800bdbc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800bdc0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800bdc4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bdc8:	b29a      	uxth	r2, r3
 800bdca:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800bdce:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800bdd0:	683b      	ldr	r3, [r7, #0]
 800bdd2:	891b      	ldrh	r3, [r3, #8]
 800bdd4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800bdd8:	683b      	ldr	r3, [r7, #0]
 800bdda:	6959      	ldr	r1, [r3, #20]
 800bddc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800bde0:	b29b      	uxth	r3, r3
 800bde2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800bde6:	6878      	ldr	r0, [r7, #4]
 800bde8:	f000 fa35 	bl	800c256 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800bdec:	687a      	ldr	r2, [r7, #4]
 800bdee:	683b      	ldr	r3, [r7, #0]
 800bdf0:	781b      	ldrb	r3, [r3, #0]
 800bdf2:	009b      	lsls	r3, r3, #2
 800bdf4:	4413      	add	r3, r2
 800bdf6:	881b      	ldrh	r3, [r3, #0]
 800bdf8:	b29b      	uxth	r3, r3
 800bdfa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bdfe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800be02:	817b      	strh	r3, [r7, #10]
 800be04:	897b      	ldrh	r3, [r7, #10]
 800be06:	f083 0310 	eor.w	r3, r3, #16
 800be0a:	817b      	strh	r3, [r7, #10]
 800be0c:	897b      	ldrh	r3, [r7, #10]
 800be0e:	f083 0320 	eor.w	r3, r3, #32
 800be12:	817b      	strh	r3, [r7, #10]
 800be14:	687a      	ldr	r2, [r7, #4]
 800be16:	683b      	ldr	r3, [r7, #0]
 800be18:	781b      	ldrb	r3, [r3, #0]
 800be1a:	009b      	lsls	r3, r3, #2
 800be1c:	441a      	add	r2, r3
 800be1e:	897b      	ldrh	r3, [r7, #10]
 800be20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be28:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800be2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be30:	b29b      	uxth	r3, r3
 800be32:	8013      	strh	r3, [r2, #0]
 800be34:	e0d5      	b.n	800bfe2 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800be36:	683b      	ldr	r3, [r7, #0]
 800be38:	7b1b      	ldrb	r3, [r3, #12]
 800be3a:	2b00      	cmp	r3, #0
 800be3c:	d156      	bne.n	800beec <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	699b      	ldr	r3, [r3, #24]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d122      	bne.n	800be8c <USB_EPStartXfer+0x9fe>
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	78db      	ldrb	r3, [r3, #3]
 800be4a:	2b00      	cmp	r3, #0
 800be4c:	d11e      	bne.n	800be8c <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800be4e:	687a      	ldr	r2, [r7, #4]
 800be50:	683b      	ldr	r3, [r7, #0]
 800be52:	781b      	ldrb	r3, [r3, #0]
 800be54:	009b      	lsls	r3, r3, #2
 800be56:	4413      	add	r3, r2
 800be58:	881b      	ldrh	r3, [r3, #0]
 800be5a:	b29b      	uxth	r3, r3
 800be5c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800be60:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800be64:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 800be68:	687a      	ldr	r2, [r7, #4]
 800be6a:	683b      	ldr	r3, [r7, #0]
 800be6c:	781b      	ldrb	r3, [r3, #0]
 800be6e:	009b      	lsls	r3, r3, #2
 800be70:	441a      	add	r2, r3
 800be72:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800be76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800be7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800be7e:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800be82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be86:	b29b      	uxth	r3, r3
 800be88:	8013      	strh	r3, [r2, #0]
 800be8a:	e01d      	b.n	800bec8 <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 800be8c:	687a      	ldr	r2, [r7, #4]
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	781b      	ldrb	r3, [r3, #0]
 800be92:	009b      	lsls	r3, r3, #2
 800be94:	4413      	add	r3, r2
 800be96:	881b      	ldrh	r3, [r3, #0]
 800be98:	b29b      	uxth	r3, r3
 800be9a:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800be9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bea2:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 800bea6:	687a      	ldr	r2, [r7, #4]
 800bea8:	683b      	ldr	r3, [r7, #0]
 800beaa:	781b      	ldrb	r3, [r3, #0]
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	441a      	add	r2, r3
 800beb0:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 800beb4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800beb8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bebc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bec0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bec4:	b29b      	uxth	r3, r3
 800bec6:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	699a      	ldr	r2, [r3, #24]
 800becc:	683b      	ldr	r3, [r7, #0]
 800bece:	691b      	ldr	r3, [r3, #16]
 800bed0:	429a      	cmp	r2, r3
 800bed2:	d907      	bls.n	800bee4 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 800bed4:	683b      	ldr	r3, [r7, #0]
 800bed6:	699a      	ldr	r2, [r3, #24]
 800bed8:	683b      	ldr	r3, [r7, #0]
 800beda:	691b      	ldr	r3, [r3, #16]
 800bedc:	1ad2      	subs	r2, r2, r3
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	619a      	str	r2, [r3, #24]
 800bee2:	e054      	b.n	800bf8e <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 800bee4:	683b      	ldr	r3, [r7, #0]
 800bee6:	2200      	movs	r2, #0
 800bee8:	619a      	str	r2, [r3, #24]
 800beea:	e050      	b.n	800bf8e <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800beec:	683b      	ldr	r3, [r7, #0]
 800beee:	78db      	ldrb	r3, [r3, #3]
 800bef0:	2b02      	cmp	r3, #2
 800bef2:	d142      	bne.n	800bf7a <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800bef4:	683b      	ldr	r3, [r7, #0]
 800bef6:	69db      	ldr	r3, [r3, #28]
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d048      	beq.n	800bf8e <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800befc:	687a      	ldr	r2, [r7, #4]
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	781b      	ldrb	r3, [r3, #0]
 800bf02:	009b      	lsls	r3, r3, #2
 800bf04:	4413      	add	r3, r2
 800bf06:	881b      	ldrh	r3, [r3, #0]
 800bf08:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bf0c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bf10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d005      	beq.n	800bf24 <USB_EPStartXfer+0xa96>
 800bf18:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bf1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d10b      	bne.n	800bf3c <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bf24:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bf28:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800bf2c:	2b00      	cmp	r3, #0
 800bf2e:	d12e      	bne.n	800bf8e <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800bf30:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 800bf34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d128      	bne.n	800bf8e <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800bf3c:	687a      	ldr	r2, [r7, #4]
 800bf3e:	683b      	ldr	r3, [r7, #0]
 800bf40:	781b      	ldrb	r3, [r3, #0]
 800bf42:	009b      	lsls	r3, r3, #2
 800bf44:	4413      	add	r3, r2
 800bf46:	881b      	ldrh	r3, [r3, #0]
 800bf48:	b29b      	uxth	r3, r3
 800bf4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800bf4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bf52:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 800bf56:	687a      	ldr	r2, [r7, #4]
 800bf58:	683b      	ldr	r3, [r7, #0]
 800bf5a:	781b      	ldrb	r3, [r3, #0]
 800bf5c:	009b      	lsls	r3, r3, #2
 800bf5e:	441a      	add	r2, r3
 800bf60:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 800bf64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bf68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bf6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bf70:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800bf74:	b29b      	uxth	r3, r3
 800bf76:	8013      	strh	r3, [r2, #0]
 800bf78:	e009      	b.n	800bf8e <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800bf7a:	683b      	ldr	r3, [r7, #0]
 800bf7c:	78db      	ldrb	r3, [r3, #3]
 800bf7e:	2b01      	cmp	r3, #1
 800bf80:	d103      	bne.n	800bf8a <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 800bf82:	683b      	ldr	r3, [r7, #0]
 800bf84:	2200      	movs	r2, #0
 800bf86:	619a      	str	r2, [r3, #24]
 800bf88:	e001      	b.n	800bf8e <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 800bf8a:	2301      	movs	r3, #1
 800bf8c:	e02a      	b.n	800bfe4 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800bf8e:	687a      	ldr	r2, [r7, #4]
 800bf90:	683b      	ldr	r3, [r7, #0]
 800bf92:	781b      	ldrb	r3, [r3, #0]
 800bf94:	009b      	lsls	r3, r3, #2
 800bf96:	4413      	add	r3, r2
 800bf98:	881b      	ldrh	r3, [r3, #0]
 800bf9a:	b29b      	uxth	r3, r3
 800bf9c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800bfa0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800bfa4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bfa8:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bfac:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800bfb0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bfb4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bfb8:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800bfbc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800bfc0:	687a      	ldr	r2, [r7, #4]
 800bfc2:	683b      	ldr	r3, [r7, #0]
 800bfc4:	781b      	ldrb	r3, [r3, #0]
 800bfc6:	009b      	lsls	r3, r3, #2
 800bfc8:	441a      	add	r2, r3
 800bfca:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800bfce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800bfd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800bfd6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800bfda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bfde:	b29b      	uxth	r3, r3
 800bfe0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800bfe2:	2300      	movs	r3, #0
}
 800bfe4:	4618      	mov	r0, r3
 800bfe6:	37b0      	adds	r7, #176	@ 0xb0
 800bfe8:	46bd      	mov	sp, r7
 800bfea:	bd80      	pop	{r7, pc}

0800bfec <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800bfec:	b480      	push	{r7}
 800bfee:	b085      	sub	sp, #20
 800bff0:	af00      	add	r7, sp, #0
 800bff2:	6078      	str	r0, [r7, #4]
 800bff4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800bff6:	683b      	ldr	r3, [r7, #0]
 800bff8:	785b      	ldrb	r3, [r3, #1]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d020      	beq.n	800c040 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800bffe:	687a      	ldr	r2, [r7, #4]
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	781b      	ldrb	r3, [r3, #0]
 800c004:	009b      	lsls	r3, r3, #2
 800c006:	4413      	add	r3, r2
 800c008:	881b      	ldrh	r3, [r3, #0]
 800c00a:	b29b      	uxth	r3, r3
 800c00c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c010:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c014:	81bb      	strh	r3, [r7, #12]
 800c016:	89bb      	ldrh	r3, [r7, #12]
 800c018:	f083 0310 	eor.w	r3, r3, #16
 800c01c:	81bb      	strh	r3, [r7, #12]
 800c01e:	687a      	ldr	r2, [r7, #4]
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	781b      	ldrb	r3, [r3, #0]
 800c024:	009b      	lsls	r3, r3, #2
 800c026:	441a      	add	r2, r3
 800c028:	89bb      	ldrh	r3, [r7, #12]
 800c02a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c02e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c032:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c036:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c03a:	b29b      	uxth	r3, r3
 800c03c:	8013      	strh	r3, [r2, #0]
 800c03e:	e01f      	b.n	800c080 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800c040:	687a      	ldr	r2, [r7, #4]
 800c042:	683b      	ldr	r3, [r7, #0]
 800c044:	781b      	ldrb	r3, [r3, #0]
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	4413      	add	r3, r2
 800c04a:	881b      	ldrh	r3, [r3, #0]
 800c04c:	b29b      	uxth	r3, r3
 800c04e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c056:	81fb      	strh	r3, [r7, #14]
 800c058:	89fb      	ldrh	r3, [r7, #14]
 800c05a:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c05e:	81fb      	strh	r3, [r7, #14]
 800c060:	687a      	ldr	r2, [r7, #4]
 800c062:	683b      	ldr	r3, [r7, #0]
 800c064:	781b      	ldrb	r3, [r3, #0]
 800c066:	009b      	lsls	r3, r3, #2
 800c068:	441a      	add	r2, r3
 800c06a:	89fb      	ldrh	r3, [r7, #14]
 800c06c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c070:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c074:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c078:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c07c:	b29b      	uxth	r3, r3
 800c07e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c080:	2300      	movs	r3, #0
}
 800c082:	4618      	mov	r0, r3
 800c084:	3714      	adds	r7, #20
 800c086:	46bd      	mov	sp, r7
 800c088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08c:	4770      	bx	lr

0800c08e <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c08e:	b480      	push	{r7}
 800c090:	b087      	sub	sp, #28
 800c092:	af00      	add	r7, sp, #0
 800c094:	6078      	str	r0, [r7, #4]
 800c096:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800c098:	683b      	ldr	r3, [r7, #0]
 800c09a:	785b      	ldrb	r3, [r3, #1]
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d04c      	beq.n	800c13a <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c0a0:	687a      	ldr	r2, [r7, #4]
 800c0a2:	683b      	ldr	r3, [r7, #0]
 800c0a4:	781b      	ldrb	r3, [r3, #0]
 800c0a6:	009b      	lsls	r3, r3, #2
 800c0a8:	4413      	add	r3, r2
 800c0aa:	881b      	ldrh	r3, [r3, #0]
 800c0ac:	823b      	strh	r3, [r7, #16]
 800c0ae:	8a3b      	ldrh	r3, [r7, #16]
 800c0b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0b4:	2b00      	cmp	r3, #0
 800c0b6:	d01b      	beq.n	800c0f0 <USB_EPClearStall+0x62>
 800c0b8:	687a      	ldr	r2, [r7, #4]
 800c0ba:	683b      	ldr	r3, [r7, #0]
 800c0bc:	781b      	ldrb	r3, [r3, #0]
 800c0be:	009b      	lsls	r3, r3, #2
 800c0c0:	4413      	add	r3, r2
 800c0c2:	881b      	ldrh	r3, [r3, #0]
 800c0c4:	b29b      	uxth	r3, r3
 800c0c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c0ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c0ce:	81fb      	strh	r3, [r7, #14]
 800c0d0:	687a      	ldr	r2, [r7, #4]
 800c0d2:	683b      	ldr	r3, [r7, #0]
 800c0d4:	781b      	ldrb	r3, [r3, #0]
 800c0d6:	009b      	lsls	r3, r3, #2
 800c0d8:	441a      	add	r2, r3
 800c0da:	89fb      	ldrh	r3, [r7, #14]
 800c0dc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c0e0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c0e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c0e8:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c0ec:	b29b      	uxth	r3, r3
 800c0ee:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800c0f0:	683b      	ldr	r3, [r7, #0]
 800c0f2:	78db      	ldrb	r3, [r3, #3]
 800c0f4:	2b01      	cmp	r3, #1
 800c0f6:	d06c      	beq.n	800c1d2 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c0f8:	687a      	ldr	r2, [r7, #4]
 800c0fa:	683b      	ldr	r3, [r7, #0]
 800c0fc:	781b      	ldrb	r3, [r3, #0]
 800c0fe:	009b      	lsls	r3, r3, #2
 800c100:	4413      	add	r3, r2
 800c102:	881b      	ldrh	r3, [r3, #0]
 800c104:	b29b      	uxth	r3, r3
 800c106:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c10a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c10e:	81bb      	strh	r3, [r7, #12]
 800c110:	89bb      	ldrh	r3, [r7, #12]
 800c112:	f083 0320 	eor.w	r3, r3, #32
 800c116:	81bb      	strh	r3, [r7, #12]
 800c118:	687a      	ldr	r2, [r7, #4]
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	781b      	ldrb	r3, [r3, #0]
 800c11e:	009b      	lsls	r3, r3, #2
 800c120:	441a      	add	r2, r3
 800c122:	89bb      	ldrh	r3, [r7, #12]
 800c124:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c128:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c12c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c130:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c134:	b29b      	uxth	r3, r3
 800c136:	8013      	strh	r3, [r2, #0]
 800c138:	e04b      	b.n	800c1d2 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c13a:	687a      	ldr	r2, [r7, #4]
 800c13c:	683b      	ldr	r3, [r7, #0]
 800c13e:	781b      	ldrb	r3, [r3, #0]
 800c140:	009b      	lsls	r3, r3, #2
 800c142:	4413      	add	r3, r2
 800c144:	881b      	ldrh	r3, [r3, #0]
 800c146:	82fb      	strh	r3, [r7, #22]
 800c148:	8afb      	ldrh	r3, [r7, #22]
 800c14a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d01b      	beq.n	800c18a <USB_EPClearStall+0xfc>
 800c152:	687a      	ldr	r2, [r7, #4]
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	781b      	ldrb	r3, [r3, #0]
 800c158:	009b      	lsls	r3, r3, #2
 800c15a:	4413      	add	r3, r2
 800c15c:	881b      	ldrh	r3, [r3, #0]
 800c15e:	b29b      	uxth	r3, r3
 800c160:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c164:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c168:	82bb      	strh	r3, [r7, #20]
 800c16a:	687a      	ldr	r2, [r7, #4]
 800c16c:	683b      	ldr	r3, [r7, #0]
 800c16e:	781b      	ldrb	r3, [r3, #0]
 800c170:	009b      	lsls	r3, r3, #2
 800c172:	441a      	add	r2, r3
 800c174:	8abb      	ldrh	r3, [r7, #20]
 800c176:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c17a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c17e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c182:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c186:	b29b      	uxth	r3, r3
 800c188:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800c18a:	687a      	ldr	r2, [r7, #4]
 800c18c:	683b      	ldr	r3, [r7, #0]
 800c18e:	781b      	ldrb	r3, [r3, #0]
 800c190:	009b      	lsls	r3, r3, #2
 800c192:	4413      	add	r3, r2
 800c194:	881b      	ldrh	r3, [r3, #0]
 800c196:	b29b      	uxth	r3, r3
 800c198:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800c19c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c1a0:	827b      	strh	r3, [r7, #18]
 800c1a2:	8a7b      	ldrh	r3, [r7, #18]
 800c1a4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800c1a8:	827b      	strh	r3, [r7, #18]
 800c1aa:	8a7b      	ldrh	r3, [r7, #18]
 800c1ac:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800c1b0:	827b      	strh	r3, [r7, #18]
 800c1b2:	687a      	ldr	r2, [r7, #4]
 800c1b4:	683b      	ldr	r3, [r7, #0]
 800c1b6:	781b      	ldrb	r3, [r3, #0]
 800c1b8:	009b      	lsls	r3, r3, #2
 800c1ba:	441a      	add	r2, r3
 800c1bc:	8a7b      	ldrh	r3, [r7, #18]
 800c1be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c1c2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c1c6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c1ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c1ce:	b29b      	uxth	r3, r3
 800c1d0:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800c1d2:	2300      	movs	r3, #0
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	371c      	adds	r7, #28
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1de:	4770      	bx	lr

0800c1e0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800c1e0:	b480      	push	{r7}
 800c1e2:	b083      	sub	sp, #12
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
 800c1e8:	460b      	mov	r3, r1
 800c1ea:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800c1ec:	78fb      	ldrb	r3, [r7, #3]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d103      	bne.n	800c1fa <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2280      	movs	r2, #128	@ 0x80
 800c1f6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800c1fa:	2300      	movs	r3, #0
}
 800c1fc:	4618      	mov	r0, r3
 800c1fe:	370c      	adds	r7, #12
 800c200:	46bd      	mov	sp, r7
 800c202:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c206:	4770      	bx	lr

0800c208 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800c208:	b480      	push	{r7}
 800c20a:	b083      	sub	sp, #12
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800c216:	b29b      	uxth	r3, r3
 800c218:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c21c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c220:	b29a      	uxth	r2, r3
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800c228:	2300      	movs	r3, #0
}
 800c22a:	4618      	mov	r0, r3
 800c22c:	370c      	adds	r7, #12
 800c22e:	46bd      	mov	sp, r7
 800c230:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c234:	4770      	bx	lr

0800c236 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800c236:	b480      	push	{r7}
 800c238:	b085      	sub	sp, #20
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800c244:	b29b      	uxth	r3, r3
 800c246:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800c248:	68fb      	ldr	r3, [r7, #12]
}
 800c24a:	4618      	mov	r0, r3
 800c24c:	3714      	adds	r7, #20
 800c24e:	46bd      	mov	sp, r7
 800c250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c254:	4770      	bx	lr

0800c256 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c256:	b480      	push	{r7}
 800c258:	b08b      	sub	sp, #44	@ 0x2c
 800c25a:	af00      	add	r7, sp, #0
 800c25c:	60f8      	str	r0, [r7, #12]
 800c25e:	60b9      	str	r1, [r7, #8]
 800c260:	4611      	mov	r1, r2
 800c262:	461a      	mov	r2, r3
 800c264:	460b      	mov	r3, r1
 800c266:	80fb      	strh	r3, [r7, #6]
 800c268:	4613      	mov	r3, r2
 800c26a:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800c26c:	88bb      	ldrh	r3, [r7, #4]
 800c26e:	3301      	adds	r3, #1
 800c270:	085b      	lsrs	r3, r3, #1
 800c272:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c278:	68bb      	ldr	r3, [r7, #8]
 800c27a:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c27c:	88fa      	ldrh	r2, [r7, #6]
 800c27e:	697b      	ldr	r3, [r7, #20]
 800c280:	4413      	add	r3, r2
 800c282:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c286:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c288:	69bb      	ldr	r3, [r7, #24]
 800c28a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c28c:	e01c      	b.n	800c2c8 <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 800c28e:	69fb      	ldr	r3, [r7, #28]
 800c290:	781b      	ldrb	r3, [r3, #0]
 800c292:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800c294:	69fb      	ldr	r3, [r7, #28]
 800c296:	3301      	adds	r3, #1
 800c298:	781b      	ldrb	r3, [r3, #0]
 800c29a:	b21b      	sxth	r3, r3
 800c29c:	021b      	lsls	r3, r3, #8
 800c29e:	b21a      	sxth	r2, r3
 800c2a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c2a4:	4313      	orrs	r3, r2
 800c2a6:	b21b      	sxth	r3, r3
 800c2a8:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800c2aa:	6a3b      	ldr	r3, [r7, #32]
 800c2ac:	8a7a      	ldrh	r2, [r7, #18]
 800c2ae:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800c2b0:	6a3b      	ldr	r3, [r7, #32]
 800c2b2:	3302      	adds	r3, #2
 800c2b4:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800c2b6:	69fb      	ldr	r3, [r7, #28]
 800c2b8:	3301      	adds	r3, #1
 800c2ba:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800c2bc:	69fb      	ldr	r3, [r7, #28]
 800c2be:	3301      	adds	r3, #1
 800c2c0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c2c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2c4:	3b01      	subs	r3, #1
 800c2c6:	627b      	str	r3, [r7, #36]	@ 0x24
 800c2c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c2ca:	2b00      	cmp	r3, #0
 800c2cc:	d1df      	bne.n	800c28e <USB_WritePMA+0x38>
  }
}
 800c2ce:	bf00      	nop
 800c2d0:	bf00      	nop
 800c2d2:	372c      	adds	r7, #44	@ 0x2c
 800c2d4:	46bd      	mov	sp, r7
 800c2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2da:	4770      	bx	lr

0800c2dc <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800c2dc:	b480      	push	{r7}
 800c2de:	b08b      	sub	sp, #44	@ 0x2c
 800c2e0:	af00      	add	r7, sp, #0
 800c2e2:	60f8      	str	r0, [r7, #12]
 800c2e4:	60b9      	str	r1, [r7, #8]
 800c2e6:	4611      	mov	r1, r2
 800c2e8:	461a      	mov	r2, r3
 800c2ea:	460b      	mov	r3, r1
 800c2ec:	80fb      	strh	r3, [r7, #6]
 800c2ee:	4613      	mov	r3, r2
 800c2f0:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800c2f2:	88bb      	ldrh	r3, [r7, #4]
 800c2f4:	085b      	lsrs	r3, r3, #1
 800c2f6:	b29b      	uxth	r3, r3
 800c2f8:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800c2fe:	68bb      	ldr	r3, [r7, #8]
 800c300:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800c302:	88fa      	ldrh	r2, [r7, #6]
 800c304:	697b      	ldr	r3, [r7, #20]
 800c306:	4413      	add	r3, r2
 800c308:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c30c:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800c30e:	69bb      	ldr	r3, [r7, #24]
 800c310:	627b      	str	r3, [r7, #36]	@ 0x24
 800c312:	e018      	b.n	800c346 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800c314:	6a3b      	ldr	r3, [r7, #32]
 800c316:	881b      	ldrh	r3, [r3, #0]
 800c318:	b29b      	uxth	r3, r3
 800c31a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800c31c:	6a3b      	ldr	r3, [r7, #32]
 800c31e:	3302      	adds	r3, #2
 800c320:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c322:	693b      	ldr	r3, [r7, #16]
 800c324:	b2da      	uxtb	r2, r3
 800c326:	69fb      	ldr	r3, [r7, #28]
 800c328:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c32a:	69fb      	ldr	r3, [r7, #28]
 800c32c:	3301      	adds	r3, #1
 800c32e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800c330:	693b      	ldr	r3, [r7, #16]
 800c332:	0a1b      	lsrs	r3, r3, #8
 800c334:	b2da      	uxtb	r2, r3
 800c336:	69fb      	ldr	r3, [r7, #28]
 800c338:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800c33a:	69fb      	ldr	r3, [r7, #28]
 800c33c:	3301      	adds	r3, #1
 800c33e:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800c340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c342:	3b01      	subs	r3, #1
 800c344:	627b      	str	r3, [r7, #36]	@ 0x24
 800c346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c348:	2b00      	cmp	r3, #0
 800c34a:	d1e3      	bne.n	800c314 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800c34c:	88bb      	ldrh	r3, [r7, #4]
 800c34e:	f003 0301 	and.w	r3, r3, #1
 800c352:	b29b      	uxth	r3, r3
 800c354:	2b00      	cmp	r3, #0
 800c356:	d007      	beq.n	800c368 <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800c358:	6a3b      	ldr	r3, [r7, #32]
 800c35a:	881b      	ldrh	r3, [r3, #0]
 800c35c:	b29b      	uxth	r3, r3
 800c35e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800c360:	693b      	ldr	r3, [r7, #16]
 800c362:	b2da      	uxtb	r2, r3
 800c364:	69fb      	ldr	r3, [r7, #28]
 800c366:	701a      	strb	r2, [r3, #0]
  }
}
 800c368:	bf00      	nop
 800c36a:	372c      	adds	r7, #44	@ 0x2c
 800c36c:	46bd      	mov	sp, r7
 800c36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c372:	4770      	bx	lr

0800c374 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b084      	sub	sp, #16
 800c378:	af00      	add	r7, sp, #0
 800c37a:	6078      	str	r0, [r7, #4]
 800c37c:	460b      	mov	r3, r1
 800c37e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800c380:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800c384:	f002 f8a6 	bl	800e4d4 <USBD_static_malloc>
 800c388:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d105      	bne.n	800c39c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	2200      	movs	r2, #0
 800c394:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800c398:	2302      	movs	r3, #2
 800c39a:	e066      	b.n	800c46a <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	68fa      	ldr	r2, [r7, #12]
 800c3a0:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	7c1b      	ldrb	r3, [r3, #16]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d119      	bne.n	800c3e0 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c3ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c3b0:	2202      	movs	r2, #2
 800c3b2:	2181      	movs	r1, #129	@ 0x81
 800c3b4:	6878      	ldr	r0, [r7, #4]
 800c3b6:	f001 ff34 	bl	800e222 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	2201      	movs	r2, #1
 800c3be:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c3c0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c3c4:	2202      	movs	r2, #2
 800c3c6:	2101      	movs	r1, #1
 800c3c8:	6878      	ldr	r0, [r7, #4]
 800c3ca:	f001 ff2a 	bl	800e222 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	2201      	movs	r2, #1
 800c3d2:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	2210      	movs	r2, #16
 800c3da:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800c3de:	e016      	b.n	800c40e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800c3e0:	2340      	movs	r3, #64	@ 0x40
 800c3e2:	2202      	movs	r2, #2
 800c3e4:	2181      	movs	r1, #129	@ 0x81
 800c3e6:	6878      	ldr	r0, [r7, #4]
 800c3e8:	f001 ff1b 	bl	800e222 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2201      	movs	r2, #1
 800c3f0:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800c3f2:	2340      	movs	r3, #64	@ 0x40
 800c3f4:	2202      	movs	r2, #2
 800c3f6:	2101      	movs	r1, #1
 800c3f8:	6878      	ldr	r0, [r7, #4]
 800c3fa:	f001 ff12 	bl	800e222 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	2201      	movs	r2, #1
 800c402:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2210      	movs	r2, #16
 800c40a:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800c40e:	2308      	movs	r3, #8
 800c410:	2203      	movs	r2, #3
 800c412:	2182      	movs	r1, #130	@ 0x82
 800c414:	6878      	ldr	r0, [r7, #4]
 800c416:	f001 ff04 	bl	800e222 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	2201      	movs	r2, #1
 800c41e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	2200      	movs	r2, #0
 800c430:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	2200      	movs	r2, #0
 800c438:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c43c:	687b      	ldr	r3, [r7, #4]
 800c43e:	7c1b      	ldrb	r3, [r3, #16]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d109      	bne.n	800c458 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c44a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c44e:	2101      	movs	r1, #1
 800c450:	6878      	ldr	r0, [r7, #4]
 800c452:	f001 ffd5 	bl	800e400 <USBD_LL_PrepareReceive>
 800c456:	e007      	b.n	800c468 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c45e:	2340      	movs	r3, #64	@ 0x40
 800c460:	2101      	movs	r1, #1
 800c462:	6878      	ldr	r0, [r7, #4]
 800c464:	f001 ffcc 	bl	800e400 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c468:	2300      	movs	r3, #0
}
 800c46a:	4618      	mov	r0, r3
 800c46c:	3710      	adds	r7, #16
 800c46e:	46bd      	mov	sp, r7
 800c470:	bd80      	pop	{r7, pc}

0800c472 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c472:	b580      	push	{r7, lr}
 800c474:	b082      	sub	sp, #8
 800c476:	af00      	add	r7, sp, #0
 800c478:	6078      	str	r0, [r7, #4]
 800c47a:	460b      	mov	r3, r1
 800c47c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800c47e:	2181      	movs	r1, #129	@ 0x81
 800c480:	6878      	ldr	r0, [r7, #4]
 800c482:	f001 fef4 	bl	800e26e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	2200      	movs	r2, #0
 800c48a:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800c48c:	2101      	movs	r1, #1
 800c48e:	6878      	ldr	r0, [r7, #4]
 800c490:	f001 feed 	bl	800e26e <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2200      	movs	r2, #0
 800c498:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800c49c:	2182      	movs	r1, #130	@ 0x82
 800c49e:	6878      	ldr	r0, [r7, #4]
 800c4a0:	f001 fee5 	bl	800e26e <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	2200      	movs	r2, #0
 800c4b0:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d00e      	beq.n	800c4dc <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c4c4:	685b      	ldr	r3, [r3, #4]
 800c4c6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c4ce:	4618      	mov	r0, r3
 800c4d0:	f002 f80e 	bl	800e4f0 <USBD_static_free>
    pdev->pClassData = NULL;
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	2200      	movs	r2, #0
 800c4d8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800c4dc:	2300      	movs	r3, #0
}
 800c4de:	4618      	mov	r0, r3
 800c4e0:	3708      	adds	r7, #8
 800c4e2:	46bd      	mov	sp, r7
 800c4e4:	bd80      	pop	{r7, pc}
	...

0800c4e8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800c4e8:	b580      	push	{r7, lr}
 800c4ea:	b086      	sub	sp, #24
 800c4ec:	af00      	add	r7, sp, #0
 800c4ee:	6078      	str	r0, [r7, #4]
 800c4f0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c4f8:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800c4fe:	2300      	movs	r3, #0
 800c500:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800c502:	2300      	movs	r3, #0
 800c504:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800c506:	693b      	ldr	r3, [r7, #16]
 800c508:	2b00      	cmp	r3, #0
 800c50a:	d101      	bne.n	800c510 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800c50c:	2303      	movs	r3, #3
 800c50e:	e0af      	b.n	800c670 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c510:	683b      	ldr	r3, [r7, #0]
 800c512:	781b      	ldrb	r3, [r3, #0]
 800c514:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c518:	2b00      	cmp	r3, #0
 800c51a:	d03f      	beq.n	800c59c <USBD_CDC_Setup+0xb4>
 800c51c:	2b20      	cmp	r3, #32
 800c51e:	f040 809f 	bne.w	800c660 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800c522:	683b      	ldr	r3, [r7, #0]
 800c524:	88db      	ldrh	r3, [r3, #6]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d02e      	beq.n	800c588 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800c52a:	683b      	ldr	r3, [r7, #0]
 800c52c:	781b      	ldrb	r3, [r3, #0]
 800c52e:	b25b      	sxtb	r3, r3
 800c530:	2b00      	cmp	r3, #0
 800c532:	da16      	bge.n	800c562 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c53a:	689b      	ldr	r3, [r3, #8]
 800c53c:	683a      	ldr	r2, [r7, #0]
 800c53e:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800c540:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c542:	683a      	ldr	r2, [r7, #0]
 800c544:	88d2      	ldrh	r2, [r2, #6]
 800c546:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800c548:	683b      	ldr	r3, [r7, #0]
 800c54a:	88db      	ldrh	r3, [r3, #6]
 800c54c:	2b07      	cmp	r3, #7
 800c54e:	bf28      	it	cs
 800c550:	2307      	movcs	r3, #7
 800c552:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800c554:	693b      	ldr	r3, [r7, #16]
 800c556:	89fa      	ldrh	r2, [r7, #14]
 800c558:	4619      	mov	r1, r3
 800c55a:	6878      	ldr	r0, [r7, #4]
 800c55c:	f001 fa9f 	bl	800da9e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800c560:	e085      	b.n	800c66e <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800c562:	683b      	ldr	r3, [r7, #0]
 800c564:	785a      	ldrb	r2, [r3, #1]
 800c566:	693b      	ldr	r3, [r7, #16]
 800c568:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800c56c:	683b      	ldr	r3, [r7, #0]
 800c56e:	88db      	ldrh	r3, [r3, #6]
 800c570:	b2da      	uxtb	r2, r3
 800c572:	693b      	ldr	r3, [r7, #16]
 800c574:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800c578:	6939      	ldr	r1, [r7, #16]
 800c57a:	683b      	ldr	r3, [r7, #0]
 800c57c:	88db      	ldrh	r3, [r3, #6]
 800c57e:	461a      	mov	r2, r3
 800c580:	6878      	ldr	r0, [r7, #4]
 800c582:	f001 fab8 	bl	800daf6 <USBD_CtlPrepareRx>
      break;
 800c586:	e072      	b.n	800c66e <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c58e:	689b      	ldr	r3, [r3, #8]
 800c590:	683a      	ldr	r2, [r7, #0]
 800c592:	7850      	ldrb	r0, [r2, #1]
 800c594:	2200      	movs	r2, #0
 800c596:	6839      	ldr	r1, [r7, #0]
 800c598:	4798      	blx	r3
      break;
 800c59a:	e068      	b.n	800c66e <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c59c:	683b      	ldr	r3, [r7, #0]
 800c59e:	785b      	ldrb	r3, [r3, #1]
 800c5a0:	2b0b      	cmp	r3, #11
 800c5a2:	d852      	bhi.n	800c64a <USBD_CDC_Setup+0x162>
 800c5a4:	a201      	add	r2, pc, #4	@ (adr r2, 800c5ac <USBD_CDC_Setup+0xc4>)
 800c5a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5aa:	bf00      	nop
 800c5ac:	0800c5dd 	.word	0x0800c5dd
 800c5b0:	0800c659 	.word	0x0800c659
 800c5b4:	0800c64b 	.word	0x0800c64b
 800c5b8:	0800c64b 	.word	0x0800c64b
 800c5bc:	0800c64b 	.word	0x0800c64b
 800c5c0:	0800c64b 	.word	0x0800c64b
 800c5c4:	0800c64b 	.word	0x0800c64b
 800c5c8:	0800c64b 	.word	0x0800c64b
 800c5cc:	0800c64b 	.word	0x0800c64b
 800c5d0:	0800c64b 	.word	0x0800c64b
 800c5d4:	0800c607 	.word	0x0800c607
 800c5d8:	0800c631 	.word	0x0800c631
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c5e2:	b2db      	uxtb	r3, r3
 800c5e4:	2b03      	cmp	r3, #3
 800c5e6:	d107      	bne.n	800c5f8 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800c5e8:	f107 030a 	add.w	r3, r7, #10
 800c5ec:	2202      	movs	r2, #2
 800c5ee:	4619      	mov	r1, r3
 800c5f0:	6878      	ldr	r0, [r7, #4]
 800c5f2:	f001 fa54 	bl	800da9e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c5f6:	e032      	b.n	800c65e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c5f8:	6839      	ldr	r1, [r7, #0]
 800c5fa:	6878      	ldr	r0, [r7, #4]
 800c5fc:	f001 f9de 	bl	800d9bc <USBD_CtlError>
            ret = USBD_FAIL;
 800c600:	2303      	movs	r3, #3
 800c602:	75fb      	strb	r3, [r7, #23]
          break;
 800c604:	e02b      	b.n	800c65e <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c60c:	b2db      	uxtb	r3, r3
 800c60e:	2b03      	cmp	r3, #3
 800c610:	d107      	bne.n	800c622 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800c612:	f107 030d 	add.w	r3, r7, #13
 800c616:	2201      	movs	r2, #1
 800c618:	4619      	mov	r1, r3
 800c61a:	6878      	ldr	r0, [r7, #4]
 800c61c:	f001 fa3f 	bl	800da9e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800c620:	e01d      	b.n	800c65e <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800c622:	6839      	ldr	r1, [r7, #0]
 800c624:	6878      	ldr	r0, [r7, #4]
 800c626:	f001 f9c9 	bl	800d9bc <USBD_CtlError>
            ret = USBD_FAIL;
 800c62a:	2303      	movs	r3, #3
 800c62c:	75fb      	strb	r3, [r7, #23]
          break;
 800c62e:	e016      	b.n	800c65e <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c636:	b2db      	uxtb	r3, r3
 800c638:	2b03      	cmp	r3, #3
 800c63a:	d00f      	beq.n	800c65c <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800c63c:	6839      	ldr	r1, [r7, #0]
 800c63e:	6878      	ldr	r0, [r7, #4]
 800c640:	f001 f9bc 	bl	800d9bc <USBD_CtlError>
            ret = USBD_FAIL;
 800c644:	2303      	movs	r3, #3
 800c646:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800c648:	e008      	b.n	800c65c <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800c64a:	6839      	ldr	r1, [r7, #0]
 800c64c:	6878      	ldr	r0, [r7, #4]
 800c64e:	f001 f9b5 	bl	800d9bc <USBD_CtlError>
          ret = USBD_FAIL;
 800c652:	2303      	movs	r3, #3
 800c654:	75fb      	strb	r3, [r7, #23]
          break;
 800c656:	e002      	b.n	800c65e <USBD_CDC_Setup+0x176>
          break;
 800c658:	bf00      	nop
 800c65a:	e008      	b.n	800c66e <USBD_CDC_Setup+0x186>
          break;
 800c65c:	bf00      	nop
      }
      break;
 800c65e:	e006      	b.n	800c66e <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800c660:	6839      	ldr	r1, [r7, #0]
 800c662:	6878      	ldr	r0, [r7, #4]
 800c664:	f001 f9aa 	bl	800d9bc <USBD_CtlError>
      ret = USBD_FAIL;
 800c668:	2303      	movs	r3, #3
 800c66a:	75fb      	strb	r3, [r7, #23]
      break;
 800c66c:	bf00      	nop
  }

  return (uint8_t)ret;
 800c66e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c670:	4618      	mov	r0, r3
 800c672:	3718      	adds	r7, #24
 800c674:	46bd      	mov	sp, r7
 800c676:	bd80      	pop	{r7, pc}

0800c678 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c678:	b580      	push	{r7, lr}
 800c67a:	b084      	sub	sp, #16
 800c67c:	af00      	add	r7, sp, #0
 800c67e:	6078      	str	r0, [r7, #4]
 800c680:	460b      	mov	r3, r1
 800c682:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800c68a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c692:	2b00      	cmp	r3, #0
 800c694:	d101      	bne.n	800c69a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c696:	2303      	movs	r3, #3
 800c698:	e04f      	b.n	800c73a <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c6a0:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c6a2:	78fa      	ldrb	r2, [r7, #3]
 800c6a4:	6879      	ldr	r1, [r7, #4]
 800c6a6:	4613      	mov	r3, r2
 800c6a8:	009b      	lsls	r3, r3, #2
 800c6aa:	4413      	add	r3, r2
 800c6ac:	009b      	lsls	r3, r3, #2
 800c6ae:	440b      	add	r3, r1
 800c6b0:	3318      	adds	r3, #24
 800c6b2:	681b      	ldr	r3, [r3, #0]
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d029      	beq.n	800c70c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800c6b8:	78fa      	ldrb	r2, [r7, #3]
 800c6ba:	6879      	ldr	r1, [r7, #4]
 800c6bc:	4613      	mov	r3, r2
 800c6be:	009b      	lsls	r3, r3, #2
 800c6c0:	4413      	add	r3, r2
 800c6c2:	009b      	lsls	r3, r3, #2
 800c6c4:	440b      	add	r3, r1
 800c6c6:	3318      	adds	r3, #24
 800c6c8:	681a      	ldr	r2, [r3, #0]
 800c6ca:	78f9      	ldrb	r1, [r7, #3]
 800c6cc:	68f8      	ldr	r0, [r7, #12]
 800c6ce:	460b      	mov	r3, r1
 800c6d0:	009b      	lsls	r3, r3, #2
 800c6d2:	440b      	add	r3, r1
 800c6d4:	00db      	lsls	r3, r3, #3
 800c6d6:	4403      	add	r3, r0
 800c6d8:	3320      	adds	r3, #32
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	fbb2 f1f3 	udiv	r1, r2, r3
 800c6e0:	fb01 f303 	mul.w	r3, r1, r3
 800c6e4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d110      	bne.n	800c70c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800c6ea:	78fa      	ldrb	r2, [r7, #3]
 800c6ec:	6879      	ldr	r1, [r7, #4]
 800c6ee:	4613      	mov	r3, r2
 800c6f0:	009b      	lsls	r3, r3, #2
 800c6f2:	4413      	add	r3, r2
 800c6f4:	009b      	lsls	r3, r3, #2
 800c6f6:	440b      	add	r3, r1
 800c6f8:	3318      	adds	r3, #24
 800c6fa:	2200      	movs	r2, #0
 800c6fc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c6fe:	78f9      	ldrb	r1, [r7, #3]
 800c700:	2300      	movs	r3, #0
 800c702:	2200      	movs	r2, #0
 800c704:	6878      	ldr	r0, [r7, #4]
 800c706:	f001 fe5a 	bl	800e3be <USBD_LL_Transmit>
 800c70a:	e015      	b.n	800c738 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800c70c:	68bb      	ldr	r3, [r7, #8]
 800c70e:	2200      	movs	r2, #0
 800c710:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800c714:	687b      	ldr	r3, [r7, #4]
 800c716:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c71a:	691b      	ldr	r3, [r3, #16]
 800c71c:	2b00      	cmp	r3, #0
 800c71e:	d00b      	beq.n	800c738 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c726:	691b      	ldr	r3, [r3, #16]
 800c728:	68ba      	ldr	r2, [r7, #8]
 800c72a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800c72e:	68ba      	ldr	r2, [r7, #8]
 800c730:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800c734:	78fa      	ldrb	r2, [r7, #3]
 800c736:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c738:	2300      	movs	r3, #0
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	3710      	adds	r7, #16
 800c73e:	46bd      	mov	sp, r7
 800c740:	bd80      	pop	{r7, pc}

0800c742 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c742:	b580      	push	{r7, lr}
 800c744:	b084      	sub	sp, #16
 800c746:	af00      	add	r7, sp, #0
 800c748:	6078      	str	r0, [r7, #4]
 800c74a:	460b      	mov	r3, r1
 800c74c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c754:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d101      	bne.n	800c764 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c760:	2303      	movs	r3, #3
 800c762:	e015      	b.n	800c790 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c764:	78fb      	ldrb	r3, [r7, #3]
 800c766:	4619      	mov	r1, r3
 800c768:	6878      	ldr	r0, [r7, #4]
 800c76a:	f001 fe6a 	bl	800e442 <USBD_LL_GetRxDataSize>
 800c76e:	4602      	mov	r2, r0
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c776:	687b      	ldr	r3, [r7, #4]
 800c778:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c77c:	68db      	ldr	r3, [r3, #12]
 800c77e:	68fa      	ldr	r2, [r7, #12]
 800c780:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800c784:	68fa      	ldr	r2, [r7, #12]
 800c786:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800c78a:	4611      	mov	r1, r2
 800c78c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c78e:	2300      	movs	r3, #0
}
 800c790:	4618      	mov	r0, r3
 800c792:	3710      	adds	r7, #16
 800c794:	46bd      	mov	sp, r7
 800c796:	bd80      	pop	{r7, pc}

0800c798 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b084      	sub	sp, #16
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c7a0:	687b      	ldr	r3, [r7, #4]
 800c7a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c7a6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c7a8:	68fb      	ldr	r3, [r7, #12]
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d101      	bne.n	800c7b2 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800c7ae:	2303      	movs	r3, #3
 800c7b0:	e01a      	b.n	800c7e8 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c7b8:	2b00      	cmp	r3, #0
 800c7ba:	d014      	beq.n	800c7e6 <USBD_CDC_EP0_RxReady+0x4e>
 800c7bc:	68fb      	ldr	r3, [r7, #12]
 800c7be:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800c7c2:	2bff      	cmp	r3, #255	@ 0xff
 800c7c4:	d00f      	beq.n	800c7e6 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c7c6:	687b      	ldr	r3, [r7, #4]
 800c7c8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800c7cc:	689b      	ldr	r3, [r3, #8]
 800c7ce:	68fa      	ldr	r2, [r7, #12]
 800c7d0:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800c7d4:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800c7d6:	68fa      	ldr	r2, [r7, #12]
 800c7d8:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800c7dc:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c7de:	68fb      	ldr	r3, [r7, #12]
 800c7e0:	22ff      	movs	r2, #255	@ 0xff
 800c7e2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800c7e6:	2300      	movs	r3, #0
}
 800c7e8:	4618      	mov	r0, r3
 800c7ea:	3710      	adds	r7, #16
 800c7ec:	46bd      	mov	sp, r7
 800c7ee:	bd80      	pop	{r7, pc}

0800c7f0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c7f0:	b480      	push	{r7}
 800c7f2:	b083      	sub	sp, #12
 800c7f4:	af00      	add	r7, sp, #0
 800c7f6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800c7f8:	687b      	ldr	r3, [r7, #4]
 800c7fa:	2243      	movs	r2, #67	@ 0x43
 800c7fc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800c7fe:	4b03      	ldr	r3, [pc, #12]	@ (800c80c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800c800:	4618      	mov	r0, r3
 800c802:	370c      	adds	r7, #12
 800c804:	46bd      	mov	sp, r7
 800c806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c80a:	4770      	bx	lr
 800c80c:	20000094 	.word	0x20000094

0800c810 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c810:	b480      	push	{r7}
 800c812:	b083      	sub	sp, #12
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	2243      	movs	r2, #67	@ 0x43
 800c81c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800c81e:	4b03      	ldr	r3, [pc, #12]	@ (800c82c <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800c820:	4618      	mov	r0, r3
 800c822:	370c      	adds	r7, #12
 800c824:	46bd      	mov	sp, r7
 800c826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c82a:	4770      	bx	lr
 800c82c:	20000050 	.word	0x20000050

0800c830 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c830:	b480      	push	{r7}
 800c832:	b083      	sub	sp, #12
 800c834:	af00      	add	r7, sp, #0
 800c836:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	2243      	movs	r2, #67	@ 0x43
 800c83c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800c83e:	4b03      	ldr	r3, [pc, #12]	@ (800c84c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800c840:	4618      	mov	r0, r3
 800c842:	370c      	adds	r7, #12
 800c844:	46bd      	mov	sp, r7
 800c846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c84a:	4770      	bx	lr
 800c84c:	200000d8 	.word	0x200000d8

0800c850 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c850:	b480      	push	{r7}
 800c852:	b083      	sub	sp, #12
 800c854:	af00      	add	r7, sp, #0
 800c856:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	220a      	movs	r2, #10
 800c85c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c85e:	4b03      	ldr	r3, [pc, #12]	@ (800c86c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c860:	4618      	mov	r0, r3
 800c862:	370c      	adds	r7, #12
 800c864:	46bd      	mov	sp, r7
 800c866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c86a:	4770      	bx	lr
 800c86c:	2000000c 	.word	0x2000000c

0800c870 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c870:	b480      	push	{r7}
 800c872:	b083      	sub	sp, #12
 800c874:	af00      	add	r7, sp, #0
 800c876:	6078      	str	r0, [r7, #4]
 800c878:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c87a:	683b      	ldr	r3, [r7, #0]
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d101      	bne.n	800c884 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c880:	2303      	movs	r3, #3
 800c882:	e004      	b.n	800c88e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	683a      	ldr	r2, [r7, #0]
 800c888:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800c88c:	2300      	movs	r3, #0
}
 800c88e:	4618      	mov	r0, r3
 800c890:	370c      	adds	r7, #12
 800c892:	46bd      	mov	sp, r7
 800c894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c898:	4770      	bx	lr

0800c89a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c89a:	b480      	push	{r7}
 800c89c:	b087      	sub	sp, #28
 800c89e:	af00      	add	r7, sp, #0
 800c8a0:	60f8      	str	r0, [r7, #12]
 800c8a2:	60b9      	str	r1, [r7, #8]
 800c8a4:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c8ac:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800c8ae:	697b      	ldr	r3, [r7, #20]
 800c8b0:	2b00      	cmp	r3, #0
 800c8b2:	d101      	bne.n	800c8b8 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c8b4:	2303      	movs	r3, #3
 800c8b6:	e008      	b.n	800c8ca <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800c8b8:	697b      	ldr	r3, [r7, #20]
 800c8ba:	68ba      	ldr	r2, [r7, #8]
 800c8bc:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800c8c0:	697b      	ldr	r3, [r7, #20]
 800c8c2:	687a      	ldr	r2, [r7, #4]
 800c8c4:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800c8c8:	2300      	movs	r3, #0
}
 800c8ca:	4618      	mov	r0, r3
 800c8cc:	371c      	adds	r7, #28
 800c8ce:	46bd      	mov	sp, r7
 800c8d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8d4:	4770      	bx	lr

0800c8d6 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c8d6:	b480      	push	{r7}
 800c8d8:	b085      	sub	sp, #20
 800c8da:	af00      	add	r7, sp, #0
 800c8dc:	6078      	str	r0, [r7, #4]
 800c8de:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c8e6:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c8e8:	68fb      	ldr	r3, [r7, #12]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d101      	bne.n	800c8f2 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800c8ee:	2303      	movs	r3, #3
 800c8f0:	e004      	b.n	800c8fc <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	683a      	ldr	r2, [r7, #0]
 800c8f6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800c8fa:	2300      	movs	r3, #0
}
 800c8fc:	4618      	mov	r0, r3
 800c8fe:	3714      	adds	r7, #20
 800c900:	46bd      	mov	sp, r7
 800c902:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c906:	4770      	bx	lr

0800c908 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c908:	b580      	push	{r7, lr}
 800c90a:	b084      	sub	sp, #16
 800c90c:	af00      	add	r7, sp, #0
 800c90e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c916:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800c91e:	2b00      	cmp	r3, #0
 800c920:	d101      	bne.n	800c926 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800c922:	2303      	movs	r3, #3
 800c924:	e016      	b.n	800c954 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	7c1b      	ldrb	r3, [r3, #16]
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	d109      	bne.n	800c942 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c934:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c938:	2101      	movs	r1, #1
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	f001 fd60 	bl	800e400 <USBD_LL_PrepareReceive>
 800c940:	e007      	b.n	800c952 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800c942:	68fb      	ldr	r3, [r7, #12]
 800c944:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800c948:	2340      	movs	r3, #64	@ 0x40
 800c94a:	2101      	movs	r1, #1
 800c94c:	6878      	ldr	r0, [r7, #4]
 800c94e:	f001 fd57 	bl	800e400 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c952:	2300      	movs	r3, #0
}
 800c954:	4618      	mov	r0, r3
 800c956:	3710      	adds	r7, #16
 800c958:	46bd      	mov	sp, r7
 800c95a:	bd80      	pop	{r7, pc}

0800c95c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c95c:	b580      	push	{r7, lr}
 800c95e:	b086      	sub	sp, #24
 800c960:	af00      	add	r7, sp, #0
 800c962:	60f8      	str	r0, [r7, #12]
 800c964:	60b9      	str	r1, [r7, #8]
 800c966:	4613      	mov	r3, r2
 800c968:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c96a:	68fb      	ldr	r3, [r7, #12]
 800c96c:	2b00      	cmp	r3, #0
 800c96e:	d101      	bne.n	800c974 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c970:	2303      	movs	r3, #3
 800c972:	e01f      	b.n	800c9b4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800c974:	68fb      	ldr	r3, [r7, #12]
 800c976:	2200      	movs	r2, #0
 800c978:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	2200      	movs	r2, #0
 800c980:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	2200      	movs	r2, #0
 800c988:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c98c:	68bb      	ldr	r3, [r7, #8]
 800c98e:	2b00      	cmp	r3, #0
 800c990:	d003      	beq.n	800c99a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	68ba      	ldr	r2, [r7, #8]
 800c996:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c99a:	68fb      	ldr	r3, [r7, #12]
 800c99c:	2201      	movs	r2, #1
 800c99e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800c9a2:	68fb      	ldr	r3, [r7, #12]
 800c9a4:	79fa      	ldrb	r2, [r7, #7]
 800c9a6:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c9a8:	68f8      	ldr	r0, [r7, #12]
 800c9aa:	f001 fbbf 	bl	800e12c <USBD_LL_Init>
 800c9ae:	4603      	mov	r3, r0
 800c9b0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c9b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c9b4:	4618      	mov	r0, r3
 800c9b6:	3718      	adds	r7, #24
 800c9b8:	46bd      	mov	sp, r7
 800c9ba:	bd80      	pop	{r7, pc}

0800c9bc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c9bc:	b580      	push	{r7, lr}
 800c9be:	b084      	sub	sp, #16
 800c9c0:	af00      	add	r7, sp, #0
 800c9c2:	6078      	str	r0, [r7, #4]
 800c9c4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c9c6:	2300      	movs	r3, #0
 800c9c8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c9ca:	683b      	ldr	r3, [r7, #0]
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d101      	bne.n	800c9d4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800c9d0:	2303      	movs	r3, #3
 800c9d2:	e016      	b.n	800ca02 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	683a      	ldr	r2, [r7, #0]
 800c9d8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d00b      	beq.n	800ca00 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c9ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c9f0:	f107 020e 	add.w	r2, r7, #14
 800c9f4:	4610      	mov	r0, r2
 800c9f6:	4798      	blx	r3
 800c9f8:	4602      	mov	r2, r0
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ca00:	2300      	movs	r3, #0
}
 800ca02:	4618      	mov	r0, r3
 800ca04:	3710      	adds	r7, #16
 800ca06:	46bd      	mov	sp, r7
 800ca08:	bd80      	pop	{r7, pc}

0800ca0a <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ca0a:	b580      	push	{r7, lr}
 800ca0c:	b082      	sub	sp, #8
 800ca0e:	af00      	add	r7, sp, #0
 800ca10:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ca12:	6878      	ldr	r0, [r7, #4]
 800ca14:	f001 fbea 	bl	800e1ec <USBD_LL_Start>
 800ca18:	4603      	mov	r3, r0
}
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	3708      	adds	r7, #8
 800ca1e:	46bd      	mov	sp, r7
 800ca20:	bd80      	pop	{r7, pc}

0800ca22 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ca22:	b480      	push	{r7}
 800ca24:	b083      	sub	sp, #12
 800ca26:	af00      	add	r7, sp, #0
 800ca28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ca2a:	2300      	movs	r3, #0
}
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	370c      	adds	r7, #12
 800ca30:	46bd      	mov	sp, r7
 800ca32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca36:	4770      	bx	lr

0800ca38 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b084      	sub	sp, #16
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
 800ca40:	460b      	mov	r3, r1
 800ca42:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ca44:	2303      	movs	r3, #3
 800ca46:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d009      	beq.n	800ca66 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	78fa      	ldrb	r2, [r7, #3]
 800ca5c:	4611      	mov	r1, r2
 800ca5e:	6878      	ldr	r0, [r7, #4]
 800ca60:	4798      	blx	r3
 800ca62:	4603      	mov	r3, r0
 800ca64:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ca66:	7bfb      	ldrb	r3, [r7, #15]
}
 800ca68:	4618      	mov	r0, r3
 800ca6a:	3710      	adds	r7, #16
 800ca6c:	46bd      	mov	sp, r7
 800ca6e:	bd80      	pop	{r7, pc}

0800ca70 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ca70:	b580      	push	{r7, lr}
 800ca72:	b082      	sub	sp, #8
 800ca74:	af00      	add	r7, sp, #0
 800ca76:	6078      	str	r0, [r7, #4]
 800ca78:	460b      	mov	r3, r1
 800ca7a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d007      	beq.n	800ca96 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ca8c:	685b      	ldr	r3, [r3, #4]
 800ca8e:	78fa      	ldrb	r2, [r7, #3]
 800ca90:	4611      	mov	r1, r2
 800ca92:	6878      	ldr	r0, [r7, #4]
 800ca94:	4798      	blx	r3
  }

  return USBD_OK;
 800ca96:	2300      	movs	r3, #0
}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	3708      	adds	r7, #8
 800ca9c:	46bd      	mov	sp, r7
 800ca9e:	bd80      	pop	{r7, pc}

0800caa0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b084      	sub	sp, #16
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
 800caa8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cab0:	6839      	ldr	r1, [r7, #0]
 800cab2:	4618      	mov	r0, r3
 800cab4:	f000 ff48 	bl	800d948 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2201      	movs	r2, #1
 800cabc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800cac6:	461a      	mov	r2, r3
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800cace:	687b      	ldr	r3, [r7, #4]
 800cad0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cad4:	f003 031f 	and.w	r3, r3, #31
 800cad8:	2b02      	cmp	r3, #2
 800cada:	d01a      	beq.n	800cb12 <USBD_LL_SetupStage+0x72>
 800cadc:	2b02      	cmp	r3, #2
 800cade:	d822      	bhi.n	800cb26 <USBD_LL_SetupStage+0x86>
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d002      	beq.n	800caea <USBD_LL_SetupStage+0x4a>
 800cae4:	2b01      	cmp	r3, #1
 800cae6:	d00a      	beq.n	800cafe <USBD_LL_SetupStage+0x5e>
 800cae8:	e01d      	b.n	800cb26 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800caf0:	4619      	mov	r1, r3
 800caf2:	6878      	ldr	r0, [r7, #4]
 800caf4:	f000 f9f0 	bl	800ced8 <USBD_StdDevReq>
 800caf8:	4603      	mov	r3, r0
 800cafa:	73fb      	strb	r3, [r7, #15]
      break;
 800cafc:	e020      	b.n	800cb40 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800cafe:	687b      	ldr	r3, [r7, #4]
 800cb00:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb04:	4619      	mov	r1, r3
 800cb06:	6878      	ldr	r0, [r7, #4]
 800cb08:	f000 fa54 	bl	800cfb4 <USBD_StdItfReq>
 800cb0c:	4603      	mov	r3, r0
 800cb0e:	73fb      	strb	r3, [r7, #15]
      break;
 800cb10:	e016      	b.n	800cb40 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800cb18:	4619      	mov	r1, r3
 800cb1a:	6878      	ldr	r0, [r7, #4]
 800cb1c:	f000 fa93 	bl	800d046 <USBD_StdEPReq>
 800cb20:	4603      	mov	r3, r0
 800cb22:	73fb      	strb	r3, [r7, #15]
      break;
 800cb24:	e00c      	b.n	800cb40 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800cb2c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800cb30:	b2db      	uxtb	r3, r3
 800cb32:	4619      	mov	r1, r3
 800cb34:	6878      	ldr	r0, [r7, #4]
 800cb36:	f001 fbb9 	bl	800e2ac <USBD_LL_StallEP>
 800cb3a:	4603      	mov	r3, r0
 800cb3c:	73fb      	strb	r3, [r7, #15]
      break;
 800cb3e:	bf00      	nop
  }

  return ret;
 800cb40:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb42:	4618      	mov	r0, r3
 800cb44:	3710      	adds	r7, #16
 800cb46:	46bd      	mov	sp, r7
 800cb48:	bd80      	pop	{r7, pc}

0800cb4a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800cb4a:	b580      	push	{r7, lr}
 800cb4c:	b086      	sub	sp, #24
 800cb4e:	af00      	add	r7, sp, #0
 800cb50:	60f8      	str	r0, [r7, #12]
 800cb52:	460b      	mov	r3, r1
 800cb54:	607a      	str	r2, [r7, #4]
 800cb56:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cb58:	7afb      	ldrb	r3, [r7, #11]
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d138      	bne.n	800cbd0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800cb64:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cb6c:	2b03      	cmp	r3, #3
 800cb6e:	d14a      	bne.n	800cc06 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800cb70:	693b      	ldr	r3, [r7, #16]
 800cb72:	689a      	ldr	r2, [r3, #8]
 800cb74:	693b      	ldr	r3, [r7, #16]
 800cb76:	68db      	ldr	r3, [r3, #12]
 800cb78:	429a      	cmp	r2, r3
 800cb7a:	d913      	bls.n	800cba4 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cb7c:	693b      	ldr	r3, [r7, #16]
 800cb7e:	689a      	ldr	r2, [r3, #8]
 800cb80:	693b      	ldr	r3, [r7, #16]
 800cb82:	68db      	ldr	r3, [r3, #12]
 800cb84:	1ad2      	subs	r2, r2, r3
 800cb86:	693b      	ldr	r3, [r7, #16]
 800cb88:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800cb8a:	693b      	ldr	r3, [r7, #16]
 800cb8c:	68da      	ldr	r2, [r3, #12]
 800cb8e:	693b      	ldr	r3, [r7, #16]
 800cb90:	689b      	ldr	r3, [r3, #8]
 800cb92:	4293      	cmp	r3, r2
 800cb94:	bf28      	it	cs
 800cb96:	4613      	movcs	r3, r2
 800cb98:	461a      	mov	r2, r3
 800cb9a:	6879      	ldr	r1, [r7, #4]
 800cb9c:	68f8      	ldr	r0, [r7, #12]
 800cb9e:	f000 ffc7 	bl	800db30 <USBD_CtlContinueRx>
 800cba2:	e030      	b.n	800cc06 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cba4:	68fb      	ldr	r3, [r7, #12]
 800cba6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbaa:	b2db      	uxtb	r3, r3
 800cbac:	2b03      	cmp	r3, #3
 800cbae:	d10b      	bne.n	800cbc8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800cbb0:	68fb      	ldr	r3, [r7, #12]
 800cbb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbb6:	691b      	ldr	r3, [r3, #16]
 800cbb8:	2b00      	cmp	r3, #0
 800cbba:	d005      	beq.n	800cbc8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800cbbc:	68fb      	ldr	r3, [r7, #12]
 800cbbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbc2:	691b      	ldr	r3, [r3, #16]
 800cbc4:	68f8      	ldr	r0, [r7, #12]
 800cbc6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800cbc8:	68f8      	ldr	r0, [r7, #12]
 800cbca:	f000 ffc2 	bl	800db52 <USBD_CtlSendStatus>
 800cbce:	e01a      	b.n	800cc06 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbd6:	b2db      	uxtb	r3, r3
 800cbd8:	2b03      	cmp	r3, #3
 800cbda:	d114      	bne.n	800cc06 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbe2:	699b      	ldr	r3, [r3, #24]
 800cbe4:	2b00      	cmp	r3, #0
 800cbe6:	d00e      	beq.n	800cc06 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cbee:	699b      	ldr	r3, [r3, #24]
 800cbf0:	7afa      	ldrb	r2, [r7, #11]
 800cbf2:	4611      	mov	r1, r2
 800cbf4:	68f8      	ldr	r0, [r7, #12]
 800cbf6:	4798      	blx	r3
 800cbf8:	4603      	mov	r3, r0
 800cbfa:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800cbfc:	7dfb      	ldrb	r3, [r7, #23]
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	d001      	beq.n	800cc06 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800cc02:	7dfb      	ldrb	r3, [r7, #23]
 800cc04:	e000      	b.n	800cc08 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800cc06:	2300      	movs	r3, #0
}
 800cc08:	4618      	mov	r0, r3
 800cc0a:	3718      	adds	r7, #24
 800cc0c:	46bd      	mov	sp, r7
 800cc0e:	bd80      	pop	{r7, pc}

0800cc10 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	b086      	sub	sp, #24
 800cc14:	af00      	add	r7, sp, #0
 800cc16:	60f8      	str	r0, [r7, #12]
 800cc18:	460b      	mov	r3, r1
 800cc1a:	607a      	str	r2, [r7, #4]
 800cc1c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800cc1e:	7afb      	ldrb	r3, [r7, #11]
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d16b      	bne.n	800ccfc <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	3314      	adds	r3, #20
 800cc28:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800cc30:	2b02      	cmp	r3, #2
 800cc32:	d156      	bne.n	800cce2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800cc34:	693b      	ldr	r3, [r7, #16]
 800cc36:	689a      	ldr	r2, [r3, #8]
 800cc38:	693b      	ldr	r3, [r7, #16]
 800cc3a:	68db      	ldr	r3, [r3, #12]
 800cc3c:	429a      	cmp	r2, r3
 800cc3e:	d914      	bls.n	800cc6a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800cc40:	693b      	ldr	r3, [r7, #16]
 800cc42:	689a      	ldr	r2, [r3, #8]
 800cc44:	693b      	ldr	r3, [r7, #16]
 800cc46:	68db      	ldr	r3, [r3, #12]
 800cc48:	1ad2      	subs	r2, r2, r3
 800cc4a:	693b      	ldr	r3, [r7, #16]
 800cc4c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800cc4e:	693b      	ldr	r3, [r7, #16]
 800cc50:	689b      	ldr	r3, [r3, #8]
 800cc52:	461a      	mov	r2, r3
 800cc54:	6879      	ldr	r1, [r7, #4]
 800cc56:	68f8      	ldr	r0, [r7, #12]
 800cc58:	f000 ff3c 	bl	800dad4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cc5c:	2300      	movs	r3, #0
 800cc5e:	2200      	movs	r2, #0
 800cc60:	2100      	movs	r1, #0
 800cc62:	68f8      	ldr	r0, [r7, #12]
 800cc64:	f001 fbcc 	bl	800e400 <USBD_LL_PrepareReceive>
 800cc68:	e03b      	b.n	800cce2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800cc6a:	693b      	ldr	r3, [r7, #16]
 800cc6c:	68da      	ldr	r2, [r3, #12]
 800cc6e:	693b      	ldr	r3, [r7, #16]
 800cc70:	689b      	ldr	r3, [r3, #8]
 800cc72:	429a      	cmp	r2, r3
 800cc74:	d11c      	bne.n	800ccb0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800cc76:	693b      	ldr	r3, [r7, #16]
 800cc78:	685a      	ldr	r2, [r3, #4]
 800cc7a:	693b      	ldr	r3, [r7, #16]
 800cc7c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800cc7e:	429a      	cmp	r2, r3
 800cc80:	d316      	bcc.n	800ccb0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800cc82:	693b      	ldr	r3, [r7, #16]
 800cc84:	685a      	ldr	r2, [r3, #4]
 800cc86:	68fb      	ldr	r3, [r7, #12]
 800cc88:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800cc8c:	429a      	cmp	r2, r3
 800cc8e:	d20f      	bcs.n	800ccb0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800cc90:	2200      	movs	r2, #0
 800cc92:	2100      	movs	r1, #0
 800cc94:	68f8      	ldr	r0, [r7, #12]
 800cc96:	f000 ff1d 	bl	800dad4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800cc9a:	68fb      	ldr	r3, [r7, #12]
 800cc9c:	2200      	movs	r2, #0
 800cc9e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cca2:	2300      	movs	r3, #0
 800cca4:	2200      	movs	r2, #0
 800cca6:	2100      	movs	r1, #0
 800cca8:	68f8      	ldr	r0, [r7, #12]
 800ccaa:	f001 fba9 	bl	800e400 <USBD_LL_PrepareReceive>
 800ccae:	e018      	b.n	800cce2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ccb6:	b2db      	uxtb	r3, r3
 800ccb8:	2b03      	cmp	r3, #3
 800ccba:	d10b      	bne.n	800ccd4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800ccbc:	68fb      	ldr	r3, [r7, #12]
 800ccbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ccc2:	68db      	ldr	r3, [r3, #12]
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d005      	beq.n	800ccd4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ccce:	68db      	ldr	r3, [r3, #12]
 800ccd0:	68f8      	ldr	r0, [r7, #12]
 800ccd2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800ccd4:	2180      	movs	r1, #128	@ 0x80
 800ccd6:	68f8      	ldr	r0, [r7, #12]
 800ccd8:	f001 fae8 	bl	800e2ac <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800ccdc:	68f8      	ldr	r0, [r7, #12]
 800ccde:	f000 ff4b 	bl	800db78 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800cce8:	2b01      	cmp	r3, #1
 800ccea:	d122      	bne.n	800cd32 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800ccec:	68f8      	ldr	r0, [r7, #12]
 800ccee:	f7ff fe98 	bl	800ca22 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	2200      	movs	r2, #0
 800ccf6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800ccfa:	e01a      	b.n	800cd32 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cd02:	b2db      	uxtb	r3, r3
 800cd04:	2b03      	cmp	r3, #3
 800cd06:	d114      	bne.n	800cd32 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd0e:	695b      	ldr	r3, [r3, #20]
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d00e      	beq.n	800cd32 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd1a:	695b      	ldr	r3, [r3, #20]
 800cd1c:	7afa      	ldrb	r2, [r7, #11]
 800cd1e:	4611      	mov	r1, r2
 800cd20:	68f8      	ldr	r0, [r7, #12]
 800cd22:	4798      	blx	r3
 800cd24:	4603      	mov	r3, r0
 800cd26:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800cd28:	7dfb      	ldrb	r3, [r7, #23]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d001      	beq.n	800cd32 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800cd2e:	7dfb      	ldrb	r3, [r7, #23]
 800cd30:	e000      	b.n	800cd34 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800cd32:	2300      	movs	r3, #0
}
 800cd34:	4618      	mov	r0, r3
 800cd36:	3718      	adds	r7, #24
 800cd38:	46bd      	mov	sp, r7
 800cd3a:	bd80      	pop	{r7, pc}

0800cd3c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800cd3c:	b580      	push	{r7, lr}
 800cd3e:	b082      	sub	sp, #8
 800cd40:	af00      	add	r7, sp, #0
 800cd42:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	2201      	movs	r2, #1
 800cd48:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2200      	movs	r2, #0
 800cd50:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800cd54:	687b      	ldr	r3, [r7, #4]
 800cd56:	2200      	movs	r2, #0
 800cd58:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	2200      	movs	r2, #0
 800cd5e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800cd62:	687b      	ldr	r3, [r7, #4]
 800cd64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d101      	bne.n	800cd70 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800cd6c:	2303      	movs	r3, #3
 800cd6e:	e02f      	b.n	800cdd0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d00f      	beq.n	800cd9a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800cd7a:	687b      	ldr	r3, [r7, #4]
 800cd7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd80:	685b      	ldr	r3, [r3, #4]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d009      	beq.n	800cd9a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cd8c:	685b      	ldr	r3, [r3, #4]
 800cd8e:	687a      	ldr	r2, [r7, #4]
 800cd90:	6852      	ldr	r2, [r2, #4]
 800cd92:	b2d2      	uxtb	r2, r2
 800cd94:	4611      	mov	r1, r2
 800cd96:	6878      	ldr	r0, [r7, #4]
 800cd98:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cd9a:	2340      	movs	r3, #64	@ 0x40
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	2100      	movs	r1, #0
 800cda0:	6878      	ldr	r0, [r7, #4]
 800cda2:	f001 fa3e 	bl	800e222 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	2201      	movs	r2, #1
 800cdaa:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	2240      	movs	r2, #64	@ 0x40
 800cdb2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800cdb6:	2340      	movs	r3, #64	@ 0x40
 800cdb8:	2200      	movs	r2, #0
 800cdba:	2180      	movs	r1, #128	@ 0x80
 800cdbc:	6878      	ldr	r0, [r7, #4]
 800cdbe:	f001 fa30 	bl	800e222 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	2201      	movs	r2, #1
 800cdc6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	2240      	movs	r2, #64	@ 0x40
 800cdcc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800cdce:	2300      	movs	r3, #0
}
 800cdd0:	4618      	mov	r0, r3
 800cdd2:	3708      	adds	r7, #8
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	bd80      	pop	{r7, pc}

0800cdd8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800cdd8:	b480      	push	{r7}
 800cdda:	b083      	sub	sp, #12
 800cddc:	af00      	add	r7, sp, #0
 800cdde:	6078      	str	r0, [r7, #4]
 800cde0:	460b      	mov	r3, r1
 800cde2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800cde4:	687b      	ldr	r3, [r7, #4]
 800cde6:	78fa      	ldrb	r2, [r7, #3]
 800cde8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800cdea:	2300      	movs	r3, #0
}
 800cdec:	4618      	mov	r0, r3
 800cdee:	370c      	adds	r7, #12
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdf6:	4770      	bx	lr

0800cdf8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800cdf8:	b480      	push	{r7}
 800cdfa:	b083      	sub	sp, #12
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce06:	b2da      	uxtb	r2, r3
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	2204      	movs	r2, #4
 800ce12:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800ce16:	2300      	movs	r3, #0
}
 800ce18:	4618      	mov	r0, r3
 800ce1a:	370c      	adds	r7, #12
 800ce1c:	46bd      	mov	sp, r7
 800ce1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce22:	4770      	bx	lr

0800ce24 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800ce24:	b480      	push	{r7}
 800ce26:	b083      	sub	sp, #12
 800ce28:	af00      	add	r7, sp, #0
 800ce2a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce32:	b2db      	uxtb	r3, r3
 800ce34:	2b04      	cmp	r3, #4
 800ce36:	d106      	bne.n	800ce46 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800ce3e:	b2da      	uxtb	r2, r3
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ce46:	2300      	movs	r3, #0
}
 800ce48:	4618      	mov	r0, r3
 800ce4a:	370c      	adds	r7, #12
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce52:	4770      	bx	lr

0800ce54 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b082      	sub	sp, #8
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce62:	2b00      	cmp	r3, #0
 800ce64:	d101      	bne.n	800ce6a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800ce66:	2303      	movs	r3, #3
 800ce68:	e012      	b.n	800ce90 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ce70:	b2db      	uxtb	r3, r3
 800ce72:	2b03      	cmp	r3, #3
 800ce74:	d10b      	bne.n	800ce8e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800ce76:	687b      	ldr	r3, [r7, #4]
 800ce78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce7c:	69db      	ldr	r3, [r3, #28]
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d005      	beq.n	800ce8e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ce88:	69db      	ldr	r3, [r3, #28]
 800ce8a:	6878      	ldr	r0, [r7, #4]
 800ce8c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800ce8e:	2300      	movs	r3, #0
}
 800ce90:	4618      	mov	r0, r3
 800ce92:	3708      	adds	r7, #8
 800ce94:	46bd      	mov	sp, r7
 800ce96:	bd80      	pop	{r7, pc}

0800ce98 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ce98:	b480      	push	{r7}
 800ce9a:	b087      	sub	sp, #28
 800ce9c:	af00      	add	r7, sp, #0
 800ce9e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800cea4:	697b      	ldr	r3, [r7, #20]
 800cea6:	781b      	ldrb	r3, [r3, #0]
 800cea8:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	3301      	adds	r3, #1
 800ceae:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ceb0:	697b      	ldr	r3, [r7, #20]
 800ceb2:	781b      	ldrb	r3, [r3, #0]
 800ceb4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ceb6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800ceba:	021b      	lsls	r3, r3, #8
 800cebc:	b21a      	sxth	r2, r3
 800cebe:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800cec2:	4313      	orrs	r3, r2
 800cec4:	b21b      	sxth	r3, r3
 800cec6:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800cec8:	89fb      	ldrh	r3, [r7, #14]
}
 800ceca:	4618      	mov	r0, r3
 800cecc:	371c      	adds	r7, #28
 800cece:	46bd      	mov	sp, r7
 800ced0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced4:	4770      	bx	lr
	...

0800ced8 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ced8:	b580      	push	{r7, lr}
 800ceda:	b084      	sub	sp, #16
 800cedc:	af00      	add	r7, sp, #0
 800cede:	6078      	str	r0, [r7, #4]
 800cee0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cee2:	2300      	movs	r3, #0
 800cee4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	781b      	ldrb	r3, [r3, #0]
 800ceea:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800ceee:	2b40      	cmp	r3, #64	@ 0x40
 800cef0:	d005      	beq.n	800cefe <USBD_StdDevReq+0x26>
 800cef2:	2b40      	cmp	r3, #64	@ 0x40
 800cef4:	d853      	bhi.n	800cf9e <USBD_StdDevReq+0xc6>
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d00b      	beq.n	800cf12 <USBD_StdDevReq+0x3a>
 800cefa:	2b20      	cmp	r3, #32
 800cefc:	d14f      	bne.n	800cf9e <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cf04:	689b      	ldr	r3, [r3, #8]
 800cf06:	6839      	ldr	r1, [r7, #0]
 800cf08:	6878      	ldr	r0, [r7, #4]
 800cf0a:	4798      	blx	r3
 800cf0c:	4603      	mov	r3, r0
 800cf0e:	73fb      	strb	r3, [r7, #15]
      break;
 800cf10:	e04a      	b.n	800cfa8 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cf12:	683b      	ldr	r3, [r7, #0]
 800cf14:	785b      	ldrb	r3, [r3, #1]
 800cf16:	2b09      	cmp	r3, #9
 800cf18:	d83b      	bhi.n	800cf92 <USBD_StdDevReq+0xba>
 800cf1a:	a201      	add	r2, pc, #4	@ (adr r2, 800cf20 <USBD_StdDevReq+0x48>)
 800cf1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cf20:	0800cf75 	.word	0x0800cf75
 800cf24:	0800cf89 	.word	0x0800cf89
 800cf28:	0800cf93 	.word	0x0800cf93
 800cf2c:	0800cf7f 	.word	0x0800cf7f
 800cf30:	0800cf93 	.word	0x0800cf93
 800cf34:	0800cf53 	.word	0x0800cf53
 800cf38:	0800cf49 	.word	0x0800cf49
 800cf3c:	0800cf93 	.word	0x0800cf93
 800cf40:	0800cf6b 	.word	0x0800cf6b
 800cf44:	0800cf5d 	.word	0x0800cf5d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cf48:	6839      	ldr	r1, [r7, #0]
 800cf4a:	6878      	ldr	r0, [r7, #4]
 800cf4c:	f000 f9de 	bl	800d30c <USBD_GetDescriptor>
          break;
 800cf50:	e024      	b.n	800cf9c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cf52:	6839      	ldr	r1, [r7, #0]
 800cf54:	6878      	ldr	r0, [r7, #4]
 800cf56:	f000 fb6d 	bl	800d634 <USBD_SetAddress>
          break;
 800cf5a:	e01f      	b.n	800cf9c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800cf5c:	6839      	ldr	r1, [r7, #0]
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f000 fbac 	bl	800d6bc <USBD_SetConfig>
 800cf64:	4603      	mov	r3, r0
 800cf66:	73fb      	strb	r3, [r7, #15]
          break;
 800cf68:	e018      	b.n	800cf9c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800cf6a:	6839      	ldr	r1, [r7, #0]
 800cf6c:	6878      	ldr	r0, [r7, #4]
 800cf6e:	f000 fc4b 	bl	800d808 <USBD_GetConfig>
          break;
 800cf72:	e013      	b.n	800cf9c <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cf74:	6839      	ldr	r1, [r7, #0]
 800cf76:	6878      	ldr	r0, [r7, #4]
 800cf78:	f000 fc7c 	bl	800d874 <USBD_GetStatus>
          break;
 800cf7c:	e00e      	b.n	800cf9c <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800cf7e:	6839      	ldr	r1, [r7, #0]
 800cf80:	6878      	ldr	r0, [r7, #4]
 800cf82:	f000 fcab 	bl	800d8dc <USBD_SetFeature>
          break;
 800cf86:	e009      	b.n	800cf9c <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cf88:	6839      	ldr	r1, [r7, #0]
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f000 fcba 	bl	800d904 <USBD_ClrFeature>
          break;
 800cf90:	e004      	b.n	800cf9c <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800cf92:	6839      	ldr	r1, [r7, #0]
 800cf94:	6878      	ldr	r0, [r7, #4]
 800cf96:	f000 fd11 	bl	800d9bc <USBD_CtlError>
          break;
 800cf9a:	bf00      	nop
      }
      break;
 800cf9c:	e004      	b.n	800cfa8 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800cf9e:	6839      	ldr	r1, [r7, #0]
 800cfa0:	6878      	ldr	r0, [r7, #4]
 800cfa2:	f000 fd0b 	bl	800d9bc <USBD_CtlError>
      break;
 800cfa6:	bf00      	nop
  }

  return ret;
 800cfa8:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfaa:	4618      	mov	r0, r3
 800cfac:	3710      	adds	r7, #16
 800cfae:	46bd      	mov	sp, r7
 800cfb0:	bd80      	pop	{r7, pc}
 800cfb2:	bf00      	nop

0800cfb4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cfb4:	b580      	push	{r7, lr}
 800cfb6:	b084      	sub	sp, #16
 800cfb8:	af00      	add	r7, sp, #0
 800cfba:	6078      	str	r0, [r7, #4]
 800cfbc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cfbe:	2300      	movs	r3, #0
 800cfc0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cfc2:	683b      	ldr	r3, [r7, #0]
 800cfc4:	781b      	ldrb	r3, [r3, #0]
 800cfc6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800cfca:	2b40      	cmp	r3, #64	@ 0x40
 800cfcc:	d005      	beq.n	800cfda <USBD_StdItfReq+0x26>
 800cfce:	2b40      	cmp	r3, #64	@ 0x40
 800cfd0:	d82f      	bhi.n	800d032 <USBD_StdItfReq+0x7e>
 800cfd2:	2b00      	cmp	r3, #0
 800cfd4:	d001      	beq.n	800cfda <USBD_StdItfReq+0x26>
 800cfd6:	2b20      	cmp	r3, #32
 800cfd8:	d12b      	bne.n	800d032 <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cfe0:	b2db      	uxtb	r3, r3
 800cfe2:	3b01      	subs	r3, #1
 800cfe4:	2b02      	cmp	r3, #2
 800cfe6:	d81d      	bhi.n	800d024 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cfe8:	683b      	ldr	r3, [r7, #0]
 800cfea:	889b      	ldrh	r3, [r3, #4]
 800cfec:	b2db      	uxtb	r3, r3
 800cfee:	2b01      	cmp	r3, #1
 800cff0:	d813      	bhi.n	800d01a <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800cff8:	689b      	ldr	r3, [r3, #8]
 800cffa:	6839      	ldr	r1, [r7, #0]
 800cffc:	6878      	ldr	r0, [r7, #4]
 800cffe:	4798      	blx	r3
 800d000:	4603      	mov	r3, r0
 800d002:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800d004:	683b      	ldr	r3, [r7, #0]
 800d006:	88db      	ldrh	r3, [r3, #6]
 800d008:	2b00      	cmp	r3, #0
 800d00a:	d110      	bne.n	800d02e <USBD_StdItfReq+0x7a>
 800d00c:	7bfb      	ldrb	r3, [r7, #15]
 800d00e:	2b00      	cmp	r3, #0
 800d010:	d10d      	bne.n	800d02e <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800d012:	6878      	ldr	r0, [r7, #4]
 800d014:	f000 fd9d 	bl	800db52 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800d018:	e009      	b.n	800d02e <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800d01a:	6839      	ldr	r1, [r7, #0]
 800d01c:	6878      	ldr	r0, [r7, #4]
 800d01e:	f000 fccd 	bl	800d9bc <USBD_CtlError>
          break;
 800d022:	e004      	b.n	800d02e <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800d024:	6839      	ldr	r1, [r7, #0]
 800d026:	6878      	ldr	r0, [r7, #4]
 800d028:	f000 fcc8 	bl	800d9bc <USBD_CtlError>
          break;
 800d02c:	e000      	b.n	800d030 <USBD_StdItfReq+0x7c>
          break;
 800d02e:	bf00      	nop
      }
      break;
 800d030:	e004      	b.n	800d03c <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800d032:	6839      	ldr	r1, [r7, #0]
 800d034:	6878      	ldr	r0, [r7, #4]
 800d036:	f000 fcc1 	bl	800d9bc <USBD_CtlError>
      break;
 800d03a:	bf00      	nop
  }

  return ret;
 800d03c:	7bfb      	ldrb	r3, [r7, #15]
}
 800d03e:	4618      	mov	r0, r3
 800d040:	3710      	adds	r7, #16
 800d042:	46bd      	mov	sp, r7
 800d044:	bd80      	pop	{r7, pc}

0800d046 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d046:	b580      	push	{r7, lr}
 800d048:	b084      	sub	sp, #16
 800d04a:	af00      	add	r7, sp, #0
 800d04c:	6078      	str	r0, [r7, #4]
 800d04e:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800d050:	2300      	movs	r3, #0
 800d052:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800d054:	683b      	ldr	r3, [r7, #0]
 800d056:	889b      	ldrh	r3, [r3, #4]
 800d058:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	781b      	ldrb	r3, [r3, #0]
 800d05e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d062:	2b40      	cmp	r3, #64	@ 0x40
 800d064:	d007      	beq.n	800d076 <USBD_StdEPReq+0x30>
 800d066:	2b40      	cmp	r3, #64	@ 0x40
 800d068:	f200 8145 	bhi.w	800d2f6 <USBD_StdEPReq+0x2b0>
 800d06c:	2b00      	cmp	r3, #0
 800d06e:	d00c      	beq.n	800d08a <USBD_StdEPReq+0x44>
 800d070:	2b20      	cmp	r3, #32
 800d072:	f040 8140 	bne.w	800d2f6 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d07c:	689b      	ldr	r3, [r3, #8]
 800d07e:	6839      	ldr	r1, [r7, #0]
 800d080:	6878      	ldr	r0, [r7, #4]
 800d082:	4798      	blx	r3
 800d084:	4603      	mov	r3, r0
 800d086:	73fb      	strb	r3, [r7, #15]
      break;
 800d088:	e13a      	b.n	800d300 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d08a:	683b      	ldr	r3, [r7, #0]
 800d08c:	785b      	ldrb	r3, [r3, #1]
 800d08e:	2b03      	cmp	r3, #3
 800d090:	d007      	beq.n	800d0a2 <USBD_StdEPReq+0x5c>
 800d092:	2b03      	cmp	r3, #3
 800d094:	f300 8129 	bgt.w	800d2ea <USBD_StdEPReq+0x2a4>
 800d098:	2b00      	cmp	r3, #0
 800d09a:	d07f      	beq.n	800d19c <USBD_StdEPReq+0x156>
 800d09c:	2b01      	cmp	r3, #1
 800d09e:	d03c      	beq.n	800d11a <USBD_StdEPReq+0xd4>
 800d0a0:	e123      	b.n	800d2ea <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d0a8:	b2db      	uxtb	r3, r3
 800d0aa:	2b02      	cmp	r3, #2
 800d0ac:	d002      	beq.n	800d0b4 <USBD_StdEPReq+0x6e>
 800d0ae:	2b03      	cmp	r3, #3
 800d0b0:	d016      	beq.n	800d0e0 <USBD_StdEPReq+0x9a>
 800d0b2:	e02c      	b.n	800d10e <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d0b4:	7bbb      	ldrb	r3, [r7, #14]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d00d      	beq.n	800d0d6 <USBD_StdEPReq+0x90>
 800d0ba:	7bbb      	ldrb	r3, [r7, #14]
 800d0bc:	2b80      	cmp	r3, #128	@ 0x80
 800d0be:	d00a      	beq.n	800d0d6 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d0c0:	7bbb      	ldrb	r3, [r7, #14]
 800d0c2:	4619      	mov	r1, r3
 800d0c4:	6878      	ldr	r0, [r7, #4]
 800d0c6:	f001 f8f1 	bl	800e2ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d0ca:	2180      	movs	r1, #128	@ 0x80
 800d0cc:	6878      	ldr	r0, [r7, #4]
 800d0ce:	f001 f8ed 	bl	800e2ac <USBD_LL_StallEP>
 800d0d2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d0d4:	e020      	b.n	800d118 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800d0d6:	6839      	ldr	r1, [r7, #0]
 800d0d8:	6878      	ldr	r0, [r7, #4]
 800d0da:	f000 fc6f 	bl	800d9bc <USBD_CtlError>
              break;
 800d0de:	e01b      	b.n	800d118 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d0e0:	683b      	ldr	r3, [r7, #0]
 800d0e2:	885b      	ldrh	r3, [r3, #2]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d10e      	bne.n	800d106 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800d0e8:	7bbb      	ldrb	r3, [r7, #14]
 800d0ea:	2b00      	cmp	r3, #0
 800d0ec:	d00b      	beq.n	800d106 <USBD_StdEPReq+0xc0>
 800d0ee:	7bbb      	ldrb	r3, [r7, #14]
 800d0f0:	2b80      	cmp	r3, #128	@ 0x80
 800d0f2:	d008      	beq.n	800d106 <USBD_StdEPReq+0xc0>
 800d0f4:	683b      	ldr	r3, [r7, #0]
 800d0f6:	88db      	ldrh	r3, [r3, #6]
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d104      	bne.n	800d106 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800d0fc:	7bbb      	ldrb	r3, [r7, #14]
 800d0fe:	4619      	mov	r1, r3
 800d100:	6878      	ldr	r0, [r7, #4]
 800d102:	f001 f8d3 	bl	800e2ac <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800d106:	6878      	ldr	r0, [r7, #4]
 800d108:	f000 fd23 	bl	800db52 <USBD_CtlSendStatus>

              break;
 800d10c:	e004      	b.n	800d118 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800d10e:	6839      	ldr	r1, [r7, #0]
 800d110:	6878      	ldr	r0, [r7, #4]
 800d112:	f000 fc53 	bl	800d9bc <USBD_CtlError>
              break;
 800d116:	bf00      	nop
          }
          break;
 800d118:	e0ec      	b.n	800d2f4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d120:	b2db      	uxtb	r3, r3
 800d122:	2b02      	cmp	r3, #2
 800d124:	d002      	beq.n	800d12c <USBD_StdEPReq+0xe6>
 800d126:	2b03      	cmp	r3, #3
 800d128:	d016      	beq.n	800d158 <USBD_StdEPReq+0x112>
 800d12a:	e030      	b.n	800d18e <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d12c:	7bbb      	ldrb	r3, [r7, #14]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d00d      	beq.n	800d14e <USBD_StdEPReq+0x108>
 800d132:	7bbb      	ldrb	r3, [r7, #14]
 800d134:	2b80      	cmp	r3, #128	@ 0x80
 800d136:	d00a      	beq.n	800d14e <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800d138:	7bbb      	ldrb	r3, [r7, #14]
 800d13a:	4619      	mov	r1, r3
 800d13c:	6878      	ldr	r0, [r7, #4]
 800d13e:	f001 f8b5 	bl	800e2ac <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800d142:	2180      	movs	r1, #128	@ 0x80
 800d144:	6878      	ldr	r0, [r7, #4]
 800d146:	f001 f8b1 	bl	800e2ac <USBD_LL_StallEP>
 800d14a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800d14c:	e025      	b.n	800d19a <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800d14e:	6839      	ldr	r1, [r7, #0]
 800d150:	6878      	ldr	r0, [r7, #4]
 800d152:	f000 fc33 	bl	800d9bc <USBD_CtlError>
              break;
 800d156:	e020      	b.n	800d19a <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800d158:	683b      	ldr	r3, [r7, #0]
 800d15a:	885b      	ldrh	r3, [r3, #2]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	d11b      	bne.n	800d198 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800d160:	7bbb      	ldrb	r3, [r7, #14]
 800d162:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d166:	2b00      	cmp	r3, #0
 800d168:	d004      	beq.n	800d174 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800d16a:	7bbb      	ldrb	r3, [r7, #14]
 800d16c:	4619      	mov	r1, r3
 800d16e:	6878      	ldr	r0, [r7, #4]
 800d170:	f001 f8bb 	bl	800e2ea <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800d174:	6878      	ldr	r0, [r7, #4]
 800d176:	f000 fcec 	bl	800db52 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d180:	689b      	ldr	r3, [r3, #8]
 800d182:	6839      	ldr	r1, [r7, #0]
 800d184:	6878      	ldr	r0, [r7, #4]
 800d186:	4798      	blx	r3
 800d188:	4603      	mov	r3, r0
 800d18a:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800d18c:	e004      	b.n	800d198 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800d18e:	6839      	ldr	r1, [r7, #0]
 800d190:	6878      	ldr	r0, [r7, #4]
 800d192:	f000 fc13 	bl	800d9bc <USBD_CtlError>
              break;
 800d196:	e000      	b.n	800d19a <USBD_StdEPReq+0x154>
              break;
 800d198:	bf00      	nop
          }
          break;
 800d19a:	e0ab      	b.n	800d2f4 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d19c:	687b      	ldr	r3, [r7, #4]
 800d19e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d1a2:	b2db      	uxtb	r3, r3
 800d1a4:	2b02      	cmp	r3, #2
 800d1a6:	d002      	beq.n	800d1ae <USBD_StdEPReq+0x168>
 800d1a8:	2b03      	cmp	r3, #3
 800d1aa:	d032      	beq.n	800d212 <USBD_StdEPReq+0x1cc>
 800d1ac:	e097      	b.n	800d2de <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d1ae:	7bbb      	ldrb	r3, [r7, #14]
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d007      	beq.n	800d1c4 <USBD_StdEPReq+0x17e>
 800d1b4:	7bbb      	ldrb	r3, [r7, #14]
 800d1b6:	2b80      	cmp	r3, #128	@ 0x80
 800d1b8:	d004      	beq.n	800d1c4 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800d1ba:	6839      	ldr	r1, [r7, #0]
 800d1bc:	6878      	ldr	r0, [r7, #4]
 800d1be:	f000 fbfd 	bl	800d9bc <USBD_CtlError>
                break;
 800d1c2:	e091      	b.n	800d2e8 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d1c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	da0b      	bge.n	800d1e4 <USBD_StdEPReq+0x19e>
 800d1cc:	7bbb      	ldrb	r3, [r7, #14]
 800d1ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d1d2:	4613      	mov	r3, r2
 800d1d4:	009b      	lsls	r3, r3, #2
 800d1d6:	4413      	add	r3, r2
 800d1d8:	009b      	lsls	r3, r3, #2
 800d1da:	3310      	adds	r3, #16
 800d1dc:	687a      	ldr	r2, [r7, #4]
 800d1de:	4413      	add	r3, r2
 800d1e0:	3304      	adds	r3, #4
 800d1e2:	e00b      	b.n	800d1fc <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d1e4:	7bbb      	ldrb	r3, [r7, #14]
 800d1e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d1ea:	4613      	mov	r3, r2
 800d1ec:	009b      	lsls	r3, r3, #2
 800d1ee:	4413      	add	r3, r2
 800d1f0:	009b      	lsls	r3, r3, #2
 800d1f2:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d1f6:	687a      	ldr	r2, [r7, #4]
 800d1f8:	4413      	add	r3, r2
 800d1fa:	3304      	adds	r3, #4
 800d1fc:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d1fe:	68bb      	ldr	r3, [r7, #8]
 800d200:	2200      	movs	r2, #0
 800d202:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d204:	68bb      	ldr	r3, [r7, #8]
 800d206:	2202      	movs	r2, #2
 800d208:	4619      	mov	r1, r3
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f000 fc47 	bl	800da9e <USBD_CtlSendData>
              break;
 800d210:	e06a      	b.n	800d2e8 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d212:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d216:	2b00      	cmp	r3, #0
 800d218:	da11      	bge.n	800d23e <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d21a:	7bbb      	ldrb	r3, [r7, #14]
 800d21c:	f003 020f 	and.w	r2, r3, #15
 800d220:	6879      	ldr	r1, [r7, #4]
 800d222:	4613      	mov	r3, r2
 800d224:	009b      	lsls	r3, r3, #2
 800d226:	4413      	add	r3, r2
 800d228:	009b      	lsls	r3, r3, #2
 800d22a:	440b      	add	r3, r1
 800d22c:	3324      	adds	r3, #36	@ 0x24
 800d22e:	881b      	ldrh	r3, [r3, #0]
 800d230:	2b00      	cmp	r3, #0
 800d232:	d117      	bne.n	800d264 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d234:	6839      	ldr	r1, [r7, #0]
 800d236:	6878      	ldr	r0, [r7, #4]
 800d238:	f000 fbc0 	bl	800d9bc <USBD_CtlError>
                  break;
 800d23c:	e054      	b.n	800d2e8 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d23e:	7bbb      	ldrb	r3, [r7, #14]
 800d240:	f003 020f 	and.w	r2, r3, #15
 800d244:	6879      	ldr	r1, [r7, #4]
 800d246:	4613      	mov	r3, r2
 800d248:	009b      	lsls	r3, r3, #2
 800d24a:	4413      	add	r3, r2
 800d24c:	009b      	lsls	r3, r3, #2
 800d24e:	440b      	add	r3, r1
 800d250:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800d254:	881b      	ldrh	r3, [r3, #0]
 800d256:	2b00      	cmp	r3, #0
 800d258:	d104      	bne.n	800d264 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800d25a:	6839      	ldr	r1, [r7, #0]
 800d25c:	6878      	ldr	r0, [r7, #4]
 800d25e:	f000 fbad 	bl	800d9bc <USBD_CtlError>
                  break;
 800d262:	e041      	b.n	800d2e8 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d264:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d268:	2b00      	cmp	r3, #0
 800d26a:	da0b      	bge.n	800d284 <USBD_StdEPReq+0x23e>
 800d26c:	7bbb      	ldrb	r3, [r7, #14]
 800d26e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d272:	4613      	mov	r3, r2
 800d274:	009b      	lsls	r3, r3, #2
 800d276:	4413      	add	r3, r2
 800d278:	009b      	lsls	r3, r3, #2
 800d27a:	3310      	adds	r3, #16
 800d27c:	687a      	ldr	r2, [r7, #4]
 800d27e:	4413      	add	r3, r2
 800d280:	3304      	adds	r3, #4
 800d282:	e00b      	b.n	800d29c <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d284:	7bbb      	ldrb	r3, [r7, #14]
 800d286:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d28a:	4613      	mov	r3, r2
 800d28c:	009b      	lsls	r3, r3, #2
 800d28e:	4413      	add	r3, r2
 800d290:	009b      	lsls	r3, r3, #2
 800d292:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800d296:	687a      	ldr	r2, [r7, #4]
 800d298:	4413      	add	r3, r2
 800d29a:	3304      	adds	r3, #4
 800d29c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d29e:	7bbb      	ldrb	r3, [r7, #14]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d002      	beq.n	800d2aa <USBD_StdEPReq+0x264>
 800d2a4:	7bbb      	ldrb	r3, [r7, #14]
 800d2a6:	2b80      	cmp	r3, #128	@ 0x80
 800d2a8:	d103      	bne.n	800d2b2 <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800d2aa:	68bb      	ldr	r3, [r7, #8]
 800d2ac:	2200      	movs	r2, #0
 800d2ae:	601a      	str	r2, [r3, #0]
 800d2b0:	e00e      	b.n	800d2d0 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d2b2:	7bbb      	ldrb	r3, [r7, #14]
 800d2b4:	4619      	mov	r1, r3
 800d2b6:	6878      	ldr	r0, [r7, #4]
 800d2b8:	f001 f836 	bl	800e328 <USBD_LL_IsStallEP>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d003      	beq.n	800d2ca <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800d2c2:	68bb      	ldr	r3, [r7, #8]
 800d2c4:	2201      	movs	r2, #1
 800d2c6:	601a      	str	r2, [r3, #0]
 800d2c8:	e002      	b.n	800d2d0 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800d2ca:	68bb      	ldr	r3, [r7, #8]
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d2d0:	68bb      	ldr	r3, [r7, #8]
 800d2d2:	2202      	movs	r2, #2
 800d2d4:	4619      	mov	r1, r3
 800d2d6:	6878      	ldr	r0, [r7, #4]
 800d2d8:	f000 fbe1 	bl	800da9e <USBD_CtlSendData>
              break;
 800d2dc:	e004      	b.n	800d2e8 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800d2de:	6839      	ldr	r1, [r7, #0]
 800d2e0:	6878      	ldr	r0, [r7, #4]
 800d2e2:	f000 fb6b 	bl	800d9bc <USBD_CtlError>
              break;
 800d2e6:	bf00      	nop
          }
          break;
 800d2e8:	e004      	b.n	800d2f4 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800d2ea:	6839      	ldr	r1, [r7, #0]
 800d2ec:	6878      	ldr	r0, [r7, #4]
 800d2ee:	f000 fb65 	bl	800d9bc <USBD_CtlError>
          break;
 800d2f2:	bf00      	nop
      }
      break;
 800d2f4:	e004      	b.n	800d300 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800d2f6:	6839      	ldr	r1, [r7, #0]
 800d2f8:	6878      	ldr	r0, [r7, #4]
 800d2fa:	f000 fb5f 	bl	800d9bc <USBD_CtlError>
      break;
 800d2fe:	bf00      	nop
  }

  return ret;
 800d300:	7bfb      	ldrb	r3, [r7, #15]
}
 800d302:	4618      	mov	r0, r3
 800d304:	3710      	adds	r7, #16
 800d306:	46bd      	mov	sp, r7
 800d308:	bd80      	pop	{r7, pc}
	...

0800d30c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	b084      	sub	sp, #16
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
 800d314:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d316:	2300      	movs	r3, #0
 800d318:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d31a:	2300      	movs	r3, #0
 800d31c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d31e:	2300      	movs	r3, #0
 800d320:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d322:	683b      	ldr	r3, [r7, #0]
 800d324:	885b      	ldrh	r3, [r3, #2]
 800d326:	0a1b      	lsrs	r3, r3, #8
 800d328:	b29b      	uxth	r3, r3
 800d32a:	3b01      	subs	r3, #1
 800d32c:	2b0e      	cmp	r3, #14
 800d32e:	f200 8152 	bhi.w	800d5d6 <USBD_GetDescriptor+0x2ca>
 800d332:	a201      	add	r2, pc, #4	@ (adr r2, 800d338 <USBD_GetDescriptor+0x2c>)
 800d334:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d338:	0800d3a9 	.word	0x0800d3a9
 800d33c:	0800d3c1 	.word	0x0800d3c1
 800d340:	0800d401 	.word	0x0800d401
 800d344:	0800d5d7 	.word	0x0800d5d7
 800d348:	0800d5d7 	.word	0x0800d5d7
 800d34c:	0800d577 	.word	0x0800d577
 800d350:	0800d5a3 	.word	0x0800d5a3
 800d354:	0800d5d7 	.word	0x0800d5d7
 800d358:	0800d5d7 	.word	0x0800d5d7
 800d35c:	0800d5d7 	.word	0x0800d5d7
 800d360:	0800d5d7 	.word	0x0800d5d7
 800d364:	0800d5d7 	.word	0x0800d5d7
 800d368:	0800d5d7 	.word	0x0800d5d7
 800d36c:	0800d5d7 	.word	0x0800d5d7
 800d370:	0800d375 	.word	0x0800d375
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d374:	687b      	ldr	r3, [r7, #4]
 800d376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d37a:	69db      	ldr	r3, [r3, #28]
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d00b      	beq.n	800d398 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d386:	69db      	ldr	r3, [r3, #28]
 800d388:	687a      	ldr	r2, [r7, #4]
 800d38a:	7c12      	ldrb	r2, [r2, #16]
 800d38c:	f107 0108 	add.w	r1, r7, #8
 800d390:	4610      	mov	r0, r2
 800d392:	4798      	blx	r3
 800d394:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d396:	e126      	b.n	800d5e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d398:	6839      	ldr	r1, [r7, #0]
 800d39a:	6878      	ldr	r0, [r7, #4]
 800d39c:	f000 fb0e 	bl	800d9bc <USBD_CtlError>
        err++;
 800d3a0:	7afb      	ldrb	r3, [r7, #11]
 800d3a2:	3301      	adds	r3, #1
 800d3a4:	72fb      	strb	r3, [r7, #11]
      break;
 800d3a6:	e11e      	b.n	800d5e6 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	687a      	ldr	r2, [r7, #4]
 800d3b2:	7c12      	ldrb	r2, [r2, #16]
 800d3b4:	f107 0108 	add.w	r1, r7, #8
 800d3b8:	4610      	mov	r0, r2
 800d3ba:	4798      	blx	r3
 800d3bc:	60f8      	str	r0, [r7, #12]
      break;
 800d3be:	e112      	b.n	800d5e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	7c1b      	ldrb	r3, [r3, #16]
 800d3c4:	2b00      	cmp	r3, #0
 800d3c6:	d10d      	bne.n	800d3e4 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d3ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3d0:	f107 0208 	add.w	r2, r7, #8
 800d3d4:	4610      	mov	r0, r2
 800d3d6:	4798      	blx	r3
 800d3d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d3da:	68fb      	ldr	r3, [r7, #12]
 800d3dc:	3301      	adds	r3, #1
 800d3de:	2202      	movs	r2, #2
 800d3e0:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d3e2:	e100      	b.n	800d5e6 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d3ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3ec:	f107 0208 	add.w	r2, r7, #8
 800d3f0:	4610      	mov	r0, r2
 800d3f2:	4798      	blx	r3
 800d3f4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	3301      	adds	r3, #1
 800d3fa:	2202      	movs	r2, #2
 800d3fc:	701a      	strb	r2, [r3, #0]
      break;
 800d3fe:	e0f2      	b.n	800d5e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d400:	683b      	ldr	r3, [r7, #0]
 800d402:	885b      	ldrh	r3, [r3, #2]
 800d404:	b2db      	uxtb	r3, r3
 800d406:	2b05      	cmp	r3, #5
 800d408:	f200 80ac 	bhi.w	800d564 <USBD_GetDescriptor+0x258>
 800d40c:	a201      	add	r2, pc, #4	@ (adr r2, 800d414 <USBD_GetDescriptor+0x108>)
 800d40e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d412:	bf00      	nop
 800d414:	0800d42d 	.word	0x0800d42d
 800d418:	0800d461 	.word	0x0800d461
 800d41c:	0800d495 	.word	0x0800d495
 800d420:	0800d4c9 	.word	0x0800d4c9
 800d424:	0800d4fd 	.word	0x0800d4fd
 800d428:	0800d531 	.word	0x0800d531
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d42c:	687b      	ldr	r3, [r7, #4]
 800d42e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d432:	685b      	ldr	r3, [r3, #4]
 800d434:	2b00      	cmp	r3, #0
 800d436:	d00b      	beq.n	800d450 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d43e:	685b      	ldr	r3, [r3, #4]
 800d440:	687a      	ldr	r2, [r7, #4]
 800d442:	7c12      	ldrb	r2, [r2, #16]
 800d444:	f107 0108 	add.w	r1, r7, #8
 800d448:	4610      	mov	r0, r2
 800d44a:	4798      	blx	r3
 800d44c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d44e:	e091      	b.n	800d574 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d450:	6839      	ldr	r1, [r7, #0]
 800d452:	6878      	ldr	r0, [r7, #4]
 800d454:	f000 fab2 	bl	800d9bc <USBD_CtlError>
            err++;
 800d458:	7afb      	ldrb	r3, [r7, #11]
 800d45a:	3301      	adds	r3, #1
 800d45c:	72fb      	strb	r3, [r7, #11]
          break;
 800d45e:	e089      	b.n	800d574 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d466:	689b      	ldr	r3, [r3, #8]
 800d468:	2b00      	cmp	r3, #0
 800d46a:	d00b      	beq.n	800d484 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d472:	689b      	ldr	r3, [r3, #8]
 800d474:	687a      	ldr	r2, [r7, #4]
 800d476:	7c12      	ldrb	r2, [r2, #16]
 800d478:	f107 0108 	add.w	r1, r7, #8
 800d47c:	4610      	mov	r0, r2
 800d47e:	4798      	blx	r3
 800d480:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d482:	e077      	b.n	800d574 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d484:	6839      	ldr	r1, [r7, #0]
 800d486:	6878      	ldr	r0, [r7, #4]
 800d488:	f000 fa98 	bl	800d9bc <USBD_CtlError>
            err++;
 800d48c:	7afb      	ldrb	r3, [r7, #11]
 800d48e:	3301      	adds	r3, #1
 800d490:	72fb      	strb	r3, [r7, #11]
          break;
 800d492:	e06f      	b.n	800d574 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d49a:	68db      	ldr	r3, [r3, #12]
 800d49c:	2b00      	cmp	r3, #0
 800d49e:	d00b      	beq.n	800d4b8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4a6:	68db      	ldr	r3, [r3, #12]
 800d4a8:	687a      	ldr	r2, [r7, #4]
 800d4aa:	7c12      	ldrb	r2, [r2, #16]
 800d4ac:	f107 0108 	add.w	r1, r7, #8
 800d4b0:	4610      	mov	r0, r2
 800d4b2:	4798      	blx	r3
 800d4b4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d4b6:	e05d      	b.n	800d574 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d4b8:	6839      	ldr	r1, [r7, #0]
 800d4ba:	6878      	ldr	r0, [r7, #4]
 800d4bc:	f000 fa7e 	bl	800d9bc <USBD_CtlError>
            err++;
 800d4c0:	7afb      	ldrb	r3, [r7, #11]
 800d4c2:	3301      	adds	r3, #1
 800d4c4:	72fb      	strb	r3, [r7, #11]
          break;
 800d4c6:	e055      	b.n	800d574 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4ce:	691b      	ldr	r3, [r3, #16]
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d00b      	beq.n	800d4ec <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d4da:	691b      	ldr	r3, [r3, #16]
 800d4dc:	687a      	ldr	r2, [r7, #4]
 800d4de:	7c12      	ldrb	r2, [r2, #16]
 800d4e0:	f107 0108 	add.w	r1, r7, #8
 800d4e4:	4610      	mov	r0, r2
 800d4e6:	4798      	blx	r3
 800d4e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d4ea:	e043      	b.n	800d574 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d4ec:	6839      	ldr	r1, [r7, #0]
 800d4ee:	6878      	ldr	r0, [r7, #4]
 800d4f0:	f000 fa64 	bl	800d9bc <USBD_CtlError>
            err++;
 800d4f4:	7afb      	ldrb	r3, [r7, #11]
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	72fb      	strb	r3, [r7, #11]
          break;
 800d4fa:	e03b      	b.n	800d574 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d502:	695b      	ldr	r3, [r3, #20]
 800d504:	2b00      	cmp	r3, #0
 800d506:	d00b      	beq.n	800d520 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d50e:	695b      	ldr	r3, [r3, #20]
 800d510:	687a      	ldr	r2, [r7, #4]
 800d512:	7c12      	ldrb	r2, [r2, #16]
 800d514:	f107 0108 	add.w	r1, r7, #8
 800d518:	4610      	mov	r0, r2
 800d51a:	4798      	blx	r3
 800d51c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d51e:	e029      	b.n	800d574 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d520:	6839      	ldr	r1, [r7, #0]
 800d522:	6878      	ldr	r0, [r7, #4]
 800d524:	f000 fa4a 	bl	800d9bc <USBD_CtlError>
            err++;
 800d528:	7afb      	ldrb	r3, [r7, #11]
 800d52a:	3301      	adds	r3, #1
 800d52c:	72fb      	strb	r3, [r7, #11]
          break;
 800d52e:	e021      	b.n	800d574 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d536:	699b      	ldr	r3, [r3, #24]
 800d538:	2b00      	cmp	r3, #0
 800d53a:	d00b      	beq.n	800d554 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800d542:	699b      	ldr	r3, [r3, #24]
 800d544:	687a      	ldr	r2, [r7, #4]
 800d546:	7c12      	ldrb	r2, [r2, #16]
 800d548:	f107 0108 	add.w	r1, r7, #8
 800d54c:	4610      	mov	r0, r2
 800d54e:	4798      	blx	r3
 800d550:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d552:	e00f      	b.n	800d574 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d554:	6839      	ldr	r1, [r7, #0]
 800d556:	6878      	ldr	r0, [r7, #4]
 800d558:	f000 fa30 	bl	800d9bc <USBD_CtlError>
            err++;
 800d55c:	7afb      	ldrb	r3, [r7, #11]
 800d55e:	3301      	adds	r3, #1
 800d560:	72fb      	strb	r3, [r7, #11]
          break;
 800d562:	e007      	b.n	800d574 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d564:	6839      	ldr	r1, [r7, #0]
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	f000 fa28 	bl	800d9bc <USBD_CtlError>
          err++;
 800d56c:	7afb      	ldrb	r3, [r7, #11]
 800d56e:	3301      	adds	r3, #1
 800d570:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800d572:	bf00      	nop
      }
      break;
 800d574:	e037      	b.n	800d5e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	7c1b      	ldrb	r3, [r3, #16]
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d109      	bne.n	800d592 <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d584:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d586:	f107 0208 	add.w	r2, r7, #8
 800d58a:	4610      	mov	r0, r2
 800d58c:	4798      	blx	r3
 800d58e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d590:	e029      	b.n	800d5e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d592:	6839      	ldr	r1, [r7, #0]
 800d594:	6878      	ldr	r0, [r7, #4]
 800d596:	f000 fa11 	bl	800d9bc <USBD_CtlError>
        err++;
 800d59a:	7afb      	ldrb	r3, [r7, #11]
 800d59c:	3301      	adds	r3, #1
 800d59e:	72fb      	strb	r3, [r7, #11]
      break;
 800d5a0:	e021      	b.n	800d5e6 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d5a2:	687b      	ldr	r3, [r7, #4]
 800d5a4:	7c1b      	ldrb	r3, [r3, #16]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d10d      	bne.n	800d5c6 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800d5aa:	687b      	ldr	r3, [r7, #4]
 800d5ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800d5b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d5b2:	f107 0208 	add.w	r2, r7, #8
 800d5b6:	4610      	mov	r0, r2
 800d5b8:	4798      	blx	r3
 800d5ba:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	3301      	adds	r3, #1
 800d5c0:	2207      	movs	r2, #7
 800d5c2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d5c4:	e00f      	b.n	800d5e6 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d5c6:	6839      	ldr	r1, [r7, #0]
 800d5c8:	6878      	ldr	r0, [r7, #4]
 800d5ca:	f000 f9f7 	bl	800d9bc <USBD_CtlError>
        err++;
 800d5ce:	7afb      	ldrb	r3, [r7, #11]
 800d5d0:	3301      	adds	r3, #1
 800d5d2:	72fb      	strb	r3, [r7, #11]
      break;
 800d5d4:	e007      	b.n	800d5e6 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d5d6:	6839      	ldr	r1, [r7, #0]
 800d5d8:	6878      	ldr	r0, [r7, #4]
 800d5da:	f000 f9ef 	bl	800d9bc <USBD_CtlError>
      err++;
 800d5de:	7afb      	ldrb	r3, [r7, #11]
 800d5e0:	3301      	adds	r3, #1
 800d5e2:	72fb      	strb	r3, [r7, #11]
      break;
 800d5e4:	bf00      	nop
  }

  if (err != 0U)
 800d5e6:	7afb      	ldrb	r3, [r7, #11]
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d11e      	bne.n	800d62a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d5ec:	683b      	ldr	r3, [r7, #0]
 800d5ee:	88db      	ldrh	r3, [r3, #6]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d016      	beq.n	800d622 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d5f4:	893b      	ldrh	r3, [r7, #8]
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d00e      	beq.n	800d618 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d5fa:	683b      	ldr	r3, [r7, #0]
 800d5fc:	88da      	ldrh	r2, [r3, #6]
 800d5fe:	893b      	ldrh	r3, [r7, #8]
 800d600:	4293      	cmp	r3, r2
 800d602:	bf28      	it	cs
 800d604:	4613      	movcs	r3, r2
 800d606:	b29b      	uxth	r3, r3
 800d608:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d60a:	893b      	ldrh	r3, [r7, #8]
 800d60c:	461a      	mov	r2, r3
 800d60e:	68f9      	ldr	r1, [r7, #12]
 800d610:	6878      	ldr	r0, [r7, #4]
 800d612:	f000 fa44 	bl	800da9e <USBD_CtlSendData>
 800d616:	e009      	b.n	800d62c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d618:	6839      	ldr	r1, [r7, #0]
 800d61a:	6878      	ldr	r0, [r7, #4]
 800d61c:	f000 f9ce 	bl	800d9bc <USBD_CtlError>
 800d620:	e004      	b.n	800d62c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d622:	6878      	ldr	r0, [r7, #4]
 800d624:	f000 fa95 	bl	800db52 <USBD_CtlSendStatus>
 800d628:	e000      	b.n	800d62c <USBD_GetDescriptor+0x320>
    return;
 800d62a:	bf00      	nop
  }
}
 800d62c:	3710      	adds	r7, #16
 800d62e:	46bd      	mov	sp, r7
 800d630:	bd80      	pop	{r7, pc}
 800d632:	bf00      	nop

0800d634 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d634:	b580      	push	{r7, lr}
 800d636:	b084      	sub	sp, #16
 800d638:	af00      	add	r7, sp, #0
 800d63a:	6078      	str	r0, [r7, #4]
 800d63c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d63e:	683b      	ldr	r3, [r7, #0]
 800d640:	889b      	ldrh	r3, [r3, #4]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d131      	bne.n	800d6aa <USBD_SetAddress+0x76>
 800d646:	683b      	ldr	r3, [r7, #0]
 800d648:	88db      	ldrh	r3, [r3, #6]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	d12d      	bne.n	800d6aa <USBD_SetAddress+0x76>
 800d64e:	683b      	ldr	r3, [r7, #0]
 800d650:	885b      	ldrh	r3, [r3, #2]
 800d652:	2b7f      	cmp	r3, #127	@ 0x7f
 800d654:	d829      	bhi.n	800d6aa <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d656:	683b      	ldr	r3, [r7, #0]
 800d658:	885b      	ldrh	r3, [r3, #2]
 800d65a:	b2db      	uxtb	r3, r3
 800d65c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d660:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d668:	b2db      	uxtb	r3, r3
 800d66a:	2b03      	cmp	r3, #3
 800d66c:	d104      	bne.n	800d678 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d66e:	6839      	ldr	r1, [r7, #0]
 800d670:	6878      	ldr	r0, [r7, #4]
 800d672:	f000 f9a3 	bl	800d9bc <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d676:	e01d      	b.n	800d6b4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d678:	687b      	ldr	r3, [r7, #4]
 800d67a:	7bfa      	ldrb	r2, [r7, #15]
 800d67c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d680:	7bfb      	ldrb	r3, [r7, #15]
 800d682:	4619      	mov	r1, r3
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f000 fe7b 	bl	800e380 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d68a:	6878      	ldr	r0, [r7, #4]
 800d68c:	f000 fa61 	bl	800db52 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d690:	7bfb      	ldrb	r3, [r7, #15]
 800d692:	2b00      	cmp	r3, #0
 800d694:	d004      	beq.n	800d6a0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	2202      	movs	r2, #2
 800d69a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d69e:	e009      	b.n	800d6b4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	2201      	movs	r2, #1
 800d6a4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d6a8:	e004      	b.n	800d6b4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d6aa:	6839      	ldr	r1, [r7, #0]
 800d6ac:	6878      	ldr	r0, [r7, #4]
 800d6ae:	f000 f985 	bl	800d9bc <USBD_CtlError>
  }
}
 800d6b2:	bf00      	nop
 800d6b4:	bf00      	nop
 800d6b6:	3710      	adds	r7, #16
 800d6b8:	46bd      	mov	sp, r7
 800d6ba:	bd80      	pop	{r7, pc}

0800d6bc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6bc:	b580      	push	{r7, lr}
 800d6be:	b084      	sub	sp, #16
 800d6c0:	af00      	add	r7, sp, #0
 800d6c2:	6078      	str	r0, [r7, #4]
 800d6c4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d6c6:	2300      	movs	r3, #0
 800d6c8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d6ca:	683b      	ldr	r3, [r7, #0]
 800d6cc:	885b      	ldrh	r3, [r3, #2]
 800d6ce:	b2da      	uxtb	r2, r3
 800d6d0:	4b4c      	ldr	r3, [pc, #304]	@ (800d804 <USBD_SetConfig+0x148>)
 800d6d2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d6d4:	4b4b      	ldr	r3, [pc, #300]	@ (800d804 <USBD_SetConfig+0x148>)
 800d6d6:	781b      	ldrb	r3, [r3, #0]
 800d6d8:	2b01      	cmp	r3, #1
 800d6da:	d905      	bls.n	800d6e8 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d6dc:	6839      	ldr	r1, [r7, #0]
 800d6de:	6878      	ldr	r0, [r7, #4]
 800d6e0:	f000 f96c 	bl	800d9bc <USBD_CtlError>
    return USBD_FAIL;
 800d6e4:	2303      	movs	r3, #3
 800d6e6:	e088      	b.n	800d7fa <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d6ee:	b2db      	uxtb	r3, r3
 800d6f0:	2b02      	cmp	r3, #2
 800d6f2:	d002      	beq.n	800d6fa <USBD_SetConfig+0x3e>
 800d6f4:	2b03      	cmp	r3, #3
 800d6f6:	d025      	beq.n	800d744 <USBD_SetConfig+0x88>
 800d6f8:	e071      	b.n	800d7de <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d6fa:	4b42      	ldr	r3, [pc, #264]	@ (800d804 <USBD_SetConfig+0x148>)
 800d6fc:	781b      	ldrb	r3, [r3, #0]
 800d6fe:	2b00      	cmp	r3, #0
 800d700:	d01c      	beq.n	800d73c <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800d702:	4b40      	ldr	r3, [pc, #256]	@ (800d804 <USBD_SetConfig+0x148>)
 800d704:	781b      	ldrb	r3, [r3, #0]
 800d706:	461a      	mov	r2, r3
 800d708:	687b      	ldr	r3, [r7, #4]
 800d70a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d70c:	4b3d      	ldr	r3, [pc, #244]	@ (800d804 <USBD_SetConfig+0x148>)
 800d70e:	781b      	ldrb	r3, [r3, #0]
 800d710:	4619      	mov	r1, r3
 800d712:	6878      	ldr	r0, [r7, #4]
 800d714:	f7ff f990 	bl	800ca38 <USBD_SetClassConfig>
 800d718:	4603      	mov	r3, r0
 800d71a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d71c:	7bfb      	ldrb	r3, [r7, #15]
 800d71e:	2b00      	cmp	r3, #0
 800d720:	d004      	beq.n	800d72c <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800d722:	6839      	ldr	r1, [r7, #0]
 800d724:	6878      	ldr	r0, [r7, #4]
 800d726:	f000 f949 	bl	800d9bc <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d72a:	e065      	b.n	800d7f8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d72c:	6878      	ldr	r0, [r7, #4]
 800d72e:	f000 fa10 	bl	800db52 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d732:	687b      	ldr	r3, [r7, #4]
 800d734:	2203      	movs	r2, #3
 800d736:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d73a:	e05d      	b.n	800d7f8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d73c:	6878      	ldr	r0, [r7, #4]
 800d73e:	f000 fa08 	bl	800db52 <USBD_CtlSendStatus>
      break;
 800d742:	e059      	b.n	800d7f8 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d744:	4b2f      	ldr	r3, [pc, #188]	@ (800d804 <USBD_SetConfig+0x148>)
 800d746:	781b      	ldrb	r3, [r3, #0]
 800d748:	2b00      	cmp	r3, #0
 800d74a:	d112      	bne.n	800d772 <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	2202      	movs	r2, #2
 800d750:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800d754:	4b2b      	ldr	r3, [pc, #172]	@ (800d804 <USBD_SetConfig+0x148>)
 800d756:	781b      	ldrb	r3, [r3, #0]
 800d758:	461a      	mov	r2, r3
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d75e:	4b29      	ldr	r3, [pc, #164]	@ (800d804 <USBD_SetConfig+0x148>)
 800d760:	781b      	ldrb	r3, [r3, #0]
 800d762:	4619      	mov	r1, r3
 800d764:	6878      	ldr	r0, [r7, #4]
 800d766:	f7ff f983 	bl	800ca70 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d76a:	6878      	ldr	r0, [r7, #4]
 800d76c:	f000 f9f1 	bl	800db52 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d770:	e042      	b.n	800d7f8 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800d772:	4b24      	ldr	r3, [pc, #144]	@ (800d804 <USBD_SetConfig+0x148>)
 800d774:	781b      	ldrb	r3, [r3, #0]
 800d776:	461a      	mov	r2, r3
 800d778:	687b      	ldr	r3, [r7, #4]
 800d77a:	685b      	ldr	r3, [r3, #4]
 800d77c:	429a      	cmp	r2, r3
 800d77e:	d02a      	beq.n	800d7d6 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	685b      	ldr	r3, [r3, #4]
 800d784:	b2db      	uxtb	r3, r3
 800d786:	4619      	mov	r1, r3
 800d788:	6878      	ldr	r0, [r7, #4]
 800d78a:	f7ff f971 	bl	800ca70 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d78e:	4b1d      	ldr	r3, [pc, #116]	@ (800d804 <USBD_SetConfig+0x148>)
 800d790:	781b      	ldrb	r3, [r3, #0]
 800d792:	461a      	mov	r2, r3
 800d794:	687b      	ldr	r3, [r7, #4]
 800d796:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d798:	4b1a      	ldr	r3, [pc, #104]	@ (800d804 <USBD_SetConfig+0x148>)
 800d79a:	781b      	ldrb	r3, [r3, #0]
 800d79c:	4619      	mov	r1, r3
 800d79e:	6878      	ldr	r0, [r7, #4]
 800d7a0:	f7ff f94a 	bl	800ca38 <USBD_SetClassConfig>
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d7a8:	7bfb      	ldrb	r3, [r7, #15]
 800d7aa:	2b00      	cmp	r3, #0
 800d7ac:	d00f      	beq.n	800d7ce <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800d7ae:	6839      	ldr	r1, [r7, #0]
 800d7b0:	6878      	ldr	r0, [r7, #4]
 800d7b2:	f000 f903 	bl	800d9bc <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	685b      	ldr	r3, [r3, #4]
 800d7ba:	b2db      	uxtb	r3, r3
 800d7bc:	4619      	mov	r1, r3
 800d7be:	6878      	ldr	r0, [r7, #4]
 800d7c0:	f7ff f956 	bl	800ca70 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	2202      	movs	r2, #2
 800d7c8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800d7cc:	e014      	b.n	800d7f8 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800d7ce:	6878      	ldr	r0, [r7, #4]
 800d7d0:	f000 f9bf 	bl	800db52 <USBD_CtlSendStatus>
      break;
 800d7d4:	e010      	b.n	800d7f8 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f000 f9bb 	bl	800db52 <USBD_CtlSendStatus>
      break;
 800d7dc:	e00c      	b.n	800d7f8 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800d7de:	6839      	ldr	r1, [r7, #0]
 800d7e0:	6878      	ldr	r0, [r7, #4]
 800d7e2:	f000 f8eb 	bl	800d9bc <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d7e6:	4b07      	ldr	r3, [pc, #28]	@ (800d804 <USBD_SetConfig+0x148>)
 800d7e8:	781b      	ldrb	r3, [r3, #0]
 800d7ea:	4619      	mov	r1, r3
 800d7ec:	6878      	ldr	r0, [r7, #4]
 800d7ee:	f7ff f93f 	bl	800ca70 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d7f2:	2303      	movs	r3, #3
 800d7f4:	73fb      	strb	r3, [r7, #15]
      break;
 800d7f6:	bf00      	nop
  }

  return ret;
 800d7f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	3710      	adds	r7, #16
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}
 800d802:	bf00      	nop
 800d804:	200006b8 	.word	0x200006b8

0800d808 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d808:	b580      	push	{r7, lr}
 800d80a:	b082      	sub	sp, #8
 800d80c:	af00      	add	r7, sp, #0
 800d80e:	6078      	str	r0, [r7, #4]
 800d810:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d812:	683b      	ldr	r3, [r7, #0]
 800d814:	88db      	ldrh	r3, [r3, #6]
 800d816:	2b01      	cmp	r3, #1
 800d818:	d004      	beq.n	800d824 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d81a:	6839      	ldr	r1, [r7, #0]
 800d81c:	6878      	ldr	r0, [r7, #4]
 800d81e:	f000 f8cd 	bl	800d9bc <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d822:	e023      	b.n	800d86c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d82a:	b2db      	uxtb	r3, r3
 800d82c:	2b02      	cmp	r3, #2
 800d82e:	dc02      	bgt.n	800d836 <USBD_GetConfig+0x2e>
 800d830:	2b00      	cmp	r3, #0
 800d832:	dc03      	bgt.n	800d83c <USBD_GetConfig+0x34>
 800d834:	e015      	b.n	800d862 <USBD_GetConfig+0x5a>
 800d836:	2b03      	cmp	r3, #3
 800d838:	d00b      	beq.n	800d852 <USBD_GetConfig+0x4a>
 800d83a:	e012      	b.n	800d862 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d83c:	687b      	ldr	r3, [r7, #4]
 800d83e:	2200      	movs	r2, #0
 800d840:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d842:	687b      	ldr	r3, [r7, #4]
 800d844:	3308      	adds	r3, #8
 800d846:	2201      	movs	r2, #1
 800d848:	4619      	mov	r1, r3
 800d84a:	6878      	ldr	r0, [r7, #4]
 800d84c:	f000 f927 	bl	800da9e <USBD_CtlSendData>
        break;
 800d850:	e00c      	b.n	800d86c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	3304      	adds	r3, #4
 800d856:	2201      	movs	r2, #1
 800d858:	4619      	mov	r1, r3
 800d85a:	6878      	ldr	r0, [r7, #4]
 800d85c:	f000 f91f 	bl	800da9e <USBD_CtlSendData>
        break;
 800d860:	e004      	b.n	800d86c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d862:	6839      	ldr	r1, [r7, #0]
 800d864:	6878      	ldr	r0, [r7, #4]
 800d866:	f000 f8a9 	bl	800d9bc <USBD_CtlError>
        break;
 800d86a:	bf00      	nop
}
 800d86c:	bf00      	nop
 800d86e:	3708      	adds	r7, #8
 800d870:	46bd      	mov	sp, r7
 800d872:	bd80      	pop	{r7, pc}

0800d874 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d874:	b580      	push	{r7, lr}
 800d876:	b082      	sub	sp, #8
 800d878:	af00      	add	r7, sp, #0
 800d87a:	6078      	str	r0, [r7, #4]
 800d87c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d884:	b2db      	uxtb	r3, r3
 800d886:	3b01      	subs	r3, #1
 800d888:	2b02      	cmp	r3, #2
 800d88a:	d81e      	bhi.n	800d8ca <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d88c:	683b      	ldr	r3, [r7, #0]
 800d88e:	88db      	ldrh	r3, [r3, #6]
 800d890:	2b02      	cmp	r3, #2
 800d892:	d004      	beq.n	800d89e <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d894:	6839      	ldr	r1, [r7, #0]
 800d896:	6878      	ldr	r0, [r7, #4]
 800d898:	f000 f890 	bl	800d9bc <USBD_CtlError>
        break;
 800d89c:	e01a      	b.n	800d8d4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	2201      	movs	r2, #1
 800d8a2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800d8aa:	2b00      	cmp	r3, #0
 800d8ac:	d005      	beq.n	800d8ba <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	68db      	ldr	r3, [r3, #12]
 800d8b2:	f043 0202 	orr.w	r2, r3, #2
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	330c      	adds	r3, #12
 800d8be:	2202      	movs	r2, #2
 800d8c0:	4619      	mov	r1, r3
 800d8c2:	6878      	ldr	r0, [r7, #4]
 800d8c4:	f000 f8eb 	bl	800da9e <USBD_CtlSendData>
      break;
 800d8c8:	e004      	b.n	800d8d4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d8ca:	6839      	ldr	r1, [r7, #0]
 800d8cc:	6878      	ldr	r0, [r7, #4]
 800d8ce:	f000 f875 	bl	800d9bc <USBD_CtlError>
      break;
 800d8d2:	bf00      	nop
  }
}
 800d8d4:	bf00      	nop
 800d8d6:	3708      	adds	r7, #8
 800d8d8:	46bd      	mov	sp, r7
 800d8da:	bd80      	pop	{r7, pc}

0800d8dc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d8dc:	b580      	push	{r7, lr}
 800d8de:	b082      	sub	sp, #8
 800d8e0:	af00      	add	r7, sp, #0
 800d8e2:	6078      	str	r0, [r7, #4]
 800d8e4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d8e6:	683b      	ldr	r3, [r7, #0]
 800d8e8:	885b      	ldrh	r3, [r3, #2]
 800d8ea:	2b01      	cmp	r3, #1
 800d8ec:	d106      	bne.n	800d8fc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	2201      	movs	r2, #1
 800d8f2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d8f6:	6878      	ldr	r0, [r7, #4]
 800d8f8:	f000 f92b 	bl	800db52 <USBD_CtlSendStatus>
  }
}
 800d8fc:	bf00      	nop
 800d8fe:	3708      	adds	r7, #8
 800d900:	46bd      	mov	sp, r7
 800d902:	bd80      	pop	{r7, pc}

0800d904 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b082      	sub	sp, #8
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
 800d90c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d914:	b2db      	uxtb	r3, r3
 800d916:	3b01      	subs	r3, #1
 800d918:	2b02      	cmp	r3, #2
 800d91a:	d80b      	bhi.n	800d934 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d91c:	683b      	ldr	r3, [r7, #0]
 800d91e:	885b      	ldrh	r3, [r3, #2]
 800d920:	2b01      	cmp	r3, #1
 800d922:	d10c      	bne.n	800d93e <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d924:	687b      	ldr	r3, [r7, #4]
 800d926:	2200      	movs	r2, #0
 800d928:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d92c:	6878      	ldr	r0, [r7, #4]
 800d92e:	f000 f910 	bl	800db52 <USBD_CtlSendStatus>
      }
      break;
 800d932:	e004      	b.n	800d93e <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d934:	6839      	ldr	r1, [r7, #0]
 800d936:	6878      	ldr	r0, [r7, #4]
 800d938:	f000 f840 	bl	800d9bc <USBD_CtlError>
      break;
 800d93c:	e000      	b.n	800d940 <USBD_ClrFeature+0x3c>
      break;
 800d93e:	bf00      	nop
  }
}
 800d940:	bf00      	nop
 800d942:	3708      	adds	r7, #8
 800d944:	46bd      	mov	sp, r7
 800d946:	bd80      	pop	{r7, pc}

0800d948 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d948:	b580      	push	{r7, lr}
 800d94a:	b084      	sub	sp, #16
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	6078      	str	r0, [r7, #4]
 800d950:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d956:	68fb      	ldr	r3, [r7, #12]
 800d958:	781a      	ldrb	r2, [r3, #0]
 800d95a:	687b      	ldr	r3, [r7, #4]
 800d95c:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d95e:	68fb      	ldr	r3, [r7, #12]
 800d960:	3301      	adds	r3, #1
 800d962:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	781a      	ldrb	r2, [r3, #0]
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	3301      	adds	r3, #1
 800d970:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d972:	68f8      	ldr	r0, [r7, #12]
 800d974:	f7ff fa90 	bl	800ce98 <SWAPBYTE>
 800d978:	4603      	mov	r3, r0
 800d97a:	461a      	mov	r2, r3
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	3301      	adds	r3, #1
 800d984:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	3301      	adds	r3, #1
 800d98a:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d98c:	68f8      	ldr	r0, [r7, #12]
 800d98e:	f7ff fa83 	bl	800ce98 <SWAPBYTE>
 800d992:	4603      	mov	r3, r0
 800d994:	461a      	mov	r2, r3
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d99a:	68fb      	ldr	r3, [r7, #12]
 800d99c:	3301      	adds	r3, #1
 800d99e:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	3301      	adds	r3, #1
 800d9a4:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d9a6:	68f8      	ldr	r0, [r7, #12]
 800d9a8:	f7ff fa76 	bl	800ce98 <SWAPBYTE>
 800d9ac:	4603      	mov	r3, r0
 800d9ae:	461a      	mov	r2, r3
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	80da      	strh	r2, [r3, #6]
}
 800d9b4:	bf00      	nop
 800d9b6:	3710      	adds	r7, #16
 800d9b8:	46bd      	mov	sp, r7
 800d9ba:	bd80      	pop	{r7, pc}

0800d9bc <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d9bc:	b580      	push	{r7, lr}
 800d9be:	b082      	sub	sp, #8
 800d9c0:	af00      	add	r7, sp, #0
 800d9c2:	6078      	str	r0, [r7, #4]
 800d9c4:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d9c6:	2180      	movs	r1, #128	@ 0x80
 800d9c8:	6878      	ldr	r0, [r7, #4]
 800d9ca:	f000 fc6f 	bl	800e2ac <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d9ce:	2100      	movs	r1, #0
 800d9d0:	6878      	ldr	r0, [r7, #4]
 800d9d2:	f000 fc6b 	bl	800e2ac <USBD_LL_StallEP>
}
 800d9d6:	bf00      	nop
 800d9d8:	3708      	adds	r7, #8
 800d9da:	46bd      	mov	sp, r7
 800d9dc:	bd80      	pop	{r7, pc}

0800d9de <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d9de:	b580      	push	{r7, lr}
 800d9e0:	b086      	sub	sp, #24
 800d9e2:	af00      	add	r7, sp, #0
 800d9e4:	60f8      	str	r0, [r7, #12]
 800d9e6:	60b9      	str	r1, [r7, #8]
 800d9e8:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d9ea:	2300      	movs	r3, #0
 800d9ec:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	2b00      	cmp	r3, #0
 800d9f2:	d036      	beq.n	800da62 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d9f4:	68fb      	ldr	r3, [r7, #12]
 800d9f6:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d9f8:	6938      	ldr	r0, [r7, #16]
 800d9fa:	f000 f836 	bl	800da6a <USBD_GetLen>
 800d9fe:	4603      	mov	r3, r0
 800da00:	3301      	adds	r3, #1
 800da02:	b29b      	uxth	r3, r3
 800da04:	005b      	lsls	r3, r3, #1
 800da06:	b29a      	uxth	r2, r3
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800da0c:	7dfb      	ldrb	r3, [r7, #23]
 800da0e:	68ba      	ldr	r2, [r7, #8]
 800da10:	4413      	add	r3, r2
 800da12:	687a      	ldr	r2, [r7, #4]
 800da14:	7812      	ldrb	r2, [r2, #0]
 800da16:	701a      	strb	r2, [r3, #0]
  idx++;
 800da18:	7dfb      	ldrb	r3, [r7, #23]
 800da1a:	3301      	adds	r3, #1
 800da1c:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800da1e:	7dfb      	ldrb	r3, [r7, #23]
 800da20:	68ba      	ldr	r2, [r7, #8]
 800da22:	4413      	add	r3, r2
 800da24:	2203      	movs	r2, #3
 800da26:	701a      	strb	r2, [r3, #0]
  idx++;
 800da28:	7dfb      	ldrb	r3, [r7, #23]
 800da2a:	3301      	adds	r3, #1
 800da2c:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800da2e:	e013      	b.n	800da58 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800da30:	7dfb      	ldrb	r3, [r7, #23]
 800da32:	68ba      	ldr	r2, [r7, #8]
 800da34:	4413      	add	r3, r2
 800da36:	693a      	ldr	r2, [r7, #16]
 800da38:	7812      	ldrb	r2, [r2, #0]
 800da3a:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800da3c:	693b      	ldr	r3, [r7, #16]
 800da3e:	3301      	adds	r3, #1
 800da40:	613b      	str	r3, [r7, #16]
    idx++;
 800da42:	7dfb      	ldrb	r3, [r7, #23]
 800da44:	3301      	adds	r3, #1
 800da46:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800da48:	7dfb      	ldrb	r3, [r7, #23]
 800da4a:	68ba      	ldr	r2, [r7, #8]
 800da4c:	4413      	add	r3, r2
 800da4e:	2200      	movs	r2, #0
 800da50:	701a      	strb	r2, [r3, #0]
    idx++;
 800da52:	7dfb      	ldrb	r3, [r7, #23]
 800da54:	3301      	adds	r3, #1
 800da56:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800da58:	693b      	ldr	r3, [r7, #16]
 800da5a:	781b      	ldrb	r3, [r3, #0]
 800da5c:	2b00      	cmp	r3, #0
 800da5e:	d1e7      	bne.n	800da30 <USBD_GetString+0x52>
 800da60:	e000      	b.n	800da64 <USBD_GetString+0x86>
    return;
 800da62:	bf00      	nop
  }
}
 800da64:	3718      	adds	r7, #24
 800da66:	46bd      	mov	sp, r7
 800da68:	bd80      	pop	{r7, pc}

0800da6a <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800da6a:	b480      	push	{r7}
 800da6c:	b085      	sub	sp, #20
 800da6e:	af00      	add	r7, sp, #0
 800da70:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800da72:	2300      	movs	r3, #0
 800da74:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800da7a:	e005      	b.n	800da88 <USBD_GetLen+0x1e>
  {
    len++;
 800da7c:	7bfb      	ldrb	r3, [r7, #15]
 800da7e:	3301      	adds	r3, #1
 800da80:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800da82:	68bb      	ldr	r3, [r7, #8]
 800da84:	3301      	adds	r3, #1
 800da86:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800da88:	68bb      	ldr	r3, [r7, #8]
 800da8a:	781b      	ldrb	r3, [r3, #0]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d1f5      	bne.n	800da7c <USBD_GetLen+0x12>
  }

  return len;
 800da90:	7bfb      	ldrb	r3, [r7, #15]
}
 800da92:	4618      	mov	r0, r3
 800da94:	3714      	adds	r7, #20
 800da96:	46bd      	mov	sp, r7
 800da98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da9c:	4770      	bx	lr

0800da9e <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800da9e:	b580      	push	{r7, lr}
 800daa0:	b084      	sub	sp, #16
 800daa2:	af00      	add	r7, sp, #0
 800daa4:	60f8      	str	r0, [r7, #12]
 800daa6:	60b9      	str	r1, [r7, #8]
 800daa8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	2202      	movs	r2, #2
 800daae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800dab2:	68fb      	ldr	r3, [r7, #12]
 800dab4:	687a      	ldr	r2, [r7, #4]
 800dab6:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800dab8:	68fb      	ldr	r3, [r7, #12]
 800daba:	687a      	ldr	r2, [r7, #4]
 800dabc:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dabe:	687b      	ldr	r3, [r7, #4]
 800dac0:	68ba      	ldr	r2, [r7, #8]
 800dac2:	2100      	movs	r1, #0
 800dac4:	68f8      	ldr	r0, [r7, #12]
 800dac6:	f000 fc7a 	bl	800e3be <USBD_LL_Transmit>

  return USBD_OK;
 800daca:	2300      	movs	r3, #0
}
 800dacc:	4618      	mov	r0, r3
 800dace:	3710      	adds	r7, #16
 800dad0:	46bd      	mov	sp, r7
 800dad2:	bd80      	pop	{r7, pc}

0800dad4 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800dad4:	b580      	push	{r7, lr}
 800dad6:	b084      	sub	sp, #16
 800dad8:	af00      	add	r7, sp, #0
 800dada:	60f8      	str	r0, [r7, #12]
 800dadc:	60b9      	str	r1, [r7, #8]
 800dade:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	68ba      	ldr	r2, [r7, #8]
 800dae4:	2100      	movs	r1, #0
 800dae6:	68f8      	ldr	r0, [r7, #12]
 800dae8:	f000 fc69 	bl	800e3be <USBD_LL_Transmit>

  return USBD_OK;
 800daec:	2300      	movs	r3, #0
}
 800daee:	4618      	mov	r0, r3
 800daf0:	3710      	adds	r7, #16
 800daf2:	46bd      	mov	sp, r7
 800daf4:	bd80      	pop	{r7, pc}

0800daf6 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800daf6:	b580      	push	{r7, lr}
 800daf8:	b084      	sub	sp, #16
 800dafa:	af00      	add	r7, sp, #0
 800dafc:	60f8      	str	r0, [r7, #12]
 800dafe:	60b9      	str	r1, [r7, #8]
 800db00:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	2203      	movs	r2, #3
 800db06:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	687a      	ldr	r2, [r7, #4]
 800db0e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	687a      	ldr	r2, [r7, #4]
 800db16:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	68ba      	ldr	r2, [r7, #8]
 800db1e:	2100      	movs	r1, #0
 800db20:	68f8      	ldr	r0, [r7, #12]
 800db22:	f000 fc6d 	bl	800e400 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800db26:	2300      	movs	r3, #0
}
 800db28:	4618      	mov	r0, r3
 800db2a:	3710      	adds	r7, #16
 800db2c:	46bd      	mov	sp, r7
 800db2e:	bd80      	pop	{r7, pc}

0800db30 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800db30:	b580      	push	{r7, lr}
 800db32:	b084      	sub	sp, #16
 800db34:	af00      	add	r7, sp, #0
 800db36:	60f8      	str	r0, [r7, #12]
 800db38:	60b9      	str	r1, [r7, #8]
 800db3a:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	68ba      	ldr	r2, [r7, #8]
 800db40:	2100      	movs	r1, #0
 800db42:	68f8      	ldr	r0, [r7, #12]
 800db44:	f000 fc5c 	bl	800e400 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800db48:	2300      	movs	r3, #0
}
 800db4a:	4618      	mov	r0, r3
 800db4c:	3710      	adds	r7, #16
 800db4e:	46bd      	mov	sp, r7
 800db50:	bd80      	pop	{r7, pc}

0800db52 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800db52:	b580      	push	{r7, lr}
 800db54:	b082      	sub	sp, #8
 800db56:	af00      	add	r7, sp, #0
 800db58:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2204      	movs	r2, #4
 800db5e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800db62:	2300      	movs	r3, #0
 800db64:	2200      	movs	r2, #0
 800db66:	2100      	movs	r1, #0
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f000 fc28 	bl	800e3be <USBD_LL_Transmit>

  return USBD_OK;
 800db6e:	2300      	movs	r3, #0
}
 800db70:	4618      	mov	r0, r3
 800db72:	3708      	adds	r7, #8
 800db74:	46bd      	mov	sp, r7
 800db76:	bd80      	pop	{r7, pc}

0800db78 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b082      	sub	sp, #8
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	2205      	movs	r2, #5
 800db84:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800db88:	2300      	movs	r3, #0
 800db8a:	2200      	movs	r2, #0
 800db8c:	2100      	movs	r1, #0
 800db8e:	6878      	ldr	r0, [r7, #4]
 800db90:	f000 fc36 	bl	800e400 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800db94:	2300      	movs	r3, #0
}
 800db96:	4618      	mov	r0, r3
 800db98:	3708      	adds	r7, #8
 800db9a:	46bd      	mov	sp, r7
 800db9c:	bd80      	pop	{r7, pc}
	...

0800dba0 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800dba0:	b580      	push	{r7, lr}
 800dba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800dba4:	2200      	movs	r2, #0
 800dba6:	4912      	ldr	r1, [pc, #72]	@ (800dbf0 <MX_USB_Device_Init+0x50>)
 800dba8:	4812      	ldr	r0, [pc, #72]	@ (800dbf4 <MX_USB_Device_Init+0x54>)
 800dbaa:	f7fe fed7 	bl	800c95c <USBD_Init>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d001      	beq.n	800dbb8 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800dbb4:	f7f3 fd68 	bl	8001688 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800dbb8:	490f      	ldr	r1, [pc, #60]	@ (800dbf8 <MX_USB_Device_Init+0x58>)
 800dbba:	480e      	ldr	r0, [pc, #56]	@ (800dbf4 <MX_USB_Device_Init+0x54>)
 800dbbc:	f7fe fefe 	bl	800c9bc <USBD_RegisterClass>
 800dbc0:	4603      	mov	r3, r0
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d001      	beq.n	800dbca <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800dbc6:	f7f3 fd5f 	bl	8001688 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800dbca:	490c      	ldr	r1, [pc, #48]	@ (800dbfc <MX_USB_Device_Init+0x5c>)
 800dbcc:	4809      	ldr	r0, [pc, #36]	@ (800dbf4 <MX_USB_Device_Init+0x54>)
 800dbce:	f7fe fe4f 	bl	800c870 <USBD_CDC_RegisterInterface>
 800dbd2:	4603      	mov	r3, r0
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d001      	beq.n	800dbdc <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800dbd8:	f7f3 fd56 	bl	8001688 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800dbdc:	4805      	ldr	r0, [pc, #20]	@ (800dbf4 <MX_USB_Device_Init+0x54>)
 800dbde:	f7fe ff14 	bl	800ca0a <USBD_Start>
 800dbe2:	4603      	mov	r3, r0
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d001      	beq.n	800dbec <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800dbe8:	f7f3 fd4e 	bl	8001688 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800dbec:	bf00      	nop
 800dbee:	bd80      	pop	{r7, pc}
 800dbf0:	20000130 	.word	0x20000130
 800dbf4:	200006bc 	.word	0x200006bc
 800dbf8:	20000018 	.word	0x20000018
 800dbfc:	2000011c 	.word	0x2000011c

0800dc00 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800dc00:	b580      	push	{r7, lr}
 800dc02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800dc04:	2200      	movs	r2, #0
 800dc06:	4905      	ldr	r1, [pc, #20]	@ (800dc1c <CDC_Init_FS+0x1c>)
 800dc08:	4805      	ldr	r0, [pc, #20]	@ (800dc20 <CDC_Init_FS+0x20>)
 800dc0a:	f7fe fe46 	bl	800c89a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800dc0e:	4905      	ldr	r1, [pc, #20]	@ (800dc24 <CDC_Init_FS+0x24>)
 800dc10:	4803      	ldr	r0, [pc, #12]	@ (800dc20 <CDC_Init_FS+0x20>)
 800dc12:	f7fe fe60 	bl	800c8d6 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800dc16:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800dc18:	4618      	mov	r0, r3
 800dc1a:	bd80      	pop	{r7, pc}
 800dc1c:	20000d8c 	.word	0x20000d8c
 800dc20:	200006bc 	.word	0x200006bc
 800dc24:	2000098c 	.word	0x2000098c

0800dc28 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800dc28:	b480      	push	{r7}
 800dc2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800dc2c:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800dc2e:	4618      	mov	r0, r3
 800dc30:	46bd      	mov	sp, r7
 800dc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc36:	4770      	bx	lr

0800dc38 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800dc38:	b480      	push	{r7}
 800dc3a:	b083      	sub	sp, #12
 800dc3c:	af00      	add	r7, sp, #0
 800dc3e:	4603      	mov	r3, r0
 800dc40:	6039      	str	r1, [r7, #0]
 800dc42:	71fb      	strb	r3, [r7, #7]
 800dc44:	4613      	mov	r3, r2
 800dc46:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800dc48:	79fb      	ldrb	r3, [r7, #7]
 800dc4a:	2b23      	cmp	r3, #35	@ 0x23
 800dc4c:	d84a      	bhi.n	800dce4 <CDC_Control_FS+0xac>
 800dc4e:	a201      	add	r2, pc, #4	@ (adr r2, 800dc54 <CDC_Control_FS+0x1c>)
 800dc50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc54:	0800dce5 	.word	0x0800dce5
 800dc58:	0800dce5 	.word	0x0800dce5
 800dc5c:	0800dce5 	.word	0x0800dce5
 800dc60:	0800dce5 	.word	0x0800dce5
 800dc64:	0800dce5 	.word	0x0800dce5
 800dc68:	0800dce5 	.word	0x0800dce5
 800dc6c:	0800dce5 	.word	0x0800dce5
 800dc70:	0800dce5 	.word	0x0800dce5
 800dc74:	0800dce5 	.word	0x0800dce5
 800dc78:	0800dce5 	.word	0x0800dce5
 800dc7c:	0800dce5 	.word	0x0800dce5
 800dc80:	0800dce5 	.word	0x0800dce5
 800dc84:	0800dce5 	.word	0x0800dce5
 800dc88:	0800dce5 	.word	0x0800dce5
 800dc8c:	0800dce5 	.word	0x0800dce5
 800dc90:	0800dce5 	.word	0x0800dce5
 800dc94:	0800dce5 	.word	0x0800dce5
 800dc98:	0800dce5 	.word	0x0800dce5
 800dc9c:	0800dce5 	.word	0x0800dce5
 800dca0:	0800dce5 	.word	0x0800dce5
 800dca4:	0800dce5 	.word	0x0800dce5
 800dca8:	0800dce5 	.word	0x0800dce5
 800dcac:	0800dce5 	.word	0x0800dce5
 800dcb0:	0800dce5 	.word	0x0800dce5
 800dcb4:	0800dce5 	.word	0x0800dce5
 800dcb8:	0800dce5 	.word	0x0800dce5
 800dcbc:	0800dce5 	.word	0x0800dce5
 800dcc0:	0800dce5 	.word	0x0800dce5
 800dcc4:	0800dce5 	.word	0x0800dce5
 800dcc8:	0800dce5 	.word	0x0800dce5
 800dccc:	0800dce5 	.word	0x0800dce5
 800dcd0:	0800dce5 	.word	0x0800dce5
 800dcd4:	0800dce5 	.word	0x0800dce5
 800dcd8:	0800dce5 	.word	0x0800dce5
 800dcdc:	0800dce5 	.word	0x0800dce5
 800dce0:	0800dce5 	.word	0x0800dce5
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800dce4:	bf00      	nop
  }

  return (USBD_OK);
 800dce6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800dce8:	4618      	mov	r0, r3
 800dcea:	370c      	adds	r7, #12
 800dcec:	46bd      	mov	sp, r7
 800dcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcf2:	4770      	bx	lr

0800dcf4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800dcf4:	b580      	push	{r7, lr}
 800dcf6:	b082      	sub	sp, #8
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	6078      	str	r0, [r7, #4]
 800dcfc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800dcfe:	6879      	ldr	r1, [r7, #4]
 800dd00:	4805      	ldr	r0, [pc, #20]	@ (800dd18 <CDC_Receive_FS+0x24>)
 800dd02:	f7fe fde8 	bl	800c8d6 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800dd06:	4804      	ldr	r0, [pc, #16]	@ (800dd18 <CDC_Receive_FS+0x24>)
 800dd08:	f7fe fdfe 	bl	800c908 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800dd0c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800dd0e:	4618      	mov	r0, r3
 800dd10:	3708      	adds	r7, #8
 800dd12:	46bd      	mov	sp, r7
 800dd14:	bd80      	pop	{r7, pc}
 800dd16:	bf00      	nop
 800dd18:	200006bc 	.word	0x200006bc

0800dd1c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800dd1c:	b480      	push	{r7}
 800dd1e:	b087      	sub	sp, #28
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	60f8      	str	r0, [r7, #12]
 800dd24:	60b9      	str	r1, [r7, #8]
 800dd26:	4613      	mov	r3, r2
 800dd28:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800dd2a:	2300      	movs	r3, #0
 800dd2c:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800dd2e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800dd32:	4618      	mov	r0, r3
 800dd34:	371c      	adds	r7, #28
 800dd36:	46bd      	mov	sp, r7
 800dd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd3c:	4770      	bx	lr
	...

0800dd40 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd40:	b480      	push	{r7}
 800dd42:	b083      	sub	sp, #12
 800dd44:	af00      	add	r7, sp, #0
 800dd46:	4603      	mov	r3, r0
 800dd48:	6039      	str	r1, [r7, #0]
 800dd4a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800dd4c:	683b      	ldr	r3, [r7, #0]
 800dd4e:	2212      	movs	r2, #18
 800dd50:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800dd52:	4b03      	ldr	r3, [pc, #12]	@ (800dd60 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800dd54:	4618      	mov	r0, r3
 800dd56:	370c      	adds	r7, #12
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd5e:	4770      	bx	lr
 800dd60:	20000150 	.word	0x20000150

0800dd64 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd64:	b480      	push	{r7}
 800dd66:	b083      	sub	sp, #12
 800dd68:	af00      	add	r7, sp, #0
 800dd6a:	4603      	mov	r3, r0
 800dd6c:	6039      	str	r1, [r7, #0]
 800dd6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800dd70:	683b      	ldr	r3, [r7, #0]
 800dd72:	2204      	movs	r2, #4
 800dd74:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800dd76:	4b03      	ldr	r3, [pc, #12]	@ (800dd84 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800dd78:	4618      	mov	r0, r3
 800dd7a:	370c      	adds	r7, #12
 800dd7c:	46bd      	mov	sp, r7
 800dd7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd82:	4770      	bx	lr
 800dd84:	20000164 	.word	0x20000164

0800dd88 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800dd88:	b580      	push	{r7, lr}
 800dd8a:	b082      	sub	sp, #8
 800dd8c:	af00      	add	r7, sp, #0
 800dd8e:	4603      	mov	r3, r0
 800dd90:	6039      	str	r1, [r7, #0]
 800dd92:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800dd94:	79fb      	ldrb	r3, [r7, #7]
 800dd96:	2b00      	cmp	r3, #0
 800dd98:	d105      	bne.n	800dda6 <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800dd9a:	683a      	ldr	r2, [r7, #0]
 800dd9c:	4907      	ldr	r1, [pc, #28]	@ (800ddbc <USBD_CDC_ProductStrDescriptor+0x34>)
 800dd9e:	4808      	ldr	r0, [pc, #32]	@ (800ddc0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800dda0:	f7ff fe1d 	bl	800d9de <USBD_GetString>
 800dda4:	e004      	b.n	800ddb0 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800dda6:	683a      	ldr	r2, [r7, #0]
 800dda8:	4904      	ldr	r1, [pc, #16]	@ (800ddbc <USBD_CDC_ProductStrDescriptor+0x34>)
 800ddaa:	4805      	ldr	r0, [pc, #20]	@ (800ddc0 <USBD_CDC_ProductStrDescriptor+0x38>)
 800ddac:	f7ff fe17 	bl	800d9de <USBD_GetString>
  }
  return USBD_StrDesc;
 800ddb0:	4b02      	ldr	r3, [pc, #8]	@ (800ddbc <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	3708      	adds	r7, #8
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bd80      	pop	{r7, pc}
 800ddba:	bf00      	nop
 800ddbc:	2000118c 	.word	0x2000118c
 800ddc0:	0800f568 	.word	0x0800f568

0800ddc4 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ddc4:	b580      	push	{r7, lr}
 800ddc6:	b082      	sub	sp, #8
 800ddc8:	af00      	add	r7, sp, #0
 800ddca:	4603      	mov	r3, r0
 800ddcc:	6039      	str	r1, [r7, #0]
 800ddce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ddd0:	683a      	ldr	r2, [r7, #0]
 800ddd2:	4904      	ldr	r1, [pc, #16]	@ (800dde4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800ddd4:	4804      	ldr	r0, [pc, #16]	@ (800dde8 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800ddd6:	f7ff fe02 	bl	800d9de <USBD_GetString>
  return USBD_StrDesc;
 800ddda:	4b02      	ldr	r3, [pc, #8]	@ (800dde4 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800dddc:	4618      	mov	r0, r3
 800ddde:	3708      	adds	r7, #8
 800dde0:	46bd      	mov	sp, r7
 800dde2:	bd80      	pop	{r7, pc}
 800dde4:	2000118c 	.word	0x2000118c
 800dde8:	0800f580 	.word	0x0800f580

0800ddec <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ddec:	b580      	push	{r7, lr}
 800ddee:	b082      	sub	sp, #8
 800ddf0:	af00      	add	r7, sp, #0
 800ddf2:	4603      	mov	r3, r0
 800ddf4:	6039      	str	r1, [r7, #0]
 800ddf6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	221a      	movs	r2, #26
 800ddfc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ddfe:	f000 f843 	bl	800de88 <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800de02:	4b02      	ldr	r3, [pc, #8]	@ (800de0c <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800de04:	4618      	mov	r0, r3
 800de06:	3708      	adds	r7, #8
 800de08:	46bd      	mov	sp, r7
 800de0a:	bd80      	pop	{r7, pc}
 800de0c:	20000168 	.word	0x20000168

0800de10 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de10:	b580      	push	{r7, lr}
 800de12:	b082      	sub	sp, #8
 800de14:	af00      	add	r7, sp, #0
 800de16:	4603      	mov	r3, r0
 800de18:	6039      	str	r1, [r7, #0]
 800de1a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800de1c:	79fb      	ldrb	r3, [r7, #7]
 800de1e:	2b00      	cmp	r3, #0
 800de20:	d105      	bne.n	800de2e <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800de22:	683a      	ldr	r2, [r7, #0]
 800de24:	4907      	ldr	r1, [pc, #28]	@ (800de44 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800de26:	4808      	ldr	r0, [pc, #32]	@ (800de48 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800de28:	f7ff fdd9 	bl	800d9de <USBD_GetString>
 800de2c:	e004      	b.n	800de38 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800de2e:	683a      	ldr	r2, [r7, #0]
 800de30:	4904      	ldr	r1, [pc, #16]	@ (800de44 <USBD_CDC_ConfigStrDescriptor+0x34>)
 800de32:	4805      	ldr	r0, [pc, #20]	@ (800de48 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800de34:	f7ff fdd3 	bl	800d9de <USBD_GetString>
  }
  return USBD_StrDesc;
 800de38:	4b02      	ldr	r3, [pc, #8]	@ (800de44 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800de3a:	4618      	mov	r0, r3
 800de3c:	3708      	adds	r7, #8
 800de3e:	46bd      	mov	sp, r7
 800de40:	bd80      	pop	{r7, pc}
 800de42:	bf00      	nop
 800de44:	2000118c 	.word	0x2000118c
 800de48:	0800f594 	.word	0x0800f594

0800de4c <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800de4c:	b580      	push	{r7, lr}
 800de4e:	b082      	sub	sp, #8
 800de50:	af00      	add	r7, sp, #0
 800de52:	4603      	mov	r3, r0
 800de54:	6039      	str	r1, [r7, #0]
 800de56:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800de58:	79fb      	ldrb	r3, [r7, #7]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d105      	bne.n	800de6a <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800de5e:	683a      	ldr	r2, [r7, #0]
 800de60:	4907      	ldr	r1, [pc, #28]	@ (800de80 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800de62:	4808      	ldr	r0, [pc, #32]	@ (800de84 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800de64:	f7ff fdbb 	bl	800d9de <USBD_GetString>
 800de68:	e004      	b.n	800de74 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800de6a:	683a      	ldr	r2, [r7, #0]
 800de6c:	4904      	ldr	r1, [pc, #16]	@ (800de80 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800de6e:	4805      	ldr	r0, [pc, #20]	@ (800de84 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800de70:	f7ff fdb5 	bl	800d9de <USBD_GetString>
  }
  return USBD_StrDesc;
 800de74:	4b02      	ldr	r3, [pc, #8]	@ (800de80 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800de76:	4618      	mov	r0, r3
 800de78:	3708      	adds	r7, #8
 800de7a:	46bd      	mov	sp, r7
 800de7c:	bd80      	pop	{r7, pc}
 800de7e:	bf00      	nop
 800de80:	2000118c 	.word	0x2000118c
 800de84:	0800f5a0 	.word	0x0800f5a0

0800de88 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800de88:	b580      	push	{r7, lr}
 800de8a:	b084      	sub	sp, #16
 800de8c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800de8e:	4b0f      	ldr	r3, [pc, #60]	@ (800decc <Get_SerialNum+0x44>)
 800de90:	681b      	ldr	r3, [r3, #0]
 800de92:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800de94:	4b0e      	ldr	r3, [pc, #56]	@ (800ded0 <Get_SerialNum+0x48>)
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800de9a:	4b0e      	ldr	r3, [pc, #56]	@ (800ded4 <Get_SerialNum+0x4c>)
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800dea0:	68fa      	ldr	r2, [r7, #12]
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	4413      	add	r3, r2
 800dea6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	2b00      	cmp	r3, #0
 800deac:	d009      	beq.n	800dec2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800deae:	2208      	movs	r2, #8
 800deb0:	4909      	ldr	r1, [pc, #36]	@ (800ded8 <Get_SerialNum+0x50>)
 800deb2:	68f8      	ldr	r0, [r7, #12]
 800deb4:	f000 f814 	bl	800dee0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800deb8:	2204      	movs	r2, #4
 800deba:	4908      	ldr	r1, [pc, #32]	@ (800dedc <Get_SerialNum+0x54>)
 800debc:	68b8      	ldr	r0, [r7, #8]
 800debe:	f000 f80f 	bl	800dee0 <IntToUnicode>
  }
}
 800dec2:	bf00      	nop
 800dec4:	3710      	adds	r7, #16
 800dec6:	46bd      	mov	sp, r7
 800dec8:	bd80      	pop	{r7, pc}
 800deca:	bf00      	nop
 800decc:	1fff7590 	.word	0x1fff7590
 800ded0:	1fff7594 	.word	0x1fff7594
 800ded4:	1fff7598 	.word	0x1fff7598
 800ded8:	2000016a 	.word	0x2000016a
 800dedc:	2000017a 	.word	0x2000017a

0800dee0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800dee0:	b480      	push	{r7}
 800dee2:	b087      	sub	sp, #28
 800dee4:	af00      	add	r7, sp, #0
 800dee6:	60f8      	str	r0, [r7, #12]
 800dee8:	60b9      	str	r1, [r7, #8]
 800deea:	4613      	mov	r3, r2
 800deec:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800deee:	2300      	movs	r3, #0
 800def0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800def2:	2300      	movs	r3, #0
 800def4:	75fb      	strb	r3, [r7, #23]
 800def6:	e027      	b.n	800df48 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	0f1b      	lsrs	r3, r3, #28
 800defc:	2b09      	cmp	r3, #9
 800defe:	d80b      	bhi.n	800df18 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	0f1b      	lsrs	r3, r3, #28
 800df04:	b2da      	uxtb	r2, r3
 800df06:	7dfb      	ldrb	r3, [r7, #23]
 800df08:	005b      	lsls	r3, r3, #1
 800df0a:	4619      	mov	r1, r3
 800df0c:	68bb      	ldr	r3, [r7, #8]
 800df0e:	440b      	add	r3, r1
 800df10:	3230      	adds	r2, #48	@ 0x30
 800df12:	b2d2      	uxtb	r2, r2
 800df14:	701a      	strb	r2, [r3, #0]
 800df16:	e00a      	b.n	800df2e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	0f1b      	lsrs	r3, r3, #28
 800df1c:	b2da      	uxtb	r2, r3
 800df1e:	7dfb      	ldrb	r3, [r7, #23]
 800df20:	005b      	lsls	r3, r3, #1
 800df22:	4619      	mov	r1, r3
 800df24:	68bb      	ldr	r3, [r7, #8]
 800df26:	440b      	add	r3, r1
 800df28:	3237      	adds	r2, #55	@ 0x37
 800df2a:	b2d2      	uxtb	r2, r2
 800df2c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800df2e:	68fb      	ldr	r3, [r7, #12]
 800df30:	011b      	lsls	r3, r3, #4
 800df32:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800df34:	7dfb      	ldrb	r3, [r7, #23]
 800df36:	005b      	lsls	r3, r3, #1
 800df38:	3301      	adds	r3, #1
 800df3a:	68ba      	ldr	r2, [r7, #8]
 800df3c:	4413      	add	r3, r2
 800df3e:	2200      	movs	r2, #0
 800df40:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800df42:	7dfb      	ldrb	r3, [r7, #23]
 800df44:	3301      	adds	r3, #1
 800df46:	75fb      	strb	r3, [r7, #23]
 800df48:	7dfa      	ldrb	r2, [r7, #23]
 800df4a:	79fb      	ldrb	r3, [r7, #7]
 800df4c:	429a      	cmp	r2, r3
 800df4e:	d3d3      	bcc.n	800def8 <IntToUnicode+0x18>
  }
}
 800df50:	bf00      	nop
 800df52:	bf00      	nop
 800df54:	371c      	adds	r7, #28
 800df56:	46bd      	mov	sp, r7
 800df58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df5c:	4770      	bx	lr
	...

0800df60 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800df60:	b580      	push	{r7, lr}
 800df62:	b094      	sub	sp, #80	@ 0x50
 800df64:	af00      	add	r7, sp, #0
 800df66:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800df68:	f107 030c 	add.w	r3, r7, #12
 800df6c:	2244      	movs	r2, #68	@ 0x44
 800df6e:	2100      	movs	r1, #0
 800df70:	4618      	mov	r0, r3
 800df72:	f000 fd03 	bl	800e97c <memset>
  if(pcdHandle->Instance==USB)
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	681b      	ldr	r3, [r3, #0]
 800df7a:	4a15      	ldr	r2, [pc, #84]	@ (800dfd0 <HAL_PCD_MspInit+0x70>)
 800df7c:	4293      	cmp	r3, r2
 800df7e:	d122      	bne.n	800dfc6 <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800df80:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800df84:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800df86:	2300      	movs	r3, #0
 800df88:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800df8a:	f107 030c 	add.w	r3, r7, #12
 800df8e:	4618      	mov	r0, r3
 800df90:	f7fa fdde 	bl	8008b50 <HAL_RCCEx_PeriphCLKConfig>
 800df94:	4603      	mov	r3, r0
 800df96:	2b00      	cmp	r3, #0
 800df98:	d001      	beq.n	800df9e <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 800df9a:	f7f3 fb75 	bl	8001688 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800df9e:	4b0d      	ldr	r3, [pc, #52]	@ (800dfd4 <HAL_PCD_MspInit+0x74>)
 800dfa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfa2:	4a0c      	ldr	r2, [pc, #48]	@ (800dfd4 <HAL_PCD_MspInit+0x74>)
 800dfa4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800dfa8:	6593      	str	r3, [r2, #88]	@ 0x58
 800dfaa:	4b0a      	ldr	r3, [pc, #40]	@ (800dfd4 <HAL_PCD_MspInit+0x74>)
 800dfac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dfae:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dfb2:	60bb      	str	r3, [r7, #8]
 800dfb4:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	2100      	movs	r1, #0
 800dfba:	2014      	movs	r0, #20
 800dfbc:	f7f6 f805 	bl	8003fca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800dfc0:	2014      	movs	r0, #20
 800dfc2:	f7f6 f81c 	bl	8003ffe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800dfc6:	bf00      	nop
 800dfc8:	3750      	adds	r7, #80	@ 0x50
 800dfca:	46bd      	mov	sp, r7
 800dfcc:	bd80      	pop	{r7, pc}
 800dfce:	bf00      	nop
 800dfd0:	40005c00 	.word	0x40005c00
 800dfd4:	40021000 	.word	0x40021000

0800dfd8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dfd8:	b580      	push	{r7, lr}
 800dfda:	b082      	sub	sp, #8
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 800dfe6:	687b      	ldr	r3, [r7, #4]
 800dfe8:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800dfec:	4619      	mov	r1, r3
 800dfee:	4610      	mov	r0, r2
 800dff0:	f7fe fd56 	bl	800caa0 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800dff4:	bf00      	nop
 800dff6:	3708      	adds	r7, #8
 800dff8:	46bd      	mov	sp, r7
 800dffa:	bd80      	pop	{r7, pc}

0800dffc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	b082      	sub	sp, #8
 800e000:	af00      	add	r7, sp, #0
 800e002:	6078      	str	r0, [r7, #4]
 800e004:	460b      	mov	r3, r1
 800e006:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800e008:	687b      	ldr	r3, [r7, #4]
 800e00a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e00e:	78fa      	ldrb	r2, [r7, #3]
 800e010:	6879      	ldr	r1, [r7, #4]
 800e012:	4613      	mov	r3, r2
 800e014:	009b      	lsls	r3, r3, #2
 800e016:	4413      	add	r3, r2
 800e018:	00db      	lsls	r3, r3, #3
 800e01a:	440b      	add	r3, r1
 800e01c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800e020:	681a      	ldr	r2, [r3, #0]
 800e022:	78fb      	ldrb	r3, [r7, #3]
 800e024:	4619      	mov	r1, r3
 800e026:	f7fe fd90 	bl	800cb4a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800e02a:	bf00      	nop
 800e02c:	3708      	adds	r7, #8
 800e02e:	46bd      	mov	sp, r7
 800e030:	bd80      	pop	{r7, pc}

0800e032 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e032:	b580      	push	{r7, lr}
 800e034:	b082      	sub	sp, #8
 800e036:	af00      	add	r7, sp, #0
 800e038:	6078      	str	r0, [r7, #4]
 800e03a:	460b      	mov	r3, r1
 800e03c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 800e044:	78fa      	ldrb	r2, [r7, #3]
 800e046:	6879      	ldr	r1, [r7, #4]
 800e048:	4613      	mov	r3, r2
 800e04a:	009b      	lsls	r3, r3, #2
 800e04c:	4413      	add	r3, r2
 800e04e:	00db      	lsls	r3, r3, #3
 800e050:	440b      	add	r3, r1
 800e052:	3324      	adds	r3, #36	@ 0x24
 800e054:	681a      	ldr	r2, [r3, #0]
 800e056:	78fb      	ldrb	r3, [r7, #3]
 800e058:	4619      	mov	r1, r3
 800e05a:	f7fe fdd9 	bl	800cc10 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800e05e:	bf00      	nop
 800e060:	3708      	adds	r7, #8
 800e062:	46bd      	mov	sp, r7
 800e064:	bd80      	pop	{r7, pc}

0800e066 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e066:	b580      	push	{r7, lr}
 800e068:	b082      	sub	sp, #8
 800e06a:	af00      	add	r7, sp, #0
 800e06c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e074:	4618      	mov	r0, r3
 800e076:	f7fe feed 	bl	800ce54 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800e07a:	bf00      	nop
 800e07c:	3708      	adds	r7, #8
 800e07e:	46bd      	mov	sp, r7
 800e080:	bd80      	pop	{r7, pc}

0800e082 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e082:	b580      	push	{r7, lr}
 800e084:	b084      	sub	sp, #16
 800e086:	af00      	add	r7, sp, #0
 800e088:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800e08a:	2301      	movs	r3, #1
 800e08c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	795b      	ldrb	r3, [r3, #5]
 800e092:	2b02      	cmp	r3, #2
 800e094:	d001      	beq.n	800e09a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800e096:	f7f3 faf7 	bl	8001688 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e0a0:	7bfa      	ldrb	r2, [r7, #15]
 800e0a2:	4611      	mov	r1, r2
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	f7fe fe97 	bl	800cdd8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e0b0:	4618      	mov	r0, r3
 800e0b2:	f7fe fe43 	bl	800cd3c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800e0b6:	bf00      	nop
 800e0b8:	3710      	adds	r7, #16
 800e0ba:	46bd      	mov	sp, r7
 800e0bc:	bd80      	pop	{r7, pc}
	...

0800e0c0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b082      	sub	sp, #8
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f7fe fe92 	bl	800cdf8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	7a5b      	ldrb	r3, [r3, #9]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d005      	beq.n	800e0e8 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e0dc:	4b04      	ldr	r3, [pc, #16]	@ (800e0f0 <HAL_PCD_SuspendCallback+0x30>)
 800e0de:	691b      	ldr	r3, [r3, #16]
 800e0e0:	4a03      	ldr	r2, [pc, #12]	@ (800e0f0 <HAL_PCD_SuspendCallback+0x30>)
 800e0e2:	f043 0306 	orr.w	r3, r3, #6
 800e0e6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800e0e8:	bf00      	nop
 800e0ea:	3708      	adds	r7, #8
 800e0ec:	46bd      	mov	sp, r7
 800e0ee:	bd80      	pop	{r7, pc}
 800e0f0:	e000ed00 	.word	0xe000ed00

0800e0f4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e0f4:	b580      	push	{r7, lr}
 800e0f6:	b082      	sub	sp, #8
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800e0fc:	687b      	ldr	r3, [r7, #4]
 800e0fe:	7a5b      	ldrb	r3, [r3, #9]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d007      	beq.n	800e114 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e104:	4b08      	ldr	r3, [pc, #32]	@ (800e128 <HAL_PCD_ResumeCallback+0x34>)
 800e106:	691b      	ldr	r3, [r3, #16]
 800e108:	4a07      	ldr	r2, [pc, #28]	@ (800e128 <HAL_PCD_ResumeCallback+0x34>)
 800e10a:	f023 0306 	bic.w	r3, r3, #6
 800e10e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800e110:	f000 f9f8 	bl	800e504 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800e114:	687b      	ldr	r3, [r7, #4]
 800e116:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e11a:	4618      	mov	r0, r3
 800e11c:	f7fe fe82 	bl	800ce24 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800e120:	bf00      	nop
 800e122:	3708      	adds	r7, #8
 800e124:	46bd      	mov	sp, r7
 800e126:	bd80      	pop	{r7, pc}
 800e128:	e000ed00 	.word	0xe000ed00

0800e12c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800e12c:	b580      	push	{r7, lr}
 800e12e:	b082      	sub	sp, #8
 800e130:	af00      	add	r7, sp, #0
 800e132:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800e134:	4a2b      	ldr	r2, [pc, #172]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	4a29      	ldr	r2, [pc, #164]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e140:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 800e144:	4b27      	ldr	r3, [pc, #156]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e146:	4a28      	ldr	r2, [pc, #160]	@ (800e1e8 <USBD_LL_Init+0xbc>)
 800e148:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800e14a:	4b26      	ldr	r3, [pc, #152]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e14c:	2208      	movs	r2, #8
 800e14e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800e150:	4b24      	ldr	r3, [pc, #144]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e152:	2202      	movs	r2, #2
 800e154:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800e156:	4b23      	ldr	r3, [pc, #140]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e158:	2202      	movs	r2, #2
 800e15a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800e15c:	4b21      	ldr	r3, [pc, #132]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e15e:	2200      	movs	r2, #0
 800e160:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800e162:	4b20      	ldr	r3, [pc, #128]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e164:	2200      	movs	r2, #0
 800e166:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800e168:	4b1e      	ldr	r3, [pc, #120]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e16a:	2200      	movs	r2, #0
 800e16c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800e16e:	4b1d      	ldr	r3, [pc, #116]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e170:	2200      	movs	r2, #0
 800e172:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800e174:	481b      	ldr	r0, [pc, #108]	@ (800e1e4 <USBD_LL_Init+0xb8>)
 800e176:	f7f8 fa07 	bl	8006588 <HAL_PCD_Init>
 800e17a:	4603      	mov	r3, r0
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d001      	beq.n	800e184 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800e180:	f7f3 fa82 	bl	8001688 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800e184:	687b      	ldr	r3, [r7, #4]
 800e186:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e18a:	2318      	movs	r3, #24
 800e18c:	2200      	movs	r2, #0
 800e18e:	2100      	movs	r1, #0
 800e190:	f7f9 fe8e 	bl	8007eb0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e19a:	2358      	movs	r3, #88	@ 0x58
 800e19c:	2200      	movs	r2, #0
 800e19e:	2180      	movs	r1, #128	@ 0x80
 800e1a0:	f7f9 fe86 	bl	8007eb0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e1aa:	23c0      	movs	r3, #192	@ 0xc0
 800e1ac:	2200      	movs	r2, #0
 800e1ae:	2181      	movs	r1, #129	@ 0x81
 800e1b0:	f7f9 fe7e 	bl	8007eb0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e1ba:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800e1be:	2200      	movs	r2, #0
 800e1c0:	2101      	movs	r1, #1
 800e1c2:	f7f9 fe75 	bl	8007eb0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e1cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800e1d0:	2200      	movs	r2, #0
 800e1d2:	2182      	movs	r1, #130	@ 0x82
 800e1d4:	f7f9 fe6c 	bl	8007eb0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800e1d8:	2300      	movs	r3, #0
}
 800e1da:	4618      	mov	r0, r3
 800e1dc:	3708      	adds	r7, #8
 800e1de:	46bd      	mov	sp, r7
 800e1e0:	bd80      	pop	{r7, pc}
 800e1e2:	bf00      	nop
 800e1e4:	2000138c 	.word	0x2000138c
 800e1e8:	40005c00 	.word	0x40005c00

0800e1ec <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800e1ec:	b580      	push	{r7, lr}
 800e1ee:	b084      	sub	sp, #16
 800e1f0:	af00      	add	r7, sp, #0
 800e1f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e1f4:	2300      	movs	r3, #0
 800e1f6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e1f8:	2300      	movs	r3, #0
 800e1fa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e202:	4618      	mov	r0, r3
 800e204:	f7f8 fa8e 	bl	8006724 <HAL_PCD_Start>
 800e208:	4603      	mov	r3, r0
 800e20a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e20c:	7bfb      	ldrb	r3, [r7, #15]
 800e20e:	4618      	mov	r0, r3
 800e210:	f000 f97e 	bl	800e510 <USBD_Get_USB_Status>
 800e214:	4603      	mov	r3, r0
 800e216:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e218:	7bbb      	ldrb	r3, [r7, #14]
}
 800e21a:	4618      	mov	r0, r3
 800e21c:	3710      	adds	r7, #16
 800e21e:	46bd      	mov	sp, r7
 800e220:	bd80      	pop	{r7, pc}

0800e222 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800e222:	b580      	push	{r7, lr}
 800e224:	b084      	sub	sp, #16
 800e226:	af00      	add	r7, sp, #0
 800e228:	6078      	str	r0, [r7, #4]
 800e22a:	4608      	mov	r0, r1
 800e22c:	4611      	mov	r1, r2
 800e22e:	461a      	mov	r2, r3
 800e230:	4603      	mov	r3, r0
 800e232:	70fb      	strb	r3, [r7, #3]
 800e234:	460b      	mov	r3, r1
 800e236:	70bb      	strb	r3, [r7, #2]
 800e238:	4613      	mov	r3, r2
 800e23a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e23c:	2300      	movs	r3, #0
 800e23e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e240:	2300      	movs	r3, #0
 800e242:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e24a:	78bb      	ldrb	r3, [r7, #2]
 800e24c:	883a      	ldrh	r2, [r7, #0]
 800e24e:	78f9      	ldrb	r1, [r7, #3]
 800e250:	f7f8 fbd5 	bl	80069fe <HAL_PCD_EP_Open>
 800e254:	4603      	mov	r3, r0
 800e256:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e258:	7bfb      	ldrb	r3, [r7, #15]
 800e25a:	4618      	mov	r0, r3
 800e25c:	f000 f958 	bl	800e510 <USBD_Get_USB_Status>
 800e260:	4603      	mov	r3, r0
 800e262:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e264:	7bbb      	ldrb	r3, [r7, #14]
}
 800e266:	4618      	mov	r0, r3
 800e268:	3710      	adds	r7, #16
 800e26a:	46bd      	mov	sp, r7
 800e26c:	bd80      	pop	{r7, pc}

0800e26e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e26e:	b580      	push	{r7, lr}
 800e270:	b084      	sub	sp, #16
 800e272:	af00      	add	r7, sp, #0
 800e274:	6078      	str	r0, [r7, #4]
 800e276:	460b      	mov	r3, r1
 800e278:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e27a:	2300      	movs	r3, #0
 800e27c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e27e:	2300      	movs	r3, #0
 800e280:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e288:	78fa      	ldrb	r2, [r7, #3]
 800e28a:	4611      	mov	r1, r2
 800e28c:	4618      	mov	r0, r3
 800e28e:	f7f8 fc15 	bl	8006abc <HAL_PCD_EP_Close>
 800e292:	4603      	mov	r3, r0
 800e294:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e296:	7bfb      	ldrb	r3, [r7, #15]
 800e298:	4618      	mov	r0, r3
 800e29a:	f000 f939 	bl	800e510 <USBD_Get_USB_Status>
 800e29e:	4603      	mov	r3, r0
 800e2a0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2a2:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2a4:	4618      	mov	r0, r3
 800e2a6:	3710      	adds	r7, #16
 800e2a8:	46bd      	mov	sp, r7
 800e2aa:	bd80      	pop	{r7, pc}

0800e2ac <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2ac:	b580      	push	{r7, lr}
 800e2ae:	b084      	sub	sp, #16
 800e2b0:	af00      	add	r7, sp, #0
 800e2b2:	6078      	str	r0, [r7, #4]
 800e2b4:	460b      	mov	r3, r1
 800e2b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2b8:	2300      	movs	r3, #0
 800e2ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2bc:	2300      	movs	r3, #0
 800e2be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e2c6:	78fa      	ldrb	r2, [r7, #3]
 800e2c8:	4611      	mov	r1, r2
 800e2ca:	4618      	mov	r0, r3
 800e2cc:	f7f8 fcbe 	bl	8006c4c <HAL_PCD_EP_SetStall>
 800e2d0:	4603      	mov	r3, r0
 800e2d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e2d4:	7bfb      	ldrb	r3, [r7, #15]
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	f000 f91a 	bl	800e510 <USBD_Get_USB_Status>
 800e2dc:	4603      	mov	r3, r0
 800e2de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e2e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	3710      	adds	r7, #16
 800e2e6:	46bd      	mov	sp, r7
 800e2e8:	bd80      	pop	{r7, pc}

0800e2ea <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e2ea:	b580      	push	{r7, lr}
 800e2ec:	b084      	sub	sp, #16
 800e2ee:	af00      	add	r7, sp, #0
 800e2f0:	6078      	str	r0, [r7, #4]
 800e2f2:	460b      	mov	r3, r1
 800e2f4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800e2fe:	687b      	ldr	r3, [r7, #4]
 800e300:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e304:	78fa      	ldrb	r2, [r7, #3]
 800e306:	4611      	mov	r1, r2
 800e308:	4618      	mov	r0, r3
 800e30a:	f7f8 fcf1 	bl	8006cf0 <HAL_PCD_EP_ClrStall>
 800e30e:	4603      	mov	r3, r0
 800e310:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e312:	7bfb      	ldrb	r3, [r7, #15]
 800e314:	4618      	mov	r0, r3
 800e316:	f000 f8fb 	bl	800e510 <USBD_Get_USB_Status>
 800e31a:	4603      	mov	r3, r0
 800e31c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e31e:	7bbb      	ldrb	r3, [r7, #14]
}
 800e320:	4618      	mov	r0, r3
 800e322:	3710      	adds	r7, #16
 800e324:	46bd      	mov	sp, r7
 800e326:	bd80      	pop	{r7, pc}

0800e328 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e328:	b480      	push	{r7}
 800e32a:	b085      	sub	sp, #20
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	6078      	str	r0, [r7, #4]
 800e330:	460b      	mov	r3, r1
 800e332:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e33a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800e33c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800e340:	2b00      	cmp	r3, #0
 800e342:	da0b      	bge.n	800e35c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800e344:	78fb      	ldrb	r3, [r7, #3]
 800e346:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e34a:	68f9      	ldr	r1, [r7, #12]
 800e34c:	4613      	mov	r3, r2
 800e34e:	009b      	lsls	r3, r3, #2
 800e350:	4413      	add	r3, r2
 800e352:	00db      	lsls	r3, r3, #3
 800e354:	440b      	add	r3, r1
 800e356:	3312      	adds	r3, #18
 800e358:	781b      	ldrb	r3, [r3, #0]
 800e35a:	e00b      	b.n	800e374 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800e35c:	78fb      	ldrb	r3, [r7, #3]
 800e35e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e362:	68f9      	ldr	r1, [r7, #12]
 800e364:	4613      	mov	r3, r2
 800e366:	009b      	lsls	r3, r3, #2
 800e368:	4413      	add	r3, r2
 800e36a:	00db      	lsls	r3, r3, #3
 800e36c:	440b      	add	r3, r1
 800e36e:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800e372:	781b      	ldrb	r3, [r3, #0]
  }
}
 800e374:	4618      	mov	r0, r3
 800e376:	3714      	adds	r7, #20
 800e378:	46bd      	mov	sp, r7
 800e37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e37e:	4770      	bx	lr

0800e380 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800e380:	b580      	push	{r7, lr}
 800e382:	b084      	sub	sp, #16
 800e384:	af00      	add	r7, sp, #0
 800e386:	6078      	str	r0, [r7, #4]
 800e388:	460b      	mov	r3, r1
 800e38a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e38c:	2300      	movs	r3, #0
 800e38e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e390:	2300      	movs	r3, #0
 800e392:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800e394:	687b      	ldr	r3, [r7, #4]
 800e396:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e39a:	78fa      	ldrb	r2, [r7, #3]
 800e39c:	4611      	mov	r1, r2
 800e39e:	4618      	mov	r0, r3
 800e3a0:	f7f8 fb09 	bl	80069b6 <HAL_PCD_SetAddress>
 800e3a4:	4603      	mov	r3, r0
 800e3a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3a8:	7bfb      	ldrb	r3, [r7, #15]
 800e3aa:	4618      	mov	r0, r3
 800e3ac:	f000 f8b0 	bl	800e510 <USBD_Get_USB_Status>
 800e3b0:	4603      	mov	r3, r0
 800e3b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800e3b4:	7bbb      	ldrb	r3, [r7, #14]
}
 800e3b6:	4618      	mov	r0, r3
 800e3b8:	3710      	adds	r7, #16
 800e3ba:	46bd      	mov	sp, r7
 800e3bc:	bd80      	pop	{r7, pc}

0800e3be <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e3be:	b580      	push	{r7, lr}
 800e3c0:	b086      	sub	sp, #24
 800e3c2:	af00      	add	r7, sp, #0
 800e3c4:	60f8      	str	r0, [r7, #12]
 800e3c6:	607a      	str	r2, [r7, #4]
 800e3c8:	603b      	str	r3, [r7, #0]
 800e3ca:	460b      	mov	r3, r1
 800e3cc:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e3ce:	2300      	movs	r3, #0
 800e3d0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e3d2:	2300      	movs	r3, #0
 800e3d4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800e3d6:	68fb      	ldr	r3, [r7, #12]
 800e3d8:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e3dc:	7af9      	ldrb	r1, [r7, #11]
 800e3de:	683b      	ldr	r3, [r7, #0]
 800e3e0:	687a      	ldr	r2, [r7, #4]
 800e3e2:	f7f8 fbfc 	bl	8006bde <HAL_PCD_EP_Transmit>
 800e3e6:	4603      	mov	r3, r0
 800e3e8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e3ea:	7dfb      	ldrb	r3, [r7, #23]
 800e3ec:	4618      	mov	r0, r3
 800e3ee:	f000 f88f 	bl	800e510 <USBD_Get_USB_Status>
 800e3f2:	4603      	mov	r3, r0
 800e3f4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e3f6:	7dbb      	ldrb	r3, [r7, #22]
}
 800e3f8:	4618      	mov	r0, r3
 800e3fa:	3718      	adds	r7, #24
 800e3fc:	46bd      	mov	sp, r7
 800e3fe:	bd80      	pop	{r7, pc}

0800e400 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800e400:	b580      	push	{r7, lr}
 800e402:	b086      	sub	sp, #24
 800e404:	af00      	add	r7, sp, #0
 800e406:	60f8      	str	r0, [r7, #12]
 800e408:	607a      	str	r2, [r7, #4]
 800e40a:	603b      	str	r3, [r7, #0]
 800e40c:	460b      	mov	r3, r1
 800e40e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800e410:	2300      	movs	r3, #0
 800e412:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e414:	2300      	movs	r3, #0
 800e416:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 800e41e:	7af9      	ldrb	r1, [r7, #11]
 800e420:	683b      	ldr	r3, [r7, #0]
 800e422:	687a      	ldr	r2, [r7, #4]
 800e424:	f7f8 fb92 	bl	8006b4c <HAL_PCD_EP_Receive>
 800e428:	4603      	mov	r3, r0
 800e42a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800e42c:	7dfb      	ldrb	r3, [r7, #23]
 800e42e:	4618      	mov	r0, r3
 800e430:	f000 f86e 	bl	800e510 <USBD_Get_USB_Status>
 800e434:	4603      	mov	r3, r0
 800e436:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800e438:	7dbb      	ldrb	r3, [r7, #22]
}
 800e43a:	4618      	mov	r0, r3
 800e43c:	3718      	adds	r7, #24
 800e43e:	46bd      	mov	sp, r7
 800e440:	bd80      	pop	{r7, pc}

0800e442 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800e442:	b580      	push	{r7, lr}
 800e444:	b082      	sub	sp, #8
 800e446:	af00      	add	r7, sp, #0
 800e448:	6078      	str	r0, [r7, #4]
 800e44a:	460b      	mov	r3, r1
 800e44c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800e454:	78fa      	ldrb	r2, [r7, #3]
 800e456:	4611      	mov	r1, r2
 800e458:	4618      	mov	r0, r3
 800e45a:	f7f8 fba8 	bl	8006bae <HAL_PCD_EP_GetRxCount>
 800e45e:	4603      	mov	r3, r0
}
 800e460:	4618      	mov	r0, r3
 800e462:	3708      	adds	r7, #8
 800e464:	46bd      	mov	sp, r7
 800e466:	bd80      	pop	{r7, pc}

0800e468 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800e468:	b580      	push	{r7, lr}
 800e46a:	b082      	sub	sp, #8
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	6078      	str	r0, [r7, #4]
 800e470:	460b      	mov	r3, r1
 800e472:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800e474:	78fb      	ldrb	r3, [r7, #3]
 800e476:	2b00      	cmp	r3, #0
 800e478:	d002      	beq.n	800e480 <HAL_PCDEx_LPM_Callback+0x18>
 800e47a:	2b01      	cmp	r3, #1
 800e47c:	d013      	beq.n	800e4a6 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 800e47e:	e023      	b.n	800e4c8 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800e480:	687b      	ldr	r3, [r7, #4]
 800e482:	7a5b      	ldrb	r3, [r3, #9]
 800e484:	2b00      	cmp	r3, #0
 800e486:	d007      	beq.n	800e498 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800e488:	f000 f83c 	bl	800e504 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e48c:	4b10      	ldr	r3, [pc, #64]	@ (800e4d0 <HAL_PCDEx_LPM_Callback+0x68>)
 800e48e:	691b      	ldr	r3, [r3, #16]
 800e490:	4a0f      	ldr	r2, [pc, #60]	@ (800e4d0 <HAL_PCDEx_LPM_Callback+0x68>)
 800e492:	f023 0306 	bic.w	r3, r3, #6
 800e496:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e49e:	4618      	mov	r0, r3
 800e4a0:	f7fe fcc0 	bl	800ce24 <USBD_LL_Resume>
    break;
 800e4a4:	e010      	b.n	800e4c8 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	f7fe fca3 	bl	800cdf8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	7a5b      	ldrb	r3, [r3, #9]
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	d005      	beq.n	800e4c6 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800e4ba:	4b05      	ldr	r3, [pc, #20]	@ (800e4d0 <HAL_PCDEx_LPM_Callback+0x68>)
 800e4bc:	691b      	ldr	r3, [r3, #16]
 800e4be:	4a04      	ldr	r2, [pc, #16]	@ (800e4d0 <HAL_PCDEx_LPM_Callback+0x68>)
 800e4c0:	f043 0306 	orr.w	r3, r3, #6
 800e4c4:	6113      	str	r3, [r2, #16]
    break;
 800e4c6:	bf00      	nop
}
 800e4c8:	bf00      	nop
 800e4ca:	3708      	adds	r7, #8
 800e4cc:	46bd      	mov	sp, r7
 800e4ce:	bd80      	pop	{r7, pc}
 800e4d0:	e000ed00 	.word	0xe000ed00

0800e4d4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800e4d4:	b480      	push	{r7}
 800e4d6:	b083      	sub	sp, #12
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800e4dc:	4b03      	ldr	r3, [pc, #12]	@ (800e4ec <USBD_static_malloc+0x18>)
}
 800e4de:	4618      	mov	r0, r3
 800e4e0:	370c      	adds	r7, #12
 800e4e2:	46bd      	mov	sp, r7
 800e4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4e8:	4770      	bx	lr
 800e4ea:	bf00      	nop
 800e4ec:	20001668 	.word	0x20001668

0800e4f0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800e4f0:	b480      	push	{r7}
 800e4f2:	b083      	sub	sp, #12
 800e4f4:	af00      	add	r7, sp, #0
 800e4f6:	6078      	str	r0, [r7, #4]

}
 800e4f8:	bf00      	nop
 800e4fa:	370c      	adds	r7, #12
 800e4fc:	46bd      	mov	sp, r7
 800e4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e502:	4770      	bx	lr

0800e504 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800e508:	f7f2 fbe6 	bl	8000cd8 <SystemClock_Config>
}
 800e50c:	bf00      	nop
 800e50e:	bd80      	pop	{r7, pc}

0800e510 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800e510:	b480      	push	{r7}
 800e512:	b085      	sub	sp, #20
 800e514:	af00      	add	r7, sp, #0
 800e516:	4603      	mov	r3, r0
 800e518:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800e51a:	2300      	movs	r3, #0
 800e51c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800e51e:	79fb      	ldrb	r3, [r7, #7]
 800e520:	2b03      	cmp	r3, #3
 800e522:	d817      	bhi.n	800e554 <USBD_Get_USB_Status+0x44>
 800e524:	a201      	add	r2, pc, #4	@ (adr r2, 800e52c <USBD_Get_USB_Status+0x1c>)
 800e526:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e52a:	bf00      	nop
 800e52c:	0800e53d 	.word	0x0800e53d
 800e530:	0800e543 	.word	0x0800e543
 800e534:	0800e549 	.word	0x0800e549
 800e538:	0800e54f 	.word	0x0800e54f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800e53c:	2300      	movs	r3, #0
 800e53e:	73fb      	strb	r3, [r7, #15]
    break;
 800e540:	e00b      	b.n	800e55a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800e542:	2303      	movs	r3, #3
 800e544:	73fb      	strb	r3, [r7, #15]
    break;
 800e546:	e008      	b.n	800e55a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800e548:	2301      	movs	r3, #1
 800e54a:	73fb      	strb	r3, [r7, #15]
    break;
 800e54c:	e005      	b.n	800e55a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800e54e:	2303      	movs	r3, #3
 800e550:	73fb      	strb	r3, [r7, #15]
    break;
 800e552:	e002      	b.n	800e55a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800e554:	2303      	movs	r3, #3
 800e556:	73fb      	strb	r3, [r7, #15]
    break;
 800e558:	bf00      	nop
  }
  return usb_status;
 800e55a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e55c:	4618      	mov	r0, r3
 800e55e:	3714      	adds	r7, #20
 800e560:	46bd      	mov	sp, r7
 800e562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e566:	4770      	bx	lr

0800e568 <std>:
 800e568:	2300      	movs	r3, #0
 800e56a:	b510      	push	{r4, lr}
 800e56c:	4604      	mov	r4, r0
 800e56e:	e9c0 3300 	strd	r3, r3, [r0]
 800e572:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e576:	6083      	str	r3, [r0, #8]
 800e578:	8181      	strh	r1, [r0, #12]
 800e57a:	6643      	str	r3, [r0, #100]	@ 0x64
 800e57c:	81c2      	strh	r2, [r0, #14]
 800e57e:	6183      	str	r3, [r0, #24]
 800e580:	4619      	mov	r1, r3
 800e582:	2208      	movs	r2, #8
 800e584:	305c      	adds	r0, #92	@ 0x5c
 800e586:	f000 f9f9 	bl	800e97c <memset>
 800e58a:	4b0d      	ldr	r3, [pc, #52]	@ (800e5c0 <std+0x58>)
 800e58c:	6263      	str	r3, [r4, #36]	@ 0x24
 800e58e:	4b0d      	ldr	r3, [pc, #52]	@ (800e5c4 <std+0x5c>)
 800e590:	62a3      	str	r3, [r4, #40]	@ 0x28
 800e592:	4b0d      	ldr	r3, [pc, #52]	@ (800e5c8 <std+0x60>)
 800e594:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800e596:	4b0d      	ldr	r3, [pc, #52]	@ (800e5cc <std+0x64>)
 800e598:	6323      	str	r3, [r4, #48]	@ 0x30
 800e59a:	4b0d      	ldr	r3, [pc, #52]	@ (800e5d0 <std+0x68>)
 800e59c:	6224      	str	r4, [r4, #32]
 800e59e:	429c      	cmp	r4, r3
 800e5a0:	d006      	beq.n	800e5b0 <std+0x48>
 800e5a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800e5a6:	4294      	cmp	r4, r2
 800e5a8:	d002      	beq.n	800e5b0 <std+0x48>
 800e5aa:	33d0      	adds	r3, #208	@ 0xd0
 800e5ac:	429c      	cmp	r4, r3
 800e5ae:	d105      	bne.n	800e5bc <std+0x54>
 800e5b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800e5b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e5b8:	f000 ba58 	b.w	800ea6c <__retarget_lock_init_recursive>
 800e5bc:	bd10      	pop	{r4, pc}
 800e5be:	bf00      	nop
 800e5c0:	0800e7cd 	.word	0x0800e7cd
 800e5c4:	0800e7ef 	.word	0x0800e7ef
 800e5c8:	0800e827 	.word	0x0800e827
 800e5cc:	0800e84b 	.word	0x0800e84b
 800e5d0:	20001888 	.word	0x20001888

0800e5d4 <stdio_exit_handler>:
 800e5d4:	4a02      	ldr	r2, [pc, #8]	@ (800e5e0 <stdio_exit_handler+0xc>)
 800e5d6:	4903      	ldr	r1, [pc, #12]	@ (800e5e4 <stdio_exit_handler+0x10>)
 800e5d8:	4803      	ldr	r0, [pc, #12]	@ (800e5e8 <stdio_exit_handler+0x14>)
 800e5da:	f000 b869 	b.w	800e6b0 <_fwalk_sglue>
 800e5de:	bf00      	nop
 800e5e0:	20000184 	.word	0x20000184
 800e5e4:	0800f309 	.word	0x0800f309
 800e5e8:	20000194 	.word	0x20000194

0800e5ec <cleanup_stdio>:
 800e5ec:	6841      	ldr	r1, [r0, #4]
 800e5ee:	4b0c      	ldr	r3, [pc, #48]	@ (800e620 <cleanup_stdio+0x34>)
 800e5f0:	4299      	cmp	r1, r3
 800e5f2:	b510      	push	{r4, lr}
 800e5f4:	4604      	mov	r4, r0
 800e5f6:	d001      	beq.n	800e5fc <cleanup_stdio+0x10>
 800e5f8:	f000 fe86 	bl	800f308 <_fflush_r>
 800e5fc:	68a1      	ldr	r1, [r4, #8]
 800e5fe:	4b09      	ldr	r3, [pc, #36]	@ (800e624 <cleanup_stdio+0x38>)
 800e600:	4299      	cmp	r1, r3
 800e602:	d002      	beq.n	800e60a <cleanup_stdio+0x1e>
 800e604:	4620      	mov	r0, r4
 800e606:	f000 fe7f 	bl	800f308 <_fflush_r>
 800e60a:	68e1      	ldr	r1, [r4, #12]
 800e60c:	4b06      	ldr	r3, [pc, #24]	@ (800e628 <cleanup_stdio+0x3c>)
 800e60e:	4299      	cmp	r1, r3
 800e610:	d004      	beq.n	800e61c <cleanup_stdio+0x30>
 800e612:	4620      	mov	r0, r4
 800e614:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e618:	f000 be76 	b.w	800f308 <_fflush_r>
 800e61c:	bd10      	pop	{r4, pc}
 800e61e:	bf00      	nop
 800e620:	20001888 	.word	0x20001888
 800e624:	200018f0 	.word	0x200018f0
 800e628:	20001958 	.word	0x20001958

0800e62c <global_stdio_init.part.0>:
 800e62c:	b510      	push	{r4, lr}
 800e62e:	4b0b      	ldr	r3, [pc, #44]	@ (800e65c <global_stdio_init.part.0+0x30>)
 800e630:	4c0b      	ldr	r4, [pc, #44]	@ (800e660 <global_stdio_init.part.0+0x34>)
 800e632:	4a0c      	ldr	r2, [pc, #48]	@ (800e664 <global_stdio_init.part.0+0x38>)
 800e634:	601a      	str	r2, [r3, #0]
 800e636:	4620      	mov	r0, r4
 800e638:	2200      	movs	r2, #0
 800e63a:	2104      	movs	r1, #4
 800e63c:	f7ff ff94 	bl	800e568 <std>
 800e640:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800e644:	2201      	movs	r2, #1
 800e646:	2109      	movs	r1, #9
 800e648:	f7ff ff8e 	bl	800e568 <std>
 800e64c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800e650:	2202      	movs	r2, #2
 800e652:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e656:	2112      	movs	r1, #18
 800e658:	f7ff bf86 	b.w	800e568 <std>
 800e65c:	200019c0 	.word	0x200019c0
 800e660:	20001888 	.word	0x20001888
 800e664:	0800e5d5 	.word	0x0800e5d5

0800e668 <__sfp_lock_acquire>:
 800e668:	4801      	ldr	r0, [pc, #4]	@ (800e670 <__sfp_lock_acquire+0x8>)
 800e66a:	f000 ba00 	b.w	800ea6e <__retarget_lock_acquire_recursive>
 800e66e:	bf00      	nop
 800e670:	200019c9 	.word	0x200019c9

0800e674 <__sfp_lock_release>:
 800e674:	4801      	ldr	r0, [pc, #4]	@ (800e67c <__sfp_lock_release+0x8>)
 800e676:	f000 b9fb 	b.w	800ea70 <__retarget_lock_release_recursive>
 800e67a:	bf00      	nop
 800e67c:	200019c9 	.word	0x200019c9

0800e680 <__sinit>:
 800e680:	b510      	push	{r4, lr}
 800e682:	4604      	mov	r4, r0
 800e684:	f7ff fff0 	bl	800e668 <__sfp_lock_acquire>
 800e688:	6a23      	ldr	r3, [r4, #32]
 800e68a:	b11b      	cbz	r3, 800e694 <__sinit+0x14>
 800e68c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e690:	f7ff bff0 	b.w	800e674 <__sfp_lock_release>
 800e694:	4b04      	ldr	r3, [pc, #16]	@ (800e6a8 <__sinit+0x28>)
 800e696:	6223      	str	r3, [r4, #32]
 800e698:	4b04      	ldr	r3, [pc, #16]	@ (800e6ac <__sinit+0x2c>)
 800e69a:	681b      	ldr	r3, [r3, #0]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d1f5      	bne.n	800e68c <__sinit+0xc>
 800e6a0:	f7ff ffc4 	bl	800e62c <global_stdio_init.part.0>
 800e6a4:	e7f2      	b.n	800e68c <__sinit+0xc>
 800e6a6:	bf00      	nop
 800e6a8:	0800e5ed 	.word	0x0800e5ed
 800e6ac:	200019c0 	.word	0x200019c0

0800e6b0 <_fwalk_sglue>:
 800e6b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e6b4:	4607      	mov	r7, r0
 800e6b6:	4688      	mov	r8, r1
 800e6b8:	4614      	mov	r4, r2
 800e6ba:	2600      	movs	r6, #0
 800e6bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e6c0:	f1b9 0901 	subs.w	r9, r9, #1
 800e6c4:	d505      	bpl.n	800e6d2 <_fwalk_sglue+0x22>
 800e6c6:	6824      	ldr	r4, [r4, #0]
 800e6c8:	2c00      	cmp	r4, #0
 800e6ca:	d1f7      	bne.n	800e6bc <_fwalk_sglue+0xc>
 800e6cc:	4630      	mov	r0, r6
 800e6ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e6d2:	89ab      	ldrh	r3, [r5, #12]
 800e6d4:	2b01      	cmp	r3, #1
 800e6d6:	d907      	bls.n	800e6e8 <_fwalk_sglue+0x38>
 800e6d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e6dc:	3301      	adds	r3, #1
 800e6de:	d003      	beq.n	800e6e8 <_fwalk_sglue+0x38>
 800e6e0:	4629      	mov	r1, r5
 800e6e2:	4638      	mov	r0, r7
 800e6e4:	47c0      	blx	r8
 800e6e6:	4306      	orrs	r6, r0
 800e6e8:	3568      	adds	r5, #104	@ 0x68
 800e6ea:	e7e9      	b.n	800e6c0 <_fwalk_sglue+0x10>

0800e6ec <iprintf>:
 800e6ec:	b40f      	push	{r0, r1, r2, r3}
 800e6ee:	b507      	push	{r0, r1, r2, lr}
 800e6f0:	4906      	ldr	r1, [pc, #24]	@ (800e70c <iprintf+0x20>)
 800e6f2:	ab04      	add	r3, sp, #16
 800e6f4:	6808      	ldr	r0, [r1, #0]
 800e6f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6fa:	6881      	ldr	r1, [r0, #8]
 800e6fc:	9301      	str	r3, [sp, #4]
 800e6fe:	f000 fadb 	bl	800ecb8 <_vfiprintf_r>
 800e702:	b003      	add	sp, #12
 800e704:	f85d eb04 	ldr.w	lr, [sp], #4
 800e708:	b004      	add	sp, #16
 800e70a:	4770      	bx	lr
 800e70c:	20000190 	.word	0x20000190

0800e710 <_puts_r>:
 800e710:	6a03      	ldr	r3, [r0, #32]
 800e712:	b570      	push	{r4, r5, r6, lr}
 800e714:	6884      	ldr	r4, [r0, #8]
 800e716:	4605      	mov	r5, r0
 800e718:	460e      	mov	r6, r1
 800e71a:	b90b      	cbnz	r3, 800e720 <_puts_r+0x10>
 800e71c:	f7ff ffb0 	bl	800e680 <__sinit>
 800e720:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e722:	07db      	lsls	r3, r3, #31
 800e724:	d405      	bmi.n	800e732 <_puts_r+0x22>
 800e726:	89a3      	ldrh	r3, [r4, #12]
 800e728:	0598      	lsls	r0, r3, #22
 800e72a:	d402      	bmi.n	800e732 <_puts_r+0x22>
 800e72c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e72e:	f000 f99e 	bl	800ea6e <__retarget_lock_acquire_recursive>
 800e732:	89a3      	ldrh	r3, [r4, #12]
 800e734:	0719      	lsls	r1, r3, #28
 800e736:	d502      	bpl.n	800e73e <_puts_r+0x2e>
 800e738:	6923      	ldr	r3, [r4, #16]
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d135      	bne.n	800e7aa <_puts_r+0x9a>
 800e73e:	4621      	mov	r1, r4
 800e740:	4628      	mov	r0, r5
 800e742:	f000 f8c5 	bl	800e8d0 <__swsetup_r>
 800e746:	b380      	cbz	r0, 800e7aa <_puts_r+0x9a>
 800e748:	f04f 35ff 	mov.w	r5, #4294967295
 800e74c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800e74e:	07da      	lsls	r2, r3, #31
 800e750:	d405      	bmi.n	800e75e <_puts_r+0x4e>
 800e752:	89a3      	ldrh	r3, [r4, #12]
 800e754:	059b      	lsls	r3, r3, #22
 800e756:	d402      	bmi.n	800e75e <_puts_r+0x4e>
 800e758:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800e75a:	f000 f989 	bl	800ea70 <__retarget_lock_release_recursive>
 800e75e:	4628      	mov	r0, r5
 800e760:	bd70      	pop	{r4, r5, r6, pc}
 800e762:	2b00      	cmp	r3, #0
 800e764:	da04      	bge.n	800e770 <_puts_r+0x60>
 800e766:	69a2      	ldr	r2, [r4, #24]
 800e768:	429a      	cmp	r2, r3
 800e76a:	dc17      	bgt.n	800e79c <_puts_r+0x8c>
 800e76c:	290a      	cmp	r1, #10
 800e76e:	d015      	beq.n	800e79c <_puts_r+0x8c>
 800e770:	6823      	ldr	r3, [r4, #0]
 800e772:	1c5a      	adds	r2, r3, #1
 800e774:	6022      	str	r2, [r4, #0]
 800e776:	7019      	strb	r1, [r3, #0]
 800e778:	68a3      	ldr	r3, [r4, #8]
 800e77a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800e77e:	3b01      	subs	r3, #1
 800e780:	60a3      	str	r3, [r4, #8]
 800e782:	2900      	cmp	r1, #0
 800e784:	d1ed      	bne.n	800e762 <_puts_r+0x52>
 800e786:	2b00      	cmp	r3, #0
 800e788:	da11      	bge.n	800e7ae <_puts_r+0x9e>
 800e78a:	4622      	mov	r2, r4
 800e78c:	210a      	movs	r1, #10
 800e78e:	4628      	mov	r0, r5
 800e790:	f000 f85f 	bl	800e852 <__swbuf_r>
 800e794:	3001      	adds	r0, #1
 800e796:	d0d7      	beq.n	800e748 <_puts_r+0x38>
 800e798:	250a      	movs	r5, #10
 800e79a:	e7d7      	b.n	800e74c <_puts_r+0x3c>
 800e79c:	4622      	mov	r2, r4
 800e79e:	4628      	mov	r0, r5
 800e7a0:	f000 f857 	bl	800e852 <__swbuf_r>
 800e7a4:	3001      	adds	r0, #1
 800e7a6:	d1e7      	bne.n	800e778 <_puts_r+0x68>
 800e7a8:	e7ce      	b.n	800e748 <_puts_r+0x38>
 800e7aa:	3e01      	subs	r6, #1
 800e7ac:	e7e4      	b.n	800e778 <_puts_r+0x68>
 800e7ae:	6823      	ldr	r3, [r4, #0]
 800e7b0:	1c5a      	adds	r2, r3, #1
 800e7b2:	6022      	str	r2, [r4, #0]
 800e7b4:	220a      	movs	r2, #10
 800e7b6:	701a      	strb	r2, [r3, #0]
 800e7b8:	e7ee      	b.n	800e798 <_puts_r+0x88>
	...

0800e7bc <puts>:
 800e7bc:	4b02      	ldr	r3, [pc, #8]	@ (800e7c8 <puts+0xc>)
 800e7be:	4601      	mov	r1, r0
 800e7c0:	6818      	ldr	r0, [r3, #0]
 800e7c2:	f7ff bfa5 	b.w	800e710 <_puts_r>
 800e7c6:	bf00      	nop
 800e7c8:	20000190 	.word	0x20000190

0800e7cc <__sread>:
 800e7cc:	b510      	push	{r4, lr}
 800e7ce:	460c      	mov	r4, r1
 800e7d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e7d4:	f000 f8fc 	bl	800e9d0 <_read_r>
 800e7d8:	2800      	cmp	r0, #0
 800e7da:	bfab      	itete	ge
 800e7dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800e7de:	89a3      	ldrhlt	r3, [r4, #12]
 800e7e0:	181b      	addge	r3, r3, r0
 800e7e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800e7e6:	bfac      	ite	ge
 800e7e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800e7ea:	81a3      	strhlt	r3, [r4, #12]
 800e7ec:	bd10      	pop	{r4, pc}

0800e7ee <__swrite>:
 800e7ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e7f2:	461f      	mov	r7, r3
 800e7f4:	898b      	ldrh	r3, [r1, #12]
 800e7f6:	05db      	lsls	r3, r3, #23
 800e7f8:	4605      	mov	r5, r0
 800e7fa:	460c      	mov	r4, r1
 800e7fc:	4616      	mov	r6, r2
 800e7fe:	d505      	bpl.n	800e80c <__swrite+0x1e>
 800e800:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e804:	2302      	movs	r3, #2
 800e806:	2200      	movs	r2, #0
 800e808:	f000 f8d0 	bl	800e9ac <_lseek_r>
 800e80c:	89a3      	ldrh	r3, [r4, #12]
 800e80e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e812:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800e816:	81a3      	strh	r3, [r4, #12]
 800e818:	4632      	mov	r2, r6
 800e81a:	463b      	mov	r3, r7
 800e81c:	4628      	mov	r0, r5
 800e81e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e822:	f000 b8e7 	b.w	800e9f4 <_write_r>

0800e826 <__sseek>:
 800e826:	b510      	push	{r4, lr}
 800e828:	460c      	mov	r4, r1
 800e82a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e82e:	f000 f8bd 	bl	800e9ac <_lseek_r>
 800e832:	1c43      	adds	r3, r0, #1
 800e834:	89a3      	ldrh	r3, [r4, #12]
 800e836:	bf15      	itete	ne
 800e838:	6560      	strne	r0, [r4, #84]	@ 0x54
 800e83a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800e83e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800e842:	81a3      	strheq	r3, [r4, #12]
 800e844:	bf18      	it	ne
 800e846:	81a3      	strhne	r3, [r4, #12]
 800e848:	bd10      	pop	{r4, pc}

0800e84a <__sclose>:
 800e84a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e84e:	f000 b89d 	b.w	800e98c <_close_r>

0800e852 <__swbuf_r>:
 800e852:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e854:	460e      	mov	r6, r1
 800e856:	4614      	mov	r4, r2
 800e858:	4605      	mov	r5, r0
 800e85a:	b118      	cbz	r0, 800e864 <__swbuf_r+0x12>
 800e85c:	6a03      	ldr	r3, [r0, #32]
 800e85e:	b90b      	cbnz	r3, 800e864 <__swbuf_r+0x12>
 800e860:	f7ff ff0e 	bl	800e680 <__sinit>
 800e864:	69a3      	ldr	r3, [r4, #24]
 800e866:	60a3      	str	r3, [r4, #8]
 800e868:	89a3      	ldrh	r3, [r4, #12]
 800e86a:	071a      	lsls	r2, r3, #28
 800e86c:	d501      	bpl.n	800e872 <__swbuf_r+0x20>
 800e86e:	6923      	ldr	r3, [r4, #16]
 800e870:	b943      	cbnz	r3, 800e884 <__swbuf_r+0x32>
 800e872:	4621      	mov	r1, r4
 800e874:	4628      	mov	r0, r5
 800e876:	f000 f82b 	bl	800e8d0 <__swsetup_r>
 800e87a:	b118      	cbz	r0, 800e884 <__swbuf_r+0x32>
 800e87c:	f04f 37ff 	mov.w	r7, #4294967295
 800e880:	4638      	mov	r0, r7
 800e882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e884:	6823      	ldr	r3, [r4, #0]
 800e886:	6922      	ldr	r2, [r4, #16]
 800e888:	1a98      	subs	r0, r3, r2
 800e88a:	6963      	ldr	r3, [r4, #20]
 800e88c:	b2f6      	uxtb	r6, r6
 800e88e:	4283      	cmp	r3, r0
 800e890:	4637      	mov	r7, r6
 800e892:	dc05      	bgt.n	800e8a0 <__swbuf_r+0x4e>
 800e894:	4621      	mov	r1, r4
 800e896:	4628      	mov	r0, r5
 800e898:	f000 fd36 	bl	800f308 <_fflush_r>
 800e89c:	2800      	cmp	r0, #0
 800e89e:	d1ed      	bne.n	800e87c <__swbuf_r+0x2a>
 800e8a0:	68a3      	ldr	r3, [r4, #8]
 800e8a2:	3b01      	subs	r3, #1
 800e8a4:	60a3      	str	r3, [r4, #8]
 800e8a6:	6823      	ldr	r3, [r4, #0]
 800e8a8:	1c5a      	adds	r2, r3, #1
 800e8aa:	6022      	str	r2, [r4, #0]
 800e8ac:	701e      	strb	r6, [r3, #0]
 800e8ae:	6962      	ldr	r2, [r4, #20]
 800e8b0:	1c43      	adds	r3, r0, #1
 800e8b2:	429a      	cmp	r2, r3
 800e8b4:	d004      	beq.n	800e8c0 <__swbuf_r+0x6e>
 800e8b6:	89a3      	ldrh	r3, [r4, #12]
 800e8b8:	07db      	lsls	r3, r3, #31
 800e8ba:	d5e1      	bpl.n	800e880 <__swbuf_r+0x2e>
 800e8bc:	2e0a      	cmp	r6, #10
 800e8be:	d1df      	bne.n	800e880 <__swbuf_r+0x2e>
 800e8c0:	4621      	mov	r1, r4
 800e8c2:	4628      	mov	r0, r5
 800e8c4:	f000 fd20 	bl	800f308 <_fflush_r>
 800e8c8:	2800      	cmp	r0, #0
 800e8ca:	d0d9      	beq.n	800e880 <__swbuf_r+0x2e>
 800e8cc:	e7d6      	b.n	800e87c <__swbuf_r+0x2a>
	...

0800e8d0 <__swsetup_r>:
 800e8d0:	b538      	push	{r3, r4, r5, lr}
 800e8d2:	4b29      	ldr	r3, [pc, #164]	@ (800e978 <__swsetup_r+0xa8>)
 800e8d4:	4605      	mov	r5, r0
 800e8d6:	6818      	ldr	r0, [r3, #0]
 800e8d8:	460c      	mov	r4, r1
 800e8da:	b118      	cbz	r0, 800e8e4 <__swsetup_r+0x14>
 800e8dc:	6a03      	ldr	r3, [r0, #32]
 800e8de:	b90b      	cbnz	r3, 800e8e4 <__swsetup_r+0x14>
 800e8e0:	f7ff fece 	bl	800e680 <__sinit>
 800e8e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8e8:	0719      	lsls	r1, r3, #28
 800e8ea:	d422      	bmi.n	800e932 <__swsetup_r+0x62>
 800e8ec:	06da      	lsls	r2, r3, #27
 800e8ee:	d407      	bmi.n	800e900 <__swsetup_r+0x30>
 800e8f0:	2209      	movs	r2, #9
 800e8f2:	602a      	str	r2, [r5, #0]
 800e8f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e8f8:	81a3      	strh	r3, [r4, #12]
 800e8fa:	f04f 30ff 	mov.w	r0, #4294967295
 800e8fe:	e033      	b.n	800e968 <__swsetup_r+0x98>
 800e900:	0758      	lsls	r0, r3, #29
 800e902:	d512      	bpl.n	800e92a <__swsetup_r+0x5a>
 800e904:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800e906:	b141      	cbz	r1, 800e91a <__swsetup_r+0x4a>
 800e908:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e90c:	4299      	cmp	r1, r3
 800e90e:	d002      	beq.n	800e916 <__swsetup_r+0x46>
 800e910:	4628      	mov	r0, r5
 800e912:	f000 f8af 	bl	800ea74 <_free_r>
 800e916:	2300      	movs	r3, #0
 800e918:	6363      	str	r3, [r4, #52]	@ 0x34
 800e91a:	89a3      	ldrh	r3, [r4, #12]
 800e91c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800e920:	81a3      	strh	r3, [r4, #12]
 800e922:	2300      	movs	r3, #0
 800e924:	6063      	str	r3, [r4, #4]
 800e926:	6923      	ldr	r3, [r4, #16]
 800e928:	6023      	str	r3, [r4, #0]
 800e92a:	89a3      	ldrh	r3, [r4, #12]
 800e92c:	f043 0308 	orr.w	r3, r3, #8
 800e930:	81a3      	strh	r3, [r4, #12]
 800e932:	6923      	ldr	r3, [r4, #16]
 800e934:	b94b      	cbnz	r3, 800e94a <__swsetup_r+0x7a>
 800e936:	89a3      	ldrh	r3, [r4, #12]
 800e938:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800e93c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e940:	d003      	beq.n	800e94a <__swsetup_r+0x7a>
 800e942:	4621      	mov	r1, r4
 800e944:	4628      	mov	r0, r5
 800e946:	f000 fd2d 	bl	800f3a4 <__smakebuf_r>
 800e94a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e94e:	f013 0201 	ands.w	r2, r3, #1
 800e952:	d00a      	beq.n	800e96a <__swsetup_r+0x9a>
 800e954:	2200      	movs	r2, #0
 800e956:	60a2      	str	r2, [r4, #8]
 800e958:	6962      	ldr	r2, [r4, #20]
 800e95a:	4252      	negs	r2, r2
 800e95c:	61a2      	str	r2, [r4, #24]
 800e95e:	6922      	ldr	r2, [r4, #16]
 800e960:	b942      	cbnz	r2, 800e974 <__swsetup_r+0xa4>
 800e962:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800e966:	d1c5      	bne.n	800e8f4 <__swsetup_r+0x24>
 800e968:	bd38      	pop	{r3, r4, r5, pc}
 800e96a:	0799      	lsls	r1, r3, #30
 800e96c:	bf58      	it	pl
 800e96e:	6962      	ldrpl	r2, [r4, #20]
 800e970:	60a2      	str	r2, [r4, #8]
 800e972:	e7f4      	b.n	800e95e <__swsetup_r+0x8e>
 800e974:	2000      	movs	r0, #0
 800e976:	e7f7      	b.n	800e968 <__swsetup_r+0x98>
 800e978:	20000190 	.word	0x20000190

0800e97c <memset>:
 800e97c:	4402      	add	r2, r0
 800e97e:	4603      	mov	r3, r0
 800e980:	4293      	cmp	r3, r2
 800e982:	d100      	bne.n	800e986 <memset+0xa>
 800e984:	4770      	bx	lr
 800e986:	f803 1b01 	strb.w	r1, [r3], #1
 800e98a:	e7f9      	b.n	800e980 <memset+0x4>

0800e98c <_close_r>:
 800e98c:	b538      	push	{r3, r4, r5, lr}
 800e98e:	4d06      	ldr	r5, [pc, #24]	@ (800e9a8 <_close_r+0x1c>)
 800e990:	2300      	movs	r3, #0
 800e992:	4604      	mov	r4, r0
 800e994:	4608      	mov	r0, r1
 800e996:	602b      	str	r3, [r5, #0]
 800e998:	f7f3 faaf 	bl	8001efa <_close>
 800e99c:	1c43      	adds	r3, r0, #1
 800e99e:	d102      	bne.n	800e9a6 <_close_r+0x1a>
 800e9a0:	682b      	ldr	r3, [r5, #0]
 800e9a2:	b103      	cbz	r3, 800e9a6 <_close_r+0x1a>
 800e9a4:	6023      	str	r3, [r4, #0]
 800e9a6:	bd38      	pop	{r3, r4, r5, pc}
 800e9a8:	200019c4 	.word	0x200019c4

0800e9ac <_lseek_r>:
 800e9ac:	b538      	push	{r3, r4, r5, lr}
 800e9ae:	4d07      	ldr	r5, [pc, #28]	@ (800e9cc <_lseek_r+0x20>)
 800e9b0:	4604      	mov	r4, r0
 800e9b2:	4608      	mov	r0, r1
 800e9b4:	4611      	mov	r1, r2
 800e9b6:	2200      	movs	r2, #0
 800e9b8:	602a      	str	r2, [r5, #0]
 800e9ba:	461a      	mov	r2, r3
 800e9bc:	f7f3 fac4 	bl	8001f48 <_lseek>
 800e9c0:	1c43      	adds	r3, r0, #1
 800e9c2:	d102      	bne.n	800e9ca <_lseek_r+0x1e>
 800e9c4:	682b      	ldr	r3, [r5, #0]
 800e9c6:	b103      	cbz	r3, 800e9ca <_lseek_r+0x1e>
 800e9c8:	6023      	str	r3, [r4, #0]
 800e9ca:	bd38      	pop	{r3, r4, r5, pc}
 800e9cc:	200019c4 	.word	0x200019c4

0800e9d0 <_read_r>:
 800e9d0:	b538      	push	{r3, r4, r5, lr}
 800e9d2:	4d07      	ldr	r5, [pc, #28]	@ (800e9f0 <_read_r+0x20>)
 800e9d4:	4604      	mov	r4, r0
 800e9d6:	4608      	mov	r0, r1
 800e9d8:	4611      	mov	r1, r2
 800e9da:	2200      	movs	r2, #0
 800e9dc:	602a      	str	r2, [r5, #0]
 800e9de:	461a      	mov	r2, r3
 800e9e0:	f7f3 fa52 	bl	8001e88 <_read>
 800e9e4:	1c43      	adds	r3, r0, #1
 800e9e6:	d102      	bne.n	800e9ee <_read_r+0x1e>
 800e9e8:	682b      	ldr	r3, [r5, #0]
 800e9ea:	b103      	cbz	r3, 800e9ee <_read_r+0x1e>
 800e9ec:	6023      	str	r3, [r4, #0]
 800e9ee:	bd38      	pop	{r3, r4, r5, pc}
 800e9f0:	200019c4 	.word	0x200019c4

0800e9f4 <_write_r>:
 800e9f4:	b538      	push	{r3, r4, r5, lr}
 800e9f6:	4d07      	ldr	r5, [pc, #28]	@ (800ea14 <_write_r+0x20>)
 800e9f8:	4604      	mov	r4, r0
 800e9fa:	4608      	mov	r0, r1
 800e9fc:	4611      	mov	r1, r2
 800e9fe:	2200      	movs	r2, #0
 800ea00:	602a      	str	r2, [r5, #0]
 800ea02:	461a      	mov	r2, r3
 800ea04:	f7f3 fa5d 	bl	8001ec2 <_write>
 800ea08:	1c43      	adds	r3, r0, #1
 800ea0a:	d102      	bne.n	800ea12 <_write_r+0x1e>
 800ea0c:	682b      	ldr	r3, [r5, #0]
 800ea0e:	b103      	cbz	r3, 800ea12 <_write_r+0x1e>
 800ea10:	6023      	str	r3, [r4, #0]
 800ea12:	bd38      	pop	{r3, r4, r5, pc}
 800ea14:	200019c4 	.word	0x200019c4

0800ea18 <__errno>:
 800ea18:	4b01      	ldr	r3, [pc, #4]	@ (800ea20 <__errno+0x8>)
 800ea1a:	6818      	ldr	r0, [r3, #0]
 800ea1c:	4770      	bx	lr
 800ea1e:	bf00      	nop
 800ea20:	20000190 	.word	0x20000190

0800ea24 <__libc_init_array>:
 800ea24:	b570      	push	{r4, r5, r6, lr}
 800ea26:	4d0d      	ldr	r5, [pc, #52]	@ (800ea5c <__libc_init_array+0x38>)
 800ea28:	4c0d      	ldr	r4, [pc, #52]	@ (800ea60 <__libc_init_array+0x3c>)
 800ea2a:	1b64      	subs	r4, r4, r5
 800ea2c:	10a4      	asrs	r4, r4, #2
 800ea2e:	2600      	movs	r6, #0
 800ea30:	42a6      	cmp	r6, r4
 800ea32:	d109      	bne.n	800ea48 <__libc_init_array+0x24>
 800ea34:	4d0b      	ldr	r5, [pc, #44]	@ (800ea64 <__libc_init_array+0x40>)
 800ea36:	4c0c      	ldr	r4, [pc, #48]	@ (800ea68 <__libc_init_array+0x44>)
 800ea38:	f000 fd22 	bl	800f480 <_init>
 800ea3c:	1b64      	subs	r4, r4, r5
 800ea3e:	10a4      	asrs	r4, r4, #2
 800ea40:	2600      	movs	r6, #0
 800ea42:	42a6      	cmp	r6, r4
 800ea44:	d105      	bne.n	800ea52 <__libc_init_array+0x2e>
 800ea46:	bd70      	pop	{r4, r5, r6, pc}
 800ea48:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea4c:	4798      	blx	r3
 800ea4e:	3601      	adds	r6, #1
 800ea50:	e7ee      	b.n	800ea30 <__libc_init_array+0xc>
 800ea52:	f855 3b04 	ldr.w	r3, [r5], #4
 800ea56:	4798      	blx	r3
 800ea58:	3601      	adds	r6, #1
 800ea5a:	e7f2      	b.n	800ea42 <__libc_init_array+0x1e>
 800ea5c:	0800f63c 	.word	0x0800f63c
 800ea60:	0800f63c 	.word	0x0800f63c
 800ea64:	0800f63c 	.word	0x0800f63c
 800ea68:	0800f640 	.word	0x0800f640

0800ea6c <__retarget_lock_init_recursive>:
 800ea6c:	4770      	bx	lr

0800ea6e <__retarget_lock_acquire_recursive>:
 800ea6e:	4770      	bx	lr

0800ea70 <__retarget_lock_release_recursive>:
 800ea70:	4770      	bx	lr
	...

0800ea74 <_free_r>:
 800ea74:	b538      	push	{r3, r4, r5, lr}
 800ea76:	4605      	mov	r5, r0
 800ea78:	2900      	cmp	r1, #0
 800ea7a:	d041      	beq.n	800eb00 <_free_r+0x8c>
 800ea7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea80:	1f0c      	subs	r4, r1, #4
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	bfb8      	it	lt
 800ea86:	18e4      	addlt	r4, r4, r3
 800ea88:	f000 f8e0 	bl	800ec4c <__malloc_lock>
 800ea8c:	4a1d      	ldr	r2, [pc, #116]	@ (800eb04 <_free_r+0x90>)
 800ea8e:	6813      	ldr	r3, [r2, #0]
 800ea90:	b933      	cbnz	r3, 800eaa0 <_free_r+0x2c>
 800ea92:	6063      	str	r3, [r4, #4]
 800ea94:	6014      	str	r4, [r2, #0]
 800ea96:	4628      	mov	r0, r5
 800ea98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea9c:	f000 b8dc 	b.w	800ec58 <__malloc_unlock>
 800eaa0:	42a3      	cmp	r3, r4
 800eaa2:	d908      	bls.n	800eab6 <_free_r+0x42>
 800eaa4:	6820      	ldr	r0, [r4, #0]
 800eaa6:	1821      	adds	r1, r4, r0
 800eaa8:	428b      	cmp	r3, r1
 800eaaa:	bf01      	itttt	eq
 800eaac:	6819      	ldreq	r1, [r3, #0]
 800eaae:	685b      	ldreq	r3, [r3, #4]
 800eab0:	1809      	addeq	r1, r1, r0
 800eab2:	6021      	streq	r1, [r4, #0]
 800eab4:	e7ed      	b.n	800ea92 <_free_r+0x1e>
 800eab6:	461a      	mov	r2, r3
 800eab8:	685b      	ldr	r3, [r3, #4]
 800eaba:	b10b      	cbz	r3, 800eac0 <_free_r+0x4c>
 800eabc:	42a3      	cmp	r3, r4
 800eabe:	d9fa      	bls.n	800eab6 <_free_r+0x42>
 800eac0:	6811      	ldr	r1, [r2, #0]
 800eac2:	1850      	adds	r0, r2, r1
 800eac4:	42a0      	cmp	r0, r4
 800eac6:	d10b      	bne.n	800eae0 <_free_r+0x6c>
 800eac8:	6820      	ldr	r0, [r4, #0]
 800eaca:	4401      	add	r1, r0
 800eacc:	1850      	adds	r0, r2, r1
 800eace:	4283      	cmp	r3, r0
 800ead0:	6011      	str	r1, [r2, #0]
 800ead2:	d1e0      	bne.n	800ea96 <_free_r+0x22>
 800ead4:	6818      	ldr	r0, [r3, #0]
 800ead6:	685b      	ldr	r3, [r3, #4]
 800ead8:	6053      	str	r3, [r2, #4]
 800eada:	4408      	add	r0, r1
 800eadc:	6010      	str	r0, [r2, #0]
 800eade:	e7da      	b.n	800ea96 <_free_r+0x22>
 800eae0:	d902      	bls.n	800eae8 <_free_r+0x74>
 800eae2:	230c      	movs	r3, #12
 800eae4:	602b      	str	r3, [r5, #0]
 800eae6:	e7d6      	b.n	800ea96 <_free_r+0x22>
 800eae8:	6820      	ldr	r0, [r4, #0]
 800eaea:	1821      	adds	r1, r4, r0
 800eaec:	428b      	cmp	r3, r1
 800eaee:	bf04      	itt	eq
 800eaf0:	6819      	ldreq	r1, [r3, #0]
 800eaf2:	685b      	ldreq	r3, [r3, #4]
 800eaf4:	6063      	str	r3, [r4, #4]
 800eaf6:	bf04      	itt	eq
 800eaf8:	1809      	addeq	r1, r1, r0
 800eafa:	6021      	streq	r1, [r4, #0]
 800eafc:	6054      	str	r4, [r2, #4]
 800eafe:	e7ca      	b.n	800ea96 <_free_r+0x22>
 800eb00:	bd38      	pop	{r3, r4, r5, pc}
 800eb02:	bf00      	nop
 800eb04:	200019d0 	.word	0x200019d0

0800eb08 <sbrk_aligned>:
 800eb08:	b570      	push	{r4, r5, r6, lr}
 800eb0a:	4e0f      	ldr	r6, [pc, #60]	@ (800eb48 <sbrk_aligned+0x40>)
 800eb0c:	460c      	mov	r4, r1
 800eb0e:	6831      	ldr	r1, [r6, #0]
 800eb10:	4605      	mov	r5, r0
 800eb12:	b911      	cbnz	r1, 800eb1a <sbrk_aligned+0x12>
 800eb14:	f000 fca4 	bl	800f460 <_sbrk_r>
 800eb18:	6030      	str	r0, [r6, #0]
 800eb1a:	4621      	mov	r1, r4
 800eb1c:	4628      	mov	r0, r5
 800eb1e:	f000 fc9f 	bl	800f460 <_sbrk_r>
 800eb22:	1c43      	adds	r3, r0, #1
 800eb24:	d103      	bne.n	800eb2e <sbrk_aligned+0x26>
 800eb26:	f04f 34ff 	mov.w	r4, #4294967295
 800eb2a:	4620      	mov	r0, r4
 800eb2c:	bd70      	pop	{r4, r5, r6, pc}
 800eb2e:	1cc4      	adds	r4, r0, #3
 800eb30:	f024 0403 	bic.w	r4, r4, #3
 800eb34:	42a0      	cmp	r0, r4
 800eb36:	d0f8      	beq.n	800eb2a <sbrk_aligned+0x22>
 800eb38:	1a21      	subs	r1, r4, r0
 800eb3a:	4628      	mov	r0, r5
 800eb3c:	f000 fc90 	bl	800f460 <_sbrk_r>
 800eb40:	3001      	adds	r0, #1
 800eb42:	d1f2      	bne.n	800eb2a <sbrk_aligned+0x22>
 800eb44:	e7ef      	b.n	800eb26 <sbrk_aligned+0x1e>
 800eb46:	bf00      	nop
 800eb48:	200019cc 	.word	0x200019cc

0800eb4c <_malloc_r>:
 800eb4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb50:	1ccd      	adds	r5, r1, #3
 800eb52:	f025 0503 	bic.w	r5, r5, #3
 800eb56:	3508      	adds	r5, #8
 800eb58:	2d0c      	cmp	r5, #12
 800eb5a:	bf38      	it	cc
 800eb5c:	250c      	movcc	r5, #12
 800eb5e:	2d00      	cmp	r5, #0
 800eb60:	4606      	mov	r6, r0
 800eb62:	db01      	blt.n	800eb68 <_malloc_r+0x1c>
 800eb64:	42a9      	cmp	r1, r5
 800eb66:	d904      	bls.n	800eb72 <_malloc_r+0x26>
 800eb68:	230c      	movs	r3, #12
 800eb6a:	6033      	str	r3, [r6, #0]
 800eb6c:	2000      	movs	r0, #0
 800eb6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eb72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800ec48 <_malloc_r+0xfc>
 800eb76:	f000 f869 	bl	800ec4c <__malloc_lock>
 800eb7a:	f8d8 3000 	ldr.w	r3, [r8]
 800eb7e:	461c      	mov	r4, r3
 800eb80:	bb44      	cbnz	r4, 800ebd4 <_malloc_r+0x88>
 800eb82:	4629      	mov	r1, r5
 800eb84:	4630      	mov	r0, r6
 800eb86:	f7ff ffbf 	bl	800eb08 <sbrk_aligned>
 800eb8a:	1c43      	adds	r3, r0, #1
 800eb8c:	4604      	mov	r4, r0
 800eb8e:	d158      	bne.n	800ec42 <_malloc_r+0xf6>
 800eb90:	f8d8 4000 	ldr.w	r4, [r8]
 800eb94:	4627      	mov	r7, r4
 800eb96:	2f00      	cmp	r7, #0
 800eb98:	d143      	bne.n	800ec22 <_malloc_r+0xd6>
 800eb9a:	2c00      	cmp	r4, #0
 800eb9c:	d04b      	beq.n	800ec36 <_malloc_r+0xea>
 800eb9e:	6823      	ldr	r3, [r4, #0]
 800eba0:	4639      	mov	r1, r7
 800eba2:	4630      	mov	r0, r6
 800eba4:	eb04 0903 	add.w	r9, r4, r3
 800eba8:	f000 fc5a 	bl	800f460 <_sbrk_r>
 800ebac:	4581      	cmp	r9, r0
 800ebae:	d142      	bne.n	800ec36 <_malloc_r+0xea>
 800ebb0:	6821      	ldr	r1, [r4, #0]
 800ebb2:	1a6d      	subs	r5, r5, r1
 800ebb4:	4629      	mov	r1, r5
 800ebb6:	4630      	mov	r0, r6
 800ebb8:	f7ff ffa6 	bl	800eb08 <sbrk_aligned>
 800ebbc:	3001      	adds	r0, #1
 800ebbe:	d03a      	beq.n	800ec36 <_malloc_r+0xea>
 800ebc0:	6823      	ldr	r3, [r4, #0]
 800ebc2:	442b      	add	r3, r5
 800ebc4:	6023      	str	r3, [r4, #0]
 800ebc6:	f8d8 3000 	ldr.w	r3, [r8]
 800ebca:	685a      	ldr	r2, [r3, #4]
 800ebcc:	bb62      	cbnz	r2, 800ec28 <_malloc_r+0xdc>
 800ebce:	f8c8 7000 	str.w	r7, [r8]
 800ebd2:	e00f      	b.n	800ebf4 <_malloc_r+0xa8>
 800ebd4:	6822      	ldr	r2, [r4, #0]
 800ebd6:	1b52      	subs	r2, r2, r5
 800ebd8:	d420      	bmi.n	800ec1c <_malloc_r+0xd0>
 800ebda:	2a0b      	cmp	r2, #11
 800ebdc:	d917      	bls.n	800ec0e <_malloc_r+0xc2>
 800ebde:	1961      	adds	r1, r4, r5
 800ebe0:	42a3      	cmp	r3, r4
 800ebe2:	6025      	str	r5, [r4, #0]
 800ebe4:	bf18      	it	ne
 800ebe6:	6059      	strne	r1, [r3, #4]
 800ebe8:	6863      	ldr	r3, [r4, #4]
 800ebea:	bf08      	it	eq
 800ebec:	f8c8 1000 	streq.w	r1, [r8]
 800ebf0:	5162      	str	r2, [r4, r5]
 800ebf2:	604b      	str	r3, [r1, #4]
 800ebf4:	4630      	mov	r0, r6
 800ebf6:	f000 f82f 	bl	800ec58 <__malloc_unlock>
 800ebfa:	f104 000b 	add.w	r0, r4, #11
 800ebfe:	1d23      	adds	r3, r4, #4
 800ec00:	f020 0007 	bic.w	r0, r0, #7
 800ec04:	1ac2      	subs	r2, r0, r3
 800ec06:	bf1c      	itt	ne
 800ec08:	1a1b      	subne	r3, r3, r0
 800ec0a:	50a3      	strne	r3, [r4, r2]
 800ec0c:	e7af      	b.n	800eb6e <_malloc_r+0x22>
 800ec0e:	6862      	ldr	r2, [r4, #4]
 800ec10:	42a3      	cmp	r3, r4
 800ec12:	bf0c      	ite	eq
 800ec14:	f8c8 2000 	streq.w	r2, [r8]
 800ec18:	605a      	strne	r2, [r3, #4]
 800ec1a:	e7eb      	b.n	800ebf4 <_malloc_r+0xa8>
 800ec1c:	4623      	mov	r3, r4
 800ec1e:	6864      	ldr	r4, [r4, #4]
 800ec20:	e7ae      	b.n	800eb80 <_malloc_r+0x34>
 800ec22:	463c      	mov	r4, r7
 800ec24:	687f      	ldr	r7, [r7, #4]
 800ec26:	e7b6      	b.n	800eb96 <_malloc_r+0x4a>
 800ec28:	461a      	mov	r2, r3
 800ec2a:	685b      	ldr	r3, [r3, #4]
 800ec2c:	42a3      	cmp	r3, r4
 800ec2e:	d1fb      	bne.n	800ec28 <_malloc_r+0xdc>
 800ec30:	2300      	movs	r3, #0
 800ec32:	6053      	str	r3, [r2, #4]
 800ec34:	e7de      	b.n	800ebf4 <_malloc_r+0xa8>
 800ec36:	230c      	movs	r3, #12
 800ec38:	6033      	str	r3, [r6, #0]
 800ec3a:	4630      	mov	r0, r6
 800ec3c:	f000 f80c 	bl	800ec58 <__malloc_unlock>
 800ec40:	e794      	b.n	800eb6c <_malloc_r+0x20>
 800ec42:	6005      	str	r5, [r0, #0]
 800ec44:	e7d6      	b.n	800ebf4 <_malloc_r+0xa8>
 800ec46:	bf00      	nop
 800ec48:	200019d0 	.word	0x200019d0

0800ec4c <__malloc_lock>:
 800ec4c:	4801      	ldr	r0, [pc, #4]	@ (800ec54 <__malloc_lock+0x8>)
 800ec4e:	f7ff bf0e 	b.w	800ea6e <__retarget_lock_acquire_recursive>
 800ec52:	bf00      	nop
 800ec54:	200019c8 	.word	0x200019c8

0800ec58 <__malloc_unlock>:
 800ec58:	4801      	ldr	r0, [pc, #4]	@ (800ec60 <__malloc_unlock+0x8>)
 800ec5a:	f7ff bf09 	b.w	800ea70 <__retarget_lock_release_recursive>
 800ec5e:	bf00      	nop
 800ec60:	200019c8 	.word	0x200019c8

0800ec64 <__sfputc_r>:
 800ec64:	6893      	ldr	r3, [r2, #8]
 800ec66:	3b01      	subs	r3, #1
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	b410      	push	{r4}
 800ec6c:	6093      	str	r3, [r2, #8]
 800ec6e:	da08      	bge.n	800ec82 <__sfputc_r+0x1e>
 800ec70:	6994      	ldr	r4, [r2, #24]
 800ec72:	42a3      	cmp	r3, r4
 800ec74:	db01      	blt.n	800ec7a <__sfputc_r+0x16>
 800ec76:	290a      	cmp	r1, #10
 800ec78:	d103      	bne.n	800ec82 <__sfputc_r+0x1e>
 800ec7a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ec7e:	f7ff bde8 	b.w	800e852 <__swbuf_r>
 800ec82:	6813      	ldr	r3, [r2, #0]
 800ec84:	1c58      	adds	r0, r3, #1
 800ec86:	6010      	str	r0, [r2, #0]
 800ec88:	7019      	strb	r1, [r3, #0]
 800ec8a:	4608      	mov	r0, r1
 800ec8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ec90:	4770      	bx	lr

0800ec92 <__sfputs_r>:
 800ec92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ec94:	4606      	mov	r6, r0
 800ec96:	460f      	mov	r7, r1
 800ec98:	4614      	mov	r4, r2
 800ec9a:	18d5      	adds	r5, r2, r3
 800ec9c:	42ac      	cmp	r4, r5
 800ec9e:	d101      	bne.n	800eca4 <__sfputs_r+0x12>
 800eca0:	2000      	movs	r0, #0
 800eca2:	e007      	b.n	800ecb4 <__sfputs_r+0x22>
 800eca4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eca8:	463a      	mov	r2, r7
 800ecaa:	4630      	mov	r0, r6
 800ecac:	f7ff ffda 	bl	800ec64 <__sfputc_r>
 800ecb0:	1c43      	adds	r3, r0, #1
 800ecb2:	d1f3      	bne.n	800ec9c <__sfputs_r+0xa>
 800ecb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ecb8 <_vfiprintf_r>:
 800ecb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ecbc:	460d      	mov	r5, r1
 800ecbe:	b09d      	sub	sp, #116	@ 0x74
 800ecc0:	4614      	mov	r4, r2
 800ecc2:	4698      	mov	r8, r3
 800ecc4:	4606      	mov	r6, r0
 800ecc6:	b118      	cbz	r0, 800ecd0 <_vfiprintf_r+0x18>
 800ecc8:	6a03      	ldr	r3, [r0, #32]
 800ecca:	b90b      	cbnz	r3, 800ecd0 <_vfiprintf_r+0x18>
 800eccc:	f7ff fcd8 	bl	800e680 <__sinit>
 800ecd0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ecd2:	07d9      	lsls	r1, r3, #31
 800ecd4:	d405      	bmi.n	800ece2 <_vfiprintf_r+0x2a>
 800ecd6:	89ab      	ldrh	r3, [r5, #12]
 800ecd8:	059a      	lsls	r2, r3, #22
 800ecda:	d402      	bmi.n	800ece2 <_vfiprintf_r+0x2a>
 800ecdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ecde:	f7ff fec6 	bl	800ea6e <__retarget_lock_acquire_recursive>
 800ece2:	89ab      	ldrh	r3, [r5, #12]
 800ece4:	071b      	lsls	r3, r3, #28
 800ece6:	d501      	bpl.n	800ecec <_vfiprintf_r+0x34>
 800ece8:	692b      	ldr	r3, [r5, #16]
 800ecea:	b99b      	cbnz	r3, 800ed14 <_vfiprintf_r+0x5c>
 800ecec:	4629      	mov	r1, r5
 800ecee:	4630      	mov	r0, r6
 800ecf0:	f7ff fdee 	bl	800e8d0 <__swsetup_r>
 800ecf4:	b170      	cbz	r0, 800ed14 <_vfiprintf_r+0x5c>
 800ecf6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ecf8:	07dc      	lsls	r4, r3, #31
 800ecfa:	d504      	bpl.n	800ed06 <_vfiprintf_r+0x4e>
 800ecfc:	f04f 30ff 	mov.w	r0, #4294967295
 800ed00:	b01d      	add	sp, #116	@ 0x74
 800ed02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed06:	89ab      	ldrh	r3, [r5, #12]
 800ed08:	0598      	lsls	r0, r3, #22
 800ed0a:	d4f7      	bmi.n	800ecfc <_vfiprintf_r+0x44>
 800ed0c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ed0e:	f7ff feaf 	bl	800ea70 <__retarget_lock_release_recursive>
 800ed12:	e7f3      	b.n	800ecfc <_vfiprintf_r+0x44>
 800ed14:	2300      	movs	r3, #0
 800ed16:	9309      	str	r3, [sp, #36]	@ 0x24
 800ed18:	2320      	movs	r3, #32
 800ed1a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ed1e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ed22:	2330      	movs	r3, #48	@ 0x30
 800ed24:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800eed4 <_vfiprintf_r+0x21c>
 800ed28:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ed2c:	f04f 0901 	mov.w	r9, #1
 800ed30:	4623      	mov	r3, r4
 800ed32:	469a      	mov	sl, r3
 800ed34:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ed38:	b10a      	cbz	r2, 800ed3e <_vfiprintf_r+0x86>
 800ed3a:	2a25      	cmp	r2, #37	@ 0x25
 800ed3c:	d1f9      	bne.n	800ed32 <_vfiprintf_r+0x7a>
 800ed3e:	ebba 0b04 	subs.w	fp, sl, r4
 800ed42:	d00b      	beq.n	800ed5c <_vfiprintf_r+0xa4>
 800ed44:	465b      	mov	r3, fp
 800ed46:	4622      	mov	r2, r4
 800ed48:	4629      	mov	r1, r5
 800ed4a:	4630      	mov	r0, r6
 800ed4c:	f7ff ffa1 	bl	800ec92 <__sfputs_r>
 800ed50:	3001      	adds	r0, #1
 800ed52:	f000 80a7 	beq.w	800eea4 <_vfiprintf_r+0x1ec>
 800ed56:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ed58:	445a      	add	r2, fp
 800ed5a:	9209      	str	r2, [sp, #36]	@ 0x24
 800ed5c:	f89a 3000 	ldrb.w	r3, [sl]
 800ed60:	2b00      	cmp	r3, #0
 800ed62:	f000 809f 	beq.w	800eea4 <_vfiprintf_r+0x1ec>
 800ed66:	2300      	movs	r3, #0
 800ed68:	f04f 32ff 	mov.w	r2, #4294967295
 800ed6c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ed70:	f10a 0a01 	add.w	sl, sl, #1
 800ed74:	9304      	str	r3, [sp, #16]
 800ed76:	9307      	str	r3, [sp, #28]
 800ed78:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ed7c:	931a      	str	r3, [sp, #104]	@ 0x68
 800ed7e:	4654      	mov	r4, sl
 800ed80:	2205      	movs	r2, #5
 800ed82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ed86:	4853      	ldr	r0, [pc, #332]	@ (800eed4 <_vfiprintf_r+0x21c>)
 800ed88:	f7f1 fa4a 	bl	8000220 <memchr>
 800ed8c:	9a04      	ldr	r2, [sp, #16]
 800ed8e:	b9d8      	cbnz	r0, 800edc8 <_vfiprintf_r+0x110>
 800ed90:	06d1      	lsls	r1, r2, #27
 800ed92:	bf44      	itt	mi
 800ed94:	2320      	movmi	r3, #32
 800ed96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ed9a:	0713      	lsls	r3, r2, #28
 800ed9c:	bf44      	itt	mi
 800ed9e:	232b      	movmi	r3, #43	@ 0x2b
 800eda0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800eda4:	f89a 3000 	ldrb.w	r3, [sl]
 800eda8:	2b2a      	cmp	r3, #42	@ 0x2a
 800edaa:	d015      	beq.n	800edd8 <_vfiprintf_r+0x120>
 800edac:	9a07      	ldr	r2, [sp, #28]
 800edae:	4654      	mov	r4, sl
 800edb0:	2000      	movs	r0, #0
 800edb2:	f04f 0c0a 	mov.w	ip, #10
 800edb6:	4621      	mov	r1, r4
 800edb8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800edbc:	3b30      	subs	r3, #48	@ 0x30
 800edbe:	2b09      	cmp	r3, #9
 800edc0:	d94b      	bls.n	800ee5a <_vfiprintf_r+0x1a2>
 800edc2:	b1b0      	cbz	r0, 800edf2 <_vfiprintf_r+0x13a>
 800edc4:	9207      	str	r2, [sp, #28]
 800edc6:	e014      	b.n	800edf2 <_vfiprintf_r+0x13a>
 800edc8:	eba0 0308 	sub.w	r3, r0, r8
 800edcc:	fa09 f303 	lsl.w	r3, r9, r3
 800edd0:	4313      	orrs	r3, r2
 800edd2:	9304      	str	r3, [sp, #16]
 800edd4:	46a2      	mov	sl, r4
 800edd6:	e7d2      	b.n	800ed7e <_vfiprintf_r+0xc6>
 800edd8:	9b03      	ldr	r3, [sp, #12]
 800edda:	1d19      	adds	r1, r3, #4
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	9103      	str	r1, [sp, #12]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	bfbb      	ittet	lt
 800ede4:	425b      	neglt	r3, r3
 800ede6:	f042 0202 	orrlt.w	r2, r2, #2
 800edea:	9307      	strge	r3, [sp, #28]
 800edec:	9307      	strlt	r3, [sp, #28]
 800edee:	bfb8      	it	lt
 800edf0:	9204      	strlt	r2, [sp, #16]
 800edf2:	7823      	ldrb	r3, [r4, #0]
 800edf4:	2b2e      	cmp	r3, #46	@ 0x2e
 800edf6:	d10a      	bne.n	800ee0e <_vfiprintf_r+0x156>
 800edf8:	7863      	ldrb	r3, [r4, #1]
 800edfa:	2b2a      	cmp	r3, #42	@ 0x2a
 800edfc:	d132      	bne.n	800ee64 <_vfiprintf_r+0x1ac>
 800edfe:	9b03      	ldr	r3, [sp, #12]
 800ee00:	1d1a      	adds	r2, r3, #4
 800ee02:	681b      	ldr	r3, [r3, #0]
 800ee04:	9203      	str	r2, [sp, #12]
 800ee06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ee0a:	3402      	adds	r4, #2
 800ee0c:	9305      	str	r3, [sp, #20]
 800ee0e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800eee4 <_vfiprintf_r+0x22c>
 800ee12:	7821      	ldrb	r1, [r4, #0]
 800ee14:	2203      	movs	r2, #3
 800ee16:	4650      	mov	r0, sl
 800ee18:	f7f1 fa02 	bl	8000220 <memchr>
 800ee1c:	b138      	cbz	r0, 800ee2e <_vfiprintf_r+0x176>
 800ee1e:	9b04      	ldr	r3, [sp, #16]
 800ee20:	eba0 000a 	sub.w	r0, r0, sl
 800ee24:	2240      	movs	r2, #64	@ 0x40
 800ee26:	4082      	lsls	r2, r0
 800ee28:	4313      	orrs	r3, r2
 800ee2a:	3401      	adds	r4, #1
 800ee2c:	9304      	str	r3, [sp, #16]
 800ee2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ee32:	4829      	ldr	r0, [pc, #164]	@ (800eed8 <_vfiprintf_r+0x220>)
 800ee34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ee38:	2206      	movs	r2, #6
 800ee3a:	f7f1 f9f1 	bl	8000220 <memchr>
 800ee3e:	2800      	cmp	r0, #0
 800ee40:	d03f      	beq.n	800eec2 <_vfiprintf_r+0x20a>
 800ee42:	4b26      	ldr	r3, [pc, #152]	@ (800eedc <_vfiprintf_r+0x224>)
 800ee44:	bb1b      	cbnz	r3, 800ee8e <_vfiprintf_r+0x1d6>
 800ee46:	9b03      	ldr	r3, [sp, #12]
 800ee48:	3307      	adds	r3, #7
 800ee4a:	f023 0307 	bic.w	r3, r3, #7
 800ee4e:	3308      	adds	r3, #8
 800ee50:	9303      	str	r3, [sp, #12]
 800ee52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee54:	443b      	add	r3, r7
 800ee56:	9309      	str	r3, [sp, #36]	@ 0x24
 800ee58:	e76a      	b.n	800ed30 <_vfiprintf_r+0x78>
 800ee5a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ee5e:	460c      	mov	r4, r1
 800ee60:	2001      	movs	r0, #1
 800ee62:	e7a8      	b.n	800edb6 <_vfiprintf_r+0xfe>
 800ee64:	2300      	movs	r3, #0
 800ee66:	3401      	adds	r4, #1
 800ee68:	9305      	str	r3, [sp, #20]
 800ee6a:	4619      	mov	r1, r3
 800ee6c:	f04f 0c0a 	mov.w	ip, #10
 800ee70:	4620      	mov	r0, r4
 800ee72:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ee76:	3a30      	subs	r2, #48	@ 0x30
 800ee78:	2a09      	cmp	r2, #9
 800ee7a:	d903      	bls.n	800ee84 <_vfiprintf_r+0x1cc>
 800ee7c:	2b00      	cmp	r3, #0
 800ee7e:	d0c6      	beq.n	800ee0e <_vfiprintf_r+0x156>
 800ee80:	9105      	str	r1, [sp, #20]
 800ee82:	e7c4      	b.n	800ee0e <_vfiprintf_r+0x156>
 800ee84:	fb0c 2101 	mla	r1, ip, r1, r2
 800ee88:	4604      	mov	r4, r0
 800ee8a:	2301      	movs	r3, #1
 800ee8c:	e7f0      	b.n	800ee70 <_vfiprintf_r+0x1b8>
 800ee8e:	ab03      	add	r3, sp, #12
 800ee90:	9300      	str	r3, [sp, #0]
 800ee92:	462a      	mov	r2, r5
 800ee94:	4b12      	ldr	r3, [pc, #72]	@ (800eee0 <_vfiprintf_r+0x228>)
 800ee96:	a904      	add	r1, sp, #16
 800ee98:	4630      	mov	r0, r6
 800ee9a:	f3af 8000 	nop.w
 800ee9e:	4607      	mov	r7, r0
 800eea0:	1c78      	adds	r0, r7, #1
 800eea2:	d1d6      	bne.n	800ee52 <_vfiprintf_r+0x19a>
 800eea4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eea6:	07d9      	lsls	r1, r3, #31
 800eea8:	d405      	bmi.n	800eeb6 <_vfiprintf_r+0x1fe>
 800eeaa:	89ab      	ldrh	r3, [r5, #12]
 800eeac:	059a      	lsls	r2, r3, #22
 800eeae:	d402      	bmi.n	800eeb6 <_vfiprintf_r+0x1fe>
 800eeb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eeb2:	f7ff fddd 	bl	800ea70 <__retarget_lock_release_recursive>
 800eeb6:	89ab      	ldrh	r3, [r5, #12]
 800eeb8:	065b      	lsls	r3, r3, #25
 800eeba:	f53f af1f 	bmi.w	800ecfc <_vfiprintf_r+0x44>
 800eebe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eec0:	e71e      	b.n	800ed00 <_vfiprintf_r+0x48>
 800eec2:	ab03      	add	r3, sp, #12
 800eec4:	9300      	str	r3, [sp, #0]
 800eec6:	462a      	mov	r2, r5
 800eec8:	4b05      	ldr	r3, [pc, #20]	@ (800eee0 <_vfiprintf_r+0x228>)
 800eeca:	a904      	add	r1, sp, #16
 800eecc:	4630      	mov	r0, r6
 800eece:	f000 f879 	bl	800efc4 <_printf_i>
 800eed2:	e7e4      	b.n	800ee9e <_vfiprintf_r+0x1e6>
 800eed4:	0800f600 	.word	0x0800f600
 800eed8:	0800f60a 	.word	0x0800f60a
 800eedc:	00000000 	.word	0x00000000
 800eee0:	0800ec93 	.word	0x0800ec93
 800eee4:	0800f606 	.word	0x0800f606

0800eee8 <_printf_common>:
 800eee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eeec:	4616      	mov	r6, r2
 800eeee:	4698      	mov	r8, r3
 800eef0:	688a      	ldr	r2, [r1, #8]
 800eef2:	690b      	ldr	r3, [r1, #16]
 800eef4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800eef8:	4293      	cmp	r3, r2
 800eefa:	bfb8      	it	lt
 800eefc:	4613      	movlt	r3, r2
 800eefe:	6033      	str	r3, [r6, #0]
 800ef00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ef04:	4607      	mov	r7, r0
 800ef06:	460c      	mov	r4, r1
 800ef08:	b10a      	cbz	r2, 800ef0e <_printf_common+0x26>
 800ef0a:	3301      	adds	r3, #1
 800ef0c:	6033      	str	r3, [r6, #0]
 800ef0e:	6823      	ldr	r3, [r4, #0]
 800ef10:	0699      	lsls	r1, r3, #26
 800ef12:	bf42      	ittt	mi
 800ef14:	6833      	ldrmi	r3, [r6, #0]
 800ef16:	3302      	addmi	r3, #2
 800ef18:	6033      	strmi	r3, [r6, #0]
 800ef1a:	6825      	ldr	r5, [r4, #0]
 800ef1c:	f015 0506 	ands.w	r5, r5, #6
 800ef20:	d106      	bne.n	800ef30 <_printf_common+0x48>
 800ef22:	f104 0a19 	add.w	sl, r4, #25
 800ef26:	68e3      	ldr	r3, [r4, #12]
 800ef28:	6832      	ldr	r2, [r6, #0]
 800ef2a:	1a9b      	subs	r3, r3, r2
 800ef2c:	42ab      	cmp	r3, r5
 800ef2e:	dc26      	bgt.n	800ef7e <_printf_common+0x96>
 800ef30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ef34:	6822      	ldr	r2, [r4, #0]
 800ef36:	3b00      	subs	r3, #0
 800ef38:	bf18      	it	ne
 800ef3a:	2301      	movne	r3, #1
 800ef3c:	0692      	lsls	r2, r2, #26
 800ef3e:	d42b      	bmi.n	800ef98 <_printf_common+0xb0>
 800ef40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ef44:	4641      	mov	r1, r8
 800ef46:	4638      	mov	r0, r7
 800ef48:	47c8      	blx	r9
 800ef4a:	3001      	adds	r0, #1
 800ef4c:	d01e      	beq.n	800ef8c <_printf_common+0xa4>
 800ef4e:	6823      	ldr	r3, [r4, #0]
 800ef50:	6922      	ldr	r2, [r4, #16]
 800ef52:	f003 0306 	and.w	r3, r3, #6
 800ef56:	2b04      	cmp	r3, #4
 800ef58:	bf02      	ittt	eq
 800ef5a:	68e5      	ldreq	r5, [r4, #12]
 800ef5c:	6833      	ldreq	r3, [r6, #0]
 800ef5e:	1aed      	subeq	r5, r5, r3
 800ef60:	68a3      	ldr	r3, [r4, #8]
 800ef62:	bf0c      	ite	eq
 800ef64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ef68:	2500      	movne	r5, #0
 800ef6a:	4293      	cmp	r3, r2
 800ef6c:	bfc4      	itt	gt
 800ef6e:	1a9b      	subgt	r3, r3, r2
 800ef70:	18ed      	addgt	r5, r5, r3
 800ef72:	2600      	movs	r6, #0
 800ef74:	341a      	adds	r4, #26
 800ef76:	42b5      	cmp	r5, r6
 800ef78:	d11a      	bne.n	800efb0 <_printf_common+0xc8>
 800ef7a:	2000      	movs	r0, #0
 800ef7c:	e008      	b.n	800ef90 <_printf_common+0xa8>
 800ef7e:	2301      	movs	r3, #1
 800ef80:	4652      	mov	r2, sl
 800ef82:	4641      	mov	r1, r8
 800ef84:	4638      	mov	r0, r7
 800ef86:	47c8      	blx	r9
 800ef88:	3001      	adds	r0, #1
 800ef8a:	d103      	bne.n	800ef94 <_printf_common+0xac>
 800ef8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ef90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef94:	3501      	adds	r5, #1
 800ef96:	e7c6      	b.n	800ef26 <_printf_common+0x3e>
 800ef98:	18e1      	adds	r1, r4, r3
 800ef9a:	1c5a      	adds	r2, r3, #1
 800ef9c:	2030      	movs	r0, #48	@ 0x30
 800ef9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800efa2:	4422      	add	r2, r4
 800efa4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800efa8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800efac:	3302      	adds	r3, #2
 800efae:	e7c7      	b.n	800ef40 <_printf_common+0x58>
 800efb0:	2301      	movs	r3, #1
 800efb2:	4622      	mov	r2, r4
 800efb4:	4641      	mov	r1, r8
 800efb6:	4638      	mov	r0, r7
 800efb8:	47c8      	blx	r9
 800efba:	3001      	adds	r0, #1
 800efbc:	d0e6      	beq.n	800ef8c <_printf_common+0xa4>
 800efbe:	3601      	adds	r6, #1
 800efc0:	e7d9      	b.n	800ef76 <_printf_common+0x8e>
	...

0800efc4 <_printf_i>:
 800efc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800efc8:	7e0f      	ldrb	r7, [r1, #24]
 800efca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800efcc:	2f78      	cmp	r7, #120	@ 0x78
 800efce:	4691      	mov	r9, r2
 800efd0:	4680      	mov	r8, r0
 800efd2:	460c      	mov	r4, r1
 800efd4:	469a      	mov	sl, r3
 800efd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800efda:	d807      	bhi.n	800efec <_printf_i+0x28>
 800efdc:	2f62      	cmp	r7, #98	@ 0x62
 800efde:	d80a      	bhi.n	800eff6 <_printf_i+0x32>
 800efe0:	2f00      	cmp	r7, #0
 800efe2:	f000 80d1 	beq.w	800f188 <_printf_i+0x1c4>
 800efe6:	2f58      	cmp	r7, #88	@ 0x58
 800efe8:	f000 80b8 	beq.w	800f15c <_printf_i+0x198>
 800efec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800eff0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800eff4:	e03a      	b.n	800f06c <_printf_i+0xa8>
 800eff6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800effa:	2b15      	cmp	r3, #21
 800effc:	d8f6      	bhi.n	800efec <_printf_i+0x28>
 800effe:	a101      	add	r1, pc, #4	@ (adr r1, 800f004 <_printf_i+0x40>)
 800f000:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f004:	0800f05d 	.word	0x0800f05d
 800f008:	0800f071 	.word	0x0800f071
 800f00c:	0800efed 	.word	0x0800efed
 800f010:	0800efed 	.word	0x0800efed
 800f014:	0800efed 	.word	0x0800efed
 800f018:	0800efed 	.word	0x0800efed
 800f01c:	0800f071 	.word	0x0800f071
 800f020:	0800efed 	.word	0x0800efed
 800f024:	0800efed 	.word	0x0800efed
 800f028:	0800efed 	.word	0x0800efed
 800f02c:	0800efed 	.word	0x0800efed
 800f030:	0800f16f 	.word	0x0800f16f
 800f034:	0800f09b 	.word	0x0800f09b
 800f038:	0800f129 	.word	0x0800f129
 800f03c:	0800efed 	.word	0x0800efed
 800f040:	0800efed 	.word	0x0800efed
 800f044:	0800f191 	.word	0x0800f191
 800f048:	0800efed 	.word	0x0800efed
 800f04c:	0800f09b 	.word	0x0800f09b
 800f050:	0800efed 	.word	0x0800efed
 800f054:	0800efed 	.word	0x0800efed
 800f058:	0800f131 	.word	0x0800f131
 800f05c:	6833      	ldr	r3, [r6, #0]
 800f05e:	1d1a      	adds	r2, r3, #4
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	6032      	str	r2, [r6, #0]
 800f064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f068:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f06c:	2301      	movs	r3, #1
 800f06e:	e09c      	b.n	800f1aa <_printf_i+0x1e6>
 800f070:	6833      	ldr	r3, [r6, #0]
 800f072:	6820      	ldr	r0, [r4, #0]
 800f074:	1d19      	adds	r1, r3, #4
 800f076:	6031      	str	r1, [r6, #0]
 800f078:	0606      	lsls	r6, r0, #24
 800f07a:	d501      	bpl.n	800f080 <_printf_i+0xbc>
 800f07c:	681d      	ldr	r5, [r3, #0]
 800f07e:	e003      	b.n	800f088 <_printf_i+0xc4>
 800f080:	0645      	lsls	r5, r0, #25
 800f082:	d5fb      	bpl.n	800f07c <_printf_i+0xb8>
 800f084:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f088:	2d00      	cmp	r5, #0
 800f08a:	da03      	bge.n	800f094 <_printf_i+0xd0>
 800f08c:	232d      	movs	r3, #45	@ 0x2d
 800f08e:	426d      	negs	r5, r5
 800f090:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f094:	4858      	ldr	r0, [pc, #352]	@ (800f1f8 <_printf_i+0x234>)
 800f096:	230a      	movs	r3, #10
 800f098:	e011      	b.n	800f0be <_printf_i+0xfa>
 800f09a:	6821      	ldr	r1, [r4, #0]
 800f09c:	6833      	ldr	r3, [r6, #0]
 800f09e:	0608      	lsls	r0, r1, #24
 800f0a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800f0a4:	d402      	bmi.n	800f0ac <_printf_i+0xe8>
 800f0a6:	0649      	lsls	r1, r1, #25
 800f0a8:	bf48      	it	mi
 800f0aa:	b2ad      	uxthmi	r5, r5
 800f0ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800f0ae:	4852      	ldr	r0, [pc, #328]	@ (800f1f8 <_printf_i+0x234>)
 800f0b0:	6033      	str	r3, [r6, #0]
 800f0b2:	bf14      	ite	ne
 800f0b4:	230a      	movne	r3, #10
 800f0b6:	2308      	moveq	r3, #8
 800f0b8:	2100      	movs	r1, #0
 800f0ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f0be:	6866      	ldr	r6, [r4, #4]
 800f0c0:	60a6      	str	r6, [r4, #8]
 800f0c2:	2e00      	cmp	r6, #0
 800f0c4:	db05      	blt.n	800f0d2 <_printf_i+0x10e>
 800f0c6:	6821      	ldr	r1, [r4, #0]
 800f0c8:	432e      	orrs	r6, r5
 800f0ca:	f021 0104 	bic.w	r1, r1, #4
 800f0ce:	6021      	str	r1, [r4, #0]
 800f0d0:	d04b      	beq.n	800f16a <_printf_i+0x1a6>
 800f0d2:	4616      	mov	r6, r2
 800f0d4:	fbb5 f1f3 	udiv	r1, r5, r3
 800f0d8:	fb03 5711 	mls	r7, r3, r1, r5
 800f0dc:	5dc7      	ldrb	r7, [r0, r7]
 800f0de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f0e2:	462f      	mov	r7, r5
 800f0e4:	42bb      	cmp	r3, r7
 800f0e6:	460d      	mov	r5, r1
 800f0e8:	d9f4      	bls.n	800f0d4 <_printf_i+0x110>
 800f0ea:	2b08      	cmp	r3, #8
 800f0ec:	d10b      	bne.n	800f106 <_printf_i+0x142>
 800f0ee:	6823      	ldr	r3, [r4, #0]
 800f0f0:	07df      	lsls	r7, r3, #31
 800f0f2:	d508      	bpl.n	800f106 <_printf_i+0x142>
 800f0f4:	6923      	ldr	r3, [r4, #16]
 800f0f6:	6861      	ldr	r1, [r4, #4]
 800f0f8:	4299      	cmp	r1, r3
 800f0fa:	bfde      	ittt	le
 800f0fc:	2330      	movle	r3, #48	@ 0x30
 800f0fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f102:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f106:	1b92      	subs	r2, r2, r6
 800f108:	6122      	str	r2, [r4, #16]
 800f10a:	f8cd a000 	str.w	sl, [sp]
 800f10e:	464b      	mov	r3, r9
 800f110:	aa03      	add	r2, sp, #12
 800f112:	4621      	mov	r1, r4
 800f114:	4640      	mov	r0, r8
 800f116:	f7ff fee7 	bl	800eee8 <_printf_common>
 800f11a:	3001      	adds	r0, #1
 800f11c:	d14a      	bne.n	800f1b4 <_printf_i+0x1f0>
 800f11e:	f04f 30ff 	mov.w	r0, #4294967295
 800f122:	b004      	add	sp, #16
 800f124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f128:	6823      	ldr	r3, [r4, #0]
 800f12a:	f043 0320 	orr.w	r3, r3, #32
 800f12e:	6023      	str	r3, [r4, #0]
 800f130:	4832      	ldr	r0, [pc, #200]	@ (800f1fc <_printf_i+0x238>)
 800f132:	2778      	movs	r7, #120	@ 0x78
 800f134:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f138:	6823      	ldr	r3, [r4, #0]
 800f13a:	6831      	ldr	r1, [r6, #0]
 800f13c:	061f      	lsls	r7, r3, #24
 800f13e:	f851 5b04 	ldr.w	r5, [r1], #4
 800f142:	d402      	bmi.n	800f14a <_printf_i+0x186>
 800f144:	065f      	lsls	r7, r3, #25
 800f146:	bf48      	it	mi
 800f148:	b2ad      	uxthmi	r5, r5
 800f14a:	6031      	str	r1, [r6, #0]
 800f14c:	07d9      	lsls	r1, r3, #31
 800f14e:	bf44      	itt	mi
 800f150:	f043 0320 	orrmi.w	r3, r3, #32
 800f154:	6023      	strmi	r3, [r4, #0]
 800f156:	b11d      	cbz	r5, 800f160 <_printf_i+0x19c>
 800f158:	2310      	movs	r3, #16
 800f15a:	e7ad      	b.n	800f0b8 <_printf_i+0xf4>
 800f15c:	4826      	ldr	r0, [pc, #152]	@ (800f1f8 <_printf_i+0x234>)
 800f15e:	e7e9      	b.n	800f134 <_printf_i+0x170>
 800f160:	6823      	ldr	r3, [r4, #0]
 800f162:	f023 0320 	bic.w	r3, r3, #32
 800f166:	6023      	str	r3, [r4, #0]
 800f168:	e7f6      	b.n	800f158 <_printf_i+0x194>
 800f16a:	4616      	mov	r6, r2
 800f16c:	e7bd      	b.n	800f0ea <_printf_i+0x126>
 800f16e:	6833      	ldr	r3, [r6, #0]
 800f170:	6825      	ldr	r5, [r4, #0]
 800f172:	6961      	ldr	r1, [r4, #20]
 800f174:	1d18      	adds	r0, r3, #4
 800f176:	6030      	str	r0, [r6, #0]
 800f178:	062e      	lsls	r6, r5, #24
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	d501      	bpl.n	800f182 <_printf_i+0x1be>
 800f17e:	6019      	str	r1, [r3, #0]
 800f180:	e002      	b.n	800f188 <_printf_i+0x1c4>
 800f182:	0668      	lsls	r0, r5, #25
 800f184:	d5fb      	bpl.n	800f17e <_printf_i+0x1ba>
 800f186:	8019      	strh	r1, [r3, #0]
 800f188:	2300      	movs	r3, #0
 800f18a:	6123      	str	r3, [r4, #16]
 800f18c:	4616      	mov	r6, r2
 800f18e:	e7bc      	b.n	800f10a <_printf_i+0x146>
 800f190:	6833      	ldr	r3, [r6, #0]
 800f192:	1d1a      	adds	r2, r3, #4
 800f194:	6032      	str	r2, [r6, #0]
 800f196:	681e      	ldr	r6, [r3, #0]
 800f198:	6862      	ldr	r2, [r4, #4]
 800f19a:	2100      	movs	r1, #0
 800f19c:	4630      	mov	r0, r6
 800f19e:	f7f1 f83f 	bl	8000220 <memchr>
 800f1a2:	b108      	cbz	r0, 800f1a8 <_printf_i+0x1e4>
 800f1a4:	1b80      	subs	r0, r0, r6
 800f1a6:	6060      	str	r0, [r4, #4]
 800f1a8:	6863      	ldr	r3, [r4, #4]
 800f1aa:	6123      	str	r3, [r4, #16]
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f1b2:	e7aa      	b.n	800f10a <_printf_i+0x146>
 800f1b4:	6923      	ldr	r3, [r4, #16]
 800f1b6:	4632      	mov	r2, r6
 800f1b8:	4649      	mov	r1, r9
 800f1ba:	4640      	mov	r0, r8
 800f1bc:	47d0      	blx	sl
 800f1be:	3001      	adds	r0, #1
 800f1c0:	d0ad      	beq.n	800f11e <_printf_i+0x15a>
 800f1c2:	6823      	ldr	r3, [r4, #0]
 800f1c4:	079b      	lsls	r3, r3, #30
 800f1c6:	d413      	bmi.n	800f1f0 <_printf_i+0x22c>
 800f1c8:	68e0      	ldr	r0, [r4, #12]
 800f1ca:	9b03      	ldr	r3, [sp, #12]
 800f1cc:	4298      	cmp	r0, r3
 800f1ce:	bfb8      	it	lt
 800f1d0:	4618      	movlt	r0, r3
 800f1d2:	e7a6      	b.n	800f122 <_printf_i+0x15e>
 800f1d4:	2301      	movs	r3, #1
 800f1d6:	4632      	mov	r2, r6
 800f1d8:	4649      	mov	r1, r9
 800f1da:	4640      	mov	r0, r8
 800f1dc:	47d0      	blx	sl
 800f1de:	3001      	adds	r0, #1
 800f1e0:	d09d      	beq.n	800f11e <_printf_i+0x15a>
 800f1e2:	3501      	adds	r5, #1
 800f1e4:	68e3      	ldr	r3, [r4, #12]
 800f1e6:	9903      	ldr	r1, [sp, #12]
 800f1e8:	1a5b      	subs	r3, r3, r1
 800f1ea:	42ab      	cmp	r3, r5
 800f1ec:	dcf2      	bgt.n	800f1d4 <_printf_i+0x210>
 800f1ee:	e7eb      	b.n	800f1c8 <_printf_i+0x204>
 800f1f0:	2500      	movs	r5, #0
 800f1f2:	f104 0619 	add.w	r6, r4, #25
 800f1f6:	e7f5      	b.n	800f1e4 <_printf_i+0x220>
 800f1f8:	0800f611 	.word	0x0800f611
 800f1fc:	0800f622 	.word	0x0800f622

0800f200 <__sflush_r>:
 800f200:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f208:	0716      	lsls	r6, r2, #28
 800f20a:	4605      	mov	r5, r0
 800f20c:	460c      	mov	r4, r1
 800f20e:	d454      	bmi.n	800f2ba <__sflush_r+0xba>
 800f210:	684b      	ldr	r3, [r1, #4]
 800f212:	2b00      	cmp	r3, #0
 800f214:	dc02      	bgt.n	800f21c <__sflush_r+0x1c>
 800f216:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f218:	2b00      	cmp	r3, #0
 800f21a:	dd48      	ble.n	800f2ae <__sflush_r+0xae>
 800f21c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f21e:	2e00      	cmp	r6, #0
 800f220:	d045      	beq.n	800f2ae <__sflush_r+0xae>
 800f222:	2300      	movs	r3, #0
 800f224:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f228:	682f      	ldr	r7, [r5, #0]
 800f22a:	6a21      	ldr	r1, [r4, #32]
 800f22c:	602b      	str	r3, [r5, #0]
 800f22e:	d030      	beq.n	800f292 <__sflush_r+0x92>
 800f230:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f232:	89a3      	ldrh	r3, [r4, #12]
 800f234:	0759      	lsls	r1, r3, #29
 800f236:	d505      	bpl.n	800f244 <__sflush_r+0x44>
 800f238:	6863      	ldr	r3, [r4, #4]
 800f23a:	1ad2      	subs	r2, r2, r3
 800f23c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f23e:	b10b      	cbz	r3, 800f244 <__sflush_r+0x44>
 800f240:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f242:	1ad2      	subs	r2, r2, r3
 800f244:	2300      	movs	r3, #0
 800f246:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f248:	6a21      	ldr	r1, [r4, #32]
 800f24a:	4628      	mov	r0, r5
 800f24c:	47b0      	blx	r6
 800f24e:	1c43      	adds	r3, r0, #1
 800f250:	89a3      	ldrh	r3, [r4, #12]
 800f252:	d106      	bne.n	800f262 <__sflush_r+0x62>
 800f254:	6829      	ldr	r1, [r5, #0]
 800f256:	291d      	cmp	r1, #29
 800f258:	d82b      	bhi.n	800f2b2 <__sflush_r+0xb2>
 800f25a:	4a2a      	ldr	r2, [pc, #168]	@ (800f304 <__sflush_r+0x104>)
 800f25c:	40ca      	lsrs	r2, r1
 800f25e:	07d6      	lsls	r6, r2, #31
 800f260:	d527      	bpl.n	800f2b2 <__sflush_r+0xb2>
 800f262:	2200      	movs	r2, #0
 800f264:	6062      	str	r2, [r4, #4]
 800f266:	04d9      	lsls	r1, r3, #19
 800f268:	6922      	ldr	r2, [r4, #16]
 800f26a:	6022      	str	r2, [r4, #0]
 800f26c:	d504      	bpl.n	800f278 <__sflush_r+0x78>
 800f26e:	1c42      	adds	r2, r0, #1
 800f270:	d101      	bne.n	800f276 <__sflush_r+0x76>
 800f272:	682b      	ldr	r3, [r5, #0]
 800f274:	b903      	cbnz	r3, 800f278 <__sflush_r+0x78>
 800f276:	6560      	str	r0, [r4, #84]	@ 0x54
 800f278:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f27a:	602f      	str	r7, [r5, #0]
 800f27c:	b1b9      	cbz	r1, 800f2ae <__sflush_r+0xae>
 800f27e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f282:	4299      	cmp	r1, r3
 800f284:	d002      	beq.n	800f28c <__sflush_r+0x8c>
 800f286:	4628      	mov	r0, r5
 800f288:	f7ff fbf4 	bl	800ea74 <_free_r>
 800f28c:	2300      	movs	r3, #0
 800f28e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f290:	e00d      	b.n	800f2ae <__sflush_r+0xae>
 800f292:	2301      	movs	r3, #1
 800f294:	4628      	mov	r0, r5
 800f296:	47b0      	blx	r6
 800f298:	4602      	mov	r2, r0
 800f29a:	1c50      	adds	r0, r2, #1
 800f29c:	d1c9      	bne.n	800f232 <__sflush_r+0x32>
 800f29e:	682b      	ldr	r3, [r5, #0]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d0c6      	beq.n	800f232 <__sflush_r+0x32>
 800f2a4:	2b1d      	cmp	r3, #29
 800f2a6:	d001      	beq.n	800f2ac <__sflush_r+0xac>
 800f2a8:	2b16      	cmp	r3, #22
 800f2aa:	d11e      	bne.n	800f2ea <__sflush_r+0xea>
 800f2ac:	602f      	str	r7, [r5, #0]
 800f2ae:	2000      	movs	r0, #0
 800f2b0:	e022      	b.n	800f2f8 <__sflush_r+0xf8>
 800f2b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f2b6:	b21b      	sxth	r3, r3
 800f2b8:	e01b      	b.n	800f2f2 <__sflush_r+0xf2>
 800f2ba:	690f      	ldr	r7, [r1, #16]
 800f2bc:	2f00      	cmp	r7, #0
 800f2be:	d0f6      	beq.n	800f2ae <__sflush_r+0xae>
 800f2c0:	0793      	lsls	r3, r2, #30
 800f2c2:	680e      	ldr	r6, [r1, #0]
 800f2c4:	bf08      	it	eq
 800f2c6:	694b      	ldreq	r3, [r1, #20]
 800f2c8:	600f      	str	r7, [r1, #0]
 800f2ca:	bf18      	it	ne
 800f2cc:	2300      	movne	r3, #0
 800f2ce:	eba6 0807 	sub.w	r8, r6, r7
 800f2d2:	608b      	str	r3, [r1, #8]
 800f2d4:	f1b8 0f00 	cmp.w	r8, #0
 800f2d8:	dde9      	ble.n	800f2ae <__sflush_r+0xae>
 800f2da:	6a21      	ldr	r1, [r4, #32]
 800f2dc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f2de:	4643      	mov	r3, r8
 800f2e0:	463a      	mov	r2, r7
 800f2e2:	4628      	mov	r0, r5
 800f2e4:	47b0      	blx	r6
 800f2e6:	2800      	cmp	r0, #0
 800f2e8:	dc08      	bgt.n	800f2fc <__sflush_r+0xfc>
 800f2ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f2f2:	81a3      	strh	r3, [r4, #12]
 800f2f4:	f04f 30ff 	mov.w	r0, #4294967295
 800f2f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f2fc:	4407      	add	r7, r0
 800f2fe:	eba8 0800 	sub.w	r8, r8, r0
 800f302:	e7e7      	b.n	800f2d4 <__sflush_r+0xd4>
 800f304:	20400001 	.word	0x20400001

0800f308 <_fflush_r>:
 800f308:	b538      	push	{r3, r4, r5, lr}
 800f30a:	690b      	ldr	r3, [r1, #16]
 800f30c:	4605      	mov	r5, r0
 800f30e:	460c      	mov	r4, r1
 800f310:	b913      	cbnz	r3, 800f318 <_fflush_r+0x10>
 800f312:	2500      	movs	r5, #0
 800f314:	4628      	mov	r0, r5
 800f316:	bd38      	pop	{r3, r4, r5, pc}
 800f318:	b118      	cbz	r0, 800f322 <_fflush_r+0x1a>
 800f31a:	6a03      	ldr	r3, [r0, #32]
 800f31c:	b90b      	cbnz	r3, 800f322 <_fflush_r+0x1a>
 800f31e:	f7ff f9af 	bl	800e680 <__sinit>
 800f322:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f326:	2b00      	cmp	r3, #0
 800f328:	d0f3      	beq.n	800f312 <_fflush_r+0xa>
 800f32a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f32c:	07d0      	lsls	r0, r2, #31
 800f32e:	d404      	bmi.n	800f33a <_fflush_r+0x32>
 800f330:	0599      	lsls	r1, r3, #22
 800f332:	d402      	bmi.n	800f33a <_fflush_r+0x32>
 800f334:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f336:	f7ff fb9a 	bl	800ea6e <__retarget_lock_acquire_recursive>
 800f33a:	4628      	mov	r0, r5
 800f33c:	4621      	mov	r1, r4
 800f33e:	f7ff ff5f 	bl	800f200 <__sflush_r>
 800f342:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f344:	07da      	lsls	r2, r3, #31
 800f346:	4605      	mov	r5, r0
 800f348:	d4e4      	bmi.n	800f314 <_fflush_r+0xc>
 800f34a:	89a3      	ldrh	r3, [r4, #12]
 800f34c:	059b      	lsls	r3, r3, #22
 800f34e:	d4e1      	bmi.n	800f314 <_fflush_r+0xc>
 800f350:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f352:	f7ff fb8d 	bl	800ea70 <__retarget_lock_release_recursive>
 800f356:	e7dd      	b.n	800f314 <_fflush_r+0xc>

0800f358 <__swhatbuf_r>:
 800f358:	b570      	push	{r4, r5, r6, lr}
 800f35a:	460c      	mov	r4, r1
 800f35c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f360:	2900      	cmp	r1, #0
 800f362:	b096      	sub	sp, #88	@ 0x58
 800f364:	4615      	mov	r5, r2
 800f366:	461e      	mov	r6, r3
 800f368:	da0d      	bge.n	800f386 <__swhatbuf_r+0x2e>
 800f36a:	89a3      	ldrh	r3, [r4, #12]
 800f36c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f370:	f04f 0100 	mov.w	r1, #0
 800f374:	bf14      	ite	ne
 800f376:	2340      	movne	r3, #64	@ 0x40
 800f378:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f37c:	2000      	movs	r0, #0
 800f37e:	6031      	str	r1, [r6, #0]
 800f380:	602b      	str	r3, [r5, #0]
 800f382:	b016      	add	sp, #88	@ 0x58
 800f384:	bd70      	pop	{r4, r5, r6, pc}
 800f386:	466a      	mov	r2, sp
 800f388:	f000 f848 	bl	800f41c <_fstat_r>
 800f38c:	2800      	cmp	r0, #0
 800f38e:	dbec      	blt.n	800f36a <__swhatbuf_r+0x12>
 800f390:	9901      	ldr	r1, [sp, #4]
 800f392:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f396:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f39a:	4259      	negs	r1, r3
 800f39c:	4159      	adcs	r1, r3
 800f39e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f3a2:	e7eb      	b.n	800f37c <__swhatbuf_r+0x24>

0800f3a4 <__smakebuf_r>:
 800f3a4:	898b      	ldrh	r3, [r1, #12]
 800f3a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f3a8:	079d      	lsls	r5, r3, #30
 800f3aa:	4606      	mov	r6, r0
 800f3ac:	460c      	mov	r4, r1
 800f3ae:	d507      	bpl.n	800f3c0 <__smakebuf_r+0x1c>
 800f3b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f3b4:	6023      	str	r3, [r4, #0]
 800f3b6:	6123      	str	r3, [r4, #16]
 800f3b8:	2301      	movs	r3, #1
 800f3ba:	6163      	str	r3, [r4, #20]
 800f3bc:	b003      	add	sp, #12
 800f3be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f3c0:	ab01      	add	r3, sp, #4
 800f3c2:	466a      	mov	r2, sp
 800f3c4:	f7ff ffc8 	bl	800f358 <__swhatbuf_r>
 800f3c8:	9f00      	ldr	r7, [sp, #0]
 800f3ca:	4605      	mov	r5, r0
 800f3cc:	4639      	mov	r1, r7
 800f3ce:	4630      	mov	r0, r6
 800f3d0:	f7ff fbbc 	bl	800eb4c <_malloc_r>
 800f3d4:	b948      	cbnz	r0, 800f3ea <__smakebuf_r+0x46>
 800f3d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f3da:	059a      	lsls	r2, r3, #22
 800f3dc:	d4ee      	bmi.n	800f3bc <__smakebuf_r+0x18>
 800f3de:	f023 0303 	bic.w	r3, r3, #3
 800f3e2:	f043 0302 	orr.w	r3, r3, #2
 800f3e6:	81a3      	strh	r3, [r4, #12]
 800f3e8:	e7e2      	b.n	800f3b0 <__smakebuf_r+0xc>
 800f3ea:	89a3      	ldrh	r3, [r4, #12]
 800f3ec:	6020      	str	r0, [r4, #0]
 800f3ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3f2:	81a3      	strh	r3, [r4, #12]
 800f3f4:	9b01      	ldr	r3, [sp, #4]
 800f3f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f3fa:	b15b      	cbz	r3, 800f414 <__smakebuf_r+0x70>
 800f3fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f400:	4630      	mov	r0, r6
 800f402:	f000 f81d 	bl	800f440 <_isatty_r>
 800f406:	b128      	cbz	r0, 800f414 <__smakebuf_r+0x70>
 800f408:	89a3      	ldrh	r3, [r4, #12]
 800f40a:	f023 0303 	bic.w	r3, r3, #3
 800f40e:	f043 0301 	orr.w	r3, r3, #1
 800f412:	81a3      	strh	r3, [r4, #12]
 800f414:	89a3      	ldrh	r3, [r4, #12]
 800f416:	431d      	orrs	r5, r3
 800f418:	81a5      	strh	r5, [r4, #12]
 800f41a:	e7cf      	b.n	800f3bc <__smakebuf_r+0x18>

0800f41c <_fstat_r>:
 800f41c:	b538      	push	{r3, r4, r5, lr}
 800f41e:	4d07      	ldr	r5, [pc, #28]	@ (800f43c <_fstat_r+0x20>)
 800f420:	2300      	movs	r3, #0
 800f422:	4604      	mov	r4, r0
 800f424:	4608      	mov	r0, r1
 800f426:	4611      	mov	r1, r2
 800f428:	602b      	str	r3, [r5, #0]
 800f42a:	f7f2 fd72 	bl	8001f12 <_fstat>
 800f42e:	1c43      	adds	r3, r0, #1
 800f430:	d102      	bne.n	800f438 <_fstat_r+0x1c>
 800f432:	682b      	ldr	r3, [r5, #0]
 800f434:	b103      	cbz	r3, 800f438 <_fstat_r+0x1c>
 800f436:	6023      	str	r3, [r4, #0]
 800f438:	bd38      	pop	{r3, r4, r5, pc}
 800f43a:	bf00      	nop
 800f43c:	200019c4 	.word	0x200019c4

0800f440 <_isatty_r>:
 800f440:	b538      	push	{r3, r4, r5, lr}
 800f442:	4d06      	ldr	r5, [pc, #24]	@ (800f45c <_isatty_r+0x1c>)
 800f444:	2300      	movs	r3, #0
 800f446:	4604      	mov	r4, r0
 800f448:	4608      	mov	r0, r1
 800f44a:	602b      	str	r3, [r5, #0]
 800f44c:	f7f2 fd71 	bl	8001f32 <_isatty>
 800f450:	1c43      	adds	r3, r0, #1
 800f452:	d102      	bne.n	800f45a <_isatty_r+0x1a>
 800f454:	682b      	ldr	r3, [r5, #0]
 800f456:	b103      	cbz	r3, 800f45a <_isatty_r+0x1a>
 800f458:	6023      	str	r3, [r4, #0]
 800f45a:	bd38      	pop	{r3, r4, r5, pc}
 800f45c:	200019c4 	.word	0x200019c4

0800f460 <_sbrk_r>:
 800f460:	b538      	push	{r3, r4, r5, lr}
 800f462:	4d06      	ldr	r5, [pc, #24]	@ (800f47c <_sbrk_r+0x1c>)
 800f464:	2300      	movs	r3, #0
 800f466:	4604      	mov	r4, r0
 800f468:	4608      	mov	r0, r1
 800f46a:	602b      	str	r3, [r5, #0]
 800f46c:	f7f2 fd7a 	bl	8001f64 <_sbrk>
 800f470:	1c43      	adds	r3, r0, #1
 800f472:	d102      	bne.n	800f47a <_sbrk_r+0x1a>
 800f474:	682b      	ldr	r3, [r5, #0]
 800f476:	b103      	cbz	r3, 800f47a <_sbrk_r+0x1a>
 800f478:	6023      	str	r3, [r4, #0]
 800f47a:	bd38      	pop	{r3, r4, r5, pc}
 800f47c:	200019c4 	.word	0x200019c4

0800f480 <_init>:
 800f480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f482:	bf00      	nop
 800f484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f486:	bc08      	pop	{r3}
 800f488:	469e      	mov	lr, r3
 800f48a:	4770      	bx	lr

0800f48c <_fini>:
 800f48c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f48e:	bf00      	nop
 800f490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f492:	bc08      	pop	{r3}
 800f494:	469e      	mov	lr, r3
 800f496:	4770      	bx	lr
