0 time
1 simulate.instBuf_stall
2 simulate.fabScalar.fs1Ready
3 simulate.fabScalar.fs1Ready_l1
4 simulate.fabScalar.fs2Ready
5 simulate.fabScalar.fs2Ready_l1
6 simulate.fabScalar.decodeReady
7 simulate.fabScalar.instBufferFull
8 simulate.fabScalar.instBufferReady
9 simulate.fabScalar.instBufferReady_l1
10 simulate.fabScalar.renameReady
11 simulate.fabScalar.renameReady_l1
12 simulate.fabScalar.writebkValid0
13 simulate.fabScalar.writebkValid1
14 simulate.fabScalar.writebkValid2
15 simulate.fabScalar.writebkValid3
16 simulate.fabScalar.activeListId0[6:0]
17 simulate.fabScalar.activeListId1[6:0]
18 simulate.fabScalar.activeListId2[6:0]
19 simulate.fabScalar.activeListId3[6:0]
20 simulate.fabScalar.activeListCnt[7:0]
21 simulate.fabScalar.fs1.flush_i
22 simulate.fabScalar.fs1.stall_i
23 simulate.fabScalar.fs1.clk
24 simulate.fabScalar.fs1.reset
25 simulate.fabScalar.fs1.recoverFlag_i
26 simulate.fabScalar.fs1.recoverPC_i[31:0]
27 simulate.fabScalar.fs1.exceptionFlag_i
28 simulate.fabScalar.fs1.exceptionPC_i[31:0]
29 simulate.fabScalar.fs1.flagRecoverID_i
30 simulate.fabScalar.fs1.flagCallID_i
31 simulate.fabScalar.fs1.callPCID_i[31:0]
32 simulate.fabScalar.fs1.flagRtrID_i
33 simulate.fabScalar.fs1.targetAddrID_i[31:0]
34 simulate.fabScalar.fs1.flagRecoverEX_i
35 simulate.fabScalar.fs1.targetAddrEX_i[31:0]
36 simulate.fabScalar.fs1.updatePC_i[31:0]
37 simulate.fabScalar.fs1.updateTargetAddr_i[31:0]
38 simulate.fabScalar.fs1.updateBrType_i[1:0]
39 simulate.fabScalar.fs1.updateDir_i
40 simulate.fabScalar.fs1.updateEn_i
41 simulate.fabScalar.fs1.fs1Ready_o
42 simulate.fabScalar.fs1.instructionBundle_o[255:0]
43 simulate.fabScalar.fs1.pc_o[31:0]
44 simulate.fabScalar.fs1.addrRAS_CP_o[31:0]
45 simulate.fabScalar.fs1.btbHit0_o
46 simulate.fabScalar.fs1.targetAddr0_o[31:0]
47 simulate.fabScalar.fs1.prediction0_o
48 simulate.fabScalar.fs1.btbHit1_o
49 simulate.fabScalar.fs1.targetAddr1_o[31:0]
50 simulate.fabScalar.fs1.prediction1_o
51 simulate.fabScalar.fs1.btbHit2_o
52 simulate.fabScalar.fs1.targetAddr2_o[31:0]
53 simulate.fabScalar.fs1.prediction2_o
54 simulate.fabScalar.fs1.btbHit3_o
55 simulate.fabScalar.fs1.targetAddr3_o[31:0]
56 simulate.fabScalar.fs1.prediction3_o
57 simulate.fabScalar.fs1.wrEnable_i
58 simulate.fabScalar.fs1.wrAddr_i[31:0]
59 simulate.fabScalar.fs1.instBlock_i[255:0]
60 simulate.fabScalar.fs1.miss_o
61 simulate.fabScalar.fs1.missAddr_o[31:0]
62 simulate.fabScalar.fs1.PC[31:0]
63 simulate.fabScalar.fs1.updateBTB
64 simulate.fabScalar.fs1.updateBPB
65 simulate.fabScalar.fs1.prediction0
66 simulate.fabScalar.fs1.prediction1
67 simulate.fabScalar.fs1.prediction2
68 simulate.fabScalar.fs1.prediction3
69 simulate.fabScalar.fs1.btbHit0
70 simulate.fabScalar.fs1.btbHit1
71 simulate.fabScalar.fs1.btbHit2
72 simulate.fabScalar.fs1.btbHit3
73 simulate.fabScalar.fs1.targetAddr0[31:0]
74 simulate.fabScalar.fs1.targetAddr1[31:0]
75 simulate.fabScalar.fs1.targetAddr2[31:0]
76 simulate.fabScalar.fs1.targetAddr3[31:0]
77 simulate.fabScalar.fs1.btbhit0
78 simulate.fabScalar.fs1.btbhit1
79 simulate.fabScalar.fs1.btbhit2
80 simulate.fabScalar.fs1.btbhit3
81 simulate.fabScalar.fs1.pushras
82 simulate.fabScalar.fs1.pushaddr[31:0]
83 simulate.fabScalar.fs1.popras
84 simulate.fabScalar.fs1.addrRAS[31:0]
85 simulate.fabScalar.fs1.addrRAS_CP[31:0]
86 simulate.fabScalar.fs1.btbCtrlType0[1:0]
87 simulate.fabScalar.fs1.btbCtrlType1[1:0]
88 simulate.fabScalar.fs1.btbCtrlType2[1:0]
89 simulate.fabScalar.fs1.btbCtrlType3[1:0]
90 simulate.fabScalar.fs1.miss
91 simulate.fabScalar.fs1.targetAddrID
92 simulate.fabScalar.fs1.nextPC[31:0]
93 simulate.fabScalar.fs1.btb.PC_i[31:0]
94 simulate.fabScalar.fs1.btb.updateEn_i
95 simulate.fabScalar.fs1.btb.updatePC_i[31:0]
96 simulate.fabScalar.fs1.btb.updateTargetAddr_i[31:0]
97 simulate.fabScalar.fs1.btb.updateBrType_i[1:0]
98 simulate.fabScalar.fs1.btb.btbFlush_i
99 simulate.fabScalar.fs1.btb.stall_i
100 simulate.fabScalar.fs1.btb.clk
101 simulate.fabScalar.fs1.btb.reset
102 simulate.fabScalar.fs1.btb.btbHit0_o
103 simulate.fabScalar.fs1.btb.targetAddr0_o[31:0]
104 simulate.fabScalar.fs1.btb.ctrlType0_o[1:0]
105 simulate.fabScalar.fs1.btb.btbHit1_o
106 simulate.fabScalar.fs1.btb.targetAddr1_o[31:0]
107 simulate.fabScalar.fs1.btb.ctrlType1_o[1:0]
108 simulate.fabScalar.fs1.btb.btbHit2_o
109 simulate.fabScalar.fs1.btb.targetAddr2_o[31:0]
110 simulate.fabScalar.fs1.btb.ctrlType2_o[1:0]
111 simulate.fabScalar.fs1.btb.btbHit3_o
112 simulate.fabScalar.fs1.btb.targetAddr3_o[31:0]
113 simulate.fabScalar.fs1.btb.ctrlType3_o[1:0]
114 simulate.fabScalar.fs1.btb.i
115 simulate.fabScalar.fs1.btb.pc0[31:0]
116 simulate.fabScalar.fs1.btb.pc1[31:0]
117 simulate.fabScalar.fs1.btb.pc2[31:0]
118 simulate.fabScalar.fs1.btb.pc3[31:0]
119 simulate.fabScalar.fs1.btb.ram_pc0[31:0]
120 simulate.fabScalar.fs1.btb.ram_pc1[31:0]
121 simulate.fabScalar.fs1.btb.ram_pc2[31:0]
122 simulate.fabScalar.fs1.btb.ram_pc3[31:0]
123 simulate.fabScalar.fs1.btb.pctag0[16:0]
124 simulate.fabScalar.fs1.btb.pctag1[16:0]
125 simulate.fabScalar.fs1.btb.pctag2[16:0]
126 simulate.fabScalar.fs1.btb.pctag3[16:0]
127 simulate.fabScalar.fs1.btb.btbaddr0[9:0]
128 simulate.fabScalar.fs1.btb.btbaddr1[9:0]
129 simulate.fabScalar.fs1.btb.btbaddr2[9:0]
130 simulate.fabScalar.fs1.btb.btbaddr3[9:0]
131 simulate.fabScalar.fs1.btb.ram_btbtag0[16:0]
132 simulate.fabScalar.fs1.btb.ram_btbtag1[16:0]
133 simulate.fabScalar.fs1.btb.ram_btbtag2[16:0]
134 simulate.fabScalar.fs1.btb.ram_btbtag3[16:0]
135 simulate.fabScalar.fs1.btb.ram_btbdata0[34:0]
136 simulate.fabScalar.fs1.btb.ram_btbdata1[34:0]
137 simulate.fabScalar.fs1.btb.ram_btbdata2[34:0]
138 simulate.fabScalar.fs1.btb.ram_btbdata3[34:0]
139 simulate.fabScalar.fs1.btb.btbtag0[16:0]
140 simulate.fabScalar.fs1.btb.btbtag1[16:0]
141 simulate.fabScalar.fs1.btb.btbtag2[16:0]
142 simulate.fabScalar.fs1.btb.btbtag3[16:0]
143 simulate.fabScalar.fs1.btb.btbdata0[34:0]
144 simulate.fabScalar.fs1.btb.btbdata1[34:0]
145 simulate.fabScalar.fs1.btb.btbdata2[34:0]
146 simulate.fabScalar.fs1.btb.btbdata3[34:0]
147 simulate.fabScalar.fs1.btb.pctagupdate[16:0]
148 simulate.fabScalar.fs1.btb.btbaddrupdate[9:0]
149 simulate.fabScalar.fs1.btb.we[3]
150 simulate.fabScalar.fs1.btb.we[2]
151 simulate.fabScalar.fs1.btb.we[1]
152 simulate.fabScalar.fs1.btb.we[0]
153 simulate.fabScalar.fs1.btb.btbHit0Btb
154 simulate.fabScalar.fs1.btb.targetAddr0Btb[31:0]
155 simulate.fabScalar.fs1.btb.brType0Btb[1:0]
156 simulate.fabScalar.fs1.btb.btbHit1Btb
157 simulate.fabScalar.fs1.btb.targetAddr1Btb[31:0]
158 simulate.fabScalar.fs1.btb.brType1Btb[1:0]
159 simulate.fabScalar.fs1.btb.btbHit2Btb
160 simulate.fabScalar.fs1.btb.targetAddr2Btb[31:0]
161 simulate.fabScalar.fs1.btb.brType2Btb[1:0]
162 simulate.fabScalar.fs1.btb.btbHit3Btb
163 simulate.fabScalar.fs1.btb.targetAddr3Btb[31:0]
164 simulate.fabScalar.fs1.btb.brType3Btb[1:0]
165 simulate.fabScalar.fs1.btb.btbTag0.SRAM_DEPTH
166 simulate.fabScalar.fs1.btb.btbTag0.SRAM_INDEX
167 simulate.fabScalar.fs1.btb.btbTag0.SRAM_WIDTH
168 simulate.fabScalar.fs1.btb.btbTag0.addr0_i[9:0]
169 simulate.fabScalar.fs1.btb.btbTag0.addrWr_i[9:0]
170 simulate.fabScalar.fs1.btb.btbTag0.we_i
171 simulate.fabScalar.fs1.btb.btbTag0.clk
172 simulate.fabScalar.fs1.btb.btbTag0.reset
173 simulate.fabScalar.fs1.btb.btbTag0.data_i[16:0]
174 simulate.fabScalar.fs1.btb.btbTag0.data0_o[16:0]
175 simulate.fabScalar.fs1.btb.btbTag0.i
176 simulate.fabScalar.fs1.btb.btbTag1.SRAM_DEPTH
177 simulate.fabScalar.fs1.btb.btbTag1.SRAM_INDEX
178 simulate.fabScalar.fs1.btb.btbTag1.SRAM_WIDTH
179 simulate.fabScalar.fs1.btb.btbTag1.addr0_i[9:0]
180 simulate.fabScalar.fs1.btb.btbTag1.addrWr_i[9:0]
181 simulate.fabScalar.fs1.btb.btbTag1.we_i
182 simulate.fabScalar.fs1.btb.btbTag1.clk
183 simulate.fabScalar.fs1.btb.btbTag1.reset
184 simulate.fabScalar.fs1.btb.btbTag1.data_i[16:0]
185 simulate.fabScalar.fs1.btb.btbTag1.data0_o[16:0]
186 simulate.fabScalar.fs1.btb.btbTag1.i
187 simulate.fabScalar.fs1.btb.btbTag2.SRAM_DEPTH
188 simulate.fabScalar.fs1.btb.btbTag2.SRAM_INDEX
189 simulate.fabScalar.fs1.btb.btbTag2.SRAM_WIDTH
190 simulate.fabScalar.fs1.btb.btbTag2.addr0_i[9:0]
191 simulate.fabScalar.fs1.btb.btbTag2.addrWr_i[9:0]
192 simulate.fabScalar.fs1.btb.btbTag2.we_i
193 simulate.fabScalar.fs1.btb.btbTag2.clk
194 simulate.fabScalar.fs1.btb.btbTag2.reset
195 simulate.fabScalar.fs1.btb.btbTag2.data_i[16:0]
196 simulate.fabScalar.fs1.btb.btbTag2.data0_o[16:0]
197 simulate.fabScalar.fs1.btb.btbTag2.i
198 simulate.fabScalar.fs1.btb.btbTag3.SRAM_DEPTH
199 simulate.fabScalar.fs1.btb.btbTag3.SRAM_INDEX
200 simulate.fabScalar.fs1.btb.btbTag3.SRAM_WIDTH
201 simulate.fabScalar.fs1.btb.btbTag3.addr0_i[9:0]
202 simulate.fabScalar.fs1.btb.btbTag3.addrWr_i[9:0]
203 simulate.fabScalar.fs1.btb.btbTag3.we_i
204 simulate.fabScalar.fs1.btb.btbTag3.clk
205 simulate.fabScalar.fs1.btb.btbTag3.reset
206 simulate.fabScalar.fs1.btb.btbTag3.data_i[16:0]
207 simulate.fabScalar.fs1.btb.btbTag3.data0_o[16:0]
208 simulate.fabScalar.fs1.btb.btbTag3.i
209 simulate.fabScalar.fs1.btb.btbData0.SRAM_DEPTH
210 simulate.fabScalar.fs1.btb.btbData0.SRAM_INDEX
211 simulate.fabScalar.fs1.btb.btbData0.SRAM_WIDTH
212 simulate.fabScalar.fs1.btb.btbData0.addr0_i[9:0]
213 simulate.fabScalar.fs1.btb.btbData0.addrWr_i[9:0]
214 simulate.fabScalar.fs1.btb.btbData0.we_i
215 simulate.fabScalar.fs1.btb.btbData0.clk
216 simulate.fabScalar.fs1.btb.btbData0.reset
217 simulate.fabScalar.fs1.btb.btbData0.data_i[34:0]
218 simulate.fabScalar.fs1.btb.btbData0.data0_o[34:0]
219 simulate.fabScalar.fs1.btb.btbData0.i
220 simulate.fabScalar.fs1.btb.btbData1.SRAM_DEPTH
221 simulate.fabScalar.fs1.btb.btbData1.SRAM_INDEX
222 simulate.fabScalar.fs1.btb.btbData1.SRAM_WIDTH
223 simulate.fabScalar.fs1.btb.btbData1.addr0_i[9:0]
224 simulate.fabScalar.fs1.btb.btbData1.addrWr_i[9:0]
225 simulate.fabScalar.fs1.btb.btbData1.we_i
226 simulate.fabScalar.fs1.btb.btbData1.clk
227 simulate.fabScalar.fs1.btb.btbData1.reset
228 simulate.fabScalar.fs1.btb.btbData1.data_i[34:0]
229 simulate.fabScalar.fs1.btb.btbData1.data0_o[34:0]
230 simulate.fabScalar.fs1.btb.btbData1.i
231 simulate.fabScalar.fs1.btb.btbData2.SRAM_DEPTH
232 simulate.fabScalar.fs1.btb.btbData2.SRAM_INDEX
233 simulate.fabScalar.fs1.btb.btbData2.SRAM_WIDTH
234 simulate.fabScalar.fs1.btb.btbData2.addr0_i[9:0]
235 simulate.fabScalar.fs1.btb.btbData2.addrWr_i[9:0]
236 simulate.fabScalar.fs1.btb.btbData2.we_i
237 simulate.fabScalar.fs1.btb.btbData2.clk
238 simulate.fabScalar.fs1.btb.btbData2.reset
239 simulate.fabScalar.fs1.btb.btbData2.data_i[34:0]
240 simulate.fabScalar.fs1.btb.btbData2.data0_o[34:0]
241 simulate.fabScalar.fs1.btb.btbData2.i
242 simulate.fabScalar.fs1.btb.btbData3.SRAM_DEPTH
243 simulate.fabScalar.fs1.btb.btbData3.SRAM_INDEX
244 simulate.fabScalar.fs1.btb.btbData3.SRAM_WIDTH
245 simulate.fabScalar.fs1.btb.btbData3.addr0_i[9:0]
246 simulate.fabScalar.fs1.btb.btbData3.addrWr_i[9:0]
247 simulate.fabScalar.fs1.btb.btbData3.we_i
248 simulate.fabScalar.fs1.btb.btbData3.clk
249 simulate.fabScalar.fs1.btb.btbData3.reset
250 simulate.fabScalar.fs1.btb.btbData3.data_i[34:0]
251 simulate.fabScalar.fs1.btb.btbData3.data0_o[34:0]
252 simulate.fabScalar.fs1.btb.btbData3.i
253 simulate.fabScalar.fs1.bp.pc_i[31:0]
254 simulate.fabScalar.fs1.bp.updatePC_i[31:0]
255 simulate.fabScalar.fs1.bp.updateDir_i
256 simulate.fabScalar.fs1.bp.updateEn_i
257 simulate.fabScalar.fs1.bp.stall_i
258 simulate.fabScalar.fs1.bp.bpFlush_i
259 simulate.fabScalar.fs1.bp.clk
260 simulate.fabScalar.fs1.bp.reset
261 simulate.fabScalar.fs1.bp.prediction0_o
262 simulate.fabScalar.fs1.bp.prediction1_o
263 simulate.fabScalar.fs1.bp.prediction2_o
264 simulate.fabScalar.fs1.bp.prediction3_o
265 simulate.fabScalar.fs1.bp.addr[15:0]
266 simulate.fabScalar.fs1.bp.rd_index[12:0]
267 simulate.fabScalar.fs1.bp.select_bank
268 simulate.fabScalar.fs1.bp.select_pred[1:0]
269 simulate.fabScalar.fs1.bp.rd_index_even[12:0]
270 simulate.fabScalar.fs1.bp.rd_index_odd[12:0]
271 simulate.fabScalar.fs1.bp.rd_data_even[7:0]
272 simulate.fabScalar.fs1.bp.rd_data_odd[7:0]
273 simulate.fabScalar.fs1.bp.rd_data_first[7:0]
274 simulate.fabScalar.fs1.bp.rd_data_second[7:0]
275 simulate.fabScalar.fs1.bp.cntValue0[1:0]
276 simulate.fabScalar.fs1.bp.cntValue1[1:0]
277 simulate.fabScalar.fs1.bp.cntValue2[1:0]
278 simulate.fabScalar.fs1.bp.cntValue3[1:0]
279 simulate.fabScalar.fs1.bp.addr_upd[15:0]
280 simulate.fabScalar.fs1.bp.rd_index_upd[14:0]
281 simulate.fabScalar.fs1.bp.select_bank_upd
282 simulate.fabScalar.fs1.bp.rd_en_odd
283 simulate.fabScalar.fs1.bp.rd_en_even
284 simulate.fabScalar.fs1.bp.rd_upd_even[1:0]
285 simulate.fabScalar.fs1.bp.rd_upd_odd[1:0]
286 simulate.fabScalar.fs1.bp.rd_upd[1:0]
287 simulate.fabScalar.fs1.bp.wr_en
288 simulate.fabScalar.fs1.bp.wr_index[15:0]
289 simulate.fabScalar.fs1.bp.wr_counter[1:0]
290 simulate.fabScalar.fs1.bp.wr_dir
291 simulate.fabScalar.fs1.bp.wr_index_upd[14:0]
292 simulate.fabScalar.fs1.bp.wr_select_bank
293 simulate.fabScalar.fs1.bp.wr_data[1:0]
294 simulate.fabScalar.fs1.bp.wr_en_odd
295 simulate.fabScalar.fs1.bp.wr_en_even
296 simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_DEPTH
297 simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_INDEX
298 simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_WIDTH
299 simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_FETCH_BANDWIDTH
300 simulate.fabScalar.fs1.bp.CounterTable_even.SRAM_FETCH_BANDWIDTH_LOG
301 simulate.fabScalar.fs1.bp.CounterTable_even.re0_i
302 simulate.fabScalar.fs1.bp.CounterTable_even.addr0_i[12:0]
303 simulate.fabScalar.fs1.bp.CounterTable_even.re1_i
304 simulate.fabScalar.fs1.bp.CounterTable_even.addr1_i[14:0]
305 simulate.fabScalar.fs1.bp.CounterTable_even.addrWr_i[14:0]
306 simulate.fabScalar.fs1.bp.CounterTable_even.we_i
307 simulate.fabScalar.fs1.bp.CounterTable_even.clk
308 simulate.fabScalar.fs1.bp.CounterTable_even.reset
309 simulate.fabScalar.fs1.bp.CounterTable_even.data_i[1:0]
310 simulate.fabScalar.fs1.bp.CounterTable_even.data0_o[7:0]
311 simulate.fabScalar.fs1.bp.CounterTable_even.data1_o[1:0]
312 simulate.fabScalar.fs1.bp.CounterTable_even.full_addr0[14:0]
313 simulate.fabScalar.fs1.bp.CounterTable_even.data0[7:0]
314 simulate.fabScalar.fs1.bp.CounterTable_even.i
315 simulate.fabScalar.fs1.bp.CounterTable_even.j
316 simulate.fabScalar.fs1.bp.CounterTable_even.k
317 simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_DEPTH
318 simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_INDEX
319 simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_WIDTH
320 simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_FETCH_BANDWIDTH
321 simulate.fabScalar.fs1.bp.CounterTable_odd.SRAM_FETCH_BANDWIDTH_LOG
322 simulate.fabScalar.fs1.bp.CounterTable_odd.re0_i
323 simulate.fabScalar.fs1.bp.CounterTable_odd.addr0_i[12:0]
324 simulate.fabScalar.fs1.bp.CounterTable_odd.re1_i
325 simulate.fabScalar.fs1.bp.CounterTable_odd.addr1_i[14:0]
326 simulate.fabScalar.fs1.bp.CounterTable_odd.addrWr_i[14:0]
327 simulate.fabScalar.fs1.bp.CounterTable_odd.we_i
328 simulate.fabScalar.fs1.bp.CounterTable_odd.clk
329 simulate.fabScalar.fs1.bp.CounterTable_odd.reset
330 simulate.fabScalar.fs1.bp.CounterTable_odd.data_i[1:0]
331 simulate.fabScalar.fs1.bp.CounterTable_odd.data0_o[7:0]
332 simulate.fabScalar.fs1.bp.CounterTable_odd.data1_o[1:0]
333 simulate.fabScalar.fs1.bp.CounterTable_odd.full_addr0[14:0]
334 simulate.fabScalar.fs1.bp.CounterTable_odd.data0[7:0]
335 simulate.fabScalar.fs1.bp.CounterTable_odd.i
336 simulate.fabScalar.fs1.bp.CounterTable_odd.j
337 simulate.fabScalar.fs1.bp.CounterTable_odd.k
338 simulate.fabScalar.fs1.ras.clk
339 simulate.fabScalar.fs1.ras.reset
340 simulate.fabScalar.fs1.ras.stall_i
341 simulate.fabScalar.fs1.ras.flushRas_i
342 simulate.fabScalar.fs1.ras.pc_i[31:0]
343 simulate.fabScalar.fs1.ras.flagRecoverID_i
344 simulate.fabScalar.fs1.ras.flagCallID_i
345 simulate.fabScalar.fs1.ras.callPCID_i[31:0]
346 simulate.fabScalar.fs1.ras.flagRtrID_i
347 simulate.fabScalar.fs1.ras.flagRecoverEX_i
348 simulate.fabScalar.fs1.ras.pop_i
349 simulate.fabScalar.fs1.ras.push_i
350 simulate.fabScalar.fs1.ras.pushAddr_i[31:0]
351 simulate.fabScalar.fs1.ras.addrRAS_o[31:0]
352 simulate.fabScalar.fs1.ras.addrRAS_CP_o[31:0]
353 simulate.fabScalar.fs1.ras.stack[31][31:0]
354 simulate.fabScalar.fs1.ras.stack[30][31:0]
355 simulate.fabScalar.fs1.ras.stack[29][31:0]
356 simulate.fabScalar.fs1.ras.stack[28][31:0]
357 simulate.fabScalar.fs1.ras.stack[27][31:0]
358 simulate.fabScalar.fs1.ras.stack[26][31:0]
359 simulate.fabScalar.fs1.ras.stack[25][31:0]
360 simulate.fabScalar.fs1.ras.stack[24][31:0]
361 simulate.fabScalar.fs1.ras.stack[23][31:0]
362 simulate.fabScalar.fs1.ras.stack[22][31:0]
363 simulate.fabScalar.fs1.ras.stack[21][31:0]
364 simulate.fabScalar.fs1.ras.stack[20][31:0]
365 simulate.fabScalar.fs1.ras.stack[19][31:0]
366 simulate.fabScalar.fs1.ras.stack[18][31:0]
367 simulate.fabScalar.fs1.ras.stack[17][31:0]
368 simulate.fabScalar.fs1.ras.stack[16][31:0]
369 simulate.fabScalar.fs1.ras.stack[15][31:0]
370 simulate.fabScalar.fs1.ras.stack[14][31:0]
371 simulate.fabScalar.fs1.ras.stack[13][31:0]
372 simulate.fabScalar.fs1.ras.stack[12][31:0]
373 simulate.fabScalar.fs1.ras.stack[11][31:0]
374 simulate.fabScalar.fs1.ras.stack[10][31:0]
375 simulate.fabScalar.fs1.ras.stack[9][31:0]
376 simulate.fabScalar.fs1.ras.stack[8][31:0]
377 simulate.fabScalar.fs1.ras.stack[7][31:0]
378 simulate.fabScalar.fs1.ras.stack[6][31:0]
379 simulate.fabScalar.fs1.ras.stack[5][31:0]
380 simulate.fabScalar.fs1.ras.stack[4][31:0]
381 simulate.fabScalar.fs1.ras.stack[3][31:0]
382 simulate.fabScalar.fs1.ras.stack[2][31:0]
383 simulate.fabScalar.fs1.ras.stack[1][31:0]
384 simulate.fabScalar.fs1.ras.stack[0][31:0]
385 simulate.fabScalar.fs1.ras.tos[4:0]
386 simulate.fabScalar.fs1.ras.tos_CP[4:0]
387 simulate.fabScalar.fs1.ras.push
388 simulate.fabScalar.fs1.ras.pop
389 simulate.fabScalar.fs1.ras.tos_n[4:0]
390 simulate.fabScalar.fs1.ras.tos_c[4:0]
391 simulate.fabScalar.fs1.ras.UPDATE_RAS.i
392 simulate.fabScalar.fs1.l1icache.clk
393 simulate.fabScalar.fs1.l1icache.reset
394 simulate.fabScalar.fs1.l1icache.addr_i[31:0]
395 simulate.fabScalar.fs1.l1icache.rdEnable_i
396 simulate.fabScalar.fs1.l1icache.wrEnabale_i
397 simulate.fabScalar.fs1.l1icache.wrAddr_i[31:0]
398 simulate.fabScalar.fs1.l1icache.instBlock_i[255:0]
399 simulate.fabScalar.fs1.l1icache.instBundle_o[255:0]
400 simulate.fabScalar.fs1.l1icache.miss_o
401 simulate.fabScalar.fs1.l1icache.missAddr_o[31:0]
402 simulate.fabScalar.fs1.l1icache.opcode0[31:0]
403 simulate.fabScalar.fs1.l1icache.operand0[31:0]
404 simulate.fabScalar.fs1.l1icache.addr0[31:0]
405 simulate.fabScalar.fs1.l1icache.addr0_p[31:0]
406 simulate.fabScalar.fs1.l1icache.opcode1[31:0]
407 simulate.fabScalar.fs1.l1icache.operand1[31:0]
408 simulate.fabScalar.fs1.l1icache.addr1[31:0]
409 simulate.fabScalar.fs1.l1icache.addr1_p[31:0]
410 simulate.fabScalar.fs1.l1icache.opcode2[31:0]
411 simulate.fabScalar.fs1.l1icache.operand2[31:0]
412 simulate.fabScalar.fs1.l1icache.addr2[31:0]
413 simulate.fabScalar.fs1.l1icache.addr2_p[31:0]
414 simulate.fabScalar.fs1.l1icache.opcode3[31:0]
415 simulate.fabScalar.fs1.l1icache.operand3[31:0]
416 simulate.fabScalar.fs1.l1icache.addr3[31:0]
417 simulate.fabScalar.fs1.l1icache.addr3_p[31:0]
418 simulate.fabScalar.fs1.NEXT_PC.pcPlus1[31:0]
419 simulate.fabScalar.fs1.NEXT_PC.check0Branch
420 simulate.fabScalar.fs1.NEXT_PC.check1Branch
421 simulate.fabScalar.fs1.NEXT_PC.check2Branch
422 simulate.fabScalar.fs1.NEXT_PC.check3Branch
423 simulate.fabScalar.fs1fs2.clk
424 simulate.fabScalar.fs1fs2.btbHit0_i
425 simulate.fabScalar.fs1fs2.targetAddr0_i[31:0]
426 simulate.fabScalar.fs1fs2.prediction0_i
427 simulate.fabScalar.fs1fs2.btbHit0_o
428 simulate.fabScalar.fs1fs2.targetAddr0_o[31:0]
429 simulate.fabScalar.fs1fs2.prediction0_o
430 simulate.fabScalar.fs1fs2.btbHit1_i
431 simulate.fabScalar.fs1fs2.targetAddr1_i[31:0]
432 simulate.fabScalar.fs1fs2.prediction1_i
433 simulate.fabScalar.fs1fs2.btbHit1_o
434 simulate.fabScalar.fs1fs2.targetAddr1_o[31:0]
435 simulate.fabScalar.fs1fs2.prediction1_o
436 simulate.fabScalar.fs1fs2.btbHit2_i
437 simulate.fabScalar.fs1fs2.targetAddr2_i[31:0]
438 simulate.fabScalar.fs1fs2.prediction2_i
439 simulate.fabScalar.fs1fs2.btbHit2_o
440 simulate.fabScalar.fs1fs2.targetAddr2_o[31:0]
441 simulate.fabScalar.fs1fs2.prediction2_o
442 simulate.fabScalar.fs1fs2.btbHit3_i
443 simulate.fabScalar.fs1fs2.targetAddr3_i[31:0]
444 simulate.fabScalar.fs1fs2.prediction3_i
445 simulate.fabScalar.fs1fs2.btbHit3_o
446 simulate.fabScalar.fs1fs2.targetAddr3_o[31:0]
447 simulate.fabScalar.fs1fs2.prediction3_o
448 simulate.fabScalar.fs1fs2.reset
449 simulate.fabScalar.fs1fs2.flush_i
450 simulate.fabScalar.fs1fs2.stall_i
451 simulate.fabScalar.fs1fs2.fs1Ready_i
452 simulate.fabScalar.fs1fs2.pc_i[31:0]
453 simulate.fabScalar.fs1fs2.instructionBundle_i[255:0]
454 simulate.fabScalar.fs1fs2.pc_o[31:0]
455 simulate.fabScalar.fs1fs2.instructionBundle_o[255:0]
456 simulate.fabScalar.fs1fs2.fs1Ready_o
457 simulate.fabScalar.fs2.btbHit0_i
458 simulate.fabScalar.fs2.targetAddr0_i[31:0]
459 simulate.fabScalar.fs2.prediction0_i
460 simulate.fabScalar.fs2.instruction0Valid_o
461 simulate.fabScalar.fs2.btbHit1_i
462 simulate.fabScalar.fs2.targetAddr1_i[31:0]
463 simulate.fabScalar.fs2.prediction1_i
464 simulate.fabScalar.fs2.instruction1Valid_o
465 simulate.fabScalar.fs2.btbHit2_i
466 simulate.fabScalar.fs2.targetAddr2_i[31:0]
467 simulate.fabScalar.fs2.prediction2_i
468 simulate.fabScalar.fs2.instruction2Valid_o
469 simulate.fabScalar.fs2.btbHit3_i
470 simulate.fabScalar.fs2.targetAddr3_i[31:0]
471 simulate.fabScalar.fs2.prediction3_i
472 simulate.fabScalar.fs2.instruction3Valid_o
473 simulate.fabScalar.fs2.clk
474 simulate.fabScalar.fs2.reset
475 simulate.fabScalar.fs2.recoverFlag_i
476 simulate.fabScalar.fs2.stall_i
477 simulate.fabScalar.fs2.flush_i
478 simulate.fabScalar.fs2.fs1Ready_i
479 simulate.fabScalar.fs2.pc_i[31:0]
480 simulate.fabScalar.fs2.instructionBundle_i[255:0]
481 simulate.fabScalar.fs2.addrRAS_CP_i[31:0]
482 simulate.fabScalar.fs2.ctiQueueIndex_i[3:0]
483 simulate.fabScalar.fs2.targetAddr_i[31:0]
484 simulate.fabScalar.fs2.branchOutcome_i
485 simulate.fabScalar.fs2.flagRecoverEX_i
486 simulate.fabScalar.fs2.ctrlVerified_i
487 simulate.fabScalar.fs2.commitCti_i[3:0]
488 simulate.fabScalar.fs2.flagRecoverID_o
489 simulate.fabScalar.fs2.targetAddrID_o[31:0]
490 simulate.fabScalar.fs2.flagRtrID_o
491 simulate.fabScalar.fs2.flagCallID_o
492 simulate.fabScalar.fs2.callPCID_o[31:0]
493 simulate.fabScalar.fs2.updatePC_o[31:0]
494 simulate.fabScalar.fs2.updateTargetAddr_o[31:0]
495 simulate.fabScalar.fs2.updateCtrlType_o[1:0]
496 simulate.fabScalar.fs2.updateDir_o
497 simulate.fabScalar.fs2.updateEn_o
498 simulate.fabScalar.fs2.fs2Ready_o
499 simulate.fabScalar.fs2.ctiQueueFull_o
500 simulate.fabScalar.fs2.flagRecover
501 simulate.fabScalar.fs2.flagRtr
502 simulate.fabScalar.fs2.flagCall
503 simulate.fabScalar.fs2.targetAddr[31:0]
504 simulate.fabScalar.fs2.callPC[31:0]
505 simulate.fabScalar.fs2.ctiQueueFull
506 simulate.fabScalar.fs2.pc0[31:0]
507 simulate.fabScalar.fs2.instruction0[63:0]
508 simulate.fabScalar.fs2.opcode0[31:0]
509 simulate.fabScalar.fs2.ctrlType0[1:0]
510 simulate.fabScalar.fs2.targetAddr0[31:0]
511 simulate.fabScalar.fs2.isInst0Ctrl
512 simulate.fabScalar.fs2.isInst0Rtr
513 simulate.fabScalar.fs2.targetAddr0_f[31:0]
514 simulate.fabScalar.fs2.ctiqTag0[3:0]
515 simulate.fabScalar.fs2.pc1[31:0]
516 simulate.fabScalar.fs2.instruction1[63:0]
517 simulate.fabScalar.fs2.opcode1[31:0]
518 simulate.fabScalar.fs2.ctrlType1[1:0]
519 simulate.fabScalar.fs2.targetAddr1[31:0]
520 simulate.fabScalar.fs2.isInst1Ctrl
521 simulate.fabScalar.fs2.isInst1Rtr
522 simulate.fabScalar.fs2.targetAddr1_f[31:0]
523 simulate.fabScalar.fs2.ctiqTag1[3:0]
524 simulate.fabScalar.fs2.pc2[31:0]
525 simulate.fabScalar.fs2.instruction2[63:0]
526 simulate.fabScalar.fs2.opcode2[31:0]
527 simulate.fabScalar.fs2.ctrlType2[1:0]
528 simulate.fabScalar.fs2.targetAddr2[31:0]
529 simulate.fabScalar.fs2.isInst2Ctrl
530 simulate.fabScalar.fs2.isInst2Rtr
531 simulate.fabScalar.fs2.targetAddr2_f[31:0]
532 simulate.fabScalar.fs2.ctiqTag2[3:0]
533 simulate.fabScalar.fs2.pc3[31:0]
534 simulate.fabScalar.fs2.instruction3[63:0]
535 simulate.fabScalar.fs2.opcode3[31:0]
536 simulate.fabScalar.fs2.ctrlType3[1:0]
537 simulate.fabScalar.fs2.targetAddr3[31:0]
538 simulate.fabScalar.fs2.isInst3Ctrl
539 simulate.fabScalar.fs2.isInst3Rtr
540 simulate.fabScalar.fs2.targetAddr3_f[31:0]
541 simulate.fabScalar.fs2.ctiqTag3[3:0]
542 simulate.fabScalar.fs2.ctiQueue.inst0CtrlType_i[1:0]
543 simulate.fabScalar.fs2.ctiQueue.pc0_i[31:0]
544 simulate.fabScalar.fs2.ctiQueue.ctiqTag0_o[3:0]
545 simulate.fabScalar.fs2.ctiQueue.inst1CtrlType_i[1:0]
546 simulate.fabScalar.fs2.ctiQueue.pc1_i[31:0]
547 simulate.fabScalar.fs2.ctiQueue.ctiqTag1_o[3:0]
548 simulate.fabScalar.fs2.ctiQueue.inst2CtrlType_i[1:0]
549 simulate.fabScalar.fs2.ctiQueue.pc2_i[31:0]
550 simulate.fabScalar.fs2.ctiQueue.ctiqTag2_o[3:0]
551 simulate.fabScalar.fs2.ctiQueue.inst3CtrlType_i[1:0]
552 simulate.fabScalar.fs2.ctiQueue.pc3_i[31:0]
553 simulate.fabScalar.fs2.ctiQueue.ctiqTag3_o[3:0]
554 simulate.fabScalar.fs2.ctiQueue.clk
555 simulate.fabScalar.fs2.ctiQueue.reset
556 simulate.fabScalar.fs2.ctiQueue.recoverFlag_i
557 simulate.fabScalar.fs2.ctiQueue.stall_i
558 simulate.fabScalar.fs2.ctiQueue.fs1Ready_i
559 simulate.fabScalar.fs2.ctiQueue.ctiQueueIndex_i[3:0]
560 simulate.fabScalar.fs2.ctiQueue.targetAddr_i[31:0]
561 simulate.fabScalar.fs2.ctiQueue.branchOutcome_i
562 simulate.fabScalar.fs2.ctiQueue.flagRecoverEX_i
563 simulate.fabScalar.fs2.ctiQueue.ctrlVerified_i
564 simulate.fabScalar.fs2.ctiQueue.commitCti_i[3:0]
565 simulate.fabScalar.fs2.ctiQueue.updateEn_o
566 simulate.fabScalar.fs2.ctiQueue.updateDir_o
567 simulate.fabScalar.fs2.ctiQueue.updatePC_o[31:0]
568 simulate.fabScalar.fs2.ctiQueue.updateTarAddr_o[31:0]
569 simulate.fabScalar.fs2.ctiQueue.updateCtrlType_o[1:0]
570 simulate.fabScalar.fs2.ctiQueue.ctiQueueFull_o
571 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[15][33:0]
572 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[14][33:0]
573 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[13][33:0]
574 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[12][33:0]
575 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[11][33:0]
576 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[10][33:0]
577 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[9][33:0]
578 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[8][33:0]
579 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[7][33:0]
580 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[6][33:0]
581 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[5][33:0]
582 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[4][33:0]
583 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[3][33:0]
584 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[2][33:0]
585 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[1][33:0]
586 simulate.fabScalar.fs2.ctiQueue.ctiqInfo0[0][33:0]
587 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[15][32:0]
588 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[14][32:0]
589 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[13][32:0]
590 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[12][32:0]
591 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[11][32:0]
592 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[10][32:0]
593 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[9][32:0]
594 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[8][32:0]
595 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[7][32:0]
596 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[6][32:0]
597 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[5][32:0]
598 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[4][32:0]
599 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[3][32:0]
600 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[2][32:0]
601 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[1][32:0]
602 simulate.fabScalar.fs2.ctiQueue.ctiqInfo1[0][32:0]
603 simulate.fabScalar.fs2.ctiQueue.ctiqCommitted[15:0]
604 simulate.fabScalar.fs2.ctiQueue.headPtr[3:0]
605 simulate.fabScalar.fs2.ctiQueue.tailPtr[3:0]
606 simulate.fabScalar.fs2.ctiQueue.commitPtr[3:0]
607 simulate.fabScalar.fs2.ctiQueue.ctrlCount[4:0]
608 simulate.fabScalar.fs2.ctiQueue.updateEn
609 simulate.fabScalar.fs2.ctiQueue.updateDir
610 simulate.fabScalar.fs2.ctiQueue.updatePC[31:0]
611 simulate.fabScalar.fs2.ctiQueue.updateTarAddr[31:0]
612 simulate.fabScalar.fs2.ctiQueue.updateCtrlType[1:0]
613 simulate.fabScalar.fs2.ctiQueue.ctiQueueFull
614 simulate.fabScalar.fs2.ctiQueue.ctrlcount_fetchb[2:0]
615 simulate.fabScalar.fs2.ctiQueue.ctrlcount_mispre[4:0]
616 simulate.fabScalar.fs2.ctiQueue.tailPtr_mispre[3:0]
617 simulate.fabScalar.fs2.ctiQueue.commitCnt[3:0]
618 simulate.fabScalar.fs2.ctiQueue.ctrlcount_f0[4:0]
619 simulate.fabScalar.fs2.ctiQueue.ctrlcount_f1[4:0]
620 simulate.fabScalar.fs2.ctiQueue.ctrlcount_f2[4:0]
621 simulate.fabScalar.fs2.ctiQueue.ctiq0Tag[3:0]
622 simulate.fabScalar.fs2.ctiQueue.ctiq1Tag[3:0]
623 simulate.fabScalar.fs2.ctiQueue.ctiq2Tag[3:0]
624 simulate.fabScalar.fs2.ctiQueue.ctiq3Tag[3:0]
625 simulate.fabScalar.fs2.ctiQueue.commitPtr_t0[3:0]
626 simulate.fabScalar.fs2.ctiQueue.commitPtr_t1[3:0]
627 simulate.fabScalar.fs2.ctiQueue.commitPtr_t2[3:0]
628 simulate.fabScalar.fs2.ctiQueue.commitPtr_t3[3:0]
629 simulate.fabScalar.fs2.ctiQueue.tailPtr_t1[3:0]
630 simulate.fabScalar.fs2.ctiQueue.tailPtr_t2[3:0]
631 simulate.fabScalar.fs2.ctiQueue.tailPtr_t3[3:0]
632 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.isWrap
633 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.diff1[3:0]
634 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.diff2[3:0]
635 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.cnt[3:0]
636 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.tailPtr_t[3:0]
637 simulate.fabScalar.fs2.ctiQueue.COUNT_CTRL.headPtr_t[3:0]
638 simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag0[3:0]
639 simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag1[3:0]
640 simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag2[3:0]
641 simulate.fabScalar.fs2.ctiQueue.TAG_ASSIGN.tag3[3:0]
642 simulate.fabScalar.fs2.ctiQueue.WRITE_CTIQ.i
643 simulate.fabScalar.fs2.preDecode0.pc_i[31:0]
644 simulate.fabScalar.fs2.preDecode0.instruction_i[63:0]
645 simulate.fabScalar.fs2.preDecode0.targetAddr_i[31:0]
646 simulate.fabScalar.fs2.preDecode0.prediction_i
647 simulate.fabScalar.fs2.preDecode0.isInstCtrl_o
648 simulate.fabScalar.fs2.preDecode0.isInstRtr_o
649 simulate.fabScalar.fs2.preDecode0.targetAddr_o[31:0]
650 simulate.fabScalar.fs2.preDecode0.ctrlType_o[1:0]
651 simulate.fabScalar.fs2.preDecode0.opcode[31:0]
652 simulate.fabScalar.fs2.preDecode0.ctrlType[1:0]
653 simulate.fabScalar.fs2.preDecode0.targetAddr[31:0]
654 simulate.fabScalar.fs2.preDecode0.isInstCtrl
655 simulate.fabScalar.fs2.preDecode0.isInstRtr
656 simulate.fabScalar.fs2.preDecode0.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
657 simulate.fabScalar.fs2.preDecode1.pc_i[31:0]
658 simulate.fabScalar.fs2.preDecode1.instruction_i[63:0]
659 simulate.fabScalar.fs2.preDecode1.targetAddr_i[31:0]
660 simulate.fabScalar.fs2.preDecode1.prediction_i
661 simulate.fabScalar.fs2.preDecode1.isInstCtrl_o
662 simulate.fabScalar.fs2.preDecode1.isInstRtr_o
663 simulate.fabScalar.fs2.preDecode1.targetAddr_o[31:0]
664 simulate.fabScalar.fs2.preDecode1.ctrlType_o[1:0]
665 simulate.fabScalar.fs2.preDecode1.opcode[31:0]
666 simulate.fabScalar.fs2.preDecode1.ctrlType[1:0]
667 simulate.fabScalar.fs2.preDecode1.targetAddr[31:0]
668 simulate.fabScalar.fs2.preDecode1.isInstCtrl
669 simulate.fabScalar.fs2.preDecode1.isInstRtr
670 simulate.fabScalar.fs2.preDecode1.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
671 simulate.fabScalar.fs2.preDecode2.pc_i[31:0]
672 simulate.fabScalar.fs2.preDecode2.instruction_i[63:0]
673 simulate.fabScalar.fs2.preDecode2.targetAddr_i[31:0]
674 simulate.fabScalar.fs2.preDecode2.prediction_i
675 simulate.fabScalar.fs2.preDecode2.isInstCtrl_o
676 simulate.fabScalar.fs2.preDecode2.isInstRtr_o
677 simulate.fabScalar.fs2.preDecode2.targetAddr_o[31:0]
678 simulate.fabScalar.fs2.preDecode2.ctrlType_o[1:0]
679 simulate.fabScalar.fs2.preDecode2.opcode[31:0]
680 simulate.fabScalar.fs2.preDecode2.ctrlType[1:0]
681 simulate.fabScalar.fs2.preDecode2.targetAddr[31:0]
682 simulate.fabScalar.fs2.preDecode2.isInstCtrl
683 simulate.fabScalar.fs2.preDecode2.isInstRtr
684 simulate.fabScalar.fs2.preDecode2.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
685 simulate.fabScalar.fs2.preDecode3.pc_i[31:0]
686 simulate.fabScalar.fs2.preDecode3.instruction_i[63:0]
687 simulate.fabScalar.fs2.preDecode3.targetAddr_i[31:0]
688 simulate.fabScalar.fs2.preDecode3.prediction_i
689 simulate.fabScalar.fs2.preDecode3.isInstCtrl_o
690 simulate.fabScalar.fs2.preDecode3.isInstRtr_o
691 simulate.fabScalar.fs2.preDecode3.targetAddr_o[31:0]
692 simulate.fabScalar.fs2.preDecode3.ctrlType_o[1:0]
693 simulate.fabScalar.fs2.preDecode3.opcode[31:0]
694 simulate.fabScalar.fs2.preDecode3.ctrlType[1:0]
695 simulate.fabScalar.fs2.preDecode3.targetAddr[31:0]
696 simulate.fabScalar.fs2.preDecode3.isInstCtrl
697 simulate.fabScalar.fs2.preDecode3.isInstRtr
698 simulate.fabScalar.fs2.preDecode3.PRE_DECODE_FOR_CTRL.sign_ex_immd[31:0]
699 simulate.fabScalar.fs2.VALIDATE_BTB.branchNT[3:0]
700 simulate.fabScalar.fs2.VALIDATE_BTB.check0Branch
701 simulate.fabScalar.fs2.VALIDATE_BTB.inst0Ctrl
702 simulate.fabScalar.fs2.VALIDATE_BTB.check1Branch
703 simulate.fabScalar.fs2.VALIDATE_BTB.inst1Ctrl
704 simulate.fabScalar.fs2.VALIDATE_BTB.check2Branch
705 simulate.fabScalar.fs2.VALIDATE_BTB.inst2Ctrl
706 simulate.fabScalar.fs2.VALIDATE_BTB.check3Branch
707 simulate.fabScalar.fs2.VALIDATE_BTB.inst3Ctrl
708 simulate.fabScalar.fs2dec.clk
709 simulate.fabScalar.fs2dec.instruction0Valid_i
710 simulate.fabScalar.fs2dec.instruction0Valid_o
711 simulate.fabScalar.fs2dec.instruction1Valid_i
712 simulate.fabScalar.fs2dec.instruction1Valid_o
713 simulate.fabScalar.fs2dec.instruction2Valid_i
714 simulate.fabScalar.fs2dec.instruction2Valid_o
715 simulate.fabScalar.fs2dec.instruction3Valid_i
716 simulate.fabScalar.fs2dec.instruction3Valid_o
717 simulate.fabScalar.fs2dec.reset
718 simulate.fabScalar.fs2dec.flush_i
719 simulate.fabScalar.fs2dec.stall_i
720 simulate.fabScalar.fs2dec.updatePC_i[31:0]
721 simulate.fabScalar.fs2dec.updateTargetAddr_i[31:0]
722 simulate.fabScalar.fs2dec.updateCtrlType_i[1:0]
723 simulate.fabScalar.fs2dec.updateDir_i
724 simulate.fabScalar.fs2dec.updateEn_i
725 simulate.fabScalar.fs2dec.fs2Ready_i
726 simulate.fabScalar.fs2dec.updatePC_o[31:0]
727 simulate.fabScalar.fs2dec.updateTargetAddr_o[31:0]
728 simulate.fabScalar.fs2dec.updateCtrlType_o[1:0]
729 simulate.fabScalar.fs2dec.updateDir_o
730 simulate.fabScalar.fs2dec.updateEn_o
731 simulate.fabScalar.fs2dec.fs2Ready_o
732 simulate.fabScalar.decode.reset
733 simulate.fabScalar.decode.clk
734 simulate.fabScalar.decode.fs2Ready_i
735 simulate.fabScalar.decode.decodeReady_o
736 simulate.fabScalar.decode.decode0_PISA.instruction[63:0]
737 simulate.fabScalar.decode.decode0_PISA.pc[31:0]
738 simulate.fabScalar.decode.decode0_PISA.preTargetAddr[31:0]
739 simulate.fabScalar.decode.decode0_PISA.ctiTag[3:0]
740 simulate.fabScalar.decode.decode0_PISA.preBranchDir
741 simulate.fabScalar.decode.decode0_PISA.opcode[31:0]
742 simulate.fabScalar.decode.decode0_PISA.valid_0
743 simulate.fabScalar.decode.decode0_PISA.opcode_0[31:0]
744 simulate.fabScalar.decode.decode0_PISA.instLogical1_0[6:0]
745 simulate.fabScalar.decode.decode0_PISA.instLogical2_0[6:0]
746 simulate.fabScalar.decode.decode0_PISA.instDest_0[6:0]
747 simulate.fabScalar.decode.decode0_PISA.instSrcHL_0[1:0]
748 simulate.fabScalar.decode.decode0_PISA.instDestHL_0[1:0]
749 simulate.fabScalar.decode.decode0_PISA.instImmediate_0[16:0]
750 simulate.fabScalar.decode.decode0_PISA.instTarget_0[31:0]
751 simulate.fabScalar.decode.decode0_PISA.instFU_0[1:0]
752 simulate.fabScalar.decode.decode0_PISA.instldstSize_0[1:0]
753 simulate.fabScalar.decode.decode0_PISA.instLoad_0
754 simulate.fabScalar.decode.decode0_PISA.instStore_0
755 simulate.fabScalar.decode.decode0_PISA.instbranch_0
756 simulate.fabScalar.decode.decode0_PISA.valid_1
757 simulate.fabScalar.decode.decode0_PISA.opcode_1[31:0]
758 simulate.fabScalar.decode.decode0_PISA.instLogical1_1[6:0]
759 simulate.fabScalar.decode.decode0_PISA.instLogical2_1[6:0]
760 simulate.fabScalar.decode.decode0_PISA.instDest_1[6:0]
761 simulate.fabScalar.decode.decode0_PISA.instSrcHL_1[1:0]
762 simulate.fabScalar.decode.decode0_PISA.instDestHL_1[1:0]
763 simulate.fabScalar.decode.decode0_PISA.instImmediate_1[16:0]
764 simulate.fabScalar.decode.decode0_PISA.instTarget_1[31:0]
765 simulate.fabScalar.decode.decode0_PISA.instFU_1[1:0]
766 simulate.fabScalar.decode.decode0_PISA.instldstSize_1[1:0]
767 simulate.fabScalar.decode.decode0_PISA.instLoad_1
768 simulate.fabScalar.decode.decode0_PISA.instStore_1
769 simulate.fabScalar.decode.decode0_PISA.instbranch_1
770 simulate.fabScalar.decode.decode1_PISA.instruction[63:0]
771 simulate.fabScalar.decode.decode1_PISA.pc[31:0]
772 simulate.fabScalar.decode.decode1_PISA.preTargetAddr[31:0]
773 simulate.fabScalar.decode.decode1_PISA.ctiTag[3:0]
774 simulate.fabScalar.decode.decode1_PISA.preBranchDir
775 simulate.fabScalar.decode.decode1_PISA.opcode[31:0]
776 simulate.fabScalar.decode.decode1_PISA.valid_0
777 simulate.fabScalar.decode.decode1_PISA.opcode_0[31:0]
778 simulate.fabScalar.decode.decode1_PISA.instLogical1_0[6:0]
779 simulate.fabScalar.decode.decode1_PISA.instLogical2_0[6:0]
780 simulate.fabScalar.decode.decode1_PISA.instDest_0[6:0]
781 simulate.fabScalar.decode.decode1_PISA.instSrcHL_0[1:0]
782 simulate.fabScalar.decode.decode1_PISA.instDestHL_0[1:0]
783 simulate.fabScalar.decode.decode1_PISA.instImmediate_0[16:0]
784 simulate.fabScalar.decode.decode1_PISA.instTarget_0[31:0]
785 simulate.fabScalar.decode.decode1_PISA.instFU_0[1:0]
786 simulate.fabScalar.decode.decode1_PISA.instldstSize_0[1:0]
787 simulate.fabScalar.decode.decode1_PISA.instLoad_0
788 simulate.fabScalar.decode.decode1_PISA.instStore_0
789 simulate.fabScalar.decode.decode1_PISA.instbranch_0
790 simulate.fabScalar.decode.decode1_PISA.valid_1
791 simulate.fabScalar.decode.decode1_PISA.opcode_1[31:0]
792 simulate.fabScalar.decode.decode1_PISA.instLogical1_1[6:0]
793 simulate.fabScalar.decode.decode1_PISA.instLogical2_1[6:0]
794 simulate.fabScalar.decode.decode1_PISA.instDest_1[6:0]
795 simulate.fabScalar.decode.decode1_PISA.instSrcHL_1[1:0]
796 simulate.fabScalar.decode.decode1_PISA.instDestHL_1[1:0]
797 simulate.fabScalar.decode.decode1_PISA.instImmediate_1[16:0]
798 simulate.fabScalar.decode.decode1_PISA.instTarget_1[31:0]
799 simulate.fabScalar.decode.decode1_PISA.instFU_1[1:0]
800 simulate.fabScalar.decode.decode1_PISA.instldstSize_1[1:0]
801 simulate.fabScalar.decode.decode1_PISA.instLoad_1
802 simulate.fabScalar.decode.decode1_PISA.instStore_1
803 simulate.fabScalar.decode.decode1_PISA.instbranch_1
804 simulate.fabScalar.decode.decode2_PISA.instruction[63:0]
805 simulate.fabScalar.decode.decode2_PISA.pc[31:0]
806 simulate.fabScalar.decode.decode2_PISA.preTargetAddr[31:0]
807 simulate.fabScalar.decode.decode2_PISA.ctiTag[3:0]
808 simulate.fabScalar.decode.decode2_PISA.preBranchDir
809 simulate.fabScalar.decode.decode2_PISA.opcode[31:0]
810 simulate.fabScalar.decode.decode2_PISA.valid_0
811 simulate.fabScalar.decode.decode2_PISA.opcode_0[31:0]
812 simulate.fabScalar.decode.decode2_PISA.instLogical1_0[6:0]
813 simulate.fabScalar.decode.decode2_PISA.instLogical2_0[6:0]
814 simulate.fabScalar.decode.decode2_PISA.instDest_0[6:0]
815 simulate.fabScalar.decode.decode2_PISA.instSrcHL_0[1:0]
816 simulate.fabScalar.decode.decode2_PISA.instDestHL_0[1:0]
817 simulate.fabScalar.decode.decode2_PISA.instImmediate_0[16:0]
818 simulate.fabScalar.decode.decode2_PISA.instTarget_0[31:0]
819 simulate.fabScalar.decode.decode2_PISA.instFU_0[1:0]
820 simulate.fabScalar.decode.decode2_PISA.instldstSize_0[1:0]
821 simulate.fabScalar.decode.decode2_PISA.instLoad_0
822 simulate.fabScalar.decode.decode2_PISA.instStore_0
823 simulate.fabScalar.decode.decode2_PISA.instbranch_0
824 simulate.fabScalar.decode.decode2_PISA.valid_1
825 simulate.fabScalar.decode.decode2_PISA.opcode_1[31:0]
826 simulate.fabScalar.decode.decode2_PISA.instLogical1_1[6:0]
827 simulate.fabScalar.decode.decode2_PISA.instLogical2_1[6:0]
828 simulate.fabScalar.decode.decode2_PISA.instDest_1[6:0]
829 simulate.fabScalar.decode.decode2_PISA.instSrcHL_1[1:0]
830 simulate.fabScalar.decode.decode2_PISA.instDestHL_1[1:0]
831 simulate.fabScalar.decode.decode2_PISA.instImmediate_1[16:0]
832 simulate.fabScalar.decode.decode2_PISA.instTarget_1[31:0]
833 simulate.fabScalar.decode.decode2_PISA.instFU_1[1:0]
834 simulate.fabScalar.decode.decode2_PISA.instldstSize_1[1:0]
835 simulate.fabScalar.decode.decode2_PISA.instLoad_1
836 simulate.fabScalar.decode.decode2_PISA.instStore_1
837 simulate.fabScalar.decode.decode2_PISA.instbranch_1
838 simulate.fabScalar.decode.SHIFTING_DECODED_INST.index
839 simulate.fabScalar.decode.SHIFTING_DECODED_INST.i
840 simulate.fabScalar.instBuf.clk
841 simulate.fabScalar.instBuf.reset
842 simulate.fabScalar.instBuf.flush_i
843 simulate.fabScalar.instBuf.stall_i
844 simulate.fabScalar.instBuf.decodeReady_i
845 simulate.fabScalar.instBuf.stallFetch_o
846 simulate.fabScalar.instBuf.instBufferReady_o
847 simulate.fabScalar.instBuf.branchCount_o[2:0]
848 simulate.fabScalar.instBuf.headPtr[4:0]
849 simulate.fabScalar.instBuf.tailPtr[4:0]
850 simulate.fabScalar.instBuf.instCount[5:0]
851 simulate.fabScalar.instBuf.i
852 simulate.fabScalar.instBuf.instcnt_f[5:0]
853 simulate.fabScalar.instBuf.readAddr0[4:0]
854 simulate.fabScalar.instBuf.readAddr1[4:0]
855 simulate.fabScalar.instBuf.readAddr2[4:0]
856 simulate.fabScalar.instBuf.readAddr3[4:0]
857 simulate.fabScalar.instBuf.writeAddr0[4:0]
858 simulate.fabScalar.instBuf.writeAddr1[4:0]
859 simulate.fabScalar.instBuf.writeAddr2[4:0]
860 simulate.fabScalar.instBuf.writeAddr3[4:0]
861 simulate.fabScalar.instBuf.writeAddr4[4:0]
862 simulate.fabScalar.instBuf.writeAddr5[4:0]
863 simulate.fabScalar.instBuf.writeAddr6[4:0]
864 simulate.fabScalar.instBuf.writeAddr7[4:0]
865 simulate.fabScalar.instBuf.writeEnable0
866 simulate.fabScalar.instBuf.writeEnable1
867 simulate.fabScalar.instBuf.writeEnable2
868 simulate.fabScalar.instBuf.writeEnable3
869 simulate.fabScalar.instBuf.writeEnable4
870 simulate.fabScalar.instBuf.writeEnable5
871 simulate.fabScalar.instBuf.writeEnable6
872 simulate.fabScalar.instBuf.writeEnable7
873 simulate.fabScalar.instBuf.stallFetch
874 simulate.fabScalar.instBuf.inst0Branch
875 simulate.fabScalar.instBuf.inst1Branch
876 simulate.fabScalar.instBuf.inst2Branch
877 simulate.fabScalar.instBuf.inst3Branch
878 simulate.fabScalar.instBuf.instBuffer.SRAM_DEPTH
879 simulate.fabScalar.instBuf.instBuffer.SRAM_INDEX
880 simulate.fabScalar.instBuf.instBuffer.SRAM_WIDTH
881 simulate.fabScalar.instBuf.instBuffer.clk
882 simulate.fabScalar.instBuf.instBuffer.reset
883 simulate.fabScalar.instBuf.instBuffer.addr0_i[4:0]
884 simulate.fabScalar.instBuf.instBuffer.addr1_i[4:0]
885 simulate.fabScalar.instBuf.instBuffer.addr2_i[4:0]
886 simulate.fabScalar.instBuf.instBuffer.addr3_i[4:0]
887 simulate.fabScalar.instBuf.instBuffer.addr0wr_i[4:0]
888 simulate.fabScalar.instBuf.instBuffer.addr1wr_i[4:0]
889 simulate.fabScalar.instBuf.instBuffer.addr2wr_i[4:0]
890 simulate.fabScalar.instBuf.instBuffer.addr3wr_i[4:0]
891 simulate.fabScalar.instBuf.instBuffer.addr4wr_i[4:0]
892 simulate.fabScalar.instBuf.instBuffer.addr5wr_i[4:0]
893 simulate.fabScalar.instBuf.instBuffer.addr6wr_i[4:0]
894 simulate.fabScalar.instBuf.instBuffer.addr7wr_i[4:0]
895 simulate.fabScalar.instBuf.instBuffer.we0_i
896 simulate.fabScalar.instBuf.instBuffer.we1_i
897 simulate.fabScalar.instBuf.instBuffer.we2_i
898 simulate.fabScalar.instBuf.instBuffer.we3_i
899 simulate.fabScalar.instBuf.instBuffer.we4_i
900 simulate.fabScalar.instBuf.instBuffer.we5_i
901 simulate.fabScalar.instBuf.instBuffer.we6_i
902 simulate.fabScalar.instBuf.instBuffer.we7_i
903 simulate.fabScalar.instBuf.instBuffer.data0wr_i[125:0]
904 simulate.fabScalar.instBuf.instBuffer.data1wr_i[125:0]
905 simulate.fabScalar.instBuf.instBuffer.data2wr_i[125:0]
906 simulate.fabScalar.instBuf.instBuffer.data3wr_i[125:0]
907 simulate.fabScalar.instBuf.instBuffer.data4wr_i[125:0]
908 simulate.fabScalar.instBuf.instBuffer.data5wr_i[125:0]
909 simulate.fabScalar.instBuf.instBuffer.data6wr_i[125:0]
910 simulate.fabScalar.instBuf.instBuffer.data7wr_i[125:0]
911 simulate.fabScalar.instBuf.instBuffer.data0_o[125:0]
912 simulate.fabScalar.instBuf.instBuffer.data1_o[125:0]
913 simulate.fabScalar.instBuf.instBuffer.data2_o[125:0]
914 simulate.fabScalar.instBuf.instBuffer.data3_o[125:0]
915 simulate.fabScalar.instBuf.instBuffer.i
916 simulate.fabScalar.instBuf.UPDATE_INST_COUNT.instcnt_1[5:0]
917 simulate.fabScalar.instBufRen.reset
918 simulate.fabScalar.instBufRen.clk
919 simulate.fabScalar.instBufRen.flush_i
920 simulate.fabScalar.instBufRen.stall_i
921 simulate.fabScalar.instBufRen.instBufferReady_i
922 simulate.fabScalar.instBufRen.branchCount_i[2:0]
923 simulate.fabScalar.instBufRen.instBufferReady_o
924 simulate.fabScalar.instBufRen.branchCount_o[2:0]
925 simulate.fabScalar.rename.clk
926 simulate.fabScalar.rename.reset
927 simulate.fabScalar.rename.stall_i
928 simulate.fabScalar.rename.flagRecoverEX_i
929 simulate.fabScalar.rename.ctrlVerified_i
930 simulate.fabScalar.rename.ctrlVerifiedSMTid_i[1:0]
931 simulate.fabScalar.rename.decodeReady_i
932 simulate.fabScalar.rename.branchCount_i[2:0]
933 simulate.fabScalar.rename.commitValid0_i
934 simulate.fabScalar.rename.commitReg0_i[6:0]
935 simulate.fabScalar.rename.commitValid1_i
936 simulate.fabScalar.rename.commitReg1_i[6:0]
937 simulate.fabScalar.rename.commitValid2_i
938 simulate.fabScalar.rename.commitReg2_i[6:0]
939 simulate.fabScalar.rename.commitValid3_i
940 simulate.fabScalar.rename.commitReg3_i[6:0]
941 simulate.fabScalar.rename.recoverFlag_i
942 simulate.fabScalar.rename.recoverDest0_i[5]
943 simulate.fabScalar.rename.recoverDest0_i[4]
944 simulate.fabScalar.rename.recoverDest0_i[3]
945 simulate.fabScalar.rename.recoverDest0_i[2]
946 simulate.fabScalar.rename.recoverDest0_i[1]
947 simulate.fabScalar.rename.recoverDest0_i[0]
948 simulate.fabScalar.rename.recoverDest1_i[5]
949 simulate.fabScalar.rename.recoverDest1_i[4]
950 simulate.fabScalar.rename.recoverDest1_i[3]
951 simulate.fabScalar.rename.recoverDest1_i[2]
952 simulate.fabScalar.rename.recoverDest1_i[1]
953 simulate.fabScalar.rename.recoverDest1_i[0]
954 simulate.fabScalar.rename.recoverDest2_i[5]
955 simulate.fabScalar.rename.recoverDest2_i[4]
956 simulate.fabScalar.rename.recoverDest2_i[3]
957 simulate.fabScalar.rename.recoverDest2_i[2]
958 simulate.fabScalar.rename.recoverDest2_i[1]
959 simulate.fabScalar.rename.recoverDest2_i[0]
960 simulate.fabScalar.rename.recoverDest3_i[5]
961 simulate.fabScalar.rename.recoverDest3_i[4]
962 simulate.fabScalar.rename.recoverDest3_i[3]
963 simulate.fabScalar.rename.recoverDest3_i[2]
964 simulate.fabScalar.rename.recoverDest3_i[1]
965 simulate.fabScalar.rename.recoverDest3_i[0]
966 simulate.fabScalar.rename.recoverMap0_i[6]
967 simulate.fabScalar.rename.recoverMap0_i[5]
968 simulate.fabScalar.rename.recoverMap0_i[4]
969 simulate.fabScalar.rename.recoverMap0_i[3]
970 simulate.fabScalar.rename.recoverMap0_i[2]
971 simulate.fabScalar.rename.recoverMap0_i[1]
972 simulate.fabScalar.rename.recoverMap0_i[0]
973 simulate.fabScalar.rename.recoverMap1_i[6]
974 simulate.fabScalar.rename.recoverMap1_i[5]
975 simulate.fabScalar.rename.recoverMap1_i[4]
976 simulate.fabScalar.rename.recoverMap1_i[3]
977 simulate.fabScalar.rename.recoverMap1_i[2]
978 simulate.fabScalar.rename.recoverMap1_i[1]
979 simulate.fabScalar.rename.recoverMap1_i[0]
980 simulate.fabScalar.rename.recoverMap2_i[6]
981 simulate.fabScalar.rename.recoverMap2_i[5]
982 simulate.fabScalar.rename.recoverMap2_i[4]
983 simulate.fabScalar.rename.recoverMap2_i[3]
984 simulate.fabScalar.rename.recoverMap2_i[2]
985 simulate.fabScalar.rename.recoverMap2_i[1]
986 simulate.fabScalar.rename.recoverMap2_i[0]
987 simulate.fabScalar.rename.recoverMap3_i[6]
988 simulate.fabScalar.rename.recoverMap3_i[5]
989 simulate.fabScalar.rename.recoverMap3_i[4]
990 simulate.fabScalar.rename.recoverMap3_i[3]
991 simulate.fabScalar.rename.recoverMap3_i[2]
992 simulate.fabScalar.rename.recoverMap3_i[1]
993 simulate.fabScalar.rename.recoverMap3_i[0]
994 simulate.fabScalar.rename.noFreeSMT_o
995 simulate.fabScalar.rename.freeListEmpty_o
996 simulate.fabScalar.rename.renameReady_o
997 simulate.fabScalar.rename.src0logical1[6:0]
998 simulate.fabScalar.rename.src0logical2[6:0]
999 simulate.fabScalar.rename.inst0Dest[6:0]
1000 simulate.fabScalar.rename.inst0branch
1001 simulate.fabScalar.rename.src1logical1[6:0]
1002 simulate.fabScalar.rename.src1logical2[6:0]
1003 simulate.fabScalar.rename.inst1Dest[6:0]
1004 simulate.fabScalar.rename.inst1branch
1005 simulate.fabScalar.rename.src2logical1[6:0]
1006 simulate.fabScalar.rename.src2logical2[6:0]
1007 simulate.fabScalar.rename.inst2Dest[6:0]
1008 simulate.fabScalar.rename.inst2branch
1009 simulate.fabScalar.rename.src3logical1[6:0]
1010 simulate.fabScalar.rename.src3logical2[6:0]
1011 simulate.fabScalar.rename.inst3Dest[6:0]
1012 simulate.fabScalar.rename.inst3branch
1013 simulate.fabScalar.rename.reqFreeReg0
1014 simulate.fabScalar.rename.reqFreeReg1
1015 simulate.fabScalar.rename.reqFreeReg2
1016 simulate.fabScalar.rename.reqFreeReg3
1017 simulate.fabScalar.rename.noFreeSMT
1018 simulate.fabScalar.rename.freeListEmpty
1019 simulate.fabScalar.rename.src0rmt1[7:0]
1020 simulate.fabScalar.rename.src0rmt2[7:0]
1021 simulate.fabScalar.rename.dest0PhyMap[7:0]
1022 simulate.fabScalar.rename.old0PhyMap[7:0]
1023 simulate.fabScalar.rename.src1rmt1[7:0]
1024 simulate.fabScalar.rename.src1rmt2[7:0]
1025 simulate.fabScalar.rename.dest1PhyMap[7:0]
1026 simulate.fabScalar.rename.old1PhyMap[7:0]
1027 simulate.fabScalar.rename.src2rmt1[7:0]
1028 simulate.fabScalar.rename.src2rmt2[7:0]
1029 simulate.fabScalar.rename.dest2PhyMap[7:0]
1030 simulate.fabScalar.rename.old2PhyMap[7:0]
1031 simulate.fabScalar.rename.src3rmt1[7:0]
1032 simulate.fabScalar.rename.src3rmt2[7:0]
1033 simulate.fabScalar.rename.dest3PhyMap[7:0]
1034 simulate.fabScalar.rename.old3PhyMap[7:0]
1035 simulate.fabScalar.rename.id0SMT[1:0]
1036 simulate.fabScalar.rename.id1SMT[1:0]
1037 simulate.fabScalar.rename.id2SMT[1:0]
1038 simulate.fabScalar.rename.id3SMT[1:0]
1039 simulate.fabScalar.rename.branch0Mask[3:0]
1040 simulate.fabScalar.rename.branch1Mask[3:0]
1041 simulate.fabScalar.rename.branch2Mask[3:0]
1042 simulate.fabScalar.rename.branch3Mask[3:0]
1043 simulate.fabScalar.rename.freeReg0[7:0]
1044 simulate.fabScalar.rename.freeReg1[7:0]
1045 simulate.fabScalar.rename.freeReg2[7:0]
1046 simulate.fabScalar.rename.freeReg3[7:0]
1047 simulate.fabScalar.rename.freeListHead[5:0]
1048 simulate.fabScalar.rename.freeListHeadCp[5:0]
1049 simulate.fabScalar.rename.renamedPkt0[144:0]
1050 simulate.fabScalar.rename.renamedPkt1[144:0]
1051 simulate.fabScalar.rename.renamedPkt2[144:0]
1052 simulate.fabScalar.rename.renamedPkt3[144:0]
1053 simulate.fabScalar.rename.checkPointedRMT
1054 simulate.fabScalar.rename.specfreelist.clk
1055 simulate.fabScalar.rename.specfreelist.stall_i
1056 simulate.fabScalar.rename.specfreelist.reset
1057 simulate.fabScalar.rename.specfreelist.recoverFlag_i
1058 simulate.fabScalar.rename.specfreelist.flagRecoverEX_i
1059 simulate.fabScalar.rename.specfreelist.ctrlVerified_i
1060 simulate.fabScalar.rename.specfreelist.freeListHeadCp_i[5:0]
1061 simulate.fabScalar.rename.specfreelist.reqFreeReg0_i
1062 simulate.fabScalar.rename.specfreelist.reqFreeReg1_i
1063 simulate.fabScalar.rename.specfreelist.reqFreeReg2_i
1064 simulate.fabScalar.rename.specfreelist.reqFreeReg3_i
1065 simulate.fabScalar.rename.specfreelist.commitValid0_i
1066 simulate.fabScalar.rename.specfreelist.commitReg0_i[6:0]
1067 simulate.fabScalar.rename.specfreelist.commitValid1_i
1068 simulate.fabScalar.rename.specfreelist.commitReg1_i[6:0]
1069 simulate.fabScalar.rename.specfreelist.commitValid2_i
1070 simulate.fabScalar.rename.specfreelist.commitReg2_i[6:0]
1071 simulate.fabScalar.rename.specfreelist.commitValid3_i
1072 simulate.fabScalar.rename.specfreelist.commitReg3_i[6:0]
1073 simulate.fabScalar.rename.specfreelist.freeListHead_o[5:0]
1074 simulate.fabScalar.rename.specfreelist.freeReg0_o[7:0]
1075 simulate.fabScalar.rename.specfreelist.freeReg1_o[7:0]
1076 simulate.fabScalar.rename.specfreelist.freeReg2_o[7:0]
1077 simulate.fabScalar.rename.specfreelist.freeReg3_o[7:0]
1078 simulate.fabScalar.rename.specfreelist.freeListEmpty_o
1079 simulate.fabScalar.rename.specfreelist.freeListHead[5:0]
1080 simulate.fabScalar.rename.specfreelist.freeListTail[5:0]
1081 simulate.fabScalar.rename.specfreelist.freeListCnt[6:0]
1082 simulate.fabScalar.rename.specfreelist.freeListEmpty
1083 simulate.fabScalar.rename.specfreelist.reqFreeReg0
1084 simulate.fabScalar.rename.specfreelist.reqFreeReg1
1085 simulate.fabScalar.rename.specfreelist.reqFreeReg2
1086 simulate.fabScalar.rename.specfreelist.reqFreeReg3
1087 simulate.fabScalar.rename.specfreelist.popNumber[3:0]
1088 simulate.fabScalar.rename.specfreelist.pushNumber[3:0]
1089 simulate.fabScalar.rename.specfreelist.freelistcnt[6:0]
1090 simulate.fabScalar.rename.specfreelist.freelistcntCp[6:0]
1091 simulate.fabScalar.rename.specfreelist.freeListHead_t[5:0]
1092 simulate.fabScalar.rename.specfreelist.freeListTail_t[5:0]
1093 simulate.fabScalar.rename.specfreelist.readAddr0[5:0]
1094 simulate.fabScalar.rename.specfreelist.readAddr1[5:0]
1095 simulate.fabScalar.rename.specfreelist.readAddr2[5:0]
1096 simulate.fabScalar.rename.specfreelist.readAddr3[5:0]
1097 simulate.fabScalar.rename.specfreelist.freeReg0[7]
1098 simulate.fabScalar.rename.specfreelist.freeReg0[6]
1099 simulate.fabScalar.rename.specfreelist.freeReg0[5]
1100 simulate.fabScalar.rename.specfreelist.freeReg0[4]
1101 simulate.fabScalar.rename.specfreelist.freeReg0[3]
1102 simulate.fabScalar.rename.specfreelist.freeReg0[2]
1103 simulate.fabScalar.rename.specfreelist.freeReg0[1]
1104 simulate.fabScalar.rename.specfreelist.freeReg0[0]
1105 simulate.fabScalar.rename.specfreelist.freeReg1[7]
1106 simulate.fabScalar.rename.specfreelist.freeReg1[6]
1107 simulate.fabScalar.rename.specfreelist.freeReg1[5]
1108 simulate.fabScalar.rename.specfreelist.freeReg1[4]
1109 simulate.fabScalar.rename.specfreelist.freeReg1[3]
1110 simulate.fabScalar.rename.specfreelist.freeReg1[2]
1111 simulate.fabScalar.rename.specfreelist.freeReg1[1]
1112 simulate.fabScalar.rename.specfreelist.freeReg1[0]
1113 simulate.fabScalar.rename.specfreelist.freeReg2[7]
1114 simulate.fabScalar.rename.specfreelist.freeReg2[6]
1115 simulate.fabScalar.rename.specfreelist.freeReg2[5]
1116 simulate.fabScalar.rename.specfreelist.freeReg2[4]
1117 simulate.fabScalar.rename.specfreelist.freeReg2[3]
1118 simulate.fabScalar.rename.specfreelist.freeReg2[2]
1119 simulate.fabScalar.rename.specfreelist.freeReg2[1]
1120 simulate.fabScalar.rename.specfreelist.freeReg2[0]
1121 simulate.fabScalar.rename.specfreelist.freeReg3[7]
1122 simulate.fabScalar.rename.specfreelist.freeReg3[6]
1123 simulate.fabScalar.rename.specfreelist.freeReg3[5]
1124 simulate.fabScalar.rename.specfreelist.freeReg3[4]
1125 simulate.fabScalar.rename.specfreelist.freeReg3[3]
1126 simulate.fabScalar.rename.specfreelist.freeReg3[2]
1127 simulate.fabScalar.rename.specfreelist.freeReg3[1]
1128 simulate.fabScalar.rename.specfreelist.freeReg3[0]
1129 simulate.fabScalar.rename.specfreelist.writeAddr0[5:0]
1130 simulate.fabScalar.rename.specfreelist.writeAddr1[5:0]
1131 simulate.fabScalar.rename.specfreelist.writeAddr2[5:0]
1132 simulate.fabScalar.rename.specfreelist.writeAddr3[5:0]
1133 simulate.fabScalar.rename.specfreelist.writeEn0
1134 simulate.fabScalar.rename.specfreelist.addr0wr[5:0]
1135 simulate.fabScalar.rename.specfreelist.data0wr[7:0]
1136 simulate.fabScalar.rename.specfreelist.writeEn1
1137 simulate.fabScalar.rename.specfreelist.addr1wr[5:0]
1138 simulate.fabScalar.rename.specfreelist.data1wr[7:0]
1139 simulate.fabScalar.rename.specfreelist.writeEn2
1140 simulate.fabScalar.rename.specfreelist.addr2wr[5:0]
1141 simulate.fabScalar.rename.specfreelist.data2wr[7:0]
1142 simulate.fabScalar.rename.specfreelist.writeEn3
1143 simulate.fabScalar.rename.specfreelist.addr3wr[5:0]
1144 simulate.fabScalar.rename.specfreelist.data3wr[7:0]
1145 simulate.fabScalar.rename.specfreelist.i
1146 simulate.fabScalar.rename.specfreelist.FREE_LIST.SRAM_DEPTH
1147 simulate.fabScalar.rename.specfreelist.FREE_LIST.SRAM_INDEX
1148 simulate.fabScalar.rename.specfreelist.FREE_LIST.SRAM_WIDTH
1149 simulate.fabScalar.rename.specfreelist.FREE_LIST.clk
1150 simulate.fabScalar.rename.specfreelist.FREE_LIST.reset
1151 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr0_i[5:0]
1152 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr1_i[5:0]
1153 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr2_i[5:0]
1154 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr3_i[5:0]
1155 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr0wr_i[5:0]
1156 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr1wr_i[5:0]
1157 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr2wr_i[5:0]
1158 simulate.fabScalar.rename.specfreelist.FREE_LIST.addr3wr_i[5:0]
1159 simulate.fabScalar.rename.specfreelist.FREE_LIST.we0_i
1160 simulate.fabScalar.rename.specfreelist.FREE_LIST.we1_i
1161 simulate.fabScalar.rename.specfreelist.FREE_LIST.we2_i
1162 simulate.fabScalar.rename.specfreelist.FREE_LIST.we3_i
1163 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0wr_i[6:0]
1164 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1wr_i[6:0]
1165 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2wr_i[6:0]
1166 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3wr_i[6:0]
1167 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[6]
1168 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[5]
1169 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[4]
1170 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[3]
1171 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[2]
1172 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[1]
1173 simulate.fabScalar.rename.specfreelist.FREE_LIST.data0_o[0]
1174 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[6]
1175 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[5]
1176 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[4]
1177 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[3]
1178 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[2]
1179 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[1]
1180 simulate.fabScalar.rename.specfreelist.FREE_LIST.data1_o[0]
1181 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[6]
1182 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[5]
1183 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[4]
1184 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[3]
1185 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[2]
1186 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[1]
1187 simulate.fabScalar.rename.specfreelist.FREE_LIST.data2_o[0]
1188 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[6]
1189 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[5]
1190 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[4]
1191 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[3]
1192 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[2]
1193 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[1]
1194 simulate.fabScalar.rename.specfreelist.FREE_LIST.data3_o[0]
1195 simulate.fabScalar.rename.specfreelist.FREE_LIST.i
1196 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.readaddr1_f[6:0]
1197 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.readaddr2_f[6:0]
1198 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.readaddr3_f[6:0]
1199 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.writeaddr1_f[6:0]
1200 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.writeaddr2_f[6:0]
1201 simulate.fabScalar.rename.specfreelist.FREE_LIST_ADDR.writeaddr3_f[6:0]
1202 simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.isWrap_fl
1203 simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.diff1_fl[6:0]
1204 simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.diff2_fl[6:0]
1205 simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.freelisthead[6:0]
1206 simulate.fabScalar.rename.specfreelist.UPDATE_HEAD_TAIL_COUNT.freelisttail[6:0]
1207 simulate.fabScalar.rename.RMT.clk
1208 simulate.fabScalar.rename.RMT.reset
1209 simulate.fabScalar.rename.RMT.stall_i
1210 simulate.fabScalar.rename.RMT.src0logical1_i[6:0]
1211 simulate.fabScalar.rename.RMT.src0logical2_i[6:0]
1212 simulate.fabScalar.rename.RMT.inst0Dest_i[6:0]
1213 simulate.fabScalar.rename.RMT.src1logical1_i[6:0]
1214 simulate.fabScalar.rename.RMT.src1logical2_i[6:0]
1215 simulate.fabScalar.rename.RMT.inst1Dest_i[6:0]
1216 simulate.fabScalar.rename.RMT.src2logical1_i[6:0]
1217 simulate.fabScalar.rename.RMT.src2logical2_i[6:0]
1218 simulate.fabScalar.rename.RMT.inst2Dest_i[6:0]
1219 simulate.fabScalar.rename.RMT.src3logical1_i[6:0]
1220 simulate.fabScalar.rename.RMT.src3logical2_i[6:0]
1221 simulate.fabScalar.rename.RMT.inst3Dest_i[6:0]
1222 simulate.fabScalar.rename.RMT.flagRecoverEX_i
1223 simulate.fabScalar.rename.RMT.dest0Physical_i[7:0]
1224 simulate.fabScalar.rename.RMT.dest1Physical_i[7:0]
1225 simulate.fabScalar.rename.RMT.dest2Physical_i[7:0]
1226 simulate.fabScalar.rename.RMT.dest3Physical_i[7:0]
1227 simulate.fabScalar.rename.RMT.recoverFlag_i
1228 simulate.fabScalar.rename.RMT.recoverDest0_i[5]
1229 simulate.fabScalar.rename.RMT.recoverDest0_i[4]
1230 simulate.fabScalar.rename.RMT.recoverDest0_i[3]
1231 simulate.fabScalar.rename.RMT.recoverDest0_i[2]
1232 simulate.fabScalar.rename.RMT.recoverDest0_i[1]
1233 simulate.fabScalar.rename.RMT.recoverDest0_i[0]
1234 simulate.fabScalar.rename.RMT.recoverDest1_i[5]
1235 simulate.fabScalar.rename.RMT.recoverDest1_i[4]
1236 simulate.fabScalar.rename.RMT.recoverDest1_i[3]
1237 simulate.fabScalar.rename.RMT.recoverDest1_i[2]
1238 simulate.fabScalar.rename.RMT.recoverDest1_i[1]
1239 simulate.fabScalar.rename.RMT.recoverDest1_i[0]
1240 simulate.fabScalar.rename.RMT.recoverDest2_i[5]
1241 simulate.fabScalar.rename.RMT.recoverDest2_i[4]
1242 simulate.fabScalar.rename.RMT.recoverDest2_i[3]
1243 simulate.fabScalar.rename.RMT.recoverDest2_i[2]
1244 simulate.fabScalar.rename.RMT.recoverDest2_i[1]
1245 simulate.fabScalar.rename.RMT.recoverDest2_i[0]
1246 simulate.fabScalar.rename.RMT.recoverDest3_i[5]
1247 simulate.fabScalar.rename.RMT.recoverDest3_i[4]
1248 simulate.fabScalar.rename.RMT.recoverDest3_i[3]
1249 simulate.fabScalar.rename.RMT.recoverDest3_i[2]
1250 simulate.fabScalar.rename.RMT.recoverDest3_i[1]
1251 simulate.fabScalar.rename.RMT.recoverDest3_i[0]
1252 simulate.fabScalar.rename.RMT.recoverMap0_i[6]
1253 simulate.fabScalar.rename.RMT.recoverMap0_i[5]
1254 simulate.fabScalar.rename.RMT.recoverMap0_i[4]
1255 simulate.fabScalar.rename.RMT.recoverMap0_i[3]
1256 simulate.fabScalar.rename.RMT.recoverMap0_i[2]
1257 simulate.fabScalar.rename.RMT.recoverMap0_i[1]
1258 simulate.fabScalar.rename.RMT.recoverMap0_i[0]
1259 simulate.fabScalar.rename.RMT.recoverMap1_i[6]
1260 simulate.fabScalar.rename.RMT.recoverMap1_i[5]
1261 simulate.fabScalar.rename.RMT.recoverMap1_i[4]
1262 simulate.fabScalar.rename.RMT.recoverMap1_i[3]
1263 simulate.fabScalar.rename.RMT.recoverMap1_i[2]
1264 simulate.fabScalar.rename.RMT.recoverMap1_i[1]
1265 simulate.fabScalar.rename.RMT.recoverMap1_i[0]
1266 simulate.fabScalar.rename.RMT.recoverMap2_i[6]
1267 simulate.fabScalar.rename.RMT.recoverMap2_i[5]
1268 simulate.fabScalar.rename.RMT.recoverMap2_i[4]
1269 simulate.fabScalar.rename.RMT.recoverMap2_i[3]
1270 simulate.fabScalar.rename.RMT.recoverMap2_i[2]
1271 simulate.fabScalar.rename.RMT.recoverMap2_i[1]
1272 simulate.fabScalar.rename.RMT.recoverMap2_i[0]
1273 simulate.fabScalar.rename.RMT.recoverMap3_i[6]
1274 simulate.fabScalar.rename.RMT.recoverMap3_i[5]
1275 simulate.fabScalar.rename.RMT.recoverMap3_i[4]
1276 simulate.fabScalar.rename.RMT.recoverMap3_i[3]
1277 simulate.fabScalar.rename.RMT.recoverMap3_i[2]
1278 simulate.fabScalar.rename.RMT.recoverMap3_i[1]
1279 simulate.fabScalar.rename.RMT.recoverMap3_i[0]
1280 simulate.fabScalar.rename.RMT.src0rmt1_o[7:0]
1281 simulate.fabScalar.rename.RMT.src0rmt2_o[7:0]
1282 simulate.fabScalar.rename.RMT.dest0PhyMap_o[7:0]
1283 simulate.fabScalar.rename.RMT.old0PhyMap_o[7:0]
1284 simulate.fabScalar.rename.RMT.src1rmt1_o[7:0]
1285 simulate.fabScalar.rename.RMT.src1rmt2_o[7:0]
1286 simulate.fabScalar.rename.RMT.dest1PhyMap_o[7:0]
1287 simulate.fabScalar.rename.RMT.old1PhyMap_o[7:0]
1288 simulate.fabScalar.rename.RMT.src2rmt1_o[7:0]
1289 simulate.fabScalar.rename.RMT.src2rmt2_o[7:0]
1290 simulate.fabScalar.rename.RMT.dest2PhyMap_o[7:0]
1291 simulate.fabScalar.rename.RMT.old2PhyMap_o[7:0]
1292 simulate.fabScalar.rename.RMT.src3rmt1_o[7:0]
1293 simulate.fabScalar.rename.RMT.src3rmt2_o[7:0]
1294 simulate.fabScalar.rename.RMT.dest3PhyMap_o[7:0]
1295 simulate.fabScalar.rename.RMT.old3PhyMap_o[7:0]
1296 simulate.fabScalar.rename.RMT.RMT[33][6:0]
1297 simulate.fabScalar.rename.RMT.RMT[32][6:0]
1298 simulate.fabScalar.rename.RMT.RMT[31][6:0]
1299 simulate.fabScalar.rename.RMT.RMT[30][6:0]
1300 simulate.fabScalar.rename.RMT.RMT[29][6:0]
1301 simulate.fabScalar.rename.RMT.RMT[28][6:0]
1302 simulate.fabScalar.rename.RMT.RMT[27][6:0]
1303 simulate.fabScalar.rename.RMT.RMT[26][6:0]
1304 simulate.fabScalar.rename.RMT.RMT[25][6:0]
1305 simulate.fabScalar.rename.RMT.RMT[24][6:0]
1306 simulate.fabScalar.rename.RMT.RMT[23][6:0]
1307 simulate.fabScalar.rename.RMT.RMT[22][6:0]
1308 simulate.fabScalar.rename.RMT.RMT[21][6:0]
1309 simulate.fabScalar.rename.RMT.RMT[20][6:0]
1310 simulate.fabScalar.rename.RMT.RMT[19][6:0]
1311 simulate.fabScalar.rename.RMT.RMT[18][6:0]
1312 simulate.fabScalar.rename.RMT.RMT[17][6:0]
1313 simulate.fabScalar.rename.RMT.RMT[16][6:0]
1314 simulate.fabScalar.rename.RMT.RMT[15][6:0]
1315 simulate.fabScalar.rename.RMT.RMT[14][6:0]
1316 simulate.fabScalar.rename.RMT.RMT[13][6:0]
1317 simulate.fabScalar.rename.RMT.RMT[12][6:0]
1318 simulate.fabScalar.rename.RMT.RMT[11][6:0]
1319 simulate.fabScalar.rename.RMT.RMT[10][6:0]
1320 simulate.fabScalar.rename.RMT.RMT[9][6:0]
1321 simulate.fabScalar.rename.RMT.RMT[8][6:0]
1322 simulate.fabScalar.rename.RMT.RMT[7][6:0]
1323 simulate.fabScalar.rename.RMT.RMT[6][6:0]
1324 simulate.fabScalar.rename.RMT.RMT[5][6:0]
1325 simulate.fabScalar.rename.RMT.RMT[4][6:0]
1326 simulate.fabScalar.rename.RMT.RMT[3][6:0]
1327 simulate.fabScalar.rename.RMT.RMT[2][6:0]
1328 simulate.fabScalar.rename.RMT.RMT[1][6:0]
1329 simulate.fabScalar.rename.RMT.RMT[0][6:0]
1330 simulate.fabScalar.rename.RMT.dest0Physical[7:0]
1331 simulate.fabScalar.rename.RMT.dest1Physical[7:0]
1332 simulate.fabScalar.rename.RMT.dest2Physical[7:0]
1333 simulate.fabScalar.rename.RMT.dest3Physical[7:0]
1334 simulate.fabScalar.rename.RMT.dontWrite0RMT
1335 simulate.fabScalar.rename.RMT.dontWrite1RMT
1336 simulate.fabScalar.rename.RMT.dontWrite2RMT
1337 simulate.fabScalar.rename.RMT.writeEn0
1338 simulate.fabScalar.rename.RMT.writeEn1
1339 simulate.fabScalar.rename.RMT.writeEn2
1340 simulate.fabScalar.rename.RMT.writeEn3
1341 simulate.fabScalar.rename.RMT.src0physical1_r[6:0]
1342 simulate.fabScalar.rename.RMT.src0physical2_r[6:0]
1343 simulate.fabScalar.rename.RMT.src1physical1_r[6:0]
1344 simulate.fabScalar.rename.RMT.src1physical2_r[6:0]
1345 simulate.fabScalar.rename.RMT.src2physical1_r[6:0]
1346 simulate.fabScalar.rename.RMT.src2physical2_r[6:0]
1347 simulate.fabScalar.rename.RMT.src3physical1_r[6:0]
1348 simulate.fabScalar.rename.RMT.src3physical2_r[6:0]
1349 simulate.fabScalar.rename.RMT.src0physical1[7:0]
1350 simulate.fabScalar.rename.RMT.src0physical2[7:0]
1351 simulate.fabScalar.rename.RMT.src1physical1[7:0]
1352 simulate.fabScalar.rename.RMT.src1physical2[7:0]
1353 simulate.fabScalar.rename.RMT.src1physical1F[7:0]
1354 simulate.fabScalar.rename.RMT.src1physical2F[7:0]
1355 simulate.fabScalar.rename.RMT.src2physical1[7:0]
1356 simulate.fabScalar.rename.RMT.src2physical2[7:0]
1357 simulate.fabScalar.rename.RMT.src2physical1F0[7:0]
1358 simulate.fabScalar.rename.RMT.src2physical1F1[7:0]
1359 simulate.fabScalar.rename.RMT.src2physical2F0[7:0]
1360 simulate.fabScalar.rename.RMT.src2physical2F1[7:0]
1361 simulate.fabScalar.rename.RMT.src3physical1[7:0]
1362 simulate.fabScalar.rename.RMT.src3physical2[7:0]
1363 simulate.fabScalar.rename.RMT.src3physical1F0[7:0]
1364 simulate.fabScalar.rename.RMT.src3physical1F1[7:0]
1365 simulate.fabScalar.rename.RMT.src3physical1F2[7:0]
1366 simulate.fabScalar.rename.RMT.src3physical2F0[7:0]
1367 simulate.fabScalar.rename.RMT.src3physical2F1[7:0]
1368 simulate.fabScalar.rename.RMT.src3physical2F2[7:0]
1369 simulate.fabScalar.rename.RMT.RenameMap.SRAM_DEPTH
1370 simulate.fabScalar.rename.RMT.RenameMap.SRAM_INDEX
1371 simulate.fabScalar.rename.RMT.RenameMap.SRAM_WIDTH
1372 simulate.fabScalar.rename.RMT.RenameMap.clk
1373 simulate.fabScalar.rename.RMT.RenameMap.reset
1374 simulate.fabScalar.rename.RMT.RenameMap.addr0_i[5:0]
1375 simulate.fabScalar.rename.RMT.RenameMap.addr1_i[5:0]
1376 simulate.fabScalar.rename.RMT.RenameMap.addr2_i[5:0]
1377 simulate.fabScalar.rename.RMT.RenameMap.addr3_i[5:0]
1378 simulate.fabScalar.rename.RMT.RenameMap.addr4_i[5:0]
1379 simulate.fabScalar.rename.RMT.RenameMap.addr5_i[5:0]
1380 simulate.fabScalar.rename.RMT.RenameMap.addr6_i[5:0]
1381 simulate.fabScalar.rename.RMT.RenameMap.addr7_i[5:0]
1382 simulate.fabScalar.rename.RMT.RenameMap.addr0wr_i[5:0]
1383 simulate.fabScalar.rename.RMT.RenameMap.addr1wr_i[5:0]
1384 simulate.fabScalar.rename.RMT.RenameMap.addr2wr_i[5:0]
1385 simulate.fabScalar.rename.RMT.RenameMap.addr3wr_i[5:0]
1386 simulate.fabScalar.rename.RMT.RenameMap.we0_i
1387 simulate.fabScalar.rename.RMT.RenameMap.we1_i
1388 simulate.fabScalar.rename.RMT.RenameMap.we2_i
1389 simulate.fabScalar.rename.RMT.RenameMap.we3_i
1390 simulate.fabScalar.rename.RMT.RenameMap.data0wr_i[6:0]
1391 simulate.fabScalar.rename.RMT.RenameMap.data1wr_i[6:0]
1392 simulate.fabScalar.rename.RMT.RenameMap.data2wr_i[6:0]
1393 simulate.fabScalar.rename.RMT.RenameMap.data3wr_i[6:0]
1394 simulate.fabScalar.rename.RMT.RenameMap.data0_o[6:0]
1395 simulate.fabScalar.rename.RMT.RenameMap.data1_o[6:0]
1396 simulate.fabScalar.rename.RMT.RenameMap.data2_o[6:0]
1397 simulate.fabScalar.rename.RMT.RenameMap.data3_o[6:0]
1398 simulate.fabScalar.rename.RMT.RenameMap.data4_o[6:0]
1399 simulate.fabScalar.rename.RMT.RenameMap.data5_o[6:0]
1400 simulate.fabScalar.rename.RMT.RenameMap.data6_o[6:0]
1401 simulate.fabScalar.rename.RMT.RenameMap.data7_o[6:0]
1402 simulate.fabScalar.rename.RMT.RenameMap.i
1403 simulate.fabScalar.rename.RMT.RMT_UPDATE.i
1404 simulate.fabScalar.rename.PACKET_FORMATION.inst0fu[1:0]
1405 simulate.fabScalar.rename.PACKET_FORMATION.inst0ldstSize[1:0]
1406 simulate.fabScalar.rename.PACKET_FORMATION.inst0immediate[16:0]
1407 simulate.fabScalar.rename.PACKET_FORMATION.inst0load
1408 simulate.fabScalar.rename.PACKET_FORMATION.inst0store
1409 simulate.fabScalar.rename.PACKET_FORMATION.inst0branch
1410 simulate.fabScalar.rename.PACKET_FORMATION.inst1fu[1:0]
1411 simulate.fabScalar.rename.PACKET_FORMATION.inst1ldstSize[1:0]
1412 simulate.fabScalar.rename.PACKET_FORMATION.inst1immediate[16:0]
1413 simulate.fabScalar.rename.PACKET_FORMATION.inst1load
1414 simulate.fabScalar.rename.PACKET_FORMATION.inst1store
1415 simulate.fabScalar.rename.PACKET_FORMATION.inst1branch
1416 simulate.fabScalar.rename.PACKET_FORMATION.inst2fu[1:0]
1417 simulate.fabScalar.rename.PACKET_FORMATION.inst2ldstSize[1:0]
1418 simulate.fabScalar.rename.PACKET_FORMATION.inst2immediate[16:0]
1419 simulate.fabScalar.rename.PACKET_FORMATION.inst2load
1420 simulate.fabScalar.rename.PACKET_FORMATION.inst2store
1421 simulate.fabScalar.rename.PACKET_FORMATION.inst2branch
1422 simulate.fabScalar.rename.PACKET_FORMATION.inst3fu[1:0]
1423 simulate.fabScalar.rename.PACKET_FORMATION.inst3ldstSize[1:0]
1424 simulate.fabScalar.rename.PACKET_FORMATION.inst3immediate[16:0]
1425 simulate.fabScalar.rename.PACKET_FORMATION.inst3load
1426 simulate.fabScalar.rename.PACKET_FORMATION.inst3store
1427 simulate.fabScalar.rename.PACKET_FORMATION.inst3branch
1428 simulate.fabScalar.renDis.renameReady_i
1429 simulate.fabScalar.renDis.renameReady_o
1430 simulate.fabScalar.dispatch.clk
1431 simulate.fabScalar.dispatch.reset
1432 simulate.fabScalar.dispatch.stall_i
1433 simulate.fabScalar.dispatch.renameReady_i
1434 simulate.fabScalar.dispatch.flagRecoverEX_i
1435 simulate.fabScalar.dispatch.ctrlVerified_i
1436 simulate.fabScalar.dispatch.ctrlVerifiedSMTid_i[1:0]
1437 simulate.fabScalar.dispatch.loadQueueCnt_i[5:0]
1438 simulate.fabScalar.dispatch.storeQueueCnt_i[5:0]
1439 simulate.fabScalar.dispatch.issueQueueCnt_i[5:0]
1440 simulate.fabScalar.dispatch.activeListCnt_i[7:0]
1441 simulate.fabScalar.dispatch.updatedBranchMask0_o[3:0]
1442 simulate.fabScalar.dispatch.updatedBranchMask1_o[3:0]
1443 simulate.fabScalar.dispatch.updatedBranchMask2_o[3:0]
1444 simulate.fabScalar.dispatch.updatedBranchMask3_o[3:0]
1445 simulate.fabScalar.dispatch.backEndReady_o
1446 simulate.fabScalar.dispatch.stallfrontEnd_o
1447 simulate.fabScalar.dispatch.inst0Load
1448 simulate.fabScalar.dispatch.inst0Store
1449 simulate.fabScalar.dispatch.inst1Load
1450 simulate.fabScalar.dispatch.inst1Store
1451 simulate.fabScalar.dispatch.inst2Load
1452 simulate.fabScalar.dispatch.inst2Store
1453 simulate.fabScalar.dispatch.inst3Load
1454 simulate.fabScalar.dispatch.inst3Store
1455 simulate.fabScalar.dispatch.loadCnt[2:0]
1456 simulate.fabScalar.dispatch.storeCnt[2:0]
1457 simulate.fabScalar.dispatch.stall0
1458 simulate.fabScalar.dispatch.stall1
1459 simulate.fabScalar.dispatch.stall2
1460 simulate.fabScalar.dispatch.stall3
1461 simulate.fabScalar.dispatch.stall4
1462 simulate.fabScalar.dispatch.branch0mask[3:0]
1463 simulate.fabScalar.dispatch.branch1mask[3:0]
1464 simulate.fabScalar.dispatch.branch2mask[3:0]
1465 simulate.fabScalar.dispatch.branch3mask[3:0]
1466 simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.i
1467 simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch0mask_t[3:0]
1468 simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch1mask_t[3:0]
1469 simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch2mask_t[3:0]
1470 simulate.fabScalar.dispatch.UPDATE_BRANCH_MASK.branch3mask_t[3:0]
1471 simulate.fabScalar.issueq.clk
1472 simulate.fabScalar.issueq.reset
1473 simulate.fabScalar.issueq.backEndReady_i
1474 simulate.fabScalar.issueq.inst0ALid_i[6:0]
1475 simulate.fabScalar.issueq.inst1ALid_i[6:0]
1476 simulate.fabScalar.issueq.inst2ALid_i[6:0]
1477 simulate.fabScalar.issueq.inst3ALid_i[6:0]
1478 simulate.fabScalar.issueq.lsqId0_i[4:0]
1479 simulate.fabScalar.issueq.lsqId1_i[4:0]
1480 simulate.fabScalar.issueq.lsqId2_i[4:0]
1481 simulate.fabScalar.issueq.lsqId3_i[4:0]
1482 simulate.fabScalar.issueq.phyRegRdy_i[95:0]
1483 simulate.fabScalar.issueq.rsr3Tag_i[7]
1484 simulate.fabScalar.issueq.rsr3Tag_i[6]
1485 simulate.fabScalar.issueq.rsr3Tag_i[5]
1486 simulate.fabScalar.issueq.rsr3Tag_i[4]
1487 simulate.fabScalar.issueq.rsr3Tag_i[3]
1488 simulate.fabScalar.issueq.rsr3Tag_i[2]
1489 simulate.fabScalar.issueq.rsr3Tag_i[1]
1490 simulate.fabScalar.issueq.rsr3Tag_i[0]
1491 simulate.fabScalar.issueq.ctrlVerified_i
1492 simulate.fabScalar.issueq.ctrlMispredict_i
1493 simulate.fabScalar.issueq.ctrlSMTid_i[1:0]
1494 simulate.fabScalar.issueq.cntInstIssueQ_o[5:0]
1495 simulate.fabScalar.issueq.rsr0Tag_o[6:0]
1496 simulate.fabScalar.issueq.rsr0TagValid_o
1497 simulate.fabScalar.issueq.rsr1Tag_o[6:0]
1498 simulate.fabScalar.issueq.rsr1TagValid_o
1499 simulate.fabScalar.issueq.rsr2Tag_o[6:0]
1500 simulate.fabScalar.issueq.rsr2TagValid_o
1501 simulate.fabScalar.issueq.grantedValid0_o
1502 simulate.fabScalar.issueq.grantedValid1_o
1503 simulate.fabScalar.issueq.grantedValid2_o
1504 simulate.fabScalar.issueq.grantedValid3_o
1505 simulate.fabScalar.issueq.SRC0_REG_VALID[31:0]
1506 simulate.fabScalar.issueq.SRC1_REG_VALID[31:0]
1507 simulate.fabScalar.issueq.ISSUEQ_FU[31][1:0]
1508 simulate.fabScalar.issueq.ISSUEQ_FU[30][1:0]
1509 simulate.fabScalar.issueq.ISSUEQ_FU[29][1:0]
1510 simulate.fabScalar.issueq.ISSUEQ_FU[28][1:0]
1511 simulate.fabScalar.issueq.ISSUEQ_FU[27][1:0]
1512 simulate.fabScalar.issueq.ISSUEQ_FU[26][1:0]
1513 simulate.fabScalar.issueq.ISSUEQ_FU[25][1:0]
1514 simulate.fabScalar.issueq.ISSUEQ_FU[24][1:0]
1515 simulate.fabScalar.issueq.ISSUEQ_FU[23][1:0]
1516 simulate.fabScalar.issueq.ISSUEQ_FU[22][1:0]
1517 simulate.fabScalar.issueq.ISSUEQ_FU[21][1:0]
1518 simulate.fabScalar.issueq.ISSUEQ_FU[20][1:0]
1519 simulate.fabScalar.issueq.ISSUEQ_FU[19][1:0]
1520 simulate.fabScalar.issueq.ISSUEQ_FU[18][1:0]
1521 simulate.fabScalar.issueq.ISSUEQ_FU[17][1:0]
1522 simulate.fabScalar.issueq.ISSUEQ_FU[16][1:0]
1523 simulate.fabScalar.issueq.ISSUEQ_FU[15][1:0]
1524 simulate.fabScalar.issueq.ISSUEQ_FU[14][1:0]
1525 simulate.fabScalar.issueq.ISSUEQ_FU[13][1:0]
1526 simulate.fabScalar.issueq.ISSUEQ_FU[12][1:0]
1527 simulate.fabScalar.issueq.ISSUEQ_FU[11][1:0]
1528 simulate.fabScalar.issueq.ISSUEQ_FU[10][1:0]
1529 simulate.fabScalar.issueq.ISSUEQ_FU[9][1:0]
1530 simulate.fabScalar.issueq.ISSUEQ_FU[8][1:0]
1531 simulate.fabScalar.issueq.ISSUEQ_FU[7][1:0]
1532 simulate.fabScalar.issueq.ISSUEQ_FU[6][1:0]
1533 simulate.fabScalar.issueq.ISSUEQ_FU[5][1:0]
1534 simulate.fabScalar.issueq.ISSUEQ_FU[4][1:0]
1535 simulate.fabScalar.issueq.ISSUEQ_FU[3][1:0]
1536 simulate.fabScalar.issueq.ISSUEQ_FU[2][1:0]
1537 simulate.fabScalar.issueq.ISSUEQ_FU[1][1:0]
1538 simulate.fabScalar.issueq.ISSUEQ_FU[0][1:0]
1539 simulate.fabScalar.issueq.BRANCH_MASK[31][3:0]
1540 simulate.fabScalar.issueq.BRANCH_MASK[30][3:0]
1541 simulate.fabScalar.issueq.BRANCH_MASK[29][3:0]
1542 simulate.fabScalar.issueq.BRANCH_MASK[28][3:0]
1543 simulate.fabScalar.issueq.BRANCH_MASK[27][3:0]
1544 simulate.fabScalar.issueq.BRANCH_MASK[26][3:0]
1545 simulate.fabScalar.issueq.BRANCH_MASK[25][3:0]
1546 simulate.fabScalar.issueq.BRANCH_MASK[24][3:0]
1547 simulate.fabScalar.issueq.BRANCH_MASK[23][3:0]
1548 simulate.fabScalar.issueq.BRANCH_MASK[22][3:0]
1549 simulate.fabScalar.issueq.BRANCH_MASK[21][3:0]
1550 simulate.fabScalar.issueq.BRANCH_MASK[20][3:0]
1551 simulate.fabScalar.issueq.BRANCH_MASK[19][3:0]
1552 simulate.fabScalar.issueq.BRANCH_MASK[18][3:0]
1553 simulate.fabScalar.issueq.BRANCH_MASK[17][3:0]
1554 simulate.fabScalar.issueq.BRANCH_MASK[16][3:0]
1555 simulate.fabScalar.issueq.BRANCH_MASK[15][3:0]
1556 simulate.fabScalar.issueq.BRANCH_MASK[14][3:0]
1557 simulate.fabScalar.issueq.BRANCH_MASK[13][3:0]
1558 simulate.fabScalar.issueq.BRANCH_MASK[12][3:0]
1559 simulate.fabScalar.issueq.BRANCH_MASK[11][3:0]
1560 simulate.fabScalar.issueq.BRANCH_MASK[10][3:0]
1561 simulate.fabScalar.issueq.BRANCH_MASK[9][3:0]
1562 simulate.fabScalar.issueq.BRANCH_MASK[8][3:0]
1563 simulate.fabScalar.issueq.BRANCH_MASK[7][3:0]
1564 simulate.fabScalar.issueq.BRANCH_MASK[6][3:0]
1565 simulate.fabScalar.issueq.BRANCH_MASK[5][3:0]
1566 simulate.fabScalar.issueq.BRANCH_MASK[4][3:0]
1567 simulate.fabScalar.issueq.BRANCH_MASK[3][3:0]
1568 simulate.fabScalar.issueq.BRANCH_MASK[2][3:0]
1569 simulate.fabScalar.issueq.BRANCH_MASK[1][3:0]
1570 simulate.fabScalar.issueq.BRANCH_MASK[0][3:0]
1571 simulate.fabScalar.issueq.ISSUEQ_SCHEDULED[31:0]
1572 simulate.fabScalar.issueq.ISSUEQ_VALID[31:0]
1573 simulate.fabScalar.issueq.freedValid0
1574 simulate.fabScalar.issueq.freedValid1
1575 simulate.fabScalar.issueq.freedValid2
1576 simulate.fabScalar.issueq.freedValid3
1577 simulate.fabScalar.issueq.freedEntry0[4:0]
1578 simulate.fabScalar.issueq.freedEntry1[4:0]
1579 simulate.fabScalar.issueq.freedEntry2[4:0]
1580 simulate.fabScalar.issueq.freedEntry3[4:0]
1581 simulate.fabScalar.issueq.freeEntry0[4:0]
1582 simulate.fabScalar.issueq.freeEntry1[4:0]
1583 simulate.fabScalar.issueq.freeEntry2[4:0]
1584 simulate.fabScalar.issueq.freeEntry3[4:0]
1585 simulate.fabScalar.issueq.issueqValid_normal[31:0]
1586 simulate.fabScalar.issueq.issueqValid_mispre[31:0]
1587 simulate.fabScalar.issueq.freedValid_mispre[31:0]
1588 simulate.fabScalar.issueq.issueqSchedule_normal[31:0]
1589 simulate.fabScalar.issueq.inst0Source1[7:0]
1590 simulate.fabScalar.issueq.inst0Source2[7:0]
1591 simulate.fabScalar.issueq.inst1Source1[7:0]
1592 simulate.fabScalar.issueq.inst1Source2[7:0]
1593 simulate.fabScalar.issueq.inst2Source1[7:0]
1594 simulate.fabScalar.issueq.inst2Source2[7:0]
1595 simulate.fabScalar.issueq.inst3Source1[7:0]
1596 simulate.fabScalar.issueq.inst3Source2[7:0]
1597 simulate.fabScalar.issueq.branch0mask[3:0]
1598 simulate.fabScalar.issueq.branch1mask[3:0]
1599 simulate.fabScalar.issueq.branch2mask[3:0]
1600 simulate.fabScalar.issueq.branch3mask[3:0]
1601 simulate.fabScalar.issueq.update_mask[3:0]
1602 simulate.fabScalar.issueq.newInsReady01
1603 simulate.fabScalar.issueq.newInsReady02
1604 simulate.fabScalar.issueq.newInsReady11
1605 simulate.fabScalar.issueq.newInsReady12
1606 simulate.fabScalar.issueq.newInsReady21
1607 simulate.fabScalar.issueq.newInsReady22
1608 simulate.fabScalar.issueq.newInsReady31
1609 simulate.fabScalar.issueq.newInsReady32
1610 simulate.fabScalar.issueq.src0RegValid_t0[31:0]
1611 simulate.fabScalar.issueq.src1RegValid_t0[31:0]
1612 simulate.fabScalar.issueq.src0RegValid_t1[31:0]
1613 simulate.fabScalar.issueq.src1RegValid_t1[31:0]
1614 simulate.fabScalar.issueq.grantedValid0
1615 simulate.fabScalar.issueq.grantedValid1
1616 simulate.fabScalar.issueq.grantedValid2
1617 simulate.fabScalar.issueq.grantedValid3
1618 simulate.fabScalar.issueq.grantedEntry0[4:0]
1619 simulate.fabScalar.issueq.grantedEntry1[4:0]
1620 simulate.fabScalar.issueq.grantedEntry2[4:0]
1621 simulate.fabScalar.issueq.grantedEntry3[4:0]
1622 simulate.fabScalar.issueq.grantedValid0_t
1623 simulate.fabScalar.issueq.grantedValid1_t
1624 simulate.fabScalar.issueq.grantedValid2_t
1625 simulate.fabScalar.issueq.grantedValid3_t
1626 simulate.fabScalar.issueq.grantedPC0[31:0]
1627 simulate.fabScalar.issueq.grantedPC1[31:0]
1628 simulate.fabScalar.issueq.grantedPC2[31:0]
1629 simulate.fabScalar.issueq.grantedPC3[31:0]
1630 simulate.fabScalar.issueq.freedValid02
1631 simulate.fabScalar.issueq.freedValid12
1632 simulate.fabScalar.issueq.freedValid22
1633 simulate.fabScalar.issueq.freedEntry02[4:0]
1634 simulate.fabScalar.issueq.freedEntry12[4:0]
1635 simulate.fabScalar.issueq.freedEntry22[4:0]
1636 simulate.fabScalar.issueq.rsr0Tag[6:0]
1637 simulate.fabScalar.issueq.rsr0TagValid
1638 simulate.fabScalar.issueq.rsr1Tag[6:0]
1639 simulate.fabScalar.issueq.rsr1TagValid
1640 simulate.fabScalar.issueq.rsr2Tag[6:0]
1641 simulate.fabScalar.issueq.rsr2TagValid
1642 simulate.fabScalar.issueq.granted0Dest[6:0]
1643 simulate.fabScalar.issueq.granted1Dest[6:0]
1644 simulate.fabScalar.issueq.granted2Dest[6:0]
1645 simulate.fabScalar.issueq.granted0Entry[4:0]
1646 simulate.fabScalar.issueq.granted1Entry[4:0]
1647 simulate.fabScalar.issueq.granted2Entry[4:0]
1648 simulate.fabScalar.issueq.rsr0Tag_t[7:0]
1649 simulate.fabScalar.issueq.rsr1Tag_t[7:0]
1650 simulate.fabScalar.issueq.rsr2Tag_t[7:0]
1651 simulate.fabScalar.issueq.payloadRAMData0[129:0]
1652 simulate.fabScalar.issueq.payloadRAMData1[129:0]
1653 simulate.fabScalar.issueq.payloadRAMData2[129:0]
1654 simulate.fabScalar.issueq.payloadRAMData3[129:0]
1655 simulate.fabScalar.issueq.payloadRAMwe0
1656 simulate.fabScalar.issueq.payloadRAMwe1
1657 simulate.fabScalar.issueq.payloadRAMwe2
1658 simulate.fabScalar.issueq.payloadRAMwe3
1659 simulate.fabScalar.issueq.payloadRAMDataWr0[129:0]
1660 simulate.fabScalar.issueq.payloadRAMDataWr1[129:0]
1661 simulate.fabScalar.issueq.payloadRAMDataWr2[129:0]
1662 simulate.fabScalar.issueq.payloadRAMDataWr3[129:0]
1663 simulate.fabScalar.issueq.src0_matchLines0[31:0]
1664 simulate.fabScalar.issueq.src0_matchLines1[31:0]
1665 simulate.fabScalar.issueq.src0_matchLines2[31:0]
1666 simulate.fabScalar.issueq.src0_matchLines3[31:0]
1667 simulate.fabScalar.issueq.src1_matchLines0[31:0]
1668 simulate.fabScalar.issueq.src1_matchLines1[31:0]
1669 simulate.fabScalar.issueq.src1_matchLines2[31:0]
1670 simulate.fabScalar.issueq.src1_matchLines3[31:0]
1671 simulate.fabScalar.issueq.CAM0we0
1672 simulate.fabScalar.issueq.CAM0we1
1673 simulate.fabScalar.issueq.CAM0we2
1674 simulate.fabScalar.issueq.CAM0we3
1675 simulate.fabScalar.issueq.CAM1we0
1676 simulate.fabScalar.issueq.CAM1we1
1677 simulate.fabScalar.issueq.CAM1we2
1678 simulate.fabScalar.issueq.CAM1we3
1679 simulate.fabScalar.issueq.payloadRAM.SRAM_DEPTH
1680 simulate.fabScalar.issueq.payloadRAM.SRAM_INDEX
1681 simulate.fabScalar.issueq.payloadRAM.SRAM_WIDTH
1682 simulate.fabScalar.issueq.payloadRAM.clk
1683 simulate.fabScalar.issueq.payloadRAM.reset
1684 simulate.fabScalar.issueq.payloadRAM.addr0_i[4:0]
1685 simulate.fabScalar.issueq.payloadRAM.addr1_i[4:0]
1686 simulate.fabScalar.issueq.payloadRAM.addr2_i[4:0]
1687 simulate.fabScalar.issueq.payloadRAM.addr3_i[4:0]
1688 simulate.fabScalar.issueq.payloadRAM.addr0wr_i[4:0]
1689 simulate.fabScalar.issueq.payloadRAM.addr1wr_i[4:0]
1690 simulate.fabScalar.issueq.payloadRAM.addr2wr_i[4:0]
1691 simulate.fabScalar.issueq.payloadRAM.addr3wr_i[4:0]
1692 simulate.fabScalar.issueq.payloadRAM.we0_i
1693 simulate.fabScalar.issueq.payloadRAM.we1_i
1694 simulate.fabScalar.issueq.payloadRAM.we2_i
1695 simulate.fabScalar.issueq.payloadRAM.we3_i
1696 simulate.fabScalar.issueq.payloadRAM.data0wr_i[129:0]
1697 simulate.fabScalar.issueq.payloadRAM.data1wr_i[129:0]
1698 simulate.fabScalar.issueq.payloadRAM.data2wr_i[129:0]
1699 simulate.fabScalar.issueq.payloadRAM.data3wr_i[129:0]
1700 simulate.fabScalar.issueq.payloadRAM.data0_o[129:0]
1701 simulate.fabScalar.issueq.payloadRAM.data1_o[129:0]
1702 simulate.fabScalar.issueq.payloadRAM.data2_o[129:0]
1703 simulate.fabScalar.issueq.payloadRAM.data3_o[129:0]
1704 simulate.fabScalar.issueq.payloadRAM.i
1705 simulate.fabScalar.issueq.src1cam.CAM_DEPTH
1706 simulate.fabScalar.issueq.src1cam.CAM_INDEX
1707 simulate.fabScalar.issueq.src1cam.CAM_WIDTH
1708 simulate.fabScalar.issueq.src1cam.clk
1709 simulate.fabScalar.issueq.src1cam.reset
1710 simulate.fabScalar.issueq.src1cam.tag0_i[6:0]
1711 simulate.fabScalar.issueq.src1cam.tag1_i[6:0]
1712 simulate.fabScalar.issueq.src1cam.tag2_i[6:0]
1713 simulate.fabScalar.issueq.src1cam.tag3_i[6]
1714 simulate.fabScalar.issueq.src1cam.tag3_i[5]
1715 simulate.fabScalar.issueq.src1cam.tag3_i[4]
1716 simulate.fabScalar.issueq.src1cam.tag3_i[3]
1717 simulate.fabScalar.issueq.src1cam.tag3_i[2]
1718 simulate.fabScalar.issueq.src1cam.tag3_i[1]
1719 simulate.fabScalar.issueq.src1cam.tag3_i[0]
1720 simulate.fabScalar.issueq.src1cam.addr0wr_i[4:0]
1721 simulate.fabScalar.issueq.src1cam.addr1wr_i[4:0]
1722 simulate.fabScalar.issueq.src1cam.addr2wr_i[4:0]
1723 simulate.fabScalar.issueq.src1cam.addr3wr_i[4:0]
1724 simulate.fabScalar.issueq.src1cam.we0_i
1725 simulate.fabScalar.issueq.src1cam.we1_i
1726 simulate.fabScalar.issueq.src1cam.we2_i
1727 simulate.fabScalar.issueq.src1cam.we3_i
1728 simulate.fabScalar.issueq.src1cam.tag0wr_i[6:0]
1729 simulate.fabScalar.issueq.src1cam.tag1wr_i[6:0]
1730 simulate.fabScalar.issueq.src1cam.tag2wr_i[6:0]
1731 simulate.fabScalar.issueq.src1cam.tag3wr_i[6:0]
1732 simulate.fabScalar.issueq.src1cam.match0_o[31:0]
1733 simulate.fabScalar.issueq.src1cam.match1_o[31:0]
1734 simulate.fabScalar.issueq.src1cam.match2_o[31:0]
1735 simulate.fabScalar.issueq.src1cam.match3_o[31:0]
1736 simulate.fabScalar.issueq.src1cam.cam[31][6:0]
1737 simulate.fabScalar.issueq.src1cam.cam[30][6:0]
1738 simulate.fabScalar.issueq.src1cam.cam[29][6:0]
1739 simulate.fabScalar.issueq.src1cam.cam[28][6:0]
1740 simulate.fabScalar.issueq.src1cam.cam[27][6:0]
1741 simulate.fabScalar.issueq.src1cam.cam[26][6:0]
1742 simulate.fabScalar.issueq.src1cam.cam[25][6:0]
1743 simulate.fabScalar.issueq.src1cam.cam[24][6:0]
1744 simulate.fabScalar.issueq.src1cam.cam[23][6:0]
1745 simulate.fabScalar.issueq.src1cam.cam[22][6:0]
1746 simulate.fabScalar.issueq.src1cam.cam[21][6:0]
1747 simulate.fabScalar.issueq.src1cam.cam[20][6:0]
1748 simulate.fabScalar.issueq.src1cam.cam[19][6:0]
1749 simulate.fabScalar.issueq.src1cam.cam[18][6:0]
1750 simulate.fabScalar.issueq.src1cam.cam[17][6:0]
1751 simulate.fabScalar.issueq.src1cam.cam[16][6:0]
1752 simulate.fabScalar.issueq.src1cam.cam[15][6:0]
1753 simulate.fabScalar.issueq.src1cam.cam[14][6:0]
1754 simulate.fabScalar.issueq.src1cam.cam[13][6:0]
1755 simulate.fabScalar.issueq.src1cam.cam[12][6:0]
1756 simulate.fabScalar.issueq.src1cam.cam[11][6:0]
1757 simulate.fabScalar.issueq.src1cam.cam[10][6:0]
1758 simulate.fabScalar.issueq.src1cam.cam[9][6:0]
1759 simulate.fabScalar.issueq.src1cam.cam[8][6:0]
1760 simulate.fabScalar.issueq.src1cam.cam[7][6:0]
1761 simulate.fabScalar.issueq.src1cam.cam[6][6:0]
1762 simulate.fabScalar.issueq.src1cam.cam[5][6:0]
1763 simulate.fabScalar.issueq.src1cam.cam[4][6:0]
1764 simulate.fabScalar.issueq.src1cam.cam[3][6:0]
1765 simulate.fabScalar.issueq.src1cam.cam[2][6:0]
1766 simulate.fabScalar.issueq.src1cam.cam[1][6:0]
1767 simulate.fabScalar.issueq.src1cam.cam[0][6:0]
1768 simulate.fabScalar.issueq.src1cam.i
1769 simulate.fabScalar.issueq.src0cam.CAM_DEPTH
1770 simulate.fabScalar.issueq.src0cam.CAM_INDEX
1771 simulate.fabScalar.issueq.src0cam.CAM_WIDTH
1772 simulate.fabScalar.issueq.src0cam.clk
1773 simulate.fabScalar.issueq.src0cam.reset
1774 simulate.fabScalar.issueq.src0cam.tag0_i[6:0]
1775 simulate.fabScalar.issueq.src0cam.tag1_i[6:0]
1776 simulate.fabScalar.issueq.src0cam.tag2_i[6:0]
1777 simulate.fabScalar.issueq.src0cam.tag3_i[6]
1778 simulate.fabScalar.issueq.src0cam.tag3_i[5]
1779 simulate.fabScalar.issueq.src0cam.tag3_i[4]
1780 simulate.fabScalar.issueq.src0cam.tag3_i[3]
1781 simulate.fabScalar.issueq.src0cam.tag3_i[2]
1782 simulate.fabScalar.issueq.src0cam.tag3_i[1]
1783 simulate.fabScalar.issueq.src0cam.tag3_i[0]
1784 simulate.fabScalar.issueq.src0cam.addr0wr_i[4:0]
1785 simulate.fabScalar.issueq.src0cam.addr1wr_i[4:0]
1786 simulate.fabScalar.issueq.src0cam.addr2wr_i[4:0]
1787 simulate.fabScalar.issueq.src0cam.addr3wr_i[4:0]
1788 simulate.fabScalar.issueq.src0cam.we0_i
1789 simulate.fabScalar.issueq.src0cam.we1_i
1790 simulate.fabScalar.issueq.src0cam.we2_i
1791 simulate.fabScalar.issueq.src0cam.we3_i
1792 simulate.fabScalar.issueq.src0cam.tag0wr_i[6:0]
1793 simulate.fabScalar.issueq.src0cam.tag1wr_i[6:0]
1794 simulate.fabScalar.issueq.src0cam.tag2wr_i[6:0]
1795 simulate.fabScalar.issueq.src0cam.tag3wr_i[6:0]
1796 simulate.fabScalar.issueq.src0cam.match0_o[31:0]
1797 simulate.fabScalar.issueq.src0cam.match1_o[31:0]
1798 simulate.fabScalar.issueq.src0cam.match2_o[31:0]
1799 simulate.fabScalar.issueq.src0cam.match3_o[31:0]
1800 simulate.fabScalar.issueq.src0cam.cam[31][6:0]
1801 simulate.fabScalar.issueq.src0cam.cam[30][6:0]
1802 simulate.fabScalar.issueq.src0cam.cam[29][6:0]
1803 simulate.fabScalar.issueq.src0cam.cam[28][6:0]
1804 simulate.fabScalar.issueq.src0cam.cam[27][6:0]
1805 simulate.fabScalar.issueq.src0cam.cam[26][6:0]
1806 simulate.fabScalar.issueq.src0cam.cam[25][6:0]
1807 simulate.fabScalar.issueq.src0cam.cam[24][6:0]
1808 simulate.fabScalar.issueq.src0cam.cam[23][6:0]
1809 simulate.fabScalar.issueq.src0cam.cam[22][6:0]
1810 simulate.fabScalar.issueq.src0cam.cam[21][6:0]
1811 simulate.fabScalar.issueq.src0cam.cam[20][6:0]
1812 simulate.fabScalar.issueq.src0cam.cam[19][6:0]
1813 simulate.fabScalar.issueq.src0cam.cam[18][6:0]
1814 simulate.fabScalar.issueq.src0cam.cam[17][6:0]
1815 simulate.fabScalar.issueq.src0cam.cam[16][6:0]
1816 simulate.fabScalar.issueq.src0cam.cam[15][6:0]
1817 simulate.fabScalar.issueq.src0cam.cam[14][6:0]
1818 simulate.fabScalar.issueq.src0cam.cam[13][6:0]
1819 simulate.fabScalar.issueq.src0cam.cam[12][6:0]
1820 simulate.fabScalar.issueq.src0cam.cam[11][6:0]
1821 simulate.fabScalar.issueq.src0cam.cam[10][6:0]
1822 simulate.fabScalar.issueq.src0cam.cam[9][6:0]
1823 simulate.fabScalar.issueq.src0cam.cam[8][6:0]
1824 simulate.fabScalar.issueq.src0cam.cam[7][6:0]
1825 simulate.fabScalar.issueq.src0cam.cam[6][6:0]
1826 simulate.fabScalar.issueq.src0cam.cam[5][6:0]
1827 simulate.fabScalar.issueq.src0cam.cam[4][6:0]
1828 simulate.fabScalar.issueq.src0cam.cam[3][6:0]
1829 simulate.fabScalar.issueq.src0cam.cam[2][6:0]
1830 simulate.fabScalar.issueq.src0cam.cam[1][6:0]
1831 simulate.fabScalar.issueq.src0cam.cam[0][6:0]
1832 simulate.fabScalar.issueq.src0cam.i
1833 simulate.fabScalar.issueq.issueQfreelist.clk
1834 simulate.fabScalar.issueq.issueQfreelist.reset
1835 simulate.fabScalar.issueq.issueQfreelist.ctrlVerified_i
1836 simulate.fabScalar.issueq.issueQfreelist.ctrlMispredict_i
1837 simulate.fabScalar.issueq.issueQfreelist.backEndReady_i
1838 simulate.fabScalar.issueq.issueQfreelist.grantedEntry0_i[4:0]
1839 simulate.fabScalar.issueq.issueQfreelist.grantedEntry1_i[4:0]
1840 simulate.fabScalar.issueq.issueQfreelist.grantedEntry2_i[4:0]
1841 simulate.fabScalar.issueq.issueQfreelist.grantedEntry3_i[4:0]
1842 simulate.fabScalar.issueq.issueQfreelist.grantedValid0_i
1843 simulate.fabScalar.issueq.issueQfreelist.grantedValid1_i
1844 simulate.fabScalar.issueq.issueQfreelist.grantedValid2_i
1845 simulate.fabScalar.issueq.issueQfreelist.grantedValid3_i
1846 simulate.fabScalar.issueq.issueQfreelist.freedEntry0_o[4:0]
1847 simulate.fabScalar.issueq.issueQfreelist.freedEntry1_o[4:0]
1848 simulate.fabScalar.issueq.issueQfreelist.freedEntry2_o[4:0]
1849 simulate.fabScalar.issueq.issueQfreelist.freedEntry3_o[4:0]
1850 simulate.fabScalar.issueq.issueQfreelist.freedValid0_o
1851 simulate.fabScalar.issueq.issueQfreelist.freedValid1_o
1852 simulate.fabScalar.issueq.issueQfreelist.freedValid2_o
1853 simulate.fabScalar.issueq.issueQfreelist.freedValid3_o
1854 simulate.fabScalar.issueq.issueQfreelist.freeEntry0_o[4:0]
1855 simulate.fabScalar.issueq.issueQfreelist.freeEntry1_o[4:0]
1856 simulate.fabScalar.issueq.issueQfreelist.freeEntry2_o[4:0]
1857 simulate.fabScalar.issueq.issueQfreelist.freeEntry3_o[4:0]
1858 simulate.fabScalar.issueq.issueQfreelist.cntInstIssueQ_o[5:0]
1859 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[31][4:0]
1860 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[30][4:0]
1861 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[29][4:0]
1862 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[28][4:0]
1863 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[27][4:0]
1864 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[26][4:0]
1865 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[25][4:0]
1866 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[24][4:0]
1867 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[23][4:0]
1868 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[22][4:0]
1869 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[21][4:0]
1870 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[20][4:0]
1871 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[19][4:0]
1872 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[18][4:0]
1873 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[17][4:0]
1874 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[16][4:0]
1875 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[15][4:0]
1876 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[14][4:0]
1877 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[13][4:0]
1878 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[12][4:0]
1879 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[11][4:0]
1880 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[10][4:0]
1881 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[9][4:0]
1882 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[8][4:0]
1883 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[7][4:0]
1884 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[6][4:0]
1885 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[5][4:0]
1886 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[4][4:0]
1887 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[3][4:0]
1888 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[2][4:0]
1889 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[1][4:0]
1890 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_FREELIST[0][4:0]
1891 simulate.fabScalar.issueq.issueQfreelist.headPtr[4:0]
1892 simulate.fabScalar.issueq.issueQfreelist.tailPtr[4:0]
1893 simulate.fabScalar.issueq.issueQfreelist.issueQCount[5:0]
1894 simulate.fabScalar.issueq.issueQfreelist.issueQCount_f[5:0]
1895 simulate.fabScalar.issueq.issueQfreelist.headptr_f[4:0]
1896 simulate.fabScalar.issueq.issueQfreelist.tailptr_f[4:0]
1897 simulate.fabScalar.issueq.issueQfreelist.i
1898 simulate.fabScalar.issueq.issueQfreelist.freedEntry0[4:0]
1899 simulate.fabScalar.issueq.issueQfreelist.freedEntry1[4:0]
1900 simulate.fabScalar.issueq.issueQfreelist.freedEntry2[4:0]
1901 simulate.fabScalar.issueq.issueQfreelist.freedEntry3[4:0]
1902 simulate.fabScalar.issueq.issueQfreelist.freedValid0
1903 simulate.fabScalar.issueq.issueQfreelist.freedValid1
1904 simulate.fabScalar.issueq.issueQfreelist.freedValid2
1905 simulate.fabScalar.issueq.issueQfreelist.freedValid3
1906 simulate.fabScalar.issueq.issueQfreelist.wr_index0[4:0]
1907 simulate.fabScalar.issueq.issueQfreelist.wr_index1[4:0]
1908 simulate.fabScalar.issueq.issueQfreelist.wr_index2[4:0]
1909 simulate.fabScalar.issueq.issueQfreelist.wr_index3[4:0]
1910 simulate.fabScalar.issueq.issueQfreelist.rd_index0[4:0]
1911 simulate.fabScalar.issueq.issueQfreelist.rd_index1[4:0]
1912 simulate.fabScalar.issueq.issueQfreelist.rd_index2[4:0]
1913 simulate.fabScalar.issueq.issueQfreelist.rd_index3[4:0]
1914 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.isWrap1
1915 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.diff1[5:0]
1916 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.diff2[5:0]
1917 simulate.fabScalar.issueq.issueQfreelist.ISSUEQ_COUNT.totalFreed[3:0]
1918 simulate.fabScalar.issueq.issueQfreelist.freeIq.clk
1919 simulate.fabScalar.issueq.issueQfreelist.freeIq.reset
1920 simulate.fabScalar.issueq.issueQfreelist.freeIq.ctrlVerified_i
1921 simulate.fabScalar.issueq.issueQfreelist.freeIq.ctrlMispredict_i
1922 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry0_i[4:0]
1923 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry1_i[4:0]
1924 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry2_i[4:0]
1925 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedEntry3_i[4:0]
1926 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid0_i
1927 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid1_i
1928 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid2_i
1929 simulate.fabScalar.issueq.issueQfreelist.freeIq.grantedValid3_i
1930 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry0_o[4:0]
1931 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry1_o[4:0]
1932 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry2_o[4:0]
1933 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry3_o[4:0]
1934 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid0_o
1935 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid1_o
1936 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid2_o
1937 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid3_o
1938 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar00
1939 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar01
1940 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar02
1941 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingScalar03
1942 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate00[4:0]
1943 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate01[4:0]
1944 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate02[4:0]
1945 simulate.fabScalar.issueq.issueQfreelist.freeIq.freeingCandidate03[4:0]
1946 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry0[4:0]
1947 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry1[4:0]
1948 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry2[4:0]
1949 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedEntry3[4:0]
1950 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid0
1951 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid1
1952 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid2
1953 simulate.fabScalar.issueq.issueQfreelist.freeIq.freedValid3
1954 simulate.fabScalar.issueq.issueQfreelist.freeIq.UPDATE_FREED_VECTOR.i
1955 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingScalar_o
1956 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingCandidate_o[4:0]
1957 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingScalar
1958 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock00_l1.freeingCandidate[4:0]
1959 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingScalar_o
1960 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingCandidate_o[4:0]
1961 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingScalar
1962 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock01_l1.freeingCandidate[4:0]
1963 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingScalar_o
1964 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingCandidate_o[4:0]
1965 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingScalar
1966 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock02_l1.freeingCandidate[4:0]
1967 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingScalar_o
1968 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingCandidate_o[4:0]
1969 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingScalar
1970 simulate.fabScalar.issueq.issueQfreelist.freeIq.selectFromBlock03_l1.freeingCandidate[4:0]
1971 simulate.fabScalar.issueq.UPDATE_BRANCH_MASK.k
1972 simulate.fabScalar.issueq.UPDATE_SRC_READY_BIT.i
1973 simulate.fabScalar.issueq.UPDATE_SRC_READY_BIT.j
1974 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_NORMAL.i
1975 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_NORMAL.k
1976 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_NORMAL.issueqValid_tmp[31:0]
1977 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_MISPRED.i
1978 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_MISPRED.k
1979 simulate.fabScalar.issueq.PREPARE_VALID_ARRAY_MISPRED.issueqValid_t[31:0]
1980 simulate.fabScalar.issueq.PREPARE_SCHEDULE_ARRAY.i
1981 simulate.fabScalar.issueq.PREPARE_SCHEDULE_ARRAY.issueqSchedule_tmp[31:0]
1982 simulate.fabScalar.issueq.newInstructions.i
1983 simulate.fabScalar.issueq.UPDATE_BRANCH_MASK_POSEDGE_CLK.l
1984 simulate.fabScalar.issueq.preparing_request_vector_for_FU0.k
1985 simulate.fabScalar.issueq.select0.clk
1986 simulate.fabScalar.issueq.select0.reset
1987 simulate.fabScalar.issueq.select0.grant_i
1988 simulate.fabScalar.issueq.select0.grantedValid_o
1989 simulate.fabScalar.issueq.select0.grantedEntry_o[4:0]
1990 simulate.fabScalar.issueq.select0.grantedEntry[4:0]
1991 simulate.fabScalar.issueq.select0.reqOut_u0_0
1992 simulate.fabScalar.issueq.select0.reqOut_u0_1
1993 simulate.fabScalar.issueq.select0.reqOut_u0_2
1994 simulate.fabScalar.issueq.select0.reqOut_u0_3
1995 simulate.fabScalar.issueq.select0.reqOut_u1_0
1996 simulate.fabScalar.issueq.select0.grantIn_u0_0
1997 simulate.fabScalar.issueq.select0.grantIn_u0_1
1998 simulate.fabScalar.issueq.select0.grantIn_u0_2
1999 simulate.fabScalar.issueq.select0.grantIn_u0_3
2000 simulate.fabScalar.issueq.select0.grantIn_u1_0
2001 simulate.fabScalar.issueq.select0.i
2002 simulate.fabScalar.issueq.select0.grantEncoder.ENCODER_WIDTH
2003 simulate.fabScalar.issueq.select0.grantEncoder.ENCODER_WIDTH_LOG
2004 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[31]
2005 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[30]
2006 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[29]
2007 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[28]
2008 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[27]
2009 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[26]
2010 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[25]
2011 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[24]
2012 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[23]
2013 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[22]
2014 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[21]
2015 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[20]
2016 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[19]
2017 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[18]
2018 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[17]
2019 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[16]
2020 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[15]
2021 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[14]
2022 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[13]
2023 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[12]
2024 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[11]
2025 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[10]
2026 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[9]
2027 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[8]
2028 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[7]
2029 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[6]
2030 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[5]
2031 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[4]
2032 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[3]
2033 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[2]
2034 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[1]
2035 simulate.fabScalar.issueq.select0.grantEncoder.vector_i[0]
2036 simulate.fabScalar.issueq.select0.grantEncoder.encoded_o[4:0]
2037 simulate.fabScalar.issueq.select0.grantEncoder.s[31][4:0]
2038 simulate.fabScalar.issueq.select0.grantEncoder.s[30][4:0]
2039 simulate.fabScalar.issueq.select0.grantEncoder.s[29][4:0]
2040 simulate.fabScalar.issueq.select0.grantEncoder.s[28][4:0]
2041 simulate.fabScalar.issueq.select0.grantEncoder.s[27][4:0]
2042 simulate.fabScalar.issueq.select0.grantEncoder.s[26][4:0]
2043 simulate.fabScalar.issueq.select0.grantEncoder.s[25][4:0]
2044 simulate.fabScalar.issueq.select0.grantEncoder.s[24][4:0]
2045 simulate.fabScalar.issueq.select0.grantEncoder.s[23][4:0]
2046 simulate.fabScalar.issueq.select0.grantEncoder.s[22][4:0]
2047 simulate.fabScalar.issueq.select0.grantEncoder.s[21][4:0]
2048 simulate.fabScalar.issueq.select0.grantEncoder.s[20][4:0]
2049 simulate.fabScalar.issueq.select0.grantEncoder.s[19][4:0]
2050 simulate.fabScalar.issueq.select0.grantEncoder.s[18][4:0]
2051 simulate.fabScalar.issueq.select0.grantEncoder.s[17][4:0]
2052 simulate.fabScalar.issueq.select0.grantEncoder.s[16][4:0]
2053 simulate.fabScalar.issueq.select0.grantEncoder.s[15][4:0]
2054 simulate.fabScalar.issueq.select0.grantEncoder.s[14][4:0]
2055 simulate.fabScalar.issueq.select0.grantEncoder.s[13][4:0]
2056 simulate.fabScalar.issueq.select0.grantEncoder.s[12][4:0]
2057 simulate.fabScalar.issueq.select0.grantEncoder.s[11][4:0]
2058 simulate.fabScalar.issueq.select0.grantEncoder.s[10][4:0]
2059 simulate.fabScalar.issueq.select0.grantEncoder.s[9][4:0]
2060 simulate.fabScalar.issueq.select0.grantEncoder.s[8][4:0]
2061 simulate.fabScalar.issueq.select0.grantEncoder.s[7][4:0]
2062 simulate.fabScalar.issueq.select0.grantEncoder.s[6][4:0]
2063 simulate.fabScalar.issueq.select0.grantEncoder.s[5][4:0]
2064 simulate.fabScalar.issueq.select0.grantEncoder.s[4][4:0]
2065 simulate.fabScalar.issueq.select0.grantEncoder.s[3][4:0]
2066 simulate.fabScalar.issueq.select0.grantEncoder.s[2][4:0]
2067 simulate.fabScalar.issueq.select0.grantEncoder.s[1][4:0]
2068 simulate.fabScalar.issueq.select0.grantEncoder.s[0][4:0]
2069 simulate.fabScalar.issueq.select0.grantEncoder.t[31][4:0]
2070 simulate.fabScalar.issueq.select0.grantEncoder.t[30][4:0]
2071 simulate.fabScalar.issueq.select0.grantEncoder.t[29][4:0]
2072 simulate.fabScalar.issueq.select0.grantEncoder.t[28][4:0]
2073 simulate.fabScalar.issueq.select0.grantEncoder.t[27][4:0]
2074 simulate.fabScalar.issueq.select0.grantEncoder.t[26][4:0]
2075 simulate.fabScalar.issueq.select0.grantEncoder.t[25][4:0]
2076 simulate.fabScalar.issueq.select0.grantEncoder.t[24][4:0]
2077 simulate.fabScalar.issueq.select0.grantEncoder.t[23][4:0]
2078 simulate.fabScalar.issueq.select0.grantEncoder.t[22][4:0]
2079 simulate.fabScalar.issueq.select0.grantEncoder.t[21][4:0]
2080 simulate.fabScalar.issueq.select0.grantEncoder.t[20][4:0]
2081 simulate.fabScalar.issueq.select0.grantEncoder.t[19][4:0]
2082 simulate.fabScalar.issueq.select0.grantEncoder.t[18][4:0]
2083 simulate.fabScalar.issueq.select0.grantEncoder.t[17][4:0]
2084 simulate.fabScalar.issueq.select0.grantEncoder.t[16][4:0]
2085 simulate.fabScalar.issueq.select0.grantEncoder.t[15][4:0]
2086 simulate.fabScalar.issueq.select0.grantEncoder.t[14][4:0]
2087 simulate.fabScalar.issueq.select0.grantEncoder.t[13][4:0]
2088 simulate.fabScalar.issueq.select0.grantEncoder.t[12][4:0]
2089 simulate.fabScalar.issueq.select0.grantEncoder.t[11][4:0]
2090 simulate.fabScalar.issueq.select0.grantEncoder.t[10][4:0]
2091 simulate.fabScalar.issueq.select0.grantEncoder.t[9][4:0]
2092 simulate.fabScalar.issueq.select0.grantEncoder.t[8][4:0]
2093 simulate.fabScalar.issueq.select0.grantEncoder.t[7][4:0]
2094 simulate.fabScalar.issueq.select0.grantEncoder.t[6][4:0]
2095 simulate.fabScalar.issueq.select0.grantEncoder.t[5][4:0]
2096 simulate.fabScalar.issueq.select0.grantEncoder.t[4][4:0]
2097 simulate.fabScalar.issueq.select0.grantEncoder.t[3][4:0]
2098 simulate.fabScalar.issueq.select0.grantEncoder.t[2][4:0]
2099 simulate.fabScalar.issueq.select0.grantEncoder.t[1][4:0]
2100 simulate.fabScalar.issueq.select0.grantEncoder.t[0][4:0]
2101 simulate.fabScalar.issueq.select0.grantEncoder.u[4][31:0]
2102 simulate.fabScalar.issueq.select0.grantEncoder.u[3][31:0]
2103 simulate.fabScalar.issueq.select0.grantEncoder.u[2][31:0]
2104 simulate.fabScalar.issueq.select0.grantEncoder.u[1][31:0]
2105 simulate.fabScalar.issueq.select0.grantEncoder.u[0][31:0]
2106 simulate.fabScalar.issueq.select0.grantEncoder.encoded[4:0]
2107 simulate.fabScalar.issueq.select0.grantEncoder.i
2108 simulate.fabScalar.issueq.select0.grantEncoder.j
2109 simulate.fabScalar.issueq.select0.U0_0.req0_i
2110 simulate.fabScalar.issueq.select0.U0_0.req1_i
2111 simulate.fabScalar.issueq.select0.U0_0.req2_i
2112 simulate.fabScalar.issueq.select0.U0_0.req3_i
2113 simulate.fabScalar.issueq.select0.U0_0.req4_i
2114 simulate.fabScalar.issueq.select0.U0_0.req5_i
2115 simulate.fabScalar.issueq.select0.U0_0.req6_i
2116 simulate.fabScalar.issueq.select0.U0_0.req7_i
2117 simulate.fabScalar.issueq.select0.U0_0.grant_i
2118 simulate.fabScalar.issueq.select0.U0_0.grant0_o
2119 simulate.fabScalar.issueq.select0.U0_0.grant1_o
2120 simulate.fabScalar.issueq.select0.U0_0.grant2_o
2121 simulate.fabScalar.issueq.select0.U0_0.grant3_o
2122 simulate.fabScalar.issueq.select0.U0_0.grant4_o
2123 simulate.fabScalar.issueq.select0.U0_0.grant5_o
2124 simulate.fabScalar.issueq.select0.U0_0.grant6_o
2125 simulate.fabScalar.issueq.select0.U0_0.grant7_o
2126 simulate.fabScalar.issueq.select0.U0_0.req_o
2127 simulate.fabScalar.issueq.select0.U0_0.req[7:0]
2128 simulate.fabScalar.issueq.select0.U0_0.grant[7:0]
2129 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.ENCODER_WIDTH
2130 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.vector_i[7:0]
2131 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.vector_o[7:0]
2132 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.mask[7:0]
2133 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.vector[7:0]
2134 simulate.fabScalar.issueq.select0.U0_0.selectBlockPEncoder.j
2135 simulate.fabScalar.issueq.select0.U0_1.req0_i
2136 simulate.fabScalar.issueq.select0.U0_1.req1_i
2137 simulate.fabScalar.issueq.select0.U0_1.req2_i
2138 simulate.fabScalar.issueq.select0.U0_1.req3_i
2139 simulate.fabScalar.issueq.select0.U0_1.req4_i
2140 simulate.fabScalar.issueq.select0.U0_1.req5_i
2141 simulate.fabScalar.issueq.select0.U0_1.req6_i
2142 simulate.fabScalar.issueq.select0.U0_1.req7_i
2143 simulate.fabScalar.issueq.select0.U0_1.grant_i
2144 simulate.fabScalar.issueq.select0.U0_1.grant0_o
2145 simulate.fabScalar.issueq.select0.U0_1.grant1_o
2146 simulate.fabScalar.issueq.select0.U0_1.grant2_o
2147 simulate.fabScalar.issueq.select0.U0_1.grant3_o
2148 simulate.fabScalar.issueq.select0.U0_1.grant4_o
2149 simulate.fabScalar.issueq.select0.U0_1.grant5_o
2150 simulate.fabScalar.issueq.select0.U0_1.grant6_o
2151 simulate.fabScalar.issueq.select0.U0_1.grant7_o
2152 simulate.fabScalar.issueq.select0.U0_1.req_o
2153 simulate.fabScalar.issueq.select0.U0_1.req[7:0]
2154 simulate.fabScalar.issueq.select0.U0_1.grant[7:0]
2155 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.ENCODER_WIDTH
2156 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.vector_i[7:0]
2157 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.vector_o[7:0]
2158 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.mask[7:0]
2159 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.vector[7:0]
2160 simulate.fabScalar.issueq.select0.U0_1.selectBlockPEncoder.j
2161 simulate.fabScalar.issueq.select0.U0_2.req0_i
2162 simulate.fabScalar.issueq.select0.U0_2.req1_i
2163 simulate.fabScalar.issueq.select0.U0_2.req2_i
2164 simulate.fabScalar.issueq.select0.U0_2.req3_i
2165 simulate.fabScalar.issueq.select0.U0_2.req4_i
2166 simulate.fabScalar.issueq.select0.U0_2.req5_i
2167 simulate.fabScalar.issueq.select0.U0_2.req6_i
2168 simulate.fabScalar.issueq.select0.U0_2.req7_i
2169 simulate.fabScalar.issueq.select0.U0_2.grant_i
2170 simulate.fabScalar.issueq.select0.U0_2.grant0_o
2171 simulate.fabScalar.issueq.select0.U0_2.grant1_o
2172 simulate.fabScalar.issueq.select0.U0_2.grant2_o
2173 simulate.fabScalar.issueq.select0.U0_2.grant3_o
2174 simulate.fabScalar.issueq.select0.U0_2.grant4_o
2175 simulate.fabScalar.issueq.select0.U0_2.grant5_o
2176 simulate.fabScalar.issueq.select0.U0_2.grant6_o
2177 simulate.fabScalar.issueq.select0.U0_2.grant7_o
2178 simulate.fabScalar.issueq.select0.U0_2.req_o
2179 simulate.fabScalar.issueq.select0.U0_2.req[7:0]
2180 simulate.fabScalar.issueq.select0.U0_2.grant[7:0]
2181 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.ENCODER_WIDTH
2182 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.vector_i[7:0]
2183 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.vector_o[7:0]
2184 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.mask[7:0]
2185 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.vector[7:0]
2186 simulate.fabScalar.issueq.select0.U0_2.selectBlockPEncoder.j
2187 simulate.fabScalar.issueq.select0.U0_3.req0_i
2188 simulate.fabScalar.issueq.select0.U0_3.req1_i
2189 simulate.fabScalar.issueq.select0.U0_3.req2_i
2190 simulate.fabScalar.issueq.select0.U0_3.req3_i
2191 simulate.fabScalar.issueq.select0.U0_3.req4_i
2192 simulate.fabScalar.issueq.select0.U0_3.req5_i
2193 simulate.fabScalar.issueq.select0.U0_3.req6_i
2194 simulate.fabScalar.issueq.select0.U0_3.req7_i
2195 simulate.fabScalar.issueq.select0.U0_3.grant_i
2196 simulate.fabScalar.issueq.select0.U0_3.grant0_o
2197 simulate.fabScalar.issueq.select0.U0_3.grant1_o
2198 simulate.fabScalar.issueq.select0.U0_3.grant2_o
2199 simulate.fabScalar.issueq.select0.U0_3.grant3_o
2200 simulate.fabScalar.issueq.select0.U0_3.grant4_o
2201 simulate.fabScalar.issueq.select0.U0_3.grant5_o
2202 simulate.fabScalar.issueq.select0.U0_3.grant6_o
2203 simulate.fabScalar.issueq.select0.U0_3.grant7_o
2204 simulate.fabScalar.issueq.select0.U0_3.req_o
2205 simulate.fabScalar.issueq.select0.U0_3.req[7:0]
2206 simulate.fabScalar.issueq.select0.U0_3.grant[7:0]
2207 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.ENCODER_WIDTH
2208 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.vector_i[7:0]
2209 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.vector_o[7:0]
2210 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.mask[7:0]
2211 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.vector[7:0]
2212 simulate.fabScalar.issueq.select0.U0_3.selectBlockPEncoder.j
2213 simulate.fabScalar.issueq.select0.U1_0.req0_i
2214 simulate.fabScalar.issueq.select0.U1_0.req1_i
2215 simulate.fabScalar.issueq.select0.U1_0.req2_i
2216 simulate.fabScalar.issueq.select0.U1_0.req3_i
2217 simulate.fabScalar.issueq.select0.U1_0.grant_i
2218 simulate.fabScalar.issueq.select0.U1_0.grant0_o
2219 simulate.fabScalar.issueq.select0.U1_0.grant1_o
2220 simulate.fabScalar.issueq.select0.U1_0.grant2_o
2221 simulate.fabScalar.issueq.select0.U1_0.grant3_o
2222 simulate.fabScalar.issueq.select0.U1_0.req_o
2223 simulate.fabScalar.issueq.select0.U1_0.req[3:0]
2224 simulate.fabScalar.issueq.select0.U1_0.grant[3:0]
2225 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.ENCODER_WIDTH
2226 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.vector_i[3:0]
2227 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.vector_o[3:0]
2228 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.mask[3:0]
2229 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.vector[3:0]
2230 simulate.fabScalar.issueq.select0.U1_0.selectBlockPEncoder.j
2231 simulate.fabScalar.issueq.preparing_request_vector_for_FU1.k
2232 simulate.fabScalar.issueq.select1.clk
2233 simulate.fabScalar.issueq.select1.reset
2234 simulate.fabScalar.issueq.select1.grant_i
2235 simulate.fabScalar.issueq.select1.grantedValid_o
2236 simulate.fabScalar.issueq.select1.grantedEntry_o[4:0]
2237 simulate.fabScalar.issueq.select1.grantedEntry[4:0]
2238 simulate.fabScalar.issueq.select1.reqOut_u0_0
2239 simulate.fabScalar.issueq.select1.reqOut_u0_1
2240 simulate.fabScalar.issueq.select1.reqOut_u0_2
2241 simulate.fabScalar.issueq.select1.reqOut_u0_3
2242 simulate.fabScalar.issueq.select1.reqOut_u1_0
2243 simulate.fabScalar.issueq.select1.grantIn_u0_0
2244 simulate.fabScalar.issueq.select1.grantIn_u0_1
2245 simulate.fabScalar.issueq.select1.grantIn_u0_2
2246 simulate.fabScalar.issueq.select1.grantIn_u0_3
2247 simulate.fabScalar.issueq.select1.grantIn_u1_0
2248 simulate.fabScalar.issueq.select1.i
2249 simulate.fabScalar.issueq.select1.grantEncoder.ENCODER_WIDTH
2250 simulate.fabScalar.issueq.select1.grantEncoder.ENCODER_WIDTH_LOG
2251 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[31]
2252 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[30]
2253 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[29]
2254 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[28]
2255 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[27]
2256 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[26]
2257 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[25]
2258 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[24]
2259 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[23]
2260 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[22]
2261 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[21]
2262 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[20]
2263 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[19]
2264 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[18]
2265 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[17]
2266 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[16]
2267 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[15]
2268 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[14]
2269 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[13]
2270 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[12]
2271 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[11]
2272 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[10]
2273 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[9]
2274 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[8]
2275 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[7]
2276 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[6]
2277 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[5]
2278 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[4]
2279 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[3]
2280 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[2]
2281 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[1]
2282 simulate.fabScalar.issueq.select1.grantEncoder.vector_i[0]
2283 simulate.fabScalar.issueq.select1.grantEncoder.encoded_o[4:0]
2284 simulate.fabScalar.issueq.select1.grantEncoder.s[31][4:0]
2285 simulate.fabScalar.issueq.select1.grantEncoder.s[30][4:0]
2286 simulate.fabScalar.issueq.select1.grantEncoder.s[29][4:0]
2287 simulate.fabScalar.issueq.select1.grantEncoder.s[28][4:0]
2288 simulate.fabScalar.issueq.select1.grantEncoder.s[27][4:0]
2289 simulate.fabScalar.issueq.select1.grantEncoder.s[26][4:0]
2290 simulate.fabScalar.issueq.select1.grantEncoder.s[25][4:0]
2291 simulate.fabScalar.issueq.select1.grantEncoder.s[24][4:0]
2292 simulate.fabScalar.issueq.select1.grantEncoder.s[23][4:0]
2293 simulate.fabScalar.issueq.select1.grantEncoder.s[22][4:0]
2294 simulate.fabScalar.issueq.select1.grantEncoder.s[21][4:0]
2295 simulate.fabScalar.issueq.select1.grantEncoder.s[20][4:0]
2296 simulate.fabScalar.issueq.select1.grantEncoder.s[19][4:0]
2297 simulate.fabScalar.issueq.select1.grantEncoder.s[18][4:0]
2298 simulate.fabScalar.issueq.select1.grantEncoder.s[17][4:0]
2299 simulate.fabScalar.issueq.select1.grantEncoder.s[16][4:0]
2300 simulate.fabScalar.issueq.select1.grantEncoder.s[15][4:0]
2301 simulate.fabScalar.issueq.select1.grantEncoder.s[14][4:0]
2302 simulate.fabScalar.issueq.select1.grantEncoder.s[13][4:0]
2303 simulate.fabScalar.issueq.select1.grantEncoder.s[12][4:0]
2304 simulate.fabScalar.issueq.select1.grantEncoder.s[11][4:0]
2305 simulate.fabScalar.issueq.select1.grantEncoder.s[10][4:0]
2306 simulate.fabScalar.issueq.select1.grantEncoder.s[9][4:0]
2307 simulate.fabScalar.issueq.select1.grantEncoder.s[8][4:0]
2308 simulate.fabScalar.issueq.select1.grantEncoder.s[7][4:0]
2309 simulate.fabScalar.issueq.select1.grantEncoder.s[6][4:0]
2310 simulate.fabScalar.issueq.select1.grantEncoder.s[5][4:0]
2311 simulate.fabScalar.issueq.select1.grantEncoder.s[4][4:0]
2312 simulate.fabScalar.issueq.select1.grantEncoder.s[3][4:0]
2313 simulate.fabScalar.issueq.select1.grantEncoder.s[2][4:0]
2314 simulate.fabScalar.issueq.select1.grantEncoder.s[1][4:0]
2315 simulate.fabScalar.issueq.select1.grantEncoder.s[0][4:0]
2316 simulate.fabScalar.issueq.select1.grantEncoder.t[31][4:0]
2317 simulate.fabScalar.issueq.select1.grantEncoder.t[30][4:0]
2318 simulate.fabScalar.issueq.select1.grantEncoder.t[29][4:0]
2319 simulate.fabScalar.issueq.select1.grantEncoder.t[28][4:0]
2320 simulate.fabScalar.issueq.select1.grantEncoder.t[27][4:0]
2321 simulate.fabScalar.issueq.select1.grantEncoder.t[26][4:0]
2322 simulate.fabScalar.issueq.select1.grantEncoder.t[25][4:0]
2323 simulate.fabScalar.issueq.select1.grantEncoder.t[24][4:0]
2324 simulate.fabScalar.issueq.select1.grantEncoder.t[23][4:0]
2325 simulate.fabScalar.issueq.select1.grantEncoder.t[22][4:0]
2326 simulate.fabScalar.issueq.select1.grantEncoder.t[21][4:0]
2327 simulate.fabScalar.issueq.select1.grantEncoder.t[20][4:0]
2328 simulate.fabScalar.issueq.select1.grantEncoder.t[19][4:0]
2329 simulate.fabScalar.issueq.select1.grantEncoder.t[18][4:0]
2330 simulate.fabScalar.issueq.select1.grantEncoder.t[17][4:0]
2331 simulate.fabScalar.issueq.select1.grantEncoder.t[16][4:0]
2332 simulate.fabScalar.issueq.select1.grantEncoder.t[15][4:0]
2333 simulate.fabScalar.issueq.select1.grantEncoder.t[14][4:0]
2334 simulate.fabScalar.issueq.select1.grantEncoder.t[13][4:0]
2335 simulate.fabScalar.issueq.select1.grantEncoder.t[12][4:0]
2336 simulate.fabScalar.issueq.select1.grantEncoder.t[11][4:0]
2337 simulate.fabScalar.issueq.select1.grantEncoder.t[10][4:0]
2338 simulate.fabScalar.issueq.select1.grantEncoder.t[9][4:0]
2339 simulate.fabScalar.issueq.select1.grantEncoder.t[8][4:0]
2340 simulate.fabScalar.issueq.select1.grantEncoder.t[7][4:0]
2341 simulate.fabScalar.issueq.select1.grantEncoder.t[6][4:0]
2342 simulate.fabScalar.issueq.select1.grantEncoder.t[5][4:0]
2343 simulate.fabScalar.issueq.select1.grantEncoder.t[4][4:0]
2344 simulate.fabScalar.issueq.select1.grantEncoder.t[3][4:0]
2345 simulate.fabScalar.issueq.select1.grantEncoder.t[2][4:0]
2346 simulate.fabScalar.issueq.select1.grantEncoder.t[1][4:0]
2347 simulate.fabScalar.issueq.select1.grantEncoder.t[0][4:0]
2348 simulate.fabScalar.issueq.select1.grantEncoder.u[4][31:0]
2349 simulate.fabScalar.issueq.select1.grantEncoder.u[3][31:0]
2350 simulate.fabScalar.issueq.select1.grantEncoder.u[2][31:0]
2351 simulate.fabScalar.issueq.select1.grantEncoder.u[1][31:0]
2352 simulate.fabScalar.issueq.select1.grantEncoder.u[0][31:0]
2353 simulate.fabScalar.issueq.select1.grantEncoder.encoded[4:0]
2354 simulate.fabScalar.issueq.select1.grantEncoder.i
2355 simulate.fabScalar.issueq.select1.grantEncoder.j
2356 simulate.fabScalar.issueq.select1.U0_0.req0_i
2357 simulate.fabScalar.issueq.select1.U0_0.req1_i
2358 simulate.fabScalar.issueq.select1.U0_0.req2_i
2359 simulate.fabScalar.issueq.select1.U0_0.req3_i
2360 simulate.fabScalar.issueq.select1.U0_0.req4_i
2361 simulate.fabScalar.issueq.select1.U0_0.req5_i
2362 simulate.fabScalar.issueq.select1.U0_0.req6_i
2363 simulate.fabScalar.issueq.select1.U0_0.req7_i
2364 simulate.fabScalar.issueq.select1.U0_0.grant_i
2365 simulate.fabScalar.issueq.select1.U0_0.grant0_o
2366 simulate.fabScalar.issueq.select1.U0_0.grant1_o
2367 simulate.fabScalar.issueq.select1.U0_0.grant2_o
2368 simulate.fabScalar.issueq.select1.U0_0.grant3_o
2369 simulate.fabScalar.issueq.select1.U0_0.grant4_o
2370 simulate.fabScalar.issueq.select1.U0_0.grant5_o
2371 simulate.fabScalar.issueq.select1.U0_0.grant6_o
2372 simulate.fabScalar.issueq.select1.U0_0.grant7_o
2373 simulate.fabScalar.issueq.select1.U0_0.req_o
2374 simulate.fabScalar.issueq.select1.U0_0.req[7:0]
2375 simulate.fabScalar.issueq.select1.U0_0.grant[7:0]
2376 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.ENCODER_WIDTH
2377 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.vector_i[7:0]
2378 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.vector_o[7:0]
2379 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.mask[7:0]
2380 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.vector[7:0]
2381 simulate.fabScalar.issueq.select1.U0_0.selectBlockPEncoder.j
2382 simulate.fabScalar.issueq.select1.U0_1.req0_i
2383 simulate.fabScalar.issueq.select1.U0_1.req1_i
2384 simulate.fabScalar.issueq.select1.U0_1.req2_i
2385 simulate.fabScalar.issueq.select1.U0_1.req3_i
2386 simulate.fabScalar.issueq.select1.U0_1.req4_i
2387 simulate.fabScalar.issueq.select1.U0_1.req5_i
2388 simulate.fabScalar.issueq.select1.U0_1.req6_i
2389 simulate.fabScalar.issueq.select1.U0_1.req7_i
2390 simulate.fabScalar.issueq.select1.U0_1.grant_i
2391 simulate.fabScalar.issueq.select1.U0_1.grant0_o
2392 simulate.fabScalar.issueq.select1.U0_1.grant1_o
2393 simulate.fabScalar.issueq.select1.U0_1.grant2_o
2394 simulate.fabScalar.issueq.select1.U0_1.grant3_o
2395 simulate.fabScalar.issueq.select1.U0_1.grant4_o
2396 simulate.fabScalar.issueq.select1.U0_1.grant5_o
2397 simulate.fabScalar.issueq.select1.U0_1.grant6_o
2398 simulate.fabScalar.issueq.select1.U0_1.grant7_o
2399 simulate.fabScalar.issueq.select1.U0_1.req_o
2400 simulate.fabScalar.issueq.select1.U0_1.req[7:0]
2401 simulate.fabScalar.issueq.select1.U0_1.grant[7:0]
2402 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.ENCODER_WIDTH
2403 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.vector_i[7:0]
2404 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.vector_o[7:0]
2405 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.mask[7:0]
2406 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.vector[7:0]
2407 simulate.fabScalar.issueq.select1.U0_1.selectBlockPEncoder.j
2408 simulate.fabScalar.issueq.select1.U0_2.req0_i
2409 simulate.fabScalar.issueq.select1.U0_2.req1_i
2410 simulate.fabScalar.issueq.select1.U0_2.req2_i
2411 simulate.fabScalar.issueq.select1.U0_2.req3_i
2412 simulate.fabScalar.issueq.select1.U0_2.req4_i
2413 simulate.fabScalar.issueq.select1.U0_2.req5_i
2414 simulate.fabScalar.issueq.select1.U0_2.req6_i
2415 simulate.fabScalar.issueq.select1.U0_2.req7_i
2416 simulate.fabScalar.issueq.select1.U0_2.grant_i
2417 simulate.fabScalar.issueq.select1.U0_2.grant0_o
2418 simulate.fabScalar.issueq.select1.U0_2.grant1_o
2419 simulate.fabScalar.issueq.select1.U0_2.grant2_o
2420 simulate.fabScalar.issueq.select1.U0_2.grant3_o
2421 simulate.fabScalar.issueq.select1.U0_2.grant4_o
2422 simulate.fabScalar.issueq.select1.U0_2.grant5_o
2423 simulate.fabScalar.issueq.select1.U0_2.grant6_o
2424 simulate.fabScalar.issueq.select1.U0_2.grant7_o
2425 simulate.fabScalar.issueq.select1.U0_2.req_o
2426 simulate.fabScalar.issueq.select1.U0_2.req[7:0]
2427 simulate.fabScalar.issueq.select1.U0_2.grant[7:0]
2428 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.ENCODER_WIDTH
2429 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.vector_i[7:0]
2430 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.vector_o[7:0]
2431 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.mask[7:0]
2432 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.vector[7:0]
2433 simulate.fabScalar.issueq.select1.U0_2.selectBlockPEncoder.j
2434 simulate.fabScalar.issueq.select1.U0_3.req0_i
2435 simulate.fabScalar.issueq.select1.U0_3.req1_i
2436 simulate.fabScalar.issueq.select1.U0_3.req2_i
2437 simulate.fabScalar.issueq.select1.U0_3.req3_i
2438 simulate.fabScalar.issueq.select1.U0_3.req4_i
2439 simulate.fabScalar.issueq.select1.U0_3.req5_i
2440 simulate.fabScalar.issueq.select1.U0_3.req6_i
2441 simulate.fabScalar.issueq.select1.U0_3.req7_i
2442 simulate.fabScalar.issueq.select1.U0_3.grant_i
2443 simulate.fabScalar.issueq.select1.U0_3.grant0_o
2444 simulate.fabScalar.issueq.select1.U0_3.grant1_o
2445 simulate.fabScalar.issueq.select1.U0_3.grant2_o
2446 simulate.fabScalar.issueq.select1.U0_3.grant3_o
2447 simulate.fabScalar.issueq.select1.U0_3.grant4_o
2448 simulate.fabScalar.issueq.select1.U0_3.grant5_o
2449 simulate.fabScalar.issueq.select1.U0_3.grant6_o
2450 simulate.fabScalar.issueq.select1.U0_3.grant7_o
2451 simulate.fabScalar.issueq.select1.U0_3.req_o
2452 simulate.fabScalar.issueq.select1.U0_3.req[7:0]
2453 simulate.fabScalar.issueq.select1.U0_3.grant[7:0]
2454 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.ENCODER_WIDTH
2455 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.vector_i[7:0]
2456 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.vector_o[7:0]
2457 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.mask[7:0]
2458 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.vector[7:0]
2459 simulate.fabScalar.issueq.select1.U0_3.selectBlockPEncoder.j
2460 simulate.fabScalar.issueq.select1.U1_0.req0_i
2461 simulate.fabScalar.issueq.select1.U1_0.req1_i
2462 simulate.fabScalar.issueq.select1.U1_0.req2_i
2463 simulate.fabScalar.issueq.select1.U1_0.req3_i
2464 simulate.fabScalar.issueq.select1.U1_0.grant_i
2465 simulate.fabScalar.issueq.select1.U1_0.grant0_o
2466 simulate.fabScalar.issueq.select1.U1_0.grant1_o
2467 simulate.fabScalar.issueq.select1.U1_0.grant2_o
2468 simulate.fabScalar.issueq.select1.U1_0.grant3_o
2469 simulate.fabScalar.issueq.select1.U1_0.req_o
2470 simulate.fabScalar.issueq.select1.U1_0.req[3:0]
2471 simulate.fabScalar.issueq.select1.U1_0.grant[3:0]
2472 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.ENCODER_WIDTH
2473 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.vector_i[3:0]
2474 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.vector_o[3:0]
2475 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.mask[3:0]
2476 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.vector[3:0]
2477 simulate.fabScalar.issueq.select1.U1_0.selectBlockPEncoder.j
2478 simulate.fabScalar.issueq.preparing_request_vector_for_FU2.k
2479 simulate.fabScalar.issueq.select2.clk
2480 simulate.fabScalar.issueq.select2.reset
2481 simulate.fabScalar.issueq.select2.grant_i
2482 simulate.fabScalar.issueq.select2.grantedValid_o
2483 simulate.fabScalar.issueq.select2.grantedEntry_o[4:0]
2484 simulate.fabScalar.issueq.select2.grantedEntry[4:0]
2485 simulate.fabScalar.issueq.select2.reqOut_u0_0
2486 simulate.fabScalar.issueq.select2.reqOut_u0_1
2487 simulate.fabScalar.issueq.select2.reqOut_u0_2
2488 simulate.fabScalar.issueq.select2.reqOut_u0_3
2489 simulate.fabScalar.issueq.select2.reqOut_u1_0
2490 simulate.fabScalar.issueq.select2.grantIn_u0_0
2491 simulate.fabScalar.issueq.select2.grantIn_u0_1
2492 simulate.fabScalar.issueq.select2.grantIn_u0_2
2493 simulate.fabScalar.issueq.select2.grantIn_u0_3
2494 simulate.fabScalar.issueq.select2.grantIn_u1_0
2495 simulate.fabScalar.issueq.select2.i
2496 simulate.fabScalar.issueq.select2.grantEncoder.ENCODER_WIDTH
2497 simulate.fabScalar.issueq.select2.grantEncoder.ENCODER_WIDTH_LOG
2498 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[31]
2499 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[30]
2500 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[29]
2501 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[28]
2502 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[27]
2503 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[26]
2504 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[25]
2505 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[24]
2506 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[23]
2507 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[22]
2508 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[21]
2509 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[20]
2510 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[19]
2511 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[18]
2512 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[17]
2513 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[16]
2514 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[15]
2515 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[14]
2516 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[13]
2517 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[12]
2518 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[11]
2519 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[10]
2520 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[9]
2521 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[8]
2522 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[7]
2523 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[6]
2524 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[5]
2525 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[4]
2526 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[3]
2527 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[2]
2528 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[1]
2529 simulate.fabScalar.issueq.select2.grantEncoder.vector_i[0]
2530 simulate.fabScalar.issueq.select2.grantEncoder.encoded_o[4:0]
2531 simulate.fabScalar.issueq.select2.grantEncoder.s[31][4:0]
2532 simulate.fabScalar.issueq.select2.grantEncoder.s[30][4:0]
2533 simulate.fabScalar.issueq.select2.grantEncoder.s[29][4:0]
2534 simulate.fabScalar.issueq.select2.grantEncoder.s[28][4:0]
2535 simulate.fabScalar.issueq.select2.grantEncoder.s[27][4:0]
2536 simulate.fabScalar.issueq.select2.grantEncoder.s[26][4:0]
2537 simulate.fabScalar.issueq.select2.grantEncoder.s[25][4:0]
2538 simulate.fabScalar.issueq.select2.grantEncoder.s[24][4:0]
2539 simulate.fabScalar.issueq.select2.grantEncoder.s[23][4:0]
2540 simulate.fabScalar.issueq.select2.grantEncoder.s[22][4:0]
2541 simulate.fabScalar.issueq.select2.grantEncoder.s[21][4:0]
2542 simulate.fabScalar.issueq.select2.grantEncoder.s[20][4:0]
2543 simulate.fabScalar.issueq.select2.grantEncoder.s[19][4:0]
2544 simulate.fabScalar.issueq.select2.grantEncoder.s[18][4:0]
2545 simulate.fabScalar.issueq.select2.grantEncoder.s[17][4:0]
2546 simulate.fabScalar.issueq.select2.grantEncoder.s[16][4:0]
2547 simulate.fabScalar.issueq.select2.grantEncoder.s[15][4:0]
2548 simulate.fabScalar.issueq.select2.grantEncoder.s[14][4:0]
2549 simulate.fabScalar.issueq.select2.grantEncoder.s[13][4:0]
2550 simulate.fabScalar.issueq.select2.grantEncoder.s[12][4:0]
2551 simulate.fabScalar.issueq.select2.grantEncoder.s[11][4:0]
2552 simulate.fabScalar.issueq.select2.grantEncoder.s[10][4:0]
2553 simulate.fabScalar.issueq.select2.grantEncoder.s[9][4:0]
2554 simulate.fabScalar.issueq.select2.grantEncoder.s[8][4:0]
2555 simulate.fabScalar.issueq.select2.grantEncoder.s[7][4:0]
2556 simulate.fabScalar.issueq.select2.grantEncoder.s[6][4:0]
2557 simulate.fabScalar.issueq.select2.grantEncoder.s[5][4:0]
2558 simulate.fabScalar.issueq.select2.grantEncoder.s[4][4:0]
2559 simulate.fabScalar.issueq.select2.grantEncoder.s[3][4:0]
2560 simulate.fabScalar.issueq.select2.grantEncoder.s[2][4:0]
2561 simulate.fabScalar.issueq.select2.grantEncoder.s[1][4:0]
2562 simulate.fabScalar.issueq.select2.grantEncoder.s[0][4:0]
2563 simulate.fabScalar.issueq.select2.grantEncoder.t[31][4:0]
2564 simulate.fabScalar.issueq.select2.grantEncoder.t[30][4:0]
2565 simulate.fabScalar.issueq.select2.grantEncoder.t[29][4:0]
2566 simulate.fabScalar.issueq.select2.grantEncoder.t[28][4:0]
2567 simulate.fabScalar.issueq.select2.grantEncoder.t[27][4:0]
2568 simulate.fabScalar.issueq.select2.grantEncoder.t[26][4:0]
2569 simulate.fabScalar.issueq.select2.grantEncoder.t[25][4:0]
2570 simulate.fabScalar.issueq.select2.grantEncoder.t[24][4:0]
2571 simulate.fabScalar.issueq.select2.grantEncoder.t[23][4:0]
2572 simulate.fabScalar.issueq.select2.grantEncoder.t[22][4:0]
2573 simulate.fabScalar.issueq.select2.grantEncoder.t[21][4:0]
2574 simulate.fabScalar.issueq.select2.grantEncoder.t[20][4:0]
2575 simulate.fabScalar.issueq.select2.grantEncoder.t[19][4:0]
2576 simulate.fabScalar.issueq.select2.grantEncoder.t[18][4:0]
2577 simulate.fabScalar.issueq.select2.grantEncoder.t[17][4:0]
2578 simulate.fabScalar.issueq.select2.grantEncoder.t[16][4:0]
2579 simulate.fabScalar.issueq.select2.grantEncoder.t[15][4:0]
2580 simulate.fabScalar.issueq.select2.grantEncoder.t[14][4:0]
2581 simulate.fabScalar.issueq.select2.grantEncoder.t[13][4:0]
2582 simulate.fabScalar.issueq.select2.grantEncoder.t[12][4:0]
2583 simulate.fabScalar.issueq.select2.grantEncoder.t[11][4:0]
2584 simulate.fabScalar.issueq.select2.grantEncoder.t[10][4:0]
2585 simulate.fabScalar.issueq.select2.grantEncoder.t[9][4:0]
2586 simulate.fabScalar.issueq.select2.grantEncoder.t[8][4:0]
2587 simulate.fabScalar.issueq.select2.grantEncoder.t[7][4:0]
2588 simulate.fabScalar.issueq.select2.grantEncoder.t[6][4:0]
2589 simulate.fabScalar.issueq.select2.grantEncoder.t[5][4:0]
2590 simulate.fabScalar.issueq.select2.grantEncoder.t[4][4:0]
2591 simulate.fabScalar.issueq.select2.grantEncoder.t[3][4:0]
2592 simulate.fabScalar.issueq.select2.grantEncoder.t[2][4:0]
2593 simulate.fabScalar.issueq.select2.grantEncoder.t[1][4:0]
2594 simulate.fabScalar.issueq.select2.grantEncoder.t[0][4:0]
2595 simulate.fabScalar.issueq.select2.grantEncoder.u[4][31:0]
2596 simulate.fabScalar.issueq.select2.grantEncoder.u[3][31:0]
2597 simulate.fabScalar.issueq.select2.grantEncoder.u[2][31:0]
2598 simulate.fabScalar.issueq.select2.grantEncoder.u[1][31:0]
2599 simulate.fabScalar.issueq.select2.grantEncoder.u[0][31:0]
2600 simulate.fabScalar.issueq.select2.grantEncoder.encoded[4:0]
2601 simulate.fabScalar.issueq.select2.grantEncoder.i
2602 simulate.fabScalar.issueq.select2.grantEncoder.j
2603 simulate.fabScalar.issueq.select2.U0_0.req0_i
2604 simulate.fabScalar.issueq.select2.U0_0.req1_i
2605 simulate.fabScalar.issueq.select2.U0_0.req2_i
2606 simulate.fabScalar.issueq.select2.U0_0.req3_i
2607 simulate.fabScalar.issueq.select2.U0_0.req4_i
2608 simulate.fabScalar.issueq.select2.U0_0.req5_i
2609 simulate.fabScalar.issueq.select2.U0_0.req6_i
2610 simulate.fabScalar.issueq.select2.U0_0.req7_i
2611 simulate.fabScalar.issueq.select2.U0_0.grant_i
2612 simulate.fabScalar.issueq.select2.U0_0.grant0_o
2613 simulate.fabScalar.issueq.select2.U0_0.grant1_o
2614 simulate.fabScalar.issueq.select2.U0_0.grant2_o
2615 simulate.fabScalar.issueq.select2.U0_0.grant3_o
2616 simulate.fabScalar.issueq.select2.U0_0.grant4_o
2617 simulate.fabScalar.issueq.select2.U0_0.grant5_o
2618 simulate.fabScalar.issueq.select2.U0_0.grant6_o
2619 simulate.fabScalar.issueq.select2.U0_0.grant7_o
2620 simulate.fabScalar.issueq.select2.U0_0.req_o
2621 simulate.fabScalar.issueq.select2.U0_0.req[7:0]
2622 simulate.fabScalar.issueq.select2.U0_0.grant[7:0]
2623 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.ENCODER_WIDTH
2624 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.vector_i[7:0]
2625 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.vector_o[7:0]
2626 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.mask[7:0]
2627 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.vector[7:0]
2628 simulate.fabScalar.issueq.select2.U0_0.selectBlockPEncoder.j
2629 simulate.fabScalar.issueq.select2.U0_1.req0_i
2630 simulate.fabScalar.issueq.select2.U0_1.req1_i
2631 simulate.fabScalar.issueq.select2.U0_1.req2_i
2632 simulate.fabScalar.issueq.select2.U0_1.req3_i
2633 simulate.fabScalar.issueq.select2.U0_1.req4_i
2634 simulate.fabScalar.issueq.select2.U0_1.req5_i
2635 simulate.fabScalar.issueq.select2.U0_1.req6_i
2636 simulate.fabScalar.issueq.select2.U0_1.req7_i
2637 simulate.fabScalar.issueq.select2.U0_1.grant_i
2638 simulate.fabScalar.issueq.select2.U0_1.grant0_o
2639 simulate.fabScalar.issueq.select2.U0_1.grant1_o
2640 simulate.fabScalar.issueq.select2.U0_1.grant2_o
2641 simulate.fabScalar.issueq.select2.U0_1.grant3_o
2642 simulate.fabScalar.issueq.select2.U0_1.grant4_o
2643 simulate.fabScalar.issueq.select2.U0_1.grant5_o
2644 simulate.fabScalar.issueq.select2.U0_1.grant6_o
2645 simulate.fabScalar.issueq.select2.U0_1.grant7_o
2646 simulate.fabScalar.issueq.select2.U0_1.req_o
2647 simulate.fabScalar.issueq.select2.U0_1.req[7:0]
2648 simulate.fabScalar.issueq.select2.U0_1.grant[7:0]
2649 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.ENCODER_WIDTH
2650 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.vector_i[7:0]
2651 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.vector_o[7:0]
2652 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.mask[7:0]
2653 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.vector[7:0]
2654 simulate.fabScalar.issueq.select2.U0_1.selectBlockPEncoder.j
2655 simulate.fabScalar.issueq.select2.U0_2.req0_i
2656 simulate.fabScalar.issueq.select2.U0_2.req1_i
2657 simulate.fabScalar.issueq.select2.U0_2.req2_i
2658 simulate.fabScalar.issueq.select2.U0_2.req3_i
2659 simulate.fabScalar.issueq.select2.U0_2.req4_i
2660 simulate.fabScalar.issueq.select2.U0_2.req5_i
2661 simulate.fabScalar.issueq.select2.U0_2.req6_i
2662 simulate.fabScalar.issueq.select2.U0_2.req7_i
2663 simulate.fabScalar.issueq.select2.U0_2.grant_i
2664 simulate.fabScalar.issueq.select2.U0_2.grant0_o
2665 simulate.fabScalar.issueq.select2.U0_2.grant1_o
2666 simulate.fabScalar.issueq.select2.U0_2.grant2_o
2667 simulate.fabScalar.issueq.select2.U0_2.grant3_o
2668 simulate.fabScalar.issueq.select2.U0_2.grant4_o
2669 simulate.fabScalar.issueq.select2.U0_2.grant5_o
2670 simulate.fabScalar.issueq.select2.U0_2.grant6_o
2671 simulate.fabScalar.issueq.select2.U0_2.grant7_o
2672 simulate.fabScalar.issueq.select2.U0_2.req_o
2673 simulate.fabScalar.issueq.select2.U0_2.req[7:0]
2674 simulate.fabScalar.issueq.select2.U0_2.grant[7:0]
2675 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.ENCODER_WIDTH
2676 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.vector_i[7:0]
2677 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.vector_o[7:0]
2678 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.mask[7:0]
2679 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.vector[7:0]
2680 simulate.fabScalar.issueq.select2.U0_2.selectBlockPEncoder.j
2681 simulate.fabScalar.issueq.select2.U0_3.req0_i
2682 simulate.fabScalar.issueq.select2.U0_3.req1_i
2683 simulate.fabScalar.issueq.select2.U0_3.req2_i
2684 simulate.fabScalar.issueq.select2.U0_3.req3_i
2685 simulate.fabScalar.issueq.select2.U0_3.req4_i
2686 simulate.fabScalar.issueq.select2.U0_3.req5_i
2687 simulate.fabScalar.issueq.select2.U0_3.req6_i
2688 simulate.fabScalar.issueq.select2.U0_3.req7_i
2689 simulate.fabScalar.issueq.select2.U0_3.grant_i
2690 simulate.fabScalar.issueq.select2.U0_3.grant0_o
2691 simulate.fabScalar.issueq.select2.U0_3.grant1_o
2692 simulate.fabScalar.issueq.select2.U0_3.grant2_o
2693 simulate.fabScalar.issueq.select2.U0_3.grant3_o
2694 simulate.fabScalar.issueq.select2.U0_3.grant4_o
2695 simulate.fabScalar.issueq.select2.U0_3.grant5_o
2696 simulate.fabScalar.issueq.select2.U0_3.grant6_o
2697 simulate.fabScalar.issueq.select2.U0_3.grant7_o
2698 simulate.fabScalar.issueq.select2.U0_3.req_o
2699 simulate.fabScalar.issueq.select2.U0_3.req[7:0]
2700 simulate.fabScalar.issueq.select2.U0_3.grant[7:0]
2701 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.ENCODER_WIDTH
2702 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.vector_i[7:0]
2703 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.vector_o[7:0]
2704 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.mask[7:0]
2705 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.vector[7:0]
2706 simulate.fabScalar.issueq.select2.U0_3.selectBlockPEncoder.j
2707 simulate.fabScalar.issueq.select2.U1_0.req0_i
2708 simulate.fabScalar.issueq.select2.U1_0.req1_i
2709 simulate.fabScalar.issueq.select2.U1_0.req2_i
2710 simulate.fabScalar.issueq.select2.U1_0.req3_i
2711 simulate.fabScalar.issueq.select2.U1_0.grant_i
2712 simulate.fabScalar.issueq.select2.U1_0.grant0_o
2713 simulate.fabScalar.issueq.select2.U1_0.grant1_o
2714 simulate.fabScalar.issueq.select2.U1_0.grant2_o
2715 simulate.fabScalar.issueq.select2.U1_0.grant3_o
2716 simulate.fabScalar.issueq.select2.U1_0.req_o
2717 simulate.fabScalar.issueq.select2.U1_0.req[3:0]
2718 simulate.fabScalar.issueq.select2.U1_0.grant[3:0]
2719 simulate.fabScalar.issueq.select2.U1_0.selectBlockPEncoder.ENCODER_WIDTH
2720 simulate.fabScalar.issueq.select2.U1_0.selectBlockPEncoder.vector_i[3:0]
2721 simulate.fabScalar.issueq.select2.U1_0.selectBlockPEncoder.vector_o[3:0]
2722 simulate.fabScalar.issueq.select2.U1_0.selectBlockPEncoder.mask[3:0]
2723 simulate.fabScalar.issueq.select2.U1_0.selectBlockPEncoder.vector[3:0]
2724 simulate.fabScalar.issueq.select2.U1_0.selectBlockPEncoder.j
2725 simulate.fabScalar.issueq.preparing_request_vector_for_FU3.k
2726 simulate.fabScalar.issueq.select3.clk
2727 simulate.fabScalar.issueq.select3.reset
2728 simulate.fabScalar.issueq.select3.grant_i
2729 simulate.fabScalar.issueq.select3.grantedValid_o
2730 simulate.fabScalar.issueq.select3.grantedEntry_o[4:0]
2731 simulate.fabScalar.issueq.select3.grantedEntry[4:0]
2732 simulate.fabScalar.issueq.select3.reqOut_u0_0
2733 simulate.fabScalar.issueq.select3.reqOut_u0_1
2734 simulate.fabScalar.issueq.select3.reqOut_u0_2
2735 simulate.fabScalar.issueq.select3.reqOut_u0_3
2736 simulate.fabScalar.issueq.select3.reqOut_u1_0
2737 simulate.fabScalar.issueq.select3.grantIn_u0_0
2738 simulate.fabScalar.issueq.select3.grantIn_u0_1
2739 simulate.fabScalar.issueq.select3.grantIn_u0_2
2740 simulate.fabScalar.issueq.select3.grantIn_u0_3
2741 simulate.fabScalar.issueq.select3.grantIn_u1_0
2742 simulate.fabScalar.issueq.select3.i
2743 simulate.fabScalar.issueq.select3.grantEncoder.ENCODER_WIDTH
2744 simulate.fabScalar.issueq.select3.grantEncoder.ENCODER_WIDTH_LOG
2745 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[31]
2746 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[30]
2747 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[29]
2748 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[28]
2749 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[27]
2750 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[26]
2751 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[25]
2752 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[24]
2753 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[23]
2754 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[22]
2755 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[21]
2756 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[20]
2757 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[19]
2758 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[18]
2759 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[17]
2760 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[16]
2761 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[15]
2762 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[14]
2763 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[13]
2764 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[12]
2765 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[11]
2766 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[10]
2767 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[9]
2768 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[8]
2769 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[7]
2770 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[6]
2771 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[5]
2772 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[4]
2773 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[3]
2774 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[2]
2775 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[1]
2776 simulate.fabScalar.issueq.select3.grantEncoder.vector_i[0]
2777 simulate.fabScalar.issueq.select3.grantEncoder.encoded_o[4:0]
2778 simulate.fabScalar.issueq.select3.grantEncoder.s[31][4:0]
2779 simulate.fabScalar.issueq.select3.grantEncoder.s[30][4:0]
2780 simulate.fabScalar.issueq.select3.grantEncoder.s[29][4:0]
2781 simulate.fabScalar.issueq.select3.grantEncoder.s[28][4:0]
2782 simulate.fabScalar.issueq.select3.grantEncoder.s[27][4:0]
2783 simulate.fabScalar.issueq.select3.grantEncoder.s[26][4:0]
2784 simulate.fabScalar.issueq.select3.grantEncoder.s[25][4:0]
2785 simulate.fabScalar.issueq.select3.grantEncoder.s[24][4:0]
2786 simulate.fabScalar.issueq.select3.grantEncoder.s[23][4:0]
2787 simulate.fabScalar.issueq.select3.grantEncoder.s[22][4:0]
2788 simulate.fabScalar.issueq.select3.grantEncoder.s[21][4:0]
2789 simulate.fabScalar.issueq.select3.grantEncoder.s[20][4:0]
2790 simulate.fabScalar.issueq.select3.grantEncoder.s[19][4:0]
2791 simulate.fabScalar.issueq.select3.grantEncoder.s[18][4:0]
2792 simulate.fabScalar.issueq.select3.grantEncoder.s[17][4:0]
2793 simulate.fabScalar.issueq.select3.grantEncoder.s[16][4:0]
2794 simulate.fabScalar.issueq.select3.grantEncoder.s[15][4:0]
2795 simulate.fabScalar.issueq.select3.grantEncoder.s[14][4:0]
2796 simulate.fabScalar.issueq.select3.grantEncoder.s[13][4:0]
2797 simulate.fabScalar.issueq.select3.grantEncoder.s[12][4:0]
2798 simulate.fabScalar.issueq.select3.grantEncoder.s[11][4:0]
2799 simulate.fabScalar.issueq.select3.grantEncoder.s[10][4:0]
2800 simulate.fabScalar.issueq.select3.grantEncoder.s[9][4:0]
2801 simulate.fabScalar.issueq.select3.grantEncoder.s[8][4:0]
2802 simulate.fabScalar.issueq.select3.grantEncoder.s[7][4:0]
2803 simulate.fabScalar.issueq.select3.grantEncoder.s[6][4:0]
2804 simulate.fabScalar.issueq.select3.grantEncoder.s[5][4:0]
2805 simulate.fabScalar.issueq.select3.grantEncoder.s[4][4:0]
2806 simulate.fabScalar.issueq.select3.grantEncoder.s[3][4:0]
2807 simulate.fabScalar.issueq.select3.grantEncoder.s[2][4:0]
2808 simulate.fabScalar.issueq.select3.grantEncoder.s[1][4:0]
2809 simulate.fabScalar.issueq.select3.grantEncoder.s[0][4:0]
2810 simulate.fabScalar.issueq.select3.grantEncoder.t[31][4:0]
2811 simulate.fabScalar.issueq.select3.grantEncoder.t[30][4:0]
2812 simulate.fabScalar.issueq.select3.grantEncoder.t[29][4:0]
2813 simulate.fabScalar.issueq.select3.grantEncoder.t[28][4:0]
2814 simulate.fabScalar.issueq.select3.grantEncoder.t[27][4:0]
2815 simulate.fabScalar.issueq.select3.grantEncoder.t[26][4:0]
2816 simulate.fabScalar.issueq.select3.grantEncoder.t[25][4:0]
2817 simulate.fabScalar.issueq.select3.grantEncoder.t[24][4:0]
2818 simulate.fabScalar.issueq.select3.grantEncoder.t[23][4:0]
2819 simulate.fabScalar.issueq.select3.grantEncoder.t[22][4:0]
2820 simulate.fabScalar.issueq.select3.grantEncoder.t[21][4:0]
2821 simulate.fabScalar.issueq.select3.grantEncoder.t[20][4:0]
2822 simulate.fabScalar.issueq.select3.grantEncoder.t[19][4:0]
2823 simulate.fabScalar.issueq.select3.grantEncoder.t[18][4:0]
2824 simulate.fabScalar.issueq.select3.grantEncoder.t[17][4:0]
2825 simulate.fabScalar.issueq.select3.grantEncoder.t[16][4:0]
2826 simulate.fabScalar.issueq.select3.grantEncoder.t[15][4:0]
2827 simulate.fabScalar.issueq.select3.grantEncoder.t[14][4:0]
2828 simulate.fabScalar.issueq.select3.grantEncoder.t[13][4:0]
2829 simulate.fabScalar.issueq.select3.grantEncoder.t[12][4:0]
2830 simulate.fabScalar.issueq.select3.grantEncoder.t[11][4:0]
2831 simulate.fabScalar.issueq.select3.grantEncoder.t[10][4:0]
2832 simulate.fabScalar.issueq.select3.grantEncoder.t[9][4:0]
2833 simulate.fabScalar.issueq.select3.grantEncoder.t[8][4:0]
2834 simulate.fabScalar.issueq.select3.grantEncoder.t[7][4:0]
2835 simulate.fabScalar.issueq.select3.grantEncoder.t[6][4:0]
2836 simulate.fabScalar.issueq.select3.grantEncoder.t[5][4:0]
2837 simulate.fabScalar.issueq.select3.grantEncoder.t[4][4:0]
2838 simulate.fabScalar.issueq.select3.grantEncoder.t[3][4:0]
2839 simulate.fabScalar.issueq.select3.grantEncoder.t[2][4:0]
2840 simulate.fabScalar.issueq.select3.grantEncoder.t[1][4:0]
2841 simulate.fabScalar.issueq.select3.grantEncoder.t[0][4:0]
2842 simulate.fabScalar.issueq.select3.grantEncoder.u[4][31:0]
2843 simulate.fabScalar.issueq.select3.grantEncoder.u[3][31:0]
2844 simulate.fabScalar.issueq.select3.grantEncoder.u[2][31:0]
2845 simulate.fabScalar.issueq.select3.grantEncoder.u[1][31:0]
2846 simulate.fabScalar.issueq.select3.grantEncoder.u[0][31:0]
2847 simulate.fabScalar.issueq.select3.grantEncoder.encoded[4:0]
2848 simulate.fabScalar.issueq.select3.grantEncoder.i
2849 simulate.fabScalar.issueq.select3.grantEncoder.j
2850 simulate.fabScalar.issueq.select3.U0_0.req0_i
2851 simulate.fabScalar.issueq.select3.U0_0.req1_i
2852 simulate.fabScalar.issueq.select3.U0_0.req2_i
2853 simulate.fabScalar.issueq.select3.U0_0.req3_i
2854 simulate.fabScalar.issueq.select3.U0_0.req4_i
2855 simulate.fabScalar.issueq.select3.U0_0.req5_i
2856 simulate.fabScalar.issueq.select3.U0_0.req6_i
2857 simulate.fabScalar.issueq.select3.U0_0.req7_i
2858 simulate.fabScalar.issueq.select3.U0_0.grant_i
2859 simulate.fabScalar.issueq.select3.U0_0.grant0_o
2860 simulate.fabScalar.issueq.select3.U0_0.grant1_o
2861 simulate.fabScalar.issueq.select3.U0_0.grant2_o
2862 simulate.fabScalar.issueq.select3.U0_0.grant3_o
2863 simulate.fabScalar.issueq.select3.U0_0.grant4_o
2864 simulate.fabScalar.issueq.select3.U0_0.grant5_o
2865 simulate.fabScalar.issueq.select3.U0_0.grant6_o
2866 simulate.fabScalar.issueq.select3.U0_0.grant7_o
2867 simulate.fabScalar.issueq.select3.U0_0.req_o
2868 simulate.fabScalar.issueq.select3.U0_0.req[7:0]
2869 simulate.fabScalar.issueq.select3.U0_0.grant[7:0]
2870 simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.ENCODER_WIDTH
2871 simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.vector_i[7:0]
2872 simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.vector_o[7:0]
2873 simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.mask[7:0]
2874 simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.vector[7:0]
2875 simulate.fabScalar.issueq.select3.U0_0.selectBlockPEncoder.j
2876 simulate.fabScalar.issueq.select3.U0_1.req0_i
2877 simulate.fabScalar.issueq.select3.U0_1.req1_i
2878 simulate.fabScalar.issueq.select3.U0_1.req2_i
2879 simulate.fabScalar.issueq.select3.U0_1.req3_i
2880 simulate.fabScalar.issueq.select3.U0_1.req4_i
2881 simulate.fabScalar.issueq.select3.U0_1.req5_i
2882 simulate.fabScalar.issueq.select3.U0_1.req6_i
2883 simulate.fabScalar.issueq.select3.U0_1.req7_i
2884 simulate.fabScalar.issueq.select3.U0_1.grant_i
2885 simulate.fabScalar.issueq.select3.U0_1.grant0_o
2886 simulate.fabScalar.issueq.select3.U0_1.grant1_o
2887 simulate.fabScalar.issueq.select3.U0_1.grant2_o
2888 simulate.fabScalar.issueq.select3.U0_1.grant3_o
2889 simulate.fabScalar.issueq.select3.U0_1.grant4_o
2890 simulate.fabScalar.issueq.select3.U0_1.grant5_o
2891 simulate.fabScalar.issueq.select3.U0_1.grant6_o
2892 simulate.fabScalar.issueq.select3.U0_1.grant7_o
2893 simulate.fabScalar.issueq.select3.U0_1.req_o
2894 simulate.fabScalar.issueq.select3.U0_1.req[7:0]
2895 simulate.fabScalar.issueq.select3.U0_1.grant[7:0]
2896 simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.ENCODER_WIDTH
2897 simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.vector_i[7:0]
2898 simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.vector_o[7:0]
2899 simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.mask[7:0]
2900 simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.vector[7:0]
2901 simulate.fabScalar.issueq.select3.U0_1.selectBlockPEncoder.j
2902 simulate.fabScalar.issueq.select3.U0_2.req0_i
2903 simulate.fabScalar.issueq.select3.U0_2.req1_i
2904 simulate.fabScalar.issueq.select3.U0_2.req2_i
2905 simulate.fabScalar.issueq.select3.U0_2.req3_i
2906 simulate.fabScalar.issueq.select3.U0_2.req4_i
2907 simulate.fabScalar.issueq.select3.U0_2.req5_i
2908 simulate.fabScalar.issueq.select3.U0_2.req6_i
2909 simulate.fabScalar.issueq.select3.U0_2.req7_i
2910 simulate.fabScalar.issueq.select3.U0_2.grant_i
2911 simulate.fabScalar.issueq.select3.U0_2.grant0_o
2912 simulate.fabScalar.issueq.select3.U0_2.grant1_o
2913 simulate.fabScalar.issueq.select3.U0_2.grant2_o
2914 simulate.fabScalar.issueq.select3.U0_2.grant3_o
2915 simulate.fabScalar.issueq.select3.U0_2.grant4_o
2916 simulate.fabScalar.issueq.select3.U0_2.grant5_o
2917 simulate.fabScalar.issueq.select3.U0_2.grant6_o
2918 simulate.fabScalar.issueq.select3.U0_2.grant7_o
2919 simulate.fabScalar.issueq.select3.U0_2.req_o
2920 simulate.fabScalar.issueq.select3.U0_2.req[7:0]
2921 simulate.fabScalar.issueq.select3.U0_2.grant[7:0]
2922 simulate.fabScalar.issueq.select3.U0_2.selectBlockPEncoder.ENCODER_WIDTH
2923 simulate.fabScalar.issueq.select3.U0_2.selectBlockPEncoder.vector_i[7:0]
2924 simulate.fabScalar.issueq.select3.U0_2.selectBlockPEncoder.vector_o[7:0]
2925 simulate.fabScalar.issueq.select3.U0_2.selectBlockPEncoder.mask[7:0]
2926 simulate.fabScalar.issueq.select3.U0_2.selectBlockPEncoder.vector[7:0]
2927 simulate.fabScalar.issueq.select3.U0_2.selectBlockPEncoder.j
2928 simulate.fabScalar.issueq.select3.U0_3.req0_i
2929 simulate.fabScalar.issueq.select3.U0_3.req1_i
2930 simulate.fabScalar.issueq.select3.U0_3.req2_i
2931 simulate.fabScalar.issueq.select3.U0_3.req3_i
2932 simulate.fabScalar.issueq.select3.U0_3.req4_i
2933 simulate.fabScalar.issueq.select3.U0_3.req5_i
2934 simulate.fabScalar.issueq.select3.U0_3.req6_i
2935 simulate.fabScalar.issueq.select3.U0_3.req7_i
2936 simulate.fabScalar.issueq.select3.U0_3.grant_i
2937 simulate.fabScalar.issueq.select3.U0_3.grant0_o
2938 simulate.fabScalar.issueq.select3.U0_3.grant1_o
2939 simulate.fabScalar.issueq.select3.U0_3.grant2_o
2940 simulate.fabScalar.issueq.select3.U0_3.grant3_o
2941 simulate.fabScalar.issueq.select3.U0_3.grant4_o
2942 simulate.fabScalar.issueq.select3.U0_3.grant5_o
2943 simulate.fabScalar.issueq.select3.U0_3.grant6_o
2944 simulate.fabScalar.issueq.select3.U0_3.grant7_o
2945 simulate.fabScalar.issueq.select3.U0_3.req_o
2946 simulate.fabScalar.issueq.select3.U0_3.req[7:0]
2947 simulate.fabScalar.issueq.select3.U0_3.grant[7:0]
2948 simulate.fabScalar.issueq.select3.U0_3.selectBlockPEncoder.ENCODER_WIDTH
2949 simulate.fabScalar.issueq.select3.U0_3.selectBlockPEncoder.vector_i[7:0]
2950 simulate.fabScalar.issueq.select3.U0_3.selectBlockPEncoder.vector_o[7:0]
2951 simulate.fabScalar.issueq.select3.U0_3.selectBlockPEncoder.mask[7:0]
2952 simulate.fabScalar.issueq.select3.U0_3.selectBlockPEncoder.vector[7:0]
2953 simulate.fabScalar.issueq.select3.U0_3.selectBlockPEncoder.j
2954 simulate.fabScalar.issueq.select3.U1_0.req0_i
2955 simulate.fabScalar.issueq.select3.U1_0.req1_i
2956 simulate.fabScalar.issueq.select3.U1_0.req2_i
2957 simulate.fabScalar.issueq.select3.U1_0.req3_i
2958 simulate.fabScalar.issueq.select3.U1_0.grant_i
2959 simulate.fabScalar.issueq.select3.U1_0.grant0_o
2960 simulate.fabScalar.issueq.select3.U1_0.grant1_o
2961 simulate.fabScalar.issueq.select3.U1_0.grant2_o
2962 simulate.fabScalar.issueq.select3.U1_0.grant3_o
2963 simulate.fabScalar.issueq.select3.U1_0.req_o
2964 simulate.fabScalar.issueq.select3.U1_0.req[3:0]
2965 simulate.fabScalar.issueq.select3.U1_0.grant[3:0]
2966 simulate.fabScalar.issueq.select3.U1_0.selectBlockPEncoder.ENCODER_WIDTH
2967 simulate.fabScalar.issueq.select3.U1_0.selectBlockPEncoder.vector_i[3:0]
2968 simulate.fabScalar.issueq.select3.U1_0.selectBlockPEncoder.vector_o[3:0]
2969 simulate.fabScalar.issueq.select3.U1_0.selectBlockPEncoder.mask[3:0]
2970 simulate.fabScalar.issueq.select3.U1_0.selectBlockPEncoder.vector[3:0]
2971 simulate.fabScalar.issueq.select3.U1_0.selectBlockPEncoder.j
2972 simulate.fabScalar.issueq.rsr.clk
2973 simulate.fabScalar.issueq.rsr.reset
2974 simulate.fabScalar.issueq.rsr.ctrlVerified_i
2975 simulate.fabScalar.issueq.rsr.ctrlMispredict_i
2976 simulate.fabScalar.issueq.rsr.ctrlSMTid_i[1:0]
2977 simulate.fabScalar.issueq.rsr.granted0Dest_i[6:0]
2978 simulate.fabScalar.issueq.rsr.granted1Dest_i[6:0]
2979 simulate.fabScalar.issueq.rsr.granted2Dest_i[6:0]
2980 simulate.fabScalar.issueq.rsr.branchMask0_i[3:0]
2981 simulate.fabScalar.issueq.rsr.branchMask1_i[3:0]
2982 simulate.fabScalar.issueq.rsr.branchMask2_i[3:0]
2983 simulate.fabScalar.issueq.rsr.rsr0TagValid_o
2984 simulate.fabScalar.issueq.rsr.rsr1TagValid_o
2985 simulate.fabScalar.issueq.rsr.rsr2TagValid_o
2986 simulate.fabScalar.issueq.rsr.rsr0Tag_o[6:0]
2987 simulate.fabScalar.issueq.rsr.rsr1Tag_o[6:0]
2988 simulate.fabScalar.issueq.rsr.rsr2Tag_o[6:0]
2989 simulate.fabScalar.issueq.rsr.RSR_CALU[1][6:0]
2990 simulate.fabScalar.issueq.rsr.RSR_CALU[0][6:0]
2991 simulate.fabScalar.issueq.rsr.RSR_CALU_VALID[1:0]
2992 simulate.fabScalar.issueq.rsr.BRANCH_MASK[1][3:0]
2993 simulate.fabScalar.issueq.rsr.BRANCH_MASK[0][3:0]
2994 simulate.fabScalar.issueq.rsr.granted0Dest[6:0]
2995 simulate.fabScalar.issueq.rsr.granted1Dest[6:0]
2996 simulate.fabScalar.issueq.rsr.granted2Dest[6:0]
2997 simulate.fabScalar.issueq.rsr.branchMask0[6:0]
2998 simulate.fabScalar.issueq.rsr.branchMask1[6:0]
2999 simulate.fabScalar.issueq.rsr.branchMask2[6:0]
3000 simulate.fabScalar.issueq.rsr.UPDATE.i
3001 simulate.fabScalar.reg_read.bypassValid0_i
3002 simulate.fabScalar.reg_read.unmapDest0_i[7:0]
3003 simulate.fabScalar.reg_read.rsr0Tag_i[6:0]
3004 simulate.fabScalar.reg_read.rsr0TagValid_i
3005 simulate.fabScalar.reg_read.bypassValid1_i
3006 simulate.fabScalar.reg_read.unmapDest1_i[7:0]
3007 simulate.fabScalar.reg_read.rsr1Tag_i[6:0]
3008 simulate.fabScalar.reg_read.rsr1TagValid_i
3009 simulate.fabScalar.reg_read.bypassValid2_i
3010 simulate.fabScalar.reg_read.unmapDest2_i[7:0]
3011 simulate.fabScalar.reg_read.rsr2Tag_i[6:0]
3012 simulate.fabScalar.reg_read.rsr2TagValid_i
3013 simulate.fabScalar.reg_read.bypassValid3_i
3014 simulate.fabScalar.reg_read.unmapDest3_i[7:0]
3015 simulate.fabScalar.reg_read.rsr3Tag_i[6:0]
3016 simulate.fabScalar.reg_read.rsr3TagValid_i
3017 simulate.fabScalar.reg_read.ctrlVerified_i
3018 simulate.fabScalar.reg_read.ctrlMispredict_i
3019 simulate.fabScalar.reg_read.ctrlSMTid_i[1:0]
3020 simulate.fabScalar.reg_read.phyRegRdy_o[95:0]
3021 simulate.fabScalar.reg_read.clk
3022 simulate.fabScalar.reg_read.reset
3023 simulate.fabScalar.reg_read.recoverFlag_i
3024 simulate.fabScalar.reg_read.exceptionFlag_i
3025 simulate.fabScalar.reg_read.PHY_REG_VALID[95:0]
3026 simulate.fabScalar.reg_read.inst0Source1[6:0]
3027 simulate.fabScalar.reg_read.inst0Source2[6:0]
3028 simulate.fabScalar.reg_read.inst1Source1[6:0]
3029 simulate.fabScalar.reg_read.inst1Source2[6:0]
3030 simulate.fabScalar.reg_read.inst2Source1[6:0]
3031 simulate.fabScalar.reg_read.inst2Source2[6:0]
3032 simulate.fabScalar.reg_read.inst3Source1[6:0]
3033 simulate.fabScalar.reg_read.inst3Source2[6:0]
3034 simulate.fabScalar.reg_read.bypass0Data[31:0]
3035 simulate.fabScalar.reg_read.bypass1Data[31:0]
3036 simulate.fabScalar.reg_read.bypass2Data[31:0]
3037 simulate.fabScalar.reg_read.bypass3Data[31:0]
3038 simulate.fabScalar.reg_read.bypass0Dest[6:0]
3039 simulate.fabScalar.reg_read.bypass1Dest[6:0]
3040 simulate.fabScalar.reg_read.bypass2Dest[6:0]
3041 simulate.fabScalar.reg_read.bypass3Dest[6:0]
3042 simulate.fabScalar.reg_read.mispredictEvent
3043 simulate.fabScalar.reg_read.mispredictSMTid[1:0]
3044 simulate.fabScalar.reg_read.inst0Mask_l1[3:0]
3045 simulate.fabScalar.reg_read.inst1Mask_l1[3:0]
3046 simulate.fabScalar.reg_read.inst2Mask_l1[3:0]
3047 simulate.fabScalar.reg_read.inst3Mask_l1[3:0]
3048 simulate.fabScalar.reg_read.inst0Data1[31:0]
3049 simulate.fabScalar.reg_read.inst0Data2[31:0]
3050 simulate.fabScalar.reg_read.inst1Data1[31:0]
3051 simulate.fabScalar.reg_read.inst1Data2[31:0]
3052 simulate.fabScalar.reg_read.inst2Data1[31:0]
3053 simulate.fabScalar.reg_read.inst2Data2[31:0]
3054 simulate.fabScalar.reg_read.inst3Data1[31:0]
3055 simulate.fabScalar.reg_read.inst3Data2[31:0]
3056 simulate.fabScalar.reg_read.inst0Data1_11[31:0]
3057 simulate.fabScalar.reg_read.inst0Data2_11[31:0]
3058 simulate.fabScalar.reg_read.inst1Data1_11[31:0]
3059 simulate.fabScalar.reg_read.inst1Data2_11[31:0]
3060 simulate.fabScalar.reg_read.inst2Data1_11[31:0]
3061 simulate.fabScalar.reg_read.inst2Data2_11[31:0]
3062 simulate.fabScalar.reg_read.inst3Data1_11[31:0]
3063 simulate.fabScalar.reg_read.inst3Data2_11[31:0]
3064 simulate.fabScalar.reg_read.decoded_addr0_stage1_o[95:0]
3065 simulate.fabScalar.reg_read.decoded_addr1_stage1_o[95:0]
3066 simulate.fabScalar.reg_read.decoded_addr2_stage1_o[95:0]
3067 simulate.fabScalar.reg_read.decoded_addr3_stage1_o[95:0]
3068 simulate.fabScalar.reg_read.decoded_addr4_stage1_o[95:0]
3069 simulate.fabScalar.reg_read.decoded_addr5_stage1_o[95:0]
3070 simulate.fabScalar.reg_read.decoded_addr6_stage1_o[95:0]
3071 simulate.fabScalar.reg_read.decoded_addr7_stage1_o[95:0]
3072 simulate.fabScalar.reg_read.decoded_addr0wr_stage1_o[95:0]
3073 simulate.fabScalar.reg_read.decoded_addr1wr_stage1_o[95:0]
3074 simulate.fabScalar.reg_read.decoded_addr2wr_stage1_o[95:0]
3075 simulate.fabScalar.reg_read.decoded_addr3wr_stage1_o[95:0]
3076 simulate.fabScalar.reg_read.we0_stage1_o
3077 simulate.fabScalar.reg_read.we1_stage1_o
3078 simulate.fabScalar.reg_read.we2_stage1_o
3079 simulate.fabScalar.reg_read.we3_stage1_o
3080 simulate.fabScalar.reg_read.data0_stage1[31:0]
3081 simulate.fabScalar.reg_read.data1_stage1[31:0]
3082 simulate.fabScalar.reg_read.data2_stage1[31:0]
3083 simulate.fabScalar.reg_read.data3_stage1[31:0]
3084 simulate.fabScalar.reg_read.data4_stage1[31:0]
3085 simulate.fabScalar.reg_read.data5_stage1[31:0]
3086 simulate.fabScalar.reg_read.data6_stage1[31:0]
3087 simulate.fabScalar.reg_read.data7_stage1[31:0]
3088 simulate.fabScalar.reg_read.bypass0Data_stage1i[31:0]
3089 simulate.fabScalar.reg_read.bypass1Data_stage1i[31:0]
3090 simulate.fabScalar.reg_read.bypass2Data_stage1i[31:0]
3091 simulate.fabScalar.reg_read.bypass3Data_stage1i[31:0]
3092 simulate.fabScalar.reg_read.bypass0Data_1[31:0]
3093 simulate.fabScalar.reg_read.bypass1Data_1[31:0]
3094 simulate.fabScalar.reg_read.bypass2Data_1[31:0]
3095 simulate.fabScalar.reg_read.bypass3Data_1[31:0]
3096 simulate.fabScalar.reg_read.inst0Src1_mch0
3097 simulate.fabScalar.reg_read.inst0Src2_mch0
3098 simulate.fabScalar.reg_read.inst0Src1_mch1
3099 simulate.fabScalar.reg_read.inst0Src2_mch1
3100 simulate.fabScalar.reg_read.inst0Src1_mch2
3101 simulate.fabScalar.reg_read.inst0Src2_mch2
3102 simulate.fabScalar.reg_read.inst0Src1_mch3
3103 simulate.fabScalar.reg_read.inst0Src2_mch3
3104 simulate.fabScalar.reg_read.inst1Src1_mch0
3105 simulate.fabScalar.reg_read.inst1Src2_mch0
3106 simulate.fabScalar.reg_read.inst1Src1_mch1
3107 simulate.fabScalar.reg_read.inst1Src2_mch1
3108 simulate.fabScalar.reg_read.inst1Src1_mch2
3109 simulate.fabScalar.reg_read.inst1Src2_mch2
3110 simulate.fabScalar.reg_read.inst1Src1_mch3
3111 simulate.fabScalar.reg_read.inst1Src2_mch3
3112 simulate.fabScalar.reg_read.inst2Src1_mch0
3113 simulate.fabScalar.reg_read.inst2Src2_mch0
3114 simulate.fabScalar.reg_read.inst2Src1_mch1
3115 simulate.fabScalar.reg_read.inst2Src2_mch1
3116 simulate.fabScalar.reg_read.inst2Src1_mch2
3117 simulate.fabScalar.reg_read.inst2Src2_mch2
3118 simulate.fabScalar.reg_read.inst2Src1_mch3
3119 simulate.fabScalar.reg_read.inst2Src2_mch3
3120 simulate.fabScalar.reg_read.inst3Src1_mch0
3121 simulate.fabScalar.reg_read.inst3Src2_mch0
3122 simulate.fabScalar.reg_read.inst3Src1_mch1
3123 simulate.fabScalar.reg_read.inst3Src2_mch1
3124 simulate.fabScalar.reg_read.inst3Src1_mch2
3125 simulate.fabScalar.reg_read.inst3Src2_mch2
3126 simulate.fabScalar.reg_read.inst3Src1_mch3
3127 simulate.fabScalar.reg_read.inst3Src2_mch3
3128 simulate.fabScalar.reg_read.PhyRegFile1.SRAM_DEPTH
3129 simulate.fabScalar.reg_read.PhyRegFile1.SRAM_INDEX
3130 simulate.fabScalar.reg_read.PhyRegFile1.SRAM_WIDTH
3131 simulate.fabScalar.reg_read.PhyRegFile1.clk
3132 simulate.fabScalar.reg_read.PhyRegFile1.reset
3133 simulate.fabScalar.reg_read.PhyRegFile1.addr0_i[6:0]
3134 simulate.fabScalar.reg_read.PhyRegFile1.addr1_i[6:0]
3135 simulate.fabScalar.reg_read.PhyRegFile1.addr2_i[6:0]
3136 simulate.fabScalar.reg_read.PhyRegFile1.addr3_i[6:0]
3137 simulate.fabScalar.reg_read.PhyRegFile1.addr4_i[6:0]
3138 simulate.fabScalar.reg_read.PhyRegFile1.addr5_i[6:0]
3139 simulate.fabScalar.reg_read.PhyRegFile1.addr6_i[6:0]
3140 simulate.fabScalar.reg_read.PhyRegFile1.addr7_i[6:0]
3141 simulate.fabScalar.reg_read.PhyRegFile1.addr0wr_i[6:0]
3142 simulate.fabScalar.reg_read.PhyRegFile1.addr1wr_i[6:0]
3143 simulate.fabScalar.reg_read.PhyRegFile1.addr2wr_i[6:0]
3144 simulate.fabScalar.reg_read.PhyRegFile1.addr3wr_i[6:0]
3145 simulate.fabScalar.reg_read.PhyRegFile1.we0_i
3146 simulate.fabScalar.reg_read.PhyRegFile1.we1_i
3147 simulate.fabScalar.reg_read.PhyRegFile1.we2_i
3148 simulate.fabScalar.reg_read.PhyRegFile1.we3_i
3149 simulate.fabScalar.reg_read.PhyRegFile1.data0wr_i[31:0]
3150 simulate.fabScalar.reg_read.PhyRegFile1.data1wr_i[31:0]
3151 simulate.fabScalar.reg_read.PhyRegFile1.data2wr_i[31:0]
3152 simulate.fabScalar.reg_read.PhyRegFile1.data3wr_i[31:0]
3153 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr0_o[95:0]
3154 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr1_o[95:0]
3155 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr2_o[95:0]
3156 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr3_o[95:0]
3157 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr4_o[95:0]
3158 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr5_o[95:0]
3159 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr6_o[95:0]
3160 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr7_o[95:0]
3161 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr0wr_o[95:0]
3162 simulate.fabScalar.reg_read.PhyRegFile1.we0_o
3163 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr1wr_o[95:0]
3164 simulate.fabScalar.reg_read.PhyRegFile1.we1_o
3165 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr2wr_o[95:0]
3166 simulate.fabScalar.reg_read.PhyRegFile1.we2_o
3167 simulate.fabScalar.reg_read.PhyRegFile1.decoded_addr3wr_o[95:0]
3168 simulate.fabScalar.reg_read.PhyRegFile1.we3_o
3169 simulate.fabScalar.reg_read.PhyRegFile1.data0_o[31:0]
3170 simulate.fabScalar.reg_read.PhyRegFile1.data1_o[31:0]
3171 simulate.fabScalar.reg_read.PhyRegFile1.data2_o[31:0]
3172 simulate.fabScalar.reg_read.PhyRegFile1.data3_o[31:0]
3173 simulate.fabScalar.reg_read.PhyRegFile1.data4_o[31:0]
3174 simulate.fabScalar.reg_read.PhyRegFile1.data5_o[31:0]
3175 simulate.fabScalar.reg_read.PhyRegFile1.data6_o[31:0]
3176 simulate.fabScalar.reg_read.PhyRegFile1.data7_o[31:0]
3177 simulate.fabScalar.reg_read.PhyRegFile1.i
3178 simulate.fabScalar.reg_read.PhyRegFile1.j
3179 simulate.fabScalar.reg_read.UPDATE_PHY_REG.i
3180 simulate.fabScalar.reg_read.UPDATE_PHY_REG.j
3181 simulate.fabScalar.reg_read.UPDATE_PHY_REG.k
3182 simulate.fabScalar.regread_execute.clk
3183 simulate.fabScalar.regread_execute.reset
3184 simulate.fabScalar.regread_execute.gr_inst0BrDir
3185 simulate.fabScalar.regread_execute.gr_inst1BrDir
3186 simulate.fabScalar.regread_execute.gr_inst2BrDir
3187 simulate.fabScalar.regread_execute.gr_inst3BrDir
3188 simulate.fabScalar.regread_execute.gr_inst0CtiqTag[3:0]
3189 simulate.fabScalar.regread_execute.gr_inst1CtiqTag[3:0]
3190 simulate.fabScalar.regread_execute.gr_inst2CtiqTag[3:0]
3191 simulate.fabScalar.regread_execute.gr_inst3CtiqTag[3:0]
3192 simulate.fabScalar.regread_execute.gr_inst0TarAddr[31:0]
3193 simulate.fabScalar.regread_execute.gr_inst1TarAddr[31:0]
3194 simulate.fabScalar.regread_execute.gr_inst2TarAddr[31:0]
3195 simulate.fabScalar.regread_execute.gr_inst3TarAddr[31:0]
3196 simulate.fabScalar.regread_execute.gr_inst0PC[31:0]
3197 simulate.fabScalar.regread_execute.gr_inst1PC[31:0]
3198 simulate.fabScalar.regread_execute.gr_inst2PC[31:0]
3199 simulate.fabScalar.regread_execute.gr_inst3PC[31:0]
3200 simulate.fabScalar.regread_execute.gr_inst0Opcode[7:0]
3201 simulate.fabScalar.regread_execute.gr_inst1Opcode[7:0]
3202 simulate.fabScalar.regread_execute.gr_inst2Opcode[7:0]
3203 simulate.fabScalar.regread_execute.gr_inst3Opcode[7:0]
3204 simulate.fabScalar.regread_execute.gr_inst0LdStType[1:0]
3205 simulate.fabScalar.regread_execute.gr_inst1LdStType[1:0]
3206 simulate.fabScalar.regread_execute.gr_inst2LdStType[1:0]
3207 simulate.fabScalar.regread_execute.gr_inst3LdStType[1:0]
3208 simulate.fabScalar.regread_execute.gr_inst0Immd[15:0]
3209 simulate.fabScalar.regread_execute.gr_inst1Immd[15:0]
3210 simulate.fabScalar.regread_execute.gr_inst2Immd[15:0]
3211 simulate.fabScalar.regread_execute.gr_inst3Immd[15:0]
3212 simulate.fabScalar.regread_execute.gr_inst0srcReg1[6:0]
3213 simulate.fabScalar.regread_execute.gr_inst1srcReg1[6:0]
3214 simulate.fabScalar.regread_execute.gr_inst2srcReg1[6:0]
3215 simulate.fabScalar.regread_execute.gr_inst3srcReg1[6:0]
3216 simulate.fabScalar.regread_execute.gr_inst0srcReg2[6:0]
3217 simulate.fabScalar.regread_execute.gr_inst1srcReg2[6:0]
3218 simulate.fabScalar.regread_execute.gr_inst2srcReg2[6:0]
3219 simulate.fabScalar.regread_execute.gr_inst3srcReg2[6:0]
3220 simulate.fabScalar.regread_execute.gr_inst0DestReg[6:0]
3221 simulate.fabScalar.regread_execute.gr_inst1DestReg[6:0]
3222 simulate.fabScalar.regread_execute.gr_inst2DestReg[6:0]
3223 simulate.fabScalar.regread_execute.gr_inst3DestReg[6:0]
3224 simulate.fabScalar.regread_execute.gr_inst0SMTid[1:0]
3225 simulate.fabScalar.regread_execute.gr_inst1SMTid[1:0]
3226 simulate.fabScalar.regread_execute.gr_inst2SMTid[1:0]
3227 simulate.fabScalar.regread_execute.gr_inst3SMTid[1:0]
3228 simulate.fabScalar.regread_execute.gr_inst0BranchMask[3:0]
3229 simulate.fabScalar.regread_execute.gr_inst1BranchMask[3:0]
3230 simulate.fabScalar.regread_execute.gr_inst2BranchMask[3:0]
3231 simulate.fabScalar.regread_execute.gr_inst3BranchMask[3:0]
3232 simulate.fabScalar.regread_execute.gr_inst0IQentry[4:0]
3233 simulate.fabScalar.regread_execute.gr_inst1IQentry[4:0]
3234 simulate.fabScalar.regread_execute.gr_inst2IQentry[4:0]
3235 simulate.fabScalar.regread_execute.gr_inst3IQentry[4:0]
3236 simulate.fabScalar.regread_execute.gr_inst0ALid[6:0]
3237 simulate.fabScalar.regread_execute.gr_inst1ALid[6:0]
3238 simulate.fabScalar.regread_execute.gr_inst2ALid[6:0]
3239 simulate.fabScalar.regread_execute.gr_inst3ALid[6:0]
3240 simulate.fabScalar.regread_execute.gr_inst0LSQid[4:0]
3241 simulate.fabScalar.regread_execute.gr_inst1LSQid[4:0]
3242 simulate.fabScalar.regread_execute.gr_inst2LSQid[4:0]
3243 simulate.fabScalar.regread_execute.gr_inst3LSQid[4:0]
3244 simulate.fabScalar.regread_execute.gr_inst0Data1[31:0]
3245 simulate.fabScalar.regread_execute.gr_inst1Data1[31:0]
3246 simulate.fabScalar.regread_execute.gr_inst2Data1[31:0]
3247 simulate.fabScalar.regread_execute.gr_inst3Data1[31:0]
3248 simulate.fabScalar.regread_execute.gr_inst0Data2[31:0]
3249 simulate.fabScalar.regread_execute.gr_inst1Data2[31:0]
3250 simulate.fabScalar.regread_execute.gr_inst2Data2[31:0]
3251 simulate.fabScalar.regread_execute.gr_inst3Data2[31:0]
3252 simulate.fabScalar.execute.clk
3253 simulate.fabScalar.execute.reset
3254 simulate.fabScalar.execute.bypassValid0_i
3255 simulate.fabScalar.execute.bypassValid1_i
3256 simulate.fabScalar.execute.bypassValid2_i
3257 simulate.fabScalar.execute.bypassValid3_i
3258 simulate.fabScalar.execute.ctrlVerified_i
3259 simulate.fabScalar.execute.ctrlMispredict_i
3260 simulate.fabScalar.execute.ctrlSMTid_i[1:0]
3261 simulate.fabScalar.execute.fu0reg1[6:0]
3262 simulate.fabScalar.execute.fu0data1[31:0]
3263 simulate.fabScalar.execute.fu0reg2[6:0]
3264 simulate.fabScalar.execute.fu0data2[31:0]
3265 simulate.fabScalar.execute.fu1reg1[6:0]
3266 simulate.fabScalar.execute.fu1data1[31:0]
3267 simulate.fabScalar.execute.fu1reg2[6:0]
3268 simulate.fabScalar.execute.fu1data2[31:0]
3269 simulate.fabScalar.execute.fu2reg1[6:0]
3270 simulate.fabScalar.execute.fu2data1[31:0]
3271 simulate.fabScalar.execute.fu2reg2[6:0]
3272 simulate.fabScalar.execute.fu2data2[31:0]
3273 simulate.fabScalar.execute.fu3reg1[6:0]
3274 simulate.fabScalar.execute.fu3data1[31:0]
3275 simulate.fabScalar.execute.fu3reg2[6:0]
3276 simulate.fabScalar.execute.fu3data2[31:0]
3277 simulate.fabScalar.execute.bypassTag0[6:0]
3278 simulate.fabScalar.execute.bypassData0[31:0]
3279 simulate.fabScalar.execute.bypassTag1[6:0]
3280 simulate.fabScalar.execute.bypassData1[31:0]
3281 simulate.fabScalar.execute.bypassTag2[6:0]
3282 simulate.fabScalar.execute.bypassData2[31:0]
3283 simulate.fabScalar.execute.bypassTag3[6:0]
3284 simulate.fabScalar.execute.bypassData3[31:0]
3285 simulate.fabScalar.execute.fu0FinalData1[31:0]
3286 simulate.fabScalar.execute.fu0FinalData2[31:0]
3287 simulate.fabScalar.execute.fu1FinalData1[31:0]
3288 simulate.fabScalar.execute.fu1FinalData2[31:0]
3289 simulate.fabScalar.execute.fu2FinalData1[31:0]
3290 simulate.fabScalar.execute.fu2FinalData2[31:0]
3291 simulate.fabScalar.execute.fu3FinalData1[31:0]
3292 simulate.fabScalar.execute.fu3FinalData2[31:0]
3293 simulate.fabScalar.execute.fu0.clk
3294 simulate.fabScalar.execute.fu0.reset
3295 simulate.fabScalar.execute.fu0.fuFinalData1_i[31:0]
3296 simulate.fabScalar.execute.fu0.fuFinalData2_i[31:0]
3297 simulate.fabScalar.execute.fu0.inValid_i
3298 simulate.fabScalar.execute.fu0.ctrlVerified_i
3299 simulate.fabScalar.execute.fu0.ctrlMispredict_i
3300 simulate.fabScalar.execute.fu0.ctrlSMTid_i[1:0]
3301 simulate.fabScalar.execute.fu0.outValid_o
3302 simulate.fabScalar.execute.fu0.outValid
3303 simulate.fabScalar.execute.fu0.flush
3304 simulate.fabScalar.execute.fu0.instBrDir
3305 simulate.fabScalar.execute.fu0.instCtiqTag[3:0]
3306 simulate.fabScalar.execute.fu0.instTarAddr[31:0]
3307 simulate.fabScalar.execute.fu0.instPC[31:0]
3308 simulate.fabScalar.execute.fu0.instOpcode[7:0]
3309 simulate.fabScalar.execute.fu0.instImmd[15:0]
3310 simulate.fabScalar.execute.fu0.instDestReg[6:0]
3311 simulate.fabScalar.execute.fu0.instSMTid[1:0]
3312 simulate.fabScalar.execute.fu0.instBranchMask[3:0]
3313 simulate.fabScalar.execute.fu0.instIQentry[4:0]
3314 simulate.fabScalar.execute.fu0.instALid[6:0]
3315 simulate.fabScalar.execute.fu0.instLSQid[4:0]
3316 simulate.fabScalar.execute.fu0.result[31:0]
3317 simulate.fabScalar.execute.fu0.flags[7:0]
3318 simulate.fabScalar.execute.fu0.salu.data1_i[31:0]
3319 simulate.fabScalar.execute.fu0.salu.data2_i[31:0]
3320 simulate.fabScalar.execute.fu0.salu.immd_i[15:0]
3321 simulate.fabScalar.execute.fu0.salu.opcode_i[7:0]
3322 simulate.fabScalar.execute.fu0.salu.result_o[31:0]
3323 simulate.fabScalar.execute.fu0.salu.flags_o[7:0]
3324 simulate.fabScalar.execute.fu0.salu.result[31:0]
3325 simulate.fabScalar.execute.fu0.salu.flags[7:0]
3326 simulate.fabScalar.execute.fu0.salu.ALU_OPERATION.sign_ex_immd[31:0]
3327 simulate.fabScalar.execute.fu0.salu.ALU_OPERATION.data_signed1[31:0]
3328 simulate.fabScalar.execute.fu0.salu.ALU_OPERATION.cout
3329 simulate.fabScalar.execute.fu1.clk
3330 simulate.fabScalar.execute.fu1.reset
3331 simulate.fabScalar.execute.fu1.fuFinalData1_i[31:0]
3332 simulate.fabScalar.execute.fu1.fuFinalData2_i[31:0]
3333 simulate.fabScalar.execute.fu1.inValid_i
3334 simulate.fabScalar.execute.fu1.ctrlVerified_i
3335 simulate.fabScalar.execute.fu1.ctrlMispredict_i
3336 simulate.fabScalar.execute.fu1.ctrlSMTid_i[1:0]
3337 simulate.fabScalar.execute.fu1.outValid_o
3338 simulate.fabScalar.execute.fu1.outValid
3339 simulate.fabScalar.execute.fu1.flush
3340 simulate.fabScalar.execute.fu1.instBrDir
3341 simulate.fabScalar.execute.fu1.instCtiqTag[3:0]
3342 simulate.fabScalar.execute.fu1.instTarAddr[31:0]
3343 simulate.fabScalar.execute.fu1.instPC[31:0]
3344 simulate.fabScalar.execute.fu1.instOpcode[7:0]
3345 simulate.fabScalar.execute.fu1.instImmd[15:0]
3346 simulate.fabScalar.execute.fu1.instDestReg[6:0]
3347 simulate.fabScalar.execute.fu1.instSMTid[1:0]
3348 simulate.fabScalar.execute.fu1.instBranchMask[3:0]
3349 simulate.fabScalar.execute.fu1.instIQentry[4:0]
3350 simulate.fabScalar.execute.fu1.instALid[6:0]
3351 simulate.fabScalar.execute.fu1.instLSQid[4:0]
3352 simulate.fabScalar.execute.fu1.result[31]
3353 simulate.fabScalar.execute.fu1.result[30]
3354 simulate.fabScalar.execute.fu1.result[29]
3355 simulate.fabScalar.execute.fu1.result[28]
3356 simulate.fabScalar.execute.fu1.result[27]
3357 simulate.fabScalar.execute.fu1.result[26]
3358 simulate.fabScalar.execute.fu1.result[25]
3359 simulate.fabScalar.execute.fu1.result[24]
3360 simulate.fabScalar.execute.fu1.result[23]
3361 simulate.fabScalar.execute.fu1.result[22]
3362 simulate.fabScalar.execute.fu1.result[21]
3363 simulate.fabScalar.execute.fu1.result[20]
3364 simulate.fabScalar.execute.fu1.result[19]
3365 simulate.fabScalar.execute.fu1.result[18]
3366 simulate.fabScalar.execute.fu1.result[17]
3367 simulate.fabScalar.execute.fu1.result[16]
3368 simulate.fabScalar.execute.fu1.result[15]
3369 simulate.fabScalar.execute.fu1.result[14]
3370 simulate.fabScalar.execute.fu1.result[13]
3371 simulate.fabScalar.execute.fu1.result[12]
3372 simulate.fabScalar.execute.fu1.result[11]
3373 simulate.fabScalar.execute.fu1.result[10]
3374 simulate.fabScalar.execute.fu1.result[9]
3375 simulate.fabScalar.execute.fu1.result[8]
3376 simulate.fabScalar.execute.fu1.result[7]
3377 simulate.fabScalar.execute.fu1.result[6]
3378 simulate.fabScalar.execute.fu1.result[5]
3379 simulate.fabScalar.execute.fu1.result[4]
3380 simulate.fabScalar.execute.fu1.result[3]
3381 simulate.fabScalar.execute.fu1.result[2]
3382 simulate.fabScalar.execute.fu1.result[1]
3383 simulate.fabScalar.execute.fu1.result[0]
3384 simulate.fabScalar.execute.fu1.flags[7:0]
3385 simulate.fabScalar.execute.fu1.calu.data1_i[31:0]
3386 simulate.fabScalar.execute.fu1.calu.data2_i[31:0]
3387 simulate.fabScalar.execute.fu1.calu.immd_i[15:0]
3388 simulate.fabScalar.execute.fu1.calu.opcode_i[7:0]
3389 simulate.fabScalar.execute.fu1.calu.result_o[63]
3390 simulate.fabScalar.execute.fu1.calu.result_o[62]
3391 simulate.fabScalar.execute.fu1.calu.result_o[61]
3392 simulate.fabScalar.execute.fu1.calu.result_o[60]
3393 simulate.fabScalar.execute.fu1.calu.result_o[59]
3394 simulate.fabScalar.execute.fu1.calu.result_o[58]
3395 simulate.fabScalar.execute.fu1.calu.result_o[57]
3396 simulate.fabScalar.execute.fu1.calu.result_o[56]
3397 simulate.fabScalar.execute.fu1.calu.result_o[55]
3398 simulate.fabScalar.execute.fu1.calu.result_o[54]
3399 simulate.fabScalar.execute.fu1.calu.result_o[53]
3400 simulate.fabScalar.execute.fu1.calu.result_o[52]
3401 simulate.fabScalar.execute.fu1.calu.result_o[51]
3402 simulate.fabScalar.execute.fu1.calu.result_o[50]
3403 simulate.fabScalar.execute.fu1.calu.result_o[49]
3404 simulate.fabScalar.execute.fu1.calu.result_o[48]
3405 simulate.fabScalar.execute.fu1.calu.result_o[47]
3406 simulate.fabScalar.execute.fu1.calu.result_o[46]
3407 simulate.fabScalar.execute.fu1.calu.result_o[45]
3408 simulate.fabScalar.execute.fu1.calu.result_o[44]
3409 simulate.fabScalar.execute.fu1.calu.result_o[43]
3410 simulate.fabScalar.execute.fu1.calu.result_o[42]
3411 simulate.fabScalar.execute.fu1.calu.result_o[41]
3412 simulate.fabScalar.execute.fu1.calu.result_o[40]
3413 simulate.fabScalar.execute.fu1.calu.result_o[39]
3414 simulate.fabScalar.execute.fu1.calu.result_o[38]
3415 simulate.fabScalar.execute.fu1.calu.result_o[37]
3416 simulate.fabScalar.execute.fu1.calu.result_o[36]
3417 simulate.fabScalar.execute.fu1.calu.result_o[35]
3418 simulate.fabScalar.execute.fu1.calu.result_o[34]
3419 simulate.fabScalar.execute.fu1.calu.result_o[33]
3420 simulate.fabScalar.execute.fu1.calu.result_o[32]
3421 simulate.fabScalar.execute.fu1.calu.result_o[31]
3422 simulate.fabScalar.execute.fu1.calu.result_o[30]
3423 simulate.fabScalar.execute.fu1.calu.result_o[29]
3424 simulate.fabScalar.execute.fu1.calu.result_o[28]
3425 simulate.fabScalar.execute.fu1.calu.result_o[27]
3426 simulate.fabScalar.execute.fu1.calu.result_o[26]
3427 simulate.fabScalar.execute.fu1.calu.result_o[25]
3428 simulate.fabScalar.execute.fu1.calu.result_o[24]
3429 simulate.fabScalar.execute.fu1.calu.result_o[23]
3430 simulate.fabScalar.execute.fu1.calu.result_o[22]
3431 simulate.fabScalar.execute.fu1.calu.result_o[21]
3432 simulate.fabScalar.execute.fu1.calu.result_o[20]
3433 simulate.fabScalar.execute.fu1.calu.result_o[19]
3434 simulate.fabScalar.execute.fu1.calu.result_o[18]
3435 simulate.fabScalar.execute.fu1.calu.result_o[17]
3436 simulate.fabScalar.execute.fu1.calu.result_o[16]
3437 simulate.fabScalar.execute.fu1.calu.result_o[15]
3438 simulate.fabScalar.execute.fu1.calu.result_o[14]
3439 simulate.fabScalar.execute.fu1.calu.result_o[13]
3440 simulate.fabScalar.execute.fu1.calu.result_o[12]
3441 simulate.fabScalar.execute.fu1.calu.result_o[11]
3442 simulate.fabScalar.execute.fu1.calu.result_o[10]
3443 simulate.fabScalar.execute.fu1.calu.result_o[9]
3444 simulate.fabScalar.execute.fu1.calu.result_o[8]
3445 simulate.fabScalar.execute.fu1.calu.result_o[7]
3446 simulate.fabScalar.execute.fu1.calu.result_o[6]
3447 simulate.fabScalar.execute.fu1.calu.result_o[5]
3448 simulate.fabScalar.execute.fu1.calu.result_o[4]
3449 simulate.fabScalar.execute.fu1.calu.result_o[3]
3450 simulate.fabScalar.execute.fu1.calu.result_o[2]
3451 simulate.fabScalar.execute.fu1.calu.result_o[1]
3452 simulate.fabScalar.execute.fu1.calu.result_o[0]
3453 simulate.fabScalar.execute.fu1.calu.flags_o[7:0]
3454 simulate.fabScalar.execute.fu1.calu.data1_s[31:0]
3455 simulate.fabScalar.execute.fu1.calu.data2_s[31:0]
3456 simulate.fabScalar.execute.fu1.calu.result[63:0]
3457 simulate.fabScalar.execute.fu1.calu.flags[7:0]
3458 simulate.fabScalar.execute.fu1.calu.ALU_OPERATION.result1_s[31:0]
3459 simulate.fabScalar.execute.fu1.calu.ALU_OPERATION.result2_s[31:0]
3460 simulate.fabScalar.execute.fu1.calu.ALU_OPERATION.result1[31:0]
3461 simulate.fabScalar.execute.fu1.calu.ALU_OPERATION.result2[31:0]
3462 simulate.fabScalar.execute.fu2.clk
3463 simulate.fabScalar.execute.fu2.reset
3464 simulate.fabScalar.execute.fu2.fuFinalData1_i[31:0]
3465 simulate.fabScalar.execute.fu2.fuFinalData2_i[31:0]
3466 simulate.fabScalar.execute.fu2.inValid_i
3467 simulate.fabScalar.execute.fu2.ctrlVerified_i
3468 simulate.fabScalar.execute.fu2.ctrlMispredict_i
3469 simulate.fabScalar.execute.fu2.ctrlSMTid_i[1:0]
3470 simulate.fabScalar.execute.fu2.outValid_o
3471 simulate.fabScalar.execute.fu2.outValid
3472 simulate.fabScalar.execute.fu2.flush
3473 simulate.fabScalar.execute.fu2.instBrDir
3474 simulate.fabScalar.execute.fu2.instCtiqTag[3:0]
3475 simulate.fabScalar.execute.fu2.instTarAddr[31:0]
3476 simulate.fabScalar.execute.fu2.instPC[31:0]
3477 simulate.fabScalar.execute.fu2.instOpcode[7:0]
3478 simulate.fabScalar.execute.fu2.instImmd[15:0]
3479 simulate.fabScalar.execute.fu2.instDestReg[6:0]
3480 simulate.fabScalar.execute.fu2.instSMTid[1:0]
3481 simulate.fabScalar.execute.fu2.instBranchMask[3:0]
3482 simulate.fabScalar.execute.fu2.instIQentry[4:0]
3483 simulate.fabScalar.execute.fu2.instALid[6:0]
3484 simulate.fabScalar.execute.fu2.instLSQid[4:0]
3485 simulate.fabScalar.execute.fu2.nextPC[31:0]
3486 simulate.fabScalar.execute.fu2.result[31:0]
3487 simulate.fabScalar.execute.fu2.flags[7:0]
3488 simulate.fabScalar.execute.fu2.computedDir
3489 simulate.fabScalar.execute.fu2.ctrlAlu.data1_i[31:0]
3490 simulate.fabScalar.execute.fu2.ctrlAlu.data2_i[31:0]
3491 simulate.fabScalar.execute.fu2.ctrlAlu.immd_i[15:0]
3492 simulate.fabScalar.execute.fu2.ctrlAlu.opcode_i[7:0]
3493 simulate.fabScalar.execute.fu2.ctrlAlu.predictedTarget_i[31:0]
3494 simulate.fabScalar.execute.fu2.ctrlAlu.predictedDir_i
3495 simulate.fabScalar.execute.fu2.ctrlAlu.pc_i[31:0]
3496 simulate.fabScalar.execute.fu2.ctrlAlu.result_o[31:0]
3497 simulate.fabScalar.execute.fu2.ctrlAlu.nextPC_o[31:0]
3498 simulate.fabScalar.execute.fu2.ctrlAlu.direction_o
3499 simulate.fabScalar.execute.fu2.ctrlAlu.flags_o[7:0]
3500 simulate.fabScalar.execute.fu2.ctrlAlu.result[31:0]
3501 simulate.fabScalar.execute.fu2.ctrlAlu.nextPC[31:0]
3502 simulate.fabScalar.execute.fu2.ctrlAlu.direction
3503 simulate.fabScalar.execute.fu2.ctrlAlu.flags[7:0]
3504 simulate.fabScalar.execute.fu2.ctrlAlu.ALU_OPERATION.sign_ex_immd[31:0]
3505 simulate.fabScalar.execute.fu2.ctrlAlu.ALU_OPERATION.mispredict
3506 simulate.fabScalar.execute.fu3.clk
3507 simulate.fabScalar.execute.fu3.reset
3508 simulate.fabScalar.execute.fu3.fuFinalData1_i[31:0]
3509 simulate.fabScalar.execute.fu3.fuFinalData2_i[31:0]
3510 simulate.fabScalar.execute.fu3.inValid_i
3511 simulate.fabScalar.execute.fu3.ctrlVerified_i
3512 simulate.fabScalar.execute.fu3.ctrlMispredict_i
3513 simulate.fabScalar.execute.fu3.ctrlSMTid_i[1:0]
3514 simulate.fabScalar.execute.fu3.outValid_o
3515 simulate.fabScalar.execute.fu3.outValid
3516 simulate.fabScalar.execute.fu3.flush
3517 simulate.fabScalar.execute.fu3.instBrDir
3518 simulate.fabScalar.execute.fu3.instCtiqTag[3:0]
3519 simulate.fabScalar.execute.fu3.instTarAddr[31:0]
3520 simulate.fabScalar.execute.fu3.instPC[31:0]
3521 simulate.fabScalar.execute.fu3.instOpcode[7:0]
3522 simulate.fabScalar.execute.fu3.instImmd[15:0]
3523 simulate.fabScalar.execute.fu3.instDestReg[6:0]
3524 simulate.fabScalar.execute.fu3.instSMTid[1:0]
3525 simulate.fabScalar.execute.fu3.instBranchMask[3:0]
3526 simulate.fabScalar.execute.fu3.instIQentry[4:0]
3527 simulate.fabScalar.execute.fu3.instALid[6:0]
3528 simulate.fabScalar.execute.fu3.instLSQid[4:0]
3529 simulate.fabScalar.execute.fu3.result[31:0]
3530 simulate.fabScalar.execute.fu3.ldstSize[1:0]
3531 simulate.fabScalar.execute.fu3.flags[7:0]
3532 simulate.fabScalar.execute.fu3.agen.data1_i[31:0]
3533 simulate.fabScalar.execute.fu3.agen.data2_i[31:0]
3534 simulate.fabScalar.execute.fu3.agen.immd_i[15:0]
3535 simulate.fabScalar.execute.fu3.agen.opcode_i[7:0]
3536 simulate.fabScalar.execute.fu3.agen.result_o[31:0]
3537 simulate.fabScalar.execute.fu3.agen.ldstSize_o[1:0]
3538 simulate.fabScalar.execute.fu3.agen.flags_o[7:0]
3539 simulate.fabScalar.execute.fu3.agen.result[31:0]
3540 simulate.fabScalar.execute.fu3.agen.ldstSize[1:0]
3541 simulate.fabScalar.execute.fu3.agen.flags[7:0]
3542 simulate.fabScalar.execute.fu3.agen.ALU_OPERATION.sign_ex_immd[31:0]
3543 simulate.fabScalar.execute.fu0_srcReg1.srcReg_i[6:0]
3544 simulate.fabScalar.execute.fu0_srcReg1.srcData_i[31:0]
3545 simulate.fabScalar.execute.fu0_srcReg1.bypassValid0_i
3546 simulate.fabScalar.execute.fu0_srcReg1.bypassTag0_i[6:0]
3547 simulate.fabScalar.execute.fu0_srcReg1.bypassData0_i[31:0]
3548 simulate.fabScalar.execute.fu0_srcReg1.bypassValid1_i
3549 simulate.fabScalar.execute.fu0_srcReg1.bypassTag1_i[6:0]
3550 simulate.fabScalar.execute.fu0_srcReg1.bypassData1_i[31:0]
3551 simulate.fabScalar.execute.fu0_srcReg1.bypassValid2_i
3552 simulate.fabScalar.execute.fu0_srcReg1.bypassTag2_i[6:0]
3553 simulate.fabScalar.execute.fu0_srcReg1.bypassData2_i[31:0]
3554 simulate.fabScalar.execute.fu0_srcReg1.bypassValid3_i
3555 simulate.fabScalar.execute.fu0_srcReg1.bypassTag3_i[6:0]
3556 simulate.fabScalar.execute.fu0_srcReg1.bypassData3_i[31:0]
3557 simulate.fabScalar.execute.fu0_srcReg1.dataOut_o[31:0]
3558 simulate.fabScalar.execute.fu0_srcReg1.dataOut[31:0]
3559 simulate.fabScalar.execute.fu0_srcReg1.FORWARD_CHECK.match0
3560 simulate.fabScalar.execute.fu0_srcReg1.FORWARD_CHECK.match1
3561 simulate.fabScalar.execute.fu0_srcReg1.FORWARD_CHECK.match2
3562 simulate.fabScalar.execute.fu0_srcReg1.FORWARD_CHECK.match3
3563 simulate.fabScalar.execute.fu0_srcReg1.FORWARD_CHECK.match
3564 simulate.fabScalar.execute.fu0_srcReg2.srcReg_i[6:0]
3565 simulate.fabScalar.execute.fu0_srcReg2.srcData_i[31:0]
3566 simulate.fabScalar.execute.fu0_srcReg2.bypassValid0_i
3567 simulate.fabScalar.execute.fu0_srcReg2.bypassTag0_i[6:0]
3568 simulate.fabScalar.execute.fu0_srcReg2.bypassData0_i[31:0]
3569 simulate.fabScalar.execute.fu0_srcReg2.bypassValid1_i
3570 simulate.fabScalar.execute.fu0_srcReg2.bypassTag1_i[6:0]
3571 simulate.fabScalar.execute.fu0_srcReg2.bypassData1_i[31:0]
3572 simulate.fabScalar.execute.fu0_srcReg2.bypassValid2_i
3573 simulate.fabScalar.execute.fu0_srcReg2.bypassTag2_i[6:0]
3574 simulate.fabScalar.execute.fu0_srcReg2.bypassData2_i[31:0]
3575 simulate.fabScalar.execute.fu0_srcReg2.bypassValid3_i
3576 simulate.fabScalar.execute.fu0_srcReg2.bypassTag3_i[6:0]
3577 simulate.fabScalar.execute.fu0_srcReg2.bypassData3_i[31:0]
3578 simulate.fabScalar.execute.fu0_srcReg2.dataOut_o[31:0]
3579 simulate.fabScalar.execute.fu0_srcReg2.dataOut[31:0]
3580 simulate.fabScalar.execute.fu0_srcReg2.FORWARD_CHECK.match0
3581 simulate.fabScalar.execute.fu0_srcReg2.FORWARD_CHECK.match1
3582 simulate.fabScalar.execute.fu0_srcReg2.FORWARD_CHECK.match2
3583 simulate.fabScalar.execute.fu0_srcReg2.FORWARD_CHECK.match3
3584 simulate.fabScalar.execute.fu0_srcReg2.FORWARD_CHECK.match
3585 simulate.fabScalar.execute.fu1_srcReg1.srcReg_i[6:0]
3586 simulate.fabScalar.execute.fu1_srcReg1.srcData_i[31:0]
3587 simulate.fabScalar.execute.fu1_srcReg1.bypassValid0_i
3588 simulate.fabScalar.execute.fu1_srcReg1.bypassTag0_i[6:0]
3589 simulate.fabScalar.execute.fu1_srcReg1.bypassData0_i[31:0]
3590 simulate.fabScalar.execute.fu1_srcReg1.bypassValid1_i
3591 simulate.fabScalar.execute.fu1_srcReg1.bypassTag1_i[6:0]
3592 simulate.fabScalar.execute.fu1_srcReg1.bypassData1_i[31:0]
3593 simulate.fabScalar.execute.fu1_srcReg1.bypassValid2_i
3594 simulate.fabScalar.execute.fu1_srcReg1.bypassTag2_i[6:0]
3595 simulate.fabScalar.execute.fu1_srcReg1.bypassData2_i[31:0]
3596 simulate.fabScalar.execute.fu1_srcReg1.bypassValid3_i
3597 simulate.fabScalar.execute.fu1_srcReg1.bypassTag3_i[6:0]
3598 simulate.fabScalar.execute.fu1_srcReg1.bypassData3_i[31:0]
3599 simulate.fabScalar.execute.fu1_srcReg1.dataOut_o[31:0]
3600 simulate.fabScalar.execute.fu1_srcReg1.dataOut[31:0]
3601 simulate.fabScalar.execute.fu1_srcReg1.FORWARD_CHECK.match0
3602 simulate.fabScalar.execute.fu1_srcReg1.FORWARD_CHECK.match1
3603 simulate.fabScalar.execute.fu1_srcReg1.FORWARD_CHECK.match2
3604 simulate.fabScalar.execute.fu1_srcReg1.FORWARD_CHECK.match3
3605 simulate.fabScalar.execute.fu1_srcReg1.FORWARD_CHECK.match
3606 simulate.fabScalar.execute.fu1_srcReg2.srcReg_i[6:0]
3607 simulate.fabScalar.execute.fu1_srcReg2.srcData_i[31:0]
3608 simulate.fabScalar.execute.fu1_srcReg2.bypassValid0_i
3609 simulate.fabScalar.execute.fu1_srcReg2.bypassTag0_i[6:0]
3610 simulate.fabScalar.execute.fu1_srcReg2.bypassData0_i[31:0]
3611 simulate.fabScalar.execute.fu1_srcReg2.bypassValid1_i
3612 simulate.fabScalar.execute.fu1_srcReg2.bypassTag1_i[6:0]
3613 simulate.fabScalar.execute.fu1_srcReg2.bypassData1_i[31:0]
3614 simulate.fabScalar.execute.fu1_srcReg2.bypassValid2_i
3615 simulate.fabScalar.execute.fu1_srcReg2.bypassTag2_i[6:0]
3616 simulate.fabScalar.execute.fu1_srcReg2.bypassData2_i[31:0]
3617 simulate.fabScalar.execute.fu1_srcReg2.bypassValid3_i
3618 simulate.fabScalar.execute.fu1_srcReg2.bypassTag3_i[6:0]
3619 simulate.fabScalar.execute.fu1_srcReg2.bypassData3_i[31:0]
3620 simulate.fabScalar.execute.fu1_srcReg2.dataOut_o[31:0]
3621 simulate.fabScalar.execute.fu1_srcReg2.dataOut[31:0]
3622 simulate.fabScalar.execute.fu1_srcReg2.FORWARD_CHECK.match0
3623 simulate.fabScalar.execute.fu1_srcReg2.FORWARD_CHECK.match1
3624 simulate.fabScalar.execute.fu1_srcReg2.FORWARD_CHECK.match2
3625 simulate.fabScalar.execute.fu1_srcReg2.FORWARD_CHECK.match3
3626 simulate.fabScalar.execute.fu1_srcReg2.FORWARD_CHECK.match
3627 simulate.fabScalar.execute.fu2_srcReg1.srcReg_i[6:0]
3628 simulate.fabScalar.execute.fu2_srcReg1.srcData_i[31:0]
3629 simulate.fabScalar.execute.fu2_srcReg1.bypassValid0_i
3630 simulate.fabScalar.execute.fu2_srcReg1.bypassTag0_i[6:0]
3631 simulate.fabScalar.execute.fu2_srcReg1.bypassData0_i[31:0]
3632 simulate.fabScalar.execute.fu2_srcReg1.bypassValid1_i
3633 simulate.fabScalar.execute.fu2_srcReg1.bypassTag1_i[6:0]
3634 simulate.fabScalar.execute.fu2_srcReg1.bypassData1_i[31:0]
3635 simulate.fabScalar.execute.fu2_srcReg1.bypassValid2_i
3636 simulate.fabScalar.execute.fu2_srcReg1.bypassTag2_i[6:0]
3637 simulate.fabScalar.execute.fu2_srcReg1.bypassData2_i[31:0]
3638 simulate.fabScalar.execute.fu2_srcReg1.bypassValid3_i
3639 simulate.fabScalar.execute.fu2_srcReg1.bypassTag3_i[6:0]
3640 simulate.fabScalar.execute.fu2_srcReg1.bypassData3_i[31:0]
3641 simulate.fabScalar.execute.fu2_srcReg1.dataOut_o[31:0]
3642 simulate.fabScalar.execute.fu2_srcReg1.dataOut[31:0]
3643 simulate.fabScalar.execute.fu2_srcReg1.FORWARD_CHECK.match0
3644 simulate.fabScalar.execute.fu2_srcReg1.FORWARD_CHECK.match1
3645 simulate.fabScalar.execute.fu2_srcReg1.FORWARD_CHECK.match2
3646 simulate.fabScalar.execute.fu2_srcReg1.FORWARD_CHECK.match3
3647 simulate.fabScalar.execute.fu2_srcReg1.FORWARD_CHECK.match
3648 simulate.fabScalar.execute.fu2_srcReg2.srcReg_i[6:0]
3649 simulate.fabScalar.execute.fu2_srcReg2.srcData_i[31:0]
3650 simulate.fabScalar.execute.fu2_srcReg2.bypassValid0_i
3651 simulate.fabScalar.execute.fu2_srcReg2.bypassTag0_i[6:0]
3652 simulate.fabScalar.execute.fu2_srcReg2.bypassData0_i[31:0]
3653 simulate.fabScalar.execute.fu2_srcReg2.bypassValid1_i
3654 simulate.fabScalar.execute.fu2_srcReg2.bypassTag1_i[6:0]
3655 simulate.fabScalar.execute.fu2_srcReg2.bypassData1_i[31:0]
3656 simulate.fabScalar.execute.fu2_srcReg2.bypassValid2_i
3657 simulate.fabScalar.execute.fu2_srcReg2.bypassTag2_i[6:0]
3658 simulate.fabScalar.execute.fu2_srcReg2.bypassData2_i[31:0]
3659 simulate.fabScalar.execute.fu2_srcReg2.bypassValid3_i
3660 simulate.fabScalar.execute.fu2_srcReg2.bypassTag3_i[6:0]
3661 simulate.fabScalar.execute.fu2_srcReg2.bypassData3_i[31:0]
3662 simulate.fabScalar.execute.fu2_srcReg2.dataOut_o[31:0]
3663 simulate.fabScalar.execute.fu2_srcReg2.dataOut[31:0]
3664 simulate.fabScalar.execute.fu2_srcReg2.FORWARD_CHECK.match0
3665 simulate.fabScalar.execute.fu2_srcReg2.FORWARD_CHECK.match1
3666 simulate.fabScalar.execute.fu2_srcReg2.FORWARD_CHECK.match2
3667 simulate.fabScalar.execute.fu2_srcReg2.FORWARD_CHECK.match3
3668 simulate.fabScalar.execute.fu2_srcReg2.FORWARD_CHECK.match
3669 simulate.fabScalar.execute.fu3_srcReg1.srcReg_i[6:0]
3670 simulate.fabScalar.execute.fu3_srcReg1.srcData_i[31:0]
3671 simulate.fabScalar.execute.fu3_srcReg1.bypassValid0_i
3672 simulate.fabScalar.execute.fu3_srcReg1.bypassTag0_i[6:0]
3673 simulate.fabScalar.execute.fu3_srcReg1.bypassData0_i[31:0]
3674 simulate.fabScalar.execute.fu3_srcReg1.bypassValid1_i
3675 simulate.fabScalar.execute.fu3_srcReg1.bypassTag1_i[6:0]
3676 simulate.fabScalar.execute.fu3_srcReg1.bypassData1_i[31:0]
3677 simulate.fabScalar.execute.fu3_srcReg1.bypassValid2_i
3678 simulate.fabScalar.execute.fu3_srcReg1.bypassTag2_i[6:0]
3679 simulate.fabScalar.execute.fu3_srcReg1.bypassData2_i[31:0]
3680 simulate.fabScalar.execute.fu3_srcReg1.bypassValid3_i
3681 simulate.fabScalar.execute.fu3_srcReg1.bypassTag3_i[6:0]
3682 simulate.fabScalar.execute.fu3_srcReg1.bypassData3_i[31:0]
3683 simulate.fabScalar.execute.fu3_srcReg1.dataOut_o[31:0]
3684 simulate.fabScalar.execute.fu3_srcReg1.dataOut[31:0]
3685 simulate.fabScalar.execute.fu3_srcReg1.FORWARD_CHECK.match0
3686 simulate.fabScalar.execute.fu3_srcReg1.FORWARD_CHECK.match1
3687 simulate.fabScalar.execute.fu3_srcReg1.FORWARD_CHECK.match2
3688 simulate.fabScalar.execute.fu3_srcReg1.FORWARD_CHECK.match3
3689 simulate.fabScalar.execute.fu3_srcReg1.FORWARD_CHECK.match
3690 simulate.fabScalar.execute.fu3_srcReg2.srcReg_i[6:0]
3691 simulate.fabScalar.execute.fu3_srcReg2.srcData_i[31:0]
3692 simulate.fabScalar.execute.fu3_srcReg2.bypassValid0_i
3693 simulate.fabScalar.execute.fu3_srcReg2.bypassTag0_i[6:0]
3694 simulate.fabScalar.execute.fu3_srcReg2.bypassData0_i[31:0]
3695 simulate.fabScalar.execute.fu3_srcReg2.bypassValid1_i
3696 simulate.fabScalar.execute.fu3_srcReg2.bypassTag1_i[6:0]
3697 simulate.fabScalar.execute.fu3_srcReg2.bypassData1_i[31:0]
3698 simulate.fabScalar.execute.fu3_srcReg2.bypassValid2_i
3699 simulate.fabScalar.execute.fu3_srcReg2.bypassTag2_i[6:0]
3700 simulate.fabScalar.execute.fu3_srcReg2.bypassData2_i[31:0]
3701 simulate.fabScalar.execute.fu3_srcReg2.bypassValid3_i
3702 simulate.fabScalar.execute.fu3_srcReg2.bypassTag3_i[6:0]
3703 simulate.fabScalar.execute.fu3_srcReg2.bypassData3_i[31:0]
3704 simulate.fabScalar.execute.fu3_srcReg2.dataOut_o[31:0]
3705 simulate.fabScalar.execute.fu3_srcReg2.dataOut[31:0]
3706 simulate.fabScalar.execute.fu3_srcReg2.FORWARD_CHECK.match0
3707 simulate.fabScalar.execute.fu3_srcReg2.FORWARD_CHECK.match1
3708 simulate.fabScalar.execute.fu3_srcReg2.FORWARD_CHECK.match2
3709 simulate.fabScalar.execute.fu3_srcReg2.FORWARD_CHECK.match3
3710 simulate.fabScalar.execute.fu3_srcReg2.FORWARD_CHECK.match
3711 simulate.fabScalar.writebk.writebkValid0_o
3712 simulate.fabScalar.writebk.ctrlFU0_o[14:0]
3713 simulate.fabScalar.writebk.bypassValid0_o
3714 simulate.fabScalar.writebk.computedAddr0_o[31:0]
3715 simulate.fabScalar.writebk.writebkValid1_o
3716 simulate.fabScalar.writebk.ctrlFU1_o[14:0]
3717 simulate.fabScalar.writebk.bypassValid1_o
3718 simulate.fabScalar.writebk.computedAddr1_o[31:0]
3719 simulate.fabScalar.writebk.writebkValid2_o
3720 simulate.fabScalar.writebk.ctrlFU2_o[14:0]
3721 simulate.fabScalar.writebk.bypassValid2_o
3722 simulate.fabScalar.writebk.computedAddr2_o[31:0]
3723 simulate.fabScalar.writebk.writebkValid3_o
3724 simulate.fabScalar.writebk.ctrlFU3_o[14:0]
3725 simulate.fabScalar.writebk.bypassValid3_o
3726 simulate.fabScalar.writebk.computedAddr3_o[31:0]
3727 simulate.fabScalar.writebk.agenIqFreedValid0_o
3728 simulate.fabScalar.writebk.agenIqEntry0_o[4:0]
3729 simulate.fabScalar.writebk.ctrlVerified_o
3730 simulate.fabScalar.writebk.ctrlMispredict_o
3731 simulate.fabScalar.writebk.ctrlConditional_o
3732 simulate.fabScalar.writebk.ctrlSMTid_o[1:0]
3733 simulate.fabScalar.writebk.ctrlTargetAddr_o[31:0]
3734 simulate.fabScalar.writebk.ctrlBrDirection_o
3735 simulate.fabScalar.writebk.ctrlCtiQueueIndex_o[3:0]
3736 simulate.fabScalar.writebk.clk
3737 simulate.fabScalar.writebk.reset
3738 simulate.fabScalar.writebk.ctrlVerified
3739 simulate.fabScalar.writebk.ctrlMispredict
3740 simulate.fabScalar.writebk.ctrlConditional
3741 simulate.fabScalar.writebk.ctrlSMTid[1:0]
3742 simulate.fabScalar.writebk.ctrlTargetAddr[31:0]
3743 simulate.fabScalar.writebk.ctrlBrDirection
3744 simulate.fabScalar.writebk.ctrlCtiQueueIndex[3:0]
3745 simulate.fabScalar.writebk.writebkValid0_l0
3746 simulate.fabScalar.writebk.ctrlFU0_l0[14:0]
3747 simulate.fabScalar.writebk.computedAddr0_l0[31:0]
3748 simulate.fabScalar.writebk.writebkValid1_l0
3749 simulate.fabScalar.writebk.ctrlFU1_l0[14:0]
3750 simulate.fabScalar.writebk.computedAddr1_l0[31:0]
3751 simulate.fabScalar.writebk.writebkValid2_l0
3752 simulate.fabScalar.writebk.ctrlFU2_l0[14:0]
3753 simulate.fabScalar.writebk.computedAddr2_l0[31:0]
3754 simulate.fabScalar.writebk.writebkValid3_l0
3755 simulate.fabScalar.writebk.ctrlFU3_l0[14:0]
3756 simulate.fabScalar.writebk.computedAddr3_l0[31:0]
3757 simulate.fabScalar.writebk.INVALIDATE_WB_ON_MISPREDICT.fu0BranchMask[3:0]
3758 simulate.fabScalar.writebk.INVALIDATE_WB_ON_MISPREDICT.fu1BranchMask[3:0]
3759 simulate.fabScalar.writebk.INVALIDATE_WB_ON_MISPREDICT.fu2BranchMask[3:0]
3760 simulate.fabScalar.writebk.INVALIDATE_WB_ON_MISPREDICT.lsuBranchMask[3:0]
3761 simulate.fabScalar.agenLsu.INVALIDATE_ON_MISPREDICT.lsuBranchMask[3:0]
3762 simulate.fabScalar.lsu.clk
3763 simulate.fabScalar.lsu.reset
3764 simulate.fabScalar.lsu.recoverFlag_i
3765 simulate.fabScalar.lsu.ctrlVerified_i
3766 simulate.fabScalar.lsu.ctrlMispredict_i
3767 simulate.fabScalar.lsu.ctrlSMTid_i[1:0]
3768 simulate.fabScalar.lsu.backEndReady_i
3769 simulate.fabScalar.lsu.lsqId0_o[4:0]
3770 simulate.fabScalar.lsu.lsqId1_o[4:0]
3771 simulate.fabScalar.lsu.lsqId2_o[4:0]
3772 simulate.fabScalar.lsu.lsqId3_o[4:0]
3773 simulate.fabScalar.lsu.commitStore0_i
3774 simulate.fabScalar.lsu.commitLoad0_i
3775 simulate.fabScalar.lsu.commitStore1_i
3776 simulate.fabScalar.lsu.commitLoad1_i
3777 simulate.fabScalar.lsu.commitStore2_i
3778 simulate.fabScalar.lsu.commitLoad2_i
3779 simulate.fabScalar.lsu.commitStore3_i
3780 simulate.fabScalar.lsu.commitLoad3_i
3781 simulate.fabScalar.lsu.loadQueueCnt_o[5:0]
3782 simulate.fabScalar.lsu.storeQueueCnt_o[5:0]
3783 simulate.fabScalar.lsu.ldqValid[31:0]
3784 simulate.fabScalar.lsu.ldq[31][18:0]
3785 simulate.fabScalar.lsu.ldq[30][18:0]
3786 simulate.fabScalar.lsu.ldq[29][18:0]
3787 simulate.fabScalar.lsu.ldq[28][18:0]
3788 simulate.fabScalar.lsu.ldq[27][18:0]
3789 simulate.fabScalar.lsu.ldq[26][18:0]
3790 simulate.fabScalar.lsu.ldq[25][18:0]
3791 simulate.fabScalar.lsu.ldq[24][18:0]
3792 simulate.fabScalar.lsu.ldq[23][18:0]
3793 simulate.fabScalar.lsu.ldq[22][18:0]
3794 simulate.fabScalar.lsu.ldq[21][18:0]
3795 simulate.fabScalar.lsu.ldq[20][18:0]
3796 simulate.fabScalar.lsu.ldq[19][18:0]
3797 simulate.fabScalar.lsu.ldq[18][18:0]
3798 simulate.fabScalar.lsu.ldq[17][18:0]
3799 simulate.fabScalar.lsu.ldq[16][18:0]
3800 simulate.fabScalar.lsu.ldq[15][18:0]
3801 simulate.fabScalar.lsu.ldq[14][18:0]
3802 simulate.fabScalar.lsu.ldq[13][18:0]
3803 simulate.fabScalar.lsu.ldq[12][18:0]
3804 simulate.fabScalar.lsu.ldq[11][18:0]
3805 simulate.fabScalar.lsu.ldq[10][18:0]
3806 simulate.fabScalar.lsu.ldq[9][18:0]
3807 simulate.fabScalar.lsu.ldq[8][18:0]
3808 simulate.fabScalar.lsu.ldq[7][18:0]
3809 simulate.fabScalar.lsu.ldq[6][18:0]
3810 simulate.fabScalar.lsu.ldq[5][18:0]
3811 simulate.fabScalar.lsu.ldq[4][18:0]
3812 simulate.fabScalar.lsu.ldq[3][18:0]
3813 simulate.fabScalar.lsu.ldq[2][18:0]
3814 simulate.fabScalar.lsu.ldq[1][18:0]
3815 simulate.fabScalar.lsu.ldq[0][18:0]
3816 simulate.fabScalar.lsu.ldqSizeofLD[31][1:0]
3817 simulate.fabScalar.lsu.ldqSizeofLD[30][1:0]
3818 simulate.fabScalar.lsu.ldqSizeofLD[29][1:0]
3819 simulate.fabScalar.lsu.ldqSizeofLD[28][1:0]
3820 simulate.fabScalar.lsu.ldqSizeofLD[27][1:0]
3821 simulate.fabScalar.lsu.ldqSizeofLD[26][1:0]
3822 simulate.fabScalar.lsu.ldqSizeofLD[25][1:0]
3823 simulate.fabScalar.lsu.ldqSizeofLD[24][1:0]
3824 simulate.fabScalar.lsu.ldqSizeofLD[23][1:0]
3825 simulate.fabScalar.lsu.ldqSizeofLD[22][1:0]
3826 simulate.fabScalar.lsu.ldqSizeofLD[21][1:0]
3827 simulate.fabScalar.lsu.ldqSizeofLD[20][1:0]
3828 simulate.fabScalar.lsu.ldqSizeofLD[19][1:0]
3829 simulate.fabScalar.lsu.ldqSizeofLD[18][1:0]
3830 simulate.fabScalar.lsu.ldqSizeofLD[17][1:0]
3831 simulate.fabScalar.lsu.ldqSizeofLD[16][1:0]
3832 simulate.fabScalar.lsu.ldqSizeofLD[15][1:0]
3833 simulate.fabScalar.lsu.ldqSizeofLD[14][1:0]
3834 simulate.fabScalar.lsu.ldqSizeofLD[13][1:0]
3835 simulate.fabScalar.lsu.ldqSizeofLD[12][1:0]
3836 simulate.fabScalar.lsu.ldqSizeofLD[11][1:0]
3837 simulate.fabScalar.lsu.ldqSizeofLD[10][1:0]
3838 simulate.fabScalar.lsu.ldqSizeofLD[9][1:0]
3839 simulate.fabScalar.lsu.ldqSizeofLD[8][1:0]
3840 simulate.fabScalar.lsu.ldqSizeofLD[7][1:0]
3841 simulate.fabScalar.lsu.ldqSizeofLD[6][1:0]
3842 simulate.fabScalar.lsu.ldqSizeofLD[5][1:0]
3843 simulate.fabScalar.lsu.ldqSizeofLD[4][1:0]
3844 simulate.fabScalar.lsu.ldqSizeofLD[3][1:0]
3845 simulate.fabScalar.lsu.ldqSizeofLD[2][1:0]
3846 simulate.fabScalar.lsu.ldqSizeofLD[1][1:0]
3847 simulate.fabScalar.lsu.ldqSizeofLD[0][1:0]
3848 simulate.fabScalar.lsu.ldqAddr1[31][31:0]
3849 simulate.fabScalar.lsu.ldqAddr1[30][31:0]
3850 simulate.fabScalar.lsu.ldqAddr1[29][31:0]
3851 simulate.fabScalar.lsu.ldqAddr1[28][31:0]
3852 simulate.fabScalar.lsu.ldqAddr1[27][31:0]
3853 simulate.fabScalar.lsu.ldqAddr1[26][31:0]
3854 simulate.fabScalar.lsu.ldqAddr1[25][31:0]
3855 simulate.fabScalar.lsu.ldqAddr1[24][31:0]
3856 simulate.fabScalar.lsu.ldqAddr1[23][31:0]
3857 simulate.fabScalar.lsu.ldqAddr1[22][31:0]
3858 simulate.fabScalar.lsu.ldqAddr1[21][31:0]
3859 simulate.fabScalar.lsu.ldqAddr1[20][31:0]
3860 simulate.fabScalar.lsu.ldqAddr1[19][31:0]
3861 simulate.fabScalar.lsu.ldqAddr1[18][31:0]
3862 simulate.fabScalar.lsu.ldqAddr1[17][31:0]
3863 simulate.fabScalar.lsu.ldqAddr1[16][31:0]
3864 simulate.fabScalar.lsu.ldqAddr1[15][31:0]
3865 simulate.fabScalar.lsu.ldqAddr1[14][31:0]
3866 simulate.fabScalar.lsu.ldqAddr1[13][31:0]
3867 simulate.fabScalar.lsu.ldqAddr1[12][31:0]
3868 simulate.fabScalar.lsu.ldqAddr1[11][31:0]
3869 simulate.fabScalar.lsu.ldqAddr1[10][31:0]
3870 simulate.fabScalar.lsu.ldqAddr1[9][31:0]
3871 simulate.fabScalar.lsu.ldqAddr1[8][31:0]
3872 simulate.fabScalar.lsu.ldqAddr1[7][31:0]
3873 simulate.fabScalar.lsu.ldqAddr1[6][31:0]
3874 simulate.fabScalar.lsu.ldqAddr1[5][31:0]
3875 simulate.fabScalar.lsu.ldqAddr1[4][31:0]
3876 simulate.fabScalar.lsu.ldqAddr1[3][31:0]
3877 simulate.fabScalar.lsu.ldqAddr1[2][31:0]
3878 simulate.fabScalar.lsu.ldqAddr1[1][31:0]
3879 simulate.fabScalar.lsu.ldqAddr1[0][31:0]
3880 simulate.fabScalar.lsu.ldqAddr2[31][31:0]
3881 simulate.fabScalar.lsu.ldqAddr2[30][31:0]
3882 simulate.fabScalar.lsu.ldqAddr2[29][31:0]
3883 simulate.fabScalar.lsu.ldqAddr2[28][31:0]
3884 simulate.fabScalar.lsu.ldqAddr2[27][31:0]
3885 simulate.fabScalar.lsu.ldqAddr2[26][31:0]
3886 simulate.fabScalar.lsu.ldqAddr2[25][31:0]
3887 simulate.fabScalar.lsu.ldqAddr2[24][31:0]
3888 simulate.fabScalar.lsu.ldqAddr2[23][31:0]
3889 simulate.fabScalar.lsu.ldqAddr2[22][31:0]
3890 simulate.fabScalar.lsu.ldqAddr2[21][31:0]
3891 simulate.fabScalar.lsu.ldqAddr2[20][31:0]
3892 simulate.fabScalar.lsu.ldqAddr2[19][31:0]
3893 simulate.fabScalar.lsu.ldqAddr2[18][31:0]
3894 simulate.fabScalar.lsu.ldqAddr2[17][31:0]
3895 simulate.fabScalar.lsu.ldqAddr2[16][31:0]
3896 simulate.fabScalar.lsu.ldqAddr2[15][31:0]
3897 simulate.fabScalar.lsu.ldqAddr2[14][31:0]
3898 simulate.fabScalar.lsu.ldqAddr2[13][31:0]
3899 simulate.fabScalar.lsu.ldqAddr2[12][31:0]
3900 simulate.fabScalar.lsu.ldqAddr2[11][31:0]
3901 simulate.fabScalar.lsu.ldqAddr2[10][31:0]
3902 simulate.fabScalar.lsu.ldqAddr2[9][31:0]
3903 simulate.fabScalar.lsu.ldqAddr2[8][31:0]
3904 simulate.fabScalar.lsu.ldqAddr2[7][31:0]
3905 simulate.fabScalar.lsu.ldqAddr2[6][31:0]
3906 simulate.fabScalar.lsu.ldqAddr2[5][31:0]
3907 simulate.fabScalar.lsu.ldqAddr2[4][31:0]
3908 simulate.fabScalar.lsu.ldqAddr2[3][31:0]
3909 simulate.fabScalar.lsu.ldqAddr2[2][31:0]
3910 simulate.fabScalar.lsu.ldqAddr2[1][31:0]
3911 simulate.fabScalar.lsu.ldqAddr2[0][31:0]
3912 simulate.fabScalar.lsu.ldqAddrValid[31:0]
3913 simulate.fabScalar.lsu.ldqData[31][31:0]
3914 simulate.fabScalar.lsu.ldqData[30][31:0]
3915 simulate.fabScalar.lsu.ldqData[29][31:0]
3916 simulate.fabScalar.lsu.ldqData[28][31:0]
3917 simulate.fabScalar.lsu.ldqData[27][31:0]
3918 simulate.fabScalar.lsu.ldqData[26][31:0]
3919 simulate.fabScalar.lsu.ldqData[25][31:0]
3920 simulate.fabScalar.lsu.ldqData[24][31:0]
3921 simulate.fabScalar.lsu.ldqData[23][31:0]
3922 simulate.fabScalar.lsu.ldqData[22][31:0]
3923 simulate.fabScalar.lsu.ldqData[21][31:0]
3924 simulate.fabScalar.lsu.ldqData[20][31:0]
3925 simulate.fabScalar.lsu.ldqData[19][31:0]
3926 simulate.fabScalar.lsu.ldqData[18][31:0]
3927 simulate.fabScalar.lsu.ldqData[17][31:0]
3928 simulate.fabScalar.lsu.ldqData[16][31:0]
3929 simulate.fabScalar.lsu.ldqData[15][31:0]
3930 simulate.fabScalar.lsu.ldqData[14][31:0]
3931 simulate.fabScalar.lsu.ldqData[13][31:0]
3932 simulate.fabScalar.lsu.ldqData[12][31:0]
3933 simulate.fabScalar.lsu.ldqData[11][31:0]
3934 simulate.fabScalar.lsu.ldqData[10][31:0]
3935 simulate.fabScalar.lsu.ldqData[9][31:0]
3936 simulate.fabScalar.lsu.ldqData[8][31:0]
3937 simulate.fabScalar.lsu.ldqData[7][31:0]
3938 simulate.fabScalar.lsu.ldqData[6][31:0]
3939 simulate.fabScalar.lsu.ldqData[5][31:0]
3940 simulate.fabScalar.lsu.ldqData[4][31:0]
3941 simulate.fabScalar.lsu.ldqData[3][31:0]
3942 simulate.fabScalar.lsu.ldqData[2][31:0]
3943 simulate.fabScalar.lsu.ldqData[1][31:0]
3944 simulate.fabScalar.lsu.ldqData[0][31:0]
3945 simulate.fabScalar.lsu.ldqBranchTag[31][3:0]
3946 simulate.fabScalar.lsu.ldqBranchTag[30][3:0]
3947 simulate.fabScalar.lsu.ldqBranchTag[29][3:0]
3948 simulate.fabScalar.lsu.ldqBranchTag[28][3:0]
3949 simulate.fabScalar.lsu.ldqBranchTag[27][3:0]
3950 simulate.fabScalar.lsu.ldqBranchTag[26][3:0]
3951 simulate.fabScalar.lsu.ldqBranchTag[25][3:0]
3952 simulate.fabScalar.lsu.ldqBranchTag[24][3:0]
3953 simulate.fabScalar.lsu.ldqBranchTag[23][3:0]
3954 simulate.fabScalar.lsu.ldqBranchTag[22][3:0]
3955 simulate.fabScalar.lsu.ldqBranchTag[21][3:0]
3956 simulate.fabScalar.lsu.ldqBranchTag[20][3:0]
3957 simulate.fabScalar.lsu.ldqBranchTag[19][3:0]
3958 simulate.fabScalar.lsu.ldqBranchTag[18][3:0]
3959 simulate.fabScalar.lsu.ldqBranchTag[17][3:0]
3960 simulate.fabScalar.lsu.ldqBranchTag[16][3:0]
3961 simulate.fabScalar.lsu.ldqBranchTag[15][3:0]
3962 simulate.fabScalar.lsu.ldqBranchTag[14][3:0]
3963 simulate.fabScalar.lsu.ldqBranchTag[13][3:0]
3964 simulate.fabScalar.lsu.ldqBranchTag[12][3:0]
3965 simulate.fabScalar.lsu.ldqBranchTag[11][3:0]
3966 simulate.fabScalar.lsu.ldqBranchTag[10][3:0]
3967 simulate.fabScalar.lsu.ldqBranchTag[9][3:0]
3968 simulate.fabScalar.lsu.ldqBranchTag[8][3:0]
3969 simulate.fabScalar.lsu.ldqBranchTag[7][3:0]
3970 simulate.fabScalar.lsu.ldqBranchTag[6][3:0]
3971 simulate.fabScalar.lsu.ldqBranchTag[5][3:0]
3972 simulate.fabScalar.lsu.ldqBranchTag[4][3:0]
3973 simulate.fabScalar.lsu.ldqBranchTag[3][3:0]
3974 simulate.fabScalar.lsu.ldqBranchTag[2][3:0]
3975 simulate.fabScalar.lsu.ldqBranchTag[1][3:0]
3976 simulate.fabScalar.lsu.ldqBranchTag[0][3:0]
3977 simulate.fabScalar.lsu.precedingST[31][4:0]
3978 simulate.fabScalar.lsu.precedingST[30][4:0]
3979 simulate.fabScalar.lsu.precedingST[29][4:0]
3980 simulate.fabScalar.lsu.precedingST[28][4:0]
3981 simulate.fabScalar.lsu.precedingST[27][4:0]
3982 simulate.fabScalar.lsu.precedingST[26][4:0]
3983 simulate.fabScalar.lsu.precedingST[25][4:0]
3984 simulate.fabScalar.lsu.precedingST[24][4:0]
3985 simulate.fabScalar.lsu.precedingST[23][4:0]
3986 simulate.fabScalar.lsu.precedingST[22][4:0]
3987 simulate.fabScalar.lsu.precedingST[21][4:0]
3988 simulate.fabScalar.lsu.precedingST[20][4:0]
3989 simulate.fabScalar.lsu.precedingST[19][4:0]
3990 simulate.fabScalar.lsu.precedingST[18][4:0]
3991 simulate.fabScalar.lsu.precedingST[17][4:0]
3992 simulate.fabScalar.lsu.precedingST[16][4:0]
3993 simulate.fabScalar.lsu.precedingST[15][4:0]
3994 simulate.fabScalar.lsu.precedingST[14][4:0]
3995 simulate.fabScalar.lsu.precedingST[13][4:0]
3996 simulate.fabScalar.lsu.precedingST[12][4:0]
3997 simulate.fabScalar.lsu.precedingST[11][4:0]
3998 simulate.fabScalar.lsu.precedingST[10][4:0]
3999 simulate.fabScalar.lsu.precedingST[9][4:0]
4000 simulate.fabScalar.lsu.precedingST[8][4:0]
4001 simulate.fabScalar.lsu.precedingST[7][4:0]
4002 simulate.fabScalar.lsu.precedingST[6][4:0]
4003 simulate.fabScalar.lsu.precedingST[5][4:0]
4004 simulate.fabScalar.lsu.precedingST[4][4:0]
4005 simulate.fabScalar.lsu.precedingST[3][4:0]
4006 simulate.fabScalar.lsu.precedingST[2][4:0]
4007 simulate.fabScalar.lsu.precedingST[1][4:0]
4008 simulate.fabScalar.lsu.precedingST[0][4:0]
4009 simulate.fabScalar.lsu.precedingSTvalid[31:0]
4010 simulate.fabScalar.lsu.ldqWriteBack[31:0]
4011 simulate.fabScalar.lsu.ldqHead[4:0]
4012 simulate.fabScalar.lsu.ldqTail[4:0]
4013 simulate.fabScalar.lsu.ldqCount[5:0]
4014 simulate.fabScalar.lsu.stqValid[31:0]
4015 simulate.fabScalar.lsu.stq[31][6:0]
4016 simulate.fabScalar.lsu.stq[30][6:0]
4017 simulate.fabScalar.lsu.stq[29][6:0]
4018 simulate.fabScalar.lsu.stq[28][6:0]
4019 simulate.fabScalar.lsu.stq[27][6:0]
4020 simulate.fabScalar.lsu.stq[26][6:0]
4021 simulate.fabScalar.lsu.stq[25][6:0]
4022 simulate.fabScalar.lsu.stq[24][6:0]
4023 simulate.fabScalar.lsu.stq[23][6:0]
4024 simulate.fabScalar.lsu.stq[22][6:0]
4025 simulate.fabScalar.lsu.stq[21][6:0]
4026 simulate.fabScalar.lsu.stq[20][6:0]
4027 simulate.fabScalar.lsu.stq[19][6:0]
4028 simulate.fabScalar.lsu.stq[18][6:0]
4029 simulate.fabScalar.lsu.stq[17][6:0]
4030 simulate.fabScalar.lsu.stq[16][6:0]
4031 simulate.fabScalar.lsu.stq[15][6:0]
4032 simulate.fabScalar.lsu.stq[14][6:0]
4033 simulate.fabScalar.lsu.stq[13][6:0]
4034 simulate.fabScalar.lsu.stq[12][6:0]
4035 simulate.fabScalar.lsu.stq[11][6:0]
4036 simulate.fabScalar.lsu.stq[10][6:0]
4037 simulate.fabScalar.lsu.stq[9][6:0]
4038 simulate.fabScalar.lsu.stq[8][6:0]
4039 simulate.fabScalar.lsu.stq[7][6:0]
4040 simulate.fabScalar.lsu.stq[6][6:0]
4041 simulate.fabScalar.lsu.stq[5][6:0]
4042 simulate.fabScalar.lsu.stq[4][6:0]
4043 simulate.fabScalar.lsu.stq[3][6:0]
4044 simulate.fabScalar.lsu.stq[2][6:0]
4045 simulate.fabScalar.lsu.stq[1][6:0]
4046 simulate.fabScalar.lsu.stq[0][6:0]
4047 simulate.fabScalar.lsu.stqSizeofST[31][1:0]
4048 simulate.fabScalar.lsu.stqSizeofST[30][1:0]
4049 simulate.fabScalar.lsu.stqSizeofST[29][1:0]
4050 simulate.fabScalar.lsu.stqSizeofST[28][1:0]
4051 simulate.fabScalar.lsu.stqSizeofST[27][1:0]
4052 simulate.fabScalar.lsu.stqSizeofST[26][1:0]
4053 simulate.fabScalar.lsu.stqSizeofST[25][1:0]
4054 simulate.fabScalar.lsu.stqSizeofST[24][1:0]
4055 simulate.fabScalar.lsu.stqSizeofST[23][1:0]
4056 simulate.fabScalar.lsu.stqSizeofST[22][1:0]
4057 simulate.fabScalar.lsu.stqSizeofST[21][1:0]
4058 simulate.fabScalar.lsu.stqSizeofST[20][1:0]
4059 simulate.fabScalar.lsu.stqSizeofST[19][1:0]
4060 simulate.fabScalar.lsu.stqSizeofST[18][1:0]
4061 simulate.fabScalar.lsu.stqSizeofST[17][1:0]
4062 simulate.fabScalar.lsu.stqSizeofST[16][1:0]
4063 simulate.fabScalar.lsu.stqSizeofST[15][1:0]
4064 simulate.fabScalar.lsu.stqSizeofST[14][1:0]
4065 simulate.fabScalar.lsu.stqSizeofST[13][1:0]
4066 simulate.fabScalar.lsu.stqSizeofST[12][1:0]
4067 simulate.fabScalar.lsu.stqSizeofST[11][1:0]
4068 simulate.fabScalar.lsu.stqSizeofST[10][1:0]
4069 simulate.fabScalar.lsu.stqSizeofST[9][1:0]
4070 simulate.fabScalar.lsu.stqSizeofST[8][1:0]
4071 simulate.fabScalar.lsu.stqSizeofST[7][1:0]
4072 simulate.fabScalar.lsu.stqSizeofST[6][1:0]
4073 simulate.fabScalar.lsu.stqSizeofST[5][1:0]
4074 simulate.fabScalar.lsu.stqSizeofST[4][1:0]
4075 simulate.fabScalar.lsu.stqSizeofST[3][1:0]
4076 simulate.fabScalar.lsu.stqSizeofST[2][1:0]
4077 simulate.fabScalar.lsu.stqSizeofST[1][1:0]
4078 simulate.fabScalar.lsu.stqSizeofST[0][1:0]
4079 simulate.fabScalar.lsu.stqAddr1[31][31:0]
4080 simulate.fabScalar.lsu.stqAddr1[30][31:0]
4081 simulate.fabScalar.lsu.stqAddr1[29][31:0]
4082 simulate.fabScalar.lsu.stqAddr1[28][31:0]
4083 simulate.fabScalar.lsu.stqAddr1[27][31:0]
4084 simulate.fabScalar.lsu.stqAddr1[26][31:0]
4085 simulate.fabScalar.lsu.stqAddr1[25][31:0]
4086 simulate.fabScalar.lsu.stqAddr1[24][31:0]
4087 simulate.fabScalar.lsu.stqAddr1[23][31:0]
4088 simulate.fabScalar.lsu.stqAddr1[22][31:0]
4089 simulate.fabScalar.lsu.stqAddr1[21][31:0]
4090 simulate.fabScalar.lsu.stqAddr1[20][31:0]
4091 simulate.fabScalar.lsu.stqAddr1[19][31:0]
4092 simulate.fabScalar.lsu.stqAddr1[18][31:0]
4093 simulate.fabScalar.lsu.stqAddr1[17][31:0]
4094 simulate.fabScalar.lsu.stqAddr1[16][31:0]
4095 simulate.fabScalar.lsu.stqAddr1[15][31:0]
4096 simulate.fabScalar.lsu.stqAddr1[14][31:0]
4097 simulate.fabScalar.lsu.stqAddr1[13][31:0]
4098 simulate.fabScalar.lsu.stqAddr1[12][31:0]
4099 simulate.fabScalar.lsu.stqAddr1[11][31:0]
4100 simulate.fabScalar.lsu.stqAddr1[10][31:0]
4101 simulate.fabScalar.lsu.stqAddr1[9][31:0]
4102 simulate.fabScalar.lsu.stqAddr1[8][31:0]
4103 simulate.fabScalar.lsu.stqAddr1[7][31:0]
4104 simulate.fabScalar.lsu.stqAddr1[6][31:0]
4105 simulate.fabScalar.lsu.stqAddr1[5][31:0]
4106 simulate.fabScalar.lsu.stqAddr1[4][31:0]
4107 simulate.fabScalar.lsu.stqAddr1[3][31:0]
4108 simulate.fabScalar.lsu.stqAddr1[2][31:0]
4109 simulate.fabScalar.lsu.stqAddr1[1][31:0]
4110 simulate.fabScalar.lsu.stqAddr1[0][31:0]
4111 simulate.fabScalar.lsu.stqAddr2[31][1:0]
4112 simulate.fabScalar.lsu.stqAddr2[30][1:0]
4113 simulate.fabScalar.lsu.stqAddr2[29][1:0]
4114 simulate.fabScalar.lsu.stqAddr2[28][1:0]
4115 simulate.fabScalar.lsu.stqAddr2[27][1:0]
4116 simulate.fabScalar.lsu.stqAddr2[26][1:0]
4117 simulate.fabScalar.lsu.stqAddr2[25][1:0]
4118 simulate.fabScalar.lsu.stqAddr2[24][1:0]
4119 simulate.fabScalar.lsu.stqAddr2[23][1:0]
4120 simulate.fabScalar.lsu.stqAddr2[22][1:0]
4121 simulate.fabScalar.lsu.stqAddr2[21][1:0]
4122 simulate.fabScalar.lsu.stqAddr2[20][1:0]
4123 simulate.fabScalar.lsu.stqAddr2[19][1:0]
4124 simulate.fabScalar.lsu.stqAddr2[18][1:0]
4125 simulate.fabScalar.lsu.stqAddr2[17][1:0]
4126 simulate.fabScalar.lsu.stqAddr2[16][1:0]
4127 simulate.fabScalar.lsu.stqAddr2[15][1:0]
4128 simulate.fabScalar.lsu.stqAddr2[14][1:0]
4129 simulate.fabScalar.lsu.stqAddr2[13][1:0]
4130 simulate.fabScalar.lsu.stqAddr2[12][1:0]
4131 simulate.fabScalar.lsu.stqAddr2[11][1:0]
4132 simulate.fabScalar.lsu.stqAddr2[10][1:0]
4133 simulate.fabScalar.lsu.stqAddr2[9][1:0]
4134 simulate.fabScalar.lsu.stqAddr2[8][1:0]
4135 simulate.fabScalar.lsu.stqAddr2[7][1:0]
4136 simulate.fabScalar.lsu.stqAddr2[6][1:0]
4137 simulate.fabScalar.lsu.stqAddr2[5][1:0]
4138 simulate.fabScalar.lsu.stqAddr2[4][1:0]
4139 simulate.fabScalar.lsu.stqAddr2[3][1:0]
4140 simulate.fabScalar.lsu.stqAddr2[2][1:0]
4141 simulate.fabScalar.lsu.stqAddr2[1][1:0]
4142 simulate.fabScalar.lsu.stqAddr2[0][1:0]
4143 simulate.fabScalar.lsu.stqAddrValid[31:0]
4144 simulate.fabScalar.lsu.stqData[31][31:0]
4145 simulate.fabScalar.lsu.stqData[30][31:0]
4146 simulate.fabScalar.lsu.stqData[29][31:0]
4147 simulate.fabScalar.lsu.stqData[28][31:0]
4148 simulate.fabScalar.lsu.stqData[27][31:0]
4149 simulate.fabScalar.lsu.stqData[26][31:0]
4150 simulate.fabScalar.lsu.stqData[25][31:0]
4151 simulate.fabScalar.lsu.stqData[24][31:0]
4152 simulate.fabScalar.lsu.stqData[23][31:0]
4153 simulate.fabScalar.lsu.stqData[22][31:0]
4154 simulate.fabScalar.lsu.stqData[21][31:0]
4155 simulate.fabScalar.lsu.stqData[20][31:0]
4156 simulate.fabScalar.lsu.stqData[19][31:0]
4157 simulate.fabScalar.lsu.stqData[18][31:0]
4158 simulate.fabScalar.lsu.stqData[17][31:0]
4159 simulate.fabScalar.lsu.stqData[16][31:0]
4160 simulate.fabScalar.lsu.stqData[15][31:0]
4161 simulate.fabScalar.lsu.stqData[14][31:0]
4162 simulate.fabScalar.lsu.stqData[13][31:0]
4163 simulate.fabScalar.lsu.stqData[12][31:0]
4164 simulate.fabScalar.lsu.stqData[11][31:0]
4165 simulate.fabScalar.lsu.stqData[10][31:0]
4166 simulate.fabScalar.lsu.stqData[9][31:0]
4167 simulate.fabScalar.lsu.stqData[8][31:0]
4168 simulate.fabScalar.lsu.stqData[7][31:0]
4169 simulate.fabScalar.lsu.stqData[6][31:0]
4170 simulate.fabScalar.lsu.stqData[5][31:0]
4171 simulate.fabScalar.lsu.stqData[4][31:0]
4172 simulate.fabScalar.lsu.stqData[3][31:0]
4173 simulate.fabScalar.lsu.stqData[2][31:0]
4174 simulate.fabScalar.lsu.stqData[1][31:0]
4175 simulate.fabScalar.lsu.stqData[0][31:0]
4176 simulate.fabScalar.lsu.stqBranchTag[31][3:0]
4177 simulate.fabScalar.lsu.stqBranchTag[30][3:0]
4178 simulate.fabScalar.lsu.stqBranchTag[29][3:0]
4179 simulate.fabScalar.lsu.stqBranchTag[28][3:0]
4180 simulate.fabScalar.lsu.stqBranchTag[27][3:0]
4181 simulate.fabScalar.lsu.stqBranchTag[26][3:0]
4182 simulate.fabScalar.lsu.stqBranchTag[25][3:0]
4183 simulate.fabScalar.lsu.stqBranchTag[24][3:0]
4184 simulate.fabScalar.lsu.stqBranchTag[23][3:0]
4185 simulate.fabScalar.lsu.stqBranchTag[22][3:0]
4186 simulate.fabScalar.lsu.stqBranchTag[21][3:0]
4187 simulate.fabScalar.lsu.stqBranchTag[20][3:0]
4188 simulate.fabScalar.lsu.stqBranchTag[19][3:0]
4189 simulate.fabScalar.lsu.stqBranchTag[18][3:0]
4190 simulate.fabScalar.lsu.stqBranchTag[17][3:0]
4191 simulate.fabScalar.lsu.stqBranchTag[16][3:0]
4192 simulate.fabScalar.lsu.stqBranchTag[15][3:0]
4193 simulate.fabScalar.lsu.stqBranchTag[14][3:0]
4194 simulate.fabScalar.lsu.stqBranchTag[13][3:0]
4195 simulate.fabScalar.lsu.stqBranchTag[12][3:0]
4196 simulate.fabScalar.lsu.stqBranchTag[11][3:0]
4197 simulate.fabScalar.lsu.stqBranchTag[10][3:0]
4198 simulate.fabScalar.lsu.stqBranchTag[9][3:0]
4199 simulate.fabScalar.lsu.stqBranchTag[8][3:0]
4200 simulate.fabScalar.lsu.stqBranchTag[7][3:0]
4201 simulate.fabScalar.lsu.stqBranchTag[6][3:0]
4202 simulate.fabScalar.lsu.stqBranchTag[5][3:0]
4203 simulate.fabScalar.lsu.stqBranchTag[4][3:0]
4204 simulate.fabScalar.lsu.stqBranchTag[3][3:0]
4205 simulate.fabScalar.lsu.stqBranchTag[2][3:0]
4206 simulate.fabScalar.lsu.stqBranchTag[1][3:0]
4207 simulate.fabScalar.lsu.stqBranchTag[0][3:0]
4208 simulate.fabScalar.lsu.followingLD[31][4:0]
4209 simulate.fabScalar.lsu.followingLD[30][4:0]
4210 simulate.fabScalar.lsu.followingLD[29][4:0]
4211 simulate.fabScalar.lsu.followingLD[28][4:0]
4212 simulate.fabScalar.lsu.followingLD[27][4:0]
4213 simulate.fabScalar.lsu.followingLD[26][4:0]
4214 simulate.fabScalar.lsu.followingLD[25][4:0]
4215 simulate.fabScalar.lsu.followingLD[24][4:0]
4216 simulate.fabScalar.lsu.followingLD[23][4:0]
4217 simulate.fabScalar.lsu.followingLD[22][4:0]
4218 simulate.fabScalar.lsu.followingLD[21][4:0]
4219 simulate.fabScalar.lsu.followingLD[20][4:0]
4220 simulate.fabScalar.lsu.followingLD[19][4:0]
4221 simulate.fabScalar.lsu.followingLD[18][4:0]
4222 simulate.fabScalar.lsu.followingLD[17][4:0]
4223 simulate.fabScalar.lsu.followingLD[16][4:0]
4224 simulate.fabScalar.lsu.followingLD[15][4:0]
4225 simulate.fabScalar.lsu.followingLD[14][4:0]
4226 simulate.fabScalar.lsu.followingLD[13][4:0]
4227 simulate.fabScalar.lsu.followingLD[12][4:0]
4228 simulate.fabScalar.lsu.followingLD[11][4:0]
4229 simulate.fabScalar.lsu.followingLD[10][4:0]
4230 simulate.fabScalar.lsu.followingLD[9][4:0]
4231 simulate.fabScalar.lsu.followingLD[8][4:0]
4232 simulate.fabScalar.lsu.followingLD[7][4:0]
4233 simulate.fabScalar.lsu.followingLD[6][4:0]
4234 simulate.fabScalar.lsu.followingLD[5][4:0]
4235 simulate.fabScalar.lsu.followingLD[4][4:0]
4236 simulate.fabScalar.lsu.followingLD[3][4:0]
4237 simulate.fabScalar.lsu.followingLD[2][4:0]
4238 simulate.fabScalar.lsu.followingLD[1][4:0]
4239 simulate.fabScalar.lsu.followingLD[0][4:0]
4240 simulate.fabScalar.lsu.stqCommit[31:0]
4241 simulate.fabScalar.lsu.stqHead[4:0]
4242 simulate.fabScalar.lsu.stqTail[4:0]
4243 simulate.fabScalar.lsu.stqCommitPtr[4:0]
4244 simulate.fabScalar.lsu.stqCount[5:0]
4245 simulate.fabScalar.lsu.inst0Load
4246 simulate.fabScalar.lsu.inst0Store
4247 simulate.fabScalar.lsu.inst0BrMask[3:0]
4248 simulate.fabScalar.lsu.stqId0[4:0]
4249 simulate.fabScalar.lsu.ldqId0[4:0]
4250 simulate.fabScalar.lsu.inst1Load
4251 simulate.fabScalar.lsu.inst1Store
4252 simulate.fabScalar.lsu.inst1BrMask[3:0]
4253 simulate.fabScalar.lsu.stqId1[4:0]
4254 simulate.fabScalar.lsu.ldqId1[4:0]
4255 simulate.fabScalar.lsu.inst2Load
4256 simulate.fabScalar.lsu.inst2Store
4257 simulate.fabScalar.lsu.inst2BrMask[3:0]
4258 simulate.fabScalar.lsu.stqId2[4:0]
4259 simulate.fabScalar.lsu.ldqId2[4:0]
4260 simulate.fabScalar.lsu.inst3Load
4261 simulate.fabScalar.lsu.inst3Store
4262 simulate.fabScalar.lsu.inst3BrMask[3:0]
4263 simulate.fabScalar.lsu.stqId3[4:0]
4264 simulate.fabScalar.lsu.ldqId3[4:0]
4265 simulate.fabScalar.lsu.cntLdNew[4:0]
4266 simulate.fabScalar.lsu.cntLdCom[4:0]
4267 simulate.fabScalar.lsu.ldqtail_t[4:0]
4268 simulate.fabScalar.lsu.ldqhead_t[4:0]
4269 simulate.fabScalar.lsu.ldqCount_f[5:0]
4270 simulate.fabScalar.lsu.cntStNew[4:0]
4271 simulate.fabScalar.lsu.cntStCom[4:0]
4272 simulate.fabScalar.lsu.stqHead_f[4:0]
4273 simulate.fabScalar.lsu.stqCount_f[5:0]
4274 simulate.fabScalar.lsu.ldqready[31:0]
4275 simulate.fabScalar.lsu.ldqdata[31][31:0]
4276 simulate.fabScalar.lsu.ldqdata[30][31:0]
4277 simulate.fabScalar.lsu.ldqdata[29][31:0]
4278 simulate.fabScalar.lsu.ldqdata[28][31:0]
4279 simulate.fabScalar.lsu.ldqdata[27][31:0]
4280 simulate.fabScalar.lsu.ldqdata[26][31:0]
4281 simulate.fabScalar.lsu.ldqdata[25][31:0]
4282 simulate.fabScalar.lsu.ldqdata[24][31:0]
4283 simulate.fabScalar.lsu.ldqdata[23][31:0]
4284 simulate.fabScalar.lsu.ldqdata[22][31:0]
4285 simulate.fabScalar.lsu.ldqdata[21][31:0]
4286 simulate.fabScalar.lsu.ldqdata[20][31:0]
4287 simulate.fabScalar.lsu.ldqdata[19][31:0]
4288 simulate.fabScalar.lsu.ldqdata[18][31:0]
4289 simulate.fabScalar.lsu.ldqdata[17][31:0]
4290 simulate.fabScalar.lsu.ldqdata[16][31:0]
4291 simulate.fabScalar.lsu.ldqdata[15][31:0]
4292 simulate.fabScalar.lsu.ldqdata[14][31:0]
4293 simulate.fabScalar.lsu.ldqdata[13][31:0]
4294 simulate.fabScalar.lsu.ldqdata[12][31:0]
4295 simulate.fabScalar.lsu.ldqdata[11][31:0]
4296 simulate.fabScalar.lsu.ldqdata[10][31:0]
4297 simulate.fabScalar.lsu.ldqdata[9][31:0]
4298 simulate.fabScalar.lsu.ldqdata[8][31:0]
4299 simulate.fabScalar.lsu.ldqdata[7][31:0]
4300 simulate.fabScalar.lsu.ldqdata[6][31:0]
4301 simulate.fabScalar.lsu.ldqdata[5][31:0]
4302 simulate.fabScalar.lsu.ldqdata[4][31:0]
4303 simulate.fabScalar.lsu.ldqdata[3][31:0]
4304 simulate.fabScalar.lsu.ldqdata[2][31:0]
4305 simulate.fabScalar.lsu.ldqdata[1][31:0]
4306 simulate.fabScalar.lsu.ldqdata[0][31:0]
4307 simulate.fabScalar.lsu.ldqdatavalid[31:0]
4308 simulate.fabScalar.lsu.stqaddrV_cb[31:0]
4309 simulate.fabScalar.lsu.stqaddr_cb[31][31:0]
4310 simulate.fabScalar.lsu.stqaddr_cb[30][31:0]
4311 simulate.fabScalar.lsu.stqaddr_cb[29][31:0]
4312 simulate.fabScalar.lsu.stqaddr_cb[28][31:0]
4313 simulate.fabScalar.lsu.stqaddr_cb[27][31:0]
4314 simulate.fabScalar.lsu.stqaddr_cb[26][31:0]
4315 simulate.fabScalar.lsu.stqaddr_cb[25][31:0]
4316 simulate.fabScalar.lsu.stqaddr_cb[24][31:0]
4317 simulate.fabScalar.lsu.stqaddr_cb[23][31:0]
4318 simulate.fabScalar.lsu.stqaddr_cb[22][31:0]
4319 simulate.fabScalar.lsu.stqaddr_cb[21][31:0]
4320 simulate.fabScalar.lsu.stqaddr_cb[20][31:0]
4321 simulate.fabScalar.lsu.stqaddr_cb[19][31:0]
4322 simulate.fabScalar.lsu.stqaddr_cb[18][31:0]
4323 simulate.fabScalar.lsu.stqaddr_cb[17][31:0]
4324 simulate.fabScalar.lsu.stqaddr_cb[16][31:0]
4325 simulate.fabScalar.lsu.stqaddr_cb[15][31:0]
4326 simulate.fabScalar.lsu.stqaddr_cb[14][31:0]
4327 simulate.fabScalar.lsu.stqaddr_cb[13][31:0]
4328 simulate.fabScalar.lsu.stqaddr_cb[12][31:0]
4329 simulate.fabScalar.lsu.stqaddr_cb[11][31:0]
4330 simulate.fabScalar.lsu.stqaddr_cb[10][31:0]
4331 simulate.fabScalar.lsu.stqaddr_cb[9][31:0]
4332 simulate.fabScalar.lsu.stqaddr_cb[8][31:0]
4333 simulate.fabScalar.lsu.stqaddr_cb[7][31:0]
4334 simulate.fabScalar.lsu.stqaddr_cb[6][31:0]
4335 simulate.fabScalar.lsu.stqaddr_cb[5][31:0]
4336 simulate.fabScalar.lsu.stqaddr_cb[4][31:0]
4337 simulate.fabScalar.lsu.stqaddr_cb[3][31:0]
4338 simulate.fabScalar.lsu.stqaddr_cb[2][31:0]
4339 simulate.fabScalar.lsu.stqaddr_cb[1][31:0]
4340 simulate.fabScalar.lsu.stqaddr_cb[0][31:0]
4341 simulate.fabScalar.lsu.precedingSTvalid_t1[31:0]
4342 simulate.fabScalar.lsu.disambiguationStall
4343 simulate.fabScalar.lsu.agenLoadReady
4344 simulate.fabScalar.lsu.agenLoadData[31:0]
4345 simulate.fabScalar.lsu.lastMatch[4:0]
4346 simulate.fabScalar.lsu.agenStqMatch
4347 simulate.fabScalar.lsu.partialStMatch
4348 simulate.fabScalar.lsu.index0LdNew[4:0]
4349 simulate.fabScalar.lsu.nextLD0[4:0]
4350 simulate.fabScalar.lsu.index0StNew[4:0]
4351 simulate.fabScalar.lsu.lastST0[4:0]
4352 simulate.fabScalar.lsu.index1LdNew[4:0]
4353 simulate.fabScalar.lsu.nextLD1[4:0]
4354 simulate.fabScalar.lsu.index1StNew[4:0]
4355 simulate.fabScalar.lsu.lastST1[4:0]
4356 simulate.fabScalar.lsu.index2LdNew[4:0]
4357 simulate.fabScalar.lsu.nextLD2[4:0]
4358 simulate.fabScalar.lsu.index2StNew[4:0]
4359 simulate.fabScalar.lsu.lastST2[4:0]
4360 simulate.fabScalar.lsu.index3LdNew[4:0]
4361 simulate.fabScalar.lsu.nextLD3[4:0]
4362 simulate.fabScalar.lsu.index3StNew[4:0]
4363 simulate.fabScalar.lsu.lastST3[4:0]
4364 simulate.fabScalar.lsu.index0LdCom[4:0]
4365 simulate.fabScalar.lsu.index0StCom[4:0]
4366 simulate.fabScalar.lsu.index1LdCom[4:0]
4367 simulate.fabScalar.lsu.index1StCom[4:0]
4368 simulate.fabScalar.lsu.index2LdCom[4:0]
4369 simulate.fabScalar.lsu.index2StCom[4:0]
4370 simulate.fabScalar.lsu.index3LdCom[4:0]
4371 simulate.fabScalar.lsu.index3StCom[4:0]
4372 simulate.fabScalar.lsu.lastStore[4:0]
4373 simulate.fabScalar.lsu.normalizeTail[4:0]
4374 simulate.fabScalar.lsu.nextLoad[4:0]
4375 simulate.fabScalar.lsu.agenLdqMatch
4376 simulate.fabScalar.lsu.firstMatch[4:0]
4377 simulate.fabScalar.lsu.violateLoad
4378 simulate.fabScalar.lsu.violateLdALid[6:0]
4379 simulate.fabScalar.lsu.ldqValid_mispre[31:0]
4380 simulate.fabScalar.lsu.stqValid_mispre[31:0]
4381 simulate.fabScalar.lsu.mispreLD_cnt[5:0]
4382 simulate.fabScalar.lsu.mispreST_cnt[5:0]
4383 simulate.fabScalar.lsu.ldqhead_mispre[4:0]
4384 simulate.fabScalar.lsu.ldqtail_mispre[4:0]
4385 simulate.fabScalar.lsu.stqhead_mispre[4:0]
4386 simulate.fabScalar.lsu.stqtail_mispre[4:0]
4387 simulate.fabScalar.lsu.stqCommitPtr_mispre[4:0]
4388 simulate.fabScalar.lsu.update_mask[3:0]
4389 simulate.fabScalar.lsu.agenLoad
4390 simulate.fabScalar.lsu.agenStore
4391 simulate.fabScalar.lsu.agenFlags[7:0]
4392 simulate.fabScalar.lsu.agenLdSign
4393 simulate.fabScalar.lsu.agenAddress[31:0]
4394 simulate.fabScalar.lsu.agenData[31:0]
4395 simulate.fabScalar.lsu.agenSize[1:0]
4396 simulate.fabScalar.lsu.agenLsqId[4:0]
4397 simulate.fabScalar.lsu.agenIqId[4:0]
4398 simulate.fabScalar.lsu.agenALid[6:0]
4399 simulate.fabScalar.lsu.agenDestination[6:0]
4400 simulate.fabScalar.lsu.agenBranchMask_LD[3:0]
4401 simulate.fabScalar.lsu.agenBranchMask_ST[3:0]
4402 simulate.fabScalar.lsu.agenBranchMask[3:0]
4403 simulate.fabScalar.lsu.readHit
4404 simulate.fabScalar.lsu.dcacheData[31:0]
4405 simulate.fabScalar.lsu.writeHit
4406 simulate.fabScalar.lsu.stCommit
4407 simulate.fabScalar.lsu.stCommitAddr[31:0]
4408 simulate.fabScalar.lsu.stCommitData[31:0]
4409 simulate.fabScalar.lsu.stCommitSize[1:0]
4410 simulate.fabScalar.lsu.L1dCache.clk
4411 simulate.fabScalar.lsu.L1dCache.reset
4412 simulate.fabScalar.lsu.L1dCache.rdEn_i
4413 simulate.fabScalar.lsu.L1dCache.rdAddr_i[31:0]
4414 simulate.fabScalar.lsu.L1dCache.ldSize_i[1:0]
4415 simulate.fabScalar.lsu.L1dCache.ldSign_i
4416 simulate.fabScalar.lsu.L1dCache.agenALid_i[6:0]
4417 simulate.fabScalar.lsu.L1dCache.wrEn_i
4418 simulate.fabScalar.lsu.L1dCache.wrAddr_i[31:0]
4419 simulate.fabScalar.lsu.L1dCache.wrData_i[31:0]
4420 simulate.fabScalar.lsu.L1dCache.stSize_i[1:0]
4421 simulate.fabScalar.lsu.L1dCache.rdHit_o
4422 simulate.fabScalar.lsu.L1dCache.rdData_o[31:0]
4423 simulate.fabScalar.lsu.L1dCache.wrHit_o
4424 simulate.fabScalar.lsu.L1dCache.rdData[31:0]
4425 simulate.fabScalar.lsu.L1dCache.MEM_ACCESS.rdAddr[31:0]
4426 simulate.fabScalar.lsu.L1dCache.MEM_ACCESS.wrAddr[31:0]
4427 simulate.fabScalar.lsu.LD_Disambiguation.i
4428 simulate.fabScalar.lsu.LD_Disambiguation.j
4429 simulate.fabScalar.lsu.LD_Disambiguation.k
4430 simulate.fabScalar.lsu.LD_Disambiguation.index[4:0]
4431 simulate.fabScalar.lsu.LD_Disambiguation.isWrap1
4432 simulate.fabScalar.lsu.LD_Disambiguation.isValid
4433 simulate.fabScalar.lsu.LD_VIOLATION.i
4434 simulate.fabScalar.lsu.LD_VIOLATION.j
4435 simulate.fabScalar.lsu.LD_VIOLATION.k
4436 simulate.fabScalar.lsu.LD_VIOLATION.index[4:0]
4437 simulate.fabScalar.lsu.LD_VIOLATION.isWrap1
4438 simulate.fabScalar.lsu.LD_VIOLATION.maxsize[1:0]
4439 simulate.fabScalar.lsu.SelfEvaluation.agenLoadData_f[31:0]
4440 simulate.fabScalar.lsu.MISPREDICT_RECOVERY.i
4441 simulate.fabScalar.lsu.MISPREDICT_RECOVERY.k
4442 simulate.fabScalar.lsu.MISPREDICT_RECOVERY.stqinsts_mispre[4:0]
4443 simulate.fabScalar.lsu.MISPREDICT_RECOVERY.isWrap1_mispre
4444 simulate.fabScalar.lsu.MISPREDICT_RECOVERY.diff1_mispre[4:0]
4445 simulate.fabScalar.lsu.MISPREDICT_RECOVERY.diff2_mispre[4:0]
4446 simulate.fabScalar.lsu.MISPREDICT_RECOVERY.isWrap2_mispre
4447 simulate.fabScalar.lsu.MISPREDICT_RECOVERY.diff3_mispre[4:0]
4448 simulate.fabScalar.lsu.MISPREDICT_RECOVERY.diff4_mispre[4:0]
4449 simulate.fabScalar.lsu.UPDATE_BRANCH_MASK.k
4450 simulate.fabScalar.lsu.INVALIDATE_PRECEDE_ST_ON_COMMIT.i
4451 simulate.fabScalar.lsu.LDQ_UPDATE.i
4452 simulate.fabScalar.lsu.LDQ_UPDATE.l
4453 simulate.fabScalar.lsu.STQ_UPDATE.i
4454 simulate.fabScalar.lsu.STQ_UPDATE.l
4455 simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.wrAddr[31:0]
4456 simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.stCommitAddr_rf[31:0]
4457 simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.stCommitData_rf[31:0]
4458 simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.stCommitSize_rf[1:0]
4459 simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.index[4:0]
4460 simulate.fabScalar.lsu.WRITE_PENDING_COMMIT_TO_DCACHE_ON_RECOVERY.stCommit_rf
4461 simulate.fabScalar.lsu.disLoad.inst0Load_i
4462 simulate.fabScalar.lsu.disLoad.inst1Load_i
4463 simulate.fabScalar.lsu.disLoad.inst2Load_i
4464 simulate.fabScalar.lsu.disLoad.inst3Load_i
4465 simulate.fabScalar.lsu.disLoad.ldqHead_i[4:0]
4466 simulate.fabScalar.lsu.disLoad.ldqTail_i[4:0]
4467 simulate.fabScalar.lsu.disLoad.ldqInsts_i[5:0]
4468 simulate.fabScalar.lsu.disLoad.cntLdNew_o[4:0]
4469 simulate.fabScalar.lsu.disLoad.ldqId0_o[4:0]
4470 simulate.fabScalar.lsu.disLoad.ldqId1_o[4:0]
4471 simulate.fabScalar.lsu.disLoad.ldqId2_o[4:0]
4472 simulate.fabScalar.lsu.disLoad.ldqId3_o[4:0]
4473 simulate.fabScalar.lsu.disLoad.index0LdNew_o[4:0]
4474 simulate.fabScalar.lsu.disLoad.index1LdNew_o[4:0]
4475 simulate.fabScalar.lsu.disLoad.index2LdNew_o[4:0]
4476 simulate.fabScalar.lsu.disLoad.index3LdNew_o[4:0]
4477 simulate.fabScalar.lsu.disLoad.nextLD0_o[4:0]
4478 simulate.fabScalar.lsu.disLoad.nextLD1_o[4:0]
4479 simulate.fabScalar.lsu.disLoad.nextLD2_o[4:0]
4480 simulate.fabScalar.lsu.disLoad.nextLD3_o[4:0]
4481 simulate.fabScalar.lsu.disLoad.cntLdNew[4:0]
4482 simulate.fabScalar.lsu.disLoad.ldqId0[4:0]
4483 simulate.fabScalar.lsu.disLoad.ldqId1[4:0]
4484 simulate.fabScalar.lsu.disLoad.ldqId2[4:0]
4485 simulate.fabScalar.lsu.disLoad.ldqId3[4:0]
4486 simulate.fabScalar.lsu.disLoad.nextLD0[4:0]
4487 simulate.fabScalar.lsu.disLoad.nextLD1[4:0]
4488 simulate.fabScalar.lsu.disLoad.nextLD2[4:0]
4489 simulate.fabScalar.lsu.disLoad.nextLD3[4:0]
4490 simulate.fabScalar.lsu.disLoad.DISPATCHED_LD.nextld0[4:0]
4491 simulate.fabScalar.lsu.disLoad.DISPATCHED_LD.nextld1[4:0]
4492 simulate.fabScalar.lsu.disLoad.DISPATCHED_LD.nextld2[4:0]
4493 simulate.fabScalar.lsu.disLoad.DISPATCHED_LD.nextld3[4:0]
4494 simulate.fabScalar.lsu.disStore.inst0Store_i
4495 simulate.fabScalar.lsu.disStore.inst1Store_i
4496 simulate.fabScalar.lsu.disStore.inst2Store_i
4497 simulate.fabScalar.lsu.disStore.inst3Store_i
4498 simulate.fabScalar.lsu.disStore.stqHead_i[4:0]
4499 simulate.fabScalar.lsu.disStore.stqTail_i[4:0]
4500 simulate.fabScalar.lsu.disStore.stqInsts_i[5:0]
4501 simulate.fabScalar.lsu.disStore.cntStNew_o[4:0]
4502 simulate.fabScalar.lsu.disStore.stqId0_o[4:0]
4503 simulate.fabScalar.lsu.disStore.stqId1_o[4:0]
4504 simulate.fabScalar.lsu.disStore.stqId2_o[4:0]
4505 simulate.fabScalar.lsu.disStore.stqId3_o[4:0]
4506 simulate.fabScalar.lsu.disStore.index0StNew_o[4:0]
4507 simulate.fabScalar.lsu.disStore.index1StNew_o[4:0]
4508 simulate.fabScalar.lsu.disStore.index2StNew_o[4:0]
4509 simulate.fabScalar.lsu.disStore.index3StNew_o[4:0]
4510 simulate.fabScalar.lsu.disStore.lastST0_o[4:0]
4511 simulate.fabScalar.lsu.disStore.lastST1_o[4:0]
4512 simulate.fabScalar.lsu.disStore.lastST2_o[4:0]
4513 simulate.fabScalar.lsu.disStore.lastST3_o[4:0]
4514 simulate.fabScalar.lsu.disStore.cntStNew[4:0]
4515 simulate.fabScalar.lsu.disStore.stqId0[4:0]
4516 simulate.fabScalar.lsu.disStore.stqId1[4:0]
4517 simulate.fabScalar.lsu.disStore.stqId2[4:0]
4518 simulate.fabScalar.lsu.disStore.stqId3[4:0]
4519 simulate.fabScalar.lsu.disStore.lastST0[4:0]
4520 simulate.fabScalar.lsu.disStore.lastST1[4:0]
4521 simulate.fabScalar.lsu.disStore.lastST2[4:0]
4522 simulate.fabScalar.lsu.disStore.lastST3[4:0]
4523 simulate.fabScalar.lsu.disStore.DISPATCHED_ST.lastst0[4:0]
4524 simulate.fabScalar.lsu.disStore.DISPATCHED_ST.lastst1[4:0]
4525 simulate.fabScalar.lsu.disStore.DISPATCHED_ST.lastst2[4:0]
4526 simulate.fabScalar.lsu.disStore.DISPATCHED_ST.lastst3[4:0]
4527 simulate.fabScalar.lsu.commitLoad.commitLoad0_i
4528 simulate.fabScalar.lsu.commitLoad.commitLoad1_i
4529 simulate.fabScalar.lsu.commitLoad.commitLoad2_i
4530 simulate.fabScalar.lsu.commitLoad.commitLoad3_i
4531 simulate.fabScalar.lsu.commitLoad.ldqHead_i[4:0]
4532 simulate.fabScalar.lsu.commitLoad.cntLdCom_o[4:0]
4533 simulate.fabScalar.lsu.commitLoad.index0LdCom_o[4:0]
4534 simulate.fabScalar.lsu.commitLoad.index1LdCom_o[4:0]
4535 simulate.fabScalar.lsu.commitLoad.index2LdCom_o[4:0]
4536 simulate.fabScalar.lsu.commitLoad.index3LdCom_o[4:0]
4537 simulate.fabScalar.lsu.commitLoad.cntLdCom[2:0]
4538 simulate.fabScalar.lsu.commitLoad.index0LdCom[4:0]
4539 simulate.fabScalar.lsu.commitLoad.index1LdCom[4:0]
4540 simulate.fabScalar.lsu.commitLoad.index2LdCom[4:0]
4541 simulate.fabScalar.lsu.commitLoad.index3LdCom[4:0]
4542 simulate.fabScalar.lsu.commitStore.commitStore0_i
4543 simulate.fabScalar.lsu.commitStore.commitStore1_i
4544 simulate.fabScalar.lsu.commitStore.commitStore2_i
4545 simulate.fabScalar.lsu.commitStore.commitStore3_i
4546 simulate.fabScalar.lsu.commitStore.stqCommitPtr_i[4:0]
4547 simulate.fabScalar.lsu.commitStore.cntStCom_o[4:0]
4548 simulate.fabScalar.lsu.commitStore.index0StCom_o[4:0]
4549 simulate.fabScalar.lsu.commitStore.index1StCom_o[4:0]
4550 simulate.fabScalar.lsu.commitStore.index2StCom_o[4:0]
4551 simulate.fabScalar.lsu.commitStore.index3StCom_o[4:0]
4552 simulate.fabScalar.lsu.commitStore.cntStCom[2:0]
4553 simulate.fabScalar.lsu.commitStore.index0StCom[4:0]
4554 simulate.fabScalar.lsu.commitStore.index1StCom[4:0]
4555 simulate.fabScalar.lsu.commitStore.index2StCom[4:0]
4556 simulate.fabScalar.lsu.commitStore.index3StCom[4:0]
4557 simulate.fabScalar.activeList.clk
4558 simulate.fabScalar.activeList.reset
4559 simulate.fabScalar.activeList.backEndReady_i
4560 simulate.fabScalar.activeList.validFU0_i
4561 simulate.fabScalar.activeList.computedAddr0_i[31:0]
4562 simulate.fabScalar.activeList.ctrlFU0_i[14:0]
4563 simulate.fabScalar.activeList.validFU1_i
4564 simulate.fabScalar.activeList.computedAddr1_i[31:0]
4565 simulate.fabScalar.activeList.ctrlFU1_i[14:0]
4566 simulate.fabScalar.activeList.validFU2_i
4567 simulate.fabScalar.activeList.computedAddr2_i[31:0]
4568 simulate.fabScalar.activeList.ctrlFU2_i[14:0]
4569 simulate.fabScalar.activeList.validFU3_i
4570 simulate.fabScalar.activeList.computedAddr3_i[31:0]
4571 simulate.fabScalar.activeList.ctrlFU3_i[14:0]
4572 simulate.fabScalar.activeList.activeListId0_o[6:0]
4573 simulate.fabScalar.activeList.activeListId1_o[6:0]
4574 simulate.fabScalar.activeList.activeListId2_o[6:0]
4575 simulate.fabScalar.activeList.activeListId3_o[6:0]
4576 simulate.fabScalar.activeList.activeListCnt_o[7:0]
4577 simulate.fabScalar.activeList.commitValid0_o
4578 simulate.fabScalar.activeList.commitStore0_o
4579 simulate.fabScalar.activeList.commitLoad0_o
4580 simulate.fabScalar.activeList.commitValid1_o
4581 simulate.fabScalar.activeList.commitStore1_o
4582 simulate.fabScalar.activeList.commitLoad1_o
4583 simulate.fabScalar.activeList.commitValid2_o
4584 simulate.fabScalar.activeList.commitStore2_o
4585 simulate.fabScalar.activeList.commitLoad2_o
4586 simulate.fabScalar.activeList.commitValid3_o
4587 simulate.fabScalar.activeList.commitStore3_o
4588 simulate.fabScalar.activeList.commitLoad3_o
4589 simulate.fabScalar.activeList.commitCti_o[3:0]
4590 simulate.fabScalar.activeList.recoverFlag_o
4591 simulate.fabScalar.activeList.recoverPC_o[31:0]
4592 simulate.fabScalar.activeList.exceptionFlag_o
4593 simulate.fabScalar.activeList.exceptionPC_o[31:0]
4594 simulate.fabScalar.activeList.headAL[6:0]
4595 simulate.fabScalar.activeList.tailAL[6:0]
4596 simulate.fabScalar.activeList.activeListCount[7:0]
4597 simulate.fabScalar.activeList.recoverFlag
4598 simulate.fabScalar.activeList.recoverPC[31:0]
4599 simulate.fabScalar.activeList.mispredFlag
4600 simulate.fabScalar.activeList.targetPC[31:0]
4601 simulate.fabScalar.activeList.exceptionFlag
4602 simulate.fabScalar.activeList.exceptionPC[31:0]
4603 simulate.fabScalar.activeList.tailAddr0[6:0]
4604 simulate.fabScalar.activeList.tailAddr1[6:0]
4605 simulate.fabScalar.activeList.tailAddr2[6:0]
4606 simulate.fabScalar.activeList.tailAddr3[6:0]
4607 simulate.fabScalar.activeList.headAddr0[6:0]
4608 simulate.fabScalar.activeList.headAddr1[6:0]
4609 simulate.fabScalar.activeList.headAddr2[6:0]
4610 simulate.fabScalar.activeList.headAddr3[6:0]
4611 simulate.fabScalar.activeList.fuAddr0[6:0]
4612 simulate.fabScalar.activeList.fuEn0
4613 simulate.fabScalar.activeList.fuData0[7:0]
4614 simulate.fabScalar.activeList.fuAddr1[6:0]
4615 simulate.fabScalar.activeList.fuEn1
4616 simulate.fabScalar.activeList.fuData1[7:0]
4617 simulate.fabScalar.activeList.fuAddr2[6:0]
4618 simulate.fabScalar.activeList.fuEn2
4619 simulate.fabScalar.activeList.fuData2[7:0]
4620 simulate.fabScalar.activeList.fuAddr3[6:0]
4621 simulate.fabScalar.activeList.fuEn3
4622 simulate.fabScalar.activeList.fuData3[7:0]
4623 simulate.fabScalar.activeList.ctrlMispredict
4624 simulate.fabScalar.activeList.ctrlMispredict_f
4625 simulate.fabScalar.activeList.mispredictEntry[6:0]
4626 simulate.fabScalar.activeList.activeListCount_f[7:0]
4627 simulate.fabScalar.activeList.newheadAL[6:0]
4628 simulate.fabScalar.activeList.tailAL_f[6:0]
4629 simulate.fabScalar.activeList.totalCommit[3:0]
4630 simulate.fabScalar.activeList.commitValid0
4631 simulate.fabScalar.activeList.commitStore0
4632 simulate.fabScalar.activeList.commitLoad0
4633 simulate.fabScalar.activeList.commitFission0
4634 simulate.fabScalar.activeList.commitValid1
4635 simulate.fabScalar.activeList.commitStore1
4636 simulate.fabScalar.activeList.commitLoad1
4637 simulate.fabScalar.activeList.commitFission1
4638 simulate.fabScalar.activeList.commitValid2
4639 simulate.fabScalar.activeList.commitStore2
4640 simulate.fabScalar.activeList.commitLoad2
4641 simulate.fabScalar.activeList.commitFission2
4642 simulate.fabScalar.activeList.commitValid3
4643 simulate.fabScalar.activeList.commitStore3
4644 simulate.fabScalar.activeList.commitLoad3
4645 simulate.fabScalar.activeList.commitFission3
4646 simulate.fabScalar.activeList.commitCti[3:0]
4647 simulate.fabScalar.activeList.dataAl0[54:0]
4648 simulate.fabScalar.activeList.dataAl1[54:0]
4649 simulate.fabScalar.activeList.dataAl2[54:0]
4650 simulate.fabScalar.activeList.dataAl3[54:0]
4651 simulate.fabScalar.activeList.ctrlAl0[7:0]
4652 simulate.fabScalar.activeList.ctrlAl1[7:0]
4653 simulate.fabScalar.activeList.ctrlAl2[7:0]
4654 simulate.fabScalar.activeList.ctrlAl3[7:0]
4655 simulate.fabScalar.activeList.ctiType0[1:0]
4656 simulate.fabScalar.activeList.ctiType1[1:0]
4657 simulate.fabScalar.activeList.ctiType2[1:0]
4658 simulate.fabScalar.activeList.ctiType3[1:0]
4659 simulate.fabScalar.activeList.tos3[4:0]
4660 simulate.fabScalar.activeList.violateBit0
4661 simulate.fabScalar.activeList.violateBit1
4662 simulate.fabScalar.activeList.violateBit2
4663 simulate.fabScalar.activeList.violateBit3
4664 simulate.fabScalar.activeList.mispredictBit0_f
4665 simulate.fabScalar.activeList.mispredictBit1_f
4666 simulate.fabScalar.activeList.mispredictBit2_f
4667 simulate.fabScalar.activeList.mispredictBit3_f
4668 simulate.fabScalar.activeList.violateBit0_f
4669 simulate.fabScalar.activeList.violateBit1_f
4670 simulate.fabScalar.activeList.violateBit2_f
4671 simulate.fabScalar.activeList.violateBit3_f
4672 simulate.fabScalar.activeList.exceptionBit0_f
4673 simulate.fabScalar.activeList.exceptionBit1_f
4674 simulate.fabScalar.activeList.exceptionBit2_f
4675 simulate.fabScalar.activeList.exceptionBit3_f
4676 simulate.fabScalar.activeList.targetAddr0[31:0]
4677 simulate.fabScalar.activeList.targetAddr1[31:0]
4678 simulate.fabScalar.activeList.targetAddr2[31:0]
4679 simulate.fabScalar.activeList.targetAddr3[31:0]
4680 simulate.fabScalar.activeList.commitPC0[31:0]
4681 simulate.fabScalar.activeList.commitPC1[31:0]
4682 simulate.fabScalar.activeList.commitPC2[31:0]
4683 simulate.fabScalar.activeList.commitPC3[31:0]
4684 simulate.fabScalar.activeList.commitVerify0
4685 simulate.fabScalar.activeList.commitVerify1
4686 simulate.fabScalar.activeList.commitVerify2
4687 simulate.fabScalar.activeList.commitVerify3
4688 simulate.fabScalar.activeList.commitCount
4689 simulate.fabScalar.activeList.commitCount_f
4690 simulate.fabScalar.activeList.commitCnt0
4691 simulate.fabScalar.activeList.commitCnt1
4692 simulate.fabScalar.activeList.commitCnt2
4693 simulate.fabScalar.activeList.commitCnt3
4694 simulate.fabScalar.activeList.activeList.SRAM_DEPTH
4695 simulate.fabScalar.activeList.activeList.SRAM_INDEX
4696 simulate.fabScalar.activeList.activeList.SRAM_WIDTH
4697 simulate.fabScalar.activeList.activeList.clk
4698 simulate.fabScalar.activeList.activeList.reset
4699 simulate.fabScalar.activeList.activeList.addr0_i[6:0]
4700 simulate.fabScalar.activeList.activeList.addr1_i[6:0]
4701 simulate.fabScalar.activeList.activeList.addr2_i[6:0]
4702 simulate.fabScalar.activeList.activeList.addr3_i[6:0]
4703 simulate.fabScalar.activeList.activeList.addr0wr_i[6:0]
4704 simulate.fabScalar.activeList.activeList.addr1wr_i[6:0]
4705 simulate.fabScalar.activeList.activeList.addr2wr_i[6:0]
4706 simulate.fabScalar.activeList.activeList.addr3wr_i[6:0]
4707 simulate.fabScalar.activeList.activeList.we0_i
4708 simulate.fabScalar.activeList.activeList.we1_i
4709 simulate.fabScalar.activeList.activeList.we2_i
4710 simulate.fabScalar.activeList.activeList.we3_i
4711 simulate.fabScalar.activeList.activeList.data0wr_i[54:0]
4712 simulate.fabScalar.activeList.activeList.data1wr_i[54:0]
4713 simulate.fabScalar.activeList.activeList.data2wr_i[54:0]
4714 simulate.fabScalar.activeList.activeList.data3wr_i[54:0]
4715 simulate.fabScalar.activeList.activeList.data0_o[54:0]
4716 simulate.fabScalar.activeList.activeList.data1_o[54:0]
4717 simulate.fabScalar.activeList.activeList.data2_o[54:0]
4718 simulate.fabScalar.activeList.activeList.data3_o[54:0]
4719 simulate.fabScalar.activeList.activeList.i
4720 simulate.fabScalar.activeList.ctrlActiveList.SRAM_DEPTH
4721 simulate.fabScalar.activeList.ctrlActiveList.SRAM_INDEX
4722 simulate.fabScalar.activeList.ctrlActiveList.SRAM_WIDTH
4723 simulate.fabScalar.activeList.ctrlActiveList.clk
4724 simulate.fabScalar.activeList.ctrlActiveList.reset
4725 simulate.fabScalar.activeList.ctrlActiveList.addr0_i[6:0]
4726 simulate.fabScalar.activeList.ctrlActiveList.addr1_i[6:0]
4727 simulate.fabScalar.activeList.ctrlActiveList.addr2_i[6:0]
4728 simulate.fabScalar.activeList.ctrlActiveList.addr3_i[6:0]
4729 simulate.fabScalar.activeList.ctrlActiveList.addr0wr_i[6:0]
4730 simulate.fabScalar.activeList.ctrlActiveList.addr1wr_i[6:0]
4731 simulate.fabScalar.activeList.ctrlActiveList.addr2wr_i[6:0]
4732 simulate.fabScalar.activeList.ctrlActiveList.addr3wr_i[6:0]
4733 simulate.fabScalar.activeList.ctrlActiveList.we0_i
4734 simulate.fabScalar.activeList.ctrlActiveList.we1_i
4735 simulate.fabScalar.activeList.ctrlActiveList.we2_i
4736 simulate.fabScalar.activeList.ctrlActiveList.we3_i
4737 simulate.fabScalar.activeList.ctrlActiveList.data0wr_i[7:0]
4738 simulate.fabScalar.activeList.ctrlActiveList.data1wr_i[7:0]
4739 simulate.fabScalar.activeList.ctrlActiveList.data2wr_i[7:0]
4740 simulate.fabScalar.activeList.ctrlActiveList.data3wr_i[7:0]
4741 simulate.fabScalar.activeList.ctrlActiveList.data0_o[7:0]
4742 simulate.fabScalar.activeList.ctrlActiveList.data1_o[7:0]
4743 simulate.fabScalar.activeList.ctrlActiveList.data2_o[7:0]
4744 simulate.fabScalar.activeList.ctrlActiveList.data3_o[7:0]
4745 simulate.fabScalar.activeList.ctrlActiveList.i
4746 simulate.fabScalar.activeList.targetAddrActiveList.SRAM_DEPTH
4747 simulate.fabScalar.activeList.targetAddrActiveList.SRAM_INDEX
4748 simulate.fabScalar.activeList.targetAddrActiveList.SRAM_WIDTH
4749 simulate.fabScalar.activeList.targetAddrActiveList.clk
4750 simulate.fabScalar.activeList.targetAddrActiveList.reset
4751 simulate.fabScalar.activeList.targetAddrActiveList.addr0_i[6:0]
4752 simulate.fabScalar.activeList.targetAddrActiveList.addr1_i[6:0]
4753 simulate.fabScalar.activeList.targetAddrActiveList.addr2_i[6:0]
4754 simulate.fabScalar.activeList.targetAddrActiveList.addr3_i[6:0]
4755 simulate.fabScalar.activeList.targetAddrActiveList.addr0wr_i[6:0]
4756 simulate.fabScalar.activeList.targetAddrActiveList.addr1wr_i[6:0]
4757 simulate.fabScalar.activeList.targetAddrActiveList.addr2wr_i[6:0]
4758 simulate.fabScalar.activeList.targetAddrActiveList.addr3wr_i[6:0]
4759 simulate.fabScalar.activeList.targetAddrActiveList.we0_i
4760 simulate.fabScalar.activeList.targetAddrActiveList.we1_i
4761 simulate.fabScalar.activeList.targetAddrActiveList.we2_i
4762 simulate.fabScalar.activeList.targetAddrActiveList.we3_i
4763 simulate.fabScalar.activeList.targetAddrActiveList.data0wr_i[31:0]
4764 simulate.fabScalar.activeList.targetAddrActiveList.data1wr_i[31:0]
4765 simulate.fabScalar.activeList.targetAddrActiveList.data2wr_i[31:0]
4766 simulate.fabScalar.activeList.targetAddrActiveList.data3wr_i[31:0]
4767 simulate.fabScalar.activeList.targetAddrActiveList.data0_o[31:0]
4768 simulate.fabScalar.activeList.targetAddrActiveList.data1_o[31:0]
4769 simulate.fabScalar.activeList.targetAddrActiveList.data2_o[31:0]
4770 simulate.fabScalar.activeList.targetAddrActiveList.data3_o[31:0]
4771 simulate.fabScalar.activeList.targetAddrActiveList.i
4772 simulate.fabScalar.activeList.GENERATE_COUNT.tailAL_mispre[6:0]
4773 simulate.fabScalar.activeList.GENERATE_COUNT.isWrap1
4774 simulate.fabScalar.activeList.GENERATE_COUNT.diff1[6:0]
4775 simulate.fabScalar.activeList.GENERATE_COUNT.diff2[6:0]
4776 simulate.fabScalar.activeList.GENERATE_COUNT.cnt1[6:0]
4777 simulate.fabScalar.activeList.CLEAR_CTRL_AL.k
4778 simulate.fabScalar.activeList.CLEAR_CTRL_AL.l
4779 simulate.fabScalar.activeList.CLEAR_CTRL_AL.cnt[6:0]
4780 simulate.fabScalar.amt.clk
4781 simulate.fabScalar.amt.reset
4782 simulate.fabScalar.amt.commitValid0_i
4783 simulate.fabScalar.amt.commitValid1_i
4784 simulate.fabScalar.amt.commitValid2_i
4785 simulate.fabScalar.amt.commitValid3_i
4786 simulate.fabScalar.amt.recoverFlag_i
4787 simulate.fabScalar.amt.releasedValid0_o
4788 simulate.fabScalar.amt.releasedPhyMap0_o[6:0]
4789 simulate.fabScalar.amt.releasedValid1_o
4790 simulate.fabScalar.amt.releasedPhyMap1_o[6:0]
4791 simulate.fabScalar.amt.releasedValid2_o
4792 simulate.fabScalar.amt.releasedPhyMap2_o[6:0]
4793 simulate.fabScalar.amt.releasedValid3_o
4794 simulate.fabScalar.amt.releasedPhyMap3_o[6:0]
4795 simulate.fabScalar.amt.recoverCnt[5:0]
4796 simulate.fabScalar.amt.inst0Dest[5:0]
4797 simulate.fabScalar.amt.inst1Dest[5:0]
4798 simulate.fabScalar.amt.inst2Dest[5:0]
4799 simulate.fabScalar.amt.inst3Dest[5:0]
4800 simulate.fabScalar.amt.dontWrite0AMT
4801 simulate.fabScalar.amt.dontWrite1AMT
4802 simulate.fabScalar.amt.dontWrite2AMT
4803 simulate.fabScalar.amt.addr0[5:0]
4804 simulate.fabScalar.amt.addr1[5:0]
4805 simulate.fabScalar.amt.addr2[5:0]
4806 simulate.fabScalar.amt.addr3[5:0]
4807 simulate.fabScalar.amt.data0[6:0]
4808 simulate.fabScalar.amt.data1[6:0]
4809 simulate.fabScalar.amt.data2[6:0]
4810 simulate.fabScalar.amt.data3[6:0]
4811 simulate.fabScalar.amt.AMT.SRAM_DEPTH
4812 simulate.fabScalar.amt.AMT.SRAM_INDEX
4813 simulate.fabScalar.amt.AMT.SRAM_WIDTH
4814 simulate.fabScalar.amt.AMT.clk
4815 simulate.fabScalar.amt.AMT.reset
4816 simulate.fabScalar.amt.AMT.addr0_i[5:0]
4817 simulate.fabScalar.amt.AMT.addr1_i[5:0]
4818 simulate.fabScalar.amt.AMT.addr2_i[5:0]
4819 simulate.fabScalar.amt.AMT.addr3_i[5:0]
4820 simulate.fabScalar.amt.AMT.addr0wr_i[5:0]
4821 simulate.fabScalar.amt.AMT.addr1wr_i[5:0]
4822 simulate.fabScalar.amt.AMT.addr2wr_i[5:0]
4823 simulate.fabScalar.amt.AMT.addr3wr_i[5:0]
4824 simulate.fabScalar.amt.AMT.we0_i
4825 simulate.fabScalar.amt.AMT.we1_i
4826 simulate.fabScalar.amt.AMT.we2_i
4827 simulate.fabScalar.amt.AMT.we3_i
4828 simulate.fabScalar.amt.AMT.data0wr_i[6]
4829 simulate.fabScalar.amt.AMT.data0wr_i[5]
4830 simulate.fabScalar.amt.AMT.data0wr_i[4]
4831 simulate.fabScalar.amt.AMT.data0wr_i[3]
4832 simulate.fabScalar.amt.AMT.data0wr_i[2]
4833 simulate.fabScalar.amt.AMT.data0wr_i[1]
4834 simulate.fabScalar.amt.AMT.data0wr_i[0]
4835 simulate.fabScalar.amt.AMT.data1wr_i[6]
4836 simulate.fabScalar.amt.AMT.data1wr_i[5]
4837 simulate.fabScalar.amt.AMT.data1wr_i[4]
4838 simulate.fabScalar.amt.AMT.data1wr_i[3]
4839 simulate.fabScalar.amt.AMT.data1wr_i[2]
4840 simulate.fabScalar.amt.AMT.data1wr_i[1]
4841 simulate.fabScalar.amt.AMT.data1wr_i[0]
4842 simulate.fabScalar.amt.AMT.data2wr_i[6]
4843 simulate.fabScalar.amt.AMT.data2wr_i[5]
4844 simulate.fabScalar.amt.AMT.data2wr_i[4]
4845 simulate.fabScalar.amt.AMT.data2wr_i[3]
4846 simulate.fabScalar.amt.AMT.data2wr_i[2]
4847 simulate.fabScalar.amt.AMT.data2wr_i[1]
4848 simulate.fabScalar.amt.AMT.data2wr_i[0]
4849 simulate.fabScalar.amt.AMT.data3wr_i[6]
4850 simulate.fabScalar.amt.AMT.data3wr_i[5]
4851 simulate.fabScalar.amt.AMT.data3wr_i[4]
4852 simulate.fabScalar.amt.AMT.data3wr_i[3]
4853 simulate.fabScalar.amt.AMT.data3wr_i[2]
4854 simulate.fabScalar.amt.AMT.data3wr_i[1]
4855 simulate.fabScalar.amt.AMT.data3wr_i[0]
4856 simulate.fabScalar.amt.AMT.data0_o[6:0]
4857 simulate.fabScalar.amt.AMT.data1_o[6:0]
4858 simulate.fabScalar.amt.AMT.data2_o[6:0]
4859 simulate.fabScalar.amt.AMT.data3_o[6:0]
4860 simulate.fabScalar.amt.AMT.i