#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ae5b9dafb0 .scope module, "tb_fpu_add" "tb_fpu_add" 2 3;
 .timescale -9 -12;
v000002ae5b9d49a0_0 .var "a", 31 0;
v000002ae5b9d4d60_0 .var "b", 31 0;
o000002ae5b9df188 .functor BUFZ 1, C4<z>; HiZ drive
v000002ae5b9d3f00_0 .net "exception", 0 0, o000002ae5b9df188;  0 drivers
v000002ae5b9d3fa0_0 .net "result", 31 0, L_000002ae5ba73130;  1 drivers
S_000002ae5b9db140 .scope module, "dut" "fpu_add" 2 14, 3 1 0, S_000002ae5b9dafb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /INPUT 1 "exception";
P_000002ae5b9db2d0 .param/l "double" 0 3 2, +C4<00000000000000000000000000000000>;
P_000002ae5b9db308 .param/l "exponent" 1 3 10, +C4<00000000000000000000000000001000>;
P_000002ae5b9db340 .param/l "mantissa" 1 3 11, +C4<00000000000000000000000000010111>;
P_000002ae5b9db378 .param/l "size" 1 3 9, +C4<00000000000000000000000000100000>;
v000002ae5b9a2ce0_0 .net *"_ivl_11", 22 0, L_000002ae5b9d4400;  1 drivers
L_000002ae5ba29c80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002ae5ba29870_0 .net/2u *"_ivl_14", 0 0, L_000002ae5ba29c80;  1 drivers
v000002ae5ba29910_0 .net *"_ivl_17", 22 0, L_000002ae5b9d4540;  1 drivers
L_000002ae5ba29cc8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002ae5ba299b0_0 .net *"_ivl_25", 23 0, L_000002ae5ba29cc8;  1 drivers
L_000002ae5ba29c38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000002ae5ba29a50_0 .net/2u *"_ivl_8", 0 0, L_000002ae5ba29c38;  1 drivers
v000002ae5ba29af0_0 .net "a", 31 0, v000002ae5b9d49a0_0;  1 drivers
v000002ae5ba29b90_0 .var "aligned_frac_a", 24 0;
v000002ae5b9d4c20_0 .var "aligned_frac_b", 24 0;
v000002ae5b9d3e60_0 .net "b", 31 0, v000002ae5b9d4d60_0;  1 drivers
v000002ae5b9d4cc0_0 .net "exception", 0 0, o000002ae5b9df188;  alias, 0 drivers
v000002ae5b9d47c0_0 .net "exp_a", 7 0, L_000002ae5b9d42c0;  1 drivers
v000002ae5b9d4a40_0 .net "exp_a_gt_exp_b", 0 0, L_000002ae5b9d4720;  1 drivers
v000002ae5b9d45e0_0 .net "exp_b", 7 0, L_000002ae5b9d4360;  1 drivers
v000002ae5b9d4ae0_0 .var "exp_diff", 7 0;
v000002ae5b9d4860_0 .net "frac_a", 23 0, L_000002ae5b9d44a0;  1 drivers
v000002ae5b9d4180_0 .net "frac_b", 23 0, L_000002ae5b9d4680;  1 drivers
v000002ae5b9d4220_0 .net "result", 31 0, L_000002ae5ba73130;  alias, 1 drivers
v000002ae5b9d4900_0 .net "sign_a", 0 0, L_000002ae5b9d4040;  1 drivers
v000002ae5b9d4b80_0 .net "sign_b", 0 0, L_000002ae5b9d40e0;  1 drivers
E_000002ae5bafa0e0/0 .event anyedge, v000002ae5b9d4a40_0, v000002ae5b9d47c0_0, v000002ae5b9d45e0_0, v000002ae5b9d4860_0;
E_000002ae5bafa0e0/1 .event anyedge, v000002ae5b9d4ae0_0, v000002ae5b9d4180_0;
E_000002ae5bafa0e0 .event/or E_000002ae5bafa0e0/0, E_000002ae5bafa0e0/1;
L_000002ae5b9d4040 .part v000002ae5b9d49a0_0, 31, 1;
L_000002ae5b9d40e0 .part v000002ae5b9d4d60_0, 31, 1;
L_000002ae5b9d42c0 .part v000002ae5b9d49a0_0, 23, 8;
L_000002ae5b9d4360 .part v000002ae5b9d4d60_0, 23, 8;
L_000002ae5b9d4400 .part v000002ae5b9d49a0_0, 0, 23;
L_000002ae5b9d44a0 .concat [ 23 1 0 0], L_000002ae5b9d4400, L_000002ae5ba29c38;
L_000002ae5b9d4540 .part v000002ae5b9d4d60_0, 0, 23;
L_000002ae5b9d4680 .concat [ 23 1 0 0], L_000002ae5b9d4540, L_000002ae5ba29c80;
L_000002ae5b9d4720 .cmp/gt 8, L_000002ae5b9d42c0, L_000002ae5b9d4360;
L_000002ae5ba73130 .concat [ 8 24 0 0], v000002ae5b9d4ae0_0, L_000002ae5ba29cc8;
    .scope S_000002ae5b9db140;
T_0 ;
    %wait E_000002ae5bafa0e0;
    %load/vec4 v000002ae5b9d4a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v000002ae5b9d47c0_0;
    %load/vec4 v000002ae5b9d45e0_0;
    %sub;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000002ae5b9d45e0_0;
    %load/vec4 v000002ae5b9d47c0_0;
    %sub;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000002ae5b9d4ae0_0, 0, 8;
    %load/vec4 v000002ae5b9d4a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002ae5b9d4860_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002ae5b9d4860_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002ae5b9d4ae0_0;
    %shiftr 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v000002ae5ba29b90_0, 0, 25;
    %load/vec4 v000002ae5b9d4a40_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002ae5b9d4180_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v000002ae5b9d4ae0_0;
    %shiftr 4;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000002ae5b9d4180_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v000002ae5b9d4c20_0, 0, 25;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002ae5b9dafb0;
T_1 ;
    %vpi_call 2 23 "$dumpfile", "fpu_add.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002ae5b9dafb0 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 46137344, 0, 32;
    %store/vec4 v000002ae5b9d49a0_0, 0, 32;
    %pushi/vec4 12582912, 0, 32;
    %store/vec4 v000002ae5b9d4d60_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fpu_add.v";
    "fpu_add.v";
