##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for SPI_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK     | N/A                   | Target: 66.00 MHz  | 
Clock: CyILO         | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO         | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK  | N/A                   | Target: 66.00 MHz  | 
Clock: CyPLL_OUT     | N/A                   | Target: 66.00 MHz  | 
Clock: SPI_IntClock  | Frequency: 64.82 MHz  | Target: 16.50 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
SPI_IntClock  SPI_IntClock   60606.1          45179       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name      Setup to Clk  Clock Name:Phase  
-------------  ------------  ----------------  
MISO_1(0)_PAD  21978         SPI_IntClock:R    


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase  
-------------  ------------  ----------------  
CSN_1(0)_PAD   25120         CyBUS_CLK:R       
MOSI_1(0)_PAD  33664         SPI_IntClock:R    
SCLK_1(0)_PAD  25838         SPI_IntClock:R    
TP0(0)_PAD     25326         CyBUS_CLK:R       
TP1(0)_PAD     34072         SPI_IntClock:R    
TP2(0)_PAD     25434         SPI_IntClock:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  
REFI(0)_PAD         REFO(0)_PAD              25065  
REFI(0)_PAD         REFO(1)_PAD              25239  
MISO_1(0)_PAD       TP3(0)_PAD               30329  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for SPI_IntClock
******************************************
Clock: SPI_IntClock
Frequency: 64.82 MHz | Target: 16.50 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 45179p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -1570
------------------------------------------------------   ----- 
End-of-path required time (ps)                           59036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13857
-------------------------------------   ----- 
End-of-path arrival time (ps)           13857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  45179  RISE       1
\SPI:BSPIM:rx_status_6\/main_5          macrocell13     2303   7583  45179  RISE       1
\SPI:BSPIM:rx_status_6\/q               macrocell13     3350  10933  45179  RISE       1
\SPI:BSPIM:RxStsReg\/status_6           statusicell1    2924  13857  45179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (SPI_IntClock:R vs. SPI_IntClock:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 45179p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -1570
------------------------------------------------------   ----- 
End-of-path required time (ps)                           59036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13857
-------------------------------------   ----- 
End-of-path arrival time (ps)           13857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  45179  RISE       1
\SPI:BSPIM:rx_status_6\/main_5          macrocell13     2303   7583  45179  RISE       1
\SPI:BSPIM:rx_status_6\/q               macrocell13     3350  10933  45179  RISE       1
\SPI:BSPIM:RxStsReg\/status_6           statusicell1    2924  13857  45179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell1        0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb
Path End       : \SPI:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPI:BSPIM:RxStsReg\/clock
Path slack     : 45179p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -1570
------------------------------------------------------   ----- 
End-of-path required time (ps)                           59036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13857
-------------------------------------   ----- 
End-of-path arrival time (ps)           13857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f1_blk_stat_comb  datapathcell1   5280   5280  45179  RISE       1
\SPI:BSPIM:rx_status_6\/main_5          macrocell13     2303   7583  45179  RISE       1
\SPI:BSPIM:rx_status_6\/q               macrocell13     3350  10933  45179  RISE       1
\SPI:BSPIM:RxStsReg\/status_6           statusicell1    2924  13857  45179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:RxStsReg\/clock                                 statusicell1        0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \SPI:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 45545p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT  slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   8300   8300  45545  RISE       1
\SPI:BSPIM:mosi_from_dp_reg\/main_0  macrocell10     3251  11551  45545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_from_dp_reg\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 45545p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11551
-------------------------------------   ----- 
End-of-path arrival time (ps)           11551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                        model name     delay     AT  slack  edge  Fanout
------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   8300   8300  45545  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_3  macrocell11     3251  11551  45545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_3
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 45576p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11520
-------------------------------------   ----- 
End-of-path arrival time (ps)           11520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/so_comb    datapathcell1   8300   8300  45545  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_3  macrocell12     3220  11520  45576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_0\/main_3
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 46545p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10551
-------------------------------------   ----- 
End-of-path arrival time (ps)           10551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  46545  RISE       1
\SPI:BSPIM:state_0\/main_3              macrocell14     5271  10551  46545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_2\/main_8
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 47419p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9677
-------------------------------------   ---- 
End-of-path arrival time (ps)           9677
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  46545  RISE       1
\SPI:BSPIM:state_2\/main_8              macrocell16     4397   9677  47419  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:is_spi_done\/main_8
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 47463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9633
-------------------------------------   ---- 
End-of-path arrival time (ps)           9633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  46545  RISE       1
\SPI:BSPIM:is_spi_done\/main_8          macrocell6      4353   9633  47463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPI:BSPIM:state_1\/main_8
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 47463p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9633
-------------------------------------   ---- 
End-of-path arrival time (ps)           9633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  46545  RISE       1
\SPI:BSPIM:state_1\/main_8              macrocell15     4353   9633  47463  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 47856p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -1570
------------------------------------------------------   ----- 
End-of-path required time (ps)                           59036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                          model name    delay     AT  slack  edge  Fanout
--------------------------------  ------------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_3    count7cell     2110   2110  47257  RISE       1
\SPI:BSPIM:dpcounter_one\/main_1  macrocell5     3406   5516  47856  RISE       1
\SPI:BSPIM:dpcounter_one\/q       macrocell5     3350   8866  47856  RISE       1
\SPI:BSPIM:TxStsReg\/status_3     statusicell2   2314  11180  47856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell2        0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPI:BSPIM:TxStsReg\/clock
Path slack     : 48046p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -1570
------------------------------------------------------   ----- 
End-of-path required time (ps)                           59036

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10991
-------------------------------------   ----- 
End-of-path arrival time (ps)           10991
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                        model name    delay     AT  slack  edge  Fanout
------------------------------  ------------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q           macrocell14    1250   1250  48046  RISE       1
\SPI:BSPIM:tx_status_0\/main_2  macrocell17    4083   5333  48046  RISE       1
\SPI:BSPIM:tx_status_0\/q       macrocell17    3350   8683  48046  RISE       1
\SPI:BSPIM:TxStsReg\/status_0   statusicell2   2308  10991  48046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:TxStsReg\/clock                                 statusicell2        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 48101p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -7170
------------------------------------------------------   ----- 
End-of-path required time (ps)                           53436

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5335
-------------------------------------   ---- 
End-of-path arrival time (ps)           5335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q            macrocell14     1250   1250  48046  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   4085   5335  48101  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 48558p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -7170
------------------------------------------------------   ----- 
End-of-path required time (ps)                           53436

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q            macrocell16     1250   1250  48530  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   3628   4878  48558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 48588p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -7170
------------------------------------------------------   ----- 
End-of-path required time (ps)                           53436

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                         model name     delay     AT  slack  edge  Fanout
-------------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q            macrocell15     1250   1250  48520  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3598   4848  48588  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:load_rx_data\/main_1
Capture Clock  : \SPI:BSPIM:load_rx_data\/clock_0
Path slack     : 50505p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6592
-------------------------------------   ---- 
End-of-path arrival time (ps)           6592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_3   count7cell    2110   2110  47257  RISE       1
\SPI:BSPIM:load_rx_data\/main_1  macrocell9    4482   6592  50505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:load_rx_data\/main_3
Capture Clock  : \SPI:BSPIM:load_rx_data\/clock_0
Path slack     : 50512p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6585
-------------------------------------   ---- 
End-of-path arrival time (ps)           6585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_1   count7cell    2110   2110  47433  RISE       1
\SPI:BSPIM:load_rx_data\/main_3  macrocell9    4475   6585  50512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:load_rx_data\/main_2
Capture Clock  : \SPI:BSPIM:load_rx_data\/clock_0
Path slack     : 50514p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_2   count7cell    2110   2110  47440  RISE       1
\SPI:BSPIM:load_rx_data\/main_2  macrocell9    4472   6582  50514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_5
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 50525p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6571
-------------------------------------   ---- 
End-of-path arrival time (ps)           6571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_3   count7cell    2110   2110  47257  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_5  macrocell12   4461   6571  50525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_7
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 50526p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6570
-------------------------------------   ---- 
End-of-path arrival time (ps)           6570
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_1   count7cell    2110   2110  47433  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_7  macrocell12   4460   6570  50526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:cnt_enable\/main_6
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 50528p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6568
-------------------------------------   ---- 
End-of-path arrival time (ps)           6568
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    2110   2110  47433  RISE       1
\SPI:BSPIM:cnt_enable\/main_6   macrocell4    4458   6568  50528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_6
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 50530p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6566
-------------------------------------   ---- 
End-of-path arrival time (ps)           6566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_2   count7cell    2110   2110  47440  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_6  macrocell12   4456   6566  50530  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:cnt_enable\/main_5
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 50532p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6564
-------------------------------------   ---- 
End-of-path arrival time (ps)           6564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    2110   2110  47440  RISE       1
\SPI:BSPIM:cnt_enable\/main_5   macrocell4    4454   6564  50532  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:load_rx_data\/main_4
Capture Clock  : \SPI:BSPIM:load_rx_data\/clock_0
Path slack     : 50670p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6426
-------------------------------------   ---- 
End-of-path arrival time (ps)           6426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_0   count7cell    2110   2110  47591  RISE       1
\SPI:BSPIM:load_rx_data\/main_4  macrocell9    4316   6426  50670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_17/main_2
Capture Clock  : Net_17/clock_0
Path slack     : 50683p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q  macrocell14   1250   1250  48046  RISE       1
Net_17/main_2          macrocell1    5163   6413  50683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:load_rx_data\/main_0
Capture Clock  : \SPI:BSPIM:load_rx_data\/clock_0
Path slack     : 50683p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6413
-------------------------------------   ---- 
End-of-path arrival time (ps)           6413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_4   count7cell    2110   2110  47603  RISE       1
\SPI:BSPIM:load_rx_data\/main_0  macrocell9    4303   6413  50683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell9          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_8
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 50685p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6411
-------------------------------------   ---- 
End-of-path arrival time (ps)           6411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_0   count7cell    2110   2110  47591  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_8  macrocell12   4301   6411  50685  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:cnt_enable\/main_7
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 50689p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6407
-------------------------------------   ---- 
End-of-path arrival time (ps)           6407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    2110   2110  47591  RISE       1
\SPI:BSPIM:cnt_enable\/main_7   macrocell4    4297   6407  50689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_4
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 50696p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6400
-------------------------------------   ---- 
End-of-path arrival time (ps)           6400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_4   count7cell    2110   2110  47603  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_4  macrocell12   4290   6400  50696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 50698p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6398
-------------------------------------   ---- 
End-of-path arrival time (ps)           6398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    2110   2110  47603  RISE       1
\SPI:BSPIM:cnt_enable\/main_3   macrocell4    4288   6398  50698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 50707p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6389
-------------------------------------   ---- 
End-of-path arrival time (ps)           6389
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q          macrocell14   1250   1250  48046  RISE       1
\SPI:BSPIM:cnt_enable\/main_2  macrocell4    5139   6389  50707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_2
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 50913p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6183
-------------------------------------   ---- 
End-of-path arrival time (ps)           6183
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q            macrocell14   1250   1250  48046  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_2  macrocell12   4933   6183  50913  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:cnt_enable\/main_4
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 51020p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6076
-------------------------------------   ---- 
End-of-path arrival time (ps)           6076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    2110   2110  47257  RISE       1
\SPI:BSPIM:cnt_enable\/main_4   macrocell4    3966   6076  51020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_17/main_0
Capture Clock  : Net_17/clock_0
Path slack     : 51170p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5926
-------------------------------------   ---- 
End-of-path arrival time (ps)           5926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q  macrocell16   1250   1250  48530  RISE       1
Net_17/main_0          macrocell1    4676   5926  51170  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_17/main_1
Capture Clock  : Net_17/clock_0
Path slack     : 51176p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5921
-------------------------------------   ---- 
End-of-path arrival time (ps)           5921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q  macrocell15   1250   1250  48520  RISE       1
Net_17/main_1          macrocell1    4671   5921  51176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 51187p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5909
-------------------------------------   ---- 
End-of-path arrival time (ps)           5909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q            macrocell16   1250   1250  48530  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_0  macrocell12   4659   5909  51187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 51195p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q          macrocell15   1250   1250  48520  RISE       1
\SPI:BSPIM:cnt_enable\/main_1  macrocell4    4651   5901  51195  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 51306p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5790
-------------------------------------   ---- 
End-of-path arrival time (ps)           5790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q           macrocell16   1250   1250  48530  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_0  macrocell11   4540   5790  51306  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 51324p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q          macrocell16   1250   1250  48530  RISE       1
\SPI:BSPIM:cnt_enable\/main_0  macrocell4    4522   5772  51324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : Net_25/main_2
Capture Clock  : Net_25/clock_0
Path slack     : 51332p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q  macrocell15   1250   1250  48520  RISE       1
Net_25/main_2          macrocell3    4514   5764  51332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:ld_ident\/main_1
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 51332p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q        macrocell15   1250   1250  48520  RISE       1
\SPI:BSPIM:ld_ident\/main_1  macrocell7    4514   5764  51332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell7          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_0\/main_1
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 51332p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5764
-------------------------------------   ---- 
End-of-path arrival time (ps)           5764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q       macrocell15   1250   1250  48520  RISE       1
\SPI:BSPIM:state_0\/main_1  macrocell14   4514   5764  51332  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : Net_25/main_1
Capture Clock  : Net_25/clock_0
Path slack     : 51443p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q  macrocell16   1250   1250  48530  RISE       1
Net_25/main_1          macrocell3    4403   5653  51443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:ld_ident\/main_0
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 51443p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q        macrocell16   1250   1250  48530  RISE       1
\SPI:BSPIM:ld_ident\/main_0  macrocell7    4403   5653  51443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell7          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_0\/main_0
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 51443p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5653
-------------------------------------   ---- 
End-of-path arrival time (ps)           5653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q       macrocell16   1250   1250  48530  RISE       1
\SPI:BSPIM:state_0\/main_0  macrocell14   4403   5653  51443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 51447p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5649
-------------------------------------   ---- 
End-of-path arrival time (ps)           5649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q           macrocell15   1250   1250  48520  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_1  macrocell11   4399   5649  51447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 51478p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5619
-------------------------------------   ---- 
End-of-path arrival time (ps)           5619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q            macrocell15   1250   1250  48520  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_1  macrocell12   4369   5619  51478  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:is_spi_done\/main_4
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 51580p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    2110   2110  47257  RISE       1
\SPI:BSPIM:is_spi_done\/main_4  macrocell6    3406   5516  51580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_1\/main_4
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 51580p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    2110   2110  47257  RISE       1
\SPI:BSPIM:state_1\/main_4      macrocell15   3406   5516  51580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:load_cond\/main_4
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 51590p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    2110   2110  47257  RISE       1
\SPI:BSPIM:load_cond\/main_4    macrocell8    3396   5506  51590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell8          0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_3
Path End       : \SPI:BSPIM:state_2\/main_4
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 51590p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5506
-------------------------------------   ---- 
End-of-path arrival time (ps)           5506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_3  count7cell    2110   2110  47257  RISE       1
\SPI:BSPIM:state_2\/main_4      macrocell16   3396   5506  51590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:is_spi_done\/main_6
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 51759p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    2110   2110  47433  RISE       1
\SPI:BSPIM:is_spi_done\/main_6  macrocell6    3227   5337  51759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_1\/main_6
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 51759p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5337
-------------------------------------   ---- 
End-of-path arrival time (ps)           5337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    2110   2110  47433  RISE       1
\SPI:BSPIM:state_1\/main_6      macrocell15   3227   5337  51759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:is_spi_done\/main_5
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 51760p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    2110   2110  47440  RISE       1
\SPI:BSPIM:is_spi_done\/main_5  macrocell6    3226   5336  51760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_1\/main_5
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 51760p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5336
-------------------------------------   ---- 
End-of-path arrival time (ps)           5336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    2110   2110  47440  RISE       1
\SPI:BSPIM:state_1\/main_5      macrocell15   3226   5336  51760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:is_spi_done\/main_2
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 51763p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q           macrocell14   1250   1250  48046  RISE       1
\SPI:BSPIM:is_spi_done\/main_2  macrocell6    4083   5333  51763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_1\/main_2
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 51763p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5333
-------------------------------------   ---- 
End-of-path arrival time (ps)           5333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q       macrocell14   1250   1250  48046  RISE       1
\SPI:BSPIM:state_1\/main_2  macrocell15   4083   5333  51763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:load_cond\/main_6
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 51767p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    2110   2110  47433  RISE       1
\SPI:BSPIM:load_cond\/main_6    macrocell8    3219   5329  51767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell8          0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_1
Path End       : \SPI:BSPIM:state_2\/main_6
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 51767p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5329
-------------------------------------   ---- 
End-of-path arrival time (ps)           5329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_1  count7cell    2110   2110  47433  RISE       1
\SPI:BSPIM:state_2\/main_6      macrocell16   3219   5329  51767  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:load_cond\/main_5
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 51774p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    2110   2110  47440  RISE       1
\SPI:BSPIM:load_cond\/main_5    macrocell8    3212   5322  51774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell8          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_2
Path End       : \SPI:BSPIM:state_2\/main_5
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 51774p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5322
-------------------------------------   ---- 
End-of-path arrival time (ps)           5322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_2  count7cell    2110   2110  47440  RISE       1
\SPI:BSPIM:state_2\/main_5      macrocell16   3212   5322  51774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:load_cond\/main_2
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 51822p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q         macrocell14   1250   1250  48046  RISE       1
\SPI:BSPIM:load_cond\/main_2  macrocell8    4025   5275  51822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell8          0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_2\/main_2
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 51822p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5275
-------------------------------------   ---- 
End-of-path arrival time (ps)           5275
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q       macrocell14   1250   1250  48046  RISE       1
\SPI:BSPIM:state_2\/main_2  macrocell16   4025   5275  51822  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:BitCounter\/enable
Capture Clock  : \SPI:BSPIM:BitCounter\/clock
Path slack     : 51895p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3340
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57266

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5371
-------------------------------------   ---- 
End-of-path arrival time (ps)           5371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell4    1250   1250  51895  RISE       1
\SPI:BSPIM:BitCounter\/enable  count7cell    4121   5371  51895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_10
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 51901p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5195
-------------------------------------   ---- 
End-of-path arrival time (ps)           5195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:ld_ident\/q            macrocell7    1250   1250  51901  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_10  macrocell12   3945   5195  51901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:is_spi_done\/main_7
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 51910p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5186
-------------------------------------   ---- 
End-of-path arrival time (ps)           5186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    2110   2110  47591  RISE       1
\SPI:BSPIM:is_spi_done\/main_7  macrocell6    3076   5186  51910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_1\/main_7
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 51910p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5186
-------------------------------------   ---- 
End-of-path arrival time (ps)           5186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    2110   2110  47591  RISE       1
\SPI:BSPIM:state_1\/main_7      macrocell15   3076   5186  51910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:is_spi_done\/main_3
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 51923p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    2110   2110  47603  RISE       1
\SPI:BSPIM:is_spi_done\/main_3  macrocell6    3063   5173  51923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_1\/main_3
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 51923p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5173
-------------------------------------   ---- 
End-of-path arrival time (ps)           5173
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    2110   2110  47603  RISE       1
\SPI:BSPIM:state_1\/main_3      macrocell15   3063   5173  51923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:load_cond\/main_7
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 51925p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    2110   2110  47591  RISE       1
\SPI:BSPIM:load_cond\/main_7    macrocell8    3061   5171  51925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell8          0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_0
Path End       : \SPI:BSPIM:state_2\/main_7
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 51925p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_0  count7cell    2110   2110  47591  RISE       1
\SPI:BSPIM:state_2\/main_7      macrocell16   3061   5171  51925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:load_cond\/main_3
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 51937p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    2110   2110  47603  RISE       1
\SPI:BSPIM:load_cond\/main_3    macrocell8    3050   5160  51937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell8          0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:BitCounter\/count_4
Path End       : \SPI:BSPIM:state_2\/main_3
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 51937p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:BitCounter\/clock                               count7cell          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:BitCounter\/count_4  count7cell    2110   2110  47603  RISE       1
\SPI:BSPIM:state_2\/main_3      macrocell16   3050   5160  51937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:is_spi_done\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_8
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 51966p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5130
-------------------------------------   ---- 
End-of-path arrival time (ps)           5130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:is_spi_done\/q      macrocell6    1250   1250  51966  RISE       1
\SPI:BSPIM:cnt_enable\/main_8  macrocell4    3880   5130  51966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_25/q
Path End       : Net_25/main_0
Capture Clock  : Net_25/clock_0
Path slack     : 51988p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5108
-------------------------------------   ---- 
End-of-path arrival time (ps)           5108
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell3          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_25/q       macrocell3    1250   1250  51988  RISE       1
Net_25/main_0  macrocell3    3858   5108  51988  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:load_cond\/main_0
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 52216p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q         macrocell16   1250   1250  48530  RISE       1
\SPI:BSPIM:load_cond\/main_0  macrocell8    3630   4880  52216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell8          0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_2\/main_0
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 52216p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4880
-------------------------------------   ---- 
End-of-path arrival time (ps)           4880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q       macrocell16   1250   1250  48530  RISE       1
\SPI:BSPIM:state_2\/main_0  macrocell16   3630   4880  52216  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:is_spi_done\/main_1
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 52238p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q           macrocell15   1250   1250  48520  RISE       1
\SPI:BSPIM:is_spi_done\/main_1  macrocell6    3608   4858  52238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_1\/main_1
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 52238p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4858
-------------------------------------   ---- 
End-of-path arrival time (ps)           4858
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q       macrocell15   1250   1250  48520  RISE       1
\SPI:BSPIM:state_1\/main_1  macrocell15   3608   4858  52238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:is_spi_done\/main_0
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 52248p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q           macrocell16   1250   1250  48530  RISE       1
\SPI:BSPIM:is_spi_done\/main_0  macrocell6    3598   4848  52248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_2\/q
Path End       : \SPI:BSPIM:state_1\/main_0
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 52248p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4848
-------------------------------------   ---- 
End-of-path arrival time (ps)           4848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_2\/q       macrocell16   1250   1250  48530  RISE       1
\SPI:BSPIM:state_1\/main_0  macrocell15   3598   4848  52248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:load_cond\/main_1
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 52278p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q         macrocell15   1250   1250  48520  RISE       1
\SPI:BSPIM:load_cond\/main_1  macrocell8    3568   4818  52278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell8          0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_1\/q
Path End       : \SPI:BSPIM:state_2\/main_1
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 52278p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4818
-------------------------------------   ---- 
End-of-path arrival time (ps)           4818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_1\/q       macrocell15   1250   1250  48520  RISE       1
\SPI:BSPIM:state_2\/main_1  macrocell16   3568   4818  52278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_17/q
Path End       : Net_17/main_3
Capture Clock  : Net_17/clock_0
Path slack     : 52640p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4456
-------------------------------------   ---- 
End-of-path arrival time (ps)           4456
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_17/q       macrocell1    1250   1250  52640  RISE       1
Net_17/main_3  macrocell1    3206   4456  52640  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_17/clock_0                                             macrocell1          0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 52715p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4382
-------------------------------------   ---- 
End-of-path arrival time (ps)           4382
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q           macrocell14   1250   1250  48046  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_2  macrocell11   3132   4382  52715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:is_spi_done\/q
Path End       : \SPI:BSPIM:is_spi_done\/main_9
Capture Clock  : \SPI:BSPIM:is_spi_done\/clock_0
Path slack     : 52726p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:is_spi_done\/q       macrocell6    1250   1250  51966  RISE       1
\SPI:BSPIM:is_spi_done\/main_9  macrocell6    3120   4370  52726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:is_spi_done\/q
Path End       : \SPI:BSPIM:state_1\/main_9
Capture Clock  : \SPI:BSPIM:state_1\/clock_0
Path slack     : 52726p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4370
-------------------------------------   ---- 
End-of-path arrival time (ps)           4370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:is_spi_done\/q   macrocell6    1250   1250  51966  RISE       1
\SPI:BSPIM:state_1\/main_9  macrocell15   3120   4370  52726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_1\/clock_0                                macrocell15         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : Net_25/main_3
Capture Clock  : Net_25/clock_0
Path slack     : 52730p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name               model name   delay     AT  slack  edge  Fanout
---------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q  macrocell14   1250   1250  48046  RISE       1
Net_25/main_3          macrocell3    3116   4366  52730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_25/clock_0                                             macrocell3          0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:ld_ident\/main_2
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 52730p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q        macrocell14   1250   1250  48046  RISE       1
\SPI:BSPIM:ld_ident\/main_2  macrocell7    3116   4366  52730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell7          0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:state_0\/q
Path End       : \SPI:BSPIM:state_0\/main_2
Capture Clock  : \SPI:BSPIM:state_0\/clock_0
Path slack     : 52730p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:state_0\/q       macrocell14   1250   1250  48046  RISE       1
\SPI:BSPIM:state_0\/main_2  macrocell14   3116   4366  52730  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_0\/clock_0                                macrocell14         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:is_spi_done\/q
Path End       : \SPI:BSPIM:state_2\/main_9
Capture Clock  : \SPI:BSPIM:state_2\/clock_0
Path slack     : 52754p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:is_spi_done\/clock_0                            macrocell6          0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:is_spi_done\/q   macrocell6    1250   1250  51966  RISE       1
\SPI:BSPIM:state_2\/main_9  macrocell16   3092   4342  52754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:state_2\/clock_0                                macrocell16         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:cnt_enable\/q
Path End       : \SPI:BSPIM:cnt_enable\/main_9
Capture Clock  : \SPI:BSPIM:cnt_enable\/clock_0
Path slack     : 53228p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3868
-------------------------------------   ---- 
End-of-path arrival time (ps)           3868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:cnt_enable\/q       macrocell4    1250   1250  51895  RISE       1
\SPI:BSPIM:cnt_enable\/main_9  macrocell4    2618   3868  53228  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:cnt_enable\/clock_0                             macrocell4          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:mosi_hs_reg\/q
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 53252p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3844
-------------------------------------   ---- 
End-of-path arrival time (ps)           3844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:mosi_hs_reg\/q       macrocell11   1250   1250  53252  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_4  macrocell11   2594   3844  53252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:mosi_pre_reg\/q
Path End       : \SPI:BSPIM:mosi_pre_reg\/main_9
Capture Clock  : \SPI:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 53538p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:mosi_pre_reg\/q       macrocell12   1250   1250  53538  RISE       1
\SPI:BSPIM:mosi_pre_reg\/main_9  macrocell12   2308   3558  53538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_pre_reg\/clock_0                           macrocell12         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:load_cond\/q
Path End       : \SPI:BSPIM:load_cond\/main_8
Capture Clock  : \SPI:BSPIM:load_cond\/clock_0
Path slack     : 53542p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell8          0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:load_cond\/q       macrocell8    1250   1250  53542  RISE       1
\SPI:BSPIM:load_cond\/main_8  macrocell8    2304   3554  53542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_cond\/clock_0                              macrocell8          0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:mosi_from_dp_reg\/q
Path End       : \SPI:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \SPI:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 53542p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_from_dp_reg\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:mosi_from_dp_reg\/q  macrocell10   1250   1250  53542  RISE       1
\SPI:BSPIM:mosi_hs_reg\/main_5  macrocell11   2304   3554  53542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:mosi_hs_reg\/clock_0                            macrocell11         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:ld_ident\/q
Path End       : \SPI:BSPIM:ld_ident\/main_3
Capture Clock  : \SPI:BSPIM:ld_ident\/clock_0
Path slack     : 53547p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           57096

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell7          0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\SPI:BSPIM:ld_ident\/q       macrocell7    1250   1250  51901  RISE       1
\SPI:BSPIM:ld_ident\/main_3  macrocell7    2299   3549  53547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:ld_ident\/clock_0                               macrocell7          0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPI:BSPIM:load_rx_data\/q
Path End       : \SPI:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPI:BSPIM:sR8:Dp:u0\/clock
Path slack     : 54593p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (SPI_IntClock:R#1 vs. SPI_IntClock:R#2)   60606
- Setup time                                             -1850
------------------------------------------------------   ----- 
End-of-path required time (ps)                           58756

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4163
-------------------------------------   ---- 
End-of-path arrival time (ps)           4163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:load_rx_data\/clock_0                           macrocell9          0      0  RISE       1

Data path
pin name                       model name     delay     AT  slack  edge  Fanout
-----------------------------  -------------  -----  -----  -----  ----  ------
\SPI:BSPIM:load_rx_data\/q     macrocell9      1250   1250  54593  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/f1_load  datapathcell1   2913   4163  54593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPI:BSPIM:sR8:Dp:u0\/clock                                datapathcell1       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

