{"vcs1":{"timestamp_begin":1746811527.900062395, "rt":6.37, "ut":6.06, "st":0.25}}
{"vcselab":{"timestamp_begin":1746811534.358061007, "rt":0.28, "ut":0.18, "st":0.11}}
{"link":{"timestamp_begin":1746811534.700809869, "rt":0.29, "ut":0.16, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746811527.579356039}
{"VCS_COMP_START_TIME": 1746811527.579356039}
{"VCS_COMP_END_TIME": 1746811535.067237573}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 380388}}
{"vcselab": {"peak_mem": 174924}}
