
---------- Begin Simulation Statistics ----------
final_tick                                 1849102500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  12846                       # Simulator instruction rate (inst/s)
host_mem_usage                                5272580                       # Number of bytes of host memory used
host_op_rate                                    13497                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    75.99                       # Real time elapsed on the host
host_tick_rate                               14943995                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      976216                       # Number of instructions simulated
sim_ops                                       1025717                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001136                       # Number of seconds simulated
sim_ticks                                  1135651250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.374183                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   71763                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                80295                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 26                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4757                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             94084                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3414                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3467                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               53                       # Number of indirect misses.
system.cpu.branchPred.lookups                  135455                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14325                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      718399                       # Number of instructions committed
system.cpu.committedOps                        728761                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.456308                       # CPI: cycles per instruction
system.cpu.discardedOps                          8233                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             401071                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            195950                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            49825                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          814568                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.407115                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                          1764609                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  480888     65.99%     65.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8129      1.12%     67.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                 184356     25.30%     92.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 55388      7.60%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   728761                       # Class of committed instruction
system.cpu.quiesceCycles                        52433                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          950041                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6109                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18508                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2051                       # Transaction distribution
system.membus.trans_dist::ReadResp               6501                       # Transaction distribution
system.membus.trans_dist::WriteReq                293                       # Transaction distribution
system.membus.trans_dist::WriteResp               289                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3080                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3025                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1803                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1803                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            165                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4285                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          347                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        24344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        24480                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29439                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       585344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           87                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       586863                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       147712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       147712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  745135                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14750                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001288                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035869                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14731     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               14750                       # Request fanout histogram
system.membus.reqLayer6.occupancy            40401000                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               76874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              341890                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               11125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           34937265                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy           11237520                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             827250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          558                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          557                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4126                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4126                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port         9307                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total         9307                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         9367                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           65                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       148896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       148896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       148983                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           16359126                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              1.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     13763367                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      5797000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          260                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]         4612                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         4612                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       147712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       147712                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         2575                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         2575    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         2575                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      3872500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     10496000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma        17856                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       148928                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma          558                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total        33326                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    115415714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     15723137                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    131138851                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     57707857                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    115415714                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    173123571                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    173123571                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    131138851                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    304262422                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10560                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        11968                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10560                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10560                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          165                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          187                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9298629                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1239817                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10538447                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9298629                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9298629                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9298629                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1239817                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10538447                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         388224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             519296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       197120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma        16640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          213760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6066                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma          260                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3340                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    115415714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         341851427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             457267141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173574414                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     14652386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188226799                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173574414                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    130068100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        341851427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            645493940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      2308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000397925000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          191                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          192                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18988                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3133                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8114                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3340                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3340                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              178                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    239257320                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40480000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               451777320                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29552.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55802.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3246                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1223                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                36.62                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3340                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6039                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      9                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6951                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    104.843620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.278817                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   137.618527                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4974     71.56%     71.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1693     24.36%     95.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          105      1.51%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      0.42%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      0.20%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.01%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.06%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.03%     98.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          129      1.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6951                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      42.296875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.838588                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    152.452277                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            176     91.67%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            13      6.77%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            2      1.04%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1568-1599            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           192                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          191                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.068063                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.951765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.471006                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              114     59.69%     59.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.52%     60.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               72     37.70%     97.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.52%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.52%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.52%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           191                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 518144                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  212224                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  519296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               213760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       456.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       186.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    457.27                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    188.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1135651250                       # Total gap between requests
system.mem_ctrls.avgGap                      99148.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       387072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       199104                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma        13120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 115415714.111176297069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 340837030.734567523003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175321429.003842502832                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 11552842.476948799565                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6066                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma          260                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    120510585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    331266735                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  27410878745                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma    101976375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58843.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54610.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8899635.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    392216.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    39.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     55288160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     61530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1021636340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean         10923875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    400222.516233                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value     10461875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11164625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1816330875                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     32771625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       268145                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           268145                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       268145                       # number of overall hits
system.cpu.icache.overall_hits::total          268145                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          165                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            165                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          165                       # number of overall misses
system.cpu.icache.overall_misses::total           165                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7158125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7158125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7158125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7158125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       268310                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       268310                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       268310                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       268310                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000615                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000615                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000615                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000615                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43382.575758                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43382.575758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43382.575758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43382.575758                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          165                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          165                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          165                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          165                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6900625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6900625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6900625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6900625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000615                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000615                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000615                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000615                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41821.969697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41821.969697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41821.969697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41821.969697                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       268145                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          268145                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          165                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           165                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7158125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7158125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       268310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       268310                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000615                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000615                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43382.575758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43382.575758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          165                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          165                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6900625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6900625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000615                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000615                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41821.969697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41821.969697                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.812187                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               20963                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                17                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1233.117647                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.812187                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.480102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.480102                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            536785                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           536785                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       217261                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           217261                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       217261                       # number of overall hits
system.cpu.dcache.overall_hits::total          217261                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7748                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7748                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7748                       # number of overall misses
system.cpu.dcache.overall_misses::total          7748                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    666800750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    666800750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    666800750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    666800750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       225009                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       225009                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       225009                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       225009                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034434                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034434                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034434                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034434                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86061.015746                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86061.015746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86061.015746                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86061.015746                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3080                       # number of writebacks
system.cpu.dcache.writebacks::total              3080                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1660                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6088                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    532051750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    532051750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    532051750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    532051750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        64750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        64750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027057                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027057                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87393.520039                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87393.520039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87393.520039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87393.520039                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1798.611111                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1798.611111                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6088                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       176587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          176587                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4288                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    406049500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    406049500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       180875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       180875                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023707                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023707                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 94694.379664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94694.379664                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4285                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    399318875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    399318875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        64750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        64750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023690                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93189.935823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93189.935823                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21583.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21583.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        40674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          40674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    260751250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    260751250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        44134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.078398                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.078398                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75361.632948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75361.632948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    132732875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    132732875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73617.789795                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73617.789795                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     32351625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     32351625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10531.127930                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10531.127930                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data            7                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total            7                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         3065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         3065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     30759500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     30759500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10035.725938                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10035.725938                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              208753                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6088                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.289258                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          496                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            930700                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           930700                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1849102500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1849416875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  12832                       # Simulator instruction rate (inst/s)
host_mem_usage                                5272580                       # Number of bytes of host memory used
host_op_rate                                    13483                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    76.07                       # Real time elapsed on the host
host_tick_rate                               14932186                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      976225                       # Number of instructions simulated
sim_ops                                       1025732                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001136                       # Number of seconds simulated
sim_ticks                                  1135965625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.367637                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   71764                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                80302                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 27                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4759                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             94084                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3414                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3467                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               53                       # Number of indirect misses.
system.cpu.branchPred.lookups                  135464                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   14327                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           42                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      718408                       # Number of instructions committed
system.cpu.committedOps                        728776                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.456977                       # CPI: cycles per instruction
system.cpu.discardedOps                          8239                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             401093                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            195950                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            49825                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          815021                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.407004                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        3                       # number of quiesce instructions executed
system.cpu.numCycles                          1765112                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         3                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  480896     65.99%     65.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                   8129      1.12%     67.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                 184362     25.30%     92.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 55388      7.60%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   728776                       # Class of committed instruction
system.cpu.quiesceCycles                        52433                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          950091                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         18514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2051                       # Transaction distribution
system.membus.trans_dist::ReadResp               6504                       # Transaction distribution
system.membus.trans_dist::WriteReq                345                       # Transaction distribution
system.membus.trans_dist::WriteResp               341                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3080                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3028                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1803                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1803                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            166                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4287                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq         3072                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          3072                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        24350                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        24486                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port         4716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total         4716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  29552                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        10624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        10624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       585472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave           87                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       586991                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       151040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total       151040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  748655                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14805                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001283                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035802                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14786     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                      19      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               14805                       # Request fanout histogram
system.membus.reqLayer6.occupancy            40665375                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               3.6                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               76874                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              344515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               11125                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           34947890                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              3.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy           11290519                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy             832250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq          663                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp          661                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq         4126                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp         4126                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           40                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           60                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port         9516                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total         9516                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total         9576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio           65                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           87                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       152224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total       152224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total       152311                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy           16672126                       # Network occupancy (ticks)
system.acctest.local_bus.utilization              1.5                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy     13959700                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy      6109000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.5                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp         2048                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq          312                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp          308                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]         4716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total         4716                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       151040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total       151040                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples         2680                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0         2680    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total         2680                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy      4185500                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.4                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy     10548000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          0.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma        21216                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total       152288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0        65536                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma       131072                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total       196608                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0        32768                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma          663                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total        33431                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0        16384                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma         4096                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total        20480                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    115383773                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     18676621                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    134060395                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     57691887                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    115383773                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    173075660                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    173075660                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    134060395                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    307136054                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        10624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12032                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        10624                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        10624                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          166                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          188                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      9352396                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1239474                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       10591870                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      9352396                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      9352396                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      9352396                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1239474                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      10591870                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         388352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             519424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       197120                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma        19968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          217088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8116                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3080                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma          312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3392                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    115383773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         341869500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             457253273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      173526378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     17577997                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191104374                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      173526378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    132961770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        341869500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            648357647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples      2360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000397925000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          194                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18988                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8116                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3392                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8116                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3392                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     18                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               495                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               514                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               180                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              243                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              178                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.90                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    239510195                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   40490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               452082695                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29576.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55826.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3248                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1269                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 40.11                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                37.41                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8116                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3392                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6040                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      84                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    105.240150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.369016                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   138.906643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4974     71.53%     71.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1693     24.35%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          105      1.51%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           29      0.42%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      0.20%     98.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            1      0.01%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      0.06%     98.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.03%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          132      1.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6954                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.871134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.113748                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    151.717965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            178     91.75%     91.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            13      6.70%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1055            2      1.03%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1568-1599            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           194                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.274611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.055044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.838162                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              115     59.59%     59.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.52%     60.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               72     37.31%     97.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.52%     97.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.52%     98.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                1      0.52%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.52%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58                1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 518272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  215360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  519424                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               217088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       456.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    457.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1135964250                       # Total gap between requests
system.mem_ctrls.avgGap                      98710.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma       131072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       387200                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       199104                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma        16256                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 115383773.166551589966                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 340855384.598455607891                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 175272909.336495101452                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 14310292.179835988209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma         2048                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3080                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma          312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma    120510585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    331572110                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  27410878745                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma    122566875                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58843.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     54642.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8899635.96                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    392842.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    39.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     55288160                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     61530000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1021950715                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   6                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean         10923875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    400222.516233                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            3    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value     10461875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11164625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               3                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      1816645250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     32771625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       268155                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           268155                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       268155                       # number of overall hits
system.cpu.icache.overall_hits::total          268155                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          166                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            166                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          166                       # number of overall misses
system.cpu.icache.overall_misses::total           166                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7201250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7201250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7201250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7201250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       268321                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       268321                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       268321                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       268321                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000619                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000619                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000619                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000619                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43381.024096                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43381.024096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43381.024096                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43381.024096                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          166                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          166                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          166                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          166                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      6942125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      6942125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      6942125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      6942125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000619                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000619                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000619                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000619                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41820.030120                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41820.030120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41820.030120                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41820.030120                       # average overall mshr miss latency
system.cpu.icache.replacements                     18                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       268155                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          268155                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          166                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           166                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7201250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7201250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       268321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       268321                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000619                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000619                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43381.024096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43381.024096                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      6942125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      6942125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000619                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41820.030120                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41820.030120                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           245.818051                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              364683                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               285                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1279.589474                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   245.818051                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.480113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.480113                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          267                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          246                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.521484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            536808                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           536808                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       217265                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           217265                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       217265                       # number of overall hits
system.cpu.dcache.overall_hits::total          217265                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         7750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           7750                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         7750                       # number of overall misses
system.cpu.dcache.overall_misses::total          7750                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    667178250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    667178250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    667178250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    667178250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       225015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       225015                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       225015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       225015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034442                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034442                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034442                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034442                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86087.516129                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86087.516129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86087.516129                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86087.516129                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3080                       # number of writebacks
system.cpu.dcache.writebacks::total              3080                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         1660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1660                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1660                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1660                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         6090                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         6090                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         6090                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         6090                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           36                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    532426375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    532426375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    532426375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    532426375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data        64750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total        64750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027065                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027065                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027065                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027065                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 87426.334154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87426.334154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 87426.334154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87426.334154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  1798.611111                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  1798.611111                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   6090                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       176591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          176591                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4290                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    406427000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    406427000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       180881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       180881                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.023717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.023717                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 94738.228438                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94738.228438                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total            3                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    399693500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    399693500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data        64750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total        64750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.023701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.023701                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 93233.846513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 93233.846513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21583.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21583.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        40674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          40674                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3460                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    260751250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    260751250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        44134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        44134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.078398                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.078398                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75361.632948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75361.632948                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1657                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1803                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           33                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    132732875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    132732875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040853                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73617.789795                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73617.789795                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total         3072                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data     32351625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total     32351625                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10531.127930                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10531.127930                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data            7                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total            7                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data         3065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total         3065                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data     30759500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total     30759500                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 10035.725938                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 10035.725938                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              228289                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              6602                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             34.578764                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          494                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            930726                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           930726                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1849416875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
