[2025-09-17 00:38:43] START suite=qualcomm_srv trace=srv525_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv525_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2806131 heartbeat IPC: 3.564 cumulative IPC: 3.564 (Simulation time: 00 hr 00 min 38 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5391924 cumulative IPC: 3.709 (Simulation time: 00 hr 01 min 18 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5391924 cumulative IPC: 3.709 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5391925 heartbeat IPC: 3.867 cumulative IPC: 5 (Simulation time: 00 hr 01 min 18 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14710875 heartbeat IPC: 1.073 cumulative IPC: 1.073 (Simulation time: 00 hr 02 min 31 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 23915658 heartbeat IPC: 1.086 cumulative IPC: 1.08 (Simulation time: 00 hr 03 min 42 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 33121026 heartbeat IPC: 1.086 cumulative IPC: 1.082 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 60000015 cycles: 42577523 heartbeat IPC: 1.057 cumulative IPC: 1.076 (Simulation time: 00 hr 06 min 04 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 51817051 heartbeat IPC: 1.082 cumulative IPC: 1.077 (Simulation time: 00 hr 07 min 18 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 60935997 heartbeat IPC: 1.097 cumulative IPC: 1.08 (Simulation time: 00 hr 08 min 30 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv525_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000019 cycles: 70068048 heartbeat IPC: 1.095 cumulative IPC: 1.082 (Simulation time: 00 hr 09 min 41 sec)
Heartbeat CPU 0 instructions: 100000023 cycles: 79224108 heartbeat IPC: 1.092 cumulative IPC: 1.084 (Simulation time: 00 hr 10 min 50 sec)
Heartbeat CPU 0 instructions: 110000024 cycles: 88320841 heartbeat IPC: 1.099 cumulative IPC: 1.085 (Simulation time: 00 hr 12 min 00 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 92039727 cumulative IPC: 1.086 (Simulation time: 00 hr 13 min 08 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 92039727 cumulative IPC: 1.086 (Simulation time: 00 hr 13 min 08 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv525_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.086 instructions: 100000002 cycles: 92039727
CPU 0 Branch Prediction Accuracy: 92.43% MPKI: 13.63 Average ROB Occupancy at Mispredict: 29.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06471
BRANCH_INDIRECT: 0.3308
BRANCH_CONDITIONAL: 11.98
BRANCH_DIRECT_CALL: 0.3968
BRANCH_INDIRECT_CALL: 0.4789
BRANCH_RETURN: 0.3748


====Backend Stall Breakdown====
ROB_STALL: 213234
LQ_STALL: 0
SQ_STALL: 877311


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 124.2285
REPLAY_LOAD: 64.56277
NON_REPLAY_LOAD: 17.190088

== Total ==
ADDR_TRANS: 50561
REPLAY_LOAD: 29828
NON_REPLAY_LOAD: 132845

== Counts ==
ADDR_TRANS: 407
REPLAY_LOAD: 462
NON_REPLAY_LOAD: 7728

cpu0->cpu0_STLB TOTAL        ACCESS:    2107498 HIT:    2078115 MISS:      29383 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2107498 HIT:    2078115 MISS:      29383 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 159.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9543278 HIT:    8508233 MISS:    1035045 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7737716 HIT:    6862081 MISS:     875635 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     596106 HIT:     500635 MISS:      95471 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1141544 HIT:    1129534 MISS:      12010 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      67912 HIT:      15983 MISS:      51929 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.17 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15072275 HIT:    7532644 MISS:    7539631 MSHR_MERGE:    1854140
cpu0->cpu0_L1I LOAD         ACCESS:   15072275 HIT:    7532644 MISS:    7539631 MSHR_MERGE:    1854140
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.14 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29825720 HIT:   25392521 MISS:    4433199 MSHR_MERGE:    1716942
cpu0->cpu0_L1D LOAD         ACCESS:   16534356 HIT:   13952495 MISS:    2581861 MSHR_MERGE:     529623
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13218079 HIT:   11434783 MISS:    1783296 MSHR_MERGE:    1187189
cpu0->cpu0_L1D TRANSLATION  ACCESS:      73285 HIT:       5243 MISS:      68042 MSHR_MERGE:        130
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 20.18 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12391541 HIT:   10292324 MISS:    2099217 MSHR_MERGE:    1055421
cpu0->cpu0_ITLB LOAD         ACCESS:   12391541 HIT:   10292324 MISS:    2099217 MSHR_MERGE:    1055421
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.342 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28335052 HIT:   26894656 MISS:    1440396 MSHR_MERGE:     376694
cpu0->cpu0_DTLB LOAD         ACCESS:   28335052 HIT:   26894656 MISS:    1440396 MSHR_MERGE:     376694
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.021 cycles
cpu0->LLC TOTAL        ACCESS:    1200817 HIT:    1112136 MISS:      88681 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     875635 HIT:     811732 MISS:      63903 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      95471 HIT:      89054 MISS:       6417 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     177782 HIT:     177259 MISS:        523 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      51929 HIT:      34091 MISS:      17838 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.13 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1323
  ROW_BUFFER_MISS:      86834
  AVG DBUS CONGESTED CYCLE: 4.552
Channel 0 WQ ROW_BUFFER_HIT:        976
  ROW_BUFFER_MISS:       6843
  FULL:          0
Channel 0 REFRESHES ISSUED:       7670

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       517449       561709        91583        10278
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           27         2122         4056         2022
  STLB miss resolved @ L2C                0          759         4312         7493         4606
  STLB miss resolved @ LLC                0          253         6255        17683        12415
  STLB miss resolved @ MEM                0            0         2466         9305        14026

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193190        51488      1397241       136507          541
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          785          604           61
  STLB miss resolved @ L2C                0          156         3310         1626           32
  STLB miss resolved @ LLC                0          106         2657         2567          102
  STLB miss resolved @ MEM                0            0          601          506          237
[2025-09-17 00:51:51] END   suite=qualcomm_srv trace=srv525_ap (rc=0)
