#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Aug 19 19:32:15 2018
# Process ID: 3749
# Current directory: /home/chase/github/FPGA_VHDL/lab7/lab7.runs/synth_1
# Command line: vivado -log lab7_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab7_top.tcl
# Log file: /home/chase/github/FPGA_VHDL/lab7/lab7.runs/synth_1/lab7_top.vds
# Journal file: /home/chase/github/FPGA_VHDL/lab7/lab7.runs/synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/root/.Xilinx/Vivado/Vivado_init.tcl'
source lab7_top.tcl -notrace
Command: synth_design -top lab7_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3772 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1317.848 ; gain = 84.906 ; free physical = 1192 ; free virtual = 4462
---------------------------------------------------------------------------------
WARNING: [Synth 8-2489] overwriting existing secondary unit stub [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/dds_compiler_0/dds_compiler_0_stub.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'lab7_top' [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/lab7_top.vhd:23]
WARNING: [Synth 8-614] signal 'freq_select2' is read in the process but is not in the sensitivity list [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/lab7_top.vhd:79]
WARNING: [Synth 8-614] signal 'freq_select3' is read in the process but is not in the sensitivity list [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/lab7_top.vhd:79]
INFO: [Synth 8-638] synthesizing module 'seg7_controller' [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/seg7_controller.vhd:21]
INFO: [Synth 8-638] synthesizing module 'pulse_generator' [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/pulse_generator.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'pulse_generator' (1#1) [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/pulse_generator.vhd:12]
INFO: [Synth 8-638] synthesizing module 'upCounter' [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/upcounter.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'upCounter' (2#1) [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/upcounter.vhd:14]
INFO: [Synth 8-638] synthesizing module 'seg7_hex' [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/seg7_hex.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'seg7_hex' (3#1) [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/seg7_hex.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'seg7_controller' (4#1) [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/seg7_controller.vhd:21]
INFO: [Synth 8-638] synthesizing module 'dds_compiler_0' [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/dds_compiler_0/dds_compiler_0_stub.vhdl:26]
INFO: [Synth 8-638] synthesizing module 'pwm_generator' [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/pwm-gen.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'pwm_generator' (5#1) [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/pwm-gen.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'lab7_top' (6#1) [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/lab7_top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1361.457 ; gain = 128.516 ; free physical = 1205 ; free virtual = 4475
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1361.457 ; gain = 128.516 ; free physical = 1204 ; free virtual = 4474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1361.457 ; gain = 128.516 ; free physical = 1204 ; free virtual = 4474
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'sin_lut'
Finished Parsing XDC File [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/sources_1/ip/dds_compiler_0/dds_compiler_0/dds_compiler_0_in_context.xdc] for cell 'sin_lut'
Parsing XDC File [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/nexys4_constraint.xdc]
Finished Parsing XDC File [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/nexys4_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/chase/github/FPGA_VHDL/lab7/lab7.srcs/nexys4_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab7_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab7_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1675.742 ; gain = 0.000 ; free physical = 940 ; free virtual = 4211
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 1016 ; free virtual = 4287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 1016 ; free virtual = 4287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for sin_lut. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:55 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 1018 ; free virtual = 4288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:56 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 1010 ; free virtual = 4281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab7_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module upCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module seg7_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      8 Bit        Muxes := 1     
Module pwm_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:57 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 997 ; free virtual = 4269
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:01:10 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 873 ; free virtual = 4145
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:01:11 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 869 ; free virtual = 4141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:01:11 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 869 ; free virtual = 4141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 868 ; free virtual = 4140
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 868 ; free virtual = 4140
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 868 ; free virtual = 4140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 868 ; free virtual = 4140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 868 ; free virtual = 4140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 868 ; free virtual = 4140
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dds_compiler_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |dds_compiler_0 |     1|
|2     |BUFG           |     1|
|3     |CARRY4         |    12|
|4     |LUT1           |     3|
|5     |LUT2           |     7|
|6     |LUT3           |    18|
|7     |LUT4           |    30|
|8     |LUT5           |    31|
|9     |LUT6           |    28|
|10    |FDCE           |    66|
|11    |IBUF           |    18|
|12    |OBUF           |    34|
+------+---------------+------+

Report Instance Areas: 
+------+----------------------+----------------+------+
|      |Instance              |Module          |Cells |
+------+----------------------+----------------+------+
|1     |top                   |                |   265|
|2     |  pwm_generator_0     |pwm_generator   |    52|
|3     |  seg7_controller_0   |seg7_controller |    73|
|4     |    pulse_generator_0 |pulse_generator |    49|
|5     |    upCounter_0       |upCounter       |    24|
+------+----------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1675.742 ; gain = 442.801 ; free physical = 868 ; free virtual = 4140
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1675.742 ; gain = 128.516 ; free physical = 921 ; free virtual = 4193
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:01:12 . Memory (MB): peak = 1675.750 ; gain = 442.801 ; free physical = 931 ; free virtual = 4203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:14 . Memory (MB): peak = 1675.750 ; gain = 454.355 ; free physical = 918 ; free virtual = 4190
INFO: [Common 17-1381] The checkpoint '/home/chase/github/FPGA_VHDL/lab7/lab7.runs/synth_1/lab7_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab7_top_utilization_synth.rpt -pb lab7_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1675.750 ; gain = 0.000 ; free physical = 915 ; free virtual = 4190
INFO: [Common 17-206] Exiting Vivado at Sun Aug 19 19:33:44 2018...
