// Seed: 1826892588
module module_0 (
    input  tri1  id_0,
    input  tri0  id_1,
    output tri1  id_2,
    output logic id_3,
    input  uwire id_4,
    output wor   id_5
);
  parameter id_7 = 1;
  assign id_3 = 1'b0 - id_4;
  assign id_5 = 1 == 1;
  always begin : LABEL_0
    id_3 = id_7[1&{1'b0{-1}}] - 1 << -1;
  end
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output tri0 id_2,
    input wand id_3,
    input wire id_4,
    input supply0 id_5
    , id_10,
    output tri0 id_6,
    output logic id_7,
    input supply1 id_8
);
  wire id_11;
  always id_7 = -1;
  assign id_7 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_7,
      id_8,
      id_2
  );
  assign modCall_1.id_5 = 0;
endmodule
