#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec 23 19:29:18 2020
# Process ID: 3421
# Current directory: /home/kavish/Projects/PYNQ/Pynq/boards/Microzed_Z010/base
# Command line: vivado -mode batch -source build_base_dsa.tcl -notrace
# Log file: /home/kavish/Projects/PYNQ/Pynq/boards/Microzed_Z010/base/vivado.log
# Journal file: /home/kavish/Projects/PYNQ/Pynq/boards/Microzed_Z010/base/vivado.jou
#-----------------------------------------------------------
source build_base_dsa.tcl -notrace
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - btns_gpio
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_interrupts
Adding cell -- xilinx.com:ip:xlconcat:2.1 - concat_pmoda
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_8bit_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - iop_interrupts
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmoda_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmoda_reset
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmodb_intr_ack
Adding cell -- xilinx.com:ip:xlslice:1.0 - mb_iop_pmodb_reset
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:processing_system7:5.5 - ps7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_fclk3
Adding cell -- xilinx.com:user:interface_slice:1.0 - slice_pmoda_gpio
Adding cell -- xilinx.com:ip:axi_intc:4.1 - system_interrupts
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m09_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m08_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding cell -- xilinx.com:ip:axis_data_fifo:1.1 - axis_data_fifo_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - constant_tkeep_tstrb
Adding cell -- xilinx.com:hls:trace_cntrl_32:1.4 - trace_cntrl_32_0
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_pmodb/clk_100M(clk) and /iop_pmodb/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding cell -- xilinx.com:user:dff_en_reset_vector:1.0 - dff_en_reset_vector_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - gpio
Adding cell -- xilinx.com:ip:axi_iic:2.0 - iic
Adding cell -- xilinx.com:ip:axi_intc:4.1 - intc
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - intr
Adding cell -- xilinx.com:ip:xlconcat:2.1 - intr_concat
Adding cell -- xilinx.com:user:io_switch:1.1 - io_switch
Adding cell -- xilinx.com:ip:xlconstant:1.1 - logic_1
Adding cell -- xilinx.com:ip:microblaze:10.0 - mb
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - mb_bram_ctrl
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - spi
Adding cell -- xilinx.com:ip:axi_timer:2.0 - timer
WARNING: [BD 41-1731] Type mismatch between connected pins: /iop_pmoda/clk_100M(clk) and /iop_pmoda/dff_en_reset_vector_0/clk(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m07_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m06_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m05_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m04_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m03_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m02_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - m00_regslice
Adding cell -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Successfully read diagram <base> from BD file <./base/base.srcs/sources_1/bd/base/base.bd>
INFO: [Vivado 12-4895] Creating DSA: ./base.dsa ...
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design /home/kavish/Projects/PYNQ/Pynq/boards/Microzed_Z010/base/base/base.srcs/sources_1/bd/base/base.bd is not generated
CRITICAL WARNING: [Vivado 12-7009] BD 'base' is not in validated state. Please validate and re-generate the BD prior to generating a DSA. The BD can be validated in the GUI or by using Tcl command validate_bd_design in the Tcl console.
INFO: [Vivado 12-5881] Successfully generated hpfm file
INFO: [Vivado-projutils-8] Tcl script 'rebuild.tcl' generated in output directory '/home/kavish/Projects/PYNQ/Pynq/boards/Microzed_Z010/base/.Xil/Vivado-3421-kavish/dsa/prj'

INFO: [Vivado-projutils-17] Please note that the -paths_relative_to switch was specified, hence the project source files will be referenced wrt the
 path that was specified with this switch. The 'origin_dir' variable is set to '.' in the generated script.

WARNING: [Vivado-projutils-10] Found source(s) that were local or imported into the project. If this project is being source controlled, then
 please ensure that the project source(s) are also part of this source controlled data. The list of these local source(s) can be found in the generated script
 under the header section.

write_project_tcl: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2993.605 ; gain = 78.883 ; free physical = 174 ; free virtual = 4450
WARNING: [Vivado 12-5965] The block design '/home/kavish/Projects/PYNQ/Pynq/boards/Microzed_Z010/base/base/base.srcs/sources_1/bd/base/base.bd' is not upto date, which can indicate that it was updated recently but not generated. A DSA will be created, but the contents may not match the latest design. It is strongly recommended that the block design be generated and the design is re-implemented before creating the DSA.
CRITICAL WARNING: [Vivado_Tcl 4-412] Exported hardware design may be stale because Block Design /home/kavish/Projects/PYNQ/Pynq/boards/Microzed_Z010/base/base/base.srcs/sources_1/bd/base/base.bd is not generated
INFO: [Vivado 12-4896] Successfully created DSA: /home/kavish/Projects/PYNQ/Pynq/boards/Microzed_Z010/base/base.dsa
write_dsa: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2993.605 ; gain = 1551.602 ; free physical = 990 ; free virtual = 4466
INFO: [Vivado 12-6074] Validating DSA: './base.dsa'
INFO: [Vivado 12-4468] Found XML metadata file: dsa.xml
INFO: [Vivado 12-6078] Validating platform properties...
INFO: [Vivado 12-6079] Validating unified platform...
INFO: [Vivado 12-6073] Validating 'pre_synth' platform state...
INFO: [Vivado 12-6077] Validating platform files...
INFO: [Vivado 12-6067] Found file 'base.hpfm' of type 'HPFM' in the DSA.
INFO: [Vivado 12-6067] Found file 'prj/rebuild.tcl' of type 'REBUILD_TCL' in the DSA.
INFO: [Vivado 12-6066] Finished running validate_dsa for file: './base.dsa'
INFO: [Common 17-206] Exiting Vivado at Wed Dec 23 19:30:07 2020...
