<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="idwt" language="c" vlnv="xilinx.com:hls:idwt:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false">
      <port name="M_AXI_IMAGE_IN0" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_IMAGE_IN1" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_IMAGE_IN2" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_IMAGE_IN3" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="M_AXI_IMAGE_OUT" mode="master" range="0xFFFFFFFF" dataWidth="32" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CONTROL_BUS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="imageIn0" addressQualifier="1" id="0" port="M_AXI_IMAGE_IN0" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="imageIn1" addressQualifier="1" id="1" port="M_AXI_IMAGE_IN1" size="0x4" offset="0x18" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="imageIn2" addressQualifier="1" id="2" port="M_AXI_IMAGE_IN2" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="imageIn3" addressQualifier="1" id="3" port="M_AXI_IMAGE_IN3" size="0x4" offset="0x28" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <arg name="imageOut" addressQualifier="1" id="4" port="M_AXI_IMAGE_OUT" size="0x4" offset="0x30" hostOffset="0x0" hostSize="0x4" type="float*"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
