
**** 05/22/20 01:18:57 ******* PSpice Lite (March 2016) ******* ID# 10813 ****

 ** Profile: "SCHEMATIC1-trial1"  [ e:\fuckultate\an ii\sem ii\biggest shit in the world\proiect pwm\version_3\varianta_3-PSpiceFiles


 ****     CIRCUIT DESCRIPTION


******************************************************************************




** Creating circuit file "trial1.cir" 
** WARNING: THIS AUTOMATICALLY GENERATED FILE MAY BE OVERWRITTEN BY SUBSEQUENT SIMULATIONS

*Libraries: 
* Profile Libraries :
* Local Libraries :
* From [PSPICE NETLIST] section of C:\Users\Teo\AppData\Roaming\SPB_Data\cdssetup\OrCAD_PSpice\17.2.0\PSpice.ini file:
.lib "nomd.lib" 

*Analysis directives: 
.DC LIN VCC 0V 20V 5V 
.OPTIONS ADVCONV
.PROBE64 V(alias(*)) I(alias(*)) W(alias(*)) D(alias(*)) NOISE(alias(*)) 
.INC "..\SCHEMATIC1.net" 



**** INCLUDING SCHEMATIC1.net ****
* source VARIANTA_3
X_POT12         N21181 N21181 N23009 POT PARAMS: SET=1 VALUE=5k
R_R12         N21061 N23009 R_R12 5.76k TC=0,0 
.model        R_R12 RES R=1 DEV=1% TC1=0 TC2=0
V_V1         VCC 0 5V
C_C11         N21181 0 C_C11 10n  TC=0,0 
.model        C_C11 CAP C=1 DEV=10% TC1=0 TC2=0 VC1=0 VC2=0
C_C12         N21257 0 C_C12 10n  TC=0,0 
.model        C_C12 CAP C=1 DEV=10% TC1=0 TC2=0 VC1=0 VC2=0
R_R11         VCC N22047 R_R11 5.76k TC=0,0 
.model        R_R11 RES R=1 DEV=1% TC1=0 TC2=0
X_X1         0 N21181 N21215 VCC N21257 N21181 N21061 VCC 555D PARAMS:
+  MAXFREQ=3E6
X_POT11         N21061 N22047 N22047 POT PARAMS: SET=1 VALUE=11k
R_R23         N23999 N24164 R_R23 6k TC=0,0 
.model        R_R23 RES R=1 DEV=5% TC1=0 TC2=0
R_R22         0 N23999 R_R22 10k TC=0,0 
.model        R_R22 RES R=1 DEV=5% TC1=0 TC2=0
R_R24         0 N24164 R_R24 1k TC=0,0 
.model        R_R24 RES R=1 DEV=5% TC1=0 TC2=0
V_V2         VIN 0 9V
X_POT21         N21215 N30373 N251770 POT PARAMS: SET=0 VALUE=25k
R_R21         N251770 0 R_R21 8.2k TC=0,0 
.model        R_R21 RES R=1 DEV=5% TC1=0 TC2=0
X_U1         N30373 N23999 VIN 0 N24164 HA-5020/HA

**** RESUMING trial1.cir ****
.END


**** Generated AtoD and DtoA Interfaces ****

*
* Analog/Digital interface for node VCC
*
* Moving X_X1.u1:CLRBAR from analog node VCC to new digital node VCC$AtoD
X$VCC_AtoD1
+ VCC
+ VCC$AtoD
+ VCC
+ 0
+ atod_555
+       PARAMS: CAPACITANCE=   0     
*
* Analog/Digital interface for node X_X1.qb
*
* Moving X_X1.u1:QBAR1 from analog node X_X1.qb to new digital node X_X1.qb$DtoA
X$X_X1.qb_DtoA1
+ X_X1.qb$DtoA
+ X_X1.qb
+ VCC
+ 0
+ dtoa_555
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface for node N21215
*
* Moving X_X1.u1:Q1 from analog node N21215 to new digital node N21215$DtoA
X$N21215_DtoA1
+ N21215$DtoA
+ N21215
+ VCC
+ 0
+ dtoa_555
+       PARAMS: DRVH=  96.4   DRVL= 104    CAPACITANCE=   0     
*
* Analog/Digital interface power supply subcircuits
*
X$DIGIFPWR 0 DIGIFPWR



ERROR(ORPSIM-15090): DC device VCC is undefined
