{"Source Block": ["hdl/library/axi_ad9361/xilinx/axi_ad9361_cmos_if.v@431:461@HdlStmFor", "\n  // receive data interface, ibuf -> idelay -> iddr\n\n  genvar i;\n  generate\n  for (i = 0; i < 12; i = i + 1) begin: g_rx_data\n  ad_data_in #(\n    .SINGLE_ENDED (1),\n    .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n    .IODELAY_CTRL (0),\n    .IODELAY_GROUP (IO_DELAY_GROUP),\n    .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY))\n  i_rx_data (\n    .rx_clk (l_clk),\n    .rx_data_in_p (rx_data_in[i]),\n    .rx_data_in_n (1'd0),\n    .rx_data_p (rx_data_1_s[i]),\n    .rx_data_n (rx_data_0_s[i]),\n    .up_clk (up_clk),\n    .up_dld (up_adc_dld[i]),\n    .up_dwdata (up_adc_dwdata[((i*5)+4):(i*5)]),\n    .up_drdata (up_adc_drdata[((i*5)+4):(i*5)]),\n    .delay_clk (delay_clk),\n    .delay_rst (delay_rst),\n    .delay_locked ());\n  end\n  endgenerate\n\n  // receive frame interface, ibuf -> idelay -> iddr\n\n  ad_data_in #(\n"], "Clone Blocks": [["hdl/library/axi_ad9361/xilinx/axi_ad9361_lvds_if.v@447:476", "\n  // receive data interface, ibuf -> idelay -> iddr\n\n  genvar i;\n  generate\n  for (i = 0; i < 6; i = i + 1) begin: g_rx_data\n  ad_data_in #(\n    .FPGA_TECHNOLOGY (FPGA_TECHNOLOGY),\n    .IODELAY_CTRL (0),\n    .IODELAY_GROUP (IO_DELAY_GROUP),\n    .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY))\n  i_rx_data (\n    .rx_clk (l_clk),\n    .rx_data_in_p (rx_data_in_p[i]),\n    .rx_data_in_n (rx_data_in_n[i]),\n    .rx_data_p (rx_data_1_s[i]),\n    .rx_data_n (rx_data_0_s[i]),\n    .up_clk (up_clk),\n    .up_dld (up_adc_dld[i]),\n    .up_dwdata (up_adc_dwdata[((i*5)+4):(i*5)]),\n    .up_drdata (up_adc_drdata[((i*5)+4):(i*5)]),\n    .delay_clk (delay_clk),\n    .delay_rst (delay_rst),\n    .delay_locked ());\n  end\n  endgenerate\n\n  // receive frame interface, ibuf -> idelay -> iddr\n\n  ad_data_in #(\n"]], "Diff Content": {"Delete": [[442, "    .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY))\n"], [443, "  i_rx_data (\n"]], "Add": [[443, "    .REFCLK_FREQUENCY (DELAY_REFCLK_FREQUENCY)\n"], [443, "  ) i_rx_data (\n"]]}}