INFO-FLOW: Workspace /SSD/csj/image_compression/csj_net_achieve/image_compression_model/solution1 opened at Mon Sep 27 18:14:07 CST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.55 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.76 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.02 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /SSD/csj/image_compression/csj_net_achieve/image_compression_model/solution1 opened at Mon Sep 27 18:16:45 CST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.7 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.91 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.21 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /SSD/csj/image_compression/csj_net_achieve/image_compression_model/solution1 opened at Mon Sep 27 18:27:03 CST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.63 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.83 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.1 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /SSD/csj/image_compression/csj_net_achieve/image_compression_model/solution1 opened at Mon Sep 27 18:34:31 CST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.6 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.82 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.07 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /SSD/csj/image_compression/csj_net_achieve/image_compression_model/solution1 opened at Mon Sep 27 18:37:03 CST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.6 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.81 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.04 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /SSD/csj/image_compression/csj_net_achieve/image_compression_model/solution1 opened at Mon Sep 27 18:49:08 CST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.18 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.69 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.86 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.13 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.49 sec.
Command ap_source done; 11.62 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /SSD/csj/image_compression/csj_net_achieve/image_compression_model/solution1 opened at Mon Sep 27 18:52:38 CST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.12 sec.
Command     ap_source done; 0.12 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.47 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.68 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 1.89 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.41 sec.
Command ap_source done; 2.31 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /SSD/csj/image_compression/csj_net_achieve/image_compression_model/solution1 opened at Mon Sep 27 19:06:02 CST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.72 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.91 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.11 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.75 sec.
Command ap_source done; 6.86 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /SSD/csj/image_compression/csj_net_achieve/image_compression_model/solution1 opened at Mon Sep 27 19:07:50 CST 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.13 sec.
Command     ap_source done; 0.13 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /SSD/EDA/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu7ev-ffvc1156-2-e 
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data single -quiet 
Command       ap_part_info done; 1.68 sec.
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu7ev:-ffvc1156:-2-e 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute         ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu7ev-ffvc1156-2-e'
Execute       ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.89 sec.
Execute     ap_part_info -data single -name xczu7ev-ffvc1156-2-e 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data resources 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 28800} {LUT 230400} {FF 460800} {DSP48E 1728} {BRAM 624} {URAM 96} 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     config_chip_info -quiet -speed medium 
Command   open_solution done; 2.12 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv3_nonsquare_tb.cpp 
Execute     is_encrypted /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     is_xip /SSD/csj/image_compression/csj_net_achieve/conv_nonsquare_top.cpp 
Execute     ap_part_info -name xczu7ev-ffvc1156-2-e -data info 
Execute     source run_sim.tcl 
