

================================================================
== Vivado HLS Report for 'p_memmove'
================================================================
* Date:           Sat Jun  3 22:30:23 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ed25519_ref
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.35|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   65|   65|   65|   65|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   64|   64|         2|          -|          -|    32|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      26|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      30|    -|
|Register         |        -|      -|      15|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      15|      56|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_67_p2           |     +    |      0|  0|  15|           6|           1|
    |exitcond_i_fu_61_p2  |   icmp   |      0|  0|   4|           6|           7|
    |sum_i_fu_78_p2       |    xor   |      0|  0|   7|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  26|          18|          15|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  21|          4|    1|          4|
    |i_i_reg_49  |   9|          2|    6|         12|
    +------------+----+-----------+-----+-----------+
    |Total       |  30|          6|    7|         16|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------+---+----+-----+-----------+
    |    Name    | FF| LUT| Bits| Const Bits|
    +------------+---+----+-----+-----------+
    |ap_CS_fsm   |  3|   0|    3|          0|
    |i_i_reg_49  |  6|   0|    6|          0|
    |i_reg_92    |  6|   0|    6|          0|
    +------------+---+----+-----+-----------+
    |Total       | 15|   0|   15|          0|
    +------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   _memmove   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   _memmove   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   _memmove   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   _memmove   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   _memmove   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   _memmove   | return value |
|dst_address0  | out |    6|  ap_memory |      dst     |     array    |
|dst_ce0       | out |    1|  ap_memory |      dst     |     array    |
|dst_we0       | out |    1|  ap_memory |      dst     |     array    |
|dst_d0        | out |    8|  ap_memory |      dst     |     array    |
|src_address0  | out |    5|  ap_memory |      src     |     array    |
|src_ce0       | out |    1|  ap_memory |      src     |     array    |
|src_q0        |  in |    8|  ap_memory |      src     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

