{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1687494637183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1687494637183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 23 07:30:37 2023 " "Processing started: Fri Jun 23 07:30:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1687494637183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1687494637183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rgb -c vga_rgb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1687494637183 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1687494637571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/clock_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687494637596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687494637596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "horizontal_and_vertical_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file horizontal_and_vertical_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 horizontal_and_vertical_counter " "Found entity 1: horizontal_and_vertical_counter" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687494637609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687494637609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_vga_module.v 1 1 " "Found 1 design units, including 1 entities, in source file main_vga_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 main_vga_module " "Found entity 1: main_vga_module" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1687494637609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1687494637609 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main_vga_module " "Elaborating entity \"main_vga_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1687494637684 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_r main_vga_module.v(1191) " "Verilog HDL or VHDL warning at main_vga_module.v(1191): object \"deadzone_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637684 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_g main_vga_module.v(1192) " "Verilog HDL or VHDL warning at main_vga_module.v(1192): object \"deadzone_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637684 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadzone_b main_vga_module.v(1193) " "Verilog HDL or VHDL warning at main_vga_module.v(1193): object \"deadzone_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637684 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_triangle_r main_vga_module.v(1199) " "Verilog HDL or VHDL warning at main_vga_module.v(1199): object \"right_diagonal_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637684 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_triangle_g main_vga_module.v(1200) " "Verilog HDL or VHDL warning at main_vga_module.v(1200): object \"right_diagonal_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637684 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_triangle_b main_vga_module.v(1201) " "Verilog HDL or VHDL warning at main_vga_module.v(1201): object \"right_diagonal_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637700 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_triangle_r main_vga_module.v(1203) " "Verilog HDL or VHDL warning at main_vga_module.v(1203): object \"left_diagonal_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637700 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_triangle_g main_vga_module.v(1204) " "Verilog HDL or VHDL warning at main_vga_module.v(1204): object \"left_diagonal_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1204 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637700 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_triangle_b main_vga_module.v(1205) " "Verilog HDL or VHDL warning at main_vga_module.v(1205): object \"left_diagonal_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637700 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_triangle_r main_vga_module.v(1207) " "Verilog HDL or VHDL warning at main_vga_module.v(1207): object \"vertical_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637700 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_triangle_g main_vga_module.v(1208) " "Verilog HDL or VHDL warning at main_vga_module.v(1208): object \"vertical_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637700 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_triangle_b main_vga_module.v(1209) " "Verilog HDL or VHDL warning at main_vga_module.v(1209): object \"vertical_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637700 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_triangle_r main_vga_module.v(1211) " "Verilog HDL or VHDL warning at main_vga_module.v(1211): object \"horizontal_triangle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637715 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_triangle_g main_vga_module.v(1212) " "Verilog HDL or VHDL warning at main_vga_module.v(1212): object \"horizontal_triangle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637715 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_triangle_b main_vga_module.v(1213) " "Verilog HDL or VHDL warning at main_vga_module.v(1213): object \"horizontal_triangle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637715 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_circle_r main_vga_module.v(1219) " "Verilog HDL or VHDL warning at main_vga_module.v(1219): object \"right_diagonal_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637721 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_circle_g main_vga_module.v(1220) " "Verilog HDL or VHDL warning at main_vga_module.v(1220): object \"right_diagonal_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1220 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637721 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "right_diagonal_circle_b main_vga_module.v(1221) " "Verilog HDL or VHDL warning at main_vga_module.v(1221): object \"right_diagonal_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637721 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_circle_r main_vga_module.v(1223) " "Verilog HDL or VHDL warning at main_vga_module.v(1223): object \"left_diagonal_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637721 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_circle_g main_vga_module.v(1224) " "Verilog HDL or VHDL warning at main_vga_module.v(1224): object \"left_diagonal_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1224 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637721 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "left_diagonal_circle_b main_vga_module.v(1225) " "Verilog HDL or VHDL warning at main_vga_module.v(1225): object \"left_diagonal_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637721 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_circle_r main_vga_module.v(1227) " "Verilog HDL or VHDL warning at main_vga_module.v(1227): object \"vertical_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637737 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_circle_g main_vga_module.v(1228) " "Verilog HDL or VHDL warning at main_vga_module.v(1228): object \"vertical_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1228 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637740 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vertical_circle_b main_vga_module.v(1229) " "Verilog HDL or VHDL warning at main_vga_module.v(1229): object \"vertical_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637742 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_circle_r main_vga_module.v(1231) " "Verilog HDL or VHDL warning at main_vga_module.v(1231): object \"horizontal_circle_r\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637742 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_circle_g main_vga_module.v(1232) " "Verilog HDL or VHDL warning at main_vga_module.v(1232): object \"horizontal_circle_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637748 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "horizontal_circle_b main_vga_module.v(1233) " "Verilog HDL or VHDL warning at main_vga_module.v(1233): object \"horizontal_circle_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637750 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_digits_generic_g main_vga_module.v(1273) " "Verilog HDL or VHDL warning at main_vga_module.v(1273): object \"letter_digits_generic_g\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637885 "|main_vga_module"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_digits_generic_b main_vga_module.v(1274) " "Verilog HDL or VHDL warning at main_vga_module.v(1274): object \"letter_digits_generic_b\" assigned a value but never read" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1274 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1687494637903 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(364) " "Verilog HDL assignment warning at main_vga_module.v(364): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637967 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(372) " "Verilog HDL assignment warning at main_vga_module.v(372): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637967 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(439) " "Verilog HDL assignment warning at main_vga_module.v(439): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637975 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(447) " "Verilog HDL assignment warning at main_vga_module.v(447): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637975 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(513) " "Verilog HDL assignment warning at main_vga_module.v(513): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637977 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(521) " "Verilog HDL assignment warning at main_vga_module.v(521): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637977 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(588) " "Verilog HDL assignment warning at main_vga_module.v(588): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637977 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(596) " "Verilog HDL assignment warning at main_vga_module.v(596): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637977 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(657) " "Verilog HDL assignment warning at main_vga_module.v(657): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637977 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(662) " "Verilog HDL assignment warning at main_vga_module.v(662): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637977 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(681) " "Verilog HDL assignment warning at main_vga_module.v(681): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637977 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(686) " "Verilog HDL assignment warning at main_vga_module.v(686): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637977 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(844) " "Verilog HDL assignment warning at main_vga_module.v(844): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637985 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(852) " "Verilog HDL assignment warning at main_vga_module.v(852): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637985 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(919) " "Verilog HDL assignment warning at main_vga_module.v(919): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637985 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(927) " "Verilog HDL assignment warning at main_vga_module.v(927): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637985 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(993) " "Verilog HDL assignment warning at main_vga_module.v(993): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637985 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1001) " "Verilog HDL assignment warning at main_vga_module.v(1001): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637985 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1068) " "Verilog HDL assignment warning at main_vga_module.v(1068): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637997 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1076) " "Verilog HDL assignment warning at main_vga_module.v(1076): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1076 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637997 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1137) " "Verilog HDL assignment warning at main_vga_module.v(1137): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637997 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1142) " "Verilog HDL assignment warning at main_vga_module.v(1142): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637997 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1161) " "Verilog HDL assignment warning at main_vga_module.v(1161): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637997 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main_vga_module.v(1166) " "Verilog HDL assignment warning at main_vga_module.v(1166): truncated value with size 32 to match size of target (4)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494637997 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_status main_vga_module.v(1497) " "Verilog HDL Always Construct warning at main_vga_module.v(1497): variable \"game_status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1497 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641644 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1501) " "Verilog HDL assignment warning at main_vga_module.v(1501): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641644 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1502) " "Verilog HDL assignment warning at main_vga_module.v(1502): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641644 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1503) " "Verilog HDL assignment warning at main_vga_module.v(1503): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641644 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "game_status main_vga_module.v(1505) " "Verilog HDL Always Construct warning at main_vga_module.v(1505): variable \"game_status\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1505 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641644 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1509) " "Verilog HDL assignment warning at main_vga_module.v(1509): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641646 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1510) " "Verilog HDL assignment warning at main_vga_module.v(1510): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641646 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1511) " "Verilog HDL assignment warning at main_vga_module.v(1511): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641646 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_sig main_vga_module.v(1531) " "Verilog HDL Always Construct warning at main_vga_module.v(1531): variable \"c_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1531 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641646 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1531) " "Verilog HDL assignment warning at main_vga_module.v(1531): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641646 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_sig main_vga_module.v(1532) " "Verilog HDL Always Construct warning at main_vga_module.v(1532): variable \"c_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1532 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641646 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1532) " "Verilog HDL assignment warning at main_vga_module.v(1532): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1532 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641654 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_sig main_vga_module.v(1533) " "Verilog HDL Always Construct warning at main_vga_module.v(1533): variable \"c_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1533 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641656 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1533) " "Verilog HDL assignment warning at main_vga_module.v(1533): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641656 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_lst main_vga_module.v(1537) " "Verilog HDL Always Construct warning at main_vga_module.v(1537): variable \"c_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1537 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641656 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1537) " "Verilog HDL assignment warning at main_vga_module.v(1537): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641656 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_lst main_vga_module.v(1538) " "Verilog HDL Always Construct warning at main_vga_module.v(1538): variable \"c_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1538 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641656 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1538) " "Verilog HDL assignment warning at main_vga_module.v(1538): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641656 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_last_position_lst main_vga_module.v(1539) " "Verilog HDL Always Construct warning at main_vga_module.v(1539): variable \"c_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1539 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641656 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1539) " "Verilog HDL assignment warning at main_vga_module.v(1539): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641656 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_sig main_vga_module.v(1552) " "Verilog HDL Always Construct warning at main_vga_module.v(1552): variable \"c_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1552 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1552) " "Verilog HDL assignment warning at main_vga_module.v(1552): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_sig main_vga_module.v(1553) " "Verilog HDL Always Construct warning at main_vga_module.v(1553): variable \"c_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1553 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1553) " "Verilog HDL assignment warning at main_vga_module.v(1553): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_sig main_vga_module.v(1554) " "Verilog HDL Always Construct warning at main_vga_module.v(1554): variable \"c_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1554 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1554) " "Verilog HDL assignment warning at main_vga_module.v(1554): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_lst main_vga_module.v(1558) " "Verilog HDL Always Construct warning at main_vga_module.v(1558): variable \"c_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1558 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1558) " "Verilog HDL assignment warning at main_vga_module.v(1558): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_lst main_vga_module.v(1559) " "Verilog HDL Always Construct warning at main_vga_module.v(1559): variable \"c_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1559 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1559) " "Verilog HDL assignment warning at main_vga_module.v(1559): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_win_count_lst main_vga_module.v(1560) " "Verilog HDL Always Construct warning at main_vga_module.v(1560): variable \"c_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1560 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1560) " "Verilog HDL assignment warning at main_vga_module.v(1560): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_sig main_vga_module.v(1573) " "Verilog HDL Always Construct warning at main_vga_module.v(1573): variable \"c_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1573 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1573) " "Verilog HDL assignment warning at main_vga_module.v(1573): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641667 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_sig main_vga_module.v(1574) " "Verilog HDL Always Construct warning at main_vga_module.v(1574): variable \"c_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1574 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1574) " "Verilog HDL assignment warning at main_vga_module.v(1574): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_sig main_vga_module.v(1575) " "Verilog HDL Always Construct warning at main_vga_module.v(1575): variable \"c_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1575 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1575) " "Verilog HDL assignment warning at main_vga_module.v(1575): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_lst main_vga_module.v(1579) " "Verilog HDL Always Construct warning at main_vga_module.v(1579): variable \"c_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1579 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1579) " "Verilog HDL assignment warning at main_vga_module.v(1579): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_lst main_vga_module.v(1580) " "Verilog HDL Always Construct warning at main_vga_module.v(1580): variable \"c_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1580 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1580) " "Verilog HDL assignment warning at main_vga_module.v(1580): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "c_move_count_lst main_vga_module.v(1581) " "Verilog HDL Always Construct warning at main_vga_module.v(1581): variable \"c_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1581 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1581) " "Verilog HDL assignment warning at main_vga_module.v(1581): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_sig main_vga_module.v(1595) " "Verilog HDL Always Construct warning at main_vga_module.v(1595): variable \"t_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1595 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641675 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1595) " "Verilog HDL assignment warning at main_vga_module.v(1595): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641677 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_sig main_vga_module.v(1596) " "Verilog HDL Always Construct warning at main_vga_module.v(1596): variable \"t_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1596 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641677 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1596) " "Verilog HDL assignment warning at main_vga_module.v(1596): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641686 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_sig main_vga_module.v(1597) " "Verilog HDL Always Construct warning at main_vga_module.v(1597): variable \"t_last_position_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1597 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641686 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1597) " "Verilog HDL assignment warning at main_vga_module.v(1597): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641688 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_lst main_vga_module.v(1601) " "Verilog HDL Always Construct warning at main_vga_module.v(1601): variable \"t_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1601 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641688 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1601) " "Verilog HDL assignment warning at main_vga_module.v(1601): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641688 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_lst main_vga_module.v(1602) " "Verilog HDL Always Construct warning at main_vga_module.v(1602): variable \"t_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1602 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641688 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1602) " "Verilog HDL assignment warning at main_vga_module.v(1602): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641688 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_last_position_lst main_vga_module.v(1603) " "Verilog HDL Always Construct warning at main_vga_module.v(1603): variable \"t_last_position_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1603 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641688 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1603) " "Verilog HDL assignment warning at main_vga_module.v(1603): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1603 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641688 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_sig main_vga_module.v(1616) " "Verilog HDL Always Construct warning at main_vga_module.v(1616): variable \"t_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1616 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1616) " "Verilog HDL assignment warning at main_vga_module.v(1616): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1616 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_sig main_vga_module.v(1617) " "Verilog HDL Always Construct warning at main_vga_module.v(1617): variable \"t_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1617 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1617) " "Verilog HDL assignment warning at main_vga_module.v(1617): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_sig main_vga_module.v(1618) " "Verilog HDL Always Construct warning at main_vga_module.v(1618): variable \"t_win_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1618 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1618) " "Verilog HDL assignment warning at main_vga_module.v(1618): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_lst main_vga_module.v(1622) " "Verilog HDL Always Construct warning at main_vga_module.v(1622): variable \"t_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1622 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1622) " "Verilog HDL assignment warning at main_vga_module.v(1622): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_lst main_vga_module.v(1623) " "Verilog HDL Always Construct warning at main_vga_module.v(1623): variable \"t_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1623 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1623) " "Verilog HDL assignment warning at main_vga_module.v(1623): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_win_count_lst main_vga_module.v(1624) " "Verilog HDL Always Construct warning at main_vga_module.v(1624): variable \"t_win_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1624 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1624) " "Verilog HDL assignment warning at main_vga_module.v(1624): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_sig main_vga_module.v(1637) " "Verilog HDL Always Construct warning at main_vga_module.v(1637): variable \"t_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1637 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1637) " "Verilog HDL assignment warning at main_vga_module.v(1637): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_sig main_vga_module.v(1638) " "Verilog HDL Always Construct warning at main_vga_module.v(1638): variable \"t_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1638 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1638) " "Verilog HDL assignment warning at main_vga_module.v(1638): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_sig main_vga_module.v(1639) " "Verilog HDL Always Construct warning at main_vga_module.v(1639): variable \"t_move_count_sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1639 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1639) " "Verilog HDL assignment warning at main_vga_module.v(1639): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_lst main_vga_module.v(1643) " "Verilog HDL Always Construct warning at main_vga_module.v(1643): variable \"t_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1643 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1643) " "Verilog HDL assignment warning at main_vga_module.v(1643): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_lst main_vga_module.v(1644) " "Verilog HDL Always Construct warning at main_vga_module.v(1644): variable \"t_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1644 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1644) " "Verilog HDL assignment warning at main_vga_module.v(1644): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "t_move_count_lst main_vga_module.v(1645) " "Verilog HDL Always Construct warning at main_vga_module.v(1645): variable \"t_move_count_lst\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1645 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1645) " "Verilog HDL assignment warning at main_vga_module.v(1645): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1656) " "Verilog HDL assignment warning at main_vga_module.v(1656): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1657) " "Verilog HDL assignment warning at main_vga_module.v(1657): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1658) " "Verilog HDL assignment warning at main_vga_module.v(1658): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1665) " "Verilog HDL assignment warning at main_vga_module.v(1665): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1666) " "Verilog HDL assignment warning at main_vga_module.v(1666): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1667) " "Verilog HDL assignment warning at main_vga_module.v(1667): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "whose_turn main_vga_module.v(1675) " "Verilog HDL Always Construct warning at main_vga_module.v(1675): variable \"whose_turn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1675 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1677) " "Verilog HDL assignment warning at main_vga_module.v(1677): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641698 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1678) " "Verilog HDL assignment warning at main_vga_module.v(1678): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1679) " "Verilog HDL assignment warning at main_vga_module.v(1679): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1683) " "Verilog HDL assignment warning at main_vga_module.v(1683): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1684) " "Verilog HDL assignment warning at main_vga_module.v(1684): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1685) " "Verilog HDL assignment warning at main_vga_module.v(1685): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "whose_turn main_vga_module.v(1694) " "Verilog HDL Always Construct warning at main_vga_module.v(1694): variable \"whose_turn\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1694 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1696) " "Verilog HDL assignment warning at main_vga_module.v(1696): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1697) " "Verilog HDL assignment warning at main_vga_module.v(1697): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1698) " "Verilog HDL assignment warning at main_vga_module.v(1698): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1702) " "Verilog HDL assignment warning at main_vga_module.v(1702): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1703) " "Verilog HDL assignment warning at main_vga_module.v(1703): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1704) " "Verilog HDL assignment warning at main_vga_module.v(1704): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641706 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1713) " "Verilog HDL assignment warning at main_vga_module.v(1713): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1714) " "Verilog HDL assignment warning at main_vga_module.v(1714): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1715) " "Verilog HDL assignment warning at main_vga_module.v(1715): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1722) " "Verilog HDL assignment warning at main_vga_module.v(1722): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1723) " "Verilog HDL assignment warning at main_vga_module.v(1723): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1724) " "Verilog HDL assignment warning at main_vga_module.v(1724): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1737) " "Verilog HDL Always Construct warning at main_vga_module.v(1737): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1737 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1739) " "Verilog HDL assignment warning at main_vga_module.v(1739): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1740) " "Verilog HDL assignment warning at main_vga_module.v(1740): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1741) " "Verilog HDL assignment warning at main_vga_module.v(1741): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "grid_data main_vga_module.v(1743) " "Verilog HDL Always Construct warning at main_vga_module.v(1743): variable \"grid_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1743 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1745) " "Verilog HDL assignment warning at main_vga_module.v(1745): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1746) " "Verilog HDL assignment warning at main_vga_module.v(1746): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main_vga_module.v(1747) " "Verilog HDL assignment warning at main_vga_module.v(1747): truncated value with size 32 to match size of target (8)" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494641708 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.data_a 0 main_vga_module.v(1195) " "Net \"triangle_r.data_a\" at main_vga_module.v(1195) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1195 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642184 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.waddr_a 0 main_vga_module.v(1195) " "Net \"triangle_r.waddr_a\" at main_vga_module.v(1195) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1195 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642184 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.data_a 0 main_vga_module.v(1196) " "Net \"triangle_g.data_a\" at main_vga_module.v(1196) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1196 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642184 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.waddr_a 0 main_vga_module.v(1196) " "Net \"triangle_g.waddr_a\" at main_vga_module.v(1196) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1196 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642184 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.data_a 0 main_vga_module.v(1197) " "Net \"triangle_b.data_a\" at main_vga_module.v(1197) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1197 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642184 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.waddr_a 0 main_vga_module.v(1197) " "Net \"triangle_b.waddr_a\" at main_vga_module.v(1197) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1197 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642184 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_r.data_a 0 main_vga_module.v(1215) " "Net \"circle_r.data_a\" at main_vga_module.v(1215) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1215 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_r.waddr_a 0 main_vga_module.v(1215) " "Net \"circle_r.waddr_a\" at main_vga_module.v(1215) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1215 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_g.data_a 0 main_vga_module.v(1216) " "Net \"circle_g.data_a\" at main_vga_module.v(1216) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_g.waddr_a 0 main_vga_module.v(1216) " "Net \"circle_g.waddr_a\" at main_vga_module.v(1216) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_b.data_a 0 main_vga_module.v(1217) " "Net \"circle_b.data_a\" at main_vga_module.v(1217) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1217 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_b.waddr_a 0 main_vga_module.v(1217) " "Net \"circle_b.waddr_a\" at main_vga_module.v(1217) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1217 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.data_a 0 main_vga_module.v(1235) " "Net \"grid_letters_r.data_a\" at main_vga_module.v(1235) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1235 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.waddr_a 0 main_vga_module.v(1235) " "Net \"grid_letters_r.waddr_a\" at main_vga_module.v(1235) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1235 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.data_a 0 main_vga_module.v(1236) " "Net \"grid_letters_g.data_a\" at main_vga_module.v(1236) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1236 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.waddr_a 0 main_vga_module.v(1236) " "Net \"grid_letters_g.waddr_a\" at main_vga_module.v(1236) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1236 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.data_a 0 main_vga_module.v(1237) " "Net \"grid_letters_b.data_a\" at main_vga_module.v(1237) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1237 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.waddr_a 0 main_vga_module.v(1237) " "Net \"grid_letters_b.waddr_a\" at main_vga_module.v(1237) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1237 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.data_a 0 main_vga_module.v(1239) " "Net \"grid_numbers_r.data_a\" at main_vga_module.v(1239) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1239 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.waddr_a 0 main_vga_module.v(1239) " "Net \"grid_numbers_r.waddr_a\" at main_vga_module.v(1239) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1239 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.data_a 0 main_vga_module.v(1240) " "Net \"grid_numbers_g.data_a\" at main_vga_module.v(1240) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1240 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.waddr_a 0 main_vga_module.v(1240) " "Net \"grid_numbers_g.waddr_a\" at main_vga_module.v(1240) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1240 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.data_a 0 main_vga_module.v(1241) " "Net \"grid_numbers_b.data_a\" at main_vga_module.v(1241) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.waddr_a 0 main_vga_module.v(1241) " "Net \"grid_numbers_b.waddr_a\" at main_vga_module.v(1241) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.data_a 0 main_vga_module.v(1244) " "Net \"triangle_turn_active_r.data_a\" at main_vga_module.v(1244) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.waddr_a 0 main_vga_module.v(1244) " "Net \"triangle_turn_active_r.waddr_a\" at main_vga_module.v(1244) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.data_a 0 main_vga_module.v(1245) " "Net \"triangle_turn_active_g.data_a\" at main_vga_module.v(1245) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1245 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.waddr_a 0 main_vga_module.v(1245) " "Net \"triangle_turn_active_g.waddr_a\" at main_vga_module.v(1245) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1245 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.data_a 0 main_vga_module.v(1246) " "Net \"triangle_turn_active_b.data_a\" at main_vga_module.v(1246) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1246 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.waddr_a 0 main_vga_module.v(1246) " "Net \"triangle_turn_active_b.waddr_a\" at main_vga_module.v(1246) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1246 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_r.data_a 0 main_vga_module.v(1248) " "Net \"triangle_turn_pasive_r.data_a\" at main_vga_module.v(1248) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1248 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_r.waddr_a 0 main_vga_module.v(1248) " "Net \"triangle_turn_pasive_r.waddr_a\" at main_vga_module.v(1248) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1248 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_g.data_a 0 main_vga_module.v(1249) " "Net \"triangle_turn_pasive_g.data_a\" at main_vga_module.v(1249) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_g.waddr_a 0 main_vga_module.v(1249) " "Net \"triangle_turn_pasive_g.waddr_a\" at main_vga_module.v(1249) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_b.data_a 0 main_vga_module.v(1250) " "Net \"triangle_turn_pasive_b.data_a\" at main_vga_module.v(1250) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1250 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_b.waddr_a 0 main_vga_module.v(1250) " "Net \"triangle_turn_pasive_b.waddr_a\" at main_vga_module.v(1250) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1250 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_r.data_a 0 main_vga_module.v(1253) " "Net \"circle_turn_active_r.data_a\" at main_vga_module.v(1253) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1253 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_r.waddr_a 0 main_vga_module.v(1253) " "Net \"circle_turn_active_r.waddr_a\" at main_vga_module.v(1253) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1253 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_g.data_a 0 main_vga_module.v(1254) " "Net \"circle_turn_active_g.data_a\" at main_vga_module.v(1254) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1254 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_g.waddr_a 0 main_vga_module.v(1254) " "Net \"circle_turn_active_g.waddr_a\" at main_vga_module.v(1254) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1254 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_b.data_a 0 main_vga_module.v(1255) " "Net \"circle_turn_active_b.data_a\" at main_vga_module.v(1255) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1255 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_b.waddr_a 0 main_vga_module.v(1255) " "Net \"circle_turn_active_b.waddr_a\" at main_vga_module.v(1255) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1255 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.data_a 0 main_vga_module.v(1257) " "Net \"circle_turn_pasive_r.data_a\" at main_vga_module.v(1257) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.waddr_a 0 main_vga_module.v(1257) " "Net \"circle_turn_pasive_r.waddr_a\" at main_vga_module.v(1257) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.data_a 0 main_vga_module.v(1258) " "Net \"circle_turn_pasive_g.data_a\" at main_vga_module.v(1258) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1258 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.waddr_a 0 main_vga_module.v(1258) " "Net \"circle_turn_pasive_g.waddr_a\" at main_vga_module.v(1258) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1258 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.data_a 0 main_vga_module.v(1259) " "Net \"circle_turn_pasive_b.data_a\" at main_vga_module.v(1259) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.waddr_a 0 main_vga_module.v(1259) " "Net \"circle_turn_pasive_b.waddr_a\" at main_vga_module.v(1259) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.data_a 0 main_vga_module.v(1262) " "Net \"informative_symbols_r.data_a\" at main_vga_module.v(1262) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1262 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.waddr_a 0 main_vga_module.v(1262) " "Net \"informative_symbols_r.waddr_a\" at main_vga_module.v(1262) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1262 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.data_a 0 main_vga_module.v(1263) " "Net \"informative_symbols_g.data_a\" at main_vga_module.v(1263) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.waddr_a 0 main_vga_module.v(1263) " "Net \"informative_symbols_g.waddr_a\" at main_vga_module.v(1263) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.data_a 0 main_vga_module.v(1264) " "Net \"informative_symbols_b.data_a\" at main_vga_module.v(1264) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.waddr_a 0 main_vga_module.v(1264) " "Net \"informative_symbols_b.waddr_a\" at main_vga_module.v(1264) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.data_a 0 main_vga_module.v(1267) " "Net \"number_digits_generic_r.data_a\" at main_vga_module.v(1267) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1267 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.waddr_a 0 main_vga_module.v(1267) " "Net \"number_digits_generic_r.waddr_a\" at main_vga_module.v(1267) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1267 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.data_a 0 main_vga_module.v(1268) " "Net \"number_digits_generic_g.data_a\" at main_vga_module.v(1268) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1268 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.waddr_a 0 main_vga_module.v(1268) " "Net \"number_digits_generic_g.waddr_a\" at main_vga_module.v(1268) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1268 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.data_a 0 main_vga_module.v(1269) " "Net \"number_digits_generic_b.data_a\" at main_vga_module.v(1269) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1269 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.waddr_a 0 main_vga_module.v(1269) " "Net \"number_digits_generic_b.waddr_a\" at main_vga_module.v(1269) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1269 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642186 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.data_a 0 main_vga_module.v(1277) " "Net \"triangle_winner_r.data_a\" at main_vga_module.v(1277) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1277 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.waddr_a 0 main_vga_module.v(1277) " "Net \"triangle_winner_r.waddr_a\" at main_vga_module.v(1277) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1277 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.data_a 0 main_vga_module.v(1278) " "Net \"triangle_winner_g.data_a\" at main_vga_module.v(1278) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1278 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.waddr_a 0 main_vga_module.v(1278) " "Net \"triangle_winner_g.waddr_a\" at main_vga_module.v(1278) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1278 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.data_a 0 main_vga_module.v(1279) " "Net \"triangle_winner_b.data_a\" at main_vga_module.v(1279) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1279 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.waddr_a 0 main_vga_module.v(1279) " "Net \"triangle_winner_b.waddr_a\" at main_vga_module.v(1279) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1279 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_r.data_a 0 main_vga_module.v(1282) " "Net \"circle_winner_r.data_a\" at main_vga_module.v(1282) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1282 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_r.waddr_a 0 main_vga_module.v(1282) " "Net \"circle_winner_r.waddr_a\" at main_vga_module.v(1282) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1282 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_g.data_a 0 main_vga_module.v(1283) " "Net \"circle_winner_g.data_a\" at main_vga_module.v(1283) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1283 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_g.waddr_a 0 main_vga_module.v(1283) " "Net \"circle_winner_g.waddr_a\" at main_vga_module.v(1283) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1283 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_b.data_a 0 main_vga_module.v(1284) " "Net \"circle_winner_b.data_a\" at main_vga_module.v(1284) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1284 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_b.waddr_a 0 main_vga_module.v(1284) " "Net \"circle_winner_b.waddr_a\" at main_vga_module.v(1284) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1284 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_r.we_a 0 main_vga_module.v(1195) " "Net \"triangle_r.we_a\" at main_vga_module.v(1195) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1195 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_g.we_a 0 main_vga_module.v(1196) " "Net \"triangle_g.we_a\" at main_vga_module.v(1196) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1196 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_b.we_a 0 main_vga_module.v(1197) " "Net \"triangle_b.we_a\" at main_vga_module.v(1197) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1197 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_r.we_a 0 main_vga_module.v(1215) " "Net \"circle_r.we_a\" at main_vga_module.v(1215) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1215 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_g.we_a 0 main_vga_module.v(1216) " "Net \"circle_g.we_a\" at main_vga_module.v(1216) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_b.we_a 0 main_vga_module.v(1217) " "Net \"circle_b.we_a\" at main_vga_module.v(1217) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1217 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_r.we_a 0 main_vga_module.v(1235) " "Net \"grid_letters_r.we_a\" at main_vga_module.v(1235) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1235 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_g.we_a 0 main_vga_module.v(1236) " "Net \"grid_letters_g.we_a\" at main_vga_module.v(1236) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1236 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_letters_b.we_a 0 main_vga_module.v(1237) " "Net \"grid_letters_b.we_a\" at main_vga_module.v(1237) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1237 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_r.we_a 0 main_vga_module.v(1239) " "Net \"grid_numbers_r.we_a\" at main_vga_module.v(1239) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1239 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_g.we_a 0 main_vga_module.v(1240) " "Net \"grid_numbers_g.we_a\" at main_vga_module.v(1240) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1240 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "grid_numbers_b.we_a 0 main_vga_module.v(1241) " "Net \"grid_numbers_b.we_a\" at main_vga_module.v(1241) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1241 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_r.we_a 0 main_vga_module.v(1244) " "Net \"triangle_turn_active_r.we_a\" at main_vga_module.v(1244) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1244 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_g.we_a 0 main_vga_module.v(1245) " "Net \"triangle_turn_active_g.we_a\" at main_vga_module.v(1245) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1245 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_active_b.we_a 0 main_vga_module.v(1246) " "Net \"triangle_turn_active_b.we_a\" at main_vga_module.v(1246) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1246 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642238 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_r.we_a 0 main_vga_module.v(1248) " "Net \"triangle_turn_pasive_r.we_a\" at main_vga_module.v(1248) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1248 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_g.we_a 0 main_vga_module.v(1249) " "Net \"triangle_turn_pasive_g.we_a\" at main_vga_module.v(1249) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_turn_pasive_b.we_a 0 main_vga_module.v(1250) " "Net \"triangle_turn_pasive_b.we_a\" at main_vga_module.v(1250) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1250 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_r.we_a 0 main_vga_module.v(1253) " "Net \"circle_turn_active_r.we_a\" at main_vga_module.v(1253) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1253 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_g.we_a 0 main_vga_module.v(1254) " "Net \"circle_turn_active_g.we_a\" at main_vga_module.v(1254) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1254 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_active_b.we_a 0 main_vga_module.v(1255) " "Net \"circle_turn_active_b.we_a\" at main_vga_module.v(1255) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1255 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_r.we_a 0 main_vga_module.v(1257) " "Net \"circle_turn_pasive_r.we_a\" at main_vga_module.v(1257) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1257 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_g.we_a 0 main_vga_module.v(1258) " "Net \"circle_turn_pasive_g.we_a\" at main_vga_module.v(1258) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1258 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_turn_pasive_b.we_a 0 main_vga_module.v(1259) " "Net \"circle_turn_pasive_b.we_a\" at main_vga_module.v(1259) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_r.we_a 0 main_vga_module.v(1262) " "Net \"informative_symbols_r.we_a\" at main_vga_module.v(1262) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1262 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_g.we_a 0 main_vga_module.v(1263) " "Net \"informative_symbols_g.we_a\" at main_vga_module.v(1263) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1263 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "informative_symbols_b.we_a 0 main_vga_module.v(1264) " "Net \"informative_symbols_b.we_a\" at main_vga_module.v(1264) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1264 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_r.we_a 0 main_vga_module.v(1267) " "Net \"number_digits_generic_r.we_a\" at main_vga_module.v(1267) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1267 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_g.we_a 0 main_vga_module.v(1268) " "Net \"number_digits_generic_g.we_a\" at main_vga_module.v(1268) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1268 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "number_digits_generic_b.we_a 0 main_vga_module.v(1269) " "Net \"number_digits_generic_b.we_a\" at main_vga_module.v(1269) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1269 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642246 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_r.we_a 0 main_vga_module.v(1277) " "Net \"triangle_winner_r.we_a\" at main_vga_module.v(1277) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1277 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642259 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_g.we_a 0 main_vga_module.v(1278) " "Net \"triangle_winner_g.we_a\" at main_vga_module.v(1278) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1278 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642259 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "triangle_winner_b.we_a 0 main_vga_module.v(1279) " "Net \"triangle_winner_b.we_a\" at main_vga_module.v(1279) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1279 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642259 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_r.we_a 0 main_vga_module.v(1282) " "Net \"circle_winner_r.we_a\" at main_vga_module.v(1282) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1282 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642259 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_g.we_a 0 main_vga_module.v(1283) " "Net \"circle_winner_g.we_a\" at main_vga_module.v(1283) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1283 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642259 "|main_vga_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "circle_winner_b.we_a 0 main_vga_module.v(1284) " "Net \"circle_winner_b.we_a\" at main_vga_module.v(1284) has no driver or initial value, using a default initial value '0'" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1284 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1687494642259 "|main_vga_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "blinking_led main_vga_module.v(13) " "Output port \"blinking_led\" at main_vga_module.v(13) has no driver" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1687494642259 "|main_vga_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:instance_1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:instance_1\"" {  } { { "main_vga_module.v" "instance_1" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687494642945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "horizontal_and_vertical_counter horizontal_and_vertical_counter:instance_2 " "Elaborating entity \"horizontal_and_vertical_counter\" for hierarchy \"horizontal_and_vertical_counter:instance_2\"" {  } { { "main_vga_module.v" "instance_2" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1687494642945 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(67) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(67): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494642945 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 horizontal_and_vertical_counter.v(74) " "Verilog HDL assignment warning at horizontal_and_vertical_counter.v(74): truncated value with size 32 to match size of target (11)" {  } { { "horizontal_and_vertical_counter.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/horizontal_and_vertical_counter.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1687494642945 "|main_vga_module|horizontal_and_vertical_counter:instance_2"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "36 " "Found 36 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_r " "RAM logic \"triangle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1195 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_g " "RAM logic \"triangle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1196 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_b " "RAM logic \"triangle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1197 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_r " "RAM logic \"circle_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1215 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_g " "RAM logic \"circle_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1216 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_b " "RAM logic \"circle_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1217 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_r " "RAM logic \"grid_letters_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1235 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_g " "RAM logic \"grid_letters_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1236 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_letters_b " "RAM logic \"grid_letters_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_letters_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1237 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_r " "RAM logic \"grid_numbers_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1239 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_g " "RAM logic \"grid_numbers_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1240 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "grid_numbers_b " "RAM logic \"grid_numbers_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "grid_numbers_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1241 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_r " "RAM logic \"triangle_turn_active_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1244 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_g " "RAM logic \"triangle_turn_active_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1245 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_active_b " "RAM logic \"triangle_turn_active_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_active_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1246 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_pasive_r " "RAM logic \"triangle_turn_pasive_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_pasive_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1248 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_pasive_g " "RAM logic \"triangle_turn_pasive_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_pasive_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1249 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_turn_pasive_b " "RAM logic \"triangle_turn_pasive_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_turn_pasive_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1250 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_active_r " "RAM logic \"circle_turn_active_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_active_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1253 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_active_g " "RAM logic \"circle_turn_active_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_active_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1254 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_active_b " "RAM logic \"circle_turn_active_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_active_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1255 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_r " "RAM logic \"circle_turn_pasive_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1257 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_g " "RAM logic \"circle_turn_pasive_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1258 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_turn_pasive_b " "RAM logic \"circle_turn_pasive_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_turn_pasive_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1259 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_r " "RAM logic \"informative_symbols_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1262 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_g " "RAM logic \"informative_symbols_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1263 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "informative_symbols_b " "RAM logic \"informative_symbols_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "informative_symbols_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1264 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_r " "RAM logic \"number_digits_generic_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1267 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_g " "RAM logic \"number_digits_generic_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1268 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "number_digits_generic_b " "RAM logic \"number_digits_generic_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "number_digits_generic_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1269 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_r " "RAM logic \"triangle_winner_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1277 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_g " "RAM logic \"triangle_winner_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1278 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "triangle_winner_b " "RAM logic \"triangle_winner_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "triangle_winner_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1279 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_winner_r " "RAM logic \"circle_winner_r\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_winner_r" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1282 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_winner_g " "RAM logic \"circle_winner_g\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_winner_g" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1283 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circle_winner_b " "RAM logic \"circle_winner_b\" is uninferred due to asynchronous read logic" {  } { { "main_vga_module.v" "circle_winner_b" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 1284 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1687494644061 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1687494644061 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram18_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram18_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644123 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram19_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram19_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644165 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram20_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram20_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644196 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram21_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram21_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644237 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram22_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram22_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644269 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 8000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram23_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (8000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram23_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644310 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram6_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram6_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644362 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram7_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram7_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644425 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram8_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram8_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644484 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram9_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram9_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644539 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram10_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram10_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644601 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram11_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram11_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644653 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram12_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram12_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644716 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram13_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram13_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644776 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram14_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram14_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644831 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram15_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram15_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644893 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram16_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram16_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494644945 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 12600 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram17_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (12600) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram17_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645008 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram24_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram24_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645039 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram25_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram25_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645070 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 7000 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram26_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (7000) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram26_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645110 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram27_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram27_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645143 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram28_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram28_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645185 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 8250 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram29_main_vga_module_e3f38872.hdl.mif " "Memory depth (16384) in the design file differs from memory depth (8250) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram29_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645226 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram33_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram33_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645258 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram34_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram34_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645289 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram35_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram35_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645320 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram30_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram30_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645352 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram31_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram31_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645382 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8192 6400 C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram32_main_vga_module_e3f38872.hdl.mif " "Memory depth (8192) in the design file differs from memory depth (6400) in the Memory Initialization File \"C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/db/vga_rgb.ram32_main_vga_module_e3f38872.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1687494645413 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "blinking_led GND " "Pin \"blinking_led\" is stuck at GND" {  } { { "main_vga_module.v" "" { Text "C:/Users/Levovo20x/Documents/GitHub/EE314-Term-Project/VGA finalized/main_vga_module.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1687494745634 "|main_vga_module|blinking_led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1687494745634 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1687494749190 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1687494754800 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1687494756137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1687494756137 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16537 " "Implemented 16537 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1687494757173 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1687494757173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16406 " "Implemented 16406 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1687494757173 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "91 " "Implemented 91 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1687494757173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1687494757173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 311 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 311 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1687494757225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 23 07:32:37 2023 " "Processing ended: Fri Jun 23 07:32:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1687494757225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:00 " "Elapsed time: 00:02:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1687494757225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:00 " "Total CPU time (on all processors): 00:02:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1687494757225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1687494757225 ""}
