EESchema Schematic File Version 2
LIBS:con-headers-jp
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:special
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:level
LIBS:level-cache
EELAYER 27 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 9
Title ""
Date "27 sep 2014"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 2900 3850 900  400 
U 541CD777
F0 "LO" 50
F1 "LO.sch" 50
F2 "SCLK" B L 2900 3950 60 
F3 "SI" B L 2900 4050 60 
F4 "LE" B L 2900 4150 60 
F5 "LO_TAP" B R 3800 4050 60 
$EndSheet
$Sheet
S 4300 3950 950  200 
U 541CD787
F0 "LO tap" 50
F1 "LO_tap.sch" 50
F2 "LO" B R 5250 4050 60 
F3 "LO_TAP" B L 4300 4050 60 
$EndSheet
$Sheet
S 4950 2850 1250 200 
U 541CD79C
F0 "CC430 tap" 50
F1 "CC430_tap.sch" 50
F2 "CC430_TAP" B L 4950 2950 60 
F3 "MIX_IN" B R 6200 2950 60 
$EndSheet
$Sheet
S 6550 3850 950  300 
U 541CD7B4
F0 "mixer" 50
F1 "mixer.sch" 50
F2 "LO" B L 6550 4050 60 
F3 "MIX_IN" B L 6550 3950 60 
F4 "MIX_OUT" B R 7500 4000 60 
$EndSheet
$Sheet
S 8250 2400 1250 350 
U 541CD7C5
F0 "switch and PA" 50
F1 "switch_and_PA.sch" 50
F2 "SWITCH" B L 8250 2500 60 
F3 "MIX_OUT" B L 8250 2600 60 
F4 "LNA" B R 9500 2600 60 
F5 "tx_filter" B R 9500 2500 60 
$EndSheet
$Sheet
S 9950 2250 550  450 
U 541CD7D7
F0 "LNA and antenna" 50
F1 "LNA_and_antenna.sch" 50
F2 "LNA" B L 9950 2600 60 
F3 "SWITCH" B L 9950 2400 60 
F4 "tx_filter" B L 9950 2500 60 
$EndSheet
$Sheet
S 1400 2150 950  950 
U 541CD74E
F0 "headers" 50
F1 "headers.sch" 50
F2 "SCK2" I R 2350 2500 60 
F3 "SO2" I R 2350 2400 60 
F4 "SI2" O R 2350 2300 60 
F5 "LE2" B R 2350 2600 60 
F6 "GPIO1" B R 2350 2800 60 
F7 "GPIO0" B R 2350 2900 60 
$EndSheet
$Sheet
S 2900 2150 1150 1300
U 541CD765
F0 "CC430" 50
F1 "cc430.sch" 50
F2 "SWITCH" B R 4050 2850 60 
F3 "GPIO0" B L 2900 2800 60 
F4 "GPIO1" B L 2900 2900 60 
F5 "SI" B L 2900 3200 60 
F6 "LE2" B L 2900 2600 60 
F7 "SCK" B L 2900 3100 60 
F8 "LE" B L 2900 3300 60 
F9 "CC430_TAP" B R 4050 2950 60 
F10 "SI2" I L 2900 2300 60 
F11 "SCK2" O L 2900 2500 60 
F12 "SO2" O L 2900 2400 60 
$EndSheet
Wire Wire Line
	2350 2300 2900 2300
Wire Wire Line
	2350 2400 2900 2400
Wire Wire Line
	2350 2500 2900 2500
Wire Wire Line
	2350 2600 2900 2600
Wire Wire Line
	2350 2800 2900 2800
Wire Wire Line
	2350 2900 2900 2900
Wire Wire Line
	4050 2950 4950 2950
Wire Wire Line
	2900 3100 2700 3100
Wire Wire Line
	2700 3100 2700 3950
Wire Wire Line
	2700 3950 2900 3950
Wire Wire Line
	2900 3200 2600 3200
Wire Wire Line
	2600 3200 2600 4050
Wire Wire Line
	2600 4050 2900 4050
Wire Wire Line
	2900 3300 2500 3300
Wire Wire Line
	2500 3300 2500 4150
Wire Wire Line
	2500 4150 2900 4150
Wire Wire Line
	3800 4050 4300 4050
Wire Wire Line
	5250 4050 6550 4050
Wire Wire Line
	6200 2950 6400 2950
Wire Wire Line
	6400 2950 6400 3950
Wire Wire Line
	6400 3950 6550 3950
Wire Wire Line
	8250 2500 4450 2500
Wire Wire Line
	4450 2500 4450 2850
Wire Wire Line
	4450 2850 4050 2850
Wire Wire Line
	7550 4000 7950 4000
Wire Wire Line
	7950 4000 7950 2600
Wire Wire Line
	7950 2600 8250 2600
Wire Wire Line
	9500 2600 9950 2600
Wire Wire Line
	9500 2500 9950 2500
Wire Wire Line
	9700 2400 9950 2400
Wire Wire Line
	9700 2400 9700 2200
Wire Wire Line
	9700 2200 7750 2200
Wire Wire Line
	7750 2200 7750 2500
Connection ~ 7750 2500
$EndSCHEMATC
