<p><br/></p><div class="table-wrap"><table class="wrapped relative-table confluenceTable" style="width: 100.0%;"><colgroup><col style="width: 7.27335%;"/><col style="width: 4.63938%;"/><col style="width: 11.7854%;"/><col style="width: 4.32168%;"/><col style="width: 6.51915%;"/><col style="width: 6.23382%;"/><col style="width: 4.15176%;"/><col style="width: 7.03189%;"/><col style="width: 4.76117%;"/><col style="width: 6.02131%;"/><col style="width: 26.169%;"/><col style="width: 11.0785%;"/></colgroup><tbody><tr><th style="width: 167.0px;" class="confluenceTh">Unit</th><th colspan="2" style="width: 353.0px;" class="confluenceTh">Type</th><th style="width: 67.0px;" class="confluenceTh">Expected Cycles</th><th style="width: 130.0px;" class="confluenceTh"><p><span>Measured </span></p><p><span>(RC5)</span></p></th><th colspan="1" class="confluenceTh"><p><span>Measured</span></p><p><span>Cycles</span>(RC9)</p></th><th colspan="1" class="confluenceTh"><p>Measured</p><p>General</p><p>Config</p></th><th colspan="1" class="confluenceTh">JIRA</th><th style="width: 94.0px;" class="confluenceTh">Frequency</th><th style="width: 88.0px;" class="confluenceTh">Comment</th><th style="width: 89.0px;" class="confluenceTh">waveform</th><th colspan="1" class="confluenceTh">Designer feedback</th></tr><tr><td rowspan="5" style="width: 167.0px;" class="confluenceTd"><span class="legacy-color-text-default">DCE</span></td><td colspan="2" style="width: 353.0px;" class="confluenceTd"><span class="legacy-color-text-default">CmdReq to SnpReq</span></td><td style="width: 67.0px;" class="confluenceTd"><span class="legacy-color-text-default">5</span></td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-default">8</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">8</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td rowspan="5" style="text-align: left;width: 94.0px;" class="confluenceTd"><span class="legacy-color-text-default">1.3GHz</span></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-default"><strong>P1  Needs a fix </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd"><span class="legacy-color-text-default">CmdReq to RbrReq</span></td><td style="width: 67.0px;" class="confluenceTd"><span class="legacy-color-text-default">5</span></td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-default">8</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">8</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-default"><strong>P1  Needs a fix</strong></span></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd"><span class="legacy-color-text-default">CmdReq to MrdReq</span></td><td style="width: 67.0px;" class="confluenceTd"><span class="legacy-color-text-default">5</span></td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-default">8</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">8</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-default"><strong>P1  Needs a fix  </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd"><span class="legacy-color-text-default">CmdReq to StrReq</span></td><td style="width: 67.0px;" class="confluenceTd"><span class="legacy-color-text-default">5</span></td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-default">8</span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-default">8</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><p><span class="legacy-color-text-default"><strong>P1  Needs a fix  (is this for a write miss transaction?) - </strong></span></p><p><span class="legacy-color-text-default">For write miss STRReq is waiting for rbid which is granted in 7th cycle and STR issued in 8th cycle</span></p></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd"><span class="legacy-color-text-default">SnpRsp to MrdReq</span></td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td rowspan="8" style="width: 167.0px;" class="confluenceTd">DII</td><td colspan="2" style="width: 353.0px;" class="confluenceTd"><p>CmdReq to StrReq</p></td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3 (ready is asserted after one cycle from valid) If measured from valid to valid, it is 4</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td rowspan="8" style="width: 94.0px;" class="confluenceTd">1.3GHz</td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">DtwReq to AXI W</td><td style="width: 67.0px;" class="confluenceTd">3 cycle after first DtwReq beat </td><td style="width: 130.0px;" class="confluenceTd">7 cycles after first dtwReq beat </td><td colspan="1" class="confluenceTd">7 cycles after first dtwReq beat </td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P2  Need to understand </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">DtwReq to AXI AW</td><td style="width: 67.0px;" class="confluenceTd">3 cycle after first DtwReq beat </td><td style="width: 130.0px;" class="confluenceTd">6 cycles after first dtwReq beat </td><td colspan="1" class="confluenceTd">6 cycles after first dtwReq beat </td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P2  Need to understand</strong></span></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">CmdReq to AXI AR</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4 (ready is asserted after one cycle from valid) If measured from valid to valid, it is 5</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">CmdReq to StrReq</td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd">3 (same with above)</td><td colspan="1" class="confluenceTd">3 (ready is asserted after one cycle from valid) If measured from valid to valid, it is 4</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">AXI R to DtrReq</td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">AXI B to DtwRsp (non EWA)</td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd"><span class="legacy-color-text-default">DtwReq -&gt; DtwRsp (EWA)</span></td><td style="width: 67.0px;" class="confluenceTd"><span class="legacy-color-text-default">4</span></td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-default">?</span></td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td rowspan="18" style="width: 167.0px;" class="confluenceTd">DMI</td><td rowspan="10" style="width: 66.0px;" class="confluenceTd"><p>SMC</p><p>(config6 - 256 bit DMI)</p><p>(measured from smi interface)</p></td><td style="width: 287.0px;" class="confluenceTd"><span class="legacy-color-text-default">CmdReq to DtrReq (hit)</span></td><td style="width: 67.0px;" class="confluenceTd">7</td><td style="width: 130.0px;" class="confluenceTd">9</td><td colspan="1" class="confluenceTd">12</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td rowspan="10" style="width: 94.0px;" class="confluenceTd">1.3GHz</td><td style="text-align: left;width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P1  Need to fix</strong></span></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 CMDSkidFIFO,1 NCRdBuf,2 $PIPE,4 CCP, 1 RdHitFIFO,1 DRB,1 ConcMux</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><span class="legacy-color-text-default">MrdReq to DtrReq (hit)</span></td><td style="width: 67.0px;" class="confluenceTd">7</td><td style="width: 130.0px;" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">11</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P1  Need to fix  </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 MRDSkidFIFO,2 $PIPE,4 CCP,1 RdHitFIFO,1 DRB,1 ConcMux</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><span>CmdReq to AXI AR (miss)</span></td><td style="width: 67.0px;" class="confluenceTd">5</td><td style="width: 130.0px;" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 CMDSkidFIFO,1 NCRdBuf,2 $PIPE,1 RdTrnsFIFO,1 ArFIFO</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><span>MrdReq to AXI AR (miss)</span></td><td style="width: 67.0px;" class="confluenceTd">5</td><td style="width: 130.0px;" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 MRDSkidFIFO,2 $PIPE,1 RdTrnsFIFO,1 ArFIFO</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><p><span>CmdReq to StrReq (~vz)</span></p></td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 CMDSkidFIFO,1 STRFIFO</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><span>AXI R to DTRReq</span></td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 RFIFO,1 DRB,1 ConcMux</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><span>DtwReq  to AW (WT, miss WNA)</span></td><td style="width: 67.0px;" class="confluenceTd">5</td><td style="width: 130.0px;" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><p>6 (NonCoh)</p><p><br/></p><p>9 (Coh)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 NcWrBuf,2 $PIPE,1 WrTrnsFIFO,1 AwFIFO</p><p>1 ConcMux,4 CWrBuf,2 $PIPE,1 WrTrnsFIFO,1 AwFIFO</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd">DtwReq to W <span>(WT, miss WNA)</span></td><td style="width: 67.0px;" class="confluenceTd">5</td><td style="width: 130.0px;" class="confluenceTd">9</td><td colspan="1" class="confluenceTd"><p>10 (NonCoh)</p><p><br/></p><p><br/></p><p>7 (NonCoh Bypass)</p><p><br/></p><p><br/></p><p>13 (Coh)</p><p><br/></p><p><br/></p><p>10 (Coh Bypass)</p><p>*Bypass=CCP disabled</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P1  Need to understand </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,#DtwReqBeat NcWrBuf,2 ResourceWrBuf,2 CCP,1 EvictBuf,1 WrTransFIFO,1 wFIFO</p><p><br/></p><p>1 ConcMux,#DtwReqBeat NcWrBuf,#DtwReqBeat ResourceWrBuf,1 WrTransFIFO,1 wFIFO</p><p><br/></p><p>1 ConcMux,#DtwReqBeat+3 CWrBuf,#DtwReqBeat ResourceWrBuf,2 CCP,1 EvictBuf,1 WrTransFIFO,1 wFIFO</p><p><br/></p><p>1 ConcMux,#DtwReqBeat+3 CWrBuf,#DtwReqBeat ResourceWrBuf,1 WrTransFIFO,1 wFIFO</p><p><br/></p><p>#DtwReqBeat=2</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd">AXI B to DtwRsp <span>(non EWA)</span></td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 bFIFO,1WrRspFIFO,2 DTWRspMux</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><span class="legacy-color-text-default">DtwReq to DtwRsp (EWA)</span></td><td style="width: 67.0px;" class="confluenceTd">7</td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>5(NonCoh)</p><p><br/></p><p><br/></p><p>8(Coh)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 NcWrBuf,#DtwReqBeat WrDatSelFIFO, 1 DTWRspMux</p><p><br/></p><p>1 ConcMux,4 CWrBuf,#DtwReqBeat WrDatSelFIFO, 1 DTWRspMux</p><p><br/></p><p>#DtwReqBeat=2</p></td></tr><tr><td rowspan="8" style="width: 66.0px;" class="confluenceTd"><p>No</p><p>SMC</p><p>(config1 - 256 bit DMI)</p><p>(measured from smi interface)</p></td><td style="width: 287.0px;" class="confluenceTd">CmdReq to AXI AR</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td rowspan="8" style="width: 94.0px;" class="confluenceTd"><br/></td><td style="width: 94.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 CMDSkidFIFO,1 NCRdBuf,1 RdPIPE,1 RdTrnsFIFO,1 ArFIFO</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><span>MrdReq to AXI AR</span></td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 MRDSkidFIFO,1 RdPIPE,1 RdTrnsFIFO,1 ArFIFO</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><span>AXI R to DTRReq</span></td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 RFIFO,1 DRB,1 ConcMux</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd">CmdReq to StrReq (~vz)</td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 CMDSkidFIFO,1 STRFIFO</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd">DtwReq to AXI AW</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><p>5(NonCoh)</p><p><br/></p><p><br/></p><p>8(Coh)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 NcWrBuf,1 WrPIPE,1 WrTrnsFIFO,1 AwFIFO</p><p><br/></p><p>1 ConcMux,4 CWrBuf,1 WrPIPE,1 WrTrnsFIFO,1 AwFIFO</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd">DtwReq to AXI W</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><p>6(NonCoh)</p><p><br/></p><p><br/></p><p>9(Coh)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,#DtwReqBeat NcWrBuf,1 WrDataBuf,1 WrResDBuf,1wFIFO<br/> </p><p>1 ConcMux,#DtwReqBeat+3 CWrBuf,1 WrDataBuf,1 WrResDBuf,1wFIFO</p><p><br/>#DtwReqBeat=2</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><span>AXI B to DTWRsp (non EWA)</span></td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">4</td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 bFIFO,1WrRspFIFO,2 DTWRspMux</p></td></tr><tr><td style="width: 287.0px;" class="confluenceTd"><span>DtwReq to DtwRsp (EWA)</span></td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-red2">?</span></td><td colspan="1" class="confluenceTd"><p>5(NonCoh)</p><p><br/></p><p><br/></p><p>8(Coh)</p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><p>1 ConcMux,1 NcWrBuf,#DtwReqBeat WrDatSelFIFO, 1 DTWRspMux</p><p><br/></p><p>1 ConcMux,4 CWrBuf,#DtwReqBeat WrDatSelFIFO, 1 DTWRspMux</p><p><br/>#DtwReqBeat=2</p></td></tr><tr><td rowspan="9" style="width: 167.0px;" class="confluenceTd"><p>IOAIU (AXI with cache)</p></td><td colspan="2" style="width: 353.0px;" class="confluenceTd">AR to CmdReq</td><td style="width: 67.0px;" class="confluenceTd">5</td><td style="width: 130.0px;" class="confluenceTd">4 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td><td rowspan="23" style="width: 94.0px;" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><p>/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/hw_cfg_2_ioc_64b/run/bring_up_latency_latency_check_test_AR_CmdReq_0</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">AW to CmdReq</td><td style="width: 67.0px;" class="confluenceTd">5</td><td style="width: 130.0px;" class="confluenceTd">7 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">16</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9578" >
                <a href="https://arterisip.atlassian.net/browse/CONC-9578?src=confmacro" class="jira-issue-key">CONC-9578</a>
                            </span>
</p></div></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu</span>/hw_cfg_2_ioc_64b/run/bring_up_latency_latency_check_test_AW_CmdReq_0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd"><span class="legacy-color-text-default">AR to R (cache hit)</span></td><td style="width: 67.0px;" class="confluenceTd">7</td><td style="width: 130.0px;" class="confluenceTd">9 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P0 Need to fix </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu</span>/hw_cfg_2_ioc_64b/run/bring_up_latency_latency_check_test_AR_R_cache_hit_0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd"><span class="legacy-color-text-default">AW to B (cache hit)</span></td><td style="width: 67.0px;" class="confluenceTd">7</td><td style="width: 130.0px;" class="confluenceTd">11 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P0 Need to fix </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu</span>/hw_cfg_2_ioc_64b/run/bring_up_latency_latency_check_test_AW_B_cache_hit_0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd"><span class="legacy-color-text-default">SnpReq to SnpRsp</span></td><td style="width: 67.0px;" class="confluenceTd">7</td><td style="width: 130.0px;" class="confluenceTd">25  (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">20</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P0 Need to fix </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><p><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/hw_cfg_2_ioc_64b/run/bring_up_latency_latency_check_test_SnpReq_to_SnpRsp_0</span></p></td><td colspan="1" class="confluenceTd">The SNPRsp is waiting for the DTRRsp with takes 20 cycles. </td></tr><tr><td colspan="2" class="confluenceTd">SnpReq to DtrReq</td><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">?  </span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">9</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/hw_cfg_2_ioc_64b/run/bring_up_latency_latency_check_test_SnpReq_to_DtrReq_0</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">StrReq to DtwReq</td><td style="width: 67.0px;" class="confluenceTd"><p>3</p><p><br/></p></td><td style="width: 130.0px;" class="confluenceTd">8 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">10</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P0 Need to fix  </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/hw_cfg_2_ioc_64b/run/bring_up_latency_latency_check_test_StrReq_to_DtwReq_0</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">DtrReq to R </td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">4 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu</span>/<span class="legacy-color-text-blue3">hw_cfg_2_ioc_64b</span>/run/bring_up_latency_latency_check_test_DtrReq_R_0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">DtwRsp to B </td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">5 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P2 Need to understand </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/hw_cfg_2_ioc_64b</span>/run/bring_up_latency_latency_check_test_DtwRsp_B_0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td rowspan="5" style="width: 167.0px;" class="confluenceTd">IOAIU (AXI without cache, ACE-Lite &amp; ACE-Lite E)</td><td colspan="2" style="width: 353.0px;" class="confluenceTd">AR to CmdReq</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><p>3</p><p><br/></p><p>3</p><p>3</p></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><p>/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/hw_cfg_nxpauto/run/bring_up_latency_latency_check_test_AR_CmdReq_0</p><p>/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config1/run/bring_up_latency_latency_check_test_AR_CmdReq_0</p><p>/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config3/run/bring_up_latency_latency_check_test_AR_CmdReq_0</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">AW to CmdReq</td><td style="width: 67.0px;" class="confluenceTd">6 (128 bit bus) where W is aligned </td><td style="width: 130.0px;" class="confluenceTd">8</td><td colspan="1" class="confluenceTd">8</td><td colspan="1" class="confluenceTd"><p>5</p><p><br/></p><p>15</p><p><br/></p><p>19</p></td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9579" >
                <a href="https://arterisip.atlassian.net/browse/CONC-9579?src=confmacro" class="jira-issue-key">CONC-9579</a>
                            </span>
</p></div></td><td style="width: 88.0px;" class="confluenceTd"><p>What bus width is this for?</p><p>==&gt; Using Nxp configuration. Native 128, internal 256</p></td><td style="width: 89.0px;" class="confluenceTd"><p><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu</span>/hw_cfg_nxpauto/run/bring_up_latency_latency_check_test_AW_CmdReq_0</p><p><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/</span>config1/run/bring_up_latency_latency_check_test_AW_CmdReq_0</p><p><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu</span>/config3/run/bring_up_latency_latency_check_test_AW_CmdReq_0</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">StrReq to DtwReq</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">6</td><td colspan="1" class="confluenceTd">6</td><td colspan="1" class="confluenceTd"><p>7</p><p><br/></p><p>6</p><p><br/></p><p>7</p></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P1 Need to understand </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><p><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/hw_cfg_nxpauto/run/bring_up_latency_latency_check_test_StrReq_to_DtwReq_0</span></p><p><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config1/run/bring_up_latency_latency_check_test_StrReq_to_DtwReq_0</span></p><p><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config3/run/bring_up_latency_latency_check_test_StrReq_to_DtwReq_0</span></p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd"><span class="legacy-color-text-default">DtrReq to R </span></td><td style="width: 67.0px;" class="confluenceTd"><span class="legacy-color-text-default">2</span></td><td style="width: 130.0px;" class="confluenceTd"><span class="legacy-color-text-default">4</span></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><p>4</p><p><br/></p><p>3</p><p><br/></p><p>4</p></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><p>/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/hw_cfg_nxpauto/run/bring_up_latency_latency_check_test_DtrReq_R_0</p><p>/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config1/run/bring_up_latency_latency_check_test_DtrReq_R_0</p><p>/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/<span class="legacy-color-text-blue3">config3</span>/run/bring_up_latency_latency_check_test_DtrReq_R_0</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">DtwRsp to B </td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><p>5</p><p>5</p><p><br/></p><p>5</p></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><p>/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/hw_cfg_nxpauto/run/bring_up_latency_latency_check_test_DtwRsp_B_0</p><p>/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config1/run/bring_up_latency_latency_check_test_DtwRsp_B_0</p><p>/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config3/run/bring_up_latency_latency_check_test_DtwRsp_B_0</p></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td rowspan="9" style="width: 167.0px;" class="confluenceTd">IOAIU ACE </td><td colspan="2" style="width: 353.0px;" class="confluenceTd">AR to CmdReq</td><td style="width: 67.0px;" class="confluenceTd">3(double checked)</td><td style="width: 130.0px;" class="confluenceTd">3 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config_ace_small_ott/run/bring_up_latency_latency_check_test_AR_CmdReq_0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">AW to CmdReq</td><td style="width: 67.0px;" class="confluenceTd">6 (128 bit bus) where W is aligned</td><td style="width: 130.0px;" class="confluenceTd">6 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">25</td><td colspan="1" class="confluenceTd"><div class="content-wrapper"><p>

    

            



<style>
    .jira-issue {
        padding: 0 0 0 2px;
        line-height: 20px;
    }

    .jira-issue img {
        padding-right: 5px;
    }
    .jira-issue .aui-lozenge {
        line-height: 18px;
        vertical-align: top;
    }

    .jira-issue .icon {
        background-position: left center;
        background-repeat: no-repeat;
        display: inline-block;
        font-size: 0;
        max-height: 16px;
        text-align: left;
        text-indent: -9999em;
        vertical-align: text-bottom;
    }
</style>

    <span class="confluence-jim-macro jira-issue" data-jira-key="CONC-9581" >
                <a href="https://arterisip.atlassian.net/browse/CONC-9581?src=confmacro" class="jira-issue-key">CONC-9581</a>
                            </span>
</p></div></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config_ace_small_ott/run/</span>bring_up_latency_latency_check_test_AW_CmdReq_0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">StrReq to DtwReq</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">7  (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P1 Need to fix</strong></span></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config_ace_small_ott/run/bring_up_latency_latency_check_test_StrReq_to_DtwReq_0</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">DtrReq to R </td><td style="width: 67.0px;" class="confluenceTd">2 </td><td style="width: 130.0px;" class="confluenceTd">4 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config_ace_small_ott/run/</span>bring_up_latency_latency_check_test_DtrReq_R_0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">DtwRsp to B </td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">4 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config_ace_small_ott/</span>run/bring_up_latency_latency_check_test_DtwRsp_B_0</td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">SnpReq to AC</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">3 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config_ace_small_ott/run/bring_up_latency_latency_check_test_SnpReq_to_AC_0</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" class="confluenceTd">CR to SnpRsp </td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">19 (double checked)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">14</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P0 Need to fix  </strong></span></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config_ace_small_ott/run/bring_up_latency_latency_check_test_CR_to_SnpRsp_0</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" class="confluenceTd">CD to DtrReq</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">4 (double checked. axi_cd_valid to dtr_req_tx_valid)</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config_ace_small_ott/run/bring_up_latency_latency_check_test_CD_to_DtrReq_0</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" class="confluenceTd"><span class="legacy-color-text-red2">CD to DtwReq</span></td><td colspan="1" class="confluenceTd"><p>3</p><p><br/></p></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd">4</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-blue3">/scratch/kushalc/work_11apr2022/hw-ncr/debug/ioaiu/config_ace_small_ott/run/bring_up_latency_latency_check_test_CD_to_DtwReq_0</span></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td rowspan="7" style="width: 167.0px;" class="confluenceTd">CHI AIU</td><td colspan="2" style="width: 353.0px;" class="confluenceTd">CHI Cmd to CmdReq</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td rowspan="7" style="width: 94.0px;" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P2  Need to understand </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">StrReq to CHI RSP/DBID</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">DtrReq to CHI data</td><td style="width: 67.0px;" class="confluenceTd">2</td><td style="width: 130.0px;" class="confluenceTd">2</td><td colspan="1" class="confluenceTd">2</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" class="confluenceTd">CHI Data to DtwReq</td><td colspan="1" class="confluenceTd">6 (128 bit bus)</td><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd">7</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" class="confluenceTd">CHI Data to DtrReq</td><td colspan="1" class="confluenceTd">6 (128 bit bus)</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">?</span></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">SnpReq to CHI Snoop</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd">5</td><td colspan="1" class="confluenceTd">5</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><span class="legacy-color-text-red2"><strong>P2  Need to understand </strong></span></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" class="confluenceTd">CHI RSP to SnpRsp </td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd">3</td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td rowspan="3" style="width: 167.0px;" class="confluenceTd">DVE</td><td colspan="2" style="width: 353.0px;" class="confluenceTd"><p>CmdReq to StrReq</p></td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td rowspan="3" style="width: 94.0px;text-align: center;" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">DtwReq to SnpReq</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr><tr><td colspan="2" style="width: 353.0px;" class="confluenceTd">SnpRsp to CmpRsp</td><td style="width: 67.0px;" class="confluenceTd">3</td><td style="width: 130.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td><td style="width: 88.0px;" class="confluenceTd"><br/></td><td style="width: 89.0px;" class="confluenceTd"><br/></td><td colspan="1" class="confluenceTd"><br/></td></tr></tbody></table></div>