---
outline: 2
---

# Detector de Borda <Badge type="info" text="GENERIC_EDGE_DETECTOR.vhd"/>

![Diagrama de portas do detector de borda](../../public/images/referencia/componentes/generic_edge_detector.drawio.svg)

[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/src/GENERIC_EDGE_DETECTOR.vhd).

## Generic Map

::: danger TO DO

Work in progress.

:::

## Port Map

### `clock`

Entrada do clock (sinal que varia seguindo a frequência de ciclos do
processador).

- tipo: `std_logic`

### `source`

::: danger TO DO

Escrever descrição source

:::

- tipo: `std_logic`

### `pulse`

::: danger TO DO

Escrever descrição pulse

:::

- tipo: `std_logic`

::: danger TO DO

Work in progress.

:::

## RTL Diagram

![Edge Detector RTL Diagram](../../public/images/referencia/componentes/generic_edge_detector_netlist.svg)

## Test Cases

`test_GENERIC_EDGE_DETECTOR.py`.
[View source code](https://github.com/pfeinsper/24a-CTI-RISCV/blob/main/test/test_GENERIC_EDGE_DETECTOR.py).

::: danger TO DO

Work in progress.

:::
