`timescale 1ns / 1ps

module FSM1(
	clk	,
	rst_n	,
	go	,
	ws	,
	rd	,
	ds
);

	input clk	;
	input rst_n	;
	input go	;
	input ws	;
	output rd	;
	output ds	;

	parameter IDLE	= 2'b00;
	parameter READ	= 2'b01;
	parameter DLY	= 2'b11;
	parameter DONE	= 2'b10;

	reg [1:0] state;
	reg [1:0] next ;

	always @(posedge clk, negedge rst_n) begin
		next = 2'bx;
		case (state)
			IDLE :	if (go)	next = READ;
				 else	next = IDLE;
			READ : 		next = DLY;
			DLY  :	if (~ws)next = DONE;
			 	else	next = READ;
			DONE :		next = IDLE;
		endcase
	end 

	always @(posedge clk, negedge rst_n) begin
		if (~rst_n) state <= IDLE;
		else state <= next;
	end
	assign rd = (state == READ) || (state == DLY);
	assign ds = (state == DONE);

endmodule
