// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="matmul_hw,hls_ip_2016_4,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100tcsg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.263000,HLS_SYN_LAT=2129,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=10,HLS_SYN_FF=3609,HLS_SYN_LUT=2801}" *)

module matmul_hw (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a_0_Addr_A,
        a_0_EN_A,
        a_0_WEN_A,
        a_0_Din_A,
        a_0_Dout_A,
        a_0_Clk_A,
        a_0_Rst_A,
        a_1_Addr_A,
        a_1_EN_A,
        a_1_WEN_A,
        a_1_Din_A,
        a_1_Dout_A,
        a_1_Clk_A,
        a_1_Rst_A,
        b_0_Addr_A,
        b_0_EN_A,
        b_0_WEN_A,
        b_0_Din_A,
        b_0_Dout_A,
        b_0_Clk_A,
        b_0_Rst_A,
        b_1_Addr_A,
        b_1_EN_A,
        b_1_WEN_A,
        b_1_Din_A,
        b_1_Dout_A,
        b_1_Clk_A,
        b_1_Rst_A,
        c_Addr_A,
        c_EN_A,
        c_WEN_A,
        c_Din_A,
        c_Dout_A,
        c_Clk_A,
        c_Rst_A
);

parameter    ap_ST_fsm_state1 = 10'b1;
parameter    ap_ST_fsm_pp0_stage0 = 10'b10;
parameter    ap_ST_fsm_pp0_stage1 = 10'b100;
parameter    ap_ST_fsm_pp0_stage2 = 10'b1000;
parameter    ap_ST_fsm_pp0_stage3 = 10'b10000;
parameter    ap_ST_fsm_pp0_stage4 = 10'b100000;
parameter    ap_ST_fsm_pp0_stage5 = 10'b1000000;
parameter    ap_ST_fsm_pp0_stage6 = 10'b10000000;
parameter    ap_ST_fsm_pp0_stage7 = 10'b100000000;
parameter    ap_ST_fsm_state90 = 10'b1000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv9_0 = 9'b000000000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_F = 4'b1111;
parameter    ap_const_lv9_100 = 9'b100000000;
parameter    ap_const_lv9_1 = 9'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_10 = 5'b10000;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv56_0 = 56'b00000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv8_2 = 8'b10;
parameter    ap_const_lv59_1 = 59'b1;
parameter    ap_const_lv8_3 = 8'b11;
parameter    ap_const_lv7_30 = 7'b110000;
parameter    ap_const_lv8_4 = 8'b100;
parameter    ap_const_lv59_2 = 59'b10;
parameter    ap_const_lv8_5 = 8'b101;
parameter    ap_const_lv7_50 = 7'b1010000;
parameter    ap_const_lv8_6 = 8'b110;
parameter    ap_const_lv59_3 = 59'b11;
parameter    ap_const_lv8_7 = 8'b111;
parameter    ap_const_lv8_70 = 8'b1110000;
parameter    ap_const_lv32_9 = 32'b1001;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [31:0] a_0_Addr_A;
output   a_0_EN_A;
output  [3:0] a_0_WEN_A;
output  [31:0] a_0_Din_A;
input  [31:0] a_0_Dout_A;
output   a_0_Clk_A;
output   a_0_Rst_A;
output  [31:0] a_1_Addr_A;
output   a_1_EN_A;
output  [3:0] a_1_WEN_A;
output  [31:0] a_1_Din_A;
input  [31:0] a_1_Dout_A;
output   a_1_Clk_A;
output   a_1_Rst_A;
output  [31:0] b_0_Addr_A;
output   b_0_EN_A;
output  [3:0] b_0_WEN_A;
output  [31:0] b_0_Din_A;
input  [31:0] b_0_Dout_A;
output   b_0_Clk_A;
output   b_0_Rst_A;
output  [31:0] b_1_Addr_A;
output   b_1_EN_A;
output  [3:0] b_1_WEN_A;
output  [31:0] b_1_Din_A;
input  [31:0] b_1_Dout_A;
output   b_1_Clk_A;
output   b_1_Rst_A;
output  [31:0] c_Addr_A;
output   c_EN_A;
output  [3:0] c_WEN_A;
output  [31:0] c_Din_A;
input  [31:0] c_Dout_A;
output   c_Clk_A;
output   c_Rst_A;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg a_0_EN_A;
reg a_1_EN_A;
reg b_0_EN_A;
reg b_1_EN_A;
reg c_EN_A;
reg[3:0] c_WEN_A;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire   [0:0] ap_CS_fsm_state1;
reg   [8:0] indvar_flatten_reg_826;
reg   [4:0] i_reg_837;
reg   [4:0] j_reg_848;
reg   [31:0] reg_892;
wire   [0:0] ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
reg   [0:0] exitcond_flatten_reg_1569;
wire   [0:0] ap_CS_fsm_pp0_stage3;
wire   [0:0] ap_CS_fsm_pp0_stage5;
reg   [0:0] tmp_3_reg_1683;
wire   [0:0] ap_CS_fsm_pp0_stage7;
reg   [31:0] reg_896;
reg   [31:0] reg_900;
wire   [0:0] ap_CS_fsm_pp0_stage2;
wire   [0:0] ap_CS_fsm_pp0_stage4;
wire   [0:0] ap_CS_fsm_pp0_stage6;
reg   [31:0] reg_904;
wire   [31:0] grp_fu_864_p2;
reg   [31:0] reg_908;
wire   [0:0] ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter7;
reg   [0:0] ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1569;
reg    ap_enable_reg_pp0_iter10;
reg   [0:0] ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1569;
wire   [0:0] exitcond_flatten_fu_914_p2;
reg   [0:0] ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1569;
reg   [0:0] ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1569;
reg   [0:0] ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1569;
reg   [0:0] ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1569;
reg   [0:0] ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1569;
reg   [0:0] ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1569;
reg   [0:0] ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1569;
reg   [0:0] ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1569;
wire   [8:0] indvar_flatten_next_fu_920_p2;
reg   [8:0] indvar_flatten_next_reg_1573;
wire   [4:0] j_mid2_fu_938_p3;
reg   [4:0] j_mid2_reg_1578;
wire   [0:0] tmp_mid2_fu_958_p3;
reg   [0:0] tmp_mid2_reg_1592;
wire   [4:0] tmp_1_mid2_v_fu_966_p3;
reg   [4:0] tmp_1_mid2_v_reg_1596;
wire   [7:0] tmp_1_fu_974_p3;
reg   [7:0] tmp_1_reg_1602;
wire   [63:0] tmp_6_fu_988_p1;
reg   [63:0] tmp_6_reg_1623;
wire   [0:0] tmp_3_fu_1039_p2;
wire   [63:0] tmp_9_fu_1053_p1;
reg   [63:0] tmp_9_reg_1713;
wire   [31:0] a_row_load_8_fu_1079_p3;
wire   [31:0] a_row_load_fu_1087_p3;
wire   [6:0] tmp_6_cast5_fu_1105_p1;
reg   [6:0] tmp_6_cast5_reg_1761;
wire   [31:0] b_copy_0_q0;
wire   [31:0] b_copy_8_q0;
wire   [31:0] a_row_load_9_fu_1141_p3;
wire   [31:0] a_row_load_1_fu_1149_p3;
wire   [31:0] b_copy_1_q0;
wire   [31:0] b_copy_9_q0;
wire   [31:0] a_row_load_10_fu_1197_p3;
wire   [31:0] a_row_load_2_fu_1205_p3;
wire   [31:0] b_copy_2_q0;
wire   [31:0] b_copy_10_q0;
wire   [31:0] a_row_load_11_fu_1255_p3;
wire   [31:0] a_row_load_3_fu_1263_p3;
wire   [31:0] grp_fu_868_p2;
reg   [31:0] tmp_s_reg_1926;
wire   [31:0] b_copy_3_q0;
wire   [31:0] grp_fu_873_p2;
reg   [31:0] tmp_2_8_reg_1941;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_8_reg_1941;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_1941;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_1941;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_1941;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_1941;
wire   [31:0] b_copy_11_q0;
wire   [31:0] a_row_load_12_fu_1311_p3;
wire   [31:0] a_row_load_4_fu_1319_p3;
reg   [31:0] tmp_2_1_reg_1986;
wire   [31:0] b_copy_4_q0;
reg   [31:0] tmp_2_9_reg_2001;
reg   [31:0] ap_pipeline_reg_pp0_iter1_tmp_2_9_reg_2001;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2001;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2001;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2001;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2001;
wire   [31:0] b_copy_12_q0;
wire   [4:0] j_1_fu_1352_p2;
reg   [4:0] j_1_reg_2016;
wire   [31:0] a_row_load_15_fu_1386_p3;
reg   [31:0] a_row_load_15_reg_2021;
wire   [31:0] a_row_load_14_fu_1393_p3;
reg   [31:0] a_row_load_14_reg_2026;
wire   [31:0] a_row_load_13_fu_1400_p3;
wire   [31:0] a_row_load_7_fu_1408_p3;
reg   [31:0] a_row_load_7_reg_2036;
wire   [31:0] a_row_load_6_fu_1415_p3;
reg   [31:0] a_row_load_6_reg_2041;
wire   [31:0] a_row_load_5_fu_1422_p3;
wire   [9:0] tmp_30_fu_1463_p2;
reg   [9:0] tmp_30_reg_2051;
reg   [9:0] ap_pipeline_reg_pp0_iter2_tmp_30_reg_2051;
reg   [9:0] ap_pipeline_reg_pp0_iter3_tmp_30_reg_2051;
reg   [9:0] ap_pipeline_reg_pp0_iter4_tmp_30_reg_2051;
reg   [9:0] ap_pipeline_reg_pp0_iter5_tmp_30_reg_2051;
reg   [9:0] ap_pipeline_reg_pp0_iter6_tmp_30_reg_2051;
reg   [9:0] ap_pipeline_reg_pp0_iter7_tmp_30_reg_2051;
reg   [9:0] ap_pipeline_reg_pp0_iter8_tmp_30_reg_2051;
reg   [9:0] ap_pipeline_reg_pp0_iter9_tmp_30_reg_2051;
reg   [9:0] ap_pipeline_reg_pp0_iter10_tmp_30_reg_2051;
reg   [31:0] tmp_2_2_reg_2056;
reg    ap_enable_reg_pp0_iter1;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_2056;
wire   [31:0] b_copy_5_q0;
reg   [31:0] tmp_2_s_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2071;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2071;
wire   [31:0] b_copy_13_q0;
reg   [31:0] tmp_2_3_reg_2086;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_2086;
wire   [31:0] b_copy_6_q0;
reg   [31:0] tmp_2_10_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2101;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2101;
wire   [31:0] b_copy_14_q0;
reg   [31:0] tmp_2_4_reg_2116;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2116;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2116;
wire   [31:0] b_copy_7_q0;
reg   [31:0] tmp_2_11_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2126;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2126;
wire   [31:0] b_copy_15_q0;
wire   [31:0] grp_fu_859_p2;
reg   [31:0] tmp_5_reg_2136;
reg   [31:0] tmp_2_5_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2141;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2141;
reg   [31:0] tmp_2_12_reg_2146;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2146;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2146;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2146;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2146;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2146;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2146;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2146;
reg   [31:0] tmp_2_6_reg_2151;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_2151;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2151;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2151;
reg   [31:0] tmp_2_13_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2156;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2156;
reg   [31:0] tmp_2_7_reg_2161;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_2161;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2161;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2161;
reg   [31:0] tmp_2_14_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2166;
reg   [31:0] ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2166;
reg   [31:0] tmp_5_1_reg_2171;
reg    ap_enable_reg_pp0_iter2;
reg   [31:0] tmp_5_2_reg_2176;
reg   [31:0] tmp_5_3_reg_2181;
reg    ap_enable_reg_pp0_iter3;
reg   [31:0] tmp_5_4_reg_2186;
reg   [31:0] tmp_5_5_reg_2191;
reg    ap_enable_reg_pp0_iter4;
reg   [31:0] tmp_5_6_reg_2196;
reg    ap_enable_reg_pp0_iter5;
reg   [31:0] tmp_5_7_reg_2201;
reg   [31:0] tmp_5_8_reg_2206;
reg    ap_enable_reg_pp0_iter6;
reg   [31:0] tmp_5_s_reg_2211;
reg   [31:0] tmp_5_10_reg_2216;
reg    ap_enable_reg_pp0_iter8;
reg   [31:0] tmp_5_11_reg_2221;
reg   [31:0] tmp_5_12_reg_2226;
reg    ap_enable_reg_pp0_iter9;
reg   [31:0] tmp_5_13_reg_2231;
reg   [3:0] b_copy_0_address0;
reg    b_copy_0_ce0;
reg    b_copy_0_we0;
reg   [3:0] b_copy_1_address0;
reg    b_copy_1_ce0;
reg    b_copy_1_we0;
reg   [3:0] b_copy_2_address0;
reg    b_copy_2_ce0;
reg    b_copy_2_we0;
reg   [3:0] b_copy_3_address0;
reg    b_copy_3_ce0;
reg    b_copy_3_we0;
reg   [3:0] b_copy_4_address0;
reg    b_copy_4_ce0;
reg    b_copy_4_we0;
reg   [3:0] b_copy_5_address0;
reg    b_copy_5_ce0;
reg    b_copy_5_we0;
reg   [3:0] b_copy_6_address0;
reg    b_copy_6_ce0;
reg    b_copy_6_we0;
reg   [3:0] b_copy_7_address0;
reg    b_copy_7_ce0;
reg    b_copy_7_we0;
reg   [3:0] b_copy_8_address0;
reg    b_copy_8_ce0;
reg    b_copy_8_we0;
reg   [3:0] b_copy_9_address0;
reg    b_copy_9_ce0;
reg    b_copy_9_we0;
reg   [3:0] b_copy_10_address0;
reg    b_copy_10_ce0;
reg    b_copy_10_we0;
reg   [3:0] b_copy_11_address0;
reg    b_copy_11_ce0;
reg    b_copy_11_we0;
reg   [3:0] b_copy_12_address0;
reg    b_copy_12_ce0;
reg    b_copy_12_we0;
reg   [3:0] b_copy_13_address0;
reg    b_copy_13_ce0;
reg    b_copy_13_we0;
reg   [3:0] b_copy_14_address0;
reg    b_copy_14_ce0;
reg    b_copy_14_we0;
reg   [3:0] b_copy_15_address0;
reg    b_copy_15_ce0;
reg    b_copy_15_we0;
reg   [8:0] indvar_flatten_phi_fu_830_p4;
reg   [4:0] i_phi_fu_841_p4;
reg   [4:0] j_phi_fu_852_p4;
wire   [63:0] tmp_4_fu_982_p1;
wire   [63:0] tmp_8_fu_999_p3;
wire   [63:0] tmp_24_cast_fu_1018_p1;
wire   [63:0] tmp_11_fu_1029_p3;
wire   [63:0] tmp_24_fu_1044_p3;
wire   [63:0] tmp_13_fu_1069_p3;
wire   [63:0] tmp_26_cast_fu_1114_p1;
wire   [63:0] tmp_15_fu_1131_p3;
wire   [63:0] tmp_26_fu_1167_p3;
wire   [63:0] tmp_17_fu_1187_p3;
wire   [63:0] tmp_28_cast_fu_1228_p1;
wire   [63:0] tmp_19_fu_1245_p3;
wire   [63:0] tmp_28_fu_1281_p3;
wire   [63:0] tmp_21_fu_1301_p3;
wire   [63:0] tmp_30_cast_fu_1346_p1;
wire   [63:0] tmp_31_cast_fu_1469_p1;
reg   [31:0] a_row_load_015_fu_110;
reg   [31:0] a_row_load_29_fu_114;
reg   [31:0] a_row_load_28_fu_118;
reg   [31:0] a_row_load_27_fu_122;
reg   [31:0] a_row_load_26_fu_126;
reg   [31:0] a_row_load_25_fu_130;
reg   [31:0] a_row_load_24_fu_134;
reg   [31:0] a_row_load_23_fu_138;
reg   [31:0] a_row_load_22_fu_142;
reg   [31:0] a_row_load_21_fu_146;
reg   [31:0] a_row_load_20_fu_150;
reg   [31:0] a_row_load_19_fu_154;
reg   [31:0] a_row_load_18_fu_158;
reg   [31:0] a_row_load_17_fu_162;
reg   [31:0] a_row_load_16_fu_166;
reg   [31:0] a_row_load_s_fu_170;
reg   [31:0] a_0_Addr_A_orig;
reg   [31:0] a_1_Addr_A_orig;
reg   [31:0] b_0_Addr_A_orig;
reg   [31:0] b_1_Addr_A_orig;
wire   [31:0] c_Addr_A_orig;
reg   [31:0] grp_fu_859_p0;
reg   [31:0] grp_fu_859_p1;
reg   [31:0] grp_fu_864_p0;
reg   [31:0] grp_fu_864_p1;
reg   [31:0] grp_fu_868_p0;
reg   [31:0] grp_fu_868_p1;
reg   [31:0] grp_fu_873_p0;
reg   [31:0] grp_fu_873_p1;
wire   [0:0] exitcond_fu_932_p2;
wire   [4:0] i_1_fu_926_p2;
wire   [0:0] tmp_mid1_fu_946_p2;
wire   [0:0] tmp1_fu_952_p2;
wire   [7:0] tmp_7_fu_994_p2;
wire   [5:0] tmp_6_cast_fu_1009_p1;
wire   [5:0] tmp_23_fu_1012_p2;
wire   [7:0] tmp_10_fu_1024_p2;
wire   [7:0] tmp_12_fu_1064_p2;
wire   [6:0] tmp_25_fu_1108_p2;
wire   [7:0] tmp_14_fu_1126_p2;
wire   [7:0] tmp_16_fu_1182_p2;
wire   [6:0] tmp_27_fu_1223_p2;
wire   [7:0] tmp_18_fu_1240_p2;
wire   [7:0] tmp_20_fu_1296_p2;
wire   [7:0] tmp_6_cast6_fu_1337_p1;
wire   [7:0] tmp_29_fu_1340_p2;
wire   [8:0] tmp_22_fu_1375_p3;
wire   [9:0] tmp_23_cast_fu_1382_p1;
wire   [9:0] tmp_9_cast_fu_1460_p1;
wire   [0:0] ap_CS_fsm_state90;
reg   [9:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'b1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_0_address0),
    .ce0(b_copy_0_ce0),
    .we0(b_copy_0_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_0_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_1_address0),
    .ce0(b_copy_1_ce0),
    .we0(b_copy_1_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_1_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_2_address0),
    .ce0(b_copy_2_ce0),
    .we0(b_copy_2_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_2_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_3_address0),
    .ce0(b_copy_3_ce0),
    .we0(b_copy_3_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_3_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_4_address0),
    .ce0(b_copy_4_ce0),
    .we0(b_copy_4_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_4_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_5_address0),
    .ce0(b_copy_5_ce0),
    .we0(b_copy_5_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_5_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_6_address0),
    .ce0(b_copy_6_ce0),
    .we0(b_copy_6_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_6_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_7_address0),
    .ce0(b_copy_7_ce0),
    .we0(b_copy_7_we0),
    .d0(b_0_Dout_A),
    .q0(b_copy_7_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_8_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_8_address0),
    .ce0(b_copy_8_ce0),
    .we0(b_copy_8_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_8_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_9_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_9_address0),
    .ce0(b_copy_9_ce0),
    .we0(b_copy_9_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_9_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_10_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_10_address0),
    .ce0(b_copy_10_ce0),
    .we0(b_copy_10_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_10_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_11_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_11_address0),
    .ce0(b_copy_11_ce0),
    .we0(b_copy_11_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_11_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_12_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_12_address0),
    .ce0(b_copy_12_ce0),
    .we0(b_copy_12_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_12_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_13_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_13_address0),
    .ce0(b_copy_13_ce0),
    .we0(b_copy_13_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_13_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_14_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_14_address0),
    .ce0(b_copy_14_ce0),
    .we0(b_copy_14_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_14_q0)
);

matmul_hw_b_copy_0 #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
b_copy_15_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(b_copy_15_address0),
    .ce0(b_copy_15_ce0),
    .we0(b_copy_15_we0),
    .d0(b_1_Dout_A),
    .q0(b_copy_15_q0)
);

matmul_hw_fadd_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32dEe_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_859_p0),
    .din1(grp_fu_859_p1),
    .ce(1'b1),
    .dout(grp_fu_859_p2)
);

matmul_hw_fadd_32dEe #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fadd_32dEe_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_864_p0),
    .din1(grp_fu_864_p1),
    .ce(1'b1),
    .dout(grp_fu_864_p2)
);

matmul_hw_fmul_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32eOg_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_868_p0),
    .din1(grp_fu_868_p1),
    .ce(1'b1),
    .dout(grp_fu_868_p2)
);

matmul_hw_fmul_32eOg #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
matmul_hw_fmul_32eOg_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_873_p0),
    .din1(grp_fu_873_p1),
    .ce(1'b1),
    .dout(grp_fu_873_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == exitcond_flatten_fu_914_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= 1'b1;
        end else if ((((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0)) | ((1'b1 == ap_CS_fsm_pp0_stage7) & ~(exitcond_flatten_reg_1569 == 1'b0)))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_reg_837 <= tmp_1_mid2_v_reg_1596;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        i_reg_837 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_reg_826 <= indvar_flatten_next_reg_1573;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        indvar_flatten_reg_826 <= ap_const_lv9_0;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_reg_848 <= j_1_reg_2016;
    end else if (((ap_CS_fsm_state1 == 1'b1) & ~(ap_start == 1'b0))) begin
        j_reg_848 <= ap_const_lv5_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        a_row_load_015_fu_110 <= a_row_load_fu_1087_p3;
        a_row_load_22_fu_142 <= a_row_load_8_fu_1079_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_row_load_14_reg_2026 <= a_row_load_14_fu_1393_p3;
        a_row_load_15_reg_2021 <= a_row_load_15_fu_1386_p3;
        a_row_load_6_reg_2041 <= a_row_load_6_fu_1415_p3;
        a_row_load_7_reg_2036 <= a_row_load_7_fu_1408_p3;
        tmp_30_reg_2051 <= tmp_30_fu_1463_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        a_row_load_16_fu_166 <= a_row_load_14_fu_1393_p3;
        a_row_load_17_fu_162 <= a_row_load_13_fu_1400_p3;
        a_row_load_23_fu_138 <= a_row_load_7_fu_1408_p3;
        a_row_load_24_fu_134 <= a_row_load_6_fu_1415_p3;
        a_row_load_25_fu_130 <= a_row_load_5_fu_1422_p3;
        a_row_load_s_fu_170 <= a_row_load_15_fu_1386_p3;
        tmp_2_2_reg_2056 <= grp_fu_868_p2;
        tmp_2_s_reg_2071 <= grp_fu_873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        a_row_load_18_fu_158 <= a_row_load_12_fu_1311_p3;
        a_row_load_26_fu_126 <= a_row_load_4_fu_1319_p3;
        j_1_reg_2016 <= j_1_fu_1352_p2;
        tmp_2_1_reg_1986 <= grp_fu_868_p2;
        tmp_2_9_reg_2001 <= grp_fu_873_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        a_row_load_19_fu_154 <= a_row_load_11_fu_1255_p3;
        a_row_load_27_fu_122 <= a_row_load_3_fu_1263_p3;
        tmp_2_8_reg_1941 <= grp_fu_873_p2;
        tmp_s_reg_1926 <= grp_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        a_row_load_20_fu_150 <= a_row_load_10_fu_1197_p3;
        a_row_load_28_fu_118 <= a_row_load_2_fu_1205_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        a_row_load_21_fu_146 <= a_row_load_9_fu_1141_p3;
        a_row_load_29_fu_114 <= a_row_load_1_fu_1149_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1569 <= ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1569;
        ap_pipeline_reg_pp0_iter10_tmp_30_reg_2051 <= ap_pipeline_reg_pp0_iter9_tmp_30_reg_2051;
        ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1569 <= exitcond_flatten_reg_1569;
        ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1569 <= ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1569;
        ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_2056 <= tmp_2_2_reg_2056;
        ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_2071 <= tmp_2_s_reg_2071;
        ap_pipeline_reg_pp0_iter2_tmp_30_reg_2051 <= tmp_30_reg_2051;
        ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1569 <= ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1569;
        ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2071 <= ap_pipeline_reg_pp0_iter2_tmp_2_s_reg_2071;
        ap_pipeline_reg_pp0_iter3_tmp_30_reg_2051 <= ap_pipeline_reg_pp0_iter2_tmp_30_reg_2051;
        ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1569 <= ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1569;
        ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2071 <= ap_pipeline_reg_pp0_iter3_tmp_2_s_reg_2071;
        ap_pipeline_reg_pp0_iter4_tmp_30_reg_2051 <= ap_pipeline_reg_pp0_iter3_tmp_30_reg_2051;
        ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1569 <= ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1569;
        ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2071 <= ap_pipeline_reg_pp0_iter4_tmp_2_s_reg_2071;
        ap_pipeline_reg_pp0_iter5_tmp_30_reg_2051 <= ap_pipeline_reg_pp0_iter4_tmp_30_reg_2051;
        ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1569 <= ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1569;
        ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2071 <= ap_pipeline_reg_pp0_iter5_tmp_2_s_reg_2071;
        ap_pipeline_reg_pp0_iter6_tmp_30_reg_2051 <= ap_pipeline_reg_pp0_iter5_tmp_30_reg_2051;
        ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1569 <= ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1569;
        ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2071 <= ap_pipeline_reg_pp0_iter6_tmp_2_s_reg_2071;
        ap_pipeline_reg_pp0_iter7_tmp_30_reg_2051 <= ap_pipeline_reg_pp0_iter6_tmp_30_reg_2051;
        ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1569 <= ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1569;
        ap_pipeline_reg_pp0_iter8_tmp_30_reg_2051 <= ap_pipeline_reg_pp0_iter7_tmp_30_reg_2051;
        ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1569 <= ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1569;
        ap_pipeline_reg_pp0_iter9_tmp_30_reg_2051 <= ap_pipeline_reg_pp0_iter8_tmp_30_reg_2051;
        exitcond_flatten_reg_1569 <= exitcond_flatten_fu_914_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_8_reg_1941 <= tmp_2_8_reg_1941;
        ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_1941 <= ap_pipeline_reg_pp0_iter1_tmp_2_8_reg_1941;
        ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_1941 <= ap_pipeline_reg_pp0_iter2_tmp_2_8_reg_1941;
        ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_1941 <= ap_pipeline_reg_pp0_iter3_tmp_2_8_reg_1941;
        ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_1941 <= ap_pipeline_reg_pp0_iter4_tmp_2_8_reg_1941;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
        ap_pipeline_reg_pp0_iter1_tmp_2_9_reg_2001 <= tmp_2_9_reg_2001;
        ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2001 <= ap_pipeline_reg_pp0_iter1_tmp_2_9_reg_2001;
        ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2001 <= ap_pipeline_reg_pp0_iter2_tmp_2_9_reg_2001;
        ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2001 <= ap_pipeline_reg_pp0_iter3_tmp_2_9_reg_2001;
        ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2001 <= ap_pipeline_reg_pp0_iter4_tmp_2_9_reg_2001;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_2101 <= tmp_2_10_reg_2101;
        ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_2086 <= tmp_2_3_reg_2086;
        ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2101 <= ap_pipeline_reg_pp0_iter2_tmp_2_10_reg_2101;
        ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2101 <= ap_pipeline_reg_pp0_iter3_tmp_2_10_reg_2101;
        ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2101 <= ap_pipeline_reg_pp0_iter4_tmp_2_10_reg_2101;
        ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2101 <= ap_pipeline_reg_pp0_iter5_tmp_2_10_reg_2101;
        ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2101 <= ap_pipeline_reg_pp0_iter6_tmp_2_10_reg_2101;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2126 <= tmp_2_11_reg_2126;
        ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2116 <= tmp_2_4_reg_2116;
        ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2126 <= ap_pipeline_reg_pp0_iter2_tmp_2_11_reg_2126;
        ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2116 <= ap_pipeline_reg_pp0_iter2_tmp_2_4_reg_2116;
        ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2126 <= ap_pipeline_reg_pp0_iter3_tmp_2_11_reg_2126;
        ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2126 <= ap_pipeline_reg_pp0_iter4_tmp_2_11_reg_2126;
        ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2126 <= ap_pipeline_reg_pp0_iter5_tmp_2_11_reg_2126;
        ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2126 <= ap_pipeline_reg_pp0_iter6_tmp_2_11_reg_2126;
        ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2126 <= ap_pipeline_reg_pp0_iter7_tmp_2_11_reg_2126;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2146 <= tmp_2_12_reg_2146;
        ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2141 <= tmp_2_5_reg_2141;
        ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2146 <= ap_pipeline_reg_pp0_iter2_tmp_2_12_reg_2146;
        ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2141 <= ap_pipeline_reg_pp0_iter2_tmp_2_5_reg_2141;
        ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2146 <= ap_pipeline_reg_pp0_iter3_tmp_2_12_reg_2146;
        ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2146 <= ap_pipeline_reg_pp0_iter4_tmp_2_12_reg_2146;
        ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2146 <= ap_pipeline_reg_pp0_iter5_tmp_2_12_reg_2146;
        ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2146 <= ap_pipeline_reg_pp0_iter6_tmp_2_12_reg_2146;
        ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2146 <= ap_pipeline_reg_pp0_iter7_tmp_2_12_reg_2146;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_2156 <= tmp_2_13_reg_2156;
        ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_2151 <= tmp_2_6_reg_2151;
        ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2156 <= ap_pipeline_reg_pp0_iter2_tmp_2_13_reg_2156;
        ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2151 <= ap_pipeline_reg_pp0_iter2_tmp_2_6_reg_2151;
        ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2156 <= ap_pipeline_reg_pp0_iter3_tmp_2_13_reg_2156;
        ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2151 <= ap_pipeline_reg_pp0_iter3_tmp_2_6_reg_2151;
        ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2156 <= ap_pipeline_reg_pp0_iter4_tmp_2_13_reg_2156;
        ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2156 <= ap_pipeline_reg_pp0_iter5_tmp_2_13_reg_2156;
        ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2156 <= ap_pipeline_reg_pp0_iter6_tmp_2_13_reg_2156;
        ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2156 <= ap_pipeline_reg_pp0_iter7_tmp_2_13_reg_2156;
        ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2156 <= ap_pipeline_reg_pp0_iter8_tmp_2_13_reg_2156;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
        ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_2166 <= tmp_2_14_reg_2166;
        ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_2161 <= tmp_2_7_reg_2161;
        ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2166 <= ap_pipeline_reg_pp0_iter2_tmp_2_14_reg_2166;
        ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2161 <= ap_pipeline_reg_pp0_iter2_tmp_2_7_reg_2161;
        ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2166 <= ap_pipeline_reg_pp0_iter3_tmp_2_14_reg_2166;
        ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2161 <= ap_pipeline_reg_pp0_iter3_tmp_2_7_reg_2161;
        ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2166 <= ap_pipeline_reg_pp0_iter4_tmp_2_14_reg_2166;
        ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2166 <= ap_pipeline_reg_pp0_iter5_tmp_2_14_reg_2166;
        ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2166 <= ap_pipeline_reg_pp0_iter6_tmp_2_14_reg_2166;
        ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2166 <= ap_pipeline_reg_pp0_iter7_tmp_2_14_reg_2166;
        ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2166 <= ap_pipeline_reg_pp0_iter8_tmp_2_14_reg_2166;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten_next_reg_1573 <= indvar_flatten_next_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_914_p2))) begin
        j_mid2_reg_1578 <= j_mid2_fu_938_p3;
        tmp_1_reg_1602[7 : 3] <= tmp_1_fu_974_p3[7 : 3];
        tmp_mid2_reg_1592 <= tmp_mid2_fu_958_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_3_reg_1683)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & ~(1'b0 == tmp_3_reg_1683) & (1'b1 == ap_CS_fsm_pp0_stage7)))) begin
        reg_892 <= a_0_Dout_A;
        reg_896 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & ~(1'b0 == tmp_3_reg_1683) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & ~(1'b0 == tmp_3_reg_1683) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_900 <= a_0_Dout_A;
        reg_904 <= a_1_Dout_A;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1569)) | ((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1569)))) begin
        reg_908 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_914_p2))) begin
        tmp_1_mid2_v_reg_1596 <= tmp_1_mid2_v_fu_966_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1569))) begin
        tmp_2_10_reg_2101 <= grp_fu_873_p2;
        tmp_2_3_reg_2086 <= grp_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1569))) begin
        tmp_2_11_reg_2126 <= grp_fu_873_p2;
        tmp_2_4_reg_2116 <= grp_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1569))) begin
        tmp_2_12_reg_2146 <= grp_fu_873_p2;
        tmp_2_5_reg_2141 <= grp_fu_868_p2;
        tmp_5_reg_2136 <= grp_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1569))) begin
        tmp_2_13_reg_2156 <= grp_fu_873_p2;
        tmp_2_6_reg_2151 <= grp_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1569))) begin
        tmp_2_14_reg_2166 <= grp_fu_873_p2;
        tmp_2_7_reg_2161 <= grp_fu_868_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_3_reg_1683 <= tmp_3_fu_1039_p2;
        tmp_9_reg_1713[4 : 0] <= tmp_9_fu_1053_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1569))) begin
        tmp_5_10_reg_2216 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter8) & (1'b0 == ap_pipeline_reg_pp0_iter8_exitcond_flatten_reg_1569))) begin
        tmp_5_11_reg_2221 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter9) & (1'b0 == ap_pipeline_reg_pp0_iter9_exitcond_flatten_reg_1569))) begin
        tmp_5_12_reg_2226 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1569))) begin
        tmp_5_13_reg_2231 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_1569) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        tmp_5_1_reg_2171 <= grp_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_pipeline_reg_pp0_iter2_exitcond_flatten_reg_1569))) begin
        tmp_5_2_reg_2176 <= grp_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1569))) begin
        tmp_5_3_reg_2181 <= grp_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_pipeline_reg_pp0_iter3_exitcond_flatten_reg_1569))) begin
        tmp_5_4_reg_2186 <= grp_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_pipeline_reg_pp0_iter4_exitcond_flatten_reg_1569))) begin
        tmp_5_5_reg_2191 <= grp_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1569))) begin
        tmp_5_6_reg_2196 <= grp_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'b0 == ap_pipeline_reg_pp0_iter5_exitcond_flatten_reg_1569))) begin
        tmp_5_7_reg_2201 <= grp_fu_859_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b0 == ap_pipeline_reg_pp0_iter6_exitcond_flatten_reg_1569) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        tmp_5_8_reg_2206 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter7) & (1'b0 == ap_pipeline_reg_pp0_iter7_exitcond_flatten_reg_1569))) begin
        tmp_5_s_reg_2211 <= grp_fu_864_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        tmp_6_cast5_reg_1761[4 : 0] <= tmp_6_cast5_fu_1105_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == exitcond_flatten_fu_914_p2) & ~(1'b0 == tmp_mid2_fu_958_p3))) begin
        tmp_6_reg_1623[4 : 0] <= tmp_6_fu_988_p1[4 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_0_Addr_A_orig = tmp_21_fu_1301_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_0_Addr_A_orig = tmp_19_fu_1245_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_0_Addr_A_orig = tmp_17_fu_1187_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_0_Addr_A_orig = tmp_15_fu_1131_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_0_Addr_A_orig = tmp_13_fu_1069_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_0_Addr_A_orig = tmp_11_fu_1029_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_0_Addr_A_orig = tmp_8_fu_999_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_0_Addr_A_orig = tmp_4_fu_982_p1;
        end else begin
            a_0_Addr_A_orig = 'bx;
        end
    end else begin
        a_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_0_EN_A = 1'b1;
    end else begin
        a_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            a_1_Addr_A_orig = tmp_21_fu_1301_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            a_1_Addr_A_orig = tmp_19_fu_1245_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            a_1_Addr_A_orig = tmp_17_fu_1187_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            a_1_Addr_A_orig = tmp_15_fu_1131_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            a_1_Addr_A_orig = tmp_13_fu_1069_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            a_1_Addr_A_orig = tmp_11_fu_1029_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            a_1_Addr_A_orig = tmp_8_fu_999_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            a_1_Addr_A_orig = tmp_4_fu_982_p1;
        end else begin
            a_1_Addr_A_orig = 'bx;
        end
    end else begin
        a_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        a_1_EN_A = 1'b1;
    end else begin
        a_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (ap_CS_fsm_state1 == 1'b1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_0_Addr_A_orig = tmp_30_cast_fu_1346_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_0_Addr_A_orig = tmp_28_fu_1281_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_0_Addr_A_orig = tmp_28_cast_fu_1228_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_0_Addr_A_orig = tmp_26_fu_1167_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_0_Addr_A_orig = tmp_26_cast_fu_1114_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_0_Addr_A_orig = tmp_24_fu_1044_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_0_Addr_A_orig = tmp_24_cast_fu_1018_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_0_Addr_A_orig = tmp_6_fu_988_p1;
        end else begin
            b_0_Addr_A_orig = 'bx;
        end
    end else begin
        b_0_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_0_EN_A = 1'b1;
    end else begin
        b_0_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_1_Addr_A_orig = tmp_30_cast_fu_1346_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_1_Addr_A_orig = tmp_28_fu_1281_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_1_Addr_A_orig = tmp_28_cast_fu_1228_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_1_Addr_A_orig = tmp_26_fu_1167_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_1_Addr_A_orig = tmp_26_cast_fu_1114_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_1_Addr_A_orig = tmp_24_fu_1044_p3;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_1_Addr_A_orig = tmp_24_cast_fu_1018_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_1_Addr_A_orig = tmp_6_fu_988_p1;
        end else begin
            b_1_Addr_A_orig = 'bx;
        end
    end else begin
        b_1_Addr_A_orig = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        b_1_EN_A = 1'b1;
    end else begin
        b_1_EN_A = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_0_address0 = tmp_9_fu_1053_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_0_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_0_address0 = 'bx;
        end
    end else begin
        b_copy_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_0_ce0 = 1'b1;
    end else begin
        b_copy_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_0_we0 = 1'b1;
    end else begin
        b_copy_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_10_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_10_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_10_address0 = 'bx;
        end
    end else begin
        b_copy_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_10_ce0 = 1'b1;
    end else begin
        b_copy_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_10_we0 = 1'b1;
    end else begin
        b_copy_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_11_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_11_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_11_address0 = 'bx;
        end
    end else begin
        b_copy_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_11_ce0 = 1'b1;
    end else begin
        b_copy_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_11_we0 = 1'b1;
    end else begin
        b_copy_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_12_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_12_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_12_address0 = 'bx;
        end
    end else begin
        b_copy_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_12_ce0 = 1'b1;
    end else begin
        b_copy_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_12_we0 = 1'b1;
    end else begin
        b_copy_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_13_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_13_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_13_address0 = 'bx;
        end
    end else begin
        b_copy_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_13_ce0 = 1'b1;
    end else begin
        b_copy_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_13_we0 = 1'b1;
    end else begin
        b_copy_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_14_address0 = tmp_9_reg_1713;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_14_address0 = tmp_6_reg_1623;
    end else begin
        b_copy_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_14_ce0 = 1'b1;
    end else begin
        b_copy_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_14_we0 = 1'b1;
    end else begin
        b_copy_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_15_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_15_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_15_address0 = 'bx;
        end
    end else begin
        b_copy_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_15_ce0 = 1'b1;
    end else begin
        b_copy_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_1592) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_15_we0 = 1'b1;
    end else begin
        b_copy_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_1_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_1_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_1_address0 = 'bx;
        end
    end else begin
        b_copy_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_1_ce0 = 1'b1;
    end else begin
        b_copy_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_1_we0 = 1'b1;
    end else begin
        b_copy_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_2_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_2_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_2_address0 = 'bx;
        end
    end else begin
        b_copy_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_2_ce0 = 1'b1;
    end else begin
        b_copy_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_2_we0 = 1'b1;
    end else begin
        b_copy_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_3_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage4)) begin
            b_copy_3_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_3_address0 = 'bx;
        end
    end else begin
        b_copy_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        b_copy_3_ce0 = 1'b1;
    end else begin
        b_copy_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_3_we0 = 1'b1;
    end else begin
        b_copy_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_4_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage5)) begin
            b_copy_4_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_4_address0 = 'bx;
        end
    end else begin
        b_copy_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_4_ce0 = 1'b1;
    end else begin
        b_copy_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_4_we0 = 1'b1;
    end else begin
        b_copy_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage7)) begin
            b_copy_5_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage6)) begin
            b_copy_5_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_5_address0 = 'bx;
        end
    end else begin
        b_copy_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        b_copy_5_ce0 = 1'b1;
    end else begin
        b_copy_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_5_we0 = 1'b1;
    end else begin
        b_copy_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_6_address0 = tmp_9_reg_1713;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        b_copy_6_address0 = tmp_6_reg_1623;
    end else begin
        b_copy_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_6_ce0 = 1'b1;
    end else begin
        b_copy_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_6_we0 = 1'b1;
    end else begin
        b_copy_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter1)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_7_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            b_copy_7_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_7_address0 = 'bx;
        end
    end else begin
        b_copy_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        b_copy_7_ce0 = 1'b1;
    end else begin
        b_copy_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & ~(1'b0 == tmp_mid2_reg_1592) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        b_copy_7_we0 = 1'b1;
    end else begin
        b_copy_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_8_address0 = tmp_9_fu_1053_p1;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            b_copy_8_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_8_address0 = 'bx;
        end
    end else begin
        b_copy_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_8_ce0 = 1'b1;
    end else begin
        b_copy_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_8_we0 = 1'b1;
    end else begin
        b_copy_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_enable_reg_pp0_iter0)) begin
        if ((1'b1 == ap_CS_fsm_pp0_stage3)) begin
            b_copy_9_address0 = tmp_9_reg_1713;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            b_copy_9_address0 = tmp_6_reg_1623;
        end else begin
            b_copy_9_address0 = 'bx;
        end
    end else begin
        b_copy_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        b_copy_9_ce0 = 1'b1;
    end else begin
        b_copy_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & ~(1'b0 == tmp_mid2_reg_1592))) begin
        b_copy_9_we0 = 1'b1;
    end else begin
        b_copy_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        c_EN_A = 1'b1;
    end else begin
        c_EN_A = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter10) & (1'b0 == ap_pipeline_reg_pp0_iter10_exitcond_flatten_reg_1569))) begin
        c_WEN_A = ap_const_lv4_F;
    end else begin
        c_WEN_A = ap_const_lv4_0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_859_p0 = tmp_5_6_reg_2196;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_859_p0 = tmp_5_5_reg_2191;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_859_p0 = tmp_5_4_reg_2186;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_859_p0 = tmp_5_3_reg_2181;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_859_p0 = tmp_5_2_reg_2176;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_859_p0 = tmp_5_1_reg_2171;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_859_p0 = tmp_5_reg_2136;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_859_p0 = tmp_s_reg_1926;
    end else begin
        grp_fu_859_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_859_p1 = ap_pipeline_reg_pp0_iter4_tmp_2_7_reg_2161;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_859_p1 = ap_pipeline_reg_pp0_iter4_tmp_2_6_reg_2151;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter4))) begin
        grp_fu_859_p1 = ap_pipeline_reg_pp0_iter3_tmp_2_5_reg_2141;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        grp_fu_859_p1 = ap_pipeline_reg_pp0_iter3_tmp_2_4_reg_2116;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_859_p1 = ap_pipeline_reg_pp0_iter2_tmp_2_3_reg_2086;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter2))) begin
        grp_fu_859_p1 = ap_pipeline_reg_pp0_iter2_tmp_2_2_reg_2056;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_859_p1 = tmp_2_1_reg_1986;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_859_p1 = ap_const_lv32_0;
    end else begin
        grp_fu_859_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_864_p0 = tmp_5_13_reg_2231;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_864_p0 = tmp_5_12_reg_2226;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_864_p0 = tmp_5_11_reg_2221;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_864_p0 = tmp_5_10_reg_2216;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_864_p0 = tmp_5_s_reg_2211;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_864_p0 = reg_908;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_864_p0 = tmp_5_8_reg_2206;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_864_p0 = tmp_5_7_reg_2201;
    end else begin
        grp_fu_864_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter10))) begin
        grp_fu_864_p1 = ap_pipeline_reg_pp0_iter9_tmp_2_14_reg_2166;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_864_p1 = ap_pipeline_reg_pp0_iter9_tmp_2_13_reg_2156;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter9))) begin
        grp_fu_864_p1 = ap_pipeline_reg_pp0_iter8_tmp_2_12_reg_2146;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter8))) begin
        grp_fu_864_p1 = ap_pipeline_reg_pp0_iter8_tmp_2_11_reg_2126;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_864_p1 = ap_pipeline_reg_pp0_iter7_tmp_2_10_reg_2101;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter7))) begin
        grp_fu_864_p1 = ap_pipeline_reg_pp0_iter7_tmp_2_s_reg_2071;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter6))) begin
        grp_fu_864_p1 = ap_pipeline_reg_pp0_iter5_tmp_2_9_reg_2001;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter5))) begin
        grp_fu_864_p1 = ap_pipeline_reg_pp0_iter5_tmp_2_8_reg_1941;
    end else begin
        grp_fu_864_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_868_p0 = a_row_load_7_reg_2036;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_868_p0 = a_row_load_6_reg_2041;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_868_p0 = a_row_load_5_fu_1422_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_868_p0 = a_row_load_4_fu_1319_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_868_p0 = a_row_load_3_fu_1263_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_868_p0 = a_row_load_2_fu_1205_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_868_p0 = a_row_load_1_fu_1149_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_868_p0 = a_row_load_fu_1087_p3;
    end else begin
        grp_fu_868_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_868_p1 = b_copy_7_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_868_p1 = b_copy_6_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_868_p1 = b_copy_5_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_868_p1 = b_copy_4_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_868_p1 = b_copy_3_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_868_p1 = b_copy_2_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_868_p1 = b_copy_1_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_868_p1 = b_copy_0_q0;
    end else begin
        grp_fu_868_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_873_p0 = a_row_load_15_reg_2021;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_873_p0 = a_row_load_14_reg_2026;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_873_p0 = a_row_load_13_fu_1400_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_873_p0 = a_row_load_12_fu_1311_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_873_p0 = a_row_load_11_fu_1255_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_873_p0 = a_row_load_10_fu_1197_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_873_p0 = a_row_load_9_fu_1141_p3;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_873_p0 = a_row_load_8_fu_1079_p3;
    end else begin
        grp_fu_873_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_873_p1 = b_copy_15_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_873_p1 = b_copy_14_q0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        grp_fu_873_p1 = b_copy_13_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_873_p1 = b_copy_12_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_873_p1 = b_copy_11_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_873_p1 = b_copy_10_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_873_p1 = b_copy_9_q0;
    end else if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_873_p1 = b_copy_8_q0;
    end else begin
        grp_fu_873_p1 = 'bx;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        i_phi_fu_841_p4 = tmp_1_mid2_v_reg_1596;
    end else begin
        i_phi_fu_841_p4 = i_reg_837;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        indvar_flatten_phi_fu_830_p4 = indvar_flatten_next_reg_1573;
    end else begin
        indvar_flatten_phi_fu_830_p4 = indvar_flatten_reg_826;
    end
end

always @ (*) begin
    if (((exitcond_flatten_reg_1569 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        j_phi_fu_852_p4 = j_1_reg_2016;
    end else begin
        j_phi_fu_852_p4 = j_reg_848;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b1 == ap_enable_reg_pp0_iter0) & ~(1'b0 == exitcond_flatten_fu_914_p2) & ~(1'b1 == ap_enable_reg_pp0_iter1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage2;
        end
        ap_ST_fsm_pp0_stage2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage3;
        end
        ap_ST_fsm_pp0_stage3 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage4;
        end
        ap_ST_fsm_pp0_stage4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage5;
        end
        ap_ST_fsm_pp0_stage5 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage6;
        end
        ap_ST_fsm_pp0_stage6 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage7;
        end
        ap_ST_fsm_pp0_stage7 : begin
            if (~((1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter10) & ~(1'b1 == ap_enable_reg_pp0_iter9))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_0_Addr_A = a_0_Addr_A_orig << ap_const_lv32_2;

assign a_0_Clk_A = ap_clk;

assign a_0_Din_A = ap_const_lv32_0;

assign a_0_Rst_A = ap_rst;

assign a_0_WEN_A = ap_const_lv4_0;

assign a_1_Addr_A = a_1_Addr_A_orig << ap_const_lv32_2;

assign a_1_Clk_A = ap_clk;

assign a_1_Din_A = ap_const_lv32_0;

assign a_1_Rst_A = ap_rst;

assign a_1_WEN_A = ap_const_lv4_0;

assign a_row_load_10_fu_1197_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_896 : a_row_load_20_fu_150);

assign a_row_load_11_fu_1255_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_904 : a_row_load_19_fu_154);

assign a_row_load_12_fu_1311_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_896 : a_row_load_18_fu_158);

assign a_row_load_13_fu_1400_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_904 : a_row_load_17_fu_162);

assign a_row_load_14_fu_1393_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_896 : a_row_load_16_fu_166);

assign a_row_load_15_fu_1386_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? a_1_Dout_A : a_row_load_s_fu_170);

assign a_row_load_1_fu_1149_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_900 : a_row_load_29_fu_114);

assign a_row_load_2_fu_1205_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_892 : a_row_load_28_fu_118);

assign a_row_load_3_fu_1263_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_900 : a_row_load_27_fu_122);

assign a_row_load_4_fu_1319_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_892 : a_row_load_26_fu_126);

assign a_row_load_5_fu_1422_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_900 : a_row_load_25_fu_130);

assign a_row_load_6_fu_1415_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_892 : a_row_load_24_fu_134);

assign a_row_load_7_fu_1408_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? a_0_Dout_A : a_row_load_23_fu_138);

assign a_row_load_8_fu_1079_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_896 : a_row_load_22_fu_142);

assign a_row_load_9_fu_1141_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_904 : a_row_load_21_fu_146);

assign a_row_load_fu_1087_p3 = ((tmp_3_reg_1683[0:0] === 1'b1) ? reg_892 : a_row_load_015_fu_110);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[ap_const_lv32_1];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[ap_const_lv32_2];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[ap_const_lv32_3];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[ap_const_lv32_4];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[ap_const_lv32_5];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[ap_const_lv32_6];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[ap_const_lv32_7];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[ap_const_lv32_8];

assign ap_CS_fsm_state1 = ap_CS_fsm[ap_const_lv32_0];

assign ap_CS_fsm_state90 = ap_CS_fsm[ap_const_lv32_9];

assign b_0_Addr_A = b_0_Addr_A_orig << ap_const_lv32_2;

assign b_0_Clk_A = ap_clk;

assign b_0_Din_A = ap_const_lv32_0;

assign b_0_Rst_A = ap_rst;

assign b_0_WEN_A = ap_const_lv4_0;

assign b_1_Addr_A = b_1_Addr_A_orig << ap_const_lv32_2;

assign b_1_Clk_A = ap_clk;

assign b_1_Din_A = ap_const_lv32_0;

assign b_1_Rst_A = ap_rst;

assign b_1_WEN_A = ap_const_lv4_0;

assign c_Addr_A = c_Addr_A_orig << ap_const_lv32_2;

assign c_Addr_A_orig = tmp_31_cast_fu_1469_p1;

assign c_Clk_A = ap_clk;

assign c_Din_A = reg_908;

assign c_Rst_A = ap_rst;

assign exitcond_flatten_fu_914_p2 = ((indvar_flatten_phi_fu_830_p4 == ap_const_lv9_100) ? 1'b1 : 1'b0);

assign exitcond_fu_932_p2 = ((j_phi_fu_852_p4 == ap_const_lv5_10) ? 1'b1 : 1'b0);

assign i_1_fu_926_p2 = (i_phi_fu_841_p4 + ap_const_lv5_1);

assign indvar_flatten_next_fu_920_p2 = (indvar_flatten_phi_fu_830_p4 + ap_const_lv9_1);

assign j_1_fu_1352_p2 = (j_mid2_reg_1578 + ap_const_lv5_1);

assign j_mid2_fu_938_p3 = ((exitcond_fu_932_p2[0:0] === 1'b1) ? ap_const_lv5_0 : j_phi_fu_852_p4);

assign tmp1_fu_952_p2 = ((i_phi_fu_841_p4 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_10_fu_1024_p2 = (tmp_1_reg_1602 | ap_const_lv8_2);

assign tmp_11_fu_1029_p3 = {{ap_const_lv56_0}, {tmp_10_fu_1024_p2}};

assign tmp_12_fu_1064_p2 = (tmp_1_reg_1602 | ap_const_lv8_3);

assign tmp_13_fu_1069_p3 = {{ap_const_lv56_0}, {tmp_12_fu_1064_p2}};

assign tmp_14_fu_1126_p2 = (tmp_1_reg_1602 | ap_const_lv8_4);

assign tmp_15_fu_1131_p3 = {{ap_const_lv56_0}, {tmp_14_fu_1126_p2}};

assign tmp_16_fu_1182_p2 = (tmp_1_reg_1602 | ap_const_lv8_5);

assign tmp_17_fu_1187_p3 = {{ap_const_lv56_0}, {tmp_16_fu_1182_p2}};

assign tmp_18_fu_1240_p2 = (tmp_1_reg_1602 | ap_const_lv8_6);

assign tmp_19_fu_1245_p3 = {{ap_const_lv56_0}, {tmp_18_fu_1240_p2}};

assign tmp_1_fu_974_p3 = {{tmp_1_mid2_v_fu_966_p3}, {ap_const_lv3_0}};

assign tmp_1_mid2_v_fu_966_p3 = ((exitcond_fu_932_p2[0:0] === 1'b1) ? i_1_fu_926_p2 : i_phi_fu_841_p4);

assign tmp_20_fu_1296_p2 = (tmp_1_reg_1602 | ap_const_lv8_7);

assign tmp_21_fu_1301_p3 = {{ap_const_lv56_0}, {tmp_20_fu_1296_p2}};

assign tmp_22_fu_1375_p3 = {{tmp_1_mid2_v_reg_1596}, {ap_const_lv4_0}};

assign tmp_23_cast_fu_1382_p1 = tmp_22_fu_1375_p3;

assign tmp_23_fu_1012_p2 = (tmp_6_cast_fu_1009_p1 + ap_const_lv6_10);

assign tmp_24_cast_fu_1018_p1 = tmp_23_fu_1012_p2;

assign tmp_24_fu_1044_p3 = {{ap_const_lv59_1}, {j_mid2_reg_1578}};

assign tmp_25_fu_1108_p2 = (tmp_6_cast5_fu_1105_p1 + ap_const_lv7_30);

assign tmp_26_cast_fu_1114_p1 = tmp_25_fu_1108_p2;

assign tmp_26_fu_1167_p3 = {{ap_const_lv59_2}, {j_mid2_reg_1578}};

assign tmp_27_fu_1223_p2 = ($signed(tmp_6_cast5_reg_1761) + $signed(ap_const_lv7_50));

assign tmp_28_cast_fu_1228_p1 = tmp_27_fu_1223_p2;

assign tmp_28_fu_1281_p3 = {{ap_const_lv59_3}, {j_mid2_reg_1578}};

assign tmp_29_fu_1340_p2 = (tmp_6_cast6_fu_1337_p1 + ap_const_lv8_70);

assign tmp_30_cast_fu_1346_p1 = tmp_29_fu_1340_p2;

assign tmp_30_fu_1463_p2 = (tmp_23_cast_fu_1382_p1 + tmp_9_cast_fu_1460_p1);

assign tmp_31_cast_fu_1469_p1 = ap_pipeline_reg_pp0_iter10_tmp_30_reg_2051;

assign tmp_3_fu_1039_p2 = ((j_mid2_reg_1578 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_4_fu_982_p1 = tmp_1_fu_974_p3;

assign tmp_6_cast5_fu_1105_p1 = j_mid2_reg_1578;

assign tmp_6_cast6_fu_1337_p1 = j_mid2_reg_1578;

assign tmp_6_cast_fu_1009_p1 = j_mid2_reg_1578;

assign tmp_6_fu_988_p1 = j_mid2_fu_938_p3;

assign tmp_7_fu_994_p2 = (tmp_1_reg_1602 | ap_const_lv8_1);

assign tmp_8_fu_999_p3 = {{ap_const_lv56_0}, {tmp_7_fu_994_p2}};

assign tmp_9_cast_fu_1460_p1 = j_mid2_reg_1578;

assign tmp_9_fu_1053_p1 = j_mid2_reg_1578;

assign tmp_mid1_fu_946_p2 = ((i_1_fu_926_p2 == ap_const_lv5_0) ? 1'b1 : 1'b0);

assign tmp_mid2_fu_958_p3 = ((exitcond_fu_932_p2[0:0] === 1'b1) ? tmp_mid1_fu_946_p2 : tmp1_fu_952_p2);

always @ (posedge ap_clk) begin
    tmp_1_reg_1602[2:0] <= 3'b000;
    tmp_6_reg_1623[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_9_reg_1713[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    tmp_6_cast5_reg_1761[6:5] <= 2'b00;
end

endmodule //matmul_hw
