
AD7980_noDMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003518  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  080035d8  080035d8  000135d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003660  08003660  0002005c  2**0
                  CONTENTS
  4 .ARM          00000000  08003660  08003660  0002005c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003660  08003660  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003660  08003660  00013660  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003664  08003664  00013664  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003668  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000258  2000005c  080036c4  0002005c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002b4  080036c4  000202b4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 13 .debug_info   00008fa9  00000000  00000000  000200c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001657  00000000  00000000  00029070  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000007d0  00000000  00000000  0002a6c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000060b  00000000  00000000  0002ae98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00011d7d  00000000  00000000  0002b4a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000aa29  00000000  00000000  0003d220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0006abff  00000000  00000000  00047c49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001fa8  00000000  00000000  000b2848  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000b47f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080035c0 	.word	0x080035c0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	080035c0 	.word	0x080035c0

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	; 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f806 	bl	8000230 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			; (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__aeabi_idiv0>:
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			; (mov r8, r8)

08000234 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000234:	b5b0      	push	{r4, r5, r7, lr}
 8000236:	b094      	sub	sp, #80	; 0x50
 8000238:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800023a:	f000 faf7 	bl	800082c <HAL_Init>
  //CNV time at least 500nanoseconds
  //time between conversion 1.2nanoseconds
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800023e:	f000 f857 	bl	80002f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000242:	f000 f927 	bl	8000494 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000246:	f000 f8b5 	bl	80003b4 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 800024a:	f000 f8f3 	bl	8000434 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  //need to transmit through SCK with Master to Slave?cannot find out how
  //need to drive chip select pin high
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800024e:	2380      	movs	r3, #128	; 0x80
 8000250:	0059      	lsls	r1, r3, #1
 8000252:	2390      	movs	r3, #144	; 0x90
 8000254:	05db      	lsls	r3, r3, #23
 8000256:	2201      	movs	r2, #1
 8000258:	0018      	movs	r0, r3
 800025a:	f000 fd93 	bl	8000d84 <HAL_GPIO_WritePin>
  //delay for conversion time
  HAL_Delay(10);
 800025e:	200a      	movs	r0, #10
 8000260:	f000 fb48 	bl	80008f4 <HAL_Delay>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //pull low when complete
 8000264:	2380      	movs	r3, #128	; 0x80
 8000266:	0059      	lsls	r1, r3, #1
 8000268:	2390      	movs	r3, #144	; 0x90
 800026a:	05db      	lsls	r3, r3, #23
 800026c:	2200      	movs	r2, #0
 800026e:	0018      	movs	r0, r3
 8000270:	f000 fd88 	bl	8000d84 <HAL_GPIO_WritePin>
		rxStatus = HAL_SPI_Receive(&hspi1, (uint8_t*)rxBuffer, 2, 1000); //HAL_MAX_DELAY
 8000274:	254b      	movs	r5, #75	; 0x4b
 8000276:	197c      	adds	r4, r7, r5
 8000278:	23fa      	movs	r3, #250	; 0xfa
 800027a:	009b      	lsls	r3, r3, #2
 800027c:	1d39      	adds	r1, r7, #4
 800027e:	4818      	ldr	r0, [pc, #96]	; (80002e0 <main+0xac>)
 8000280:	2202      	movs	r2, #2
 8000282:	f001 fb91 	bl	80019a8 <HAL_SPI_Receive>
 8000286:	0003      	movs	r3, r0
 8000288:	7023      	strb	r3, [r4, #0]
		if (rxStatus!=HAL_OK) {
 800028a:	197b      	adds	r3, r7, r5
 800028c:	781b      	ldrb	r3, [r3, #0]
 800028e:	2b00      	cmp	r3, #0
 8000290:	d007      	beq.n	80002a2 <main+0x6e>
			sprintf(uartBuffer, "SPI MISO ERROR\r\n");
 8000292:	4a14      	ldr	r2, [pc, #80]	; (80002e4 <main+0xb0>)
 8000294:	2318      	movs	r3, #24
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	0011      	movs	r1, r2
 800029a:	0018      	movs	r0, r3
 800029c:	f002 fcea 	bl	8002c74 <siprintf>
 80002a0:	e008      	b.n	80002b4 <main+0x80>
		} else {
			//proceed with read data
			uartBufferLen = sprintf(uartBuffer, "%d V\r\n", (unsigned int)rxBuffer);
 80002a2:	1d3a      	adds	r2, r7, #4
 80002a4:	4910      	ldr	r1, [pc, #64]	; (80002e8 <main+0xb4>)
 80002a6:	2318      	movs	r3, #24
 80002a8:	18fb      	adds	r3, r7, r3
 80002aa:	0018      	movs	r0, r3
 80002ac:	f002 fce2 	bl	8002c74 <siprintf>
 80002b0:	0003      	movs	r3, r0
 80002b2:	64fb      	str	r3, [r7, #76]	; 0x4c
		}

	  HAL_UART_Transmit(&huart1, (uint8_t*)uartBuffer, uartBufferLen, 100);
 80002b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80002b6:	b29a      	uxth	r2, r3
 80002b8:	2318      	movs	r3, #24
 80002ba:	18f9      	adds	r1, r7, r3
 80002bc:	480b      	ldr	r0, [pc, #44]	; (80002ec <main+0xb8>)
 80002be:	2364      	movs	r3, #100	; 0x64
 80002c0:	f002 f8ce 	bl	8002460 <HAL_UART_Transmit>
	  //reset pin call to high
	  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //pull low when complete
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET); //maintain high pull
 80002c4:	2380      	movs	r3, #128	; 0x80
 80002c6:	0059      	lsls	r1, r3, #1
 80002c8:	2390      	movs	r3, #144	; 0x90
 80002ca:	05db      	lsls	r3, r3, #23
 80002cc:	2201      	movs	r2, #1
 80002ce:	0018      	movs	r0, r3
 80002d0:	f000 fd58 	bl	8000d84 <HAL_GPIO_WritePin>
	  HAL_Delay(500); //delay by .5s
 80002d4:	23fa      	movs	r3, #250	; 0xfa
 80002d6:	005b      	lsls	r3, r3, #1
 80002d8:	0018      	movs	r0, r3
 80002da:	f000 fb0b 	bl	80008f4 <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET); //pull low when complete
 80002de:	e7c1      	b.n	8000264 <main+0x30>
 80002e0:	20000078 	.word	0x20000078
 80002e4:	080035d8 	.word	0x080035d8
 80002e8:	080035ec 	.word	0x080035ec
 80002ec:	200000dc 	.word	0x200000dc

080002f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80002f0:	b590      	push	{r4, r7, lr}
 80002f2:	b097      	sub	sp, #92	; 0x5c
 80002f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002f6:	2428      	movs	r4, #40	; 0x28
 80002f8:	193b      	adds	r3, r7, r4
 80002fa:	0018      	movs	r0, r3
 80002fc:	2330      	movs	r3, #48	; 0x30
 80002fe:	001a      	movs	r2, r3
 8000300:	2100      	movs	r1, #0
 8000302:	f002 fcd7 	bl	8002cb4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000306:	2318      	movs	r3, #24
 8000308:	18fb      	adds	r3, r7, r3
 800030a:	0018      	movs	r0, r3
 800030c:	2310      	movs	r3, #16
 800030e:	001a      	movs	r2, r3
 8000310:	2100      	movs	r1, #0
 8000312:	f002 fccf 	bl	8002cb4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000316:	1d3b      	adds	r3, r7, #4
 8000318:	0018      	movs	r0, r3
 800031a:	2314      	movs	r3, #20
 800031c:	001a      	movs	r2, r3
 800031e:	2100      	movs	r1, #0
 8000320:	f002 fcc8 	bl	8002cb4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000324:	0021      	movs	r1, r4
 8000326:	187b      	adds	r3, r7, r1
 8000328:	2202      	movs	r2, #2
 800032a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800032c:	187b      	adds	r3, r7, r1
 800032e:	2201      	movs	r2, #1
 8000330:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000332:	187b      	adds	r3, r7, r1
 8000334:	2210      	movs	r2, #16
 8000336:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000338:	187b      	adds	r3, r7, r1
 800033a:	2202      	movs	r2, #2
 800033c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800033e:	187b      	adds	r3, r7, r1
 8000340:	2200      	movs	r2, #0
 8000342:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000344:	187b      	adds	r3, r7, r1
 8000346:	22a0      	movs	r2, #160	; 0xa0
 8000348:	0392      	lsls	r2, r2, #14
 800034a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800034c:	187b      	adds	r3, r7, r1
 800034e:	2200      	movs	r2, #0
 8000350:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000352:	187b      	adds	r3, r7, r1
 8000354:	0018      	movs	r0, r3
 8000356:	f000 fd33 	bl	8000dc0 <HAL_RCC_OscConfig>
 800035a:	1e03      	subs	r3, r0, #0
 800035c:	d001      	beq.n	8000362 <SystemClock_Config+0x72>
  {
    Error_Handler();
 800035e:	f000 f921 	bl	80005a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000362:	2118      	movs	r1, #24
 8000364:	187b      	adds	r3, r7, r1
 8000366:	2207      	movs	r2, #7
 8000368:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800036a:	187b      	adds	r3, r7, r1
 800036c:	2202      	movs	r2, #2
 800036e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000370:	187b      	adds	r3, r7, r1
 8000372:	2200      	movs	r2, #0
 8000374:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000376:	187b      	adds	r3, r7, r1
 8000378:	2200      	movs	r2, #0
 800037a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800037c:	187b      	adds	r3, r7, r1
 800037e:	2101      	movs	r1, #1
 8000380:	0018      	movs	r0, r3
 8000382:	f001 f837 	bl	80013f4 <HAL_RCC_ClockConfig>
 8000386:	1e03      	subs	r3, r0, #0
 8000388:	d001      	beq.n	800038e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800038a:	f000 f90b 	bl	80005a4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800038e:	1d3b      	adds	r3, r7, #4
 8000390:	2201      	movs	r2, #1
 8000392:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000394:	1d3b      	adds	r3, r7, #4
 8000396:	2200      	movs	r2, #0
 8000398:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800039a:	1d3b      	adds	r3, r7, #4
 800039c:	0018      	movs	r0, r3
 800039e:	f001 f96d 	bl	800167c <HAL_RCCEx_PeriphCLKConfig>
 80003a2:	1e03      	subs	r3, r0, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0xba>
  {
    Error_Handler();
 80003a6:	f000 f8fd 	bl	80005a4 <Error_Handler>
  }
}
 80003aa:	46c0      	nop			; (mov r8, r8)
 80003ac:	46bd      	mov	sp, r7
 80003ae:	b017      	add	sp, #92	; 0x5c
 80003b0:	bd90      	pop	{r4, r7, pc}
	...

080003b4 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80003b8:	4b1c      	ldr	r3, [pc, #112]	; (800042c <MX_SPI1_Init+0x78>)
 80003ba:	4a1d      	ldr	r2, [pc, #116]	; (8000430 <MX_SPI1_Init+0x7c>)
 80003bc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80003be:	4b1b      	ldr	r3, [pc, #108]	; (800042c <MX_SPI1_Init+0x78>)
 80003c0:	2282      	movs	r2, #130	; 0x82
 80003c2:	0052      	lsls	r2, r2, #1
 80003c4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80003c6:	4b19      	ldr	r3, [pc, #100]	; (800042c <MX_SPI1_Init+0x78>)
 80003c8:	2280      	movs	r2, #128	; 0x80
 80003ca:	00d2      	lsls	r2, r2, #3
 80003cc:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80003ce:	4b17      	ldr	r3, [pc, #92]	; (800042c <MX_SPI1_Init+0x78>)
 80003d0:	22f0      	movs	r2, #240	; 0xf0
 80003d2:	0112      	lsls	r2, r2, #4
 80003d4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80003d6:	4b15      	ldr	r3, [pc, #84]	; (800042c <MX_SPI1_Init+0x78>)
 80003d8:	2200      	movs	r2, #0
 80003da:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80003dc:	4b13      	ldr	r3, [pc, #76]	; (800042c <MX_SPI1_Init+0x78>)
 80003de:	2200      	movs	r2, #0
 80003e0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80003e2:	4b12      	ldr	r3, [pc, #72]	; (800042c <MX_SPI1_Init+0x78>)
 80003e4:	2280      	movs	r2, #128	; 0x80
 80003e6:	0092      	lsls	r2, r2, #2
 80003e8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80003ea:	4b10      	ldr	r3, [pc, #64]	; (800042c <MX_SPI1_Init+0x78>)
 80003ec:	2228      	movs	r2, #40	; 0x28
 80003ee:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80003f0:	4b0e      	ldr	r3, [pc, #56]	; (800042c <MX_SPI1_Init+0x78>)
 80003f2:	2200      	movs	r2, #0
 80003f4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80003f6:	4b0d      	ldr	r3, [pc, #52]	; (800042c <MX_SPI1_Init+0x78>)
 80003f8:	2200      	movs	r2, #0
 80003fa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80003fc:	4b0b      	ldr	r3, [pc, #44]	; (800042c <MX_SPI1_Init+0x78>)
 80003fe:	2200      	movs	r2, #0
 8000400:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000402:	4b0a      	ldr	r3, [pc, #40]	; (800042c <MX_SPI1_Init+0x78>)
 8000404:	2207      	movs	r2, #7
 8000406:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000408:	4b08      	ldr	r3, [pc, #32]	; (800042c <MX_SPI1_Init+0x78>)
 800040a:	2200      	movs	r2, #0
 800040c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800040e:	4b07      	ldr	r3, [pc, #28]	; (800042c <MX_SPI1_Init+0x78>)
 8000410:	2208      	movs	r2, #8
 8000412:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000414:	4b05      	ldr	r3, [pc, #20]	; (800042c <MX_SPI1_Init+0x78>)
 8000416:	0018      	movs	r0, r3
 8000418:	f001 fa0e 	bl	8001838 <HAL_SPI_Init>
 800041c:	1e03      	subs	r3, r0, #0
 800041e:	d001      	beq.n	8000424 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 8000420:	f000 f8c0 	bl	80005a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000424:	46c0      	nop			; (mov r8, r8)
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	46c0      	nop			; (mov r8, r8)
 800042c:	20000078 	.word	0x20000078
 8000430:	40013000 	.word	0x40013000

08000434 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000438:	4b14      	ldr	r3, [pc, #80]	; (800048c <MX_USART1_UART_Init+0x58>)
 800043a:	4a15      	ldr	r2, [pc, #84]	; (8000490 <MX_USART1_UART_Init+0x5c>)
 800043c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800043e:	4b13      	ldr	r3, [pc, #76]	; (800048c <MX_USART1_UART_Init+0x58>)
 8000440:	2296      	movs	r2, #150	; 0x96
 8000442:	0212      	lsls	r2, r2, #8
 8000444:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000446:	4b11      	ldr	r3, [pc, #68]	; (800048c <MX_USART1_UART_Init+0x58>)
 8000448:	2200      	movs	r2, #0
 800044a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800044c:	4b0f      	ldr	r3, [pc, #60]	; (800048c <MX_USART1_UART_Init+0x58>)
 800044e:	2200      	movs	r2, #0
 8000450:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000452:	4b0e      	ldr	r3, [pc, #56]	; (800048c <MX_USART1_UART_Init+0x58>)
 8000454:	2200      	movs	r2, #0
 8000456:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000458:	4b0c      	ldr	r3, [pc, #48]	; (800048c <MX_USART1_UART_Init+0x58>)
 800045a:	220c      	movs	r2, #12
 800045c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800045e:	4b0b      	ldr	r3, [pc, #44]	; (800048c <MX_USART1_UART_Init+0x58>)
 8000460:	2200      	movs	r2, #0
 8000462:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000464:	4b09      	ldr	r3, [pc, #36]	; (800048c <MX_USART1_UART_Init+0x58>)
 8000466:	2200      	movs	r2, #0
 8000468:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800046a:	4b08      	ldr	r3, [pc, #32]	; (800048c <MX_USART1_UART_Init+0x58>)
 800046c:	2200      	movs	r2, #0
 800046e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000470:	4b06      	ldr	r3, [pc, #24]	; (800048c <MX_USART1_UART_Init+0x58>)
 8000472:	2200      	movs	r2, #0
 8000474:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000476:	4b05      	ldr	r3, [pc, #20]	; (800048c <MX_USART1_UART_Init+0x58>)
 8000478:	0018      	movs	r0, r3
 800047a:	f001 ff9d 	bl	80023b8 <HAL_UART_Init>
 800047e:	1e03      	subs	r3, r0, #0
 8000480:	d001      	beq.n	8000486 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000482:	f000 f88f 	bl	80005a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000486:	46c0      	nop			; (mov r8, r8)
 8000488:	46bd      	mov	sp, r7
 800048a:	bd80      	pop	{r7, pc}
 800048c:	200000dc 	.word	0x200000dc
 8000490:	40013800 	.word	0x40013800

08000494 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000494:	b590      	push	{r4, r7, lr}
 8000496:	b089      	sub	sp, #36	; 0x24
 8000498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800049a:	240c      	movs	r4, #12
 800049c:	193b      	adds	r3, r7, r4
 800049e:	0018      	movs	r0, r3
 80004a0:	2314      	movs	r3, #20
 80004a2:	001a      	movs	r2, r3
 80004a4:	2100      	movs	r1, #0
 80004a6:	f002 fc05 	bl	8002cb4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004aa:	4b3c      	ldr	r3, [pc, #240]	; (800059c <MX_GPIO_Init+0x108>)
 80004ac:	695a      	ldr	r2, [r3, #20]
 80004ae:	4b3b      	ldr	r3, [pc, #236]	; (800059c <MX_GPIO_Init+0x108>)
 80004b0:	2180      	movs	r1, #128	; 0x80
 80004b2:	0289      	lsls	r1, r1, #10
 80004b4:	430a      	orrs	r2, r1
 80004b6:	615a      	str	r2, [r3, #20]
 80004b8:	4b38      	ldr	r3, [pc, #224]	; (800059c <MX_GPIO_Init+0x108>)
 80004ba:	695a      	ldr	r2, [r3, #20]
 80004bc:	2380      	movs	r3, #128	; 0x80
 80004be:	029b      	lsls	r3, r3, #10
 80004c0:	4013      	ands	r3, r2
 80004c2:	60bb      	str	r3, [r7, #8]
 80004c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004c6:	4b35      	ldr	r3, [pc, #212]	; (800059c <MX_GPIO_Init+0x108>)
 80004c8:	695a      	ldr	r2, [r3, #20]
 80004ca:	4b34      	ldr	r3, [pc, #208]	; (800059c <MX_GPIO_Init+0x108>)
 80004cc:	2180      	movs	r1, #128	; 0x80
 80004ce:	0309      	lsls	r1, r1, #12
 80004d0:	430a      	orrs	r2, r1
 80004d2:	615a      	str	r2, [r3, #20]
 80004d4:	4b31      	ldr	r3, [pc, #196]	; (800059c <MX_GPIO_Init+0x108>)
 80004d6:	695a      	ldr	r2, [r3, #20]
 80004d8:	2380      	movs	r3, #128	; 0x80
 80004da:	031b      	lsls	r3, r3, #12
 80004dc:	4013      	ands	r3, r2
 80004de:	607b      	str	r3, [r7, #4]
 80004e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004e2:	4b2e      	ldr	r3, [pc, #184]	; (800059c <MX_GPIO_Init+0x108>)
 80004e4:	695a      	ldr	r2, [r3, #20]
 80004e6:	4b2d      	ldr	r3, [pc, #180]	; (800059c <MX_GPIO_Init+0x108>)
 80004e8:	2180      	movs	r1, #128	; 0x80
 80004ea:	02c9      	lsls	r1, r1, #11
 80004ec:	430a      	orrs	r2, r1
 80004ee:	615a      	str	r2, [r3, #20]
 80004f0:	4b2a      	ldr	r3, [pc, #168]	; (800059c <MX_GPIO_Init+0x108>)
 80004f2:	695a      	ldr	r2, [r3, #20]
 80004f4:	2380      	movs	r3, #128	; 0x80
 80004f6:	02db      	lsls	r3, r3, #11
 80004f8:	4013      	ands	r3, r2
 80004fa:	603b      	str	r3, [r7, #0]
 80004fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80004fe:	2380      	movs	r3, #128	; 0x80
 8000500:	009b      	lsls	r3, r3, #2
 8000502:	4827      	ldr	r0, [pc, #156]	; (80005a0 <MX_GPIO_Init+0x10c>)
 8000504:	2200      	movs	r2, #0
 8000506:	0019      	movs	r1, r3
 8000508:	f000 fc3c 	bl	8000d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800050c:	2380      	movs	r3, #128	; 0x80
 800050e:	0059      	lsls	r1, r3, #1
 8000510:	2390      	movs	r3, #144	; 0x90
 8000512:	05db      	lsls	r3, r3, #23
 8000514:	2200      	movs	r2, #0
 8000516:	0018      	movs	r0, r3
 8000518:	f000 fc34 	bl	8000d84 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800051c:	193b      	adds	r3, r7, r4
 800051e:	2201      	movs	r2, #1
 8000520:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000522:	193b      	adds	r3, r7, r4
 8000524:	2290      	movs	r2, #144	; 0x90
 8000526:	0352      	lsls	r2, r2, #13
 8000528:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800052a:	193b      	adds	r3, r7, r4
 800052c:	2200      	movs	r2, #0
 800052e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000530:	193a      	adds	r2, r7, r4
 8000532:	2390      	movs	r3, #144	; 0x90
 8000534:	05db      	lsls	r3, r3, #23
 8000536:	0011      	movs	r1, r2
 8000538:	0018      	movs	r0, r3
 800053a:	f000 fab3 	bl	8000aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 800053e:	0021      	movs	r1, r4
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2280      	movs	r2, #128	; 0x80
 8000544:	0092      	lsls	r2, r2, #2
 8000546:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000548:	000c      	movs	r4, r1
 800054a:	193b      	adds	r3, r7, r4
 800054c:	2201      	movs	r2, #1
 800054e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000550:	193b      	adds	r3, r7, r4
 8000552:	2200      	movs	r2, #0
 8000554:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000556:	193b      	adds	r3, r7, r4
 8000558:	2200      	movs	r2, #0
 800055a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 800055c:	193b      	adds	r3, r7, r4
 800055e:	4a10      	ldr	r2, [pc, #64]	; (80005a0 <MX_GPIO_Init+0x10c>)
 8000560:	0019      	movs	r1, r3
 8000562:	0010      	movs	r0, r2
 8000564:	f000 fa9e 	bl	8000aa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000568:	0021      	movs	r1, r4
 800056a:	187b      	adds	r3, r7, r1
 800056c:	2280      	movs	r2, #128	; 0x80
 800056e:	0052      	lsls	r2, r2, #1
 8000570:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000572:	187b      	adds	r3, r7, r1
 8000574:	2201      	movs	r2, #1
 8000576:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2200      	movs	r2, #0
 800057c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2200      	movs	r2, #0
 8000582:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000584:	187a      	adds	r2, r7, r1
 8000586:	2390      	movs	r3, #144	; 0x90
 8000588:	05db      	lsls	r3, r3, #23
 800058a:	0011      	movs	r1, r2
 800058c:	0018      	movs	r0, r3
 800058e:	f000 fa89 	bl	8000aa4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000592:	46c0      	nop			; (mov r8, r8)
 8000594:	46bd      	mov	sp, r7
 8000596:	b009      	add	sp, #36	; 0x24
 8000598:	bd90      	pop	{r4, r7, pc}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	40021000 	.word	0x40021000
 80005a0:	48000800 	.word	0x48000800

080005a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005a8:	b672      	cpsid	i
}
 80005aa:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005ac:	e7fe      	b.n	80005ac <Error_Handler+0x8>
	...

080005b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005b6:	4b0f      	ldr	r3, [pc, #60]	; (80005f4 <HAL_MspInit+0x44>)
 80005b8:	699a      	ldr	r2, [r3, #24]
 80005ba:	4b0e      	ldr	r3, [pc, #56]	; (80005f4 <HAL_MspInit+0x44>)
 80005bc:	2101      	movs	r1, #1
 80005be:	430a      	orrs	r2, r1
 80005c0:	619a      	str	r2, [r3, #24]
 80005c2:	4b0c      	ldr	r3, [pc, #48]	; (80005f4 <HAL_MspInit+0x44>)
 80005c4:	699b      	ldr	r3, [r3, #24]
 80005c6:	2201      	movs	r2, #1
 80005c8:	4013      	ands	r3, r2
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005ce:	4b09      	ldr	r3, [pc, #36]	; (80005f4 <HAL_MspInit+0x44>)
 80005d0:	69da      	ldr	r2, [r3, #28]
 80005d2:	4b08      	ldr	r3, [pc, #32]	; (80005f4 <HAL_MspInit+0x44>)
 80005d4:	2180      	movs	r1, #128	; 0x80
 80005d6:	0549      	lsls	r1, r1, #21
 80005d8:	430a      	orrs	r2, r1
 80005da:	61da      	str	r2, [r3, #28]
 80005dc:	4b05      	ldr	r3, [pc, #20]	; (80005f4 <HAL_MspInit+0x44>)
 80005de:	69da      	ldr	r2, [r3, #28]
 80005e0:	2380      	movs	r3, #128	; 0x80
 80005e2:	055b      	lsls	r3, r3, #21
 80005e4:	4013      	ands	r3, r2
 80005e6:	603b      	str	r3, [r7, #0]
 80005e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ea:	46c0      	nop			; (mov r8, r8)
 80005ec:	46bd      	mov	sp, r7
 80005ee:	b002      	add	sp, #8
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	46c0      	nop			; (mov r8, r8)
 80005f4:	40021000 	.word	0x40021000

080005f8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80005f8:	b590      	push	{r4, r7, lr}
 80005fa:	b08b      	sub	sp, #44	; 0x2c
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000600:	2414      	movs	r4, #20
 8000602:	193b      	adds	r3, r7, r4
 8000604:	0018      	movs	r0, r3
 8000606:	2314      	movs	r3, #20
 8000608:	001a      	movs	r2, r3
 800060a:	2100      	movs	r1, #0
 800060c:	f002 fb52 	bl	8002cb4 <memset>
  if(hspi->Instance==SPI1)
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	681b      	ldr	r3, [r3, #0]
 8000614:	4a1c      	ldr	r2, [pc, #112]	; (8000688 <HAL_SPI_MspInit+0x90>)
 8000616:	4293      	cmp	r3, r2
 8000618:	d131      	bne.n	800067e <HAL_SPI_MspInit+0x86>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800061a:	4b1c      	ldr	r3, [pc, #112]	; (800068c <HAL_SPI_MspInit+0x94>)
 800061c:	699a      	ldr	r2, [r3, #24]
 800061e:	4b1b      	ldr	r3, [pc, #108]	; (800068c <HAL_SPI_MspInit+0x94>)
 8000620:	2180      	movs	r1, #128	; 0x80
 8000622:	0149      	lsls	r1, r1, #5
 8000624:	430a      	orrs	r2, r1
 8000626:	619a      	str	r2, [r3, #24]
 8000628:	4b18      	ldr	r3, [pc, #96]	; (800068c <HAL_SPI_MspInit+0x94>)
 800062a:	699a      	ldr	r2, [r3, #24]
 800062c:	2380      	movs	r3, #128	; 0x80
 800062e:	015b      	lsls	r3, r3, #5
 8000630:	4013      	ands	r3, r2
 8000632:	613b      	str	r3, [r7, #16]
 8000634:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000636:	4b15      	ldr	r3, [pc, #84]	; (800068c <HAL_SPI_MspInit+0x94>)
 8000638:	695a      	ldr	r2, [r3, #20]
 800063a:	4b14      	ldr	r3, [pc, #80]	; (800068c <HAL_SPI_MspInit+0x94>)
 800063c:	2180      	movs	r1, #128	; 0x80
 800063e:	02c9      	lsls	r1, r1, #11
 8000640:	430a      	orrs	r2, r1
 8000642:	615a      	str	r2, [r3, #20]
 8000644:	4b11      	ldr	r3, [pc, #68]	; (800068c <HAL_SPI_MspInit+0x94>)
 8000646:	695a      	ldr	r2, [r3, #20]
 8000648:	2380      	movs	r3, #128	; 0x80
 800064a:	02db      	lsls	r3, r3, #11
 800064c:	4013      	ands	r3, r2
 800064e:	60fb      	str	r3, [r7, #12]
 8000650:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8000652:	0021      	movs	r1, r4
 8000654:	187b      	adds	r3, r7, r1
 8000656:	2218      	movs	r2, #24
 8000658:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800065a:	187b      	adds	r3, r7, r1
 800065c:	2202      	movs	r2, #2
 800065e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000660:	187b      	adds	r3, r7, r1
 8000662:	2200      	movs	r2, #0
 8000664:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000666:	187b      	adds	r3, r7, r1
 8000668:	2203      	movs	r2, #3
 800066a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800066c:	187b      	adds	r3, r7, r1
 800066e:	2200      	movs	r2, #0
 8000670:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000672:	187b      	adds	r3, r7, r1
 8000674:	4a06      	ldr	r2, [pc, #24]	; (8000690 <HAL_SPI_MspInit+0x98>)
 8000676:	0019      	movs	r1, r3
 8000678:	0010      	movs	r0, r2
 800067a:	f000 fa13 	bl	8000aa4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	46bd      	mov	sp, r7
 8000682:	b00b      	add	sp, #44	; 0x2c
 8000684:	bd90      	pop	{r4, r7, pc}
 8000686:	46c0      	nop			; (mov r8, r8)
 8000688:	40013000 	.word	0x40013000
 800068c:	40021000 	.word	0x40021000
 8000690:	48000400 	.word	0x48000400

08000694 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000694:	b590      	push	{r4, r7, lr}
 8000696:	b08b      	sub	sp, #44	; 0x2c
 8000698:	af00      	add	r7, sp, #0
 800069a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800069c:	2414      	movs	r4, #20
 800069e:	193b      	adds	r3, r7, r4
 80006a0:	0018      	movs	r0, r3
 80006a2:	2314      	movs	r3, #20
 80006a4:	001a      	movs	r2, r3
 80006a6:	2100      	movs	r1, #0
 80006a8:	f002 fb04 	bl	8002cb4 <memset>
  if(huart->Instance==USART1)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	4a1d      	ldr	r2, [pc, #116]	; (8000728 <HAL_UART_MspInit+0x94>)
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d133      	bne.n	800071e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006b6:	4b1d      	ldr	r3, [pc, #116]	; (800072c <HAL_UART_MspInit+0x98>)
 80006b8:	699a      	ldr	r2, [r3, #24]
 80006ba:	4b1c      	ldr	r3, [pc, #112]	; (800072c <HAL_UART_MspInit+0x98>)
 80006bc:	2180      	movs	r1, #128	; 0x80
 80006be:	01c9      	lsls	r1, r1, #7
 80006c0:	430a      	orrs	r2, r1
 80006c2:	619a      	str	r2, [r3, #24]
 80006c4:	4b19      	ldr	r3, [pc, #100]	; (800072c <HAL_UART_MspInit+0x98>)
 80006c6:	699a      	ldr	r2, [r3, #24]
 80006c8:	2380      	movs	r3, #128	; 0x80
 80006ca:	01db      	lsls	r3, r3, #7
 80006cc:	4013      	ands	r3, r2
 80006ce:	613b      	str	r3, [r7, #16]
 80006d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006d2:	4b16      	ldr	r3, [pc, #88]	; (800072c <HAL_UART_MspInit+0x98>)
 80006d4:	695a      	ldr	r2, [r3, #20]
 80006d6:	4b15      	ldr	r3, [pc, #84]	; (800072c <HAL_UART_MspInit+0x98>)
 80006d8:	2180      	movs	r1, #128	; 0x80
 80006da:	0289      	lsls	r1, r1, #10
 80006dc:	430a      	orrs	r2, r1
 80006de:	615a      	str	r2, [r3, #20]
 80006e0:	4b12      	ldr	r3, [pc, #72]	; (800072c <HAL_UART_MspInit+0x98>)
 80006e2:	695a      	ldr	r2, [r3, #20]
 80006e4:	2380      	movs	r3, #128	; 0x80
 80006e6:	029b      	lsls	r3, r3, #10
 80006e8:	4013      	ands	r3, r2
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	22c0      	movs	r2, #192	; 0xc0
 80006f2:	00d2      	lsls	r2, r2, #3
 80006f4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006f6:	0021      	movs	r1, r4
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	2202      	movs	r2, #2
 80006fc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000704:	187b      	adds	r3, r7, r1
 8000706:	2203      	movs	r2, #3
 8000708:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2201      	movs	r2, #1
 800070e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000710:	187a      	adds	r2, r7, r1
 8000712:	2390      	movs	r3, #144	; 0x90
 8000714:	05db      	lsls	r3, r3, #23
 8000716:	0011      	movs	r1, r2
 8000718:	0018      	movs	r0, r3
 800071a:	f000 f9c3 	bl	8000aa4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800071e:	46c0      	nop			; (mov r8, r8)
 8000720:	46bd      	mov	sp, r7
 8000722:	b00b      	add	sp, #44	; 0x2c
 8000724:	bd90      	pop	{r4, r7, pc}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	40013800 	.word	0x40013800
 800072c:	40021000 	.word	0x40021000

08000730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000734:	e7fe      	b.n	8000734 <NMI_Handler+0x4>

08000736 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000736:	b580      	push	{r7, lr}
 8000738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800073a:	e7fe      	b.n	800073a <HardFault_Handler+0x4>

0800073c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000740:	46c0      	nop			; (mov r8, r8)
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}

08000746 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000746:	b580      	push	{r7, lr}
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}

08000750 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000754:	f000 f8b2 	bl	80008bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000758:	46c0      	nop			; (mov r8, r8)
 800075a:	46bd      	mov	sp, r7
 800075c:	bd80      	pop	{r7, pc}
	...

08000760 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b086      	sub	sp, #24
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000768:	4a14      	ldr	r2, [pc, #80]	; (80007bc <_sbrk+0x5c>)
 800076a:	4b15      	ldr	r3, [pc, #84]	; (80007c0 <_sbrk+0x60>)
 800076c:	1ad3      	subs	r3, r2, r3
 800076e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000770:	697b      	ldr	r3, [r7, #20]
 8000772:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000774:	4b13      	ldr	r3, [pc, #76]	; (80007c4 <_sbrk+0x64>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d102      	bne.n	8000782 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800077c:	4b11      	ldr	r3, [pc, #68]	; (80007c4 <_sbrk+0x64>)
 800077e:	4a12      	ldr	r2, [pc, #72]	; (80007c8 <_sbrk+0x68>)
 8000780:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000782:	4b10      	ldr	r3, [pc, #64]	; (80007c4 <_sbrk+0x64>)
 8000784:	681a      	ldr	r2, [r3, #0]
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	18d3      	adds	r3, r2, r3
 800078a:	693a      	ldr	r2, [r7, #16]
 800078c:	429a      	cmp	r2, r3
 800078e:	d207      	bcs.n	80007a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000790:	f002 fa98 	bl	8002cc4 <__errno>
 8000794:	0003      	movs	r3, r0
 8000796:	220c      	movs	r2, #12
 8000798:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800079a:	2301      	movs	r3, #1
 800079c:	425b      	negs	r3, r3
 800079e:	e009      	b.n	80007b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007a0:	4b08      	ldr	r3, [pc, #32]	; (80007c4 <_sbrk+0x64>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80007a6:	4b07      	ldr	r3, [pc, #28]	; (80007c4 <_sbrk+0x64>)
 80007a8:	681a      	ldr	r2, [r3, #0]
 80007aa:	687b      	ldr	r3, [r7, #4]
 80007ac:	18d2      	adds	r2, r2, r3
 80007ae:	4b05      	ldr	r3, [pc, #20]	; (80007c4 <_sbrk+0x64>)
 80007b0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80007b2:	68fb      	ldr	r3, [r7, #12]
}
 80007b4:	0018      	movs	r0, r3
 80007b6:	46bd      	mov	sp, r7
 80007b8:	b006      	add	sp, #24
 80007ba:	bd80      	pop	{r7, pc}
 80007bc:	20002000 	.word	0x20002000
 80007c0:	00000400 	.word	0x00000400
 80007c4:	20000164 	.word	0x20000164
 80007c8:	200002b8 	.word	0x200002b8

080007cc <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80007d0:	46c0      	nop			; (mov r8, r8)
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}
	...

080007d8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80007d8:	480d      	ldr	r0, [pc, #52]	; (8000810 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80007da:	4685      	mov	sp, r0
  
  /* Call the clock system initialization function.*/
  bl  SystemInit
 80007dc:	f7ff fff6 	bl	80007cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80007e0:	480c      	ldr	r0, [pc, #48]	; (8000814 <LoopForever+0x6>)
  ldr r1, =_edata
 80007e2:	490d      	ldr	r1, [pc, #52]	; (8000818 <LoopForever+0xa>)
  ldr r2, =_sidata
 80007e4:	4a0d      	ldr	r2, [pc, #52]	; (800081c <LoopForever+0xe>)
  movs r3, #0
 80007e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007e8:	e002      	b.n	80007f0 <LoopCopyDataInit>

080007ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007ee:	3304      	adds	r3, #4

080007f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007f4:	d3f9      	bcc.n	80007ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007f6:	4a0a      	ldr	r2, [pc, #40]	; (8000820 <LoopForever+0x12>)
  ldr r4, =_ebss
 80007f8:	4c0a      	ldr	r4, [pc, #40]	; (8000824 <LoopForever+0x16>)
  movs r3, #0
 80007fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007fc:	e001      	b.n	8000802 <LoopFillZerobss>

080007fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000800:	3204      	adds	r2, #4

08000802 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000802:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000804:	d3fb      	bcc.n	80007fe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000806:	f002 fa63 	bl	8002cd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800080a:	f7ff fd13 	bl	8000234 <main>

0800080e <LoopForever>:

LoopForever:
    b LoopForever
 800080e:	e7fe      	b.n	800080e <LoopForever>
  ldr   r0, =_estack
 8000810:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000814:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000818:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800081c:	08003668 	.word	0x08003668
  ldr r2, =_sbss
 8000820:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000824:	200002b4 	.word	0x200002b4

08000828 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000828:	e7fe      	b.n	8000828 <ADC1_COMP_IRQHandler>
	...

0800082c <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000830:	4b07      	ldr	r3, [pc, #28]	; (8000850 <HAL_Init+0x24>)
 8000832:	681a      	ldr	r2, [r3, #0]
 8000834:	4b06      	ldr	r3, [pc, #24]	; (8000850 <HAL_Init+0x24>)
 8000836:	2110      	movs	r1, #16
 8000838:	430a      	orrs	r2, r1
 800083a:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 800083c:	2000      	movs	r0, #0
 800083e:	f000 f809 	bl	8000854 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000842:	f7ff feb5 	bl	80005b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000846:	2300      	movs	r3, #0
}
 8000848:	0018      	movs	r0, r3
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	46c0      	nop			; (mov r8, r8)
 8000850:	40022000 	.word	0x40022000

08000854 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000854:	b590      	push	{r4, r7, lr}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800085c:	4b14      	ldr	r3, [pc, #80]	; (80008b0 <HAL_InitTick+0x5c>)
 800085e:	681c      	ldr	r4, [r3, #0]
 8000860:	4b14      	ldr	r3, [pc, #80]	; (80008b4 <HAL_InitTick+0x60>)
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	0019      	movs	r1, r3
 8000866:	23fa      	movs	r3, #250	; 0xfa
 8000868:	0098      	lsls	r0, r3, #2
 800086a:	f7ff fc57 	bl	800011c <__udivsi3>
 800086e:	0003      	movs	r3, r0
 8000870:	0019      	movs	r1, r3
 8000872:	0020      	movs	r0, r4
 8000874:	f7ff fc52 	bl	800011c <__udivsi3>
 8000878:	0003      	movs	r3, r0
 800087a:	0018      	movs	r0, r3
 800087c:	f000 f905 	bl	8000a8a <HAL_SYSTICK_Config>
 8000880:	1e03      	subs	r3, r0, #0
 8000882:	d001      	beq.n	8000888 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000884:	2301      	movs	r3, #1
 8000886:	e00f      	b.n	80008a8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	2b03      	cmp	r3, #3
 800088c:	d80b      	bhi.n	80008a6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800088e:	6879      	ldr	r1, [r7, #4]
 8000890:	2301      	movs	r3, #1
 8000892:	425b      	negs	r3, r3
 8000894:	2200      	movs	r2, #0
 8000896:	0018      	movs	r0, r3
 8000898:	f000 f8e2 	bl	8000a60 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800089c:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <HAL_InitTick+0x64>)
 800089e:	687a      	ldr	r2, [r7, #4]
 80008a0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80008a2:	2300      	movs	r3, #0
 80008a4:	e000      	b.n	80008a8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80008a6:	2301      	movs	r3, #1
}
 80008a8:	0018      	movs	r0, r3
 80008aa:	46bd      	mov	sp, r7
 80008ac:	b003      	add	sp, #12
 80008ae:	bd90      	pop	{r4, r7, pc}
 80008b0:	20000000 	.word	0x20000000
 80008b4:	20000008 	.word	0x20000008
 80008b8:	20000004 	.word	0x20000004

080008bc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80008c0:	4b05      	ldr	r3, [pc, #20]	; (80008d8 <HAL_IncTick+0x1c>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	001a      	movs	r2, r3
 80008c6:	4b05      	ldr	r3, [pc, #20]	; (80008dc <HAL_IncTick+0x20>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	18d2      	adds	r2, r2, r3
 80008cc:	4b03      	ldr	r3, [pc, #12]	; (80008dc <HAL_IncTick+0x20>)
 80008ce:	601a      	str	r2, [r3, #0]
}
 80008d0:	46c0      	nop			; (mov r8, r8)
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	46c0      	nop			; (mov r8, r8)
 80008d8:	20000008 	.word	0x20000008
 80008dc:	20000168 	.word	0x20000168

080008e0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  return uwTick;
 80008e4:	4b02      	ldr	r3, [pc, #8]	; (80008f0 <HAL_GetTick+0x10>)
 80008e6:	681b      	ldr	r3, [r3, #0]
}
 80008e8:	0018      	movs	r0, r3
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	46c0      	nop			; (mov r8, r8)
 80008f0:	20000168 	.word	0x20000168

080008f4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80008f4:	b580      	push	{r7, lr}
 80008f6:	b084      	sub	sp, #16
 80008f8:	af00      	add	r7, sp, #0
 80008fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80008fc:	f7ff fff0 	bl	80008e0 <HAL_GetTick>
 8000900:	0003      	movs	r3, r0
 8000902:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	3301      	adds	r3, #1
 800090c:	d005      	beq.n	800091a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800090e:	4b0a      	ldr	r3, [pc, #40]	; (8000938 <HAL_Delay+0x44>)
 8000910:	781b      	ldrb	r3, [r3, #0]
 8000912:	001a      	movs	r2, r3
 8000914:	68fb      	ldr	r3, [r7, #12]
 8000916:	189b      	adds	r3, r3, r2
 8000918:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800091a:	46c0      	nop			; (mov r8, r8)
 800091c:	f7ff ffe0 	bl	80008e0 <HAL_GetTick>
 8000920:	0002      	movs	r2, r0
 8000922:	68bb      	ldr	r3, [r7, #8]
 8000924:	1ad3      	subs	r3, r2, r3
 8000926:	68fa      	ldr	r2, [r7, #12]
 8000928:	429a      	cmp	r2, r3
 800092a:	d8f7      	bhi.n	800091c <HAL_Delay+0x28>
  {
  }
}
 800092c:	46c0      	nop			; (mov r8, r8)
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	b004      	add	sp, #16
 8000934:	bd80      	pop	{r7, pc}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	20000008 	.word	0x20000008

0800093c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800093c:	b590      	push	{r4, r7, lr}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	0002      	movs	r2, r0
 8000944:	6039      	str	r1, [r7, #0]
 8000946:	1dfb      	adds	r3, r7, #7
 8000948:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800094a:	1dfb      	adds	r3, r7, #7
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	2b7f      	cmp	r3, #127	; 0x7f
 8000950:	d828      	bhi.n	80009a4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000952:	4a2f      	ldr	r2, [pc, #188]	; (8000a10 <__NVIC_SetPriority+0xd4>)
 8000954:	1dfb      	adds	r3, r7, #7
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	b25b      	sxtb	r3, r3
 800095a:	089b      	lsrs	r3, r3, #2
 800095c:	33c0      	adds	r3, #192	; 0xc0
 800095e:	009b      	lsls	r3, r3, #2
 8000960:	589b      	ldr	r3, [r3, r2]
 8000962:	1dfa      	adds	r2, r7, #7
 8000964:	7812      	ldrb	r2, [r2, #0]
 8000966:	0011      	movs	r1, r2
 8000968:	2203      	movs	r2, #3
 800096a:	400a      	ands	r2, r1
 800096c:	00d2      	lsls	r2, r2, #3
 800096e:	21ff      	movs	r1, #255	; 0xff
 8000970:	4091      	lsls	r1, r2
 8000972:	000a      	movs	r2, r1
 8000974:	43d2      	mvns	r2, r2
 8000976:	401a      	ands	r2, r3
 8000978:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	019b      	lsls	r3, r3, #6
 800097e:	22ff      	movs	r2, #255	; 0xff
 8000980:	401a      	ands	r2, r3
 8000982:	1dfb      	adds	r3, r7, #7
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	0018      	movs	r0, r3
 8000988:	2303      	movs	r3, #3
 800098a:	4003      	ands	r3, r0
 800098c:	00db      	lsls	r3, r3, #3
 800098e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000990:	481f      	ldr	r0, [pc, #124]	; (8000a10 <__NVIC_SetPriority+0xd4>)
 8000992:	1dfb      	adds	r3, r7, #7
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	b25b      	sxtb	r3, r3
 8000998:	089b      	lsrs	r3, r3, #2
 800099a:	430a      	orrs	r2, r1
 800099c:	33c0      	adds	r3, #192	; 0xc0
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80009a2:	e031      	b.n	8000a08 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009a4:	4a1b      	ldr	r2, [pc, #108]	; (8000a14 <__NVIC_SetPriority+0xd8>)
 80009a6:	1dfb      	adds	r3, r7, #7
 80009a8:	781b      	ldrb	r3, [r3, #0]
 80009aa:	0019      	movs	r1, r3
 80009ac:	230f      	movs	r3, #15
 80009ae:	400b      	ands	r3, r1
 80009b0:	3b08      	subs	r3, #8
 80009b2:	089b      	lsrs	r3, r3, #2
 80009b4:	3306      	adds	r3, #6
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	18d3      	adds	r3, r2, r3
 80009ba:	3304      	adds	r3, #4
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	1dfa      	adds	r2, r7, #7
 80009c0:	7812      	ldrb	r2, [r2, #0]
 80009c2:	0011      	movs	r1, r2
 80009c4:	2203      	movs	r2, #3
 80009c6:	400a      	ands	r2, r1
 80009c8:	00d2      	lsls	r2, r2, #3
 80009ca:	21ff      	movs	r1, #255	; 0xff
 80009cc:	4091      	lsls	r1, r2
 80009ce:	000a      	movs	r2, r1
 80009d0:	43d2      	mvns	r2, r2
 80009d2:	401a      	ands	r2, r3
 80009d4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009d6:	683b      	ldr	r3, [r7, #0]
 80009d8:	019b      	lsls	r3, r3, #6
 80009da:	22ff      	movs	r2, #255	; 0xff
 80009dc:	401a      	ands	r2, r3
 80009de:	1dfb      	adds	r3, r7, #7
 80009e0:	781b      	ldrb	r3, [r3, #0]
 80009e2:	0018      	movs	r0, r3
 80009e4:	2303      	movs	r3, #3
 80009e6:	4003      	ands	r3, r0
 80009e8:	00db      	lsls	r3, r3, #3
 80009ea:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ec:	4809      	ldr	r0, [pc, #36]	; (8000a14 <__NVIC_SetPriority+0xd8>)
 80009ee:	1dfb      	adds	r3, r7, #7
 80009f0:	781b      	ldrb	r3, [r3, #0]
 80009f2:	001c      	movs	r4, r3
 80009f4:	230f      	movs	r3, #15
 80009f6:	4023      	ands	r3, r4
 80009f8:	3b08      	subs	r3, #8
 80009fa:	089b      	lsrs	r3, r3, #2
 80009fc:	430a      	orrs	r2, r1
 80009fe:	3306      	adds	r3, #6
 8000a00:	009b      	lsls	r3, r3, #2
 8000a02:	18c3      	adds	r3, r0, r3
 8000a04:	3304      	adds	r3, #4
 8000a06:	601a      	str	r2, [r3, #0]
}
 8000a08:	46c0      	nop			; (mov r8, r8)
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	b003      	add	sp, #12
 8000a0e:	bd90      	pop	{r4, r7, pc}
 8000a10:	e000e100 	.word	0xe000e100
 8000a14:	e000ed00 	.word	0xe000ed00

08000a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	1e5a      	subs	r2, r3, #1
 8000a24:	2380      	movs	r3, #128	; 0x80
 8000a26:	045b      	lsls	r3, r3, #17
 8000a28:	429a      	cmp	r2, r3
 8000a2a:	d301      	bcc.n	8000a30 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a2c:	2301      	movs	r3, #1
 8000a2e:	e010      	b.n	8000a52 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a30:	4b0a      	ldr	r3, [pc, #40]	; (8000a5c <SysTick_Config+0x44>)
 8000a32:	687a      	ldr	r2, [r7, #4]
 8000a34:	3a01      	subs	r2, #1
 8000a36:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a38:	2301      	movs	r3, #1
 8000a3a:	425b      	negs	r3, r3
 8000a3c:	2103      	movs	r1, #3
 8000a3e:	0018      	movs	r0, r3
 8000a40:	f7ff ff7c 	bl	800093c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a44:	4b05      	ldr	r3, [pc, #20]	; (8000a5c <SysTick_Config+0x44>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a4a:	4b04      	ldr	r3, [pc, #16]	; (8000a5c <SysTick_Config+0x44>)
 8000a4c:	2207      	movs	r2, #7
 8000a4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a50:	2300      	movs	r3, #0
}
 8000a52:	0018      	movs	r0, r3
 8000a54:	46bd      	mov	sp, r7
 8000a56:	b002      	add	sp, #8
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	e000e010 	.word	0xe000e010

08000a60 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	60b9      	str	r1, [r7, #8]
 8000a68:	607a      	str	r2, [r7, #4]
 8000a6a:	210f      	movs	r1, #15
 8000a6c:	187b      	adds	r3, r7, r1
 8000a6e:	1c02      	adds	r2, r0, #0
 8000a70:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a72:	68ba      	ldr	r2, [r7, #8]
 8000a74:	187b      	adds	r3, r7, r1
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	b25b      	sxtb	r3, r3
 8000a7a:	0011      	movs	r1, r2
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	f7ff ff5d 	bl	800093c <__NVIC_SetPriority>
}
 8000a82:	46c0      	nop			; (mov r8, r8)
 8000a84:	46bd      	mov	sp, r7
 8000a86:	b004      	add	sp, #16
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b082      	sub	sp, #8
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	0018      	movs	r0, r3
 8000a96:	f7ff ffbf 	bl	8000a18 <SysTick_Config>
 8000a9a:	0003      	movs	r3, r0
}
 8000a9c:	0018      	movs	r0, r3
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	b002      	add	sp, #8
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
 8000aac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ab2:	e14f      	b.n	8000d54 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000ab4:	683b      	ldr	r3, [r7, #0]
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	2101      	movs	r1, #1
 8000aba:	697a      	ldr	r2, [r7, #20]
 8000abc:	4091      	lsls	r1, r2
 8000abe:	000a      	movs	r2, r1
 8000ac0:	4013      	ands	r3, r2
 8000ac2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d100      	bne.n	8000acc <HAL_GPIO_Init+0x28>
 8000aca:	e140      	b.n	8000d4e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	2203      	movs	r2, #3
 8000ad2:	4013      	ands	r3, r2
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d005      	beq.n	8000ae4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	2203      	movs	r2, #3
 8000ade:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ae0:	2b02      	cmp	r3, #2
 8000ae2:	d130      	bne.n	8000b46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	005b      	lsls	r3, r3, #1
 8000aee:	2203      	movs	r2, #3
 8000af0:	409a      	lsls	r2, r3
 8000af2:	0013      	movs	r3, r2
 8000af4:	43da      	mvns	r2, r3
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	4013      	ands	r3, r2
 8000afa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	68da      	ldr	r2, [r3, #12]
 8000b00:	697b      	ldr	r3, [r7, #20]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	409a      	lsls	r2, r3
 8000b06:	0013      	movs	r3, r2
 8000b08:	693a      	ldr	r2, [r7, #16]
 8000b0a:	4313      	orrs	r3, r2
 8000b0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	693a      	ldr	r2, [r7, #16]
 8000b12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	685b      	ldr	r3, [r3, #4]
 8000b18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	697b      	ldr	r3, [r7, #20]
 8000b1e:	409a      	lsls	r2, r3
 8000b20:	0013      	movs	r3, r2
 8000b22:	43da      	mvns	r2, r3
 8000b24:	693b      	ldr	r3, [r7, #16]
 8000b26:	4013      	ands	r3, r2
 8000b28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b2a:	683b      	ldr	r3, [r7, #0]
 8000b2c:	685b      	ldr	r3, [r3, #4]
 8000b2e:	091b      	lsrs	r3, r3, #4
 8000b30:	2201      	movs	r2, #1
 8000b32:	401a      	ands	r2, r3
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	409a      	lsls	r2, r3
 8000b38:	0013      	movs	r3, r2
 8000b3a:	693a      	ldr	r2, [r7, #16]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	693a      	ldr	r2, [r7, #16]
 8000b44:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	2203      	movs	r2, #3
 8000b4c:	4013      	ands	r3, r2
 8000b4e:	2b03      	cmp	r3, #3
 8000b50:	d017      	beq.n	8000b82 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	68db      	ldr	r3, [r3, #12]
 8000b56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	005b      	lsls	r3, r3, #1
 8000b5c:	2203      	movs	r2, #3
 8000b5e:	409a      	lsls	r2, r3
 8000b60:	0013      	movs	r3, r2
 8000b62:	43da      	mvns	r2, r3
 8000b64:	693b      	ldr	r3, [r7, #16]
 8000b66:	4013      	ands	r3, r2
 8000b68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	689a      	ldr	r2, [r3, #8]
 8000b6e:	697b      	ldr	r3, [r7, #20]
 8000b70:	005b      	lsls	r3, r3, #1
 8000b72:	409a      	lsls	r2, r3
 8000b74:	0013      	movs	r3, r2
 8000b76:	693a      	ldr	r2, [r7, #16]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	693a      	ldr	r2, [r7, #16]
 8000b80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000b82:	683b      	ldr	r3, [r7, #0]
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	2203      	movs	r2, #3
 8000b88:	4013      	ands	r3, r2
 8000b8a:	2b02      	cmp	r3, #2
 8000b8c:	d123      	bne.n	8000bd6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000b8e:	697b      	ldr	r3, [r7, #20]
 8000b90:	08da      	lsrs	r2, r3, #3
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	3208      	adds	r2, #8
 8000b96:	0092      	lsls	r2, r2, #2
 8000b98:	58d3      	ldr	r3, [r2, r3]
 8000b9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000b9c:	697b      	ldr	r3, [r7, #20]
 8000b9e:	2207      	movs	r2, #7
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	009b      	lsls	r3, r3, #2
 8000ba4:	220f      	movs	r2, #15
 8000ba6:	409a      	lsls	r2, r3
 8000ba8:	0013      	movs	r3, r2
 8000baa:	43da      	mvns	r2, r3
 8000bac:	693b      	ldr	r3, [r7, #16]
 8000bae:	4013      	ands	r3, r2
 8000bb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000bb2:	683b      	ldr	r3, [r7, #0]
 8000bb4:	691a      	ldr	r2, [r3, #16]
 8000bb6:	697b      	ldr	r3, [r7, #20]
 8000bb8:	2107      	movs	r1, #7
 8000bba:	400b      	ands	r3, r1
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	409a      	lsls	r2, r3
 8000bc0:	0013      	movs	r3, r2
 8000bc2:	693a      	ldr	r2, [r7, #16]
 8000bc4:	4313      	orrs	r3, r2
 8000bc6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000bc8:	697b      	ldr	r3, [r7, #20]
 8000bca:	08da      	lsrs	r2, r3, #3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	3208      	adds	r2, #8
 8000bd0:	0092      	lsls	r2, r2, #2
 8000bd2:	6939      	ldr	r1, [r7, #16]
 8000bd4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000bdc:	697b      	ldr	r3, [r7, #20]
 8000bde:	005b      	lsls	r3, r3, #1
 8000be0:	2203      	movs	r2, #3
 8000be2:	409a      	lsls	r2, r3
 8000be4:	0013      	movs	r3, r2
 8000be6:	43da      	mvns	r2, r3
 8000be8:	693b      	ldr	r3, [r7, #16]
 8000bea:	4013      	ands	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000bee:	683b      	ldr	r3, [r7, #0]
 8000bf0:	685b      	ldr	r3, [r3, #4]
 8000bf2:	2203      	movs	r2, #3
 8000bf4:	401a      	ands	r2, r3
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	005b      	lsls	r3, r3, #1
 8000bfa:	409a      	lsls	r2, r3
 8000bfc:	0013      	movs	r3, r2
 8000bfe:	693a      	ldr	r2, [r7, #16]
 8000c00:	4313      	orrs	r3, r2
 8000c02:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	693a      	ldr	r2, [r7, #16]
 8000c08:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685a      	ldr	r2, [r3, #4]
 8000c0e:	23c0      	movs	r3, #192	; 0xc0
 8000c10:	029b      	lsls	r3, r3, #10
 8000c12:	4013      	ands	r3, r2
 8000c14:	d100      	bne.n	8000c18 <HAL_GPIO_Init+0x174>
 8000c16:	e09a      	b.n	8000d4e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c18:	4b54      	ldr	r3, [pc, #336]	; (8000d6c <HAL_GPIO_Init+0x2c8>)
 8000c1a:	699a      	ldr	r2, [r3, #24]
 8000c1c:	4b53      	ldr	r3, [pc, #332]	; (8000d6c <HAL_GPIO_Init+0x2c8>)
 8000c1e:	2101      	movs	r1, #1
 8000c20:	430a      	orrs	r2, r1
 8000c22:	619a      	str	r2, [r3, #24]
 8000c24:	4b51      	ldr	r3, [pc, #324]	; (8000d6c <HAL_GPIO_Init+0x2c8>)
 8000c26:	699b      	ldr	r3, [r3, #24]
 8000c28:	2201      	movs	r2, #1
 8000c2a:	4013      	ands	r3, r2
 8000c2c:	60bb      	str	r3, [r7, #8]
 8000c2e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000c30:	4a4f      	ldr	r2, [pc, #316]	; (8000d70 <HAL_GPIO_Init+0x2cc>)
 8000c32:	697b      	ldr	r3, [r7, #20]
 8000c34:	089b      	lsrs	r3, r3, #2
 8000c36:	3302      	adds	r3, #2
 8000c38:	009b      	lsls	r3, r3, #2
 8000c3a:	589b      	ldr	r3, [r3, r2]
 8000c3c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000c3e:	697b      	ldr	r3, [r7, #20]
 8000c40:	2203      	movs	r2, #3
 8000c42:	4013      	ands	r3, r2
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	220f      	movs	r2, #15
 8000c48:	409a      	lsls	r2, r3
 8000c4a:	0013      	movs	r3, r2
 8000c4c:	43da      	mvns	r2, r3
 8000c4e:	693b      	ldr	r3, [r7, #16]
 8000c50:	4013      	ands	r3, r2
 8000c52:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000c54:	687a      	ldr	r2, [r7, #4]
 8000c56:	2390      	movs	r3, #144	; 0x90
 8000c58:	05db      	lsls	r3, r3, #23
 8000c5a:	429a      	cmp	r2, r3
 8000c5c:	d013      	beq.n	8000c86 <HAL_GPIO_Init+0x1e2>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	4a44      	ldr	r2, [pc, #272]	; (8000d74 <HAL_GPIO_Init+0x2d0>)
 8000c62:	4293      	cmp	r3, r2
 8000c64:	d00d      	beq.n	8000c82 <HAL_GPIO_Init+0x1de>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4a43      	ldr	r2, [pc, #268]	; (8000d78 <HAL_GPIO_Init+0x2d4>)
 8000c6a:	4293      	cmp	r3, r2
 8000c6c:	d007      	beq.n	8000c7e <HAL_GPIO_Init+0x1da>
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	4a42      	ldr	r2, [pc, #264]	; (8000d7c <HAL_GPIO_Init+0x2d8>)
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d101      	bne.n	8000c7a <HAL_GPIO_Init+0x1d6>
 8000c76:	2303      	movs	r3, #3
 8000c78:	e006      	b.n	8000c88 <HAL_GPIO_Init+0x1e4>
 8000c7a:	2305      	movs	r3, #5
 8000c7c:	e004      	b.n	8000c88 <HAL_GPIO_Init+0x1e4>
 8000c7e:	2302      	movs	r3, #2
 8000c80:	e002      	b.n	8000c88 <HAL_GPIO_Init+0x1e4>
 8000c82:	2301      	movs	r3, #1
 8000c84:	e000      	b.n	8000c88 <HAL_GPIO_Init+0x1e4>
 8000c86:	2300      	movs	r3, #0
 8000c88:	697a      	ldr	r2, [r7, #20]
 8000c8a:	2103      	movs	r1, #3
 8000c8c:	400a      	ands	r2, r1
 8000c8e:	0092      	lsls	r2, r2, #2
 8000c90:	4093      	lsls	r3, r2
 8000c92:	693a      	ldr	r2, [r7, #16]
 8000c94:	4313      	orrs	r3, r2
 8000c96:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000c98:	4935      	ldr	r1, [pc, #212]	; (8000d70 <HAL_GPIO_Init+0x2cc>)
 8000c9a:	697b      	ldr	r3, [r7, #20]
 8000c9c:	089b      	lsrs	r3, r3, #2
 8000c9e:	3302      	adds	r3, #2
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ca6:	4b36      	ldr	r3, [pc, #216]	; (8000d80 <HAL_GPIO_Init+0x2dc>)
 8000ca8:	689b      	ldr	r3, [r3, #8]
 8000caa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	43da      	mvns	r2, r3
 8000cb0:	693b      	ldr	r3, [r7, #16]
 8000cb2:	4013      	ands	r3, r2
 8000cb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	685a      	ldr	r2, [r3, #4]
 8000cba:	2380      	movs	r3, #128	; 0x80
 8000cbc:	035b      	lsls	r3, r3, #13
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	d003      	beq.n	8000cca <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000cc2:	693a      	ldr	r2, [r7, #16]
 8000cc4:	68fb      	ldr	r3, [r7, #12]
 8000cc6:	4313      	orrs	r3, r2
 8000cc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000cca:	4b2d      	ldr	r3, [pc, #180]	; (8000d80 <HAL_GPIO_Init+0x2dc>)
 8000ccc:	693a      	ldr	r2, [r7, #16]
 8000cce:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000cd0:	4b2b      	ldr	r3, [pc, #172]	; (8000d80 <HAL_GPIO_Init+0x2dc>)
 8000cd2:	68db      	ldr	r3, [r3, #12]
 8000cd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	43da      	mvns	r2, r3
 8000cda:	693b      	ldr	r3, [r7, #16]
 8000cdc:	4013      	ands	r3, r2
 8000cde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	685a      	ldr	r2, [r3, #4]
 8000ce4:	2380      	movs	r3, #128	; 0x80
 8000ce6:	039b      	lsls	r3, r3, #14
 8000ce8:	4013      	ands	r3, r2
 8000cea:	d003      	beq.n	8000cf4 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000cec:	693a      	ldr	r2, [r7, #16]
 8000cee:	68fb      	ldr	r3, [r7, #12]
 8000cf0:	4313      	orrs	r3, r2
 8000cf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000cf4:	4b22      	ldr	r3, [pc, #136]	; (8000d80 <HAL_GPIO_Init+0x2dc>)
 8000cf6:	693a      	ldr	r2, [r7, #16]
 8000cf8:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8000cfa:	4b21      	ldr	r3, [pc, #132]	; (8000d80 <HAL_GPIO_Init+0x2dc>)
 8000cfc:	685b      	ldr	r3, [r3, #4]
 8000cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d00:	68fb      	ldr	r3, [r7, #12]
 8000d02:	43da      	mvns	r2, r3
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	4013      	ands	r3, r2
 8000d08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000d0a:	683b      	ldr	r3, [r7, #0]
 8000d0c:	685a      	ldr	r2, [r3, #4]
 8000d0e:	2380      	movs	r3, #128	; 0x80
 8000d10:	029b      	lsls	r3, r3, #10
 8000d12:	4013      	ands	r3, r2
 8000d14:	d003      	beq.n	8000d1e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	4313      	orrs	r3, r2
 8000d1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d1e:	4b18      	ldr	r3, [pc, #96]	; (8000d80 <HAL_GPIO_Init+0x2dc>)
 8000d20:	693a      	ldr	r2, [r7, #16]
 8000d22:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8000d24:	4b16      	ldr	r3, [pc, #88]	; (8000d80 <HAL_GPIO_Init+0x2dc>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000d2a:	68fb      	ldr	r3, [r7, #12]
 8000d2c:	43da      	mvns	r2, r3
 8000d2e:	693b      	ldr	r3, [r7, #16]
 8000d30:	4013      	ands	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000d34:	683b      	ldr	r3, [r7, #0]
 8000d36:	685a      	ldr	r2, [r3, #4]
 8000d38:	2380      	movs	r3, #128	; 0x80
 8000d3a:	025b      	lsls	r3, r3, #9
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	d003      	beq.n	8000d48 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000d40:	693a      	ldr	r2, [r7, #16]
 8000d42:	68fb      	ldr	r3, [r7, #12]
 8000d44:	4313      	orrs	r3, r2
 8000d46:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d48:	4b0d      	ldr	r3, [pc, #52]	; (8000d80 <HAL_GPIO_Init+0x2dc>)
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8000d4e:	697b      	ldr	r3, [r7, #20]
 8000d50:	3301      	adds	r3, #1
 8000d52:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	697b      	ldr	r3, [r7, #20]
 8000d5a:	40da      	lsrs	r2, r3
 8000d5c:	1e13      	subs	r3, r2, #0
 8000d5e:	d000      	beq.n	8000d62 <HAL_GPIO_Init+0x2be>
 8000d60:	e6a8      	b.n	8000ab4 <HAL_GPIO_Init+0x10>
  } 
}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	46c0      	nop			; (mov r8, r8)
 8000d66:	46bd      	mov	sp, r7
 8000d68:	b006      	add	sp, #24
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	40021000 	.word	0x40021000
 8000d70:	40010000 	.word	0x40010000
 8000d74:	48000400 	.word	0x48000400
 8000d78:	48000800 	.word	0x48000800
 8000d7c:	48000c00 	.word	0x48000c00
 8000d80:	40010400 	.word	0x40010400

08000d84 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
 8000d8c:	0008      	movs	r0, r1
 8000d8e:	0011      	movs	r1, r2
 8000d90:	1cbb      	adds	r3, r7, #2
 8000d92:	1c02      	adds	r2, r0, #0
 8000d94:	801a      	strh	r2, [r3, #0]
 8000d96:	1c7b      	adds	r3, r7, #1
 8000d98:	1c0a      	adds	r2, r1, #0
 8000d9a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d9c:	1c7b      	adds	r3, r7, #1
 8000d9e:	781b      	ldrb	r3, [r3, #0]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d004      	beq.n	8000dae <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000da4:	1cbb      	adds	r3, r7, #2
 8000da6:	881a      	ldrh	r2, [r3, #0]
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000dac:	e003      	b.n	8000db6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000dae:	1cbb      	adds	r3, r7, #2
 8000db0:	881a      	ldrh	r2, [r3, #0]
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000db6:	46c0      	nop			; (mov r8, r8)
 8000db8:	46bd      	mov	sp, r7
 8000dba:	b002      	add	sp, #8
 8000dbc:	bd80      	pop	{r7, pc}
	...

08000dc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b088      	sub	sp, #32
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d101      	bne.n	8000dd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	e301      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	2201      	movs	r2, #1
 8000dd8:	4013      	ands	r3, r2
 8000dda:	d100      	bne.n	8000dde <HAL_RCC_OscConfig+0x1e>
 8000ddc:	e08d      	b.n	8000efa <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000dde:	4bc3      	ldr	r3, [pc, #780]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000de0:	685b      	ldr	r3, [r3, #4]
 8000de2:	220c      	movs	r2, #12
 8000de4:	4013      	ands	r3, r2
 8000de6:	2b04      	cmp	r3, #4
 8000de8:	d00e      	beq.n	8000e08 <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000dea:	4bc0      	ldr	r3, [pc, #768]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	220c      	movs	r2, #12
 8000df0:	4013      	ands	r3, r2
 8000df2:	2b08      	cmp	r3, #8
 8000df4:	d116      	bne.n	8000e24 <HAL_RCC_OscConfig+0x64>
 8000df6:	4bbd      	ldr	r3, [pc, #756]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000df8:	685a      	ldr	r2, [r3, #4]
 8000dfa:	2380      	movs	r3, #128	; 0x80
 8000dfc:	025b      	lsls	r3, r3, #9
 8000dfe:	401a      	ands	r2, r3
 8000e00:	2380      	movs	r3, #128	; 0x80
 8000e02:	025b      	lsls	r3, r3, #9
 8000e04:	429a      	cmp	r2, r3
 8000e06:	d10d      	bne.n	8000e24 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e08:	4bb8      	ldr	r3, [pc, #736]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e0a:	681a      	ldr	r2, [r3, #0]
 8000e0c:	2380      	movs	r3, #128	; 0x80
 8000e0e:	029b      	lsls	r3, r3, #10
 8000e10:	4013      	ands	r3, r2
 8000e12:	d100      	bne.n	8000e16 <HAL_RCC_OscConfig+0x56>
 8000e14:	e070      	b.n	8000ef8 <HAL_RCC_OscConfig+0x138>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	685b      	ldr	r3, [r3, #4]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d000      	beq.n	8000e20 <HAL_RCC_OscConfig+0x60>
 8000e1e:	e06b      	b.n	8000ef8 <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000e20:	2301      	movs	r3, #1
 8000e22:	e2d8      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d107      	bne.n	8000e3c <HAL_RCC_OscConfig+0x7c>
 8000e2c:	4baf      	ldr	r3, [pc, #700]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	4bae      	ldr	r3, [pc, #696]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e32:	2180      	movs	r1, #128	; 0x80
 8000e34:	0249      	lsls	r1, r1, #9
 8000e36:	430a      	orrs	r2, r1
 8000e38:	601a      	str	r2, [r3, #0]
 8000e3a:	e02f      	b.n	8000e9c <HAL_RCC_OscConfig+0xdc>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	685b      	ldr	r3, [r3, #4]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d10c      	bne.n	8000e5e <HAL_RCC_OscConfig+0x9e>
 8000e44:	4ba9      	ldr	r3, [pc, #676]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e46:	681a      	ldr	r2, [r3, #0]
 8000e48:	4ba8      	ldr	r3, [pc, #672]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e4a:	49a9      	ldr	r1, [pc, #676]	; (80010f0 <HAL_RCC_OscConfig+0x330>)
 8000e4c:	400a      	ands	r2, r1
 8000e4e:	601a      	str	r2, [r3, #0]
 8000e50:	4ba6      	ldr	r3, [pc, #664]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	4ba5      	ldr	r3, [pc, #660]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e56:	49a7      	ldr	r1, [pc, #668]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e58:	400a      	ands	r2, r1
 8000e5a:	601a      	str	r2, [r3, #0]
 8000e5c:	e01e      	b.n	8000e9c <HAL_RCC_OscConfig+0xdc>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	2b05      	cmp	r3, #5
 8000e64:	d10e      	bne.n	8000e84 <HAL_RCC_OscConfig+0xc4>
 8000e66:	4ba1      	ldr	r3, [pc, #644]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	4ba0      	ldr	r3, [pc, #640]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e6c:	2180      	movs	r1, #128	; 0x80
 8000e6e:	02c9      	lsls	r1, r1, #11
 8000e70:	430a      	orrs	r2, r1
 8000e72:	601a      	str	r2, [r3, #0]
 8000e74:	4b9d      	ldr	r3, [pc, #628]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	4b9c      	ldr	r3, [pc, #624]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e7a:	2180      	movs	r1, #128	; 0x80
 8000e7c:	0249      	lsls	r1, r1, #9
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	e00b      	b.n	8000e9c <HAL_RCC_OscConfig+0xdc>
 8000e84:	4b99      	ldr	r3, [pc, #612]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	4b98      	ldr	r3, [pc, #608]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e8a:	4999      	ldr	r1, [pc, #612]	; (80010f0 <HAL_RCC_OscConfig+0x330>)
 8000e8c:	400a      	ands	r2, r1
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	4b96      	ldr	r3, [pc, #600]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	4b95      	ldr	r3, [pc, #596]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000e96:	4997      	ldr	r1, [pc, #604]	; (80010f4 <HAL_RCC_OscConfig+0x334>)
 8000e98:	400a      	ands	r2, r1
 8000e9a:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	685b      	ldr	r3, [r3, #4]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d014      	beq.n	8000ece <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea4:	f7ff fd1c 	bl	80008e0 <HAL_GetTick>
 8000ea8:	0003      	movs	r3, r0
 8000eaa:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000eac:	e008      	b.n	8000ec0 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000eae:	f7ff fd17 	bl	80008e0 <HAL_GetTick>
 8000eb2:	0002      	movs	r2, r0
 8000eb4:	69bb      	ldr	r3, [r7, #24]
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	2b64      	cmp	r3, #100	; 0x64
 8000eba:	d901      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	e28a      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ec0:	4b8a      	ldr	r3, [pc, #552]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	029b      	lsls	r3, r3, #10
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d0f0      	beq.n	8000eae <HAL_RCC_OscConfig+0xee>
 8000ecc:	e015      	b.n	8000efa <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ece:	f7ff fd07 	bl	80008e0 <HAL_GetTick>
 8000ed2:	0003      	movs	r3, r0
 8000ed4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ed6:	e008      	b.n	8000eea <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ed8:	f7ff fd02 	bl	80008e0 <HAL_GetTick>
 8000edc:	0002      	movs	r2, r0
 8000ede:	69bb      	ldr	r3, [r7, #24]
 8000ee0:	1ad3      	subs	r3, r2, r3
 8000ee2:	2b64      	cmp	r3, #100	; 0x64
 8000ee4:	d901      	bls.n	8000eea <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	e275      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eea:	4b80      	ldr	r3, [pc, #512]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000eec:	681a      	ldr	r2, [r3, #0]
 8000eee:	2380      	movs	r3, #128	; 0x80
 8000ef0:	029b      	lsls	r3, r3, #10
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	d1f0      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x118>
 8000ef6:	e000      	b.n	8000efa <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ef8:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	2202      	movs	r2, #2
 8000f00:	4013      	ands	r3, r2
 8000f02:	d100      	bne.n	8000f06 <HAL_RCC_OscConfig+0x146>
 8000f04:	e069      	b.n	8000fda <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f06:	4b79      	ldr	r3, [pc, #484]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	220c      	movs	r2, #12
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	d00b      	beq.n	8000f28 <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f10:	4b76      	ldr	r3, [pc, #472]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	220c      	movs	r2, #12
 8000f16:	4013      	ands	r3, r2
 8000f18:	2b08      	cmp	r3, #8
 8000f1a:	d11c      	bne.n	8000f56 <HAL_RCC_OscConfig+0x196>
 8000f1c:	4b73      	ldr	r3, [pc, #460]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000f1e:	685a      	ldr	r2, [r3, #4]
 8000f20:	2380      	movs	r3, #128	; 0x80
 8000f22:	025b      	lsls	r3, r3, #9
 8000f24:	4013      	ands	r3, r2
 8000f26:	d116      	bne.n	8000f56 <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f28:	4b70      	ldr	r3, [pc, #448]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	4013      	ands	r3, r2
 8000f30:	d005      	beq.n	8000f3e <HAL_RCC_OscConfig+0x17e>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	68db      	ldr	r3, [r3, #12]
 8000f36:	2b01      	cmp	r3, #1
 8000f38:	d001      	beq.n	8000f3e <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	e24b      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f3e:	4b6b      	ldr	r3, [pc, #428]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	22f8      	movs	r2, #248	; 0xf8
 8000f44:	4393      	bics	r3, r2
 8000f46:	0019      	movs	r1, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	691b      	ldr	r3, [r3, #16]
 8000f4c:	00da      	lsls	r2, r3, #3
 8000f4e:	4b67      	ldr	r3, [pc, #412]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000f50:	430a      	orrs	r2, r1
 8000f52:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f54:	e041      	b.n	8000fda <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	68db      	ldr	r3, [r3, #12]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d024      	beq.n	8000fa8 <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000f5e:	4b63      	ldr	r3, [pc, #396]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000f60:	681a      	ldr	r2, [r3, #0]
 8000f62:	4b62      	ldr	r3, [pc, #392]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000f64:	2101      	movs	r1, #1
 8000f66:	430a      	orrs	r2, r1
 8000f68:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f6a:	f7ff fcb9 	bl	80008e0 <HAL_GetTick>
 8000f6e:	0003      	movs	r3, r0
 8000f70:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f72:	e008      	b.n	8000f86 <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f74:	f7ff fcb4 	bl	80008e0 <HAL_GetTick>
 8000f78:	0002      	movs	r2, r0
 8000f7a:	69bb      	ldr	r3, [r7, #24]
 8000f7c:	1ad3      	subs	r3, r2, r3
 8000f7e:	2b02      	cmp	r3, #2
 8000f80:	d901      	bls.n	8000f86 <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000f82:	2303      	movs	r3, #3
 8000f84:	e227      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000f86:	4b59      	ldr	r3, [pc, #356]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	4013      	ands	r3, r2
 8000f8e:	d0f1      	beq.n	8000f74 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f90:	4b56      	ldr	r3, [pc, #344]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	22f8      	movs	r2, #248	; 0xf8
 8000f96:	4393      	bics	r3, r2
 8000f98:	0019      	movs	r1, r3
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	691b      	ldr	r3, [r3, #16]
 8000f9e:	00da      	lsls	r2, r3, #3
 8000fa0:	4b52      	ldr	r3, [pc, #328]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000fa2:	430a      	orrs	r2, r1
 8000fa4:	601a      	str	r2, [r3, #0]
 8000fa6:	e018      	b.n	8000fda <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000fa8:	4b50      	ldr	r3, [pc, #320]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000faa:	681a      	ldr	r2, [r3, #0]
 8000fac:	4b4f      	ldr	r3, [pc, #316]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000fae:	2101      	movs	r1, #1
 8000fb0:	438a      	bics	r2, r1
 8000fb2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb4:	f7ff fc94 	bl	80008e0 <HAL_GetTick>
 8000fb8:	0003      	movs	r3, r0
 8000fba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fbc:	e008      	b.n	8000fd0 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000fbe:	f7ff fc8f 	bl	80008e0 <HAL_GetTick>
 8000fc2:	0002      	movs	r2, r0
 8000fc4:	69bb      	ldr	r3, [r7, #24]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e202      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000fd0:	4b46      	ldr	r3, [pc, #280]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2202      	movs	r2, #2
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	d1f1      	bne.n	8000fbe <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	2208      	movs	r2, #8
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	d036      	beq.n	8001052 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	69db      	ldr	r3, [r3, #28]
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d019      	beq.n	8001020 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000fec:	4b3f      	ldr	r3, [pc, #252]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000fee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000ff0:	4b3e      	ldr	r3, [pc, #248]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8000ff2:	2101      	movs	r1, #1
 8000ff4:	430a      	orrs	r2, r1
 8000ff6:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ff8:	f7ff fc72 	bl	80008e0 <HAL_GetTick>
 8000ffc:	0003      	movs	r3, r0
 8000ffe:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001000:	e008      	b.n	8001014 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001002:	f7ff fc6d 	bl	80008e0 <HAL_GetTick>
 8001006:	0002      	movs	r2, r0
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	1ad3      	subs	r3, r2, r3
 800100c:	2b02      	cmp	r3, #2
 800100e:	d901      	bls.n	8001014 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001010:	2303      	movs	r3, #3
 8001012:	e1e0      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001014:	4b35      	ldr	r3, [pc, #212]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8001016:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001018:	2202      	movs	r2, #2
 800101a:	4013      	ands	r3, r2
 800101c:	d0f1      	beq.n	8001002 <HAL_RCC_OscConfig+0x242>
 800101e:	e018      	b.n	8001052 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001020:	4b32      	ldr	r3, [pc, #200]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8001022:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001024:	4b31      	ldr	r3, [pc, #196]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8001026:	2101      	movs	r1, #1
 8001028:	438a      	bics	r2, r1
 800102a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800102c:	f7ff fc58 	bl	80008e0 <HAL_GetTick>
 8001030:	0003      	movs	r3, r0
 8001032:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001034:	e008      	b.n	8001048 <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001036:	f7ff fc53 	bl	80008e0 <HAL_GetTick>
 800103a:	0002      	movs	r2, r0
 800103c:	69bb      	ldr	r3, [r7, #24]
 800103e:	1ad3      	subs	r3, r2, r3
 8001040:	2b02      	cmp	r3, #2
 8001042:	d901      	bls.n	8001048 <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001044:	2303      	movs	r3, #3
 8001046:	e1c6      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001048:	4b28      	ldr	r3, [pc, #160]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 800104a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104c:	2202      	movs	r2, #2
 800104e:	4013      	ands	r3, r2
 8001050:	d1f1      	bne.n	8001036 <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	2204      	movs	r2, #4
 8001058:	4013      	ands	r3, r2
 800105a:	d100      	bne.n	800105e <HAL_RCC_OscConfig+0x29e>
 800105c:	e0b4      	b.n	80011c8 <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 800105e:	201f      	movs	r0, #31
 8001060:	183b      	adds	r3, r7, r0
 8001062:	2200      	movs	r2, #0
 8001064:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001066:	4b21      	ldr	r3, [pc, #132]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8001068:	69da      	ldr	r2, [r3, #28]
 800106a:	2380      	movs	r3, #128	; 0x80
 800106c:	055b      	lsls	r3, r3, #21
 800106e:	4013      	ands	r3, r2
 8001070:	d110      	bne.n	8001094 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001072:	4b1e      	ldr	r3, [pc, #120]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8001074:	69da      	ldr	r2, [r3, #28]
 8001076:	4b1d      	ldr	r3, [pc, #116]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8001078:	2180      	movs	r1, #128	; 0x80
 800107a:	0549      	lsls	r1, r1, #21
 800107c:	430a      	orrs	r2, r1
 800107e:	61da      	str	r2, [r3, #28]
 8001080:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 8001082:	69da      	ldr	r2, [r3, #28]
 8001084:	2380      	movs	r3, #128	; 0x80
 8001086:	055b      	lsls	r3, r3, #21
 8001088:	4013      	ands	r3, r2
 800108a:	60fb      	str	r3, [r7, #12]
 800108c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800108e:	183b      	adds	r3, r7, r0
 8001090:	2201      	movs	r2, #1
 8001092:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001094:	4b18      	ldr	r3, [pc, #96]	; (80010f8 <HAL_RCC_OscConfig+0x338>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	2380      	movs	r3, #128	; 0x80
 800109a:	005b      	lsls	r3, r3, #1
 800109c:	4013      	ands	r3, r2
 800109e:	d11a      	bne.n	80010d6 <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80010a0:	4b15      	ldr	r3, [pc, #84]	; (80010f8 <HAL_RCC_OscConfig+0x338>)
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	4b14      	ldr	r3, [pc, #80]	; (80010f8 <HAL_RCC_OscConfig+0x338>)
 80010a6:	2180      	movs	r1, #128	; 0x80
 80010a8:	0049      	lsls	r1, r1, #1
 80010aa:	430a      	orrs	r2, r1
 80010ac:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010ae:	f7ff fc17 	bl	80008e0 <HAL_GetTick>
 80010b2:	0003      	movs	r3, r0
 80010b4:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010b6:	e008      	b.n	80010ca <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80010b8:	f7ff fc12 	bl	80008e0 <HAL_GetTick>
 80010bc:	0002      	movs	r2, r0
 80010be:	69bb      	ldr	r3, [r7, #24]
 80010c0:	1ad3      	subs	r3, r2, r3
 80010c2:	2b64      	cmp	r3, #100	; 0x64
 80010c4:	d901      	bls.n	80010ca <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 80010c6:	2303      	movs	r3, #3
 80010c8:	e185      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80010ca:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <HAL_RCC_OscConfig+0x338>)
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	2380      	movs	r3, #128	; 0x80
 80010d0:	005b      	lsls	r3, r3, #1
 80010d2:	4013      	ands	r3, r2
 80010d4:	d0f0      	beq.n	80010b8 <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	2b01      	cmp	r3, #1
 80010dc:	d10e      	bne.n	80010fc <HAL_RCC_OscConfig+0x33c>
 80010de:	4b03      	ldr	r3, [pc, #12]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 80010e0:	6a1a      	ldr	r2, [r3, #32]
 80010e2:	4b02      	ldr	r3, [pc, #8]	; (80010ec <HAL_RCC_OscConfig+0x32c>)
 80010e4:	2101      	movs	r1, #1
 80010e6:	430a      	orrs	r2, r1
 80010e8:	621a      	str	r2, [r3, #32]
 80010ea:	e035      	b.n	8001158 <HAL_RCC_OscConfig+0x398>
 80010ec:	40021000 	.word	0x40021000
 80010f0:	fffeffff 	.word	0xfffeffff
 80010f4:	fffbffff 	.word	0xfffbffff
 80010f8:	40007000 	.word	0x40007000
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	689b      	ldr	r3, [r3, #8]
 8001100:	2b00      	cmp	r3, #0
 8001102:	d10c      	bne.n	800111e <HAL_RCC_OscConfig+0x35e>
 8001104:	4bb6      	ldr	r3, [pc, #728]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001106:	6a1a      	ldr	r2, [r3, #32]
 8001108:	4bb5      	ldr	r3, [pc, #724]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800110a:	2101      	movs	r1, #1
 800110c:	438a      	bics	r2, r1
 800110e:	621a      	str	r2, [r3, #32]
 8001110:	4bb3      	ldr	r3, [pc, #716]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001112:	6a1a      	ldr	r2, [r3, #32]
 8001114:	4bb2      	ldr	r3, [pc, #712]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001116:	2104      	movs	r1, #4
 8001118:	438a      	bics	r2, r1
 800111a:	621a      	str	r2, [r3, #32]
 800111c:	e01c      	b.n	8001158 <HAL_RCC_OscConfig+0x398>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	689b      	ldr	r3, [r3, #8]
 8001122:	2b05      	cmp	r3, #5
 8001124:	d10c      	bne.n	8001140 <HAL_RCC_OscConfig+0x380>
 8001126:	4bae      	ldr	r3, [pc, #696]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001128:	6a1a      	ldr	r2, [r3, #32]
 800112a:	4bad      	ldr	r3, [pc, #692]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800112c:	2104      	movs	r1, #4
 800112e:	430a      	orrs	r2, r1
 8001130:	621a      	str	r2, [r3, #32]
 8001132:	4bab      	ldr	r3, [pc, #684]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001134:	6a1a      	ldr	r2, [r3, #32]
 8001136:	4baa      	ldr	r3, [pc, #680]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001138:	2101      	movs	r1, #1
 800113a:	430a      	orrs	r2, r1
 800113c:	621a      	str	r2, [r3, #32]
 800113e:	e00b      	b.n	8001158 <HAL_RCC_OscConfig+0x398>
 8001140:	4ba7      	ldr	r3, [pc, #668]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001142:	6a1a      	ldr	r2, [r3, #32]
 8001144:	4ba6      	ldr	r3, [pc, #664]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001146:	2101      	movs	r1, #1
 8001148:	438a      	bics	r2, r1
 800114a:	621a      	str	r2, [r3, #32]
 800114c:	4ba4      	ldr	r3, [pc, #656]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800114e:	6a1a      	ldr	r2, [r3, #32]
 8001150:	4ba3      	ldr	r3, [pc, #652]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001152:	2104      	movs	r1, #4
 8001154:	438a      	bics	r2, r1
 8001156:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d014      	beq.n	800118a <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001160:	f7ff fbbe 	bl	80008e0 <HAL_GetTick>
 8001164:	0003      	movs	r3, r0
 8001166:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001168:	e009      	b.n	800117e <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800116a:	f7ff fbb9 	bl	80008e0 <HAL_GetTick>
 800116e:	0002      	movs	r2, r0
 8001170:	69bb      	ldr	r3, [r7, #24]
 8001172:	1ad3      	subs	r3, r2, r3
 8001174:	4a9b      	ldr	r2, [pc, #620]	; (80013e4 <HAL_RCC_OscConfig+0x624>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e12b      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800117e:	4b98      	ldr	r3, [pc, #608]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001180:	6a1b      	ldr	r3, [r3, #32]
 8001182:	2202      	movs	r2, #2
 8001184:	4013      	ands	r3, r2
 8001186:	d0f0      	beq.n	800116a <HAL_RCC_OscConfig+0x3aa>
 8001188:	e013      	b.n	80011b2 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800118a:	f7ff fba9 	bl	80008e0 <HAL_GetTick>
 800118e:	0003      	movs	r3, r0
 8001190:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001192:	e009      	b.n	80011a8 <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001194:	f7ff fba4 	bl	80008e0 <HAL_GetTick>
 8001198:	0002      	movs	r2, r0
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	4a91      	ldr	r2, [pc, #580]	; (80013e4 <HAL_RCC_OscConfig+0x624>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d901      	bls.n	80011a8 <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80011a4:	2303      	movs	r3, #3
 80011a6:	e116      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80011a8:	4b8d      	ldr	r3, [pc, #564]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80011aa:	6a1b      	ldr	r3, [r3, #32]
 80011ac:	2202      	movs	r2, #2
 80011ae:	4013      	ands	r3, r2
 80011b0:	d1f0      	bne.n	8001194 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80011b2:	231f      	movs	r3, #31
 80011b4:	18fb      	adds	r3, r7, r3
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d105      	bne.n	80011c8 <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011bc:	4b88      	ldr	r3, [pc, #544]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80011be:	69da      	ldr	r2, [r3, #28]
 80011c0:	4b87      	ldr	r3, [pc, #540]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80011c2:	4989      	ldr	r1, [pc, #548]	; (80013e8 <HAL_RCC_OscConfig+0x628>)
 80011c4:	400a      	ands	r2, r1
 80011c6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2210      	movs	r2, #16
 80011ce:	4013      	ands	r3, r2
 80011d0:	d063      	beq.n	800129a <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	695b      	ldr	r3, [r3, #20]
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d12a      	bne.n	8001230 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80011da:	4b81      	ldr	r3, [pc, #516]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80011dc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011de:	4b80      	ldr	r3, [pc, #512]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80011e0:	2104      	movs	r1, #4
 80011e2:	430a      	orrs	r2, r1
 80011e4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80011e6:	4b7e      	ldr	r3, [pc, #504]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80011e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011ea:	4b7d      	ldr	r3, [pc, #500]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80011ec:	2101      	movs	r1, #1
 80011ee:	430a      	orrs	r2, r1
 80011f0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011f2:	f7ff fb75 	bl	80008e0 <HAL_GetTick>
 80011f6:	0003      	movs	r3, r0
 80011f8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80011fa:	e008      	b.n	800120e <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011fc:	f7ff fb70 	bl	80008e0 <HAL_GetTick>
 8001200:	0002      	movs	r2, r0
 8001202:	69bb      	ldr	r3, [r7, #24]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	2b02      	cmp	r3, #2
 8001208:	d901      	bls.n	800120e <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 800120a:	2303      	movs	r3, #3
 800120c:	e0e3      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800120e:	4b74      	ldr	r3, [pc, #464]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001212:	2202      	movs	r2, #2
 8001214:	4013      	ands	r3, r2
 8001216:	d0f1      	beq.n	80011fc <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001218:	4b71      	ldr	r3, [pc, #452]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800121a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800121c:	22f8      	movs	r2, #248	; 0xf8
 800121e:	4393      	bics	r3, r2
 8001220:	0019      	movs	r1, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	699b      	ldr	r3, [r3, #24]
 8001226:	00da      	lsls	r2, r3, #3
 8001228:	4b6d      	ldr	r3, [pc, #436]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800122a:	430a      	orrs	r2, r1
 800122c:	635a      	str	r2, [r3, #52]	; 0x34
 800122e:	e034      	b.n	800129a <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	695b      	ldr	r3, [r3, #20]
 8001234:	3305      	adds	r3, #5
 8001236:	d111      	bne.n	800125c <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001238:	4b69      	ldr	r3, [pc, #420]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800123a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800123c:	4b68      	ldr	r3, [pc, #416]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800123e:	2104      	movs	r1, #4
 8001240:	438a      	bics	r2, r1
 8001242:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001244:	4b66      	ldr	r3, [pc, #408]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001246:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001248:	22f8      	movs	r2, #248	; 0xf8
 800124a:	4393      	bics	r3, r2
 800124c:	0019      	movs	r1, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	00da      	lsls	r2, r3, #3
 8001254:	4b62      	ldr	r3, [pc, #392]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001256:	430a      	orrs	r2, r1
 8001258:	635a      	str	r2, [r3, #52]	; 0x34
 800125a:	e01e      	b.n	800129a <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800125c:	4b60      	ldr	r3, [pc, #384]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800125e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001260:	4b5f      	ldr	r3, [pc, #380]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001262:	2104      	movs	r1, #4
 8001264:	430a      	orrs	r2, r1
 8001266:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001268:	4b5d      	ldr	r3, [pc, #372]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800126a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800126c:	4b5c      	ldr	r3, [pc, #368]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800126e:	2101      	movs	r1, #1
 8001270:	438a      	bics	r2, r1
 8001272:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001274:	f7ff fb34 	bl	80008e0 <HAL_GetTick>
 8001278:	0003      	movs	r3, r0
 800127a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800127c:	e008      	b.n	8001290 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800127e:	f7ff fb2f 	bl	80008e0 <HAL_GetTick>
 8001282:	0002      	movs	r2, r0
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b02      	cmp	r3, #2
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e0a2      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001290:	4b53      	ldr	r3, [pc, #332]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001292:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001294:	2202      	movs	r2, #2
 8001296:	4013      	ands	r3, r2
 8001298:	d1f1      	bne.n	800127e <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6a1b      	ldr	r3, [r3, #32]
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d100      	bne.n	80012a4 <HAL_RCC_OscConfig+0x4e4>
 80012a2:	e097      	b.n	80013d4 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012a4:	4b4e      	ldr	r3, [pc, #312]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80012a6:	685b      	ldr	r3, [r3, #4]
 80012a8:	220c      	movs	r2, #12
 80012aa:	4013      	ands	r3, r2
 80012ac:	2b08      	cmp	r3, #8
 80012ae:	d100      	bne.n	80012b2 <HAL_RCC_OscConfig+0x4f2>
 80012b0:	e06b      	b.n	800138a <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6a1b      	ldr	r3, [r3, #32]
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d14c      	bne.n	8001354 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012ba:	4b49      	ldr	r3, [pc, #292]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	4b48      	ldr	r3, [pc, #288]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80012c0:	494a      	ldr	r1, [pc, #296]	; (80013ec <HAL_RCC_OscConfig+0x62c>)
 80012c2:	400a      	ands	r2, r1
 80012c4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c6:	f7ff fb0b 	bl	80008e0 <HAL_GetTick>
 80012ca:	0003      	movs	r3, r0
 80012cc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012ce:	e008      	b.n	80012e2 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012d0:	f7ff fb06 	bl	80008e0 <HAL_GetTick>
 80012d4:	0002      	movs	r2, r0
 80012d6:	69bb      	ldr	r3, [r7, #24]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	2b02      	cmp	r3, #2
 80012dc:	d901      	bls.n	80012e2 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 80012de:	2303      	movs	r3, #3
 80012e0:	e079      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012e2:	4b3f      	ldr	r3, [pc, #252]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80012e4:	681a      	ldr	r2, [r3, #0]
 80012e6:	2380      	movs	r3, #128	; 0x80
 80012e8:	049b      	lsls	r3, r3, #18
 80012ea:	4013      	ands	r3, r2
 80012ec:	d1f0      	bne.n	80012d0 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012ee:	4b3c      	ldr	r3, [pc, #240]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80012f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f2:	220f      	movs	r2, #15
 80012f4:	4393      	bics	r3, r2
 80012f6:	0019      	movs	r1, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012fc:	4b38      	ldr	r3, [pc, #224]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 80012fe:	430a      	orrs	r2, r1
 8001300:	62da      	str	r2, [r3, #44]	; 0x2c
 8001302:	4b37      	ldr	r3, [pc, #220]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	4a3a      	ldr	r2, [pc, #232]	; (80013f0 <HAL_RCC_OscConfig+0x630>)
 8001308:	4013      	ands	r3, r2
 800130a:	0019      	movs	r1, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001314:	431a      	orrs	r2, r3
 8001316:	4b32      	ldr	r3, [pc, #200]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001318:	430a      	orrs	r2, r1
 800131a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800131c:	4b30      	ldr	r3, [pc, #192]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800131e:	681a      	ldr	r2, [r3, #0]
 8001320:	4b2f      	ldr	r3, [pc, #188]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001322:	2180      	movs	r1, #128	; 0x80
 8001324:	0449      	lsls	r1, r1, #17
 8001326:	430a      	orrs	r2, r1
 8001328:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800132a:	f7ff fad9 	bl	80008e0 <HAL_GetTick>
 800132e:	0003      	movs	r3, r0
 8001330:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001332:	e008      	b.n	8001346 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001334:	f7ff fad4 	bl	80008e0 <HAL_GetTick>
 8001338:	0002      	movs	r2, r0
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	1ad3      	subs	r3, r2, r3
 800133e:	2b02      	cmp	r3, #2
 8001340:	d901      	bls.n	8001346 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001342:	2303      	movs	r3, #3
 8001344:	e047      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001346:	4b26      	ldr	r3, [pc, #152]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	2380      	movs	r3, #128	; 0x80
 800134c:	049b      	lsls	r3, r3, #18
 800134e:	4013      	ands	r3, r2
 8001350:	d0f0      	beq.n	8001334 <HAL_RCC_OscConfig+0x574>
 8001352:	e03f      	b.n	80013d4 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001354:	4b22      	ldr	r3, [pc, #136]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	4b21      	ldr	r3, [pc, #132]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800135a:	4924      	ldr	r1, [pc, #144]	; (80013ec <HAL_RCC_OscConfig+0x62c>)
 800135c:	400a      	ands	r2, r1
 800135e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001360:	f7ff fabe 	bl	80008e0 <HAL_GetTick>
 8001364:	0003      	movs	r3, r0
 8001366:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001368:	e008      	b.n	800137c <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800136a:	f7ff fab9 	bl	80008e0 <HAL_GetTick>
 800136e:	0002      	movs	r2, r0
 8001370:	69bb      	ldr	r3, [r7, #24]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	2b02      	cmp	r3, #2
 8001376:	d901      	bls.n	800137c <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001378:	2303      	movs	r3, #3
 800137a:	e02c      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800137c:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800137e:	681a      	ldr	r2, [r3, #0]
 8001380:	2380      	movs	r3, #128	; 0x80
 8001382:	049b      	lsls	r3, r3, #18
 8001384:	4013      	ands	r3, r2
 8001386:	d1f0      	bne.n	800136a <HAL_RCC_OscConfig+0x5aa>
 8001388:	e024      	b.n	80013d4 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6a1b      	ldr	r3, [r3, #32]
 800138e:	2b01      	cmp	r3, #1
 8001390:	d101      	bne.n	8001396 <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001392:	2301      	movs	r3, #1
 8001394:	e01f      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001396:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800139c:	4b10      	ldr	r3, [pc, #64]	; (80013e0 <HAL_RCC_OscConfig+0x620>)
 800139e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013a0:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013a2:	697a      	ldr	r2, [r7, #20]
 80013a4:	2380      	movs	r3, #128	; 0x80
 80013a6:	025b      	lsls	r3, r3, #9
 80013a8:	401a      	ands	r2, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d10e      	bne.n	80013d0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	220f      	movs	r2, #15
 80013b6:	401a      	ands	r2, r3
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80013bc:	429a      	cmp	r2, r3
 80013be:	d107      	bne.n	80013d0 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80013c0:	697a      	ldr	r2, [r7, #20]
 80013c2:	23f0      	movs	r3, #240	; 0xf0
 80013c4:	039b      	lsls	r3, r3, #14
 80013c6:	401a      	ands	r2, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80013cc:	429a      	cmp	r2, r3
 80013ce:	d001      	beq.n	80013d4 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 80013d0:	2301      	movs	r3, #1
 80013d2:	e000      	b.n	80013d6 <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 80013d4:	2300      	movs	r3, #0
}
 80013d6:	0018      	movs	r0, r3
 80013d8:	46bd      	mov	sp, r7
 80013da:	b008      	add	sp, #32
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	46c0      	nop			; (mov r8, r8)
 80013e0:	40021000 	.word	0x40021000
 80013e4:	00001388 	.word	0x00001388
 80013e8:	efffffff 	.word	0xefffffff
 80013ec:	feffffff 	.word	0xfeffffff
 80013f0:	ffc2ffff 	.word	0xffc2ffff

080013f4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d101      	bne.n	8001408 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e0b3      	b.n	8001570 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001408:	4b5b      	ldr	r3, [pc, #364]	; (8001578 <HAL_RCC_ClockConfig+0x184>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2201      	movs	r2, #1
 800140e:	4013      	ands	r3, r2
 8001410:	683a      	ldr	r2, [r7, #0]
 8001412:	429a      	cmp	r2, r3
 8001414:	d911      	bls.n	800143a <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001416:	4b58      	ldr	r3, [pc, #352]	; (8001578 <HAL_RCC_ClockConfig+0x184>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	2201      	movs	r2, #1
 800141c:	4393      	bics	r3, r2
 800141e:	0019      	movs	r1, r3
 8001420:	4b55      	ldr	r3, [pc, #340]	; (8001578 <HAL_RCC_ClockConfig+0x184>)
 8001422:	683a      	ldr	r2, [r7, #0]
 8001424:	430a      	orrs	r2, r1
 8001426:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001428:	4b53      	ldr	r3, [pc, #332]	; (8001578 <HAL_RCC_ClockConfig+0x184>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2201      	movs	r2, #1
 800142e:	4013      	ands	r3, r2
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	429a      	cmp	r2, r3
 8001434:	d001      	beq.n	800143a <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e09a      	b.n	8001570 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	2202      	movs	r2, #2
 8001440:	4013      	ands	r3, r2
 8001442:	d015      	beq.n	8001470 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	2204      	movs	r2, #4
 800144a:	4013      	ands	r3, r2
 800144c:	d006      	beq.n	800145c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800144e:	4b4b      	ldr	r3, [pc, #300]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 8001450:	685a      	ldr	r2, [r3, #4]
 8001452:	4b4a      	ldr	r3, [pc, #296]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 8001454:	21e0      	movs	r1, #224	; 0xe0
 8001456:	00c9      	lsls	r1, r1, #3
 8001458:	430a      	orrs	r2, r1
 800145a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800145c:	4b47      	ldr	r3, [pc, #284]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	22f0      	movs	r2, #240	; 0xf0
 8001462:	4393      	bics	r3, r2
 8001464:	0019      	movs	r1, r3
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	689a      	ldr	r2, [r3, #8]
 800146a:	4b44      	ldr	r3, [pc, #272]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 800146c:	430a      	orrs	r2, r1
 800146e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2201      	movs	r2, #1
 8001476:	4013      	ands	r3, r2
 8001478:	d040      	beq.n	80014fc <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	2b01      	cmp	r3, #1
 8001480:	d107      	bne.n	8001492 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001482:	4b3e      	ldr	r3, [pc, #248]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 8001484:	681a      	ldr	r2, [r3, #0]
 8001486:	2380      	movs	r3, #128	; 0x80
 8001488:	029b      	lsls	r3, r3, #10
 800148a:	4013      	ands	r3, r2
 800148c:	d114      	bne.n	80014b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800148e:	2301      	movs	r3, #1
 8001490:	e06e      	b.n	8001570 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	2b02      	cmp	r3, #2
 8001498:	d107      	bne.n	80014aa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800149a:	4b38      	ldr	r3, [pc, #224]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 800149c:	681a      	ldr	r2, [r3, #0]
 800149e:	2380      	movs	r3, #128	; 0x80
 80014a0:	049b      	lsls	r3, r3, #18
 80014a2:	4013      	ands	r3, r2
 80014a4:	d108      	bne.n	80014b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80014a6:	2301      	movs	r3, #1
 80014a8:	e062      	b.n	8001570 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014aa:	4b34      	ldr	r3, [pc, #208]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	2202      	movs	r2, #2
 80014b0:	4013      	ands	r3, r2
 80014b2:	d101      	bne.n	80014b8 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80014b4:	2301      	movs	r3, #1
 80014b6:	e05b      	b.n	8001570 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014b8:	4b30      	ldr	r3, [pc, #192]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	2203      	movs	r2, #3
 80014be:	4393      	bics	r3, r2
 80014c0:	0019      	movs	r1, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	685a      	ldr	r2, [r3, #4]
 80014c6:	4b2d      	ldr	r3, [pc, #180]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 80014c8:	430a      	orrs	r2, r1
 80014ca:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014cc:	f7ff fa08 	bl	80008e0 <HAL_GetTick>
 80014d0:	0003      	movs	r3, r0
 80014d2:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014d4:	e009      	b.n	80014ea <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014d6:	f7ff fa03 	bl	80008e0 <HAL_GetTick>
 80014da:	0002      	movs	r2, r0
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	1ad3      	subs	r3, r2, r3
 80014e0:	4a27      	ldr	r2, [pc, #156]	; (8001580 <HAL_RCC_ClockConfig+0x18c>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e042      	b.n	8001570 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014ea:	4b24      	ldr	r3, [pc, #144]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 80014ec:	685b      	ldr	r3, [r3, #4]
 80014ee:	220c      	movs	r2, #12
 80014f0:	401a      	ands	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	685b      	ldr	r3, [r3, #4]
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	429a      	cmp	r2, r3
 80014fa:	d1ec      	bne.n	80014d6 <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014fc:	4b1e      	ldr	r3, [pc, #120]	; (8001578 <HAL_RCC_ClockConfig+0x184>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	2201      	movs	r2, #1
 8001502:	4013      	ands	r3, r2
 8001504:	683a      	ldr	r2, [r7, #0]
 8001506:	429a      	cmp	r2, r3
 8001508:	d211      	bcs.n	800152e <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800150a:	4b1b      	ldr	r3, [pc, #108]	; (8001578 <HAL_RCC_ClockConfig+0x184>)
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	2201      	movs	r2, #1
 8001510:	4393      	bics	r3, r2
 8001512:	0019      	movs	r1, r3
 8001514:	4b18      	ldr	r3, [pc, #96]	; (8001578 <HAL_RCC_ClockConfig+0x184>)
 8001516:	683a      	ldr	r2, [r7, #0]
 8001518:	430a      	orrs	r2, r1
 800151a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800151c:	4b16      	ldr	r3, [pc, #88]	; (8001578 <HAL_RCC_ClockConfig+0x184>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	2201      	movs	r2, #1
 8001522:	4013      	ands	r3, r2
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	429a      	cmp	r2, r3
 8001528:	d001      	beq.n	800152e <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 800152a:	2301      	movs	r3, #1
 800152c:	e020      	b.n	8001570 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	2204      	movs	r2, #4
 8001534:	4013      	ands	r3, r2
 8001536:	d009      	beq.n	800154c <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001538:	4b10      	ldr	r3, [pc, #64]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	4a11      	ldr	r2, [pc, #68]	; (8001584 <HAL_RCC_ClockConfig+0x190>)
 800153e:	4013      	ands	r3, r2
 8001540:	0019      	movs	r1, r3
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	68da      	ldr	r2, [r3, #12]
 8001546:	4b0d      	ldr	r3, [pc, #52]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 8001548:	430a      	orrs	r2, r1
 800154a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800154c:	f000 f820 	bl	8001590 <HAL_RCC_GetSysClockFreq>
 8001550:	0001      	movs	r1, r0
 8001552:	4b0a      	ldr	r3, [pc, #40]	; (800157c <HAL_RCC_ClockConfig+0x188>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	091b      	lsrs	r3, r3, #4
 8001558:	220f      	movs	r2, #15
 800155a:	4013      	ands	r3, r2
 800155c:	4a0a      	ldr	r2, [pc, #40]	; (8001588 <HAL_RCC_ClockConfig+0x194>)
 800155e:	5cd3      	ldrb	r3, [r2, r3]
 8001560:	000a      	movs	r2, r1
 8001562:	40da      	lsrs	r2, r3
 8001564:	4b09      	ldr	r3, [pc, #36]	; (800158c <HAL_RCC_ClockConfig+0x198>)
 8001566:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001568:	2000      	movs	r0, #0
 800156a:	f7ff f973 	bl	8000854 <HAL_InitTick>
  
  return HAL_OK;
 800156e:	2300      	movs	r3, #0
}
 8001570:	0018      	movs	r0, r3
 8001572:	46bd      	mov	sp, r7
 8001574:	b004      	add	sp, #16
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40022000 	.word	0x40022000
 800157c:	40021000 	.word	0x40021000
 8001580:	00001388 	.word	0x00001388
 8001584:	fffff8ff 	.word	0xfffff8ff
 8001588:	080035f4 	.word	0x080035f4
 800158c:	20000000 	.word	0x20000000

08001590 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001590:	b580      	push	{r7, lr}
 8001592:	b086      	sub	sp, #24
 8001594:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	2300      	movs	r3, #0
 800159c:	60bb      	str	r3, [r7, #8]
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
 80015a2:	2300      	movs	r3, #0
 80015a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80015a6:	2300      	movs	r3, #0
 80015a8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80015aa:	4b20      	ldr	r3, [pc, #128]	; (800162c <HAL_RCC_GetSysClockFreq+0x9c>)
 80015ac:	685b      	ldr	r3, [r3, #4]
 80015ae:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	220c      	movs	r2, #12
 80015b4:	4013      	ands	r3, r2
 80015b6:	2b04      	cmp	r3, #4
 80015b8:	d002      	beq.n	80015c0 <HAL_RCC_GetSysClockFreq+0x30>
 80015ba:	2b08      	cmp	r3, #8
 80015bc:	d003      	beq.n	80015c6 <HAL_RCC_GetSysClockFreq+0x36>
 80015be:	e02c      	b.n	800161a <HAL_RCC_GetSysClockFreq+0x8a>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80015c0:	4b1b      	ldr	r3, [pc, #108]	; (8001630 <HAL_RCC_GetSysClockFreq+0xa0>)
 80015c2:	613b      	str	r3, [r7, #16]
      break;
 80015c4:	e02c      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0x90>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	0c9b      	lsrs	r3, r3, #18
 80015ca:	220f      	movs	r2, #15
 80015cc:	4013      	ands	r3, r2
 80015ce:	4a19      	ldr	r2, [pc, #100]	; (8001634 <HAL_RCC_GetSysClockFreq+0xa4>)
 80015d0:	5cd3      	ldrb	r3, [r2, r3]
 80015d2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80015d4:	4b15      	ldr	r3, [pc, #84]	; (800162c <HAL_RCC_GetSysClockFreq+0x9c>)
 80015d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015d8:	220f      	movs	r2, #15
 80015da:	4013      	ands	r3, r2
 80015dc:	4a16      	ldr	r2, [pc, #88]	; (8001638 <HAL_RCC_GetSysClockFreq+0xa8>)
 80015de:	5cd3      	ldrb	r3, [r2, r3]
 80015e0:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	2380      	movs	r3, #128	; 0x80
 80015e6:	025b      	lsls	r3, r3, #9
 80015e8:	4013      	ands	r3, r2
 80015ea:	d009      	beq.n	8001600 <HAL_RCC_GetSysClockFreq+0x70>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80015ec:	68b9      	ldr	r1, [r7, #8]
 80015ee:	4810      	ldr	r0, [pc, #64]	; (8001630 <HAL_RCC_GetSysClockFreq+0xa0>)
 80015f0:	f7fe fd94 	bl	800011c <__udivsi3>
 80015f4:	0003      	movs	r3, r0
 80015f6:	001a      	movs	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4353      	muls	r3, r2
 80015fc:	617b      	str	r3, [r7, #20]
 80015fe:	e009      	b.n	8001614 <HAL_RCC_GetSysClockFreq+0x84>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001600:	6879      	ldr	r1, [r7, #4]
 8001602:	000a      	movs	r2, r1
 8001604:	0152      	lsls	r2, r2, #5
 8001606:	1a52      	subs	r2, r2, r1
 8001608:	0193      	lsls	r3, r2, #6
 800160a:	1a9b      	subs	r3, r3, r2
 800160c:	00db      	lsls	r3, r3, #3
 800160e:	185b      	adds	r3, r3, r1
 8001610:	021b      	lsls	r3, r3, #8
 8001612:	617b      	str	r3, [r7, #20]
#endif
      }
      sysclockfreq = pllclk;
 8001614:	697b      	ldr	r3, [r7, #20]
 8001616:	613b      	str	r3, [r7, #16]
      break;
 8001618:	e002      	b.n	8001620 <HAL_RCC_GetSysClockFreq+0x90>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800161a:	4b05      	ldr	r3, [pc, #20]	; (8001630 <HAL_RCC_GetSysClockFreq+0xa0>)
 800161c:	613b      	str	r3, [r7, #16]
      break;
 800161e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001620:	693b      	ldr	r3, [r7, #16]
}
 8001622:	0018      	movs	r0, r3
 8001624:	46bd      	mov	sp, r7
 8001626:	b006      	add	sp, #24
 8001628:	bd80      	pop	{r7, pc}
 800162a:	46c0      	nop			; (mov r8, r8)
 800162c:	40021000 	.word	0x40021000
 8001630:	007a1200 	.word	0x007a1200
 8001634:	0800360c 	.word	0x0800360c
 8001638:	0800361c 	.word	0x0800361c

0800163c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001640:	4b02      	ldr	r3, [pc, #8]	; (800164c <HAL_RCC_GetHCLKFreq+0x10>)
 8001642:	681b      	ldr	r3, [r3, #0]
}
 8001644:	0018      	movs	r0, r3
 8001646:	46bd      	mov	sp, r7
 8001648:	bd80      	pop	{r7, pc}
 800164a:	46c0      	nop			; (mov r8, r8)
 800164c:	20000000 	.word	0x20000000

08001650 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001654:	f7ff fff2 	bl	800163c <HAL_RCC_GetHCLKFreq>
 8001658:	0001      	movs	r1, r0
 800165a:	4b06      	ldr	r3, [pc, #24]	; (8001674 <HAL_RCC_GetPCLK1Freq+0x24>)
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	0a1b      	lsrs	r3, r3, #8
 8001660:	2207      	movs	r2, #7
 8001662:	4013      	ands	r3, r2
 8001664:	4a04      	ldr	r2, [pc, #16]	; (8001678 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001666:	5cd3      	ldrb	r3, [r2, r3]
 8001668:	40d9      	lsrs	r1, r3
 800166a:	000b      	movs	r3, r1
}    
 800166c:	0018      	movs	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	46c0      	nop			; (mov r8, r8)
 8001674:	40021000 	.word	0x40021000
 8001678:	08003604 	.word	0x08003604

0800167c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001684:	2300      	movs	r3, #0
 8001686:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001688:	2300      	movs	r3, #0
 800168a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	2380      	movs	r3, #128	; 0x80
 8001692:	025b      	lsls	r3, r3, #9
 8001694:	4013      	ands	r3, r2
 8001696:	d100      	bne.n	800169a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001698:	e08e      	b.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 800169a:	2017      	movs	r0, #23
 800169c:	183b      	adds	r3, r7, r0
 800169e:	2200      	movs	r2, #0
 80016a0:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016a2:	4b5f      	ldr	r3, [pc, #380]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016a4:	69da      	ldr	r2, [r3, #28]
 80016a6:	2380      	movs	r3, #128	; 0x80
 80016a8:	055b      	lsls	r3, r3, #21
 80016aa:	4013      	ands	r3, r2
 80016ac:	d110      	bne.n	80016d0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80016ae:	4b5c      	ldr	r3, [pc, #368]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016b0:	69da      	ldr	r2, [r3, #28]
 80016b2:	4b5b      	ldr	r3, [pc, #364]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016b4:	2180      	movs	r1, #128	; 0x80
 80016b6:	0549      	lsls	r1, r1, #21
 80016b8:	430a      	orrs	r2, r1
 80016ba:	61da      	str	r2, [r3, #28]
 80016bc:	4b58      	ldr	r3, [pc, #352]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80016be:	69da      	ldr	r2, [r3, #28]
 80016c0:	2380      	movs	r3, #128	; 0x80
 80016c2:	055b      	lsls	r3, r3, #21
 80016c4:	4013      	ands	r3, r2
 80016c6:	60bb      	str	r3, [r7, #8]
 80016c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80016ca:	183b      	adds	r3, r7, r0
 80016cc:	2201      	movs	r2, #1
 80016ce:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016d0:	4b54      	ldr	r3, [pc, #336]	; (8001824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80016d2:	681a      	ldr	r2, [r3, #0]
 80016d4:	2380      	movs	r3, #128	; 0x80
 80016d6:	005b      	lsls	r3, r3, #1
 80016d8:	4013      	ands	r3, r2
 80016da:	d11a      	bne.n	8001712 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80016dc:	4b51      	ldr	r3, [pc, #324]	; (8001824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80016de:	681a      	ldr	r2, [r3, #0]
 80016e0:	4b50      	ldr	r3, [pc, #320]	; (8001824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 80016e2:	2180      	movs	r1, #128	; 0x80
 80016e4:	0049      	lsls	r1, r1, #1
 80016e6:	430a      	orrs	r2, r1
 80016e8:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016ea:	f7ff f8f9 	bl	80008e0 <HAL_GetTick>
 80016ee:	0003      	movs	r3, r0
 80016f0:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016f2:	e008      	b.n	8001706 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016f4:	f7ff f8f4 	bl	80008e0 <HAL_GetTick>
 80016f8:	0002      	movs	r2, r0
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	2b64      	cmp	r3, #100	; 0x64
 8001700:	d901      	bls.n	8001706 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001702:	2303      	movs	r3, #3
 8001704:	e087      	b.n	8001816 <HAL_RCCEx_PeriphCLKConfig+0x19a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001706:	4b47      	ldr	r3, [pc, #284]	; (8001824 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	2380      	movs	r3, #128	; 0x80
 800170c:	005b      	lsls	r3, r3, #1
 800170e:	4013      	ands	r3, r2
 8001710:	d0f0      	beq.n	80016f4 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001712:	4b43      	ldr	r3, [pc, #268]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001714:	6a1a      	ldr	r2, [r3, #32]
 8001716:	23c0      	movs	r3, #192	; 0xc0
 8001718:	009b      	lsls	r3, r3, #2
 800171a:	4013      	ands	r3, r2
 800171c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d034      	beq.n	800178e <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685a      	ldr	r2, [r3, #4]
 8001728:	23c0      	movs	r3, #192	; 0xc0
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	4013      	ands	r3, r2
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	429a      	cmp	r2, r3
 8001732:	d02c      	beq.n	800178e <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001734:	4b3a      	ldr	r3, [pc, #232]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001736:	6a1b      	ldr	r3, [r3, #32]
 8001738:	4a3b      	ldr	r2, [pc, #236]	; (8001828 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800173a:	4013      	ands	r3, r2
 800173c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800173e:	4b38      	ldr	r3, [pc, #224]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001740:	6a1a      	ldr	r2, [r3, #32]
 8001742:	4b37      	ldr	r3, [pc, #220]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001744:	2180      	movs	r1, #128	; 0x80
 8001746:	0249      	lsls	r1, r1, #9
 8001748:	430a      	orrs	r2, r1
 800174a:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800174c:	4b34      	ldr	r3, [pc, #208]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800174e:	6a1a      	ldr	r2, [r3, #32]
 8001750:	4b33      	ldr	r3, [pc, #204]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001752:	4936      	ldr	r1, [pc, #216]	; (800182c <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8001754:	400a      	ands	r2, r1
 8001756:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001758:	4b31      	ldr	r3, [pc, #196]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800175a:	68fa      	ldr	r2, [r7, #12]
 800175c:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	2201      	movs	r2, #1
 8001762:	4013      	ands	r3, r2
 8001764:	d013      	beq.n	800178e <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001766:	f7ff f8bb 	bl	80008e0 <HAL_GetTick>
 800176a:	0003      	movs	r3, r0
 800176c:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800176e:	e009      	b.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001770:	f7ff f8b6 	bl	80008e0 <HAL_GetTick>
 8001774:	0002      	movs	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	4a2d      	ldr	r2, [pc, #180]	; (8001830 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d901      	bls.n	8001784 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001780:	2303      	movs	r3, #3
 8001782:	e048      	b.n	8001816 <HAL_RCCEx_PeriphCLKConfig+0x19a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001784:	4b26      	ldr	r3, [pc, #152]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001786:	6a1b      	ldr	r3, [r3, #32]
 8001788:	2202      	movs	r2, #2
 800178a:	4013      	ands	r3, r2
 800178c:	d0f0      	beq.n	8001770 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800178e:	4b24      	ldr	r3, [pc, #144]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001790:	6a1b      	ldr	r3, [r3, #32]
 8001792:	4a25      	ldr	r2, [pc, #148]	; (8001828 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8001794:	4013      	ands	r3, r2
 8001796:	0019      	movs	r1, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	685a      	ldr	r2, [r3, #4]
 800179c:	4b20      	ldr	r3, [pc, #128]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 800179e:	430a      	orrs	r2, r1
 80017a0:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80017a2:	2317      	movs	r3, #23
 80017a4:	18fb      	adds	r3, r7, r3
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d105      	bne.n	80017b8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80017ac:	4b1c      	ldr	r3, [pc, #112]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017ae:	69da      	ldr	r2, [r3, #28]
 80017b0:	4b1b      	ldr	r3, [pc, #108]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017b2:	4920      	ldr	r1, [pc, #128]	; (8001834 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80017b4:	400a      	ands	r2, r1
 80017b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	2201      	movs	r2, #1
 80017be:	4013      	ands	r3, r2
 80017c0:	d009      	beq.n	80017d6 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80017c2:	4b17      	ldr	r3, [pc, #92]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c6:	2203      	movs	r2, #3
 80017c8:	4393      	bics	r3, r2
 80017ca:	0019      	movs	r1, r3
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	689a      	ldr	r2, [r3, #8]
 80017d0:	4b13      	ldr	r3, [pc, #76]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017d2:	430a      	orrs	r2, r1
 80017d4:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2220      	movs	r2, #32
 80017dc:	4013      	ands	r3, r2
 80017de:	d009      	beq.n	80017f4 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80017e0:	4b0f      	ldr	r3, [pc, #60]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e4:	2210      	movs	r2, #16
 80017e6:	4393      	bics	r3, r2
 80017e8:	0019      	movs	r1, r3
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68da      	ldr	r2, [r3, #12]
 80017ee:	4b0c      	ldr	r3, [pc, #48]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 80017f0:	430a      	orrs	r2, r1
 80017f2:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	4013      	ands	r3, r2
 80017fe:	d009      	beq.n	8001814 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001800:	4b07      	ldr	r3, [pc, #28]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001804:	2240      	movs	r2, #64	; 0x40
 8001806:	4393      	bics	r3, r2
 8001808:	0019      	movs	r1, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	691a      	ldr	r2, [r3, #16]
 800180e:	4b04      	ldr	r3, [pc, #16]	; (8001820 <HAL_RCCEx_PeriphCLKConfig+0x1a4>)
 8001810:	430a      	orrs	r2, r1
 8001812:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001814:	2300      	movs	r3, #0
}
 8001816:	0018      	movs	r0, r3
 8001818:	46bd      	mov	sp, r7
 800181a:	b006      	add	sp, #24
 800181c:	bd80      	pop	{r7, pc}
 800181e:	46c0      	nop			; (mov r8, r8)
 8001820:	40021000 	.word	0x40021000
 8001824:	40007000 	.word	0x40007000
 8001828:	fffffcff 	.word	0xfffffcff
 800182c:	fffeffff 	.word	0xfffeffff
 8001830:	00001388 	.word	0x00001388
 8001834:	efffffff 	.word	0xefffffff

08001838 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b084      	sub	sp, #16
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e0a8      	b.n	800199c <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184e:	2b00      	cmp	r3, #0
 8001850:	d109      	bne.n	8001866 <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685a      	ldr	r2, [r3, #4]
 8001856:	2382      	movs	r3, #130	; 0x82
 8001858:	005b      	lsls	r3, r3, #1
 800185a:	429a      	cmp	r2, r3
 800185c:	d009      	beq.n	8001872 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	2200      	movs	r2, #0
 8001862:	61da      	str	r2, [r3, #28]
 8001864:	e005      	b.n	8001872 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2200      	movs	r2, #0
 8001870:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	225d      	movs	r2, #93	; 0x5d
 800187c:	5c9b      	ldrb	r3, [r3, r2]
 800187e:	b2db      	uxtb	r3, r3
 8001880:	2b00      	cmp	r3, #0
 8001882:	d107      	bne.n	8001894 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	225c      	movs	r2, #92	; 0x5c
 8001888:	2100      	movs	r1, #0
 800188a:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	0018      	movs	r0, r3
 8001890:	f7fe feb2 	bl	80005f8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	225d      	movs	r2, #93	; 0x5d
 8001898:	2102      	movs	r1, #2
 800189a:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	681a      	ldr	r2, [r3, #0]
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	2140      	movs	r1, #64	; 0x40
 80018a8:	438a      	bics	r2, r1
 80018aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	68da      	ldr	r2, [r3, #12]
 80018b0:	23e0      	movs	r3, #224	; 0xe0
 80018b2:	00db      	lsls	r3, r3, #3
 80018b4:	429a      	cmp	r2, r3
 80018b6:	d902      	bls.n	80018be <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]
 80018bc:	e002      	b.n	80018c4 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80018be:	2380      	movs	r3, #128	; 0x80
 80018c0:	015b      	lsls	r3, r3, #5
 80018c2:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	68da      	ldr	r2, [r3, #12]
 80018c8:	23f0      	movs	r3, #240	; 0xf0
 80018ca:	011b      	lsls	r3, r3, #4
 80018cc:	429a      	cmp	r2, r3
 80018ce:	d008      	beq.n	80018e2 <HAL_SPI_Init+0xaa>
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68da      	ldr	r2, [r3, #12]
 80018d4:	23e0      	movs	r3, #224	; 0xe0
 80018d6:	00db      	lsls	r3, r3, #3
 80018d8:	429a      	cmp	r2, r3
 80018da:	d002      	beq.n	80018e2 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2200      	movs	r2, #0
 80018e0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685a      	ldr	r2, [r3, #4]
 80018e6:	2382      	movs	r3, #130	; 0x82
 80018e8:	005b      	lsls	r3, r3, #1
 80018ea:	401a      	ands	r2, r3
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	6899      	ldr	r1, [r3, #8]
 80018f0:	2384      	movs	r3, #132	; 0x84
 80018f2:	021b      	lsls	r3, r3, #8
 80018f4:	400b      	ands	r3, r1
 80018f6:	431a      	orrs	r2, r3
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	691b      	ldr	r3, [r3, #16]
 80018fc:	2102      	movs	r1, #2
 80018fe:	400b      	ands	r3, r1
 8001900:	431a      	orrs	r2, r3
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	695b      	ldr	r3, [r3, #20]
 8001906:	2101      	movs	r1, #1
 8001908:	400b      	ands	r3, r1
 800190a:	431a      	orrs	r2, r3
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	6999      	ldr	r1, [r3, #24]
 8001910:	2380      	movs	r3, #128	; 0x80
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	400b      	ands	r3, r1
 8001916:	431a      	orrs	r2, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	69db      	ldr	r3, [r3, #28]
 800191c:	2138      	movs	r1, #56	; 0x38
 800191e:	400b      	ands	r3, r1
 8001920:	431a      	orrs	r2, r3
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	6a1b      	ldr	r3, [r3, #32]
 8001926:	2180      	movs	r1, #128	; 0x80
 8001928:	400b      	ands	r3, r1
 800192a:	431a      	orrs	r2, r3
 800192c:	0011      	movs	r1, r2
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001932:	2380      	movs	r3, #128	; 0x80
 8001934:	019b      	lsls	r3, r3, #6
 8001936:	401a      	ands	r2, r3
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	430a      	orrs	r2, r1
 800193e:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	699b      	ldr	r3, [r3, #24]
 8001944:	0c1b      	lsrs	r3, r3, #16
 8001946:	2204      	movs	r2, #4
 8001948:	401a      	ands	r2, r3
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800194e:	2110      	movs	r1, #16
 8001950:	400b      	ands	r3, r1
 8001952:	431a      	orrs	r2, r3
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001958:	2108      	movs	r1, #8
 800195a:	400b      	ands	r3, r1
 800195c:	431a      	orrs	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	68d9      	ldr	r1, [r3, #12]
 8001962:	23f0      	movs	r3, #240	; 0xf0
 8001964:	011b      	lsls	r3, r3, #4
 8001966:	400b      	ands	r3, r1
 8001968:	431a      	orrs	r2, r3
 800196a:	0011      	movs	r1, r2
 800196c:	68fa      	ldr	r2, [r7, #12]
 800196e:	2380      	movs	r3, #128	; 0x80
 8001970:	015b      	lsls	r3, r3, #5
 8001972:	401a      	ands	r2, r3
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	430a      	orrs	r2, r1
 800197a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	69da      	ldr	r2, [r3, #28]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4907      	ldr	r1, [pc, #28]	; (80019a4 <HAL_SPI_Init+0x16c>)
 8001988:	400a      	ands	r2, r1
 800198a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	225d      	movs	r2, #93	; 0x5d
 8001996:	2101      	movs	r1, #1
 8001998:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800199a:	2300      	movs	r3, #0
}
 800199c:	0018      	movs	r0, r3
 800199e:	46bd      	mov	sp, r7
 80019a0:	b004      	add	sp, #16
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	fffff7ff 	.word	0xfffff7ff

080019a8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019a8:	b590      	push	{r4, r7, lr}
 80019aa:	b089      	sub	sp, #36	; 0x24
 80019ac:	af02      	add	r7, sp, #8
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	603b      	str	r3, [r7, #0]
 80019b4:	1dbb      	adds	r3, r7, #6
 80019b6:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80019b8:	2117      	movs	r1, #23
 80019ba:	187b      	adds	r3, r7, r1
 80019bc:	2200      	movs	r2, #0
 80019be:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	225d      	movs	r2, #93	; 0x5d
 80019c4:	5c9b      	ldrb	r3, [r3, r2]
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	d003      	beq.n	80019d4 <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 80019cc:	187b      	adds	r3, r7, r1
 80019ce:	2202      	movs	r2, #2
 80019d0:	701a      	strb	r2, [r3, #0]
    goto error;
 80019d2:	e12b      	b.n	8001c2c <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	685a      	ldr	r2, [r3, #4]
 80019d8:	2382      	movs	r3, #130	; 0x82
 80019da:	005b      	lsls	r3, r3, #1
 80019dc:	429a      	cmp	r2, r3
 80019de:	d113      	bne.n	8001a08 <HAL_SPI_Receive+0x60>
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	689b      	ldr	r3, [r3, #8]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d10f      	bne.n	8001a08 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	225d      	movs	r2, #93	; 0x5d
 80019ec:	2104      	movs	r1, #4
 80019ee:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80019f0:	1dbb      	adds	r3, r7, #6
 80019f2:	881c      	ldrh	r4, [r3, #0]
 80019f4:	68ba      	ldr	r2, [r7, #8]
 80019f6:	68b9      	ldr	r1, [r7, #8]
 80019f8:	68f8      	ldr	r0, [r7, #12]
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	9300      	str	r3, [sp, #0]
 80019fe:	0023      	movs	r3, r4
 8001a00:	f000 f924 	bl	8001c4c <HAL_SPI_TransmitReceive>
 8001a04:	0003      	movs	r3, r0
 8001a06:	e118      	b.n	8001c3a <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	225c      	movs	r2, #92	; 0x5c
 8001a0c:	5c9b      	ldrb	r3, [r3, r2]
 8001a0e:	2b01      	cmp	r3, #1
 8001a10:	d101      	bne.n	8001a16 <HAL_SPI_Receive+0x6e>
 8001a12:	2302      	movs	r3, #2
 8001a14:	e111      	b.n	8001c3a <HAL_SPI_Receive+0x292>
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	225c      	movs	r2, #92	; 0x5c
 8001a1a:	2101      	movs	r1, #1
 8001a1c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001a1e:	f7fe ff5f 	bl	80008e0 <HAL_GetTick>
 8001a22:	0003      	movs	r3, r0
 8001a24:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8001a26:	68bb      	ldr	r3, [r7, #8]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d003      	beq.n	8001a34 <HAL_SPI_Receive+0x8c>
 8001a2c:	1dbb      	adds	r3, r7, #6
 8001a2e:	881b      	ldrh	r3, [r3, #0]
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d104      	bne.n	8001a3e <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 8001a34:	2317      	movs	r3, #23
 8001a36:	18fb      	adds	r3, r7, r3
 8001a38:	2201      	movs	r2, #1
 8001a3a:	701a      	strb	r2, [r3, #0]
    goto error;
 8001a3c:	e0f6      	b.n	8001c2c <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	225d      	movs	r2, #93	; 0x5d
 8001a42:	2104      	movs	r1, #4
 8001a44:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2200      	movs	r2, #0
 8001a4a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	68ba      	ldr	r2, [r7, #8]
 8001a50:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8001a52:	68fb      	ldr	r3, [r7, #12]
 8001a54:	1dba      	adds	r2, r7, #6
 8001a56:	2144      	movs	r1, #68	; 0x44
 8001a58:	8812      	ldrh	r2, [r2, #0]
 8001a5a:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	1dba      	adds	r2, r7, #6
 8001a60:	2146      	movs	r1, #70	; 0x46
 8001a62:	8812      	ldrh	r2, [r2, #0]
 8001a64:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	2200      	movs	r2, #0
 8001a70:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	2200      	movs	r2, #0
 8001a76:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	2200      	movs	r2, #0
 8001a82:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	68da      	ldr	r2, [r3, #12]
 8001a88:	23e0      	movs	r3, #224	; 0xe0
 8001a8a:	00db      	lsls	r3, r3, #3
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d908      	bls.n	8001aa2 <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	685a      	ldr	r2, [r3, #4]
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	496a      	ldr	r1, [pc, #424]	; (8001c44 <HAL_SPI_Receive+0x29c>)
 8001a9c:	400a      	ands	r2, r1
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	e008      	b.n	8001ab4 <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	685a      	ldr	r2, [r3, #4]
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2180      	movs	r1, #128	; 0x80
 8001aae:	0149      	lsls	r1, r1, #5
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	689a      	ldr	r2, [r3, #8]
 8001ab8:	2380      	movs	r3, #128	; 0x80
 8001aba:	021b      	lsls	r3, r3, #8
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d10f      	bne.n	8001ae0 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	2140      	movs	r1, #64	; 0x40
 8001acc:	438a      	bics	r2, r1
 8001ace:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	495b      	ldr	r1, [pc, #364]	; (8001c48 <HAL_SPI_Receive+0x2a0>)
 8001adc:	400a      	ands	r2, r1
 8001ade:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	2240      	movs	r2, #64	; 0x40
 8001ae8:	4013      	ands	r3, r2
 8001aea:	2b40      	cmp	r3, #64	; 0x40
 8001aec:	d007      	beq.n	8001afe <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681a      	ldr	r2, [r3, #0]
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2140      	movs	r1, #64	; 0x40
 8001afa:	430a      	orrs	r2, r1
 8001afc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	68da      	ldr	r2, [r3, #12]
 8001b02:	23e0      	movs	r3, #224	; 0xe0
 8001b04:	00db      	lsls	r3, r3, #3
 8001b06:	429a      	cmp	r2, r3
 8001b08:	d900      	bls.n	8001b0c <HAL_SPI_Receive+0x164>
 8001b0a:	e071      	b.n	8001bf0 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001b0c:	e035      	b.n	8001b7a <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	2201      	movs	r2, #1
 8001b16:	4013      	ands	r3, r2
 8001b18:	2b01      	cmp	r3, #1
 8001b1a:	d117      	bne.n	8001b4c <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	330c      	adds	r3, #12
 8001b22:	001a      	movs	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b28:	7812      	ldrb	r2, [r2, #0]
 8001b2a:	b2d2      	uxtb	r2, r2
 8001b2c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b32:	1c5a      	adds	r2, r3, #1
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2246      	movs	r2, #70	; 0x46
 8001b3c:	5a9b      	ldrh	r3, [r3, r2]
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	3b01      	subs	r3, #1
 8001b42:	b299      	uxth	r1, r3
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	2246      	movs	r2, #70	; 0x46
 8001b48:	5299      	strh	r1, [r3, r2]
 8001b4a:	e016      	b.n	8001b7a <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001b4c:	f7fe fec8 	bl	80008e0 <HAL_GetTick>
 8001b50:	0002      	movs	r2, r0
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	1ad3      	subs	r3, r2, r3
 8001b56:	683a      	ldr	r2, [r7, #0]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	d802      	bhi.n	8001b62 <HAL_SPI_Receive+0x1ba>
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	3301      	adds	r3, #1
 8001b60:	d102      	bne.n	8001b68 <HAL_SPI_Receive+0x1c0>
 8001b62:	683b      	ldr	r3, [r7, #0]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d108      	bne.n	8001b7a <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 8001b68:	2317      	movs	r3, #23
 8001b6a:	18fb      	adds	r3, r7, r3
 8001b6c:	2203      	movs	r2, #3
 8001b6e:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	225d      	movs	r2, #93	; 0x5d
 8001b74:	2101      	movs	r1, #1
 8001b76:	5499      	strb	r1, [r3, r2]
          goto error;
 8001b78:	e058      	b.n	8001c2c <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	2246      	movs	r2, #70	; 0x46
 8001b7e:	5a9b      	ldrh	r3, [r3, r2]
 8001b80:	b29b      	uxth	r3, r3
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d1c3      	bne.n	8001b0e <HAL_SPI_Receive+0x166>
 8001b86:	e039      	b.n	8001bfc <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	2201      	movs	r2, #1
 8001b90:	4013      	ands	r3, r2
 8001b92:	2b01      	cmp	r3, #1
 8001b94:	d115      	bne.n	8001bc2 <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	68da      	ldr	r2, [r3, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba0:	b292      	uxth	r2, r2
 8001ba2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba8:	1c9a      	adds	r2, r3, #2
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	2246      	movs	r2, #70	; 0x46
 8001bb2:	5a9b      	ldrh	r3, [r3, r2]
 8001bb4:	b29b      	uxth	r3, r3
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	b299      	uxth	r1, r3
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	2246      	movs	r2, #70	; 0x46
 8001bbe:	5299      	strh	r1, [r3, r2]
 8001bc0:	e016      	b.n	8001bf0 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001bc2:	f7fe fe8d 	bl	80008e0 <HAL_GetTick>
 8001bc6:	0002      	movs	r2, r0
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	683a      	ldr	r2, [r7, #0]
 8001bce:	429a      	cmp	r2, r3
 8001bd0:	d802      	bhi.n	8001bd8 <HAL_SPI_Receive+0x230>
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	3301      	adds	r3, #1
 8001bd6:	d102      	bne.n	8001bde <HAL_SPI_Receive+0x236>
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d108      	bne.n	8001bf0 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8001bde:	2317      	movs	r3, #23
 8001be0:	18fb      	adds	r3, r7, r3
 8001be2:	2203      	movs	r2, #3
 8001be4:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	225d      	movs	r2, #93	; 0x5d
 8001bea:	2101      	movs	r1, #1
 8001bec:	5499      	strb	r1, [r3, r2]
          goto error;
 8001bee:	e01d      	b.n	8001c2c <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	2246      	movs	r2, #70	; 0x46
 8001bf4:	5a9b      	ldrh	r3, [r3, r2]
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d1c5      	bne.n	8001b88 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001bfc:	693a      	ldr	r2, [r7, #16]
 8001bfe:	6839      	ldr	r1, [r7, #0]
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	0018      	movs	r0, r3
 8001c04:	f000 fb34 	bl	8002270 <SPI_EndRxTransaction>
 8001c08:	1e03      	subs	r3, r0, #0
 8001c0a:	d002      	beq.n	8001c12 <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2220      	movs	r2, #32
 8001c10:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d004      	beq.n	8001c24 <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8001c1a:	2317      	movs	r3, #23
 8001c1c:	18fb      	adds	r3, r7, r3
 8001c1e:	2201      	movs	r2, #1
 8001c20:	701a      	strb	r2, [r3, #0]
 8001c22:	e003      	b.n	8001c2c <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	225d      	movs	r2, #93	; 0x5d
 8001c28:	2101      	movs	r1, #1
 8001c2a:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	225c      	movs	r2, #92	; 0x5c
 8001c30:	2100      	movs	r1, #0
 8001c32:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001c34:	2317      	movs	r3, #23
 8001c36:	18fb      	adds	r3, r7, r3
 8001c38:	781b      	ldrb	r3, [r3, #0]
}
 8001c3a:	0018      	movs	r0, r3
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	b007      	add	sp, #28
 8001c40:	bd90      	pop	{r4, r7, pc}
 8001c42:	46c0      	nop			; (mov r8, r8)
 8001c44:	ffffefff 	.word	0xffffefff
 8001c48:	ffffbfff 	.word	0xffffbfff

08001c4c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b08a      	sub	sp, #40	; 0x28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	001a      	movs	r2, r3
 8001c5a:	1cbb      	adds	r3, r7, #2
 8001c5c:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001c5e:	2301      	movs	r3, #1
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001c62:	2323      	movs	r3, #35	; 0x23
 8001c64:	18fb      	adds	r3, r7, r3
 8001c66:	2200      	movs	r2, #0
 8001c68:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	225c      	movs	r2, #92	; 0x5c
 8001c6e:	5c9b      	ldrb	r3, [r3, r2]
 8001c70:	2b01      	cmp	r3, #1
 8001c72:	d101      	bne.n	8001c78 <HAL_SPI_TransmitReceive+0x2c>
 8001c74:	2302      	movs	r3, #2
 8001c76:	e1c4      	b.n	8002002 <HAL_SPI_TransmitReceive+0x3b6>
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	225c      	movs	r2, #92	; 0x5c
 8001c7c:	2101      	movs	r1, #1
 8001c7e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001c80:	f7fe fe2e 	bl	80008e0 <HAL_GetTick>
 8001c84:	0003      	movs	r3, r0
 8001c86:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001c88:	201b      	movs	r0, #27
 8001c8a:	183b      	adds	r3, r7, r0
 8001c8c:	68fa      	ldr	r2, [r7, #12]
 8001c8e:	215d      	movs	r1, #93	; 0x5d
 8001c90:	5c52      	ldrb	r2, [r2, r1]
 8001c92:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8001c9a:	2312      	movs	r3, #18
 8001c9c:	18fb      	adds	r3, r7, r3
 8001c9e:	1cba      	adds	r2, r7, #2
 8001ca0:	8812      	ldrh	r2, [r2, #0]
 8001ca2:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001ca4:	183b      	adds	r3, r7, r0
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	2b01      	cmp	r3, #1
 8001caa:	d011      	beq.n	8001cd0 <HAL_SPI_TransmitReceive+0x84>
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	2382      	movs	r3, #130	; 0x82
 8001cb0:	005b      	lsls	r3, r3, #1
 8001cb2:	429a      	cmp	r2, r3
 8001cb4:	d107      	bne.n	8001cc6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	689b      	ldr	r3, [r3, #8]
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d103      	bne.n	8001cc6 <HAL_SPI_TransmitReceive+0x7a>
 8001cbe:	183b      	adds	r3, r7, r0
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	2b04      	cmp	r3, #4
 8001cc4:	d004      	beq.n	8001cd0 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8001cc6:	2323      	movs	r3, #35	; 0x23
 8001cc8:	18fb      	adds	r3, r7, r3
 8001cca:	2202      	movs	r2, #2
 8001ccc:	701a      	strb	r2, [r3, #0]
    goto error;
 8001cce:	e191      	b.n	8001ff4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d006      	beq.n	8001ce4 <HAL_SPI_TransmitReceive+0x98>
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d003      	beq.n	8001ce4 <HAL_SPI_TransmitReceive+0x98>
 8001cdc:	1cbb      	adds	r3, r7, #2
 8001cde:	881b      	ldrh	r3, [r3, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d104      	bne.n	8001cee <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8001ce4:	2323      	movs	r3, #35	; 0x23
 8001ce6:	18fb      	adds	r3, r7, r3
 8001ce8:	2201      	movs	r2, #1
 8001cea:	701a      	strb	r2, [r3, #0]
    goto error;
 8001cec:	e182      	b.n	8001ff4 <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	225d      	movs	r2, #93	; 0x5d
 8001cf2:	5c9b      	ldrb	r3, [r3, r2]
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	2b04      	cmp	r3, #4
 8001cf8:	d003      	beq.n	8001d02 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	225d      	movs	r2, #93	; 0x5d
 8001cfe:	2105      	movs	r1, #5
 8001d00:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2200      	movs	r2, #0
 8001d06:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	687a      	ldr	r2, [r7, #4]
 8001d0c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	1cba      	adds	r2, r7, #2
 8001d12:	2146      	movs	r1, #70	; 0x46
 8001d14:	8812      	ldrh	r2, [r2, #0]
 8001d16:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	1cba      	adds	r2, r7, #2
 8001d1c:	2144      	movs	r1, #68	; 0x44
 8001d1e:	8812      	ldrh	r2, [r2, #0]
 8001d20:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	68ba      	ldr	r2, [r7, #8]
 8001d26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	1cba      	adds	r2, r7, #2
 8001d2c:	8812      	ldrh	r2, [r2, #0]
 8001d2e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	1cba      	adds	r2, r7, #2
 8001d34:	8812      	ldrh	r2, [r2, #0]
 8001d36:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	2200      	movs	r2, #0
 8001d42:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	68da      	ldr	r2, [r3, #12]
 8001d48:	23e0      	movs	r3, #224	; 0xe0
 8001d4a:	00db      	lsls	r3, r3, #3
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d908      	bls.n	8001d62 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	49ac      	ldr	r1, [pc, #688]	; (800200c <HAL_SPI_TransmitReceive+0x3c0>)
 8001d5c:	400a      	ands	r2, r1
 8001d5e:	605a      	str	r2, [r3, #4]
 8001d60:	e008      	b.n	8001d74 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2180      	movs	r1, #128	; 0x80
 8001d6e:	0149      	lsls	r1, r1, #5
 8001d70:	430a      	orrs	r2, r1
 8001d72:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2240      	movs	r2, #64	; 0x40
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	2b40      	cmp	r3, #64	; 0x40
 8001d80:	d007      	beq.n	8001d92 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2140      	movs	r1, #64	; 0x40
 8001d8e:	430a      	orrs	r2, r1
 8001d90:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	68da      	ldr	r2, [r3, #12]
 8001d96:	23e0      	movs	r3, #224	; 0xe0
 8001d98:	00db      	lsls	r3, r3, #3
 8001d9a:	429a      	cmp	r2, r3
 8001d9c:	d800      	bhi.n	8001da0 <HAL_SPI_TransmitReceive+0x154>
 8001d9e:	e083      	b.n	8001ea8 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d005      	beq.n	8001db4 <HAL_SPI_TransmitReceive+0x168>
 8001da8:	2312      	movs	r3, #18
 8001daa:	18fb      	adds	r3, r7, r3
 8001dac:	881b      	ldrh	r3, [r3, #0]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d000      	beq.n	8001db4 <HAL_SPI_TransmitReceive+0x168>
 8001db2:	e06d      	b.n	8001e90 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001db8:	881a      	ldrh	r2, [r3, #0]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dc4:	1c9a      	adds	r2, r3, #2
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	3b01      	subs	r3, #1
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001dd8:	e05a      	b.n	8001e90 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	2202      	movs	r2, #2
 8001de2:	4013      	ands	r3, r2
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d11b      	bne.n	8001e20 <HAL_SPI_TransmitReceive+0x1d4>
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d016      	beq.n	8001e20 <HAL_SPI_TransmitReceive+0x1d4>
 8001df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df4:	2b01      	cmp	r3, #1
 8001df6:	d113      	bne.n	8001e20 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dfc:	881a      	ldrh	r2, [r3, #0]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e08:	1c9a      	adds	r2, r3, #2
 8001e0a:	68fb      	ldr	r3, [r7, #12]
 8001e0c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e12:	b29b      	uxth	r3, r3
 8001e14:	3b01      	subs	r3, #1
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	689b      	ldr	r3, [r3, #8]
 8001e26:	2201      	movs	r2, #1
 8001e28:	4013      	ands	r3, r2
 8001e2a:	2b01      	cmp	r3, #1
 8001e2c:	d11c      	bne.n	8001e68 <HAL_SPI_TransmitReceive+0x21c>
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	2246      	movs	r2, #70	; 0x46
 8001e32:	5a9b      	ldrh	r3, [r3, r2]
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d016      	beq.n	8001e68 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	68da      	ldr	r2, [r3, #12]
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e44:	b292      	uxth	r2, r2
 8001e46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4c:	1c9a      	adds	r2, r3, #2
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	2246      	movs	r2, #70	; 0x46
 8001e56:	5a9b      	ldrh	r3, [r3, r2]
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	3b01      	subs	r3, #1
 8001e5c:	b299      	uxth	r1, r3
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	2246      	movs	r2, #70	; 0x46
 8001e62:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e64:	2301      	movs	r3, #1
 8001e66:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001e68:	f7fe fd3a 	bl	80008e0 <HAL_GetTick>
 8001e6c:	0002      	movs	r2, r0
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d80b      	bhi.n	8001e90 <HAL_SPI_TransmitReceive+0x244>
 8001e78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001e7a:	3301      	adds	r3, #1
 8001e7c:	d008      	beq.n	8001e90 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 8001e7e:	2323      	movs	r3, #35	; 0x23
 8001e80:	18fb      	adds	r3, r7, r3
 8001e82:	2203      	movs	r2, #3
 8001e84:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	225d      	movs	r2, #93	; 0x5d
 8001e8a:	2101      	movs	r1, #1
 8001e8c:	5499      	strb	r1, [r3, r2]
        goto error;
 8001e8e:	e0b1      	b.n	8001ff4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e94:	b29b      	uxth	r3, r3
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d19f      	bne.n	8001dda <HAL_SPI_TransmitReceive+0x18e>
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	2246      	movs	r2, #70	; 0x46
 8001e9e:	5a9b      	ldrh	r3, [r3, r2]
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d199      	bne.n	8001dda <HAL_SPI_TransmitReceive+0x18e>
 8001ea6:	e089      	b.n	8001fbc <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d005      	beq.n	8001ebc <HAL_SPI_TransmitReceive+0x270>
 8001eb0:	2312      	movs	r3, #18
 8001eb2:	18fb      	adds	r3, r7, r3
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d000      	beq.n	8001ebc <HAL_SPI_TransmitReceive+0x270>
 8001eba:	e074      	b.n	8001fa6 <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	330c      	adds	r3, #12
 8001ec6:	7812      	ldrb	r2, [r2, #0]
 8001ec8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ece:	1c5a      	adds	r2, r3, #1
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ed8:	b29b      	uxth	r3, r3
 8001eda:	3b01      	subs	r3, #1
 8001edc:	b29a      	uxth	r2, r3
 8001ede:	68fb      	ldr	r3, [r7, #12]
 8001ee0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ee2:	e060      	b.n	8001fa6 <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	2202      	movs	r2, #2
 8001eec:	4013      	ands	r3, r2
 8001eee:	2b02      	cmp	r3, #2
 8001ef0:	d11c      	bne.n	8001f2c <HAL_SPI_TransmitReceive+0x2e0>
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d017      	beq.n	8001f2c <HAL_SPI_TransmitReceive+0x2e0>
 8001efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d114      	bne.n	8001f2c <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	330c      	adds	r3, #12
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f14:	1c5a      	adds	r2, r3, #1
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	3b01      	subs	r3, #1
 8001f22:	b29a      	uxth	r2, r3
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	2201      	movs	r2, #1
 8001f34:	4013      	ands	r3, r2
 8001f36:	2b01      	cmp	r3, #1
 8001f38:	d11e      	bne.n	8001f78 <HAL_SPI_TransmitReceive+0x32c>
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2246      	movs	r2, #70	; 0x46
 8001f3e:	5a9b      	ldrh	r3, [r3, r2]
 8001f40:	b29b      	uxth	r3, r3
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d018      	beq.n	8001f78 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	330c      	adds	r3, #12
 8001f4c:	001a      	movs	r2, r3
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f52:	7812      	ldrb	r2, [r2, #0]
 8001f54:	b2d2      	uxtb	r2, r2
 8001f56:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5c:	1c5a      	adds	r2, r3, #1
 8001f5e:	68fb      	ldr	r3, [r7, #12]
 8001f60:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2246      	movs	r2, #70	; 0x46
 8001f66:	5a9b      	ldrh	r3, [r3, r2]
 8001f68:	b29b      	uxth	r3, r3
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	b299      	uxth	r1, r3
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	2246      	movs	r2, #70	; 0x46
 8001f72:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001f74:	2301      	movs	r3, #1
 8001f76:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001f78:	f7fe fcb2 	bl	80008e0 <HAL_GetTick>
 8001f7c:	0002      	movs	r2, r0
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d802      	bhi.n	8001f8e <HAL_SPI_TransmitReceive+0x342>
 8001f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	d102      	bne.n	8001f94 <HAL_SPI_TransmitReceive+0x348>
 8001f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d108      	bne.n	8001fa6 <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 8001f94:	2323      	movs	r3, #35	; 0x23
 8001f96:	18fb      	adds	r3, r7, r3
 8001f98:	2203      	movs	r2, #3
 8001f9a:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	225d      	movs	r2, #93	; 0x5d
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	5499      	strb	r1, [r3, r2]
        goto error;
 8001fa4:	e026      	b.n	8001ff4 <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001faa:	b29b      	uxth	r3, r3
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d199      	bne.n	8001ee4 <HAL_SPI_TransmitReceive+0x298>
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	2246      	movs	r2, #70	; 0x46
 8001fb4:	5a9b      	ldrh	r3, [r3, r2]
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d193      	bne.n	8001ee4 <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001fbc:	69fa      	ldr	r2, [r7, #28]
 8001fbe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	0018      	movs	r0, r3
 8001fc4:	f000 f9b2 	bl	800232c <SPI_EndRxTxTransaction>
 8001fc8:	1e03      	subs	r3, r0, #0
 8001fca:	d006      	beq.n	8001fda <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8001fcc:	2323      	movs	r3, #35	; 0x23
 8001fce:	18fb      	adds	r3, r7, r3
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001fd4:	68fb      	ldr	r3, [r7, #12]
 8001fd6:	2220      	movs	r2, #32
 8001fd8:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001fda:	68fb      	ldr	r3, [r7, #12]
 8001fdc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d004      	beq.n	8001fec <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 8001fe2:	2323      	movs	r3, #35	; 0x23
 8001fe4:	18fb      	adds	r3, r7, r3
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	701a      	strb	r2, [r3, #0]
 8001fea:	e003      	b.n	8001ff4 <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	225d      	movs	r2, #93	; 0x5d
 8001ff0:	2101      	movs	r1, #1
 8001ff2:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	225c      	movs	r2, #92	; 0x5c
 8001ff8:	2100      	movs	r1, #0
 8001ffa:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8001ffc:	2323      	movs	r3, #35	; 0x23
 8001ffe:	18fb      	adds	r3, r7, r3
 8002000:	781b      	ldrb	r3, [r3, #0]
}
 8002002:	0018      	movs	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	b00a      	add	sp, #40	; 0x28
 8002008:	bd80      	pop	{r7, pc}
 800200a:	46c0      	nop			; (mov r8, r8)
 800200c:	ffffefff 	.word	0xffffefff

08002010 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	603b      	str	r3, [r7, #0]
 800201c:	1dfb      	adds	r3, r7, #7
 800201e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002020:	f7fe fc5e 	bl	80008e0 <HAL_GetTick>
 8002024:	0002      	movs	r2, r0
 8002026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002028:	1a9b      	subs	r3, r3, r2
 800202a:	683a      	ldr	r2, [r7, #0]
 800202c:	18d3      	adds	r3, r2, r3
 800202e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002030:	f7fe fc56 	bl	80008e0 <HAL_GetTick>
 8002034:	0003      	movs	r3, r0
 8002036:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002038:	4b3a      	ldr	r3, [pc, #232]	; (8002124 <SPI_WaitFlagStateUntilTimeout+0x114>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	015b      	lsls	r3, r3, #5
 800203e:	0d1b      	lsrs	r3, r3, #20
 8002040:	69fa      	ldr	r2, [r7, #28]
 8002042:	4353      	muls	r3, r2
 8002044:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002046:	e058      	b.n	80020fa <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	3301      	adds	r3, #1
 800204c:	d055      	beq.n	80020fa <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800204e:	f7fe fc47 	bl	80008e0 <HAL_GetTick>
 8002052:	0002      	movs	r2, r0
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	1ad3      	subs	r3, r2, r3
 8002058:	69fa      	ldr	r2, [r7, #28]
 800205a:	429a      	cmp	r2, r3
 800205c:	d902      	bls.n	8002064 <SPI_WaitFlagStateUntilTimeout+0x54>
 800205e:	69fb      	ldr	r3, [r7, #28]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d142      	bne.n	80020ea <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	685a      	ldr	r2, [r3, #4]
 800206a:	68fb      	ldr	r3, [r7, #12]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	21e0      	movs	r1, #224	; 0xe0
 8002070:	438a      	bics	r2, r1
 8002072:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	685a      	ldr	r2, [r3, #4]
 8002078:	2382      	movs	r3, #130	; 0x82
 800207a:	005b      	lsls	r3, r3, #1
 800207c:	429a      	cmp	r2, r3
 800207e:	d113      	bne.n	80020a8 <SPI_WaitFlagStateUntilTimeout+0x98>
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	689a      	ldr	r2, [r3, #8]
 8002084:	2380      	movs	r3, #128	; 0x80
 8002086:	021b      	lsls	r3, r3, #8
 8002088:	429a      	cmp	r2, r3
 800208a:	d005      	beq.n	8002098 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	2380      	movs	r3, #128	; 0x80
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	429a      	cmp	r2, r3
 8002096:	d107      	bne.n	80020a8 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681a      	ldr	r2, [r3, #0]
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	2140      	movs	r1, #64	; 0x40
 80020a4:	438a      	bics	r2, r1
 80020a6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020ac:	2380      	movs	r3, #128	; 0x80
 80020ae:	019b      	lsls	r3, r3, #6
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d110      	bne.n	80020d6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	491a      	ldr	r1, [pc, #104]	; (8002128 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80020c0:	400a      	ands	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2180      	movs	r1, #128	; 0x80
 80020d0:	0189      	lsls	r1, r1, #6
 80020d2:	430a      	orrs	r2, r1
 80020d4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	225d      	movs	r2, #93	; 0x5d
 80020da:	2101      	movs	r1, #1
 80020dc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	225c      	movs	r2, #92	; 0x5c
 80020e2:	2100      	movs	r1, #0
 80020e4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e017      	b.n	800211a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80020ea:	697b      	ldr	r3, [r7, #20]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d101      	bne.n	80020f4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 80020f0:	2300      	movs	r3, #0
 80020f2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80020f4:	697b      	ldr	r3, [r7, #20]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	689b      	ldr	r3, [r3, #8]
 8002100:	68ba      	ldr	r2, [r7, #8]
 8002102:	4013      	ands	r3, r2
 8002104:	68ba      	ldr	r2, [r7, #8]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	425a      	negs	r2, r3
 800210a:	4153      	adcs	r3, r2
 800210c:	b2db      	uxtb	r3, r3
 800210e:	001a      	movs	r2, r3
 8002110:	1dfb      	adds	r3, r7, #7
 8002112:	781b      	ldrb	r3, [r3, #0]
 8002114:	429a      	cmp	r2, r3
 8002116:	d197      	bne.n	8002048 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002118:	2300      	movs	r3, #0
}
 800211a:	0018      	movs	r0, r3
 800211c:	46bd      	mov	sp, r7
 800211e:	b008      	add	sp, #32
 8002120:	bd80      	pop	{r7, pc}
 8002122:	46c0      	nop			; (mov r8, r8)
 8002124:	20000000 	.word	0x20000000
 8002128:	ffffdfff 	.word	0xffffdfff

0800212c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b08a      	sub	sp, #40	; 0x28
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
 8002138:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800213a:	2317      	movs	r3, #23
 800213c:	18fb      	adds	r3, r7, r3
 800213e:	2200      	movs	r2, #0
 8002140:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002142:	f7fe fbcd 	bl	80008e0 <HAL_GetTick>
 8002146:	0002      	movs	r2, r0
 8002148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800214a:	1a9b      	subs	r3, r3, r2
 800214c:	683a      	ldr	r2, [r7, #0]
 800214e:	18d3      	adds	r3, r2, r3
 8002150:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 8002152:	f7fe fbc5 	bl	80008e0 <HAL_GetTick>
 8002156:	0003      	movs	r3, r0
 8002158:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	330c      	adds	r3, #12
 8002160:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002162:	4b41      	ldr	r3, [pc, #260]	; (8002268 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002164:	681a      	ldr	r2, [r3, #0]
 8002166:	0013      	movs	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	189b      	adds	r3, r3, r2
 800216c:	00da      	lsls	r2, r3, #3
 800216e:	1ad3      	subs	r3, r2, r3
 8002170:	0d1b      	lsrs	r3, r3, #20
 8002172:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002174:	4353      	muls	r3, r2
 8002176:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8002178:	e068      	b.n	800224c <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800217a:	68ba      	ldr	r2, [r7, #8]
 800217c:	23c0      	movs	r3, #192	; 0xc0
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	429a      	cmp	r2, r3
 8002182:	d10a      	bne.n	800219a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	2b00      	cmp	r3, #0
 8002188:	d107      	bne.n	800219a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	781b      	ldrb	r3, [r3, #0]
 800218e:	b2da      	uxtb	r2, r3
 8002190:	2117      	movs	r1, #23
 8002192:	187b      	adds	r3, r7, r1
 8002194:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8002196:	187b      	adds	r3, r7, r1
 8002198:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	3301      	adds	r3, #1
 800219e:	d055      	beq.n	800224c <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80021a0:	f7fe fb9e 	bl	80008e0 <HAL_GetTick>
 80021a4:	0002      	movs	r2, r0
 80021a6:	6a3b      	ldr	r3, [r7, #32]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d902      	bls.n	80021b6 <SPI_WaitFifoStateUntilTimeout+0x8a>
 80021b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d142      	bne.n	800223c <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	21e0      	movs	r1, #224	; 0xe0
 80021c2:	438a      	bics	r2, r1
 80021c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	2382      	movs	r3, #130	; 0x82
 80021cc:	005b      	lsls	r3, r3, #1
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d113      	bne.n	80021fa <SPI_WaitFifoStateUntilTimeout+0xce>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	2380      	movs	r3, #128	; 0x80
 80021d8:	021b      	lsls	r3, r3, #8
 80021da:	429a      	cmp	r2, r3
 80021dc:	d005      	beq.n	80021ea <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	689a      	ldr	r2, [r3, #8]
 80021e2:	2380      	movs	r3, #128	; 0x80
 80021e4:	00db      	lsls	r3, r3, #3
 80021e6:	429a      	cmp	r2, r3
 80021e8:	d107      	bne.n	80021fa <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	681a      	ldr	r2, [r3, #0]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	2140      	movs	r1, #64	; 0x40
 80021f6:	438a      	bics	r2, r1
 80021f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80021fe:	2380      	movs	r3, #128	; 0x80
 8002200:	019b      	lsls	r3, r3, #6
 8002202:	429a      	cmp	r2, r3
 8002204:	d110      	bne.n	8002228 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4916      	ldr	r1, [pc, #88]	; (800226c <SPI_WaitFifoStateUntilTimeout+0x140>)
 8002212:	400a      	ands	r2, r1
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	2180      	movs	r1, #128	; 0x80
 8002222:	0189      	lsls	r1, r1, #6
 8002224:	430a      	orrs	r2, r1
 8002226:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	225d      	movs	r2, #93	; 0x5d
 800222c:	2101      	movs	r1, #1
 800222e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	225c      	movs	r2, #92	; 0x5c
 8002234:	2100      	movs	r1, #0
 8002236:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002238:	2303      	movs	r3, #3
 800223a:	e010      	b.n	800225e <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800223c:	69bb      	ldr	r3, [r7, #24]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d101      	bne.n	8002246 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 8002242:	2300      	movs	r3, #0
 8002244:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 8002246:	69bb      	ldr	r3, [r7, #24]
 8002248:	3b01      	subs	r3, #1
 800224a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	4013      	ands	r3, r2
 8002256:	687a      	ldr	r2, [r7, #4]
 8002258:	429a      	cmp	r2, r3
 800225a:	d18e      	bne.n	800217a <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 800225c:	2300      	movs	r3, #0
}
 800225e:	0018      	movs	r0, r3
 8002260:	46bd      	mov	sp, r7
 8002262:	b00a      	add	sp, #40	; 0x28
 8002264:	bd80      	pop	{r7, pc}
 8002266:	46c0      	nop			; (mov r8, r8)
 8002268:	20000000 	.word	0x20000000
 800226c:	ffffdfff 	.word	0xffffdfff

08002270 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b086      	sub	sp, #24
 8002274:	af02      	add	r7, sp, #8
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	60b9      	str	r1, [r7, #8]
 800227a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	685a      	ldr	r2, [r3, #4]
 8002280:	2382      	movs	r3, #130	; 0x82
 8002282:	005b      	lsls	r3, r3, #1
 8002284:	429a      	cmp	r2, r3
 8002286:	d113      	bne.n	80022b0 <SPI_EndRxTransaction+0x40>
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	689a      	ldr	r2, [r3, #8]
 800228c:	2380      	movs	r3, #128	; 0x80
 800228e:	021b      	lsls	r3, r3, #8
 8002290:	429a      	cmp	r2, r3
 8002292:	d005      	beq.n	80022a0 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	689a      	ldr	r2, [r3, #8]
 8002298:	2380      	movs	r3, #128	; 0x80
 800229a:	00db      	lsls	r3, r3, #3
 800229c:	429a      	cmp	r2, r3
 800229e:	d107      	bne.n	80022b0 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	681a      	ldr	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2140      	movs	r1, #64	; 0x40
 80022ac:	438a      	bics	r2, r1
 80022ae:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80022b0:	68ba      	ldr	r2, [r7, #8]
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	9300      	str	r3, [sp, #0]
 80022b8:	0013      	movs	r3, r2
 80022ba:	2200      	movs	r2, #0
 80022bc:	2180      	movs	r1, #128	; 0x80
 80022be:	f7ff fea7 	bl	8002010 <SPI_WaitFlagStateUntilTimeout>
 80022c2:	1e03      	subs	r3, r0, #0
 80022c4:	d007      	beq.n	80022d6 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ca:	2220      	movs	r2, #32
 80022cc:	431a      	orrs	r2, r3
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e026      	b.n	8002324 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	685a      	ldr	r2, [r3, #4]
 80022da:	2382      	movs	r3, #130	; 0x82
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	429a      	cmp	r2, r3
 80022e0:	d11f      	bne.n	8002322 <SPI_EndRxTransaction+0xb2>
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	2380      	movs	r3, #128	; 0x80
 80022e8:	021b      	lsls	r3, r3, #8
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d005      	beq.n	80022fa <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	689a      	ldr	r2, [r3, #8]
 80022f2:	2380      	movs	r3, #128	; 0x80
 80022f4:	00db      	lsls	r3, r3, #3
 80022f6:	429a      	cmp	r2, r3
 80022f8:	d113      	bne.n	8002322 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80022fa:	68ba      	ldr	r2, [r7, #8]
 80022fc:	23c0      	movs	r3, #192	; 0xc0
 80022fe:	00d9      	lsls	r1, r3, #3
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	0013      	movs	r3, r2
 8002308:	2200      	movs	r2, #0
 800230a:	f7ff ff0f 	bl	800212c <SPI_WaitFifoStateUntilTimeout>
 800230e:	1e03      	subs	r3, r0, #0
 8002310:	d007      	beq.n	8002322 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002316:	2220      	movs	r2, #32
 8002318:	431a      	orrs	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e000      	b.n	8002324 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 8002322:	2300      	movs	r3, #0
}
 8002324:	0018      	movs	r0, r3
 8002326:	46bd      	mov	sp, r7
 8002328:	b004      	add	sp, #16
 800232a:	bd80      	pop	{r7, pc}

0800232c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af02      	add	r7, sp, #8
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002338:	68ba      	ldr	r2, [r7, #8]
 800233a:	23c0      	movs	r3, #192	; 0xc0
 800233c:	0159      	lsls	r1, r3, #5
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	9300      	str	r3, [sp, #0]
 8002344:	0013      	movs	r3, r2
 8002346:	2200      	movs	r2, #0
 8002348:	f7ff fef0 	bl	800212c <SPI_WaitFifoStateUntilTimeout>
 800234c:	1e03      	subs	r3, r0, #0
 800234e:	d007      	beq.n	8002360 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002354:	2220      	movs	r2, #32
 8002356:	431a      	orrs	r2, r3
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800235c:	2303      	movs	r3, #3
 800235e:	e027      	b.n	80023b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002360:	68ba      	ldr	r2, [r7, #8]
 8002362:	68f8      	ldr	r0, [r7, #12]
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	9300      	str	r3, [sp, #0]
 8002368:	0013      	movs	r3, r2
 800236a:	2200      	movs	r2, #0
 800236c:	2180      	movs	r1, #128	; 0x80
 800236e:	f7ff fe4f 	bl	8002010 <SPI_WaitFlagStateUntilTimeout>
 8002372:	1e03      	subs	r3, r0, #0
 8002374:	d007      	beq.n	8002386 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800237a:	2220      	movs	r2, #32
 800237c:	431a      	orrs	r2, r3
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002382:	2303      	movs	r3, #3
 8002384:	e014      	b.n	80023b0 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002386:	68ba      	ldr	r2, [r7, #8]
 8002388:	23c0      	movs	r3, #192	; 0xc0
 800238a:	00d9      	lsls	r1, r3, #3
 800238c:	68f8      	ldr	r0, [r7, #12]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	9300      	str	r3, [sp, #0]
 8002392:	0013      	movs	r3, r2
 8002394:	2200      	movs	r2, #0
 8002396:	f7ff fec9 	bl	800212c <SPI_WaitFifoStateUntilTimeout>
 800239a:	1e03      	subs	r3, r0, #0
 800239c:	d007      	beq.n	80023ae <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80023a2:	2220      	movs	r2, #32
 80023a4:	431a      	orrs	r2, r3
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e000      	b.n	80023b0 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	0018      	movs	r0, r3
 80023b2:	46bd      	mov	sp, r7
 80023b4:	b004      	add	sp, #16
 80023b6:	bd80      	pop	{r7, pc}

080023b8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b082      	sub	sp, #8
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d101      	bne.n	80023ca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80023c6:	2301      	movs	r3, #1
 80023c8:	e044      	b.n	8002454 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d107      	bne.n	80023e2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	2278      	movs	r2, #120	; 0x78
 80023d6:	2100      	movs	r1, #0
 80023d8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	0018      	movs	r0, r3
 80023de:	f7fe f959 	bl	8000694 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2224      	movs	r2, #36	; 0x24
 80023e6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	2101      	movs	r1, #1
 80023f4:	438a      	bics	r2, r1
 80023f6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	0018      	movs	r0, r3
 80023fc:	f000 f8d0 	bl	80025a0 <UART_SetConfig>
 8002400:	0003      	movs	r3, r0
 8002402:	2b01      	cmp	r3, #1
 8002404:	d101      	bne.n	800240a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002406:	2301      	movs	r3, #1
 8002408:	e024      	b.n	8002454 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800240e:	2b00      	cmp	r3, #0
 8002410:	d003      	beq.n	800241a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	0018      	movs	r0, r3
 8002416:	f000 fa03 	bl	8002820 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	685a      	ldr	r2, [r3, #4]
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	490d      	ldr	r1, [pc, #52]	; (800245c <HAL_UART_Init+0xa4>)
 8002426:	400a      	ands	r2, r1
 8002428:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	212a      	movs	r1, #42	; 0x2a
 8002436:	438a      	bics	r2, r1
 8002438:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	2101      	movs	r1, #1
 8002446:	430a      	orrs	r2, r1
 8002448:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	0018      	movs	r0, r3
 800244e:	f000 fa9b 	bl	8002988 <UART_CheckIdleState>
 8002452:	0003      	movs	r3, r0
}
 8002454:	0018      	movs	r0, r3
 8002456:	46bd      	mov	sp, r7
 8002458:	b002      	add	sp, #8
 800245a:	bd80      	pop	{r7, pc}
 800245c:	ffffb7ff 	.word	0xffffb7ff

08002460 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b08a      	sub	sp, #40	; 0x28
 8002464:	af02      	add	r7, sp, #8
 8002466:	60f8      	str	r0, [r7, #12]
 8002468:	60b9      	str	r1, [r7, #8]
 800246a:	603b      	str	r3, [r7, #0]
 800246c:	1dbb      	adds	r3, r7, #6
 800246e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002474:	2b20      	cmp	r3, #32
 8002476:	d000      	beq.n	800247a <HAL_UART_Transmit+0x1a>
 8002478:	e08d      	b.n	8002596 <HAL_UART_Transmit+0x136>
  {
    if ((pData == NULL) || (Size == 0U))
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d003      	beq.n	8002488 <HAL_UART_Transmit+0x28>
 8002480:	1dbb      	adds	r3, r7, #6
 8002482:	881b      	ldrh	r3, [r3, #0]
 8002484:	2b00      	cmp	r3, #0
 8002486:	d101      	bne.n	800248c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e085      	b.n	8002598 <HAL_UART_Transmit+0x138>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	689a      	ldr	r2, [r3, #8]
 8002490:	2380      	movs	r3, #128	; 0x80
 8002492:	015b      	lsls	r3, r3, #5
 8002494:	429a      	cmp	r2, r3
 8002496:	d109      	bne.n	80024ac <HAL_UART_Transmit+0x4c>
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	691b      	ldr	r3, [r3, #16]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d105      	bne.n	80024ac <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80024a0:	68bb      	ldr	r3, [r7, #8]
 80024a2:	2201      	movs	r2, #1
 80024a4:	4013      	ands	r3, r2
 80024a6:	d001      	beq.n	80024ac <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80024a8:	2301      	movs	r3, #1
 80024aa:	e075      	b.n	8002598 <HAL_UART_Transmit+0x138>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2284      	movs	r2, #132	; 0x84
 80024b0:	2100      	movs	r1, #0
 80024b2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2221      	movs	r2, #33	; 0x21
 80024b8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024ba:	f7fe fa11 	bl	80008e0 <HAL_GetTick>
 80024be:	0003      	movs	r3, r0
 80024c0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	1dba      	adds	r2, r7, #6
 80024c6:	2150      	movs	r1, #80	; 0x50
 80024c8:	8812      	ldrh	r2, [r2, #0]
 80024ca:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	1dba      	adds	r2, r7, #6
 80024d0:	2152      	movs	r1, #82	; 0x52
 80024d2:	8812      	ldrh	r2, [r2, #0]
 80024d4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	689a      	ldr	r2, [r3, #8]
 80024da:	2380      	movs	r3, #128	; 0x80
 80024dc:	015b      	lsls	r3, r3, #5
 80024de:	429a      	cmp	r2, r3
 80024e0:	d108      	bne.n	80024f4 <HAL_UART_Transmit+0x94>
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	691b      	ldr	r3, [r3, #16]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d104      	bne.n	80024f4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	61bb      	str	r3, [r7, #24]
 80024f2:	e003      	b.n	80024fc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024f8:	2300      	movs	r3, #0
 80024fa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80024fc:	e030      	b.n	8002560 <HAL_UART_Transmit+0x100>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	9300      	str	r3, [sp, #0]
 8002506:	0013      	movs	r3, r2
 8002508:	2200      	movs	r2, #0
 800250a:	2180      	movs	r1, #128	; 0x80
 800250c:	f000 fae4 	bl	8002ad8 <UART_WaitOnFlagUntilTimeout>
 8002510:	1e03      	subs	r3, r0, #0
 8002512:	d004      	beq.n	800251e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	2220      	movs	r2, #32
 8002518:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800251a:	2303      	movs	r3, #3
 800251c:	e03c      	b.n	8002598 <HAL_UART_Transmit+0x138>
      }
      if (pdata8bits == NULL)
 800251e:	69fb      	ldr	r3, [r7, #28]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d10b      	bne.n	800253c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002524:	69bb      	ldr	r3, [r7, #24]
 8002526:	881a      	ldrh	r2, [r3, #0]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	05d2      	lsls	r2, r2, #23
 800252e:	0dd2      	lsrs	r2, r2, #23
 8002530:	b292      	uxth	r2, r2
 8002532:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002534:	69bb      	ldr	r3, [r7, #24]
 8002536:	3302      	adds	r3, #2
 8002538:	61bb      	str	r3, [r7, #24]
 800253a:	e008      	b.n	800254e <HAL_UART_Transmit+0xee>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800253c:	69fb      	ldr	r3, [r7, #28]
 800253e:	781a      	ldrb	r2, [r3, #0]
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	b292      	uxth	r2, r2
 8002546:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	3301      	adds	r3, #1
 800254c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800254e:	68fb      	ldr	r3, [r7, #12]
 8002550:	2252      	movs	r2, #82	; 0x52
 8002552:	5a9b      	ldrh	r3, [r3, r2]
 8002554:	b29b      	uxth	r3, r3
 8002556:	3b01      	subs	r3, #1
 8002558:	b299      	uxth	r1, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2252      	movs	r2, #82	; 0x52
 800255e:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	2252      	movs	r2, #82	; 0x52
 8002564:	5a9b      	ldrh	r3, [r3, r2]
 8002566:	b29b      	uxth	r3, r3
 8002568:	2b00      	cmp	r3, #0
 800256a:	d1c8      	bne.n	80024fe <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800256c:	697a      	ldr	r2, [r7, #20]
 800256e:	68f8      	ldr	r0, [r7, #12]
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	9300      	str	r3, [sp, #0]
 8002574:	0013      	movs	r3, r2
 8002576:	2200      	movs	r2, #0
 8002578:	2140      	movs	r1, #64	; 0x40
 800257a:	f000 faad 	bl	8002ad8 <UART_WaitOnFlagUntilTimeout>
 800257e:	1e03      	subs	r3, r0, #0
 8002580:	d004      	beq.n	800258c <HAL_UART_Transmit+0x12c>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2220      	movs	r2, #32
 8002586:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e005      	b.n	8002598 <HAL_UART_Transmit+0x138>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2220      	movs	r2, #32
 8002590:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002592:	2300      	movs	r3, #0
 8002594:	e000      	b.n	8002598 <HAL_UART_Transmit+0x138>
  }
  else
  {
    return HAL_BUSY;
 8002596:	2302      	movs	r3, #2
  }
}
 8002598:	0018      	movs	r0, r3
 800259a:	46bd      	mov	sp, r7
 800259c:	b008      	add	sp, #32
 800259e:	bd80      	pop	{r7, pc}

080025a0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b088      	sub	sp, #32
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80025a8:	231e      	movs	r3, #30
 80025aa:	18fb      	adds	r3, r7, r3
 80025ac:	2200      	movs	r2, #0
 80025ae:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689a      	ldr	r2, [r3, #8]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	691b      	ldr	r3, [r3, #16]
 80025b8:	431a      	orrs	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	695b      	ldr	r3, [r3, #20]
 80025be:	431a      	orrs	r2, r3
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	69db      	ldr	r3, [r3, #28]
 80025c4:	4313      	orrs	r3, r2
 80025c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	4a8d      	ldr	r2, [pc, #564]	; (8002804 <UART_SetConfig+0x264>)
 80025d0:	4013      	ands	r3, r2
 80025d2:	0019      	movs	r1, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	697a      	ldr	r2, [r7, #20]
 80025da:	430a      	orrs	r2, r1
 80025dc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	685b      	ldr	r3, [r3, #4]
 80025e4:	4a88      	ldr	r2, [pc, #544]	; (8002808 <UART_SetConfig+0x268>)
 80025e6:	4013      	ands	r3, r2
 80025e8:	0019      	movs	r1, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	68da      	ldr	r2, [r3, #12]
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	430a      	orrs	r2, r1
 80025f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	699b      	ldr	r3, [r3, #24]
 80025fa:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6a1b      	ldr	r3, [r3, #32]
 8002600:	697a      	ldr	r2, [r7, #20]
 8002602:	4313      	orrs	r3, r2
 8002604:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	689b      	ldr	r3, [r3, #8]
 800260c:	4a7f      	ldr	r2, [pc, #508]	; (800280c <UART_SetConfig+0x26c>)
 800260e:	4013      	ands	r3, r2
 8002610:	0019      	movs	r1, r3
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	430a      	orrs	r2, r1
 800261a:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	4a7b      	ldr	r2, [pc, #492]	; (8002810 <UART_SetConfig+0x270>)
 8002622:	4293      	cmp	r3, r2
 8002624:	d127      	bne.n	8002676 <UART_SetConfig+0xd6>
 8002626:	4b7b      	ldr	r3, [pc, #492]	; (8002814 <UART_SetConfig+0x274>)
 8002628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800262a:	2203      	movs	r2, #3
 800262c:	4013      	ands	r3, r2
 800262e:	2b03      	cmp	r3, #3
 8002630:	d00d      	beq.n	800264e <UART_SetConfig+0xae>
 8002632:	d81b      	bhi.n	800266c <UART_SetConfig+0xcc>
 8002634:	2b02      	cmp	r3, #2
 8002636:	d014      	beq.n	8002662 <UART_SetConfig+0xc2>
 8002638:	d818      	bhi.n	800266c <UART_SetConfig+0xcc>
 800263a:	2b00      	cmp	r3, #0
 800263c:	d002      	beq.n	8002644 <UART_SetConfig+0xa4>
 800263e:	2b01      	cmp	r3, #1
 8002640:	d00a      	beq.n	8002658 <UART_SetConfig+0xb8>
 8002642:	e013      	b.n	800266c <UART_SetConfig+0xcc>
 8002644:	231f      	movs	r3, #31
 8002646:	18fb      	adds	r3, r7, r3
 8002648:	2200      	movs	r2, #0
 800264a:	701a      	strb	r2, [r3, #0]
 800264c:	e021      	b.n	8002692 <UART_SetConfig+0xf2>
 800264e:	231f      	movs	r3, #31
 8002650:	18fb      	adds	r3, r7, r3
 8002652:	2202      	movs	r2, #2
 8002654:	701a      	strb	r2, [r3, #0]
 8002656:	e01c      	b.n	8002692 <UART_SetConfig+0xf2>
 8002658:	231f      	movs	r3, #31
 800265a:	18fb      	adds	r3, r7, r3
 800265c:	2204      	movs	r2, #4
 800265e:	701a      	strb	r2, [r3, #0]
 8002660:	e017      	b.n	8002692 <UART_SetConfig+0xf2>
 8002662:	231f      	movs	r3, #31
 8002664:	18fb      	adds	r3, r7, r3
 8002666:	2208      	movs	r2, #8
 8002668:	701a      	strb	r2, [r3, #0]
 800266a:	e012      	b.n	8002692 <UART_SetConfig+0xf2>
 800266c:	231f      	movs	r3, #31
 800266e:	18fb      	adds	r3, r7, r3
 8002670:	2210      	movs	r2, #16
 8002672:	701a      	strb	r2, [r3, #0]
 8002674:	e00d      	b.n	8002692 <UART_SetConfig+0xf2>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a67      	ldr	r2, [pc, #412]	; (8002818 <UART_SetConfig+0x278>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d104      	bne.n	800268a <UART_SetConfig+0xea>
 8002680:	231f      	movs	r3, #31
 8002682:	18fb      	adds	r3, r7, r3
 8002684:	2200      	movs	r2, #0
 8002686:	701a      	strb	r2, [r3, #0]
 8002688:	e003      	b.n	8002692 <UART_SetConfig+0xf2>
 800268a:	231f      	movs	r3, #31
 800268c:	18fb      	adds	r3, r7, r3
 800268e:	2210      	movs	r2, #16
 8002690:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	69da      	ldr	r2, [r3, #28]
 8002696:	2380      	movs	r3, #128	; 0x80
 8002698:	021b      	lsls	r3, r3, #8
 800269a:	429a      	cmp	r2, r3
 800269c:	d15c      	bne.n	8002758 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800269e:	231f      	movs	r3, #31
 80026a0:	18fb      	adds	r3, r7, r3
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	2b08      	cmp	r3, #8
 80026a6:	d015      	beq.n	80026d4 <UART_SetConfig+0x134>
 80026a8:	dc18      	bgt.n	80026dc <UART_SetConfig+0x13c>
 80026aa:	2b04      	cmp	r3, #4
 80026ac:	d00d      	beq.n	80026ca <UART_SetConfig+0x12a>
 80026ae:	dc15      	bgt.n	80026dc <UART_SetConfig+0x13c>
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d002      	beq.n	80026ba <UART_SetConfig+0x11a>
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d005      	beq.n	80026c4 <UART_SetConfig+0x124>
 80026b8:	e010      	b.n	80026dc <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026ba:	f7fe ffc9 	bl	8001650 <HAL_RCC_GetPCLK1Freq>
 80026be:	0003      	movs	r3, r0
 80026c0:	61bb      	str	r3, [r7, #24]
        break;
 80026c2:	e012      	b.n	80026ea <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026c4:	4b55      	ldr	r3, [pc, #340]	; (800281c <UART_SetConfig+0x27c>)
 80026c6:	61bb      	str	r3, [r7, #24]
        break;
 80026c8:	e00f      	b.n	80026ea <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026ca:	f7fe ff61 	bl	8001590 <HAL_RCC_GetSysClockFreq>
 80026ce:	0003      	movs	r3, r0
 80026d0:	61bb      	str	r3, [r7, #24]
        break;
 80026d2:	e00a      	b.n	80026ea <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026d4:	2380      	movs	r3, #128	; 0x80
 80026d6:	021b      	lsls	r3, r3, #8
 80026d8:	61bb      	str	r3, [r7, #24]
        break;
 80026da:	e006      	b.n	80026ea <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80026dc:	2300      	movs	r3, #0
 80026de:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80026e0:	231e      	movs	r3, #30
 80026e2:	18fb      	adds	r3, r7, r3
 80026e4:	2201      	movs	r2, #1
 80026e6:	701a      	strb	r2, [r3, #0]
        break;
 80026e8:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80026ea:	69bb      	ldr	r3, [r7, #24]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d100      	bne.n	80026f2 <UART_SetConfig+0x152>
 80026f0:	e07a      	b.n	80027e8 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80026f2:	69bb      	ldr	r3, [r7, #24]
 80026f4:	005a      	lsls	r2, r3, #1
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	085b      	lsrs	r3, r3, #1
 80026fc:	18d2      	adds	r2, r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	685b      	ldr	r3, [r3, #4]
 8002702:	0019      	movs	r1, r3
 8002704:	0010      	movs	r0, r2
 8002706:	f7fd fd09 	bl	800011c <__udivsi3>
 800270a:	0003      	movs	r3, r0
 800270c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	2b0f      	cmp	r3, #15
 8002712:	d91c      	bls.n	800274e <UART_SetConfig+0x1ae>
 8002714:	693a      	ldr	r2, [r7, #16]
 8002716:	2380      	movs	r3, #128	; 0x80
 8002718:	025b      	lsls	r3, r3, #9
 800271a:	429a      	cmp	r2, r3
 800271c:	d217      	bcs.n	800274e <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	b29a      	uxth	r2, r3
 8002722:	200e      	movs	r0, #14
 8002724:	183b      	adds	r3, r7, r0
 8002726:	210f      	movs	r1, #15
 8002728:	438a      	bics	r2, r1
 800272a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800272c:	693b      	ldr	r3, [r7, #16]
 800272e:	085b      	lsrs	r3, r3, #1
 8002730:	b29b      	uxth	r3, r3
 8002732:	2207      	movs	r2, #7
 8002734:	4013      	ands	r3, r2
 8002736:	b299      	uxth	r1, r3
 8002738:	183b      	adds	r3, r7, r0
 800273a:	183a      	adds	r2, r7, r0
 800273c:	8812      	ldrh	r2, [r2, #0]
 800273e:	430a      	orrs	r2, r1
 8002740:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	183a      	adds	r2, r7, r0
 8002748:	8812      	ldrh	r2, [r2, #0]
 800274a:	60da      	str	r2, [r3, #12]
 800274c:	e04c      	b.n	80027e8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800274e:	231e      	movs	r3, #30
 8002750:	18fb      	adds	r3, r7, r3
 8002752:	2201      	movs	r2, #1
 8002754:	701a      	strb	r2, [r3, #0]
 8002756:	e047      	b.n	80027e8 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002758:	231f      	movs	r3, #31
 800275a:	18fb      	adds	r3, r7, r3
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	2b08      	cmp	r3, #8
 8002760:	d015      	beq.n	800278e <UART_SetConfig+0x1ee>
 8002762:	dc18      	bgt.n	8002796 <UART_SetConfig+0x1f6>
 8002764:	2b04      	cmp	r3, #4
 8002766:	d00d      	beq.n	8002784 <UART_SetConfig+0x1e4>
 8002768:	dc15      	bgt.n	8002796 <UART_SetConfig+0x1f6>
 800276a:	2b00      	cmp	r3, #0
 800276c:	d002      	beq.n	8002774 <UART_SetConfig+0x1d4>
 800276e:	2b02      	cmp	r3, #2
 8002770:	d005      	beq.n	800277e <UART_SetConfig+0x1de>
 8002772:	e010      	b.n	8002796 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002774:	f7fe ff6c 	bl	8001650 <HAL_RCC_GetPCLK1Freq>
 8002778:	0003      	movs	r3, r0
 800277a:	61bb      	str	r3, [r7, #24]
        break;
 800277c:	e012      	b.n	80027a4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800277e:	4b27      	ldr	r3, [pc, #156]	; (800281c <UART_SetConfig+0x27c>)
 8002780:	61bb      	str	r3, [r7, #24]
        break;
 8002782:	e00f      	b.n	80027a4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002784:	f7fe ff04 	bl	8001590 <HAL_RCC_GetSysClockFreq>
 8002788:	0003      	movs	r3, r0
 800278a:	61bb      	str	r3, [r7, #24]
        break;
 800278c:	e00a      	b.n	80027a4 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800278e:	2380      	movs	r3, #128	; 0x80
 8002790:	021b      	lsls	r3, r3, #8
 8002792:	61bb      	str	r3, [r7, #24]
        break;
 8002794:	e006      	b.n	80027a4 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8002796:	2300      	movs	r3, #0
 8002798:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800279a:	231e      	movs	r3, #30
 800279c:	18fb      	adds	r3, r7, r3
 800279e:	2201      	movs	r2, #1
 80027a0:	701a      	strb	r2, [r3, #0]
        break;
 80027a2:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80027a4:	69bb      	ldr	r3, [r7, #24]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d01e      	beq.n	80027e8 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	085a      	lsrs	r2, r3, #1
 80027b0:	69bb      	ldr	r3, [r7, #24]
 80027b2:	18d2      	adds	r2, r2, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	0019      	movs	r1, r3
 80027ba:	0010      	movs	r0, r2
 80027bc:	f7fd fcae 	bl	800011c <__udivsi3>
 80027c0:	0003      	movs	r3, r0
 80027c2:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80027c4:	693b      	ldr	r3, [r7, #16]
 80027c6:	2b0f      	cmp	r3, #15
 80027c8:	d90a      	bls.n	80027e0 <UART_SetConfig+0x240>
 80027ca:	693a      	ldr	r2, [r7, #16]
 80027cc:	2380      	movs	r3, #128	; 0x80
 80027ce:	025b      	lsls	r3, r3, #9
 80027d0:	429a      	cmp	r2, r3
 80027d2:	d205      	bcs.n	80027e0 <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	b29a      	uxth	r2, r3
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	60da      	str	r2, [r3, #12]
 80027de:	e003      	b.n	80027e8 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80027e0:	231e      	movs	r3, #30
 80027e2:	18fb      	adds	r3, r7, r3
 80027e4:	2201      	movs	r2, #1
 80027e6:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80027f4:	231e      	movs	r3, #30
 80027f6:	18fb      	adds	r3, r7, r3
 80027f8:	781b      	ldrb	r3, [r3, #0]
}
 80027fa:	0018      	movs	r0, r3
 80027fc:	46bd      	mov	sp, r7
 80027fe:	b008      	add	sp, #32
 8002800:	bd80      	pop	{r7, pc}
 8002802:	46c0      	nop			; (mov r8, r8)
 8002804:	ffff69f3 	.word	0xffff69f3
 8002808:	ffffcfff 	.word	0xffffcfff
 800280c:	fffff4ff 	.word	0xfffff4ff
 8002810:	40013800 	.word	0x40013800
 8002814:	40021000 	.word	0x40021000
 8002818:	40004400 	.word	0x40004400
 800281c:	007a1200 	.word	0x007a1200

08002820 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800282c:	2201      	movs	r2, #1
 800282e:	4013      	ands	r3, r2
 8002830:	d00b      	beq.n	800284a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	4a4a      	ldr	r2, [pc, #296]	; (8002964 <UART_AdvFeatureConfig+0x144>)
 800283a:	4013      	ands	r3, r2
 800283c:	0019      	movs	r1, r3
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	430a      	orrs	r2, r1
 8002848:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800284e:	2202      	movs	r2, #2
 8002850:	4013      	ands	r3, r2
 8002852:	d00b      	beq.n	800286c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	4a43      	ldr	r2, [pc, #268]	; (8002968 <UART_AdvFeatureConfig+0x148>)
 800285c:	4013      	ands	r3, r2
 800285e:	0019      	movs	r1, r3
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	430a      	orrs	r2, r1
 800286a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002870:	2204      	movs	r2, #4
 8002872:	4013      	ands	r3, r2
 8002874:	d00b      	beq.n	800288e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	4a3b      	ldr	r2, [pc, #236]	; (800296c <UART_AdvFeatureConfig+0x14c>)
 800287e:	4013      	ands	r3, r2
 8002880:	0019      	movs	r1, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002892:	2208      	movs	r2, #8
 8002894:	4013      	ands	r3, r2
 8002896:	d00b      	beq.n	80028b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	4a34      	ldr	r2, [pc, #208]	; (8002970 <UART_AdvFeatureConfig+0x150>)
 80028a0:	4013      	ands	r3, r2
 80028a2:	0019      	movs	r1, r3
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b4:	2210      	movs	r2, #16
 80028b6:	4013      	ands	r3, r2
 80028b8:	d00b      	beq.n	80028d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	4a2c      	ldr	r2, [pc, #176]	; (8002974 <UART_AdvFeatureConfig+0x154>)
 80028c2:	4013      	ands	r3, r2
 80028c4:	0019      	movs	r1, r3
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	430a      	orrs	r2, r1
 80028d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d6:	2220      	movs	r2, #32
 80028d8:	4013      	ands	r3, r2
 80028da:	d00b      	beq.n	80028f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	4a25      	ldr	r2, [pc, #148]	; (8002978 <UART_AdvFeatureConfig+0x158>)
 80028e4:	4013      	ands	r3, r2
 80028e6:	0019      	movs	r1, r3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	430a      	orrs	r2, r1
 80028f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028f8:	2240      	movs	r2, #64	; 0x40
 80028fa:	4013      	ands	r3, r2
 80028fc:	d01d      	beq.n	800293a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	4a1d      	ldr	r2, [pc, #116]	; (800297c <UART_AdvFeatureConfig+0x15c>)
 8002906:	4013      	ands	r3, r2
 8002908:	0019      	movs	r1, r3
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	430a      	orrs	r2, r1
 8002914:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800291a:	2380      	movs	r3, #128	; 0x80
 800291c:	035b      	lsls	r3, r3, #13
 800291e:	429a      	cmp	r2, r3
 8002920:	d10b      	bne.n	800293a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	4a15      	ldr	r2, [pc, #84]	; (8002980 <UART_AdvFeatureConfig+0x160>)
 800292a:	4013      	ands	r3, r2
 800292c:	0019      	movs	r1, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	430a      	orrs	r2, r1
 8002938:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800293e:	2280      	movs	r2, #128	; 0x80
 8002940:	4013      	ands	r3, r2
 8002942:	d00b      	beq.n	800295c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	4a0e      	ldr	r2, [pc, #56]	; (8002984 <UART_AdvFeatureConfig+0x164>)
 800294c:	4013      	ands	r3, r2
 800294e:	0019      	movs	r1, r3
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	430a      	orrs	r2, r1
 800295a:	605a      	str	r2, [r3, #4]
  }
}
 800295c:	46c0      	nop			; (mov r8, r8)
 800295e:	46bd      	mov	sp, r7
 8002960:	b002      	add	sp, #8
 8002962:	bd80      	pop	{r7, pc}
 8002964:	fffdffff 	.word	0xfffdffff
 8002968:	fffeffff 	.word	0xfffeffff
 800296c:	fffbffff 	.word	0xfffbffff
 8002970:	ffff7fff 	.word	0xffff7fff
 8002974:	ffffefff 	.word	0xffffefff
 8002978:	ffffdfff 	.word	0xffffdfff
 800297c:	ffefffff 	.word	0xffefffff
 8002980:	ff9fffff 	.word	0xff9fffff
 8002984:	fff7ffff 	.word	0xfff7ffff

08002988 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b092      	sub	sp, #72	; 0x48
 800298c:	af02      	add	r7, sp, #8
 800298e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2284      	movs	r2, #132	; 0x84
 8002994:	2100      	movs	r1, #0
 8002996:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002998:	f7fd ffa2 	bl	80008e0 <HAL_GetTick>
 800299c:	0003      	movs	r3, r0
 800299e:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	2208      	movs	r2, #8
 80029a8:	4013      	ands	r3, r2
 80029aa:	2b08      	cmp	r3, #8
 80029ac:	d12c      	bne.n	8002a08 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80029b0:	2280      	movs	r2, #128	; 0x80
 80029b2:	0391      	lsls	r1, r2, #14
 80029b4:	6878      	ldr	r0, [r7, #4]
 80029b6:	4a46      	ldr	r2, [pc, #280]	; (8002ad0 <UART_CheckIdleState+0x148>)
 80029b8:	9200      	str	r2, [sp, #0]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f000 f88c 	bl	8002ad8 <UART_WaitOnFlagUntilTimeout>
 80029c0:	1e03      	subs	r3, r0, #0
 80029c2:	d021      	beq.n	8002a08 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029c4:	f3ef 8310 	mrs	r3, PRIMASK
 80029c8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80029ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80029cc:	63bb      	str	r3, [r7, #56]	; 0x38
 80029ce:	2301      	movs	r3, #1
 80029d0:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80029d4:	f383 8810 	msr	PRIMASK, r3
}
 80029d8:	46c0      	nop			; (mov r8, r8)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	681a      	ldr	r2, [r3, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2180      	movs	r1, #128	; 0x80
 80029e6:	438a      	bics	r2, r1
 80029e8:	601a      	str	r2, [r3, #0]
 80029ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80029ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80029f0:	f383 8810 	msr	PRIMASK, r3
}
 80029f4:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2220      	movs	r2, #32
 80029fa:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2278      	movs	r2, #120	; 0x78
 8002a00:	2100      	movs	r1, #0
 8002a02:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a04:	2303      	movs	r3, #3
 8002a06:	e05f      	b.n	8002ac8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2204      	movs	r2, #4
 8002a10:	4013      	ands	r3, r2
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	d146      	bne.n	8002aa4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002a18:	2280      	movs	r2, #128	; 0x80
 8002a1a:	03d1      	lsls	r1, r2, #15
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	4a2c      	ldr	r2, [pc, #176]	; (8002ad0 <UART_CheckIdleState+0x148>)
 8002a20:	9200      	str	r2, [sp, #0]
 8002a22:	2200      	movs	r2, #0
 8002a24:	f000 f858 	bl	8002ad8 <UART_WaitOnFlagUntilTimeout>
 8002a28:	1e03      	subs	r3, r0, #0
 8002a2a:	d03b      	beq.n	8002aa4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a2c:	f3ef 8310 	mrs	r3, PRIMASK
 8002a30:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a32:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a34:	637b      	str	r3, [r7, #52]	; 0x34
 8002a36:	2301      	movs	r3, #1
 8002a38:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	f383 8810 	msr	PRIMASK, r3
}
 8002a40:	46c0      	nop			; (mov r8, r8)
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	4921      	ldr	r1, [pc, #132]	; (8002ad4 <UART_CheckIdleState+0x14c>)
 8002a4e:	400a      	ands	r2, r1
 8002a50:	601a      	str	r2, [r3, #0]
 8002a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a54:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a56:	697b      	ldr	r3, [r7, #20]
 8002a58:	f383 8810 	msr	PRIMASK, r3
}
 8002a5c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a5e:	f3ef 8310 	mrs	r3, PRIMASK
 8002a62:	61bb      	str	r3, [r7, #24]
  return(result);
 8002a64:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a66:	633b      	str	r3, [r7, #48]	; 0x30
 8002a68:	2301      	movs	r3, #1
 8002a6a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a6c:	69fb      	ldr	r3, [r7, #28]
 8002a6e:	f383 8810 	msr	PRIMASK, r3
}
 8002a72:	46c0      	nop			; (mov r8, r8)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	689a      	ldr	r2, [r3, #8]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	2101      	movs	r1, #1
 8002a80:	438a      	bics	r2, r1
 8002a82:	609a      	str	r2, [r3, #8]
 8002a84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a86:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a88:	6a3b      	ldr	r3, [r7, #32]
 8002a8a:	f383 8810 	msr	PRIMASK, r3
}
 8002a8e:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2280      	movs	r2, #128	; 0x80
 8002a94:	2120      	movs	r1, #32
 8002a96:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2278      	movs	r2, #120	; 0x78
 8002a9c:	2100      	movs	r1, #0
 8002a9e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002aa0:	2303      	movs	r3, #3
 8002aa2:	e011      	b.n	8002ac8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2220      	movs	r2, #32
 8002aa8:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2280      	movs	r2, #128	; 0x80
 8002aae:	2120      	movs	r1, #32
 8002ab0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2200      	movs	r2, #0
 8002abc:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	2278      	movs	r2, #120	; 0x78
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
}
 8002ac8:	0018      	movs	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	b010      	add	sp, #64	; 0x40
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	01ffffff 	.word	0x01ffffff
 8002ad4:	fffffedf 	.word	0xfffffedf

08002ad8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	60f8      	str	r0, [r7, #12]
 8002ae0:	60b9      	str	r1, [r7, #8]
 8002ae2:	603b      	str	r3, [r7, #0]
 8002ae4:	1dfb      	adds	r3, r7, #7
 8002ae6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ae8:	e04b      	b.n	8002b82 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	3301      	adds	r3, #1
 8002aee:	d048      	beq.n	8002b82 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002af0:	f7fd fef6 	bl	80008e0 <HAL_GetTick>
 8002af4:	0002      	movs	r2, r0
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	69ba      	ldr	r2, [r7, #24]
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d302      	bcc.n	8002b06 <UART_WaitOnFlagUntilTimeout+0x2e>
 8002b00:	69bb      	ldr	r3, [r7, #24]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e04b      	b.n	8002ba2 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	2204      	movs	r2, #4
 8002b12:	4013      	ands	r3, r2
 8002b14:	d035      	beq.n	8002b82 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	69db      	ldr	r3, [r3, #28]
 8002b1c:	2208      	movs	r2, #8
 8002b1e:	4013      	ands	r3, r2
 8002b20:	2b08      	cmp	r3, #8
 8002b22:	d111      	bne.n	8002b48 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2208      	movs	r2, #8
 8002b2a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	0018      	movs	r0, r3
 8002b30:	f000 f83c 	bl	8002bac <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2284      	movs	r2, #132	; 0x84
 8002b38:	2108      	movs	r1, #8
 8002b3a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2278      	movs	r2, #120	; 0x78
 8002b40:	2100      	movs	r1, #0
 8002b42:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e02c      	b.n	8002ba2 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	69da      	ldr	r2, [r3, #28]
 8002b4e:	2380      	movs	r3, #128	; 0x80
 8002b50:	011b      	lsls	r3, r3, #4
 8002b52:	401a      	ands	r2, r3
 8002b54:	2380      	movs	r3, #128	; 0x80
 8002b56:	011b      	lsls	r3, r3, #4
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	d112      	bne.n	8002b82 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	2280      	movs	r2, #128	; 0x80
 8002b62:	0112      	lsls	r2, r2, #4
 8002b64:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	0018      	movs	r0, r3
 8002b6a:	f000 f81f 	bl	8002bac <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	2284      	movs	r2, #132	; 0x84
 8002b72:	2120      	movs	r1, #32
 8002b74:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	2278      	movs	r2, #120	; 0x78
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002b7e:	2303      	movs	r3, #3
 8002b80:	e00f      	b.n	8002ba2 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	69db      	ldr	r3, [r3, #28]
 8002b88:	68ba      	ldr	r2, [r7, #8]
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	68ba      	ldr	r2, [r7, #8]
 8002b8e:	1ad3      	subs	r3, r2, r3
 8002b90:	425a      	negs	r2, r3
 8002b92:	4153      	adcs	r3, r2
 8002b94:	b2db      	uxtb	r3, r3
 8002b96:	001a      	movs	r2, r3
 8002b98:	1dfb      	adds	r3, r7, #7
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	429a      	cmp	r2, r3
 8002b9e:	d0a4      	beq.n	8002aea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	0018      	movs	r0, r3
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	b004      	add	sp, #16
 8002ba8:	bd80      	pop	{r7, pc}
	...

08002bac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b08e      	sub	sp, #56	; 0x38
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002bb4:	f3ef 8310 	mrs	r3, PRIMASK
 8002bb8:	617b      	str	r3, [r7, #20]
  return(result);
 8002bba:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bbc:	637b      	str	r3, [r7, #52]	; 0x34
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	f383 8810 	msr	PRIMASK, r3
}
 8002bc8:	46c0      	nop			; (mov r8, r8)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4926      	ldr	r1, [pc, #152]	; (8002c70 <UART_EndRxTransfer+0xc4>)
 8002bd6:	400a      	ands	r2, r1
 8002bd8:	601a      	str	r2, [r3, #0]
 8002bda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bdc:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	f383 8810 	msr	PRIMASK, r3
}
 8002be4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002be6:	f3ef 8310 	mrs	r3, PRIMASK
 8002bea:	623b      	str	r3, [r7, #32]
  return(result);
 8002bec:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002bee:	633b      	str	r3, [r7, #48]	; 0x30
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf6:	f383 8810 	msr	PRIMASK, r3
}
 8002bfa:	46c0      	nop			; (mov r8, r8)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689a      	ldr	r2, [r3, #8]
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	2101      	movs	r1, #1
 8002c08:	438a      	bics	r2, r1
 8002c0a:	609a      	str	r2, [r3, #8]
 8002c0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c0e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c12:	f383 8810 	msr	PRIMASK, r3
}
 8002c16:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c1c:	2b01      	cmp	r3, #1
 8002c1e:	d118      	bne.n	8002c52 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002c20:	f3ef 8310 	mrs	r3, PRIMASK
 8002c24:	60bb      	str	r3, [r7, #8]
  return(result);
 8002c26:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	f383 8810 	msr	PRIMASK, r3
}
 8002c34:	46c0      	nop			; (mov r8, r8)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2110      	movs	r1, #16
 8002c42:	438a      	bics	r2, r1
 8002c44:	601a      	str	r2, [r3, #0]
 8002c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c48:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	f383 8810 	msr	PRIMASK, r3
}
 8002c50:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2280      	movs	r2, #128	; 0x80
 8002c56:	2120      	movs	r1, #32
 8002c58:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2200      	movs	r2, #0
 8002c5e:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	669a      	str	r2, [r3, #104]	; 0x68
}
 8002c66:	46c0      	nop			; (mov r8, r8)
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	b00e      	add	sp, #56	; 0x38
 8002c6c:	bd80      	pop	{r7, pc}
 8002c6e:	46c0      	nop			; (mov r8, r8)
 8002c70:	fffffedf 	.word	0xfffffedf

08002c74 <siprintf>:
 8002c74:	b40e      	push	{r1, r2, r3}
 8002c76:	b500      	push	{lr}
 8002c78:	490b      	ldr	r1, [pc, #44]	; (8002ca8 <siprintf+0x34>)
 8002c7a:	b09c      	sub	sp, #112	; 0x70
 8002c7c:	ab1d      	add	r3, sp, #116	; 0x74
 8002c7e:	9002      	str	r0, [sp, #8]
 8002c80:	9006      	str	r0, [sp, #24]
 8002c82:	9107      	str	r1, [sp, #28]
 8002c84:	9104      	str	r1, [sp, #16]
 8002c86:	4809      	ldr	r0, [pc, #36]	; (8002cac <siprintf+0x38>)
 8002c88:	4909      	ldr	r1, [pc, #36]	; (8002cb0 <siprintf+0x3c>)
 8002c8a:	cb04      	ldmia	r3!, {r2}
 8002c8c:	9105      	str	r1, [sp, #20]
 8002c8e:	6800      	ldr	r0, [r0, #0]
 8002c90:	a902      	add	r1, sp, #8
 8002c92:	9301      	str	r3, [sp, #4]
 8002c94:	f000 f9a2 	bl	8002fdc <_svfiprintf_r>
 8002c98:	2200      	movs	r2, #0
 8002c9a:	9b02      	ldr	r3, [sp, #8]
 8002c9c:	701a      	strb	r2, [r3, #0]
 8002c9e:	b01c      	add	sp, #112	; 0x70
 8002ca0:	bc08      	pop	{r3}
 8002ca2:	b003      	add	sp, #12
 8002ca4:	4718      	bx	r3
 8002ca6:	46c0      	nop			; (mov r8, r8)
 8002ca8:	7fffffff 	.word	0x7fffffff
 8002cac:	20000058 	.word	0x20000058
 8002cb0:	ffff0208 	.word	0xffff0208

08002cb4 <memset>:
 8002cb4:	0003      	movs	r3, r0
 8002cb6:	1882      	adds	r2, r0, r2
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d100      	bne.n	8002cbe <memset+0xa>
 8002cbc:	4770      	bx	lr
 8002cbe:	7019      	strb	r1, [r3, #0]
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	e7f9      	b.n	8002cb8 <memset+0x4>

08002cc4 <__errno>:
 8002cc4:	4b01      	ldr	r3, [pc, #4]	; (8002ccc <__errno+0x8>)
 8002cc6:	6818      	ldr	r0, [r3, #0]
 8002cc8:	4770      	bx	lr
 8002cca:	46c0      	nop			; (mov r8, r8)
 8002ccc:	20000058 	.word	0x20000058

08002cd0 <__libc_init_array>:
 8002cd0:	b570      	push	{r4, r5, r6, lr}
 8002cd2:	2600      	movs	r6, #0
 8002cd4:	4c0c      	ldr	r4, [pc, #48]	; (8002d08 <__libc_init_array+0x38>)
 8002cd6:	4d0d      	ldr	r5, [pc, #52]	; (8002d0c <__libc_init_array+0x3c>)
 8002cd8:	1b64      	subs	r4, r4, r5
 8002cda:	10a4      	asrs	r4, r4, #2
 8002cdc:	42a6      	cmp	r6, r4
 8002cde:	d109      	bne.n	8002cf4 <__libc_init_array+0x24>
 8002ce0:	2600      	movs	r6, #0
 8002ce2:	f000 fc6d 	bl	80035c0 <_init>
 8002ce6:	4c0a      	ldr	r4, [pc, #40]	; (8002d10 <__libc_init_array+0x40>)
 8002ce8:	4d0a      	ldr	r5, [pc, #40]	; (8002d14 <__libc_init_array+0x44>)
 8002cea:	1b64      	subs	r4, r4, r5
 8002cec:	10a4      	asrs	r4, r4, #2
 8002cee:	42a6      	cmp	r6, r4
 8002cf0:	d105      	bne.n	8002cfe <__libc_init_array+0x2e>
 8002cf2:	bd70      	pop	{r4, r5, r6, pc}
 8002cf4:	00b3      	lsls	r3, r6, #2
 8002cf6:	58eb      	ldr	r3, [r5, r3]
 8002cf8:	4798      	blx	r3
 8002cfa:	3601      	adds	r6, #1
 8002cfc:	e7ee      	b.n	8002cdc <__libc_init_array+0xc>
 8002cfe:	00b3      	lsls	r3, r6, #2
 8002d00:	58eb      	ldr	r3, [r5, r3]
 8002d02:	4798      	blx	r3
 8002d04:	3601      	adds	r6, #1
 8002d06:	e7f2      	b.n	8002cee <__libc_init_array+0x1e>
 8002d08:	08003660 	.word	0x08003660
 8002d0c:	08003660 	.word	0x08003660
 8002d10:	08003664 	.word	0x08003664
 8002d14:	08003660 	.word	0x08003660

08002d18 <__retarget_lock_acquire_recursive>:
 8002d18:	4770      	bx	lr

08002d1a <__retarget_lock_release_recursive>:
 8002d1a:	4770      	bx	lr

08002d1c <_free_r>:
 8002d1c:	b570      	push	{r4, r5, r6, lr}
 8002d1e:	0005      	movs	r5, r0
 8002d20:	2900      	cmp	r1, #0
 8002d22:	d010      	beq.n	8002d46 <_free_r+0x2a>
 8002d24:	1f0c      	subs	r4, r1, #4
 8002d26:	6823      	ldr	r3, [r4, #0]
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	da00      	bge.n	8002d2e <_free_r+0x12>
 8002d2c:	18e4      	adds	r4, r4, r3
 8002d2e:	0028      	movs	r0, r5
 8002d30:	f000 f8e2 	bl	8002ef8 <__malloc_lock>
 8002d34:	4a1d      	ldr	r2, [pc, #116]	; (8002dac <_free_r+0x90>)
 8002d36:	6813      	ldr	r3, [r2, #0]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d105      	bne.n	8002d48 <_free_r+0x2c>
 8002d3c:	6063      	str	r3, [r4, #4]
 8002d3e:	6014      	str	r4, [r2, #0]
 8002d40:	0028      	movs	r0, r5
 8002d42:	f000 f8e1 	bl	8002f08 <__malloc_unlock>
 8002d46:	bd70      	pop	{r4, r5, r6, pc}
 8002d48:	42a3      	cmp	r3, r4
 8002d4a:	d908      	bls.n	8002d5e <_free_r+0x42>
 8002d4c:	6820      	ldr	r0, [r4, #0]
 8002d4e:	1821      	adds	r1, r4, r0
 8002d50:	428b      	cmp	r3, r1
 8002d52:	d1f3      	bne.n	8002d3c <_free_r+0x20>
 8002d54:	6819      	ldr	r1, [r3, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	1809      	adds	r1, r1, r0
 8002d5a:	6021      	str	r1, [r4, #0]
 8002d5c:	e7ee      	b.n	8002d3c <_free_r+0x20>
 8002d5e:	001a      	movs	r2, r3
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <_free_r+0x4e>
 8002d66:	42a3      	cmp	r3, r4
 8002d68:	d9f9      	bls.n	8002d5e <_free_r+0x42>
 8002d6a:	6811      	ldr	r1, [r2, #0]
 8002d6c:	1850      	adds	r0, r2, r1
 8002d6e:	42a0      	cmp	r0, r4
 8002d70:	d10b      	bne.n	8002d8a <_free_r+0x6e>
 8002d72:	6820      	ldr	r0, [r4, #0]
 8002d74:	1809      	adds	r1, r1, r0
 8002d76:	1850      	adds	r0, r2, r1
 8002d78:	6011      	str	r1, [r2, #0]
 8002d7a:	4283      	cmp	r3, r0
 8002d7c:	d1e0      	bne.n	8002d40 <_free_r+0x24>
 8002d7e:	6818      	ldr	r0, [r3, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	1841      	adds	r1, r0, r1
 8002d84:	6011      	str	r1, [r2, #0]
 8002d86:	6053      	str	r3, [r2, #4]
 8002d88:	e7da      	b.n	8002d40 <_free_r+0x24>
 8002d8a:	42a0      	cmp	r0, r4
 8002d8c:	d902      	bls.n	8002d94 <_free_r+0x78>
 8002d8e:	230c      	movs	r3, #12
 8002d90:	602b      	str	r3, [r5, #0]
 8002d92:	e7d5      	b.n	8002d40 <_free_r+0x24>
 8002d94:	6820      	ldr	r0, [r4, #0]
 8002d96:	1821      	adds	r1, r4, r0
 8002d98:	428b      	cmp	r3, r1
 8002d9a:	d103      	bne.n	8002da4 <_free_r+0x88>
 8002d9c:	6819      	ldr	r1, [r3, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	1809      	adds	r1, r1, r0
 8002da2:	6021      	str	r1, [r4, #0]
 8002da4:	6063      	str	r3, [r4, #4]
 8002da6:	6054      	str	r4, [r2, #4]
 8002da8:	e7ca      	b.n	8002d40 <_free_r+0x24>
 8002daa:	46c0      	nop			; (mov r8, r8)
 8002dac:	200002ac 	.word	0x200002ac

08002db0 <sbrk_aligned>:
 8002db0:	b570      	push	{r4, r5, r6, lr}
 8002db2:	4e0f      	ldr	r6, [pc, #60]	; (8002df0 <sbrk_aligned+0x40>)
 8002db4:	000d      	movs	r5, r1
 8002db6:	6831      	ldr	r1, [r6, #0]
 8002db8:	0004      	movs	r4, r0
 8002dba:	2900      	cmp	r1, #0
 8002dbc:	d102      	bne.n	8002dc4 <sbrk_aligned+0x14>
 8002dbe:	f000 fba1 	bl	8003504 <_sbrk_r>
 8002dc2:	6030      	str	r0, [r6, #0]
 8002dc4:	0029      	movs	r1, r5
 8002dc6:	0020      	movs	r0, r4
 8002dc8:	f000 fb9c 	bl	8003504 <_sbrk_r>
 8002dcc:	1c43      	adds	r3, r0, #1
 8002dce:	d00a      	beq.n	8002de6 <sbrk_aligned+0x36>
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	1cc5      	adds	r5, r0, #3
 8002dd4:	439d      	bics	r5, r3
 8002dd6:	42a8      	cmp	r0, r5
 8002dd8:	d007      	beq.n	8002dea <sbrk_aligned+0x3a>
 8002dda:	1a29      	subs	r1, r5, r0
 8002ddc:	0020      	movs	r0, r4
 8002dde:	f000 fb91 	bl	8003504 <_sbrk_r>
 8002de2:	3001      	adds	r0, #1
 8002de4:	d101      	bne.n	8002dea <sbrk_aligned+0x3a>
 8002de6:	2501      	movs	r5, #1
 8002de8:	426d      	negs	r5, r5
 8002dea:	0028      	movs	r0, r5
 8002dec:	bd70      	pop	{r4, r5, r6, pc}
 8002dee:	46c0      	nop			; (mov r8, r8)
 8002df0:	200002b0 	.word	0x200002b0

08002df4 <_malloc_r>:
 8002df4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002df6:	2203      	movs	r2, #3
 8002df8:	1ccb      	adds	r3, r1, #3
 8002dfa:	4393      	bics	r3, r2
 8002dfc:	3308      	adds	r3, #8
 8002dfe:	0006      	movs	r6, r0
 8002e00:	001f      	movs	r7, r3
 8002e02:	2b0c      	cmp	r3, #12
 8002e04:	d238      	bcs.n	8002e78 <_malloc_r+0x84>
 8002e06:	270c      	movs	r7, #12
 8002e08:	42b9      	cmp	r1, r7
 8002e0a:	d837      	bhi.n	8002e7c <_malloc_r+0x88>
 8002e0c:	0030      	movs	r0, r6
 8002e0e:	f000 f873 	bl	8002ef8 <__malloc_lock>
 8002e12:	4b38      	ldr	r3, [pc, #224]	; (8002ef4 <_malloc_r+0x100>)
 8002e14:	9300      	str	r3, [sp, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	001c      	movs	r4, r3
 8002e1a:	2c00      	cmp	r4, #0
 8002e1c:	d133      	bne.n	8002e86 <_malloc_r+0x92>
 8002e1e:	0039      	movs	r1, r7
 8002e20:	0030      	movs	r0, r6
 8002e22:	f7ff ffc5 	bl	8002db0 <sbrk_aligned>
 8002e26:	0004      	movs	r4, r0
 8002e28:	1c43      	adds	r3, r0, #1
 8002e2a:	d15e      	bne.n	8002eea <_malloc_r+0xf6>
 8002e2c:	9b00      	ldr	r3, [sp, #0]
 8002e2e:	681c      	ldr	r4, [r3, #0]
 8002e30:	0025      	movs	r5, r4
 8002e32:	2d00      	cmp	r5, #0
 8002e34:	d14e      	bne.n	8002ed4 <_malloc_r+0xe0>
 8002e36:	2c00      	cmp	r4, #0
 8002e38:	d051      	beq.n	8002ede <_malloc_r+0xea>
 8002e3a:	6823      	ldr	r3, [r4, #0]
 8002e3c:	0029      	movs	r1, r5
 8002e3e:	18e3      	adds	r3, r4, r3
 8002e40:	0030      	movs	r0, r6
 8002e42:	9301      	str	r3, [sp, #4]
 8002e44:	f000 fb5e 	bl	8003504 <_sbrk_r>
 8002e48:	9b01      	ldr	r3, [sp, #4]
 8002e4a:	4283      	cmp	r3, r0
 8002e4c:	d147      	bne.n	8002ede <_malloc_r+0xea>
 8002e4e:	6823      	ldr	r3, [r4, #0]
 8002e50:	0030      	movs	r0, r6
 8002e52:	1aff      	subs	r7, r7, r3
 8002e54:	0039      	movs	r1, r7
 8002e56:	f7ff ffab 	bl	8002db0 <sbrk_aligned>
 8002e5a:	3001      	adds	r0, #1
 8002e5c:	d03f      	beq.n	8002ede <_malloc_r+0xea>
 8002e5e:	6823      	ldr	r3, [r4, #0]
 8002e60:	19db      	adds	r3, r3, r7
 8002e62:	6023      	str	r3, [r4, #0]
 8002e64:	9b00      	ldr	r3, [sp, #0]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d040      	beq.n	8002eee <_malloc_r+0xfa>
 8002e6c:	685a      	ldr	r2, [r3, #4]
 8002e6e:	42a2      	cmp	r2, r4
 8002e70:	d133      	bne.n	8002eda <_malloc_r+0xe6>
 8002e72:	2200      	movs	r2, #0
 8002e74:	605a      	str	r2, [r3, #4]
 8002e76:	e014      	b.n	8002ea2 <_malloc_r+0xae>
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	dac5      	bge.n	8002e08 <_malloc_r+0x14>
 8002e7c:	230c      	movs	r3, #12
 8002e7e:	2500      	movs	r5, #0
 8002e80:	6033      	str	r3, [r6, #0]
 8002e82:	0028      	movs	r0, r5
 8002e84:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002e86:	6821      	ldr	r1, [r4, #0]
 8002e88:	1bc9      	subs	r1, r1, r7
 8002e8a:	d420      	bmi.n	8002ece <_malloc_r+0xda>
 8002e8c:	290b      	cmp	r1, #11
 8002e8e:	d918      	bls.n	8002ec2 <_malloc_r+0xce>
 8002e90:	19e2      	adds	r2, r4, r7
 8002e92:	6027      	str	r7, [r4, #0]
 8002e94:	42a3      	cmp	r3, r4
 8002e96:	d112      	bne.n	8002ebe <_malloc_r+0xca>
 8002e98:	9b00      	ldr	r3, [sp, #0]
 8002e9a:	601a      	str	r2, [r3, #0]
 8002e9c:	6863      	ldr	r3, [r4, #4]
 8002e9e:	6011      	str	r1, [r2, #0]
 8002ea0:	6053      	str	r3, [r2, #4]
 8002ea2:	0030      	movs	r0, r6
 8002ea4:	0025      	movs	r5, r4
 8002ea6:	f000 f82f 	bl	8002f08 <__malloc_unlock>
 8002eaa:	2207      	movs	r2, #7
 8002eac:	350b      	adds	r5, #11
 8002eae:	1d23      	adds	r3, r4, #4
 8002eb0:	4395      	bics	r5, r2
 8002eb2:	1aea      	subs	r2, r5, r3
 8002eb4:	429d      	cmp	r5, r3
 8002eb6:	d0e4      	beq.n	8002e82 <_malloc_r+0x8e>
 8002eb8:	1b5b      	subs	r3, r3, r5
 8002eba:	50a3      	str	r3, [r4, r2]
 8002ebc:	e7e1      	b.n	8002e82 <_malloc_r+0x8e>
 8002ebe:	605a      	str	r2, [r3, #4]
 8002ec0:	e7ec      	b.n	8002e9c <_malloc_r+0xa8>
 8002ec2:	6862      	ldr	r2, [r4, #4]
 8002ec4:	42a3      	cmp	r3, r4
 8002ec6:	d1d5      	bne.n	8002e74 <_malloc_r+0x80>
 8002ec8:	9b00      	ldr	r3, [sp, #0]
 8002eca:	601a      	str	r2, [r3, #0]
 8002ecc:	e7e9      	b.n	8002ea2 <_malloc_r+0xae>
 8002ece:	0023      	movs	r3, r4
 8002ed0:	6864      	ldr	r4, [r4, #4]
 8002ed2:	e7a2      	b.n	8002e1a <_malloc_r+0x26>
 8002ed4:	002c      	movs	r4, r5
 8002ed6:	686d      	ldr	r5, [r5, #4]
 8002ed8:	e7ab      	b.n	8002e32 <_malloc_r+0x3e>
 8002eda:	0013      	movs	r3, r2
 8002edc:	e7c4      	b.n	8002e68 <_malloc_r+0x74>
 8002ede:	230c      	movs	r3, #12
 8002ee0:	0030      	movs	r0, r6
 8002ee2:	6033      	str	r3, [r6, #0]
 8002ee4:	f000 f810 	bl	8002f08 <__malloc_unlock>
 8002ee8:	e7cb      	b.n	8002e82 <_malloc_r+0x8e>
 8002eea:	6027      	str	r7, [r4, #0]
 8002eec:	e7d9      	b.n	8002ea2 <_malloc_r+0xae>
 8002eee:	605b      	str	r3, [r3, #4]
 8002ef0:	deff      	udf	#255	; 0xff
 8002ef2:	46c0      	nop			; (mov r8, r8)
 8002ef4:	200002ac 	.word	0x200002ac

08002ef8 <__malloc_lock>:
 8002ef8:	b510      	push	{r4, lr}
 8002efa:	4802      	ldr	r0, [pc, #8]	; (8002f04 <__malloc_lock+0xc>)
 8002efc:	f7ff ff0c 	bl	8002d18 <__retarget_lock_acquire_recursive>
 8002f00:	bd10      	pop	{r4, pc}
 8002f02:	46c0      	nop			; (mov r8, r8)
 8002f04:	200002a8 	.word	0x200002a8

08002f08 <__malloc_unlock>:
 8002f08:	b510      	push	{r4, lr}
 8002f0a:	4802      	ldr	r0, [pc, #8]	; (8002f14 <__malloc_unlock+0xc>)
 8002f0c:	f7ff ff05 	bl	8002d1a <__retarget_lock_release_recursive>
 8002f10:	bd10      	pop	{r4, pc}
 8002f12:	46c0      	nop			; (mov r8, r8)
 8002f14:	200002a8 	.word	0x200002a8

08002f18 <__ssputs_r>:
 8002f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	9301      	str	r3, [sp, #4]
 8002f1e:	9203      	str	r2, [sp, #12]
 8002f20:	688e      	ldr	r6, [r1, #8]
 8002f22:	9a01      	ldr	r2, [sp, #4]
 8002f24:	0007      	movs	r7, r0
 8002f26:	000c      	movs	r4, r1
 8002f28:	680b      	ldr	r3, [r1, #0]
 8002f2a:	4296      	cmp	r6, r2
 8002f2c:	d831      	bhi.n	8002f92 <__ssputs_r+0x7a>
 8002f2e:	898a      	ldrh	r2, [r1, #12]
 8002f30:	2190      	movs	r1, #144	; 0x90
 8002f32:	00c9      	lsls	r1, r1, #3
 8002f34:	420a      	tst	r2, r1
 8002f36:	d029      	beq.n	8002f8c <__ssputs_r+0x74>
 8002f38:	2003      	movs	r0, #3
 8002f3a:	6921      	ldr	r1, [r4, #16]
 8002f3c:	1a5b      	subs	r3, r3, r1
 8002f3e:	9302      	str	r3, [sp, #8]
 8002f40:	6963      	ldr	r3, [r4, #20]
 8002f42:	4343      	muls	r3, r0
 8002f44:	0fdd      	lsrs	r5, r3, #31
 8002f46:	18ed      	adds	r5, r5, r3
 8002f48:	9b01      	ldr	r3, [sp, #4]
 8002f4a:	9802      	ldr	r0, [sp, #8]
 8002f4c:	3301      	adds	r3, #1
 8002f4e:	181b      	adds	r3, r3, r0
 8002f50:	106d      	asrs	r5, r5, #1
 8002f52:	42ab      	cmp	r3, r5
 8002f54:	d900      	bls.n	8002f58 <__ssputs_r+0x40>
 8002f56:	001d      	movs	r5, r3
 8002f58:	0552      	lsls	r2, r2, #21
 8002f5a:	d529      	bpl.n	8002fb0 <__ssputs_r+0x98>
 8002f5c:	0029      	movs	r1, r5
 8002f5e:	0038      	movs	r0, r7
 8002f60:	f7ff ff48 	bl	8002df4 <_malloc_r>
 8002f64:	1e06      	subs	r6, r0, #0
 8002f66:	d02d      	beq.n	8002fc4 <__ssputs_r+0xac>
 8002f68:	9a02      	ldr	r2, [sp, #8]
 8002f6a:	6921      	ldr	r1, [r4, #16]
 8002f6c:	f000 fae7 	bl	800353e <memcpy>
 8002f70:	89a2      	ldrh	r2, [r4, #12]
 8002f72:	4b19      	ldr	r3, [pc, #100]	; (8002fd8 <__ssputs_r+0xc0>)
 8002f74:	401a      	ands	r2, r3
 8002f76:	2380      	movs	r3, #128	; 0x80
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	81a3      	strh	r3, [r4, #12]
 8002f7c:	9b02      	ldr	r3, [sp, #8]
 8002f7e:	6126      	str	r6, [r4, #16]
 8002f80:	18f6      	adds	r6, r6, r3
 8002f82:	6026      	str	r6, [r4, #0]
 8002f84:	6165      	str	r5, [r4, #20]
 8002f86:	9e01      	ldr	r6, [sp, #4]
 8002f88:	1aed      	subs	r5, r5, r3
 8002f8a:	60a5      	str	r5, [r4, #8]
 8002f8c:	9b01      	ldr	r3, [sp, #4]
 8002f8e:	429e      	cmp	r6, r3
 8002f90:	d900      	bls.n	8002f94 <__ssputs_r+0x7c>
 8002f92:	9e01      	ldr	r6, [sp, #4]
 8002f94:	0032      	movs	r2, r6
 8002f96:	9903      	ldr	r1, [sp, #12]
 8002f98:	6820      	ldr	r0, [r4, #0]
 8002f9a:	f000 fa9f 	bl	80034dc <memmove>
 8002f9e:	2000      	movs	r0, #0
 8002fa0:	68a3      	ldr	r3, [r4, #8]
 8002fa2:	1b9b      	subs	r3, r3, r6
 8002fa4:	60a3      	str	r3, [r4, #8]
 8002fa6:	6823      	ldr	r3, [r4, #0]
 8002fa8:	199b      	adds	r3, r3, r6
 8002faa:	6023      	str	r3, [r4, #0]
 8002fac:	b005      	add	sp, #20
 8002fae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fb0:	002a      	movs	r2, r5
 8002fb2:	0038      	movs	r0, r7
 8002fb4:	f000 facc 	bl	8003550 <_realloc_r>
 8002fb8:	1e06      	subs	r6, r0, #0
 8002fba:	d1df      	bne.n	8002f7c <__ssputs_r+0x64>
 8002fbc:	0038      	movs	r0, r7
 8002fbe:	6921      	ldr	r1, [r4, #16]
 8002fc0:	f7ff feac 	bl	8002d1c <_free_r>
 8002fc4:	230c      	movs	r3, #12
 8002fc6:	2001      	movs	r0, #1
 8002fc8:	603b      	str	r3, [r7, #0]
 8002fca:	89a2      	ldrh	r2, [r4, #12]
 8002fcc:	3334      	adds	r3, #52	; 0x34
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	81a3      	strh	r3, [r4, #12]
 8002fd2:	4240      	negs	r0, r0
 8002fd4:	e7ea      	b.n	8002fac <__ssputs_r+0x94>
 8002fd6:	46c0      	nop			; (mov r8, r8)
 8002fd8:	fffffb7f 	.word	0xfffffb7f

08002fdc <_svfiprintf_r>:
 8002fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fde:	b0a1      	sub	sp, #132	; 0x84
 8002fe0:	9003      	str	r0, [sp, #12]
 8002fe2:	001d      	movs	r5, r3
 8002fe4:	898b      	ldrh	r3, [r1, #12]
 8002fe6:	000f      	movs	r7, r1
 8002fe8:	0016      	movs	r6, r2
 8002fea:	061b      	lsls	r3, r3, #24
 8002fec:	d511      	bpl.n	8003012 <_svfiprintf_r+0x36>
 8002fee:	690b      	ldr	r3, [r1, #16]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d10e      	bne.n	8003012 <_svfiprintf_r+0x36>
 8002ff4:	2140      	movs	r1, #64	; 0x40
 8002ff6:	f7ff fefd 	bl	8002df4 <_malloc_r>
 8002ffa:	6038      	str	r0, [r7, #0]
 8002ffc:	6138      	str	r0, [r7, #16]
 8002ffe:	2800      	cmp	r0, #0
 8003000:	d105      	bne.n	800300e <_svfiprintf_r+0x32>
 8003002:	230c      	movs	r3, #12
 8003004:	9a03      	ldr	r2, [sp, #12]
 8003006:	3801      	subs	r0, #1
 8003008:	6013      	str	r3, [r2, #0]
 800300a:	b021      	add	sp, #132	; 0x84
 800300c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800300e:	2340      	movs	r3, #64	; 0x40
 8003010:	617b      	str	r3, [r7, #20]
 8003012:	2300      	movs	r3, #0
 8003014:	ac08      	add	r4, sp, #32
 8003016:	6163      	str	r3, [r4, #20]
 8003018:	3320      	adds	r3, #32
 800301a:	7663      	strb	r3, [r4, #25]
 800301c:	3310      	adds	r3, #16
 800301e:	76a3      	strb	r3, [r4, #26]
 8003020:	9507      	str	r5, [sp, #28]
 8003022:	0035      	movs	r5, r6
 8003024:	782b      	ldrb	r3, [r5, #0]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <_svfiprintf_r+0x52>
 800302a:	2b25      	cmp	r3, #37	; 0x25
 800302c:	d148      	bne.n	80030c0 <_svfiprintf_r+0xe4>
 800302e:	1bab      	subs	r3, r5, r6
 8003030:	9305      	str	r3, [sp, #20]
 8003032:	42b5      	cmp	r5, r6
 8003034:	d00b      	beq.n	800304e <_svfiprintf_r+0x72>
 8003036:	0032      	movs	r2, r6
 8003038:	0039      	movs	r1, r7
 800303a:	9803      	ldr	r0, [sp, #12]
 800303c:	f7ff ff6c 	bl	8002f18 <__ssputs_r>
 8003040:	3001      	adds	r0, #1
 8003042:	d100      	bne.n	8003046 <_svfiprintf_r+0x6a>
 8003044:	e0af      	b.n	80031a6 <_svfiprintf_r+0x1ca>
 8003046:	6963      	ldr	r3, [r4, #20]
 8003048:	9a05      	ldr	r2, [sp, #20]
 800304a:	189b      	adds	r3, r3, r2
 800304c:	6163      	str	r3, [r4, #20]
 800304e:	782b      	ldrb	r3, [r5, #0]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d100      	bne.n	8003056 <_svfiprintf_r+0x7a>
 8003054:	e0a7      	b.n	80031a6 <_svfiprintf_r+0x1ca>
 8003056:	2201      	movs	r2, #1
 8003058:	2300      	movs	r3, #0
 800305a:	4252      	negs	r2, r2
 800305c:	6062      	str	r2, [r4, #4]
 800305e:	a904      	add	r1, sp, #16
 8003060:	3254      	adds	r2, #84	; 0x54
 8003062:	1852      	adds	r2, r2, r1
 8003064:	1c6e      	adds	r6, r5, #1
 8003066:	6023      	str	r3, [r4, #0]
 8003068:	60e3      	str	r3, [r4, #12]
 800306a:	60a3      	str	r3, [r4, #8]
 800306c:	7013      	strb	r3, [r2, #0]
 800306e:	65a3      	str	r3, [r4, #88]	; 0x58
 8003070:	4b55      	ldr	r3, [pc, #340]	; (80031c8 <_svfiprintf_r+0x1ec>)
 8003072:	2205      	movs	r2, #5
 8003074:	0018      	movs	r0, r3
 8003076:	7831      	ldrb	r1, [r6, #0]
 8003078:	9305      	str	r3, [sp, #20]
 800307a:	f000 fa55 	bl	8003528 <memchr>
 800307e:	1c75      	adds	r5, r6, #1
 8003080:	2800      	cmp	r0, #0
 8003082:	d11f      	bne.n	80030c4 <_svfiprintf_r+0xe8>
 8003084:	6822      	ldr	r2, [r4, #0]
 8003086:	06d3      	lsls	r3, r2, #27
 8003088:	d504      	bpl.n	8003094 <_svfiprintf_r+0xb8>
 800308a:	2353      	movs	r3, #83	; 0x53
 800308c:	a904      	add	r1, sp, #16
 800308e:	185b      	adds	r3, r3, r1
 8003090:	2120      	movs	r1, #32
 8003092:	7019      	strb	r1, [r3, #0]
 8003094:	0713      	lsls	r3, r2, #28
 8003096:	d504      	bpl.n	80030a2 <_svfiprintf_r+0xc6>
 8003098:	2353      	movs	r3, #83	; 0x53
 800309a:	a904      	add	r1, sp, #16
 800309c:	185b      	adds	r3, r3, r1
 800309e:	212b      	movs	r1, #43	; 0x2b
 80030a0:	7019      	strb	r1, [r3, #0]
 80030a2:	7833      	ldrb	r3, [r6, #0]
 80030a4:	2b2a      	cmp	r3, #42	; 0x2a
 80030a6:	d016      	beq.n	80030d6 <_svfiprintf_r+0xfa>
 80030a8:	0035      	movs	r5, r6
 80030aa:	2100      	movs	r1, #0
 80030ac:	200a      	movs	r0, #10
 80030ae:	68e3      	ldr	r3, [r4, #12]
 80030b0:	782a      	ldrb	r2, [r5, #0]
 80030b2:	1c6e      	adds	r6, r5, #1
 80030b4:	3a30      	subs	r2, #48	; 0x30
 80030b6:	2a09      	cmp	r2, #9
 80030b8:	d94e      	bls.n	8003158 <_svfiprintf_r+0x17c>
 80030ba:	2900      	cmp	r1, #0
 80030bc:	d111      	bne.n	80030e2 <_svfiprintf_r+0x106>
 80030be:	e017      	b.n	80030f0 <_svfiprintf_r+0x114>
 80030c0:	3501      	adds	r5, #1
 80030c2:	e7af      	b.n	8003024 <_svfiprintf_r+0x48>
 80030c4:	9b05      	ldr	r3, [sp, #20]
 80030c6:	6822      	ldr	r2, [r4, #0]
 80030c8:	1ac0      	subs	r0, r0, r3
 80030ca:	2301      	movs	r3, #1
 80030cc:	4083      	lsls	r3, r0
 80030ce:	4313      	orrs	r3, r2
 80030d0:	002e      	movs	r6, r5
 80030d2:	6023      	str	r3, [r4, #0]
 80030d4:	e7cc      	b.n	8003070 <_svfiprintf_r+0x94>
 80030d6:	9b07      	ldr	r3, [sp, #28]
 80030d8:	1d19      	adds	r1, r3, #4
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	9107      	str	r1, [sp, #28]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	db01      	blt.n	80030e6 <_svfiprintf_r+0x10a>
 80030e2:	930b      	str	r3, [sp, #44]	; 0x2c
 80030e4:	e004      	b.n	80030f0 <_svfiprintf_r+0x114>
 80030e6:	425b      	negs	r3, r3
 80030e8:	60e3      	str	r3, [r4, #12]
 80030ea:	2302      	movs	r3, #2
 80030ec:	4313      	orrs	r3, r2
 80030ee:	6023      	str	r3, [r4, #0]
 80030f0:	782b      	ldrb	r3, [r5, #0]
 80030f2:	2b2e      	cmp	r3, #46	; 0x2e
 80030f4:	d10a      	bne.n	800310c <_svfiprintf_r+0x130>
 80030f6:	786b      	ldrb	r3, [r5, #1]
 80030f8:	2b2a      	cmp	r3, #42	; 0x2a
 80030fa:	d135      	bne.n	8003168 <_svfiprintf_r+0x18c>
 80030fc:	9b07      	ldr	r3, [sp, #28]
 80030fe:	3502      	adds	r5, #2
 8003100:	1d1a      	adds	r2, r3, #4
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	9207      	str	r2, [sp, #28]
 8003106:	2b00      	cmp	r3, #0
 8003108:	db2b      	blt.n	8003162 <_svfiprintf_r+0x186>
 800310a:	9309      	str	r3, [sp, #36]	; 0x24
 800310c:	4e2f      	ldr	r6, [pc, #188]	; (80031cc <_svfiprintf_r+0x1f0>)
 800310e:	2203      	movs	r2, #3
 8003110:	0030      	movs	r0, r6
 8003112:	7829      	ldrb	r1, [r5, #0]
 8003114:	f000 fa08 	bl	8003528 <memchr>
 8003118:	2800      	cmp	r0, #0
 800311a:	d006      	beq.n	800312a <_svfiprintf_r+0x14e>
 800311c:	2340      	movs	r3, #64	; 0x40
 800311e:	1b80      	subs	r0, r0, r6
 8003120:	4083      	lsls	r3, r0
 8003122:	6822      	ldr	r2, [r4, #0]
 8003124:	3501      	adds	r5, #1
 8003126:	4313      	orrs	r3, r2
 8003128:	6023      	str	r3, [r4, #0]
 800312a:	7829      	ldrb	r1, [r5, #0]
 800312c:	2206      	movs	r2, #6
 800312e:	4828      	ldr	r0, [pc, #160]	; (80031d0 <_svfiprintf_r+0x1f4>)
 8003130:	1c6e      	adds	r6, r5, #1
 8003132:	7621      	strb	r1, [r4, #24]
 8003134:	f000 f9f8 	bl	8003528 <memchr>
 8003138:	2800      	cmp	r0, #0
 800313a:	d03c      	beq.n	80031b6 <_svfiprintf_r+0x1da>
 800313c:	4b25      	ldr	r3, [pc, #148]	; (80031d4 <_svfiprintf_r+0x1f8>)
 800313e:	2b00      	cmp	r3, #0
 8003140:	d125      	bne.n	800318e <_svfiprintf_r+0x1b2>
 8003142:	2207      	movs	r2, #7
 8003144:	9b07      	ldr	r3, [sp, #28]
 8003146:	3307      	adds	r3, #7
 8003148:	4393      	bics	r3, r2
 800314a:	3308      	adds	r3, #8
 800314c:	9307      	str	r3, [sp, #28]
 800314e:	6963      	ldr	r3, [r4, #20]
 8003150:	9a04      	ldr	r2, [sp, #16]
 8003152:	189b      	adds	r3, r3, r2
 8003154:	6163      	str	r3, [r4, #20]
 8003156:	e764      	b.n	8003022 <_svfiprintf_r+0x46>
 8003158:	4343      	muls	r3, r0
 800315a:	0035      	movs	r5, r6
 800315c:	2101      	movs	r1, #1
 800315e:	189b      	adds	r3, r3, r2
 8003160:	e7a6      	b.n	80030b0 <_svfiprintf_r+0xd4>
 8003162:	2301      	movs	r3, #1
 8003164:	425b      	negs	r3, r3
 8003166:	e7d0      	b.n	800310a <_svfiprintf_r+0x12e>
 8003168:	2300      	movs	r3, #0
 800316a:	200a      	movs	r0, #10
 800316c:	001a      	movs	r2, r3
 800316e:	3501      	adds	r5, #1
 8003170:	6063      	str	r3, [r4, #4]
 8003172:	7829      	ldrb	r1, [r5, #0]
 8003174:	1c6e      	adds	r6, r5, #1
 8003176:	3930      	subs	r1, #48	; 0x30
 8003178:	2909      	cmp	r1, #9
 800317a:	d903      	bls.n	8003184 <_svfiprintf_r+0x1a8>
 800317c:	2b00      	cmp	r3, #0
 800317e:	d0c5      	beq.n	800310c <_svfiprintf_r+0x130>
 8003180:	9209      	str	r2, [sp, #36]	; 0x24
 8003182:	e7c3      	b.n	800310c <_svfiprintf_r+0x130>
 8003184:	4342      	muls	r2, r0
 8003186:	0035      	movs	r5, r6
 8003188:	2301      	movs	r3, #1
 800318a:	1852      	adds	r2, r2, r1
 800318c:	e7f1      	b.n	8003172 <_svfiprintf_r+0x196>
 800318e:	aa07      	add	r2, sp, #28
 8003190:	9200      	str	r2, [sp, #0]
 8003192:	0021      	movs	r1, r4
 8003194:	003a      	movs	r2, r7
 8003196:	4b10      	ldr	r3, [pc, #64]	; (80031d8 <_svfiprintf_r+0x1fc>)
 8003198:	9803      	ldr	r0, [sp, #12]
 800319a:	e000      	b.n	800319e <_svfiprintf_r+0x1c2>
 800319c:	bf00      	nop
 800319e:	9004      	str	r0, [sp, #16]
 80031a0:	9b04      	ldr	r3, [sp, #16]
 80031a2:	3301      	adds	r3, #1
 80031a4:	d1d3      	bne.n	800314e <_svfiprintf_r+0x172>
 80031a6:	89bb      	ldrh	r3, [r7, #12]
 80031a8:	980d      	ldr	r0, [sp, #52]	; 0x34
 80031aa:	065b      	lsls	r3, r3, #25
 80031ac:	d400      	bmi.n	80031b0 <_svfiprintf_r+0x1d4>
 80031ae:	e72c      	b.n	800300a <_svfiprintf_r+0x2e>
 80031b0:	2001      	movs	r0, #1
 80031b2:	4240      	negs	r0, r0
 80031b4:	e729      	b.n	800300a <_svfiprintf_r+0x2e>
 80031b6:	aa07      	add	r2, sp, #28
 80031b8:	9200      	str	r2, [sp, #0]
 80031ba:	0021      	movs	r1, r4
 80031bc:	003a      	movs	r2, r7
 80031be:	4b06      	ldr	r3, [pc, #24]	; (80031d8 <_svfiprintf_r+0x1fc>)
 80031c0:	9803      	ldr	r0, [sp, #12]
 80031c2:	f000 f87b 	bl	80032bc <_printf_i>
 80031c6:	e7ea      	b.n	800319e <_svfiprintf_r+0x1c2>
 80031c8:	0800362c 	.word	0x0800362c
 80031cc:	08003632 	.word	0x08003632
 80031d0:	08003636 	.word	0x08003636
 80031d4:	00000000 	.word	0x00000000
 80031d8:	08002f19 	.word	0x08002f19

080031dc <_printf_common>:
 80031dc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80031de:	0016      	movs	r6, r2
 80031e0:	9301      	str	r3, [sp, #4]
 80031e2:	688a      	ldr	r2, [r1, #8]
 80031e4:	690b      	ldr	r3, [r1, #16]
 80031e6:	000c      	movs	r4, r1
 80031e8:	9000      	str	r0, [sp, #0]
 80031ea:	4293      	cmp	r3, r2
 80031ec:	da00      	bge.n	80031f0 <_printf_common+0x14>
 80031ee:	0013      	movs	r3, r2
 80031f0:	0022      	movs	r2, r4
 80031f2:	6033      	str	r3, [r6, #0]
 80031f4:	3243      	adds	r2, #67	; 0x43
 80031f6:	7812      	ldrb	r2, [r2, #0]
 80031f8:	2a00      	cmp	r2, #0
 80031fa:	d001      	beq.n	8003200 <_printf_common+0x24>
 80031fc:	3301      	adds	r3, #1
 80031fe:	6033      	str	r3, [r6, #0]
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	069b      	lsls	r3, r3, #26
 8003204:	d502      	bpl.n	800320c <_printf_common+0x30>
 8003206:	6833      	ldr	r3, [r6, #0]
 8003208:	3302      	adds	r3, #2
 800320a:	6033      	str	r3, [r6, #0]
 800320c:	6822      	ldr	r2, [r4, #0]
 800320e:	2306      	movs	r3, #6
 8003210:	0015      	movs	r5, r2
 8003212:	401d      	ands	r5, r3
 8003214:	421a      	tst	r2, r3
 8003216:	d027      	beq.n	8003268 <_printf_common+0x8c>
 8003218:	0023      	movs	r3, r4
 800321a:	3343      	adds	r3, #67	; 0x43
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	1e5a      	subs	r2, r3, #1
 8003220:	4193      	sbcs	r3, r2
 8003222:	6822      	ldr	r2, [r4, #0]
 8003224:	0692      	lsls	r2, r2, #26
 8003226:	d430      	bmi.n	800328a <_printf_common+0xae>
 8003228:	0022      	movs	r2, r4
 800322a:	9901      	ldr	r1, [sp, #4]
 800322c:	9800      	ldr	r0, [sp, #0]
 800322e:	9d08      	ldr	r5, [sp, #32]
 8003230:	3243      	adds	r2, #67	; 0x43
 8003232:	47a8      	blx	r5
 8003234:	3001      	adds	r0, #1
 8003236:	d025      	beq.n	8003284 <_printf_common+0xa8>
 8003238:	2206      	movs	r2, #6
 800323a:	6823      	ldr	r3, [r4, #0]
 800323c:	2500      	movs	r5, #0
 800323e:	4013      	ands	r3, r2
 8003240:	2b04      	cmp	r3, #4
 8003242:	d105      	bne.n	8003250 <_printf_common+0x74>
 8003244:	6833      	ldr	r3, [r6, #0]
 8003246:	68e5      	ldr	r5, [r4, #12]
 8003248:	1aed      	subs	r5, r5, r3
 800324a:	43eb      	mvns	r3, r5
 800324c:	17db      	asrs	r3, r3, #31
 800324e:	401d      	ands	r5, r3
 8003250:	68a3      	ldr	r3, [r4, #8]
 8003252:	6922      	ldr	r2, [r4, #16]
 8003254:	4293      	cmp	r3, r2
 8003256:	dd01      	ble.n	800325c <_printf_common+0x80>
 8003258:	1a9b      	subs	r3, r3, r2
 800325a:	18ed      	adds	r5, r5, r3
 800325c:	2600      	movs	r6, #0
 800325e:	42b5      	cmp	r5, r6
 8003260:	d120      	bne.n	80032a4 <_printf_common+0xc8>
 8003262:	2000      	movs	r0, #0
 8003264:	e010      	b.n	8003288 <_printf_common+0xac>
 8003266:	3501      	adds	r5, #1
 8003268:	68e3      	ldr	r3, [r4, #12]
 800326a:	6832      	ldr	r2, [r6, #0]
 800326c:	1a9b      	subs	r3, r3, r2
 800326e:	42ab      	cmp	r3, r5
 8003270:	ddd2      	ble.n	8003218 <_printf_common+0x3c>
 8003272:	0022      	movs	r2, r4
 8003274:	2301      	movs	r3, #1
 8003276:	9901      	ldr	r1, [sp, #4]
 8003278:	9800      	ldr	r0, [sp, #0]
 800327a:	9f08      	ldr	r7, [sp, #32]
 800327c:	3219      	adds	r2, #25
 800327e:	47b8      	blx	r7
 8003280:	3001      	adds	r0, #1
 8003282:	d1f0      	bne.n	8003266 <_printf_common+0x8a>
 8003284:	2001      	movs	r0, #1
 8003286:	4240      	negs	r0, r0
 8003288:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800328a:	2030      	movs	r0, #48	; 0x30
 800328c:	18e1      	adds	r1, r4, r3
 800328e:	3143      	adds	r1, #67	; 0x43
 8003290:	7008      	strb	r0, [r1, #0]
 8003292:	0021      	movs	r1, r4
 8003294:	1c5a      	adds	r2, r3, #1
 8003296:	3145      	adds	r1, #69	; 0x45
 8003298:	7809      	ldrb	r1, [r1, #0]
 800329a:	18a2      	adds	r2, r4, r2
 800329c:	3243      	adds	r2, #67	; 0x43
 800329e:	3302      	adds	r3, #2
 80032a0:	7011      	strb	r1, [r2, #0]
 80032a2:	e7c1      	b.n	8003228 <_printf_common+0x4c>
 80032a4:	0022      	movs	r2, r4
 80032a6:	2301      	movs	r3, #1
 80032a8:	9901      	ldr	r1, [sp, #4]
 80032aa:	9800      	ldr	r0, [sp, #0]
 80032ac:	9f08      	ldr	r7, [sp, #32]
 80032ae:	321a      	adds	r2, #26
 80032b0:	47b8      	blx	r7
 80032b2:	3001      	adds	r0, #1
 80032b4:	d0e6      	beq.n	8003284 <_printf_common+0xa8>
 80032b6:	3601      	adds	r6, #1
 80032b8:	e7d1      	b.n	800325e <_printf_common+0x82>
	...

080032bc <_printf_i>:
 80032bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032be:	b08b      	sub	sp, #44	; 0x2c
 80032c0:	9206      	str	r2, [sp, #24]
 80032c2:	000a      	movs	r2, r1
 80032c4:	3243      	adds	r2, #67	; 0x43
 80032c6:	9307      	str	r3, [sp, #28]
 80032c8:	9005      	str	r0, [sp, #20]
 80032ca:	9204      	str	r2, [sp, #16]
 80032cc:	7e0a      	ldrb	r2, [r1, #24]
 80032ce:	000c      	movs	r4, r1
 80032d0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80032d2:	2a78      	cmp	r2, #120	; 0x78
 80032d4:	d809      	bhi.n	80032ea <_printf_i+0x2e>
 80032d6:	2a62      	cmp	r2, #98	; 0x62
 80032d8:	d80b      	bhi.n	80032f2 <_printf_i+0x36>
 80032da:	2a00      	cmp	r2, #0
 80032dc:	d100      	bne.n	80032e0 <_printf_i+0x24>
 80032de:	e0be      	b.n	800345e <_printf_i+0x1a2>
 80032e0:	497c      	ldr	r1, [pc, #496]	; (80034d4 <_printf_i+0x218>)
 80032e2:	9103      	str	r1, [sp, #12]
 80032e4:	2a58      	cmp	r2, #88	; 0x58
 80032e6:	d100      	bne.n	80032ea <_printf_i+0x2e>
 80032e8:	e093      	b.n	8003412 <_printf_i+0x156>
 80032ea:	0026      	movs	r6, r4
 80032ec:	3642      	adds	r6, #66	; 0x42
 80032ee:	7032      	strb	r2, [r6, #0]
 80032f0:	e022      	b.n	8003338 <_printf_i+0x7c>
 80032f2:	0010      	movs	r0, r2
 80032f4:	3863      	subs	r0, #99	; 0x63
 80032f6:	2815      	cmp	r0, #21
 80032f8:	d8f7      	bhi.n	80032ea <_printf_i+0x2e>
 80032fa:	f7fc ff05 	bl	8000108 <__gnu_thumb1_case_shi>
 80032fe:	0016      	.short	0x0016
 8003300:	fff6001f 	.word	0xfff6001f
 8003304:	fff6fff6 	.word	0xfff6fff6
 8003308:	001ffff6 	.word	0x001ffff6
 800330c:	fff6fff6 	.word	0xfff6fff6
 8003310:	fff6fff6 	.word	0xfff6fff6
 8003314:	003600a3 	.word	0x003600a3
 8003318:	fff60083 	.word	0xfff60083
 800331c:	00b4fff6 	.word	0x00b4fff6
 8003320:	0036fff6 	.word	0x0036fff6
 8003324:	fff6fff6 	.word	0xfff6fff6
 8003328:	0087      	.short	0x0087
 800332a:	0026      	movs	r6, r4
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	3642      	adds	r6, #66	; 0x42
 8003330:	1d11      	adds	r1, r2, #4
 8003332:	6019      	str	r1, [r3, #0]
 8003334:	6813      	ldr	r3, [r2, #0]
 8003336:	7033      	strb	r3, [r6, #0]
 8003338:	2301      	movs	r3, #1
 800333a:	e0a2      	b.n	8003482 <_printf_i+0x1c6>
 800333c:	6818      	ldr	r0, [r3, #0]
 800333e:	6809      	ldr	r1, [r1, #0]
 8003340:	1d02      	adds	r2, r0, #4
 8003342:	060d      	lsls	r5, r1, #24
 8003344:	d50b      	bpl.n	800335e <_printf_i+0xa2>
 8003346:	6805      	ldr	r5, [r0, #0]
 8003348:	601a      	str	r2, [r3, #0]
 800334a:	2d00      	cmp	r5, #0
 800334c:	da03      	bge.n	8003356 <_printf_i+0x9a>
 800334e:	232d      	movs	r3, #45	; 0x2d
 8003350:	9a04      	ldr	r2, [sp, #16]
 8003352:	426d      	negs	r5, r5
 8003354:	7013      	strb	r3, [r2, #0]
 8003356:	4b5f      	ldr	r3, [pc, #380]	; (80034d4 <_printf_i+0x218>)
 8003358:	270a      	movs	r7, #10
 800335a:	9303      	str	r3, [sp, #12]
 800335c:	e01b      	b.n	8003396 <_printf_i+0xda>
 800335e:	6805      	ldr	r5, [r0, #0]
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	0649      	lsls	r1, r1, #25
 8003364:	d5f1      	bpl.n	800334a <_printf_i+0x8e>
 8003366:	b22d      	sxth	r5, r5
 8003368:	e7ef      	b.n	800334a <_printf_i+0x8e>
 800336a:	680d      	ldr	r5, [r1, #0]
 800336c:	6819      	ldr	r1, [r3, #0]
 800336e:	1d08      	adds	r0, r1, #4
 8003370:	6018      	str	r0, [r3, #0]
 8003372:	062e      	lsls	r6, r5, #24
 8003374:	d501      	bpl.n	800337a <_printf_i+0xbe>
 8003376:	680d      	ldr	r5, [r1, #0]
 8003378:	e003      	b.n	8003382 <_printf_i+0xc6>
 800337a:	066d      	lsls	r5, r5, #25
 800337c:	d5fb      	bpl.n	8003376 <_printf_i+0xba>
 800337e:	680d      	ldr	r5, [r1, #0]
 8003380:	b2ad      	uxth	r5, r5
 8003382:	4b54      	ldr	r3, [pc, #336]	; (80034d4 <_printf_i+0x218>)
 8003384:	2708      	movs	r7, #8
 8003386:	9303      	str	r3, [sp, #12]
 8003388:	2a6f      	cmp	r2, #111	; 0x6f
 800338a:	d000      	beq.n	800338e <_printf_i+0xd2>
 800338c:	3702      	adds	r7, #2
 800338e:	0023      	movs	r3, r4
 8003390:	2200      	movs	r2, #0
 8003392:	3343      	adds	r3, #67	; 0x43
 8003394:	701a      	strb	r2, [r3, #0]
 8003396:	6863      	ldr	r3, [r4, #4]
 8003398:	60a3      	str	r3, [r4, #8]
 800339a:	2b00      	cmp	r3, #0
 800339c:	db03      	blt.n	80033a6 <_printf_i+0xea>
 800339e:	2104      	movs	r1, #4
 80033a0:	6822      	ldr	r2, [r4, #0]
 80033a2:	438a      	bics	r2, r1
 80033a4:	6022      	str	r2, [r4, #0]
 80033a6:	2d00      	cmp	r5, #0
 80033a8:	d102      	bne.n	80033b0 <_printf_i+0xf4>
 80033aa:	9e04      	ldr	r6, [sp, #16]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00c      	beq.n	80033ca <_printf_i+0x10e>
 80033b0:	9e04      	ldr	r6, [sp, #16]
 80033b2:	0028      	movs	r0, r5
 80033b4:	0039      	movs	r1, r7
 80033b6:	f7fc ff37 	bl	8000228 <__aeabi_uidivmod>
 80033ba:	9b03      	ldr	r3, [sp, #12]
 80033bc:	3e01      	subs	r6, #1
 80033be:	5c5b      	ldrb	r3, [r3, r1]
 80033c0:	7033      	strb	r3, [r6, #0]
 80033c2:	002b      	movs	r3, r5
 80033c4:	0005      	movs	r5, r0
 80033c6:	429f      	cmp	r7, r3
 80033c8:	d9f3      	bls.n	80033b2 <_printf_i+0xf6>
 80033ca:	2f08      	cmp	r7, #8
 80033cc:	d109      	bne.n	80033e2 <_printf_i+0x126>
 80033ce:	6823      	ldr	r3, [r4, #0]
 80033d0:	07db      	lsls	r3, r3, #31
 80033d2:	d506      	bpl.n	80033e2 <_printf_i+0x126>
 80033d4:	6862      	ldr	r2, [r4, #4]
 80033d6:	6923      	ldr	r3, [r4, #16]
 80033d8:	429a      	cmp	r2, r3
 80033da:	dc02      	bgt.n	80033e2 <_printf_i+0x126>
 80033dc:	2330      	movs	r3, #48	; 0x30
 80033de:	3e01      	subs	r6, #1
 80033e0:	7033      	strb	r3, [r6, #0]
 80033e2:	9b04      	ldr	r3, [sp, #16]
 80033e4:	1b9b      	subs	r3, r3, r6
 80033e6:	6123      	str	r3, [r4, #16]
 80033e8:	9b07      	ldr	r3, [sp, #28]
 80033ea:	0021      	movs	r1, r4
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	9805      	ldr	r0, [sp, #20]
 80033f0:	9b06      	ldr	r3, [sp, #24]
 80033f2:	aa09      	add	r2, sp, #36	; 0x24
 80033f4:	f7ff fef2 	bl	80031dc <_printf_common>
 80033f8:	3001      	adds	r0, #1
 80033fa:	d147      	bne.n	800348c <_printf_i+0x1d0>
 80033fc:	2001      	movs	r0, #1
 80033fe:	4240      	negs	r0, r0
 8003400:	b00b      	add	sp, #44	; 0x2c
 8003402:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003404:	2220      	movs	r2, #32
 8003406:	6809      	ldr	r1, [r1, #0]
 8003408:	430a      	orrs	r2, r1
 800340a:	6022      	str	r2, [r4, #0]
 800340c:	2278      	movs	r2, #120	; 0x78
 800340e:	4932      	ldr	r1, [pc, #200]	; (80034d8 <_printf_i+0x21c>)
 8003410:	9103      	str	r1, [sp, #12]
 8003412:	0021      	movs	r1, r4
 8003414:	3145      	adds	r1, #69	; 0x45
 8003416:	700a      	strb	r2, [r1, #0]
 8003418:	6819      	ldr	r1, [r3, #0]
 800341a:	6822      	ldr	r2, [r4, #0]
 800341c:	c920      	ldmia	r1!, {r5}
 800341e:	0610      	lsls	r0, r2, #24
 8003420:	d402      	bmi.n	8003428 <_printf_i+0x16c>
 8003422:	0650      	lsls	r0, r2, #25
 8003424:	d500      	bpl.n	8003428 <_printf_i+0x16c>
 8003426:	b2ad      	uxth	r5, r5
 8003428:	6019      	str	r1, [r3, #0]
 800342a:	07d3      	lsls	r3, r2, #31
 800342c:	d502      	bpl.n	8003434 <_printf_i+0x178>
 800342e:	2320      	movs	r3, #32
 8003430:	4313      	orrs	r3, r2
 8003432:	6023      	str	r3, [r4, #0]
 8003434:	2710      	movs	r7, #16
 8003436:	2d00      	cmp	r5, #0
 8003438:	d1a9      	bne.n	800338e <_printf_i+0xd2>
 800343a:	2220      	movs	r2, #32
 800343c:	6823      	ldr	r3, [r4, #0]
 800343e:	4393      	bics	r3, r2
 8003440:	6023      	str	r3, [r4, #0]
 8003442:	e7a4      	b.n	800338e <_printf_i+0xd2>
 8003444:	681a      	ldr	r2, [r3, #0]
 8003446:	680d      	ldr	r5, [r1, #0]
 8003448:	1d10      	adds	r0, r2, #4
 800344a:	6949      	ldr	r1, [r1, #20]
 800344c:	6018      	str	r0, [r3, #0]
 800344e:	6813      	ldr	r3, [r2, #0]
 8003450:	062e      	lsls	r6, r5, #24
 8003452:	d501      	bpl.n	8003458 <_printf_i+0x19c>
 8003454:	6019      	str	r1, [r3, #0]
 8003456:	e002      	b.n	800345e <_printf_i+0x1a2>
 8003458:	066d      	lsls	r5, r5, #25
 800345a:	d5fb      	bpl.n	8003454 <_printf_i+0x198>
 800345c:	8019      	strh	r1, [r3, #0]
 800345e:	2300      	movs	r3, #0
 8003460:	9e04      	ldr	r6, [sp, #16]
 8003462:	6123      	str	r3, [r4, #16]
 8003464:	e7c0      	b.n	80033e8 <_printf_i+0x12c>
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	1d11      	adds	r1, r2, #4
 800346a:	6019      	str	r1, [r3, #0]
 800346c:	6816      	ldr	r6, [r2, #0]
 800346e:	2100      	movs	r1, #0
 8003470:	0030      	movs	r0, r6
 8003472:	6862      	ldr	r2, [r4, #4]
 8003474:	f000 f858 	bl	8003528 <memchr>
 8003478:	2800      	cmp	r0, #0
 800347a:	d001      	beq.n	8003480 <_printf_i+0x1c4>
 800347c:	1b80      	subs	r0, r0, r6
 800347e:	6060      	str	r0, [r4, #4]
 8003480:	6863      	ldr	r3, [r4, #4]
 8003482:	6123      	str	r3, [r4, #16]
 8003484:	2300      	movs	r3, #0
 8003486:	9a04      	ldr	r2, [sp, #16]
 8003488:	7013      	strb	r3, [r2, #0]
 800348a:	e7ad      	b.n	80033e8 <_printf_i+0x12c>
 800348c:	0032      	movs	r2, r6
 800348e:	6923      	ldr	r3, [r4, #16]
 8003490:	9906      	ldr	r1, [sp, #24]
 8003492:	9805      	ldr	r0, [sp, #20]
 8003494:	9d07      	ldr	r5, [sp, #28]
 8003496:	47a8      	blx	r5
 8003498:	3001      	adds	r0, #1
 800349a:	d0af      	beq.n	80033fc <_printf_i+0x140>
 800349c:	6823      	ldr	r3, [r4, #0]
 800349e:	079b      	lsls	r3, r3, #30
 80034a0:	d415      	bmi.n	80034ce <_printf_i+0x212>
 80034a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034a4:	68e0      	ldr	r0, [r4, #12]
 80034a6:	4298      	cmp	r0, r3
 80034a8:	daaa      	bge.n	8003400 <_printf_i+0x144>
 80034aa:	0018      	movs	r0, r3
 80034ac:	e7a8      	b.n	8003400 <_printf_i+0x144>
 80034ae:	0022      	movs	r2, r4
 80034b0:	2301      	movs	r3, #1
 80034b2:	9906      	ldr	r1, [sp, #24]
 80034b4:	9805      	ldr	r0, [sp, #20]
 80034b6:	9e07      	ldr	r6, [sp, #28]
 80034b8:	3219      	adds	r2, #25
 80034ba:	47b0      	blx	r6
 80034bc:	3001      	adds	r0, #1
 80034be:	d09d      	beq.n	80033fc <_printf_i+0x140>
 80034c0:	3501      	adds	r5, #1
 80034c2:	68e3      	ldr	r3, [r4, #12]
 80034c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80034c6:	1a9b      	subs	r3, r3, r2
 80034c8:	42ab      	cmp	r3, r5
 80034ca:	dcf0      	bgt.n	80034ae <_printf_i+0x1f2>
 80034cc:	e7e9      	b.n	80034a2 <_printf_i+0x1e6>
 80034ce:	2500      	movs	r5, #0
 80034d0:	e7f7      	b.n	80034c2 <_printf_i+0x206>
 80034d2:	46c0      	nop			; (mov r8, r8)
 80034d4:	0800363d 	.word	0x0800363d
 80034d8:	0800364e 	.word	0x0800364e

080034dc <memmove>:
 80034dc:	b510      	push	{r4, lr}
 80034de:	4288      	cmp	r0, r1
 80034e0:	d902      	bls.n	80034e8 <memmove+0xc>
 80034e2:	188b      	adds	r3, r1, r2
 80034e4:	4298      	cmp	r0, r3
 80034e6:	d303      	bcc.n	80034f0 <memmove+0x14>
 80034e8:	2300      	movs	r3, #0
 80034ea:	e007      	b.n	80034fc <memmove+0x20>
 80034ec:	5c8b      	ldrb	r3, [r1, r2]
 80034ee:	5483      	strb	r3, [r0, r2]
 80034f0:	3a01      	subs	r2, #1
 80034f2:	d2fb      	bcs.n	80034ec <memmove+0x10>
 80034f4:	bd10      	pop	{r4, pc}
 80034f6:	5ccc      	ldrb	r4, [r1, r3]
 80034f8:	54c4      	strb	r4, [r0, r3]
 80034fa:	3301      	adds	r3, #1
 80034fc:	429a      	cmp	r2, r3
 80034fe:	d1fa      	bne.n	80034f6 <memmove+0x1a>
 8003500:	e7f8      	b.n	80034f4 <memmove+0x18>
	...

08003504 <_sbrk_r>:
 8003504:	2300      	movs	r3, #0
 8003506:	b570      	push	{r4, r5, r6, lr}
 8003508:	4d06      	ldr	r5, [pc, #24]	; (8003524 <_sbrk_r+0x20>)
 800350a:	0004      	movs	r4, r0
 800350c:	0008      	movs	r0, r1
 800350e:	602b      	str	r3, [r5, #0]
 8003510:	f7fd f926 	bl	8000760 <_sbrk>
 8003514:	1c43      	adds	r3, r0, #1
 8003516:	d103      	bne.n	8003520 <_sbrk_r+0x1c>
 8003518:	682b      	ldr	r3, [r5, #0]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d000      	beq.n	8003520 <_sbrk_r+0x1c>
 800351e:	6023      	str	r3, [r4, #0]
 8003520:	bd70      	pop	{r4, r5, r6, pc}
 8003522:	46c0      	nop			; (mov r8, r8)
 8003524:	200002a4 	.word	0x200002a4

08003528 <memchr>:
 8003528:	b2c9      	uxtb	r1, r1
 800352a:	1882      	adds	r2, r0, r2
 800352c:	4290      	cmp	r0, r2
 800352e:	d101      	bne.n	8003534 <memchr+0xc>
 8003530:	2000      	movs	r0, #0
 8003532:	4770      	bx	lr
 8003534:	7803      	ldrb	r3, [r0, #0]
 8003536:	428b      	cmp	r3, r1
 8003538:	d0fb      	beq.n	8003532 <memchr+0xa>
 800353a:	3001      	adds	r0, #1
 800353c:	e7f6      	b.n	800352c <memchr+0x4>

0800353e <memcpy>:
 800353e:	2300      	movs	r3, #0
 8003540:	b510      	push	{r4, lr}
 8003542:	429a      	cmp	r2, r3
 8003544:	d100      	bne.n	8003548 <memcpy+0xa>
 8003546:	bd10      	pop	{r4, pc}
 8003548:	5ccc      	ldrb	r4, [r1, r3]
 800354a:	54c4      	strb	r4, [r0, r3]
 800354c:	3301      	adds	r3, #1
 800354e:	e7f8      	b.n	8003542 <memcpy+0x4>

08003550 <_realloc_r>:
 8003550:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003552:	0007      	movs	r7, r0
 8003554:	000e      	movs	r6, r1
 8003556:	0014      	movs	r4, r2
 8003558:	2900      	cmp	r1, #0
 800355a:	d105      	bne.n	8003568 <_realloc_r+0x18>
 800355c:	0011      	movs	r1, r2
 800355e:	f7ff fc49 	bl	8002df4 <_malloc_r>
 8003562:	0005      	movs	r5, r0
 8003564:	0028      	movs	r0, r5
 8003566:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003568:	2a00      	cmp	r2, #0
 800356a:	d103      	bne.n	8003574 <_realloc_r+0x24>
 800356c:	f7ff fbd6 	bl	8002d1c <_free_r>
 8003570:	0025      	movs	r5, r4
 8003572:	e7f7      	b.n	8003564 <_realloc_r+0x14>
 8003574:	f000 f81b 	bl	80035ae <_malloc_usable_size_r>
 8003578:	9001      	str	r0, [sp, #4]
 800357a:	4284      	cmp	r4, r0
 800357c:	d803      	bhi.n	8003586 <_realloc_r+0x36>
 800357e:	0035      	movs	r5, r6
 8003580:	0843      	lsrs	r3, r0, #1
 8003582:	42a3      	cmp	r3, r4
 8003584:	d3ee      	bcc.n	8003564 <_realloc_r+0x14>
 8003586:	0021      	movs	r1, r4
 8003588:	0038      	movs	r0, r7
 800358a:	f7ff fc33 	bl	8002df4 <_malloc_r>
 800358e:	1e05      	subs	r5, r0, #0
 8003590:	d0e8      	beq.n	8003564 <_realloc_r+0x14>
 8003592:	9b01      	ldr	r3, [sp, #4]
 8003594:	0022      	movs	r2, r4
 8003596:	429c      	cmp	r4, r3
 8003598:	d900      	bls.n	800359c <_realloc_r+0x4c>
 800359a:	001a      	movs	r2, r3
 800359c:	0031      	movs	r1, r6
 800359e:	0028      	movs	r0, r5
 80035a0:	f7ff ffcd 	bl	800353e <memcpy>
 80035a4:	0031      	movs	r1, r6
 80035a6:	0038      	movs	r0, r7
 80035a8:	f7ff fbb8 	bl	8002d1c <_free_r>
 80035ac:	e7da      	b.n	8003564 <_realloc_r+0x14>

080035ae <_malloc_usable_size_r>:
 80035ae:	1f0b      	subs	r3, r1, #4
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	1f18      	subs	r0, r3, #4
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	da01      	bge.n	80035bc <_malloc_usable_size_r+0xe>
 80035b8:	580b      	ldr	r3, [r1, r0]
 80035ba:	18c0      	adds	r0, r0, r3
 80035bc:	4770      	bx	lr
	...

080035c0 <_init>:
 80035c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035c2:	46c0      	nop			; (mov r8, r8)
 80035c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035c6:	bc08      	pop	{r3}
 80035c8:	469e      	mov	lr, r3
 80035ca:	4770      	bx	lr

080035cc <_fini>:
 80035cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80035ce:	46c0      	nop			; (mov r8, r8)
 80035d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80035d2:	bc08      	pop	{r3}
 80035d4:	469e      	mov	lr, r3
 80035d6:	4770      	bx	lr
