{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507899706042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507899706043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 15:01:45 2017 " "Processing started: Fri Oct 13 15:01:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507899706043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507899706043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Labb4 -c Labb4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Labb4 -c Labb4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507899706043 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507899706372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/rw_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/rw_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RW_MEMORY-Behaviour " "Found design unit 1: RW_MEMORY-Behaviour" {  } { { "../Lab2/RW_MEMORY.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/RW_MEMORY.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706819 ""} { "Info" "ISGN_ENTITY_NAME" "1 RW_MEMORY " "Found entity 1: RW_MEMORY" {  } { { "../Lab2/RW_MEMORY.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/RW_MEMORY.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507899706819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-RTL " "Found design unit 1: ROM-RTL" {  } { { "../Lab2/ROM.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706822 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "../Lab2/ROM.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507899706822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RTL " "Found design unit 1: RegisterFile-RTL" {  } { { "../Lab2/RegisterFile.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/RegisterFile.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706826 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Lab2/RegisterFile.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/RegisterFile.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507899706826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/multiplexer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/multiplexer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-RTL " "Found design unit 1: Multiplexer-RTL" {  } { { "../Lab2/Multiplexer.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/Multiplexer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706830 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../Lab2/Multiplexer.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/Multiplexer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507899706830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/databuffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/databuffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataBuffer-RTL " "Found design unit 1: DataBuffer-RTL" {  } { { "../Lab2/DataBuffer.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/DataBuffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706834 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataBuffer " "Found entity 1: DataBuffer" {  } { { "../Lab2/DataBuffer.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/DataBuffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507899706834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/slim/documents/vhdl/lab2/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/slim/documents/vhdl/lab2/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "../Lab2/ALU.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/ALU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706838 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Lab2/ALU.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Lab2/ALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507899706838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706842 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "CPU_Package.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/CPU_Package.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507899706842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-Behaviour " "Found design unit 1: Controller-Behaviour" {  } { { "Controller.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Controller.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706846 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507899706846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behaviour " "Found design unit 1: counter-Behaviour" {  } { { "Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706850 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507899706850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller_tb-RTL " "Found design unit 1: Controller_tb-RTL" {  } { { "Controller_tb.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Controller_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706854 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller_tb " "Found entity 1: Controller_tb" {  } { { "Controller_tb.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Controller_tb.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507899706854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507899706854 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controller " "Elaborating entity \"Controller\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1507899706888 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state Controller.vhd(67) " "VHDL Process Statement warning at Controller.vhd(67): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Controller.vhd" "" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/Controller.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1507899706890 "|Controller"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "593 " "Peak virtual memory: 593 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507899707290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 13 15:01:47 2017 " "Processing ended: Fri Oct 13 15:01:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507899707290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507899707290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507899707290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507899707290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 2 s " "Quartus II Flow was successful. 0 errors, 2 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507899707891 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507899708875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 64-Bit " "Running Quartus II 64-Bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507899708876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 13 15:01:48 2017 " "Processing started: Fri Oct 13 15:01:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507899708876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507899708876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Labb4 Labb4 " "Command: quartus_sh -t c:/altera/13.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Labb4 Labb4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507899708876 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Labb4 Labb4 " "Quartus(args): --rtl_sim Labb4 Labb4" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1507899708876 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Quartus II" 0 0 1507899708996 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Quartus II" 0 0 1507899709086 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Quartus II" 0 0 1507899709087 ""}
{ "Warning" "0" "" "Warning: File Labb4_run_msim_rtl_vhdl.do already exists - backing up current file as Labb4_run_msim_rtl_vhdl.do.bak1" {  } {  } 0 0 "Warning: File Labb4_run_msim_rtl_vhdl.do already exists - backing up current file as Labb4_run_msim_rtl_vhdl.do.bak1" 0 0 "Quartus II" 0 0 1507899709264 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Slim/Documents/VHDL/Ny mapp/simulation/modelsim/Labb4_run_msim_rtl_vhdl.do" {  } { { "C:/Users/Slim/Documents/VHDL/Ny mapp/simulation/modelsim/Labb4_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/Slim/Documents/VHDL/Ny mapp/simulation/modelsim/Labb4_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Slim/Documents/VHDL/Ny mapp/simulation/modelsim/Labb4_run_msim_rtl_vhdl.do" 0 0 "Quartus II" 0 0 1507899709279 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Quartus II" 0 0 1507899709280 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Quartus II" 0 0 1507899709454 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 3 s " "Quartus II Flow was successful. 0 errors, 3 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507899763991 ""}
