
*** Running vivado
    with args -log Jacobi1D.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Jacobi1D.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Jacobi1D.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/utils_1/imports/synth_1/Jacobi1D.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/utils_1/imports/synth_1/Jacobi1D.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Jacobi1D -part xcu55c-fsvh2892-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2765
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3651.215 ; gain = 338.762 ; free physical = 63416 ; free virtual = 93247
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Jacobi1D' [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/Jacobi1D.v:4]
INFO: [Synth 8-6157] synthesizing module 'Collector' [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/Collector.v:5]
	Parameter SHIFTWIDTH bound to: 16'b0000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'Collector' (0#1) [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/Collector.v:5]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/Queue.v:5]
	Parameter SHIFTWIDTH bound to: 16'b0000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'Queue' (0#1) [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/Queue.v:5]
INFO: [Synth 8-6157] synthesizing module 'Sink' [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/Sink.v:5]
	Parameter SHIFTWIDTH bound to: 16'b0000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'Sink' (0#1) [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/Sink.v:5]
INFO: [Synth 8-6157] synthesizing module 'BlockALU' [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/BlockALU.v:4]
	Parameter SHIFTWIDTH bound to: 16'b0000000000010000 
	Parameter K bound to: 1051372203 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/ALU.v:6]
	Parameter K bound to: 1051372203 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FPSum' [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.runs/synth_1/.Xil/Vivado-2029-fpga-a3/realtime/FPSum_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FPSum' (0#1) [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.runs/synth_1/.Xil/Vivado-2029-fpga-a3/realtime/FPSum_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'SR32Lat7' [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.runs/synth_1/.Xil/Vivado-2029-fpga-a3/realtime/SR32Lat7_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'SR32Lat7' (0#1) [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.runs/synth_1/.Xil/Vivado-2029-fpga-a3/realtime/SR32Lat7_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'FPMul' [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.runs/synth_1/.Xil/Vivado-2029-fpga-a3/realtime/FPMul_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'FPMul' (0#1) [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.runs/synth_1/.Xil/Vivado-2029-fpga-a3/realtime/FPMul_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/ALU.v:6]
INFO: [Synth 8-6155] done synthesizing module 'BlockALU' (0#1) [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/BlockALU.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Jacobi1D' (0#1) [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.srcs/sources_1/imports/1D/Jacobi1D.v:4]
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[63] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[62] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[61] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[60] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[59] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[58] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[57] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[56] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[55] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[54] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[53] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[52] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[51] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[50] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[49] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[48] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[47] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[46] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[45] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[44] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[43] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[42] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[41] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[40] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[39] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[38] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[37] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[36] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[35] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[34] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[33] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[32] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[31] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[30] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[29] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[28] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[27] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[26] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[25] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[24] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[23] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[22] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[21] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[20] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[19] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[18] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[17] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[16] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[15] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[14] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[13] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[12] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[11] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[10] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[9] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[8] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[7] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[6] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[5] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[4] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[3] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[2] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[1] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[0] driven by constant 1
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[63] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[62] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[61] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[60] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[59] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[58] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[57] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[56] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[55] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[54] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[53] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[52] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[51] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[50] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[49] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[48] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[47] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[46] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[45] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[44] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[43] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[42] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[41] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[40] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[39] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[38] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[37] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[36] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[35] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[34] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[33] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[32] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[31] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[30] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[29] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[28] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[27] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[26] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[25] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[24] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[23] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[22] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[21] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[20] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[19] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[18] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[17] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[16] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[15] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[14] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[13] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[12] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[11] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[10] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[9] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[8] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[7] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[6] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[5] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[4] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[3] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[2] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[1] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[0] in module Jacobi1D is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3727.152 ; gain = 414.699 ; free physical = 64841 ; free virtual = 94673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3744.965 ; gain = 432.512 ; free physical = 64808 ; free virtual = 94640
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3744.965 ; gain = 432.512 ; free physical = 64807 ; free virtual = 94639
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3744.965 ; gain = 0.000 ; free physical = 63930 ; free virtual = 93763
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[1].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[1].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[1].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[1].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[2].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[2].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[2].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[2].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[3].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[3].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[3].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[3].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[4].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[4].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[4].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[4].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[5].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[5].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[5].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[5].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[6].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[6].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[6].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[6].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[7].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[7].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[7].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[7].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[8].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[8].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[8].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[8].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[9].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[9].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[9].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[9].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[10].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[10].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[10].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[10].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[11].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[11].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[11].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[11].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[12].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[12].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[12].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[12].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[13].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[13].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[13].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[13].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[14].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[14].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[14].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[14].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[15].I_ALU/SumAB'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[15].I_ALU/SumAB'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[15].I_ALU/SumABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPSum/FPSum/FPSum_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[15].I_ALU/SumABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[1].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[1].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[2].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[2].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[3].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[3].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[4].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[4].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[5].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[5].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[6].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[6].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[7].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[7].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[8].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[8].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[9].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[9].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[10].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[10].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[11].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[11].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[12].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[12].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[13].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[13].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[14].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[14].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[15].I_ALU/MulKABC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/FPMul/FPMul/FPMul_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[15].I_ALU/MulKABC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[0].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[1].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[1].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[2].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[2].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[3].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[3].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[4].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[4].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[5].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[5].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[6].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[6].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[7].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[7].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[8].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[8].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[9].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[9].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[10].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[10].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[11].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[11].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[12].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[12].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[13].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[13].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[14].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[14].I_ALU/HoldC'
Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[15].I_ALU/HoldC'
Finished Parsing XDC File [/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.gen/sources_1/ip/SR32Lat7/SR32Lat7/SR32Lat7_in_context.xdc] for cell 'I_BlockALU/gen_ALU_I[15].I_ALU/HoldC'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3884.746 ; gain = 0.000 ; free physical = 60730 ; free virtual = 90564
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3884.746 ; gain = 0.000 ; free physical = 60700 ; free virtual = 90533
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3884.746 ; gain = 572.293 ; free physical = 63009 ; free virtual = 92834
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3884.746 ; gain = 572.293 ; free physical = 63029 ; free virtual = 92854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[0].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[1].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[2].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[3].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[4].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[5].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[6].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[7].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[8].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[9].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[10].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[11].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[12].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[13].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[14].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[15].I_ALU /SumAB. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[0].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[1].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[2].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[3].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[4].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[5].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[6].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[7].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[8].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[9].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[10].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[11].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[12].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[13].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[14].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[15].I_ALU /SumABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[0].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[1].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[2].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[3].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[4].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[5].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[6].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[7].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[8].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[9].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[10].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[11].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[12].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[13].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[14].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[15].I_ALU /MulKABC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[0].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[1].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[2].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[3].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[4].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[5].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[6].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[7].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[8].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[9].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[10].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[11].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[12].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[13].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[14].I_ALU /HoldC. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for I_BlockALU/\gen_ALU_I[15].I_ALU /HoldC. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3884.746 ; gain = 572.293 ; free physical = 62945 ; free virtual = 92770
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Collector'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Queue'
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Sink'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              StateReset |                             0001 |                              001
       StateCollectRight |                             0010 |                              010
        StateCollectLeft |                             0100 |                              100
               StateIdle |                             1000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'Collector'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              StateReset |                               00 |                              001
       StateComputeInput |                               01 |                              010
               StateIdle |                               10 |                              000
              StateShift |                               11 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Queue'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              StateReset |                             0001 |                              001
          StateSinkRight |                             0010 |                              010
           StateSinkLeft |                             0100 |                              100
               StateIdle |                             1000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'Sink'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 3884.746 ; gain = 572.293 ; free physical = 63132 ; free virtual = 92958
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	             3072 Bit    Registers := 1     
	             1088 Bit    Registers := 1     
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input 3072 Bit        Muxes := 1     
	   4 Input 3072 Bit        Muxes := 2     
	   4 Input 1088 Bit        Muxes := 1     
	   4 Input 1024 Bit        Muxes := 2     
	   2 Input 1024 Bit        Muxes := 5     
	   2 Input  576 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 30    
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[63] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[62] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[61] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[60] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[59] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[58] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[57] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[56] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[55] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[54] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[53] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[52] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[51] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[50] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[49] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[48] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[47] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[46] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[45] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[44] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[43] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[42] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[41] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[40] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[39] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[38] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[37] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[36] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[35] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[34] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[33] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[32] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[31] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[30] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[29] driven by constant 1
WARNING: [Synth 8-3917] design Jacobi1D has port M_AXIS_TKEEP[28] driven by constant 1
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[63] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[62] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[61] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[60] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[59] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[58] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[57] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[56] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[55] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[54] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[53] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[52] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[51] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[50] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[49] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[48] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[47] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[46] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[45] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[44] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[43] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[42] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[41] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[40] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[39] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[38] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[37] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[36] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[35] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[34] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[33] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[32] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[31] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[30] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[29] in module Jacobi1D is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_TKEEP[28] in module Jacobi1D is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 3884.746 ; gain = 572.293 ; free physical = 65768 ; free virtual = 95610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 4179.652 ; gain = 867.199 ; free physical = 64334 ; free virtual = 94176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 4189.652 ; gain = 877.199 ; free physical = 65795 ; free virtual = 95637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:44 . Memory (MB): peak = 4224.691 ; gain = 912.238 ; free physical = 65627 ; free virtual = 95470
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 4237.566 ; gain = 925.113 ; free physical = 66691 ; free virtual = 96524
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 4237.566 ; gain = 925.113 ; free physical = 66682 ; free virtual = 96515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 4237.566 ; gain = 925.113 ; free physical = 66597 ; free virtual = 96430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 4237.566 ; gain = 925.113 ; free physical = 66597 ; free virtual = 96430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 4237.566 ; gain = 925.113 ; free physical = 66913 ; free virtual = 96741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 4237.566 ; gain = 925.113 ; free physical = 66995 ; free virtual = 96823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |FPSum         |        32|
|2     |SR32Lat7      |        16|
|3     |FPMul         |        16|
+------+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |FPMul    |    16|
|17    |FPSum    |    32|
|49    |SR32Lat7 |    16|
|65    |BUFG     |     1|
|66    |LUT2     |    92|
|67    |LUT3     |    44|
|68    |LUT4     |   583|
|69    |LUT5     |  3091|
|70    |LUT6     |  1035|
|71    |FDRE     |  5316|
|72    |FDSE     |     2|
|73    |IBUF     |   517|
|74    |OBUF     |   579|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 4237.566 ; gain = 925.113 ; free physical = 67021 ; free virtual = 96849
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 129 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 4237.566 ; gain = 785.332 ; free physical = 67204 ; free virtual = 97032
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:52 . Memory (MB): peak = 4237.574 ; gain = 925.113 ; free physical = 67216 ; free virtual = 97044
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4249.535 ; gain = 0.000 ; free physical = 71411 ; free virtual = 101239
INFO: [Netlist 29-17] Analyzing 518 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4324.871 ; gain = 0.000 ; free physical = 68812 ; free virtual = 98640
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 518 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 517 instances

Synth Design complete, checksum: ecee784a
INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 201 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 4324.871 ; gain = 1388.750 ; free physical = 68730 ; free virtual = 98558
INFO: [Common 17-1381] The checkpoint '/home/pedro.rosso/stencil/stencil/Jacobi1D/Jacobi1D.runs/synth_1/Jacobi1D.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Jacobi1D_utilization_synth.rpt -pb Jacobi1D_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 23 11:38:45 2025...
