Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jan 28 17:20:56 2026
| Host         : WycheSurfacePro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab1_timing_summary_routed.rpt -pb lab1_timing_summary_routed.pb -rpx lab1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab1
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       24          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (68)
5. checking no_input_delay (7)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (68)
-------------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.065        0.000                      0                  146        0.121        0.000                      0                  146        3.000        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0                                  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0                                  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0                                  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                       28.249        0.000                      0                   87        0.121        0.000                      0                   87       19.500        0.000                       0                    67  
  clk_out2_clk_wiz_0                                        4.065        0.000                      0                   53        0.218        0.000                      0                   53        3.500        0.000                       0                    46  
  clkfbout_clk_wiz_0                                                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out2_clk_wiz_0        4.912        0.000                      0                   30        0.172        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
  To Clock:  inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.249ns  (required time - arrival time)
  Source:                 inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.666ns  (logic 3.426ns (29.368%)  route 8.240ns (70.632%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.825    -2.469    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X160Y134       FDRE                                         r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/Q
                         net (fo=57, routed)          2.278     0.228    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/Q[2]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.299     0.527 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     1.000    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X159Y128       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.398 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.580     2.216    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X157Y129       LUT2 (Prop_lut2_I0_O)        0.302     2.518 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.518    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X157Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.765 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.777     3.542    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.299     3.841 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.841    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_13_0[0]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.265 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=2, routed)           0.882     5.147    inst_video/Inst_vga/inst_color_mapper/processQ_reg[1]_0[1]
    SLICE_X162Y128       LUT6 (Prop_lut6_I4_O)        0.303     5.450 f  inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.425     5.874    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_5_1
    SLICE_X162Y129       LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.483     6.481    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3_2
    SLICE_X159Y134       LUT6 (Prop_lut6_I3_O)        0.124     6.605 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5/O
                         net (fo=4, routed)           1.168     7.773    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I3_O)        0.124     7.897 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          1.175     9.073    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X160Y140       LUT6 (Prop_lut6_I4_O)        0.124     9.197 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.197    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    37.014    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.497    37.511    
                         clock uncertainty           -0.095    37.417    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.029    37.446    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         37.446    
                         arrival time                          -9.197    
  -------------------------------------------------------------------
                         slack                                 28.249    

Slack (MET) :             28.335ns  (required time - arrival time)
  Source:                 inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.610ns  (logic 3.662ns (31.540%)  route 7.948ns (68.460%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 37.011 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.825    -2.469    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X160Y134       FDRE                                         r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/Q
                         net (fo=57, routed)          2.278     0.228    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/Q[2]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.299     0.527 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     1.000    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X159Y128       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.398 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.580     2.216    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X157Y129       LUT2 (Prop_lut2_I0_O)        0.302     2.518 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.518    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X157Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.765 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.777     3.542    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.299     3.841 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.841    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_13_0[0]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.265 f  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=2, routed)           0.882     5.147    inst_video/Inst_vga/inst_color_mapper/processQ_reg[1]_0[1]
    SLICE_X162Y128       LUT6 (Prop_lut6_I4_O)        0.303     5.450 r  inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.425     5.874    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_5_1
    SLICE_X162Y129       LUT4 (Prop_lut4_I3_O)        0.124     5.998 f  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.483     6.481    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3_2
    SLICE_X159Y134       LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5/O
                         net (fo=4, routed)           1.168     7.773    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I3_O)        0.152     7.925 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_2/O
                         net (fo=6, routed)           0.884     8.810    inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I2_O)        0.332     9.142 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000     9.142    inst_video/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X158Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.708    37.011    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.494    
                         clock uncertainty           -0.095    37.400    
    SLICE_X158Y138       FDRE (Setup_fdre_C_D)        0.077    37.477    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.477    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                 28.335    

Slack (MET) :             28.345ns  (required time - arrival time)
  Source:                 inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 3.426ns (29.655%)  route 8.127ns (70.345%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns = ( 37.012 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.825    -2.469    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X160Y134       FDRE                                         r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/Q
                         net (fo=57, routed)          2.278     0.228    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/Q[2]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.299     0.527 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     1.000    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X159Y128       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.398 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.580     2.216    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X157Y129       LUT2 (Prop_lut2_I0_O)        0.302     2.518 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.518    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X157Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.765 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.777     3.542    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.299     3.841 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.841    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_13_0[0]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.265 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=2, routed)           0.882     5.147    inst_video/Inst_vga/inst_color_mapper/processQ_reg[1]_0[1]
    SLICE_X162Y128       LUT6 (Prop_lut6_I4_O)        0.303     5.450 f  inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.425     5.874    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_5_1
    SLICE_X162Y129       LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.483     6.481    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3_2
    SLICE_X159Y134       LUT6 (Prop_lut6_I3_O)        0.124     6.605 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5/O
                         net (fo=4, routed)           1.168     7.773    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I3_O)        0.124     7.897 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          1.063     8.960    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X159Y140       LUT5 (Prop_lut5_I1_O)        0.124     9.084 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.084    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0_n_0
    SLICE_X159Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.709    37.012    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.483    37.495    
                         clock uncertainty           -0.095    37.401    
    SLICE_X159Y140       FDRE (Setup_fdre_C_D)        0.029    37.430    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         37.430    
                         arrival time                          -9.084    
  -------------------------------------------------------------------
                         slack                                 28.345    

Slack (MET) :             28.400ns  (required time - arrival time)
  Source:                 inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.517ns  (logic 3.426ns (29.748%)  route 8.091ns (70.252%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.825    -2.469    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X160Y134       FDRE                                         r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/Q
                         net (fo=57, routed)          2.278     0.228    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/Q[2]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.299     0.527 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     1.000    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X159Y128       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.398 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.580     2.216    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X157Y129       LUT2 (Prop_lut2_I0_O)        0.302     2.518 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.518    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X157Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.765 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.777     3.542    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.299     3.841 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.841    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_13_0[0]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.265 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=2, routed)           0.882     5.147    inst_video/Inst_vga/inst_color_mapper/processQ_reg[1]_0[1]
    SLICE_X162Y128       LUT6 (Prop_lut6_I4_O)        0.303     5.450 f  inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.425     5.874    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_5_1
    SLICE_X162Y129       LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.483     6.481    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3_2
    SLICE_X159Y134       LUT6 (Prop_lut6_I3_O)        0.124     6.605 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5/O
                         net (fo=4, routed)           1.168     7.773    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I3_O)        0.124     7.897 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          1.026     8.924    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X161Y139       LUT6 (Prop_lut6_I5_O)        0.124     9.048 r  inst_video/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     9.048    inst_video/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    37.014    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C
                         clock pessimism              0.497    37.511    
                         clock uncertainty           -0.095    37.417    
    SLICE_X161Y139       FDRE (Setup_fdre_C_D)        0.031    37.448    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]
  -------------------------------------------------------------------
                         required time                         37.448    
                         arrival time                          -9.048    
  -------------------------------------------------------------------
                         slack                                 28.400    

Slack (MET) :             28.407ns  (required time - arrival time)
  Source:                 inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.509ns  (logic 3.426ns (29.767%)  route 8.083ns (70.233%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.825    -2.469    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X160Y134       FDRE                                         r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/Q
                         net (fo=57, routed)          2.278     0.228    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/Q[2]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.299     0.527 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     1.000    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X159Y128       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.398 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.580     2.216    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X157Y129       LUT2 (Prop_lut2_I0_O)        0.302     2.518 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.518    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X157Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.765 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.777     3.542    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.299     3.841 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.841    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_13_0[0]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.265 f  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=2, routed)           0.882     5.147    inst_video/Inst_vga/inst_color_mapper/processQ_reg[1]_0[1]
    SLICE_X162Y128       LUT6 (Prop_lut6_I4_O)        0.303     5.450 r  inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.425     5.874    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_5_1
    SLICE_X162Y129       LUT4 (Prop_lut4_I3_O)        0.124     5.998 f  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.483     6.481    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3_2
    SLICE_X159Y134       LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5/O
                         net (fo=4, routed)           1.168     7.773    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I3_O)        0.124     7.897 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          1.019     8.916    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I3_O)        0.124     9.040 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000     9.040    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[3]
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    37.014    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                         clock pessimism              0.497    37.511    
                         clock uncertainty           -0.095    37.417    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.031    37.448    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]
  -------------------------------------------------------------------
                         required time                         37.448    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                 28.407    

Slack (MET) :             28.408ns  (required time - arrival time)
  Source:                 inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.507ns  (logic 3.426ns (29.774%)  route 8.081ns (70.226%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.825    -2.469    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X160Y134       FDRE                                         r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/Q
                         net (fo=57, routed)          2.278     0.228    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/Q[2]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.299     0.527 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     1.000    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X159Y128       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.398 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.580     2.216    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X157Y129       LUT2 (Prop_lut2_I0_O)        0.302     2.518 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.518    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X157Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.765 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.777     3.542    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.299     3.841 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.841    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_13_0[0]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.265 f  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=2, routed)           0.882     5.147    inst_video/Inst_vga/inst_color_mapper/processQ_reg[1]_0[1]
    SLICE_X162Y128       LUT6 (Prop_lut6_I4_O)        0.303     5.450 r  inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.425     5.874    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_5_1
    SLICE_X162Y129       LUT4 (Prop_lut4_I3_O)        0.124     5.998 f  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.483     6.481    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3_2
    SLICE_X159Y134       LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5/O
                         net (fo=4, routed)           1.168     7.773    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I3_O)        0.124     7.897 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          1.016     8.914    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I3_O)        0.124     9.038 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000     9.038    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    37.014    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C
                         clock pessimism              0.497    37.511    
                         clock uncertainty           -0.095    37.417    
    SLICE_X160Y139       FDRE (Setup_fdre_C_D)        0.029    37.446    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]
  -------------------------------------------------------------------
                         required time                         37.446    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                 28.408    

Slack (MET) :             28.474ns  (required time - arrival time)
  Source:                 inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.443ns  (logic 3.426ns (29.941%)  route 8.017ns (70.059%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.825    -2.469    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X160Y134       FDRE                                         r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/Q
                         net (fo=57, routed)          2.278     0.228    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/Q[2]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.299     0.527 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     1.000    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X159Y128       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.398 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.580     2.216    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X157Y129       LUT2 (Prop_lut2_I0_O)        0.302     2.518 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.518    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X157Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.765 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.777     3.542    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.299     3.841 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.841    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_13_0[0]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.265 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=2, routed)           0.882     5.147    inst_video/Inst_vga/inst_color_mapper/processQ_reg[1]_0[1]
    SLICE_X162Y128       LUT6 (Prop_lut6_I4_O)        0.303     5.450 f  inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.425     5.874    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_5_1
    SLICE_X162Y129       LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.483     6.481    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3_2
    SLICE_X159Y134       LUT6 (Prop_lut6_I3_O)        0.124     6.605 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5/O
                         net (fo=4, routed)           1.168     7.773    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I3_O)        0.124     7.897 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          0.952     8.850    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X160Y140       LUT6 (Prop_lut6_I5_O)        0.124     8.974 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.974    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    37.014    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.497    37.511    
                         clock uncertainty           -0.095    37.417    
    SLICE_X160Y140       FDRE (Setup_fdre_C_D)        0.031    37.448    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.448    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                 28.474    

Slack (MET) :             28.502ns  (required time - arrival time)
  Source:                 inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.479ns  (logic 3.635ns (31.667%)  route 7.844ns (68.333%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.825    -2.469    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X160Y134       FDRE                                         r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/Q
                         net (fo=57, routed)          2.278     0.228    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/Q[2]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.299     0.527 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     1.000    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X159Y128       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.398 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.580     2.216    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X157Y129       LUT2 (Prop_lut2_I0_O)        0.302     2.518 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.518    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X157Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.765 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.777     3.542    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.299     3.841 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.841    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_13_0[0]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.265 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=2, routed)           0.882     5.147    inst_video/Inst_vga/inst_color_mapper/processQ_reg[1]_0[1]
    SLICE_X162Y128       LUT6 (Prop_lut6_I4_O)        0.303     5.450 f  inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.425     5.874    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_5_1
    SLICE_X162Y129       LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.483     6.481    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3_2
    SLICE_X159Y134       LUT6 (Prop_lut6_I3_O)        0.124     6.605 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5/O
                         net (fo=4, routed)           1.168     7.773    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I3_O)        0.124     7.897 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          0.780     8.677    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]_0
    SLICE_X158Y137       LUT3 (Prop_lut3_I1_O)        0.124     8.801 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.000     8.801    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_1
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I0_O)      0.209     9.010 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.010    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_i_1_n_0
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.707    37.010    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X158Y137       FDRE (Setup_fdre_C_D)        0.113    37.512    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         37.512    
                         arrival time                          -9.010    
  -------------------------------------------------------------------
                         slack                                 28.502    

Slack (MET) :             28.593ns  (required time - arrival time)
  Source:                 inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.353ns  (logic 3.662ns (32.256%)  route 7.691ns (67.744%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns = ( 37.010 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.825    -2.469    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X160Y134       FDRE                                         r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/Q
                         net (fo=57, routed)          2.278     0.228    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/Q[2]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.299     0.527 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     1.000    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X159Y128       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.398 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.580     2.216    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X157Y129       LUT2 (Prop_lut2_I0_O)        0.302     2.518 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.518    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X157Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.765 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.777     3.542    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.299     3.841 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.841    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_13_0[0]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.265 f  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=2, routed)           0.882     5.147    inst_video/Inst_vga/inst_color_mapper/processQ_reg[1]_0[1]
    SLICE_X162Y128       LUT6 (Prop_lut6_I4_O)        0.303     5.450 r  inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.425     5.874    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_5_1
    SLICE_X162Y129       LUT4 (Prop_lut4_I3_O)        0.124     5.998 f  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.483     6.481    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3_2
    SLICE_X159Y134       LUT6 (Prop_lut6_I3_O)        0.124     6.605 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5/O
                         net (fo=4, routed)           1.168     7.773    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I3_O)        0.152     7.925 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_2/O
                         net (fo=6, routed)           0.627     8.552    inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I3_O)        0.332     8.884 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000     8.884    inst_video/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.707    37.010    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.483    37.493    
                         clock uncertainty           -0.095    37.399    
    SLICE_X158Y137       FDRE (Setup_fdre_C_D)        0.079    37.478    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         37.478    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                 28.593    

Slack (MET) :             28.631ns  (required time - arrival time)
  Source:                 inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.284ns  (logic 3.426ns (30.363%)  route 7.858ns (69.637%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 37.014 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.469ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.825    -2.469    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/CLK
    SLICE_X160Y134       FDRE                                         r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y134       FDRE (Prop_fdre_C_Q)         0.419    -2.050 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/processQ_reg[2]/Q
                         net (fo=57, routed)          2.278     0.228    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/Q[2]
    SLICE_X158Y127       LUT6 (Prop_lut6_I4_O)        0.299     0.527 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1_carry__0_i_2/O
                         net (fo=1, routed)           0.472     1.000    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry_i_4_0[2]
    SLICE_X159Y128       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     1.398 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.398    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__0_n_0
    SLICE_X159Y129       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.637 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1_carry__1/O[2]
                         net (fo=3, routed)           0.580     2.216    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry[2]
    SLICE_X157Y129       LUT2 (Prop_lut2_I0_O)        0.302     2.518 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__23_carry_i_4/O
                         net (fo=1, routed)           0.000     2.518    inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0_i_5_0[0]
    SLICE_X157Y129       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     2.765 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__23_carry/O[0]
                         net (fo=1, routed)           0.777     3.542    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0[0]
    SLICE_X161Y129       LUT4 (Prop_lut4_I3_O)        0.299     3.841 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/is_horizontal_gridline1__29_carry__0_i_5/O
                         net (fo=1, routed)           0.000     3.841    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_13_0[0]
    SLICE_X161Y129       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     4.265 r  inst_video/Inst_vga/inst_color_mapper/is_horizontal_gridline1__29_carry__0/O[1]
                         net (fo=2, routed)           0.882     5.147    inst_video/Inst_vga/inst_color_mapper/processQ_reg[1]_0[1]
    SLICE_X162Y128       LUT6 (Prop_lut6_I4_O)        0.303     5.450 f  inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_33/O
                         net (fo=1, routed)           0.425     5.874    inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_5_1
    SLICE_X162Y129       LUT4 (Prop_lut4_I3_O)        0.124     5.998 r  inst_video/Inst_vga/inst_vga_signal_gen/v_counter/dc_bias[3]_i_13/O
                         net (fo=1, routed)           0.483     6.481    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3_2
    SLICE_X159Y134       LUT6 (Prop_lut6_I3_O)        0.124     6.605 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5/O
                         net (fo=4, routed)           1.168     7.773    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_5_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I3_O)        0.124     7.897 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          0.793     8.691    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]_0
    SLICE_X161Y139       LUT6 (Prop_lut6_I5_O)        0.124     8.815 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/encoded[0]_i_1/O
                         net (fo=1, routed)           0.000     8.815    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[0]
    SLICE_X161Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                   IBUF                         0.000    40.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    41.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    33.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    35.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    37.014    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                         clock pessimism              0.497    37.511    
                         clock uncertainty           -0.095    37.417    
    SLICE_X161Y139       FDRE (Setup_fdre_C_D)        0.029    37.446    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]
  -------------------------------------------------------------------
                         required time                         37.446    
                         arrival time                          -8.815    
  -------------------------------------------------------------------
                         slack                                 28.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/latched_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.327ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.645    -0.898    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.701    inst_video/inst_dvid/TDMS_encoder_green_n_3
    SLICE_X159Y138       FDRE                                         r  inst_video/inst_dvid/latched_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.918    -1.327    inst_video/inst_dvid/CLK
    SLICE_X159Y138       FDRE                                         r  inst_video/inst_dvid/latched_green_reg[9]/C
                         clock pessimism              0.429    -0.898    
    SLICE_X159Y138       FDRE (Hold_fdre_C_D)         0.076    -0.822    inst_video/inst_dvid/latched_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.822    
                         arrival time                          -0.701    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[8]/Q
                         net (fo=1, routed)           0.058    -0.698    inst_video/inst_dvid/TDMS_encoder_green_n_4
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    inst_video/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/latched_green_reg[8]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.071    -0.826    inst_video/inst_dvid/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.826    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/latched_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    inst_video/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y136       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.638    inst_video/inst_dvid/TDMS_encoder_red_n_4
    SLICE_X160Y135       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.916    -1.329    inst_video/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[0]/C
                         clock pessimism              0.445    -0.884    
    SLICE_X160Y135       FDRE (Hold_fdre_C_D)         0.075    -0.809    inst_video/inst_dvid/latched_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.809    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.621%)  route 0.122ns (46.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    inst_video/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[8]/Q
                         net (fo=1, routed)           0.122    -0.634    inst_video/inst_dvid/TDMS_encoder_red_n_2
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    inst_video/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[8]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.072    -0.825    inst_video/inst_dvid/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.825    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.317%)  route 0.151ns (51.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/Q
                         net (fo=1, routed)           0.151    -0.605    inst_video/inst_dvid/TDMS_encoder_blue_n_4
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    inst_video/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/latched_blue_reg[4]/C
                         clock pessimism              0.445    -0.881    
    SLICE_X160Y138       FDRE (Hold_fdre_C_D)         0.070    -0.811    inst_video/inst_dvid/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.811    
                         arrival time                          -0.605    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.903%)  route 0.159ns (46.097%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.325ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/Q
                         net (fo=5, routed)           0.159    -0.597    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg_n_0_[1]
    SLICE_X160Y140       LUT6 (Prop_lut6_I1_O)        0.045    -0.552 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.552    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.920    -1.325    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.468    -0.857    
    SLICE_X160Y140       FDRE (Hold_fdre_C_D)         0.092    -0.765    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                          0.765    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.461%)  route 0.176ns (55.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y139       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[0]/Q
                         net (fo=1, routed)           0.176    -0.580    inst_video/inst_dvid/TDMS_encoder_blue_n_7
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    inst_video/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/latched_blue_reg[0]/C
                         clock pessimism              0.442    -0.884    
    SLICE_X160Y139       FDRE (Hold_fdre_C_D)         0.075    -0.809    inst_video/inst_dvid/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.809    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.027%)  route 0.157ns (42.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.645    -0.898    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y138       FDRE (Prop_fdre_C_Q)         0.164    -0.734 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/Q
                         net (fo=6, routed)           0.157    -0.576    inst_video/inst_dvid/TDMS_encoder_green/Q[0]
    SLICE_X158Y137       LUT6 (Prop_lut6_I0_O)        0.045    -0.531 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.531    inst_video/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.916    -1.329    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C
                         clock pessimism              0.445    -0.884    
    SLICE_X158Y137       FDRE (Hold_fdre_C_D)         0.121    -0.763    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                          0.763    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.158%)  route 0.178ns (48.842%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    -0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.647    -0.896    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y140       FDRE (Prop_fdre_C_Q)         0.141    -0.755 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/Q
                         net (fo=10, routed)          0.178    -0.577    inst_video/inst_dvid/TDMS_encoder_blue/Q[0]
    SLICE_X159Y140       LUT5 (Prop_lut5_I4_O)        0.045    -0.532 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.532    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0_n_0
    SLICE_X159Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism              0.468    -0.858    
    SLICE_X159Y140       FDRE (Hold_fdre_C_D)         0.091    -0.767    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                          0.767    
                         arrival time                          -0.532    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/latched_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    inst_video/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y136       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[2]/Q
                         net (fo=1, routed)           0.119    -0.651    inst_video/inst_dvid/TDMS_encoder_red_n_3
    SLICE_X160Y136       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.916    -1.329    inst_video/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[2]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X160Y136       FDRE (Hold_fdre_C_D)         0.012    -0.887    inst_video/inst_dvid/latched_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.887    
                         arrival time                          -0.651    
  -------------------------------------------------------------------
                         slack                                  0.235    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y136   inst_video/Inst_vga/inst_vga_signal_gen/h_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y134   inst_video/Inst_vga/inst_vga_signal_gen/h_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y136   inst_video/Inst_vga/inst_vga_signal_gen/v_blank_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X160Y135   inst_video/Inst_vga/inst_vga_signal_gen/v_sync_is_low_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X154Y132   inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X157Y131   inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X158Y134   inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X155Y135   inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y136   inst_video/Inst_vga/inst_vga_signal_gen/h_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y136   inst_video/Inst_vga/inst_vga_signal_gen/h_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y134   inst_video/Inst_vga/inst_vga_signal_gen/h_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y134   inst_video/Inst_vga/inst_vga_signal_gen/h_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y136   inst_video/Inst_vga/inst_vga_signal_gen/v_blank_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y136   inst_video/Inst_vga/inst_vga_signal_gen/v_blank_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y135   inst_video/Inst_vga/inst_vga_signal_gen/v_sync_is_low_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y135   inst_video/Inst_vga/inst_vga_signal_gen/v_sync_is_low_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y132   inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y132   inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y136   inst_video/Inst_vga/inst_vga_signal_gen/h_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y136   inst_video/Inst_vga/inst_vga_signal_gen/h_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y134   inst_video/Inst_vga/inst_vga_signal_gen/h_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X157Y134   inst_video/Inst_vga/inst_vga_signal_gen/h_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y136   inst_video/Inst_vga/inst_vga_signal_gen/v_blank_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X158Y136   inst_video/Inst_vga/inst_vga_signal_gen/v_blank_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y135   inst_video/Inst_vga/inst_vga_signal_gen/v_sync_is_low_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X160Y135   inst_video/Inst_vga/inst_vga_signal_gen/v_sync_is_low_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y132   inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X154Y132   inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.890ns (26.906%)  route 2.418ns (73.094%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  inst_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    inst_video/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 f  inst_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    inst_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 f  inst_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.773     0.194    inst_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     0.318 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.529     0.847    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.912    inst_video/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.890ns (26.906%)  route 2.418ns (73.094%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  inst_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    inst_video/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 f  inst_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    inst_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 f  inst_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.773     0.194    inst_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     0.318 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.529     0.847    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.912    inst_video/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.890ns (26.906%)  route 2.418ns (73.094%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  inst_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    inst_video/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 f  inst_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    inst_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 f  inst_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.773     0.194    inst_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     0.318 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.529     0.847    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.912    inst_video/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.890ns (26.906%)  route 2.418ns (73.094%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  inst_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    inst_video/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 f  inst_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    inst_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 f  inst_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.773     0.194    inst_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     0.318 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.529     0.847    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.912    inst_video/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.065ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.308ns  (logic 0.890ns (26.906%)  route 2.418ns (73.094%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 r  inst_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    inst_video/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 f  inst_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    inst_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 f  inst_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          0.773     0.194    inst_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X162Y135       LUT2 (Prop_lut2_I1_O)        0.124     0.318 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.529     0.847    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.497     5.508    
                         clock uncertainty           -0.072     5.436    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.912    inst_video/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.912    
                         arrival time                          -0.847    
  -------------------------------------------------------------------
                         slack                                  4.065    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.766ns (24.666%)  route 2.340ns (75.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  inst_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    inst_video/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 r  inst_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    inst_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 r  inst_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.224     0.645    inst_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    inst_video/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[8]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429     5.009    inst_video/inst_dvid/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                          5.009    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.766ns (24.666%)  route 2.340ns (75.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  inst_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    inst_video/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 r  inst_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    inst_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 r  inst_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.224     0.645    inst_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    inst_video/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[9]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429     5.009    inst_video/inst_dvid/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                          5.009    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.766ns (24.666%)  route 2.340ns (75.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  inst_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    inst_video/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 r  inst_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    inst_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 r  inst_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.224     0.645    inst_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    inst_video/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429     5.009    inst_video/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          5.009    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.766ns (24.666%)  route 2.340ns (75.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  inst_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    inst_video/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 r  inst_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    inst_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 r  inst_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.224     0.645    inst_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    inst_video/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[9]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429     5.009    inst_video/inst_dvid/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          5.009    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.106ns  (logic 0.766ns (24.666%)  route 2.340ns (75.334%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns = ( 5.013 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.461ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.833    -2.461    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.518    -1.943 f  inst_video/inst_dvid/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.690    -1.252    inst_video/inst_dvid/shift_clock[0]
    SLICE_X163Y148       LUT6 (Prop_lut6_I5_O)        0.124    -1.128 r  inst_video/inst_dvid/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.425    -0.703    inst_video/inst_dvid/shift_red[9]_i_2_n_0
    SLICE_X162Y148       LUT5 (Prop_lut5_I0_O)        0.124    -0.579 r  inst_video/inst_dvid/shift_red[9]_i_1/O
                         net (fo=31, routed)          1.224     0.645    inst_video/inst_dvid/shift_red[9]_i_1_n_0
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.710     5.013    inst_video/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.497     5.510    
                         clock uncertainty           -0.072     5.438    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429     5.009    inst_video/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          5.009    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  4.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.930%)  route 0.153ns (52.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    inst_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  inst_video/inst_dvid/shift_clock_reg[4]/Q
                         net (fo=2, routed)           0.153    -0.600    inst_video/inst_dvid/shift_clock_reg_n_0_[4]
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[2]/C
                         clock pessimism              0.442    -0.881    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.063    -0.818    inst_video/inst_dvid/shift_clock_reg[2]
  -------------------------------------------------------------------
                         required time                          0.818    
                         arrival time                          -0.600    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/shift_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.187ns (50.111%)  route 0.186ns (49.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.897    inst_video/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  inst_video/inst_dvid/shift_blue_reg[8]/Q
                         net (fo=1, routed)           0.186    -0.570    inst_video/inst_dvid/shift_blue[8]
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.046    -0.524 r  inst_video/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.524    inst_video/inst_dvid/shift_blue_0[6]
    SLICE_X162Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    inst_video/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.445    -0.881    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131    -0.750    inst_video/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.524    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.232%)  route 0.128ns (43.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  inst_video/inst_dvid/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.128    -0.602    inst_video/inst_dvid/shift_clock_reg_n_0_[2]
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[0]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.059    -0.835    inst_video/inst_dvid/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                          0.835    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_clock_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.162%)  route 0.123ns (42.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y148       FDRE (Prop_fdre_C_Q)         0.164    -0.730 r  inst_video/inst_dvid/shift_clock_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.607    inst_video/inst_dvid/shift_clock_reg_n_0_[3]
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    inst_video/inst_dvid/clk_out2
    SLICE_X162Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[1]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X162Y148       FDRE (Hold_fdre_C_D)         0.052    -0.842    inst_video/inst_dvid/shift_clock_reg[1]
  -------------------------------------------------------------------
                         required time                          0.842    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.314%)  route 0.191ns (50.686%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.645    -0.898    inst_video/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.757 r  inst_video/inst_dvid/shift_green_reg[6]/Q
                         net (fo=1, routed)           0.191    -0.566    inst_video/inst_dvid/shift_green[6]
    SLICE_X161Y137       LUT3 (Prop_lut3_I0_O)        0.045    -0.521 r  inst_video/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.521    inst_video/inst_dvid/shift_green_1[4]
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    inst_video/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.430    -0.898    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.107    -0.791    inst_video/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.791    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.183ns (46.309%)  route 0.212ns (53.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.897    inst_video/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  inst_video/inst_dvid/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.212    -0.544    inst_video/inst_dvid/shift_green[9]
    SLICE_X161Y137       LUT3 (Prop_lut3_I0_O)        0.042    -0.502 r  inst_video/inst_dvid/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.502    inst_video/inst_dvid/shift_green_1[7]
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    inst_video/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[7]/C
                         clock pessimism              0.445    -0.883    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.107    -0.776    inst_video/inst_dvid/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.502    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/shift_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.211ns (51.416%)  route 0.199ns (48.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.646    -0.897    inst_video/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y139       FDRE (Prop_fdre_C_Q)         0.164    -0.733 r  inst_video/inst_dvid/shift_blue_reg[5]/Q
                         net (fo=1, routed)           0.199    -0.533    inst_video/inst_dvid/shift_blue[5]
    SLICE_X162Y139       LUT3 (Prop_lut3_I0_O)        0.047    -0.486 r  inst_video/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.486    inst_video/inst_dvid/shift_blue_0[3]
    SLICE_X162Y139       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    inst_video/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.429    -0.897    
    SLICE_X162Y139       FDRE (Hold_fdre_C_D)         0.131    -0.766    inst_video/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.766    
                         arrival time                          -0.486    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.227ns (60.919%)  route 0.146ns (39.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    inst_video/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  inst_video/inst_dvid/shift_red_reg[4]/Q
                         net (fo=1, routed)           0.146    -0.625    inst_video/inst_dvid/data1[2]
    SLICE_X161Y136       LUT3 (Prop_lut3_I0_O)        0.099    -0.526 r  inst_video/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.526    inst_video/inst_dvid/shift_red[2]
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    inst_video/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.091    -0.808    inst_video/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/shift_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.185ns (45.780%)  route 0.219ns (54.220%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.430ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.644    -0.899    inst_video/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  inst_video/inst_dvid/shift_red_reg[6]/Q
                         net (fo=1, routed)           0.219    -0.539    inst_video/inst_dvid/data1[4]
    SLICE_X161Y136       LUT3 (Prop_lut3_I0_O)        0.044    -0.495 r  inst_video/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.495    inst_video/inst_dvid/shift_red[4]
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    inst_video/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.430    -0.899    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.107    -0.792    inst_video/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            inst_video/inst_dvid/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.718%)  route 0.205ns (59.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.323ns
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.649    -0.894    inst_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y148       FDRE (Prop_fdre_C_Q)         0.141    -0.753 r  inst_video/inst_dvid/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.205    -0.548    inst_video/inst_dvid/shift_clock_reg_n_0_[7]
    SLICE_X163Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.922    -1.323    inst_video/inst_dvid/clk_out2
    SLICE_X163Y148       FDRE                                         r  inst_video/inst_dvid/shift_clock_reg[5]/C
                         clock pessimism              0.429    -0.894    
    SLICE_X163Y148       FDRE (Hold_fdre_C_D)         0.047    -0.847    inst_video/inst_dvid/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                          0.847    
                         arrival time                          -0.548    
  -------------------------------------------------------------------
                         slack                                  0.299    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y140    inst_video/inst_dvid/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y148    inst_video/inst_dvid/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y136    inst_video/inst_dvid/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y134    inst_video/inst_dvid/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y138   inst_video/inst_dvid/shift_blue_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y138   inst_video/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y139   inst_video/inst_dvid/shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y138   inst_video/inst_dvid/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X162Y138   inst_video/inst_dvid/shift_blue_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    inst_video/mmcm_adv_inst_display_clocks/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.912ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.718ns (33.544%)  route 1.422ns (66.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.827    -2.467    inst_video/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  inst_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.893    -1.155    inst_video/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.299    -0.856 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.529    -0.326    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.585    inst_video/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          4.585    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.718ns (33.544%)  route 1.422ns (66.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.827    -2.467    inst_video/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  inst_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.893    -1.155    inst_video/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.299    -0.856 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.529    -0.326    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.585    inst_video/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          4.585    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.718ns (33.544%)  route 1.422ns (66.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.827    -2.467    inst_video/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  inst_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.893    -1.155    inst_video/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.299    -0.856 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.529    -0.326    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[3]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.585    inst_video/inst_dvid/shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          4.585    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.718ns (33.544%)  route 1.422ns (66.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.827    -2.467    inst_video/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  inst_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.893    -1.155    inst_video/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.299    -0.856 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.529    -0.326    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[5]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.585    inst_video/inst_dvid/shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          4.585    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             4.912ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.718ns (33.544%)  route 1.422ns (66.456%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.827    -2.467    inst_video/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.419    -2.048 r  inst_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.893    -1.155    inst_video/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.299    -0.856 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.529    -0.326    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[7]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X162Y135       FDSE (Setup_fdse_C_S)       -0.524     4.585    inst_video/inst_dvid/shift_red_reg[7]
  -------------------------------------------------------------------
                         required time                          4.585    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  4.912    

Slack (MET) :             5.127ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/latched_blue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 0.718ns (28.421%)  route 1.808ns (71.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.830    -2.464    inst_video/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/latched_blue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 r  inst_video/inst_dvid/latched_blue_reg[0]/Q
                         net (fo=1, routed)           1.808    -0.237    inst_video/inst_dvid/latched_blue[0]
    SLICE_X162Y139       LUT3 (Prop_lut3_I2_O)        0.299     0.062 r  inst_video/inst_dvid/shift_blue[0]_i_1/O
                         net (fo=1, routed)           0.000     0.062    inst_video/inst_dvid/shift_blue_0[0]
    SLICE_X162Y139       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    inst_video/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[0]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)        0.077     5.189    inst_video/inst_dvid/shift_blue_reg[0]
  -------------------------------------------------------------------
                         required time                          5.189    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  5.127    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.580ns (23.940%)  route 1.843ns (76.060%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.827    -2.467    inst_video/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  inst_video/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.843    -0.168    inst_video/inst_dvid/latched_red[2]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.124    -0.044 r  inst_video/inst_dvid/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.044    inst_video/inst_dvid/shift_red[2]
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[2]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.029     5.138    inst_video/inst_dvid/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          5.138    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.451ns  (logic 0.608ns (24.809%)  route 1.843ns (75.191%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns = ( 5.011 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.467ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.827    -2.467    inst_video/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.456    -2.011 r  inst_video/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           1.843    -0.168    inst_video/inst_dvid/latched_red[2]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.152    -0.016 r  inst_video/inst_dvid/shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    inst_video/inst_dvid/shift_red[4]
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.708     5.011    inst_video/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[4]/C
                         clock pessimism              0.313     5.324    
                         clock uncertainty           -0.215     5.109    
    SLICE_X161Y136       FDRE (Setup_fdre_C_D)        0.075     5.184    inst_video/inst_dvid/shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          5.184    
                         arrival time                           0.016    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.743ns (29.960%)  route 1.737ns (70.040%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.830    -2.464    inst_video/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 r  inst_video/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           1.737    -0.308    inst_video/inst_dvid/latched_blue[1]
    SLICE_X162Y139       LUT3 (Prop_lut3_I2_O)        0.324     0.016 r  inst_video/inst_dvid/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.016    inst_video/inst_dvid/shift_blue_0[3]
    SLICE_X162Y139       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    inst_video/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[3]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)        0.118     5.230    inst_video/inst_dvid/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.221ns  (required time - arrival time)
  Source:                 inst_video/inst_dvid/latched_blue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_blue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 0.739ns (29.881%)  route 1.734ns (70.119%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 5.014 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.464ns
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     1.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -6.199 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -4.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.294 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.830    -2.464    inst_video/inst_dvid/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/latched_blue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y139       FDRE (Prop_fdre_C_Q)         0.419    -2.045 r  inst_video/inst_dvid/latched_blue_reg[1]/Q
                         net (fo=4, routed)           1.734    -0.311    inst_video/inst_dvid/latched_blue[1]
    SLICE_X162Y139       LUT3 (Prop_lut3_I2_O)        0.320     0.009 r  inst_video/inst_dvid/shift_blue[1]_i_1/O
                         net (fo=1, routed)           0.000     0.009    inst_video/inst_dvid/shift_blue_0[1]
    SLICE_X162Y139       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                   IBUF                         0.000     8.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     9.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674     1.488 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723     3.211    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.302 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.711     5.014    inst_video/inst_dvid/clk_out2
    SLICE_X162Y139       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[1]/C
                         clock pessimism              0.313     5.327    
                         clock uncertainty           -0.215     5.112    
    SLICE_X162Y139       FDRE (Setup_fdre_C_D)        0.118     5.230    inst_video/inst_dvid/shift_blue_reg[1]
  -------------------------------------------------------------------
                         required time                          5.230    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  5.221    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.128ns (17.605%)  route 0.599ns (82.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    inst_video/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.769 r  inst_video/inst_dvid/latched_green_reg[8]/Q
                         net (fo=1, routed)           0.599    -0.170    inst_video/inst_dvid/latched_green[8]
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    inst_video/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[8]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.017    -0.342    inst_video/inst_dvid/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.247ns (29.333%)  route 0.595ns (70.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.643    -0.900    inst_video/inst_dvid/CLK
    SLICE_X158Y136       FDRE                                         r  inst_video/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  inst_video/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.595    -0.157    inst_video/inst_dvid/latched_green[0]
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.099    -0.058 r  inst_video/inst_dvid/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.058    inst_video/inst_dvid/shift_green_1[1]
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    inst_video/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[1]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.107    -0.254    inst_video/inst_dvid/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.141ns (17.118%)  route 0.683ns (82.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    inst_video/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  inst_video/inst_dvid/latched_red_reg[8]/Q
                         net (fo=1, routed)           0.683    -0.073    inst_video/inst_dvid/latched_red[8]
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    inst_video/inst_dvid/clk_out2
    SLICE_X161Y138       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[8]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.075    -0.284    inst_video/inst_dvid/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/latched_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.841ns  (logic 0.246ns (29.249%)  route 0.595ns (70.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.643    -0.900    inst_video/inst_dvid/CLK
    SLICE_X158Y136       FDRE                                         r  inst_video/inst_dvid/latched_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y136       FDRE (Prop_fdre_C_Q)         0.148    -0.752 r  inst_video/inst_dvid/latched_green_reg[0]/Q
                         net (fo=5, routed)           0.595    -0.157    inst_video/inst_dvid/latched_green[0]
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.098    -0.059 r  inst_video/inst_dvid/shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.059    inst_video/inst_dvid/shift_green_1[0]
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    inst_video/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[0]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.091    -0.270    inst_video/inst_dvid/shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.059    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.184ns (20.633%)  route 0.708ns (79.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    inst_video/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  inst_video/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.708    -0.048    inst_video/inst_dvid/latched_blue[4]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.043    -0.005 r  inst_video/inst_dvid/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.005    inst_video/inst_dvid/shift_blue_0[6]
    SLICE_X162Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    inst_video/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[6]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.131    -0.228    inst_video/inst_dvid/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.811%)  route 0.708ns (79.189%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.326ns
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.646    -0.897    inst_video/inst_dvid/CLK
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.756 r  inst_video/inst_dvid/latched_blue_reg[4]/Q
                         net (fo=2, routed)           0.708    -0.048    inst_video/inst_dvid/latched_blue[4]
    SLICE_X162Y138       LUT3 (Prop_lut3_I2_O)        0.045    -0.003 r  inst_video/inst_dvid/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    inst_video/inst_dvid/shift_blue_0[4]
    SLICE_X162Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.919    -1.326    inst_video/inst_dvid/clk_out2
    SLICE_X162Y138       FDRE                                         r  inst_video/inst_dvid/shift_blue_reg[4]/C
                         clock pessimism              0.753    -0.573    
                         clock uncertainty            0.215    -0.359    
    SLICE_X162Y138       FDRE (Hold_fdre_C_D)         0.120    -0.239    inst_video/inst_dvid/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.224ns (25.168%)  route 0.666ns (74.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    -0.898ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.645    -0.898    inst_video/inst_dvid/CLK
    SLICE_X159Y138       FDRE                                         r  inst_video/inst_dvid/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDRE (Prop_fdre_C_Q)         0.128    -0.770 r  inst_video/inst_dvid/latched_green_reg[2]/Q
                         net (fo=3, routed)           0.666    -0.104    inst_video/inst_dvid/latched_green[2]
    SLICE_X161Y137       LUT3 (Prop_lut3_I2_O)        0.096    -0.008 r  inst_video/inst_dvid/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.008    inst_video/inst_dvid/shift_green_1[4]
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.917    -1.328    inst_video/inst_dvid/clk_out2
    SLICE_X161Y137       FDRE                                         r  inst_video/inst_dvid/shift_green_reg[4]/C
                         clock pessimism              0.753    -0.575    
                         clock uncertainty            0.215    -0.361    
    SLICE_X161Y137       FDRE (Hold_fdre_C_D)         0.107    -0.254    inst_video/inst_dvid/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.008    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/latched_red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.186ns (21.071%)  route 0.697ns (78.929%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    inst_video/inst_dvid/CLK
    SLICE_X160Y136       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y136       FDRE (Prop_fdre_C_Q)         0.141    -0.758 r  inst_video/inst_dvid/latched_red_reg[2]/Q
                         net (fo=3, routed)           0.697    -0.061    inst_video/inst_dvid/latched_red[2]
    SLICE_X161Y136       LUT3 (Prop_lut3_I2_O)        0.045    -0.016 r  inst_video/inst_dvid/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    inst_video/inst_dvid/shift_red[6]
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    inst_video/inst_dvid/clk_out2
    SLICE_X161Y136       FDRE                                         r  inst_video/inst_dvid/shift_red_reg[6]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X161Y136       FDRE (Hold_fdre_C_D)         0.092    -0.270    inst_video/inst_dvid/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.270    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.227ns (28.218%)  route 0.577ns (71.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    inst_video/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  inst_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.402    -0.369    inst_video/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.099    -0.270 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.175    -0.094    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[0]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y135       FDSE (Hold_fdse_C_S)         0.009    -0.353    inst_video/inst_dvid/shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 inst_video/inst_dvid/latched_red_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            inst_video/inst_dvid/shift_red_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.227ns (28.218%)  route 0.577ns (71.782%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.329ns
    Source Clock Delay      (SCD):    -0.899ns
    Clock Pessimism Removal (CPR):    -0.753ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -2.099 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.568    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.542 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.644    -0.899    inst_video/inst_dvid/CLK
    SLICE_X160Y135       FDRE                                         r  inst_video/inst_dvid/latched_red_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y135       FDRE (Prop_fdre_C_Q)         0.128    -0.771 r  inst_video/inst_dvid/latched_red_reg[0]/Q
                         net (fo=1, routed)           0.402    -0.369    inst_video/inst_dvid/latched_red[0]
    SLICE_X162Y135       LUT2 (Prop_lut2_I0_O)        0.099    -0.270 r  inst_video/inst_dvid/shift_red[7]_i_1/O
                         net (fo=5, routed)           0.175    -0.094    inst_video/inst_dvid/shift_red[7]_i_1_n_0
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          0.916    -1.329    inst_video/inst_dvid/clk_out2
    SLICE_X162Y135       FDSE                                         r  inst_video/inst_dvid/shift_red_reg[1]/C
                         clock pessimism              0.753    -0.576    
                         clock uncertainty            0.215    -0.362    
    SLICE_X162Y135       FDSE (Hold_fdse_C_S)         0.009    -0.353    inst_video/inst_dvid/shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.258    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            68 Endpoints
Min Delay            68 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trigv_stepper/prev_down_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.811ns  (logic 1.469ns (10.639%)  route 12.342ns (89.361%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           9.971    11.040    trigv_stepper/btn_IBUF[1]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124    11.164 r  trigv_stepper/prev_down_i_4/O
                         net (fo=1, routed)           0.494    11.659    trigv_stepper/prev_down_i_4_n_0
    SLICE_X158Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.783 f  trigv_stepper/prev_down_i_2/O
                         net (fo=6, routed)           1.354    13.136    trigv_stepper/is_increment
    SLICE_X155Y126       LUT2 (Prop_lut2_I1_O)        0.152    13.288 r  trigv_stepper/prev_down_i_1/O
                         net (fo=1, routed)           0.523    13.811    trigv_stepper/prev_down0_out
    SLICE_X155Y127       FDRE                                         r  trigv_stepper/prev_down_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trigv_stepper/process_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.732ns  (logic 2.307ns (16.803%)  route 11.425ns (83.197%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           9.971    11.040    trigv_stepper/btn_IBUF[1]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124    11.164 f  trigv_stepper/prev_down_i_4/O
                         net (fo=1, routed)           0.494    11.659    trigv_stepper/prev_down_i_4_n_0
    SLICE_X158Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.783 r  trigv_stepper/prev_down_i_2/O
                         net (fo=6, routed)           0.960    12.742    trigv_stepper/is_increment
    SLICE_X157Y127       LUT2 (Prop_lut2_I1_O)        0.124    12.866 r  trigv_stepper/process_q[7]_i_6/O
                         net (fo=1, routed)           0.000    12.866    trigv_stepper/process_q[7]_i_6_n_0
    SLICE_X157Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.398 r  trigv_stepper/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.398    trigv_stepper/process_q_reg[7]_i_1_n_0
    SLICE_X157Y128       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.732 r  trigv_stepper/process_q_reg[10]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.732    trigv_stepper/process_q_reg[10]_i_2_n_6
    SLICE_X157Y128       FDRE                                         r  trigv_stepper/process_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trigv_stepper/process_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.637ns  (logic 2.212ns (16.223%)  route 11.425ns (83.777%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           9.971    11.040    trigv_stepper/btn_IBUF[1]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124    11.164 f  trigv_stepper/prev_down_i_4/O
                         net (fo=1, routed)           0.494    11.659    trigv_stepper/prev_down_i_4_n_0
    SLICE_X158Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.783 r  trigv_stepper/prev_down_i_2/O
                         net (fo=6, routed)           0.960    12.742    trigv_stepper/is_increment
    SLICE_X157Y127       LUT2 (Prop_lut2_I1_O)        0.124    12.866 r  trigv_stepper/process_q[7]_i_6/O
                         net (fo=1, routed)           0.000    12.866    trigv_stepper/process_q[7]_i_6_n_0
    SLICE_X157Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.398 r  trigv_stepper/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.398    trigv_stepper/process_q_reg[7]_i_1_n_0
    SLICE_X157Y128       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.637 r  trigv_stepper/process_q_reg[10]_i_2/O[2]
                         net (fo=1, routed)           0.000    13.637    trigv_stepper/process_q_reg[10]_i_2_n_5
    SLICE_X157Y128       FDRE                                         r  trigv_stepper/process_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trigv_stepper/process_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.621ns  (logic 2.196ns (16.125%)  route 11.425ns (83.875%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           9.971    11.040    trigv_stepper/btn_IBUF[1]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124    11.164 f  trigv_stepper/prev_down_i_4/O
                         net (fo=1, routed)           0.494    11.659    trigv_stepper/prev_down_i_4_n_0
    SLICE_X158Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.783 r  trigv_stepper/prev_down_i_2/O
                         net (fo=6, routed)           0.960    12.742    trigv_stepper/is_increment
    SLICE_X157Y127       LUT2 (Prop_lut2_I1_O)        0.124    12.866 r  trigv_stepper/process_q[7]_i_6/O
                         net (fo=1, routed)           0.000    12.866    trigv_stepper/process_q[7]_i_6_n_0
    SLICE_X157Y127       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.398 r  trigv_stepper/process_q_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.398    trigv_stepper/process_q_reg[7]_i_1_n_0
    SLICE_X157Y128       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.621 r  trigv_stepper/process_q_reg[10]_i_2/O[0]
                         net (fo=1, routed)           0.000    13.621    trigv_stepper/process_q_reg[10]_i_2_n_7
    SLICE_X157Y128       FDRE                                         r  trigv_stepper/process_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trigv_stepper/process_q_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.498ns  (logic 1.467ns (10.872%)  route 12.030ns (89.128%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           9.971    11.040    trigv_stepper/btn_IBUF[1]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124    11.164 f  trigv_stepper/prev_down_i_4/O
                         net (fo=1, routed)           0.494    11.659    trigv_stepper/prev_down_i_4_n_0
    SLICE_X158Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.783 r  trigv_stepper/prev_down_i_2/O
                         net (fo=6, routed)           0.649    12.431    trigv_stepper/is_increment
    SLICE_X156Y128       LUT2 (Prop_lut2_I0_O)        0.150    12.581 r  trigv_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.916    13.498    trigv_stepper/process_q[10]_i_1_n_0
    SLICE_X157Y128       FDRE                                         r  trigv_stepper/process_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trigv_stepper/process_q_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.498ns  (logic 1.467ns (10.872%)  route 12.030ns (89.128%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           9.971    11.040    trigv_stepper/btn_IBUF[1]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124    11.164 f  trigv_stepper/prev_down_i_4/O
                         net (fo=1, routed)           0.494    11.659    trigv_stepper/prev_down_i_4_n_0
    SLICE_X158Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.783 r  trigv_stepper/prev_down_i_2/O
                         net (fo=6, routed)           0.649    12.431    trigv_stepper/is_increment
    SLICE_X156Y128       LUT2 (Prop_lut2_I0_O)        0.150    12.581 r  trigv_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.916    13.498    trigv_stepper/process_q[10]_i_1_n_0
    SLICE_X157Y128       FDRE                                         r  trigv_stepper/process_q_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trigv_stepper/process_q_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.498ns  (logic 1.467ns (10.872%)  route 12.030ns (89.128%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           9.971    11.040    trigv_stepper/btn_IBUF[1]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124    11.164 f  trigv_stepper/prev_down_i_4/O
                         net (fo=1, routed)           0.494    11.659    trigv_stepper/prev_down_i_4_n_0
    SLICE_X158Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.783 r  trigv_stepper/prev_down_i_2/O
                         net (fo=6, routed)           0.649    12.431    trigv_stepper/is_increment
    SLICE_X156Y128       LUT2 (Prop_lut2_I0_O)        0.150    12.581 r  trigv_stepper/process_q[10]_i_1/O
                         net (fo=10, routed)          0.916    13.498    trigv_stepper/process_q[10]_i_1_n_0
    SLICE_X157Y128       FDRE                                         r  trigv_stepper/process_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trigv_stepper/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.472ns  (logic 2.047ns (15.197%)  route 11.425ns (84.803%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           9.971    11.040    trigv_stepper/btn_IBUF[1]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124    11.164 f  trigv_stepper/prev_down_i_4/O
                         net (fo=1, routed)           0.494    11.659    trigv_stepper/prev_down_i_4_n_0
    SLICE_X158Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.783 r  trigv_stepper/prev_down_i_2/O
                         net (fo=6, routed)           0.960    12.742    trigv_stepper/is_increment
    SLICE_X157Y127       LUT2 (Prop_lut2_I1_O)        0.124    12.866 r  trigv_stepper/process_q[7]_i_6/O
                         net (fo=1, routed)           0.000    12.866    trigv_stepper/process_q[7]_i_6_n_0
    SLICE_X157Y127       CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.472 r  trigv_stepper/process_q_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.472    trigv_stepper/process_q_reg[7]_i_1_n_4
    SLICE_X157Y127       FDSE                                         r  trigv_stepper/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trigv_stepper/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.413ns  (logic 1.988ns (14.824%)  route 11.425ns (85.176%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           9.971    11.040    trigv_stepper/btn_IBUF[1]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124    11.164 f  trigv_stepper/prev_down_i_4/O
                         net (fo=1, routed)           0.494    11.659    trigv_stepper/prev_down_i_4_n_0
    SLICE_X158Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.783 r  trigv_stepper/prev_down_i_2/O
                         net (fo=6, routed)           0.960    12.742    trigv_stepper/is_increment
    SLICE_X157Y127       LUT2 (Prop_lut2_I1_O)        0.124    12.866 r  trigv_stepper/process_q[7]_i_6/O
                         net (fo=1, routed)           0.000    12.866    trigv_stepper/process_q[7]_i_6_n_0
    SLICE_X157Y127       CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.413 r  trigv_stepper/process_q_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.413    trigv_stepper/process_q_reg[7]_i_1_n_5
    SLICE_X157Y127       FDSE                                         r  trigv_stepper/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[4]
                            (input port)
  Destination:            trigv_stepper/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.333ns  (logic 2.036ns (15.273%)  route 11.297ns (84.727%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 f  btn[4] (IN)
                         net (fo=0)                   0.000     0.000    btn[4]
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 f  btn_IBUF[4]_inst/O
                         net (fo=3, routed)           9.971    11.040    trigv_stepper/btn_IBUF[1]
    SLICE_X158Y128       LUT6 (Prop_lut6_I0_O)        0.124    11.164 f  trigv_stepper/prev_down_i_4/O
                         net (fo=1, routed)           0.494    11.659    trigv_stepper/prev_down_i_4_n_0
    SLICE_X158Y128       LUT6 (Prop_lut6_I5_O)        0.124    11.783 r  trigv_stepper/prev_down_i_2/O
                         net (fo=6, routed)           0.832    12.614    trigv_stepper/is_increment
    SLICE_X157Y126       CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.999 r  trigv_stepper/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.999    trigv_stepper/process_q_reg[3]_i_1_n_0
    SLICE_X157Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.333 r  trigv_stepper/process_q_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.333    trigv_stepper/process_q_reg[7]_i_1_n_6
    SLICE_X157Y127       FDRE                                         r  trigv_stepper/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigv_stepper/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[2]/C
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[2]/Q
                         net (fo=33, routed)          0.079     0.220    trigv_stepper/Q[1]
    SLICE_X157Y126       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  trigv_stepper/process_q_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    trigv_stepper/process_q_reg[3]_i_1_n_4
    SLICE_X157Y126       FDSE                                         r  trigv_stepper/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigt_stepper/prev_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigt_stepper/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.256ns (69.919%)  route 0.110ns (30.081%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y126       FDRE                         0.000     0.000 r  trigt_stepper/prev_up_reg/C
    SLICE_X153Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigt_stepper/prev_up_reg/Q
                         net (fo=6, routed)           0.110     0.251    trigt_stepper/prev_up_reg_n_0
    SLICE_X152Y126       LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  trigt_stepper/process_q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     0.296    trigt_stepper/process_q[7]_i_6__0_n_0
    SLICE_X152Y126       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.366 r  trigt_stepper/process_q_reg[7]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.366    trigt_stepper/process_q_reg[7]_i_1__0_n_7
    SLICE_X152Y126       FDRE                                         r  trigt_stepper/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigv_stepper/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.287ns (78.386%)  route 0.079ns (21.614%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[1]/C
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[1]/Q
                         net (fo=41, routed)          0.079     0.220    trigv_stepper/Q[0]
    SLICE_X157Y126       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     0.366 r  trigv_stepper/process_q_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.366    trigv_stepper/process_q_reg[3]_i_1_n_5
    SLICE_X157Y126       FDRE                                         r  trigv_stepper/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigt_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            trigt_stepper/process_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.293ns (76.236%)  route 0.091ns (23.764%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y125       FDSE                         0.000     0.000 r  trigt_stepper/process_q_reg[2]/C
    SLICE_X152Y125       FDSE (Prop_fdse_C_Q)         0.164     0.164 r  trigt_stepper/process_q_reg[2]/Q
                         net (fo=35, routed)          0.091     0.255    trigt_stepper/Q[1]
    SLICE_X152Y125       CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.384 r  trigt_stepper/process_q_reg[3]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.384    trigt_stepper/process_q_reg[3]_i_1__0_n_4
    SLICE_X152Y125       FDSE                                         r  trigt_stepper/process_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigv_stepper/process_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.312ns (79.767%)  route 0.079ns (20.233%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[2]/C
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[2]/Q
                         net (fo=33, routed)          0.079     0.220    trigv_stepper/Q[1]
    SLICE_X157Y126       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.337 r  trigv_stepper/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.337    trigv_stepper/process_q_reg[3]_i_1_n_0
    SLICE_X157Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.391 r  trigv_stepper/process_q_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.391    trigv_stepper/process_q_reg[7]_i_1_n_7
    SLICE_X157Y127       FDRE                                         r  trigv_stepper/process_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigt_stepper/prev_up_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigt_stepper/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.291ns (72.544%)  route 0.110ns (27.456%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y126       FDRE                         0.000     0.000 r  trigt_stepper/prev_up_reg/C
    SLICE_X153Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigt_stepper/prev_up_reg/Q
                         net (fo=6, routed)           0.110     0.251    trigt_stepper/prev_up_reg_n_0
    SLICE_X152Y126       LUT6 (Prop_lut6_I2_O)        0.045     0.296 r  trigt_stepper/process_q[7]_i_6__0/O
                         net (fo=1, routed)           0.000     0.296    trigt_stepper/process_q[7]_i_6__0_n_0
    SLICE_X152Y126       CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.401 r  trigt_stepper/process_q_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.401    trigt_stepper/process_q_reg[7]_i_1__0_n_6
    SLICE_X152Y126       FDSE                                         r  trigt_stepper/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigv_stepper/process_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.323ns (80.321%)  route 0.079ns (19.679%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[2]/C
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[2]/Q
                         net (fo=33, routed)          0.079     0.220    trigv_stepper/Q[1]
    SLICE_X157Y126       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.337 r  trigv_stepper/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.337    trigv_stepper/process_q_reg[3]_i_1_n_0
    SLICE_X157Y127       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.402 r  trigv_stepper/process_q_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.402    trigv_stepper/process_q_reg[7]_i_1_n_5
    SLICE_X157Y127       FDSE                                         r  trigv_stepper/process_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigt_stepper/process_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigt_stepper/process_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.313ns (75.144%)  route 0.104ns (24.856%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y125       FDRE                         0.000     0.000 r  trigt_stepper/process_q_reg[1]/C
    SLICE_X152Y125       FDRE (Prop_fdre_C_Q)         0.164     0.164 r  trigt_stepper/process_q_reg[1]/Q
                         net (fo=44, routed)          0.104     0.268    trigt_stepper/Q[0]
    SLICE_X152Y125       CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.149     0.417 r  trigt_stepper/process_q_reg[3]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.417    trigt_stepper/process_q_reg[3]_i_1__0_n_5
    SLICE_X152Y125       FDSE                                         r  trigt_stepper/process_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigv_stepper/process_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.348ns (81.473%)  route 0.079ns (18.527%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[2]/C
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[2]/Q
                         net (fo=33, routed)          0.079     0.220    trigv_stepper/Q[1]
    SLICE_X157Y126       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.337 r  trigv_stepper/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.337    trigv_stepper/process_q_reg[3]_i_1_n_0
    SLICE_X157Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.427 r  trigv_stepper/process_q_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.427    trigv_stepper/process_q_reg[7]_i_1_n_6
    SLICE_X157Y127       FDRE                                         r  trigv_stepper/process_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            trigv_stepper/process_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.348ns (81.473%)  route 0.079ns (18.527%))
  Logic Levels:           3  (CARRY4=2 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y126       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[2]/C
    SLICE_X157Y126       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[2]/Q
                         net (fo=33, routed)          0.079     0.220    trigv_stepper/Q[1]
    SLICE_X157Y126       CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     0.337 r  trigv_stepper/process_q_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.337    trigv_stepper/process_q_reg[3]_i_1_n_0
    SLICE_X157Y127       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.427 r  trigv_stepper/process_q_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.427    trigv_stepper/process_q_reg[7]_i_1_n_4
    SLICE_X157Y127       FDSE                                         r  trigv_stepper/process_q_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.370ns  (logic 2.369ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  inst_video/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  inst_video/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    inst_video/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.897     3.907 r  inst_video/OBUFDS_green/OB
                         net (fo=0)                   0.000     3.907    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  inst_video/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  inst_video/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    inst_video/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.896     3.906 r  inst_video/OBUFDS_red/OB
                         net (fo=0)                   0.000     3.906    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_red/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.369ns  (logic 2.368ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.831     1.537    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         f  inst_video/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.472     2.009 r  inst_video/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001     2.010    inst_video/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.896     3.906 r  inst_video/OBUFDS_green/O
                         net (fo=0)                   0.000     3.906    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_green/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.368ns  (logic 2.367ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.832     1.538    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         f  inst_video/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.472     2.010 r  inst_video/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001     2.011    inst_video/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.895     3.905 r  inst_video/OBUFDS_red/O
                         net (fo=0)                   0.000     3.905    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.358ns  (logic 2.357ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  inst_video/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  inst_video/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    inst_video/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.885     3.898 r  inst_video/OBUFDS_blue/OB
                         net (fo=0)                   0.000     3.898    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_blue/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.357ns  (logic 2.356ns (99.958%)  route 0.001ns (0.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.835     1.541    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         f  inst_video/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.472     2.013 r  inst_video/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001     2.014    inst_video/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.884     3.897 r  inst_video/OBUFDS_blue/O
                         net (fo=0)                   0.000     3.897    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.341ns  (logic 2.340ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  inst_video/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  inst_video/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    inst_video/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.868     3.885 r  inst_video/OBUFDS_clock/OB
                         net (fo=0)                   0.000     3.885    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_clock/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.340ns  (logic 2.339ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    R4                   IBUF                         0.000     4.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          1.233     5.233    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.432    -2.199 f  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.808    -0.390    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.294 f  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.838     1.544    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         f  inst_video/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.472     2.016 r  inst_video/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001     2.016    inst_video/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.867     3.884 r  inst_video/OBUFDS_clock/O
                         net (fo=0)                   0.000     3.884    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.161ns  (logic 2.160ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  inst_video/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  inst_video/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    inst_video/clock_s
    T1                   OBUFDS (Prop_obufds_I_O)     1.749    -0.844 r  inst_video/OBUFDS_clock/O
                         net (fo=0)                   0.000    -0.844    tmds[3]
    T1                                                                r  tmds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_clock/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 2.161ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.693    -3.005    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y148        ODDR                                         r  inst_video/inst_dvid/ODDR2_clock/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y148        ODDR (Prop_oddr_C_Q)         0.411    -2.594 r  inst_video/inst_dvid/ODDR2_clock/Q
                         net (fo=1, routed)           0.001    -2.593    inst_video/clock_s
    T1                   OBUFDS (Prop_obufds_I_OB)    1.750    -0.843 r  inst_video/OBUFDS_clock/OB
                         net (fo=0)                   0.000    -0.843    tmdsb[3]
    U1                                                                r  tmdsb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.177ns  (logic 2.176ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  inst_video/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  inst_video/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    inst_video/blue_s
    W1                   OBUFDS (Prop_obufds_I_O)     1.765    -0.829 r  inst_video/OBUFDS_blue/O
                         net (fo=0)                   0.000    -0.829    tmds[0]
    W1                                                                r  tmds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_blue/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.178ns  (logic 2.177ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.691    -3.007    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y140        ODDR                                         r  inst_video/inst_dvid/ODDR2_blue/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y140        ODDR (Prop_oddr_C_Q)         0.411    -2.596 r  inst_video/inst_dvid/ODDR2_blue/Q
                         net (fo=1, routed)           0.001    -2.595    inst_video/blue_s
    W1                   OBUFDS (Prop_obufds_I_OB)    1.766    -0.828 r  inst_video/OBUFDS_blue/OB
                         net (fo=0)                   0.000    -0.828    tmdsb[0]
    Y1                                                                r  tmdsb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.188ns  (logic 2.187ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  inst_video/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  inst_video/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    inst_video/green_s
    AA1                  OBUFDS (Prop_obufds_I_O)     1.776    -0.821 r  inst_video/OBUFDS_red/O
                         net (fo=0)                   0.000    -0.821    tmds[1]
    AA1                                                               r  tmds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.190ns  (logic 2.189ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  inst_video/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  inst_video/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    inst_video/red_s
    AB3                  OBUFDS (Prop_obufds_I_O)     1.778    -0.821 r  inst_video/OBUFDS_green/O
                         net (fo=0)                   0.000    -0.821    tmds[2]
    AB3                                                               r  tmds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_green/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.189ns  (logic 2.188ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.688    -3.010    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y136        ODDR                                         r  inst_video/inst_dvid/ODDR2_green/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y136        ODDR (Prop_oddr_C_Q)         0.411    -2.599 r  inst_video/inst_dvid/ODDR2_green/Q
                         net (fo=1, routed)           0.001    -2.598    inst_video/green_s
    AA1                  OBUFDS (Prop_obufds_I_OB)    1.777    -0.820 r  inst_video/OBUFDS_red/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[1]
    AB1                                                               r  tmdsb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_video/inst_dvid/ODDR2_red/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tmdsb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.191ns  (logic 2.190ns (99.954%)  route 0.001ns (0.046%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout2_buf/O
                         net (fo=44, routed)          1.687    -3.011    inst_video/inst_dvid/clk_out2
    OLOGIC_X1Y134        ODDR                                         r  inst_video/inst_dvid/ODDR2_red/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y134        ODDR (Prop_oddr_C_Q)         0.411    -2.600 r  inst_video/inst_dvid/ODDR2_red/Q
                         net (fo=1, routed)           0.001    -2.599    inst_video/red_s
    AB3                  OBUFDS (Prop_obufds_I_OB)    1.779    -0.820 r  inst_video/OBUFDS_green/OB
                         net (fo=0)                   0.000    -0.820    tmdsb[2]
    AB2                                                               r  tmdsb[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.479ns  (logic 0.029ns (1.961%)  route 1.450ns (98.039%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    R4                   IBUF                         0.000     5.000 f  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     5.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.332     2.148 f  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.579     2.727    inst_video/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.756 f  inst_video/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           0.872     3.627    inst_video/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.438ns  (logic 0.091ns (2.647%)  route 3.348ns (97.354%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkf_buf/O
                         net (fo=1, routed)           1.624    -3.073    inst_video/mmcm_adv_inst_display_clocks/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.983ns  (logic 1.682ns (14.037%)  route 10.301ns (85.963%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.435     9.515    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/sw_IBUF[0]
    SLICE_X156Y137       LUT5 (Prop_lut5_I0_O)        0.152     9.667 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.691    10.357    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I4_O)        0.326    10.683 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          1.175    11.859    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X160Y140       LUT6 (Prop_lut6_I4_O)        0.124    11.983 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.983    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    -2.986    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.961ns  (logic 1.452ns (12.139%)  route 10.509ns (87.861%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.435     9.515    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/sw_IBUF[0]
    SLICE_X156Y137       LUT3 (Prop_lut3_I2_O)        0.124     9.639 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=2, routed)           0.679    10.318    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    10.442 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=17, routed)          1.395    11.837    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X160Y140       LUT6 (Prop_lut6_I3_O)        0.124    11.961 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000    11.961    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    -2.986    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.934ns  (logic 1.452ns (12.167%)  route 10.482ns (87.833%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.435     9.515    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/sw_IBUF[0]
    SLICE_X156Y137       LUT3 (Prop_lut3_I2_O)        0.124     9.639 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=2, routed)           0.679    10.318    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    10.442 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=17, routed)          1.368    11.810    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X161Y139       LUT6 (Prop_lut6_I1_O)        0.124    11.934 r  inst_video/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.934    inst_video/inst_dvid/TDMS_encoder_blue/encoded[9]_i_1_n_0
    SLICE_X161Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    -2.986    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X161Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[9]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.928ns  (logic 1.918ns (16.080%)  route 10.010ns (83.920%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.435     9.515    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/sw_IBUF[0]
    SLICE_X156Y137       LUT5 (Prop_lut5_I0_O)        0.152     9.667 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.691    10.357    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I4_O)        0.354    10.711 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_2/O
                         net (fo=6, routed)           0.884    11.596    inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[8]_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I2_O)        0.332    11.928 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000    11.928    inst_video/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X158Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.708    -2.989    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.870ns  (logic 1.682ns (14.170%)  route 10.188ns (85.830%))
  Logic Levels:           4  (IBUF=1 LUT5=3)
  Clock Path Skew:        -2.988ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.435     9.515    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/sw_IBUF[0]
    SLICE_X156Y137       LUT5 (Prop_lut5_I0_O)        0.152     9.667 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.691    10.357    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I4_O)        0.326    10.683 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          1.063    11.746    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X159Y140       LUT5 (Prop_lut5_I1_O)        0.124    11.870 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000    11.870    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0_n_0
    SLICE_X159Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.709    -2.988    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.826ns  (logic 1.682ns (14.222%)  route 10.144ns (85.778%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.435     9.515    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/sw_IBUF[0]
    SLICE_X156Y137       LUT5 (Prop_lut5_I0_O)        0.152     9.667 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.691    10.357    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I4_O)        0.326    10.683 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          1.019    11.702    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I3_O)        0.124    11.826 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000    11.826    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[3]
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    -2.986    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.824ns  (logic 1.682ns (14.225%)  route 10.142ns (85.775%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 r  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.435     9.515    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/sw_IBUF[0]
    SLICE_X156Y137       LUT5 (Prop_lut5_I0_O)        0.152     9.667 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.691    10.357    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I4_O)        0.326    10.683 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          1.016    11.700    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I3_O)        0.124    11.824 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000    11.824    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    -2.986    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.796ns  (logic 1.891ns (16.031%)  route 9.905ns (83.969%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT5=2 MUXF7=1)
  Clock Path Skew:        -2.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.435     9.515    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/sw_IBUF[0]
    SLICE_X156Y137       LUT5 (Prop_lut5_I0_O)        0.152     9.667 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.691    10.357    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I4_O)        0.326    10.683 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          0.780    11.463    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[1]_0
    SLICE_X158Y137       LUT3 (Prop_lut3_I1_O)        0.124    11.587 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.000    11.587    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_1
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I0_O)      0.209    11.796 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.796    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_i_1_n_0
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.707    -2.990    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.760ns  (logic 1.682ns (14.303%)  route 10.078ns (85.697%))
  Logic Levels:           4  (IBUF=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -2.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.435     9.515    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/sw_IBUF[0]
    SLICE_X156Y137       LUT5 (Prop_lut5_I0_O)        0.152     9.667 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4/O
                         net (fo=2, routed)           0.691    10.357    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_4_n_0
    SLICE_X157Y137       LUT5 (Prop_lut5_I4_O)        0.326    10.683 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_2/O
                         net (fo=13, routed)          0.952    11.636    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[8]_0
    SLICE_X160Y140       LUT6 (Prop_lut6_I5_O)        0.124    11.760 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0/O
                         net (fo=1, routed)           0.000    11.760    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[3]_i_1__0_n_0
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.711    -2.986    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.722ns  (logic 1.482ns (12.642%)  route 10.240ns (87.358%))
  Logic Levels:           4  (IBUF=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -2.987ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    E22                  IBUF (Prop_ibuf_I_O)         1.080     1.080 f  sw_IBUF[0]_inst/O
                         net (fo=2, routed)           8.435     9.515    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/sw_IBUF[0]
    SLICE_X156Y137       LUT3 (Prop_lut3_I2_O)        0.124     9.639 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0/O
                         net (fo=2, routed)           0.679    10.318    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_4__0_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I0_O)        0.124    10.442 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=17, routed)          1.126    11.568    inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[9]_0
    SLICE_X160Y138       LUT3 (Prop_lut3_I2_O)        0.154    11.722 r  inst_video/inst_dvid/TDMS_encoder_red/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000    11.722    inst_video/inst_dvid/TDMS_encoder_red/encoded[9]_i_1_n_0
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          1.162     1.162    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -6.512 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -4.788    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -4.697 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          1.710    -2.987    inst_video/inst_dvid/TDMS_encoder_red/CLK
    SLICE_X160Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_red/encoded_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.785ns  (logic 0.565ns (31.655%)  route 1.220ns (68.345%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[9]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[9]/Q
                         net (fo=25, routed)          0.312     0.453    trigv_stepper/Q[8]
    SLICE_X158Y130       LUT6 (Prop_lut6_I0_O)        0.045     0.498 r  trigv_stepper/is_trigger_volt4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.498    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_21_0[0]
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.626 r  inst_video/Inst_vga/inst_color_mapper/is_trigger_volt4_carry__0/CO[1]
                         net (fo=1, routed)           0.198     0.824    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_0[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.116     0.940 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.153     1.093    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.138 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.362     1.500    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I4_O)        0.045     1.545 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.195     1.740    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.045     1.785 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    inst_video/inst_dvid/TDMS_encoder_green/dc_bias[2]_i_1_n_0
    SLICE_X158Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.918    -1.327    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[2]/C

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.787ns  (logic 0.565ns (31.620%)  route 1.222ns (68.380%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[9]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[9]/Q
                         net (fo=25, routed)          0.312     0.453    trigv_stepper/Q[8]
    SLICE_X158Y130       LUT6 (Prop_lut6_I0_O)        0.045     0.498 r  trigv_stepper/is_trigger_volt4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.498    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_21_0[0]
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.626 r  inst_video/Inst_vga/inst_color_mapper/is_trigger_volt4_carry__0/CO[1]
                         net (fo=1, routed)           0.198     0.824    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_0[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.116     0.940 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.153     1.093    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.138 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.362     1.500    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I4_O)        0.045     1.545 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.197     1.742    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X158Y138       LUT6 (Prop_lut6_I4_O)        0.045     1.787 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1/O
                         net (fo=1, routed)           0.000     1.787    inst_video/inst_dvid/TDMS_encoder_green/dc_bias[1]_i_1_n_0
    SLICE_X158Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.918    -1.327    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.790ns  (logic 0.565ns (31.556%)  route 1.225ns (68.444%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[9]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[9]/Q
                         net (fo=25, routed)          0.312     0.453    trigv_stepper/Q[8]
    SLICE_X158Y130       LUT6 (Prop_lut6_I0_O)        0.045     0.498 r  trigv_stepper/is_trigger_volt4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.498    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_21_0[0]
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.626 r  inst_video/Inst_vga/inst_color_mapper/is_trigger_volt4_carry__0/CO[1]
                         net (fo=1, routed)           0.198     0.824    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_0[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.116     0.940 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.153     1.093    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.138 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.429     1.567    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I4_O)        0.045     1.612 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=17, routed)          0.134     1.745    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]_0
    SLICE_X158Y136       LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/encoded[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.790    inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0[0]
    SLICE_X158Y136       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.915    -1.330    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y136       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[0]/C

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.798ns  (logic 0.629ns (34.986%)  route 1.169ns (65.014%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[9]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[9]/Q
                         net (fo=25, routed)          0.312     0.453    trigv_stepper/Q[8]
    SLICE_X158Y130       LUT6 (Prop_lut6_I0_O)        0.045     0.498 r  trigv_stepper/is_trigger_volt4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.498    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_21_0[0]
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.626 r  inst_video/Inst_vga/inst_color_mapper/is_trigger_volt4_carry__0/CO[1]
                         net (fo=1, routed)           0.198     0.824    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_0[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.116     0.940 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.153     1.093    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.138 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.362     1.500    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I4_O)        0.045     1.545 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.144     1.689    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I1_O)        0.045     1.734 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4/O
                         net (fo=1, routed)           0.000     1.734    inst_video/inst_dvid/TDMS_encoder_green/dc_bias[3]_i_4_n_0
    SLICE_X158Y137       MUXF7 (Prop_muxf7_I1_O)      0.064     1.798 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.798    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]_i_1_n_0
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.916    -1.329    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[3]/C

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.808ns  (logic 0.565ns (31.256%)  route 1.243ns (68.744%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[9]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[9]/Q
                         net (fo=25, routed)          0.312     0.453    trigv_stepper/Q[8]
    SLICE_X158Y130       LUT6 (Prop_lut6_I0_O)        0.045     0.498 r  trigv_stepper/is_trigger_volt4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.498    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_21_0[0]
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.626 r  inst_video/Inst_vga/inst_color_mapper/is_trigger_volt4_carry__0/CO[1]
                         net (fo=1, routed)           0.198     0.824    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_0[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.116     0.940 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.153     1.093    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.138 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.429     1.567    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I4_O)        0.045     1.612 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=17, routed)          0.151     1.763    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I3_O)        0.045     1.808 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/encoded[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]_0[1]
    SLICE_X159Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.918    -1.327    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[2]/C

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.820ns  (logic 0.565ns (31.049%)  route 1.255ns (68.951%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[9]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[9]/Q
                         net (fo=25, routed)          0.312     0.453    trigv_stepper/Q[8]
    SLICE_X158Y130       LUT6 (Prop_lut6_I0_O)        0.045     0.498 r  trigv_stepper/is_trigger_volt4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.498    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_21_0[0]
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.626 r  inst_video/Inst_vga/inst_color_mapper/is_trigger_volt4_carry__0/CO[1]
                         net (fo=1, routed)           0.198     0.824    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_0[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.116     0.940 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.153     1.093    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.138 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.362     1.500    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I4_O)        0.045     1.545 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.230     1.775    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    inst_video/inst_dvid/TDMS_encoder_green/dc_bias[0]_i_1_n_0
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.916    -1.329    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X158Y137       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[0]/C

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.867ns  (logic 0.565ns (30.265%)  route 1.302ns (69.735%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[9]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[9]/Q
                         net (fo=25, routed)          0.312     0.453    trigv_stepper/Q[8]
    SLICE_X158Y130       LUT6 (Prop_lut6_I0_O)        0.045     0.498 r  trigv_stepper/is_trigger_volt4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.498    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_21_0[0]
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.626 r  inst_video/Inst_vga/inst_color_mapper/is_trigger_volt4_carry__0/CO[1]
                         net (fo=1, routed)           0.198     0.824    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_0[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.116     0.940 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.153     1.093    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.138 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.362     1.500    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I4_O)        0.045     1.545 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[2]_i_3/O
                         net (fo=5, routed)           0.277     1.822    inst_video/inst_dvid/TDMS_encoder_green/dc_bias_reg[1]_0
    SLICE_X159Y138       LUT6 (Prop_lut6_I1_O)        0.045     1.867 r  inst_video/inst_dvid/TDMS_encoder_green/encoded[9]_i_1/O
                         net (fo=1, routed)           0.000     1.867    inst_video/inst_dvid/TDMS_encoder_green/encoded[9]_i_1_n_0
    SLICE_X159Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.918    -1.327    inst_video/inst_dvid/TDMS_encoder_green/CLK
    SLICE_X159Y138       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_green/encoded_reg[9]/C

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.877ns  (logic 0.565ns (30.102%)  route 1.312ns (69.898%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT5=1 LUT6=4)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[9]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[9]/Q
                         net (fo=25, routed)          0.312     0.453    trigv_stepper/Q[8]
    SLICE_X158Y130       LUT6 (Prop_lut6_I0_O)        0.045     0.498 r  trigv_stepper/is_trigger_volt4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.498    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_21_0[0]
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.626 f  inst_video/Inst_vga/inst_color_mapper/is_trigger_volt4_carry__0/CO[1]
                         net (fo=1, routed)           0.198     0.824    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_0[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.116     0.940 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.153     1.093    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.138 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.429     1.567    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I4_O)        0.045     1.612 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=17, routed)          0.220     1.832    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[0]_0
    SLICE_X159Y140       LUT5 (Prop_lut5_I0_O)        0.045     1.877 r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.877    inst_video/inst_dvid/TDMS_encoder_blue/dc_bias[1]_i_1__0_n_0
    SLICE_X159Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X159Y140       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/dc_bias_reg[1]/C

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.882ns  (logic 0.565ns (30.014%)  route 1.317ns (69.986%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[9]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[9]/Q
                         net (fo=25, routed)          0.312     0.453    trigv_stepper/Q[8]
    SLICE_X158Y130       LUT6 (Prop_lut6_I0_O)        0.045     0.498 r  trigv_stepper/is_trigger_volt4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.498    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_21_0[0]
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.626 r  inst_video/Inst_vga/inst_color_mapper/is_trigger_volt4_carry__0/CO[1]
                         net (fo=1, routed)           0.198     0.824    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_0[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.116     0.940 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.153     1.093    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.138 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.429     1.567    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I4_O)        0.045     1.612 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=17, routed)          0.225     1.837    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I1_O)        0.045     1.882 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/encoded[4]_i_1/O
                         net (fo=1, routed)           0.000     1.882    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[3]
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]/C

Slack:                    inf
  Source:                 trigv_stepper/process_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.883ns  (logic 0.565ns (29.998%)  route 1.318ns (70.002%))
  Logic Levels:           7  (CARRY4=1 FDRE=1 LUT6=5)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y128       FDRE                         0.000     0.000 r  trigv_stepper/process_q_reg[9]/C
    SLICE_X157Y128       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  trigv_stepper/process_q_reg[9]/Q
                         net (fo=25, routed)          0.312     0.453    trigv_stepper/Q[8]
    SLICE_X158Y130       LUT6 (Prop_lut6_I0_O)        0.045     0.498 r  trigv_stepper/is_trigger_volt4_carry__0_i_3/O
                         net (fo=1, routed)           0.000     0.498    inst_video/Inst_vga/inst_color_mapper/dc_bias[3]_i_21_0[0]
    SLICE_X158Y130       CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     0.626 r  inst_video/Inst_vga/inst_color_mapper/is_trigger_volt4_carry__0/CO[1]
                         net (fo=1, routed)           0.198     0.824    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_0[0]
    SLICE_X158Y131       LUT6 (Prop_lut6_I2_O)        0.116     0.940 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21/O
                         net (fo=1, routed)           0.153     1.093    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_21_n_0
    SLICE_X157Y132       LUT6 (Prop_lut6_I2_O)        0.045     1.138 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8/O
                         net (fo=4, routed)           0.429     1.567    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_8_n_0
    SLICE_X156Y137       LUT6 (Prop_lut6_I4_O)        0.045     1.612 f  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/dc_bias[3]_i_3/O
                         net (fo=17, routed)          0.226     1.838    inst_video/Inst_vga/inst_vga_signal_gen/h_counter/processQ_reg[0]_0
    SLICE_X160Y139       LUT6 (Prop_lut6_I1_O)        0.045     1.883 r  inst_video/Inst_vga/inst_vga_signal_gen/h_counter/encoded[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[4]_0[1]
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    inst_video/mmcm_adv_inst_display_clocks/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.852 r  inst_video/mmcm_adv_inst_display_clocks/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -2.274    inst_video/mmcm_adv_inst_display_clocks/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -2.245 r  inst_video/mmcm_adv_inst_display_clocks/inst/clkout1_buf/O
                         net (fo=65, routed)          0.919    -1.326    inst_video/inst_dvid/TDMS_encoder_blue/CLK
    SLICE_X160Y139       FDRE                                         r  inst_video/inst_dvid/TDMS_encoder_blue/encoded_reg[1]/C





