<block name="../vtr_flow/benchmarks/verilog_writer_benchmarks_blif/apex2.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		i_30_ i_20_ i_9_ i_10_ i_7_ i_8_ i_5_ i_6_ i_27_ i_14_ i_3_ i_28_ i_13_ i_4_ i_25_ i_12_ i_1_ i_26_ i_11_ i_2_ i_23_ i_18_ i_24_ i_17_ i_0_ i_21_ i_16_ i_22_ i_32_ i_31_ i_34_ i_33_ i_19_ i_36_ i_35_ i_38_ i_29_ i_37_ 
	</inputs>

	<outputs>
		out:o_1_ out:o_2_ out:o_0_ 
	</outputs>

	<clocks>
		
	</clocks>

	<block name="out:o_2_" instance="io[0]" mode="outpad">
		<inputs>
			<port name="outpad">o_2_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_2_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:o_0_" instance="io[1]" mode="outpad">
		<inputs>
			<port name="outpad">o_0_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_0_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="o_0_" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">[8096] n_n1582 n_n1584 n_n1568 [7852] open n_n1583 [7853] [7921] open n_n1575 n_n1576 n_n1578 n_n1563 n_n1571 open open open open n_n1577 n_n1580 n_n1579 n_n1581 [877] n_n1556 n_n1574 [7866] n_n1573 [8052] n_n1559 n_n1558 [7881] [850] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7882]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  clb.I[31]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7882]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7882]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7882]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7882] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1548" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[13]->crossbar  clb.I[26]->crossbar  ble[0].out[0]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1548" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1548" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1548" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1548 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8049]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[11]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8049]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8049]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8049]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8049] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8077]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[20]->crossbar  clb.I[21]->crossbar  clb.I[6]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8077]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8077]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8077]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8077] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8054]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  open clb.I[19]->crossbar  open clb.I[27]->crossbar  clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8054]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8054]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8054]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8054] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8079]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  open clb.I[2]->crossbar  clb.I[24]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8079]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8079]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8079]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8079] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7923]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[7]->crossbar  clb.I[8]->crossbar  open clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7923]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7923]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7923]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7923] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1545" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open open clb.I[14]->crossbar  ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1545" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1545" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1545" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1545 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1542" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[6].out[0]->crossbar  ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1542" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1542" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1542" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1542 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="o_0_" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_0_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="o_0_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="o_0_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">o_0_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="out:o_1_" instance="io[3]" mode="outpad">
		<inputs>
			<port name="outpad">o_1_ </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:o_1_" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="o_2_" instance="clb[4]" mode="clb">
		<inputs>
			<port name="I">[7711] n_n1827 [1392] [7339] [7462] [7432] [7433] n_n1852 open [7464] n_n1831 n_n1818 [7435] [7441] open open open open n_n1821 n_n1877 [7596] n_n1829 [7598] n_n1834 n_n1835 [1409] [7461] [7316] [7348] [7743] [7485] n_n1854 n_n1825 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7349]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[3]->crossbar  clb.I[32]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7349]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7349]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7349]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7349] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7350]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[28]->crossbar  clb.I[27]->crossbar  clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7350]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7350]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7350]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7350] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1812" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[12]->crossbar  clb.I[13]->crossbar  open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1812" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1812" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1812" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1812 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1816" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[19]->crossbar  clb.I[22]->crossbar  open clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1816" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1816" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1816" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1816 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7487]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[18]->crossbar  clb.I[26]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7487]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7487]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7487]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7487] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7714]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[0]->crossbar  open open clb.I[24]->crossbar  clb.I[23]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7714]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7714]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7714]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7714] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7744]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open open open open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7744]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7744]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7744]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7744] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7746]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  ble[6].out[0]->crossbar  open open clb.I[7]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7746]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7746]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7746]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7746] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7747]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[21]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7747]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7747]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7747]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7747] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="o_2_" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_2_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="o_2_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="o_2_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">o_2_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="o_1_" instance="clb[5]" mode="clb">
		<inputs>
			<port name="I">[7256] n_n1697 [7172] n_n1702 [7235] [768] [7062] [7044] open [7104] [7247] [7094] [1597] n_n1705 i_37_ open open open open [7248] n_n1704 [7142] [7143] open [1465] [7157] open open open n_n1701 [7045] [1549] [697] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n1703" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[14]->crossbar  open open clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1703" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1703" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1703" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1703 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7238]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open open open clb.I[25]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7238]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7238]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7238]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7238] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1690" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1690" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1690" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1690" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1690 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7239]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  open clb.I[22]->crossbar  clb.I[20]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7239]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7239]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7239]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7239] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7250]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[19]->crossbar  clb.I[10]->crossbar  clb.I[12]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7250]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7250]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7250]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7250] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7257]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  open open clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7257]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7257]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7257]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7257] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7240]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[1]->crossbar  open open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7240]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7240]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7240]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7240] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1684" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[30]->crossbar  open clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1684" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1684" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1684" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1684 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7252]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[6].out[0]->crossbar  open open ble[2].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7252]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7252]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7252]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7252] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="o_1_" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  open open ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="o_1_" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="o_1_" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="o_1_" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">o_1_ </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1307" instance="clb[6]" mode="clb">
		<inputs>
			<port name="I">[465] [7587] n_n1144 n_n1128 open [7585] i_35_ open open i_33_ i_38_ n_n1454 open open [502] open open i_24_ [223] n_n1486 [395] i_4_ i_2_ open open [261] open open [7050] [66] i_5_ n_n1118 n_n1279 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7586]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7586]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7586]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7586]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7586] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[81]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[10]->crossbar  open clb.I[11]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[81]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[81]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[81]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[81] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7588]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[20]->crossbar  clb.I[5]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7588]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7588]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7588]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7588] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[380]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[9]->crossbar  open open clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[380]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[380]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[380]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[380] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1156]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  ble[3].out[0]->crossbar  clb.I[17]->crossbar  open clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1156]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1156]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1156]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1156] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1157]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open clb.I[0]->crossbar  clb.I[28]->crossbar  ble[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1157]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1157]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1157]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1157] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1877" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  ble[2].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1877" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1877" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1877" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1877 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7591]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7591]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7591]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7591]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7591] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[76]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open open clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[76]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[76]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[76]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[76] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1307" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1307" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1307" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1307" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1307 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1829" instance="clb[7]" mode="clb">
		<inputs>
			<port name="I">i_24_ [1350] [425] [1351] open [454] [7400] n_n1486 open [346] [7266] [7402] [1338] n_n1489 n_n1197 open open open n_n1523 [9] [78] [7394] [7395] open open open open [1349] n_n849 [627] i_38_ n_n1437 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7399]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open clb.I[30]->crossbar  open open clb.I[31]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7399]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7399]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7399]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7399] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[784]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[12]->crossbar  clb.I[5]->crossbar  open ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[784]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[784]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[784]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[784] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1325]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[2]->crossbar  clb.I[11]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1325]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1325]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1325]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1325] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7406]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open ble[2].out[0]->crossbar  open clb.I[9]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7406]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7406]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7406]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7406] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1337]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1337]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1337]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1337]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1337] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1870" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open ble[1].out[0]->crossbar  ble[4].out[0]->crossbar  clb.I[13]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1870" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1870" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1870" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1870 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7393]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open open open clb.I[1]->crossbar  clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7393]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7393]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7393]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7393] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1347]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open clb.I[28]->crossbar  ble[6].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1347]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1347]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1347]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1347] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7407]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[3].out[0]->crossbar  open clb.I[21]->crossbar  clb.I[22]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7407]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7407]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7407]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7407] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1829" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  ble[5].out[0]->crossbar  clb.I[29]->crossbar  open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1829" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1829" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1829" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1829 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7094]" instance="clb[8]" mode="clb">
		<inputs>
			<port name="I">[491] n_n608 [7085] [1622] [7074] open open open open n_n1311 [1607] open open [7084] [7073] open [7063] [771] [666] i_35_ i_37_ [1611] [7064] n_n544 open [1615] [7082] open [7087] [515] [1619] n_n793 [29] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1618]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[16]->crossbar  clb.I[22]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1618]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1618]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1618]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1618] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7079]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[32]->crossbar  open open clb.I[31]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7079]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7079]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7079]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7079] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n571" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n571" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n571" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n571" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n571 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7089]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[2].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7089]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7089]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7089]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7089] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1608]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[18]->crossbar  clb.I[13]->crossbar  clb.I[25]->crossbar  clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1608]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1608]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1608]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1608] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7090]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  open clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7090]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7090]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7090]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7090] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7076]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7076]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7076]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7076]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7076] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7075]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open clb.I[29]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7075]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7075]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7075]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7075] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7093]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  ble[5].out[0]->crossbar  ble[3].out[0]->crossbar  open ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7093]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7093]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7093]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7093] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7094]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[30]->crossbar  ble[6].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7094]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7094]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7094]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7094] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[8052]" instance="clb[9]" mode="clb">
		<inputs>
			<port name="I">i_16_ i_36_ open [712] open [8008] [150] [8019] open [142] [8039] i_17_ [153] [47] [163] open open open i_14_ [265] [202] i_21_ [8046] open [8042] [731] open open [295] n_n544 [164] [7058] n_n1387 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[154]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  open clb.I[13]->crossbar  clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[154]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[154]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[154]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[154] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[151]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[24]->crossbar  open clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[151]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[151]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[151]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[151] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[730]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  clb.I[12]->crossbar  clb.I[11]->crossbar  open ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[730]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[730]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[730]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[730] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[166]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  open clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[166]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[166]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[166]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[166] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8047]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  open clb.I[6]->crossbar  clb.I[10]->crossbar  clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8047]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8047]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8047]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8047] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[167]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[18]->crossbar  clb.I[0]->crossbar  open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[167]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[167]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[167]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[167] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8026]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  ble[3].out[0]->crossbar  open ble[5].out[0]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8026]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8026]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8026]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8026] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8023]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  open open open clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8023]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8023]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8023]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8023] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1572" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  open clb.I[21]->crossbar  clb.I[22]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1572" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1572" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1572" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1572 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8052]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[6].out[0]->crossbar  ble[7].out[0]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8052]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8052]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8052]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8052] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7435]" instance="clb[10]" mode="clb">
		<inputs>
			<port name="I">[423] [12] [435] open open [53] [422] [1324] open n_n294 n_n371 [434] n_n307 n_n309 open open n_n315 i_19_ n_n317 [253] n_n372 n_n316 [75] open open open n_n284 open open [288] [1323] n_n394 n_n391 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[755]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[16]->crossbar  clb.I[32]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[755]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[755]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[755]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[755] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1320]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[13]->crossbar  clb.I[12]->crossbar  open open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1320]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1320]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1320]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1320] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1318]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[11]->crossbar  clb.I[6]->crossbar  clb.I[5]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1318]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1318]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1318]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1318] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1317]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[20]->crossbar  clb.I[9]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1317]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1317]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1317]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1317] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1314]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open clb.I[10]->crossbar  clb.I[26]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1314]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1314]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1314]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1314] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1316]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  clb.I[0]->crossbar  open clb.I[29]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1316]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1316]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1316]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1316] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n338" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  open clb.I[1]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n338" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n338" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n338" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n338 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1319]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[30]->crossbar  open clb.I[7]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1319]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1319]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1319]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1319] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1843" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open ble[0].out[0]->crossbar  clb.I[21]->crossbar  ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1843" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1843" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1843" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1843 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7435]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[3].out[0]->crossbar  ble[7].out[0]->crossbar  open open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7435]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7435]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7435]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7435] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1827" instance="clb[11]" mode="clb">
		<inputs>
			<port name="I">n_n1419 [1372] [7367] [1377] [7357] n_n1302 n_n316 [7358] open n_n1454 [7356] [7372] n_n1307 n_n416 n_n1133 open open open [310] [7368] [315] [1367] [7366] n_n839 [7374] n_n841 open open open [223] [1356] i_10_ i_13_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7380]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  open clb.I[24]->crossbar  open clb.I[32]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7380]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7380]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7380]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7380] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[408]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[12]->crossbar  open open clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[408]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[408]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[408]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[408] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7373]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open clb.I[23]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7373]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7373]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7373]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7373] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7379]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[11]->crossbar  open open clb.I[20]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7379]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7379]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7379]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7379] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7370]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  open open clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7370]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7370]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7370]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7370] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1357]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[5]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1357]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1357]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1357]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1357] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1862" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[7]->crossbar  open open clb.I[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1862" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1862" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1862" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1862 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7383]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  open open clb.I[30]->crossbar  ble[3].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7383]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7383]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7383]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7383] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7371]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[21]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7371]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7371]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7371]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7371] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1827" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[4].out[0]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1827" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1827" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1827" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1827 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7743]" instance="clb[12]" mode="clb">
		<inputs>
			<port name="I">[7737] [7718] [7728] [7738] open i_32_ n_n1307 [991] open n_n805 n_n849 n_n839 [978] open open open open [289] [977] n_n1302 [994] [983] [7727] open open open n_n1466 open open [66] [990] n_n853 [330] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7740]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  open clb.I[32]->crossbar  clb.I[12]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7740]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7740]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7740]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7740] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7735]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open open open clb.I[5]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7735]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7735]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7735]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7735] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[996]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[5]->crossbar  open clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[996]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[996]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[996]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[996] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[992]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[9]->crossbar  open clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[992]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[992]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[992]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[992] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[987]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[10]->crossbar  open open clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[987]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[987]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[987]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[987] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7741]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[3]->crossbar  clb.I[29]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7741]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7741]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7741]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7741] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[993]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[1]->crossbar  ble[2].out[0]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[993]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[993]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[993]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[993] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1866" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  ble[6].out[0]->crossbar  open open clb.I[7]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1866" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1866" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1866" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1866 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1865" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  clb.I[21]->crossbar  open clb.I[2]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1865" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1865" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1865" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1865 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7743]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[7].out[0]->crossbar  open open ble[5].out[0]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7743]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7743]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7743]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7743] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1821" instance="clb[13]" mode="clb">
		<inputs>
			<port name="I">n_n309 [1324] [7470] [7465] open open open open open [75] [1247] open open open [1323] open open n_n307 open i_19_ [288] [1265] open open open [677] open [12] [422] [1259] [1256] [434] [7431] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1258]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[28]->crossbar  open clb.I[31]->crossbar  open clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1258]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1258]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1258]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1258] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1266]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open clb.I[20]->crossbar  clb.I[27]->crossbar  clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1266]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1266]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1266]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1266] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1267]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open open clb.I[27]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1267]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1267]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1267]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1267] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1249]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[27]->crossbar  open open clb.I[17]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1249]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1249]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1249]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1249] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7477]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  open open clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7477]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7477]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7477]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7477] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1257]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open clb.I[2]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1257]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1257]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1257]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1257] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1264]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open open open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1264]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1264]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1264]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1264] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1844" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[29]->crossbar  open ble[0].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1844" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1844" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1844" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1844 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1846" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  clb.I[21]->crossbar  ble[1].out[0]->crossbar  open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1846" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1846" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1846" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1846 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1821" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1821" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1821" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1821" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1821 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7348]" instance="clb[14]" mode="clb">
		<inputs>
			<port name="I">n_n706 n_n805 [1405] [394] open i_34_ i_38_ [7345] open [7321] n_n416 i_29_ [7322] [447] open open open [7320] n_n1466 i_33_ n_n1423 i_32_ [1404] n_n1419 [346] open open open open open [1383] [223] [52] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7325]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[32]->crossbar  clb.I[12]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7325]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7325]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7325]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7325] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1382]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open open clb.I[23]->crossbar  clb.I[24]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1382]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1382]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1382]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1382] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7317]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7317]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7317]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7317]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7317] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1399]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  ble[2].out[0]->crossbar  clb.I[0]->crossbar  open clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1399]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1399]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1399]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1399] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7323]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  open open clb.I[13]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7323]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7323]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7323]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7323] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7327]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[3].out[0]->crossbar  ble[4].out[0]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7327]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7327]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7327]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7327] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1384]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1384]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1384]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1384]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1384] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1861" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[30]->crossbar  ble[1].out[0]->crossbar  clb.I[7]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1861" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1861" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1861" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1861 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1403]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  open clb.I[2]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1403]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1403]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1403]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1403] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7348]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[7].out[0]->crossbar  open open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7348]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7348]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7348]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7348] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1825" instance="clb[15]" mode="clb">
		<inputs>
			<port name="I">[257] [70] open open i_38_ i_33_ n_n586 n_n706 open [282] n_n1128 [7271] n_n762 open n_n416 [1437] open [61] [262] n_n1458 [7268] [1449] [1450] [7261] open [1461] [4] open open [7286] [1439] [582] i_12_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1460]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  open clb.I[18]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1460]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1460]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1460]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1460] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1456]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[12]->crossbar  ble[0].out[0]->crossbar  open clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1456]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1456]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1456]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1456] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7273]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[4]->crossbar  open open clb.I[11]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7273]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7273]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7273]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7273] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7269]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  open open clb.I[20]->crossbar  open clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7269]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7269]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7269]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7269] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7282]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[9]->crossbar  ble[2].out[0]->crossbar  clb.I[26]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7282]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7282]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7282]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7282] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1457]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  clb.I[4]->crossbar  open clb.I[0]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1457]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1457]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1457]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1457] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7267]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[1]->crossbar  open open clb.I[7]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7267]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7267]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7267]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7267] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7290]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open clb.I[29]->crossbar  open clb.I[7]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7290]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7290]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7290]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7290] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1856" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[21]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1856" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1856" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1856" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1856 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1825" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1825" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1825" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1825" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1825 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7464]" instance="clb[16]" mode="clb">
		<inputs>
			<port name="I">[7456] n_n372 open n_n371 n_n284 [12] n_n461 [7457] open [423] [435] n_n1028 [7411] n_n1118 n_n294 open open n_n391 n_n315 i_19_ [71] [253] [1281] n_n1048 n_n317 open open open open [390] [381] n_n1279 n_n394 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[583]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  clb.I[18]->crossbar  clb.I[24]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[583]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[583]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[583]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[583] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1280]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[23]->crossbar  clb.I[13]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1280]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1280]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1280]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1280] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1279]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[11]->crossbar  open open clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1279]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1279]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1279]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1279] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1283]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open clb.I[5]->crossbar  clb.I[20]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1283]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1283]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1283]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1283] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1277]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[19]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1277]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1277]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1277]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1277] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1274]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  ble[4].out[0]->crossbar  clb.I[0]->crossbar  open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1274]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1274]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1274]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1274] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[671]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[1]->crossbar  open open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[671]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[671]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[671]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[671] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7458]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[29]->crossbar  open open ble[6].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7458]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7458]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7458]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7458] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1847" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  open ble[3].out[0]->crossbar  clb.I[21]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1847" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1847" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1847" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1847 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7464]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  open ble[5].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7464]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7464]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7464]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7464] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1279" instance="clb[17]" mode="clb">
		<inputs>
			<port name="I">i_19_ open i_9_ open i_6_ i_13_ open open open open open open open open i_2_ open open i_8_ i_5_ open open i_3_ open i_11_ open open open open open i_1_ i_4_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n1055" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  open clb.I[2]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1055" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1055" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1055" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1055 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n372" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[2].out[0]->crossbar  ble[0].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n372" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n372" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n372" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n372 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n461" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[4]->crossbar  clb.I[30]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n461" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n461" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n461" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n461 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7427]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[5]->crossbar  clb.I[23]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7427]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7427]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7427]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7427] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[423]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open ble[3].out[0]->crossbar  ble[7].out[0]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[423]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[423]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[423]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[423] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7412]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open open clb.I[0]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7412]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7412]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7412]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7412] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n294" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open open ble[2].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n294" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n294" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n294" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n294 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7411]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  open open clb.I[29]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7411]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7411]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7411]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7411] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n787" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[30]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n787" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n787" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n787" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n787 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1279" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[29]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1279" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1279" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1279" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1279 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7235]" instance="clb[18]" mode="clb">
		<inputs>
			<port name="I">[7230] [522] n_n1443 open [6899] n_n1216 [1577] open open [224] [7214] open open [1576] [7228] open n_n1118 [351] [44] open i_37_ n_n1458 open open open n_n152 [6928] [7229] [498] [489] [484] i_13_ n_n504 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7224]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[32]->crossbar  clb.I[25]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7224]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7224]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7224]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7224] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7226]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[21]->crossbar  open open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7226]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7226]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7226]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7226] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1482]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  open clb.I[25]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1482]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1482]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1482]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1482] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1481]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[18]->crossbar  clb.I[4]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1481]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1481]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1481]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1481] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1486]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open open clb.I[5]->crossbar  open clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1486]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1486]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1486]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1486] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1485]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  open open clb.I[0]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1485]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1485]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1485]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1485] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1484]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  open open clb.I[28]->crossbar  clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1484]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1484]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1484]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1484] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1483]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open clb.I[30]->crossbar  clb.I[29]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1483]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1483]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1483]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1483] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7234]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7234]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7234]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7234]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7234] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7235]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7235]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7235]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7235]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7235] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7044]" instance="clb[19]" mode="clb">
		<inputs>
			<port name="I">[597] n_n1429 open open n_n1396 [1701] [6990] open open [6958] [716] open n_n1408 open [7041] open [1703] n_n1406 [245] [1657] [1697] [6961] [7037] [1706] open open open open n_n1438 [7040] n_n1719 [1696] [1698] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[6989]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[32]->crossbar  clb.I[31]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6989]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6989]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6989]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6989] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1720" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[6]->crossbar  ble[0].out[0]->crossbar  clb.I[20]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1720" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1720" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1720" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1720 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7036]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7036]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7036]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7036]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7036] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[598]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open clb.I[9]->crossbar  clb.I[18]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[598]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[598]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[598]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[598] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1709]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[17]->crossbar  clb.I[12]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1709]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1709]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1709]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1709] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6962]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[0]->crossbar  clb.I[28]->crossbar  clb.I[23]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6962]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6962]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6962]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6962] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6963]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[1]->crossbar  ble[3].out[0]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6963]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6963]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6963]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6963] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7043]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  open ble[2].out[0]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7043]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7043]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7043]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7043] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1718" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1718" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1718" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1718" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1718 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7044]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  ble[1].out[0]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7044]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7044]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7044]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7044] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1568" instance="clb[20]" mode="clb">
		<inputs>
			<port name="I">n_n544 n_n1369 open n_n1128 open n_n1213 i_31_ open n_n1433 i_36_ n_n793 i_29_ open n_n608 [383] open i_28_ n_n358 n_n263 [6923] i_32_ n_n880 n_n1375 open open open open [515] [825] n_n1089 [7917] n_n1441 i_27_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7914]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  clb.I[16]->crossbar  clb.I[11]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7914]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7914]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7914]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7914] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7913]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[20]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7913]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7913]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7913]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7913] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7910]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[22]->crossbar  clb.I[20]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7910]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7910]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7910]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7910] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7912]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  open open open clb.I[19]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7912]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7912]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7912]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7912] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7916]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[17]->crossbar  ble[2].out[0]->crossbar  open ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7916]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7916]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7916]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7916] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7915]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[0]->crossbar  ble[1].out[0]->crossbar  open ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7915]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7915]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7915]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7915] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[829]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open open open clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[829]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[829]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[829]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[829] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7918]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  open clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7918]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7918]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7918]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7918] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7920]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[5].out[0]->crossbar  open ble[7].out[0]->crossbar  clb.I[21]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7920]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7920]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7920]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7920] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1568" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[8].out[0]->crossbar  open open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1568" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1568" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1568" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1568 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7921]" instance="clb[21]" mode="clb">
		<inputs>
			<port name="I">i_36_ i_21_ [7907] n_n1216 [10] n_n355 [7896] [841] open [356] [43] [7897] n_n242 n_n608 [7885] open open [7889] open [491] [669] n_n1147 [383] [7888] n_n458 open [7902] open open [6959] [610] [458] open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7892]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[31]->crossbar  clb.I[24]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7892]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7892]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7892]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7892] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7903]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[24]->crossbar  clb.I[26]->crossbar  open clb.I[12]->crossbar  clb.I[31]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7903]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7903]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7903]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7903] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7893]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  clb.I[13]->crossbar  open clb.I[14]->crossbar  open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7893]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7893]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7893]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7893] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7906]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  open open clb.I[19]->crossbar  clb.I[6]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7906]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7906]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7906]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7906] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[834]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[834]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[834]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[834]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[834] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[843]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[4]->crossbar  clb.I[0]->crossbar  ble[0].out[0]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[843]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[843]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[843]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[843] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7886]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open open open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7886]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7886]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7886]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7886] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7895]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  clb.I[30]->crossbar  ble[6].out[0]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7895]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7895]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7895]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7895] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7909]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open ble[3].out[0]->crossbar  clb.I[21]->crossbar  open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7909]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7909]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7909]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7909] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7921]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7921]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7921]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7921]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7921] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7441]" instance="clb[22]" mode="clb">
		<inputs>
			<port name="I">[78] [53] [12] n_n316 [423] open open [276] open n_n372 n_n371 [1324] [435] open open open open open open n_n284 n_n307 n_n300 n_n309 i_28_ n_n1197 n_n1523 n_n294 open open [21] i_19_ [1323] open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[674]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[30]->crossbar  clb.I[11]->crossbar  open open clb.I[31]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[674]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[674]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[674]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[674] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1303]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[24]->crossbar  clb.I[23]->crossbar  clb.I[25]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1303]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1303]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1303]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1303] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[657]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[31]->crossbar  clb.I[22]->crossbar  clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[657]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[657]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[657]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[657] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[656]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[19]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[656]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[656]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[656]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[656] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[675]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[19]->crossbar  open clb.I[26]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[675]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[675]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[675]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[675] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1305]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[2]->crossbar  clb.I[0]->crossbar  clb.I[12]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1305]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1305]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1305]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1305] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7439]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[3].out[0]->crossbar  open clb.I[4]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7439]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7439]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7439]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7439] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1296]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open open clb.I[29]->crossbar  clb.I[7]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1296]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1296]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1296]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1296] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7437]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[21]->crossbar  ble[5].out[0]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7437]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7437]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7437]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7437] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7441]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  open open ble[6].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7441]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7441]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7441]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7441] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1556" instance="clb[23]" mode="clb">
		<inputs>
			<port name="I">[8] [7932] [1661] open open [196] [812] open [38] n_n1459 [7930] [7926] [7025] open open open [340] [452] n_n1497 [6982] [7931] i_22_ [803] n_n1375 open open open open open n_n1406 [7936] n_n1374 n_n1489 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[813]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  open clb.I[17]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[813]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[813]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[813]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[813] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7927]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  ble[0].out[0]->crossbar  clb.I[8]->crossbar  open clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7927]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7927]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7927]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7927] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1585" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  open ble[1].out[0]->crossbar  clb.I[6]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1585" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1585" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1585" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1585 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[497]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  open open clb.I[19]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[497]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[497]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[497]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[497] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[494]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[10]->crossbar  open open clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[494]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[494]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[494]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[494] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[512]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open open clb.I[29]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[512]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[512]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[512]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[512] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7935]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open open open ble[5].out[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7935]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7935]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7935]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7935] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7938]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open ble[4].out[0]->crossbar  ble[6].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7938]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7938]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7938]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7938] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[90]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  open clb.I[2]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[90]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[90]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[90]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[90] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1556" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[8].out[0]->crossbar  open open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1556" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1556" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1556" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1556 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7853]" instance="clb[24]" mode="clb">
		<inputs>
			<port name="I">i_36_ [903] [643] [904] [906] open i_9_ [576] open [644] [7830] i_2_ n_n458 [578] [493] open open [7822] open [7832] n_n355 [7837] [463] n_n620 open open open open open i_34_ [86] n_n242 [79] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[418]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[32]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[418]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[418]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[418]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[418] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7838]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[23]->crossbar  open ble[0].out[0]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7838]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7838]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7838]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7838] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7817]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[13]->crossbar  clb.I[11]->crossbar  open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7817]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7817]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7817]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7817] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7823]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  open clb.I[20]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7823]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7823]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7823]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7823] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7836]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  open clb.I[9]->crossbar  clb.I[12]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7836]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7836]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7836]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7836] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7840]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[2]->crossbar  clb.I[29]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7840]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7840]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7840]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7840] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7826]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open open clb.I[1]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7826]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7826]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7826]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7826] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7825]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open clb.I[30]->crossbar  open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7825]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7825]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7825]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7825] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7839]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  open clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7839]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7839]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7839]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7839] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7853]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  ble[6].out[0]->crossbar  open open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7853]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7853]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7853]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7853] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7852]" instance="clb[25]" mode="clb">
		<inputs>
			<port name="I">[67] [437] [367] [891] [7842] i_24_ n_n1441 n_n1128 open [458] i_36_ [7831] n_n841 i_23_ n_n358 open i_26_ open n_n1307 i_35_ n_n301 n_n576 i_32_ open [541] open open open n_n329 [307] n_n1429 i_34_ i_27_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[468]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[7]->crossbar  clb.I[16]->crossbar  open open clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[468]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[468]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[468]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[468] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7843]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[24]->crossbar  open clb.I[13]->crossbar  open clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7843]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7843]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7843]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7843] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7845]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[6]->crossbar  clb.I[11]->crossbar  open clb.I[22]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7845]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7845]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7845]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7845] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7846]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[19]->crossbar  clb.I[10]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7846]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7846]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7846]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7846] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[884]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[9]->crossbar  ble[3].out[0]->crossbar  open open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[884]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[884]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[884]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[884] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[540]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[2]->crossbar  ble[0].out[0]->crossbar  clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[540]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[540]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[540]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[540] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7844]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open open open clb.I[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7844]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7844]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7844]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7844] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7849]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  open open clb.I[14]->crossbar  ble[6].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7849]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7849]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7849]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7849] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7851]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open ble[5].out[0]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7851]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7851]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7851]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7851] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7852]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[4].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7852]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7852]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7852]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7852] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1831" instance="clb[26]" mode="clb">
		<inputs>
			<port name="I">[71] n_n1486 [7567] [18] open [223] open open open [261] [311] open [1190] open n_n998 open [53] [66] i_29_ open [315] [7565] [7566] open open [7548] open [436] i_24_ [7559] [7554] [360] [50] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7549]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7549]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7549]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7549]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7549] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1189]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open clb.I[5]->crossbar  open clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1189]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1189]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1189]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1189] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1184]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  ble[1].out[0]->crossbar  clb.I[18]->crossbar  clb.I[20]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1184]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1184]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1184]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1184] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1191]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[9]->crossbar  open clb.I[28]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1191]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1191]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1191]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1191] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1875" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[3].out[0]->crossbar  open clb.I[12]->crossbar  open clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1875" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1875" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1875" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1875 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1180]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[0]->crossbar  open open open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1180]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1180]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1180]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1180] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1181]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open open open clb.I[1]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1181]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1181]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1181]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1181] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1172]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  open ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1172]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1172]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1172]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1172] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7570]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7570]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7570]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7570]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7570] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1831" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  ble[8].out[0]->crossbar  clb.I[30]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1831" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1831" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1831" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1831 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7711]" instance="clb[27]" mode="clb">
		<inputs>
			<port name="I">n_n1279 [7493] [71] [7495] open [430] open open open [692] [1227] open open open [537] open open [250] [206] [257] [1069] i_32_ [7500] [1234] open open open open open [7504] [7652] n_n1278 [7492] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[212]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[212]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[212]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[212]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[212] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[691]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[5]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[691]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[691]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[691]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[691] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7502]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open open ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7502]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7502]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7502]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7502] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[788]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  open open clb.I[20]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[788]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[788]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[788]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[788] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7503]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[9]->crossbar  open clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7503]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7503]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7503]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7503] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7494]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open clb.I[17]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7494]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7494]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7494]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7494] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1881" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[1]->crossbar  clb.I[3]->crossbar  open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1881" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1881" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1881" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1881 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1882" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open ble[2].out[0]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1882" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1882" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1882" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1882 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1064]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[21]->crossbar  open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1064]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1064]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1064]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1064] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7711]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[7].out[0]->crossbar  ble[8].out[0]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7711]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7711]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7711]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7711] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1697" instance="clb[28]" mode="clb">
		<inputs>
			<port name="I">n_n1375 n_n301 [7126] open n_n504 n_n460 [7130] n_n245 open [7119] n_n1368 [59] [44] n_n1369 open [1568] open [351] [1574] n_n841 n_n1100 [1576] [1577] open open n_n1443 open open open [6899] n_n1274 open n_n1202 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1565]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[32]->crossbar  open open clb.I[18]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1565]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1565]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1565]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1565] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1573]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[20]->crossbar  open clb.I[11]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1573]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1573]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1573]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1573] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1570]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[6]->crossbar  open open clb.I[5]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1570]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1570]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1570]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1570] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1572]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[13]->crossbar  open clb.I[19]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1572]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1572]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1572]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1572] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7120]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[9]->crossbar  open open clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7120]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7120]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7120]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7120] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1564]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  open open clb.I[7]->crossbar  clb.I[12]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1564]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1564]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1564]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1564] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[638]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[2].out[0]->crossbar  open ble[1].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[638]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[638]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[638]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[638] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1567]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open ble[6].out[0]->crossbar  clb.I[30]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1567]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1567]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1567]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1567] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1566]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[21]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1566]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1566]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1566]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1566] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1697" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  ble[0].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1697" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1697" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1697" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1697 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7596]" instance="clb[29]" mode="clb">
		<inputs>
			<port name="I">[7580] [7577] [1141] i_9_ open [61] open open open n_n1431 n_n1425 open open open [1142] open [1168] n_n1197 n_n1523 [7276] [235] open [1139] open open open n_n1179 i_10_ i_12_ [1143] [1162] n_n1438 n_n1454 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7578]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[32]->crossbar  clb.I[26]->crossbar  clb.I[16]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7578]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7578]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7578]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7578] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1148]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open open clb.I[17]->crossbar  open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1148]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1148]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1148]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1148] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1140]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[28]->crossbar  open ble[1].out[0]->crossbar  open clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1140]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1140]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1140]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1140] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1170]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  open open clb.I[26]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1170]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1170]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1170]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1170] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1169]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[9]->crossbar  open open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1169]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1169]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1169]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1169] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1167]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  ble[3].out[0]->crossbar  open clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1167]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1167]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1167]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1167] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1163]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  ble[0].out[0]->crossbar  ble[5].out[0]->crossbar  open open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1163]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1163]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1163]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1163] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7592]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open clb.I[29]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7592]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7592]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7592]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7592] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7595]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  ble[2].out[0]->crossbar  ble[7].out[0]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7595]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7595]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7595]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7595] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7596]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  ble[6].out[0]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7596]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7596]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7596]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7596] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7598]" instance="clb[30]" mode="clb">
		<inputs>
			<port name="I">[1208] [1215] n_n1118 [1218] [7511] [264] n_n1144 open open [286] i_10_ [53] open [7525] [454] open open n_n1279 i_13_ [257] n_n1307 [1203] [7537] [7521] open open open [7512] [7534] [425] [1211] n_n1149 i_31_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7522]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open open clb.I[17]->crossbar  open clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7522]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7522]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7522]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7522] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7526]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[23]->crossbar  ble[0].out[0]->crossbar  open clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7526]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7526]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7526]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7526] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7536]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  clb.I[20]->crossbar  open open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7536]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7536]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7536]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7536] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7538]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  open open clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7538]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7538]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7538]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7538] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1212]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  open open clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1212]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1212]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1212]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1212] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7529]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  open clb.I[0]->crossbar  ble[1].out[0]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7529]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7529]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7529]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7529] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1871" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  open clb.I[1]->crossbar  open clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1871" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1871" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1871" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1871 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1202]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[29]->crossbar  clb.I[14]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1202]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1202]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1202]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1202] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1873" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1873" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1873" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1873" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1873 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7598]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[30]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7598]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7598]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7598]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7598] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1278" instance="clb[31]" mode="clb">
		<inputs>
			<port name="I">i_26_ [85] open [446] open open open open n_n1454 i_22_ i_10_ open open open n_n1279 open open open i_28_ i_24_ i_33_ i_5_ i_38_ open open open open i_35_ n_n300 i_6_ i_7_ [475] [7341] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7345]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  open clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7345]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7345]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7345]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7345] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7340]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  open clb.I[8]->crossbar  clb.I[22]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7340]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7340]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7340]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7340] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1300" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[22]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1300" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1300" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1300" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1300 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1191" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1191" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1191" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1191" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1191 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7264]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[18]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7264]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7264]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7264]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7264] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7507]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[0]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7507]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7507]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7507]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7507] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7511]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[1]->crossbar  ble[5].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7511]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7511]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7511]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7511] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7508]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open ble[4].out[0]->crossbar  ble[8].out[0]->crossbar  open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7508]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7508]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7508]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7508] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[224]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[29]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[224]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[224]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[224]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[224] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1278" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  open open clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1278" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1278" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1278" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1278 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1704" instance="clb[32]" mode="clb">
		<inputs>
			<port name="I">[85] [7178] [1523] n_n358 open [334] i_14_ i_35_ i_34_ [260] [80] n_n1322 [261] open open open open [7173] [7174] n_n1375 n_n1400 i_37_ [704] open open open [223] open open open open open n_n355 </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[705]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open clb.I[32]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[705]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[705]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[705]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[705] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1532]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1532]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1532]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1532]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1532] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1295" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  open clb.I[8]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1295" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1295" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1295" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1295 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7179]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7179]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7179]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7179]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7179] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1531]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[26]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1531]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1531]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1531]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1531] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7181]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open clb.I[0]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7181]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7181]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7181]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7181] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1525]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open ble[2].out[0]->crossbar  ble[5].out[0]->crossbar  ble[1].out[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1525]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1525]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1525]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1525] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7175]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[8]->crossbar  clb.I[7]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7175]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7175]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7175]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7175] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7183]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open ble[7].out[0]->crossbar  ble[0].out[0]->crossbar  open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7183]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7183]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7183]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7183] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1704" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[21]->crossbar  ble[6].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1704" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1704" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1704" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1704 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7316]" instance="clb[33]" mode="clb">
		<inputs>
			<port name="I">n_n1128 n_n1425 [7310] [1414] [1435] open [7308] [1436] open [4] [329] i_10_ i_19_ n_n584 [406] open open i_35_ open n_n1437 n_n1133 i_38_ i_33_ open [231] [521] open [624] [7272] n_n1431 [1419] i_24_ i_34_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7311]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  open clb.I[21]->crossbar  clb.I[17]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7311]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7311]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7311]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7311] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1423]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[24]->crossbar  clb.I[25]->crossbar  open open ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1423]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1423]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1423]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1423] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7306]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open clb.I[11]->crossbar  open clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7306]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7306]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7306]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7306] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7309]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[6]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7309]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7309]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7309]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7309] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7312]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[2].out[0]->crossbar  clb.I[10]->crossbar  open ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7312]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7312]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7312]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7312] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1421]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  clb.I[2]->crossbar  clb.I[0]->crossbar  open clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1421]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1421]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1421]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1421] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1412]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[1]->crossbar  clb.I[4]->crossbar  clb.I[7]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1412]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1412]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1412]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1412] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1413]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[28]->crossbar  clb.I[29]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1413]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1413]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1413]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1413] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1408]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[22]->crossbar  ble[7].out[0]->crossbar  open clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1408]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1408]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1408]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1408] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7316]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7316]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7316]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7316]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7316] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1375" instance="clb[34]" mode="clb">
		<inputs>
			<port name="I">i_26_ i_12_ i_19_ n_n1303 open [262] [18] open open n_n1306 [395] [436] open open n_n1059 open open n_n1307 n_n1288 [346] n_n1489 i_28_ n_n1458 open open open open open open i_29_ i_27_ i_24_ i_38_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7268]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[31]->crossbar  open clb.I[32]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7268]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7268]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7268]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7268] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[744]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[6]->crossbar  clb.I[11]->crossbar  open clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[744]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[744]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[744]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[744] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7552]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open open clb.I[20]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7552]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7552]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7552]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7552] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7553]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open clb.I[10]->crossbar  clb.I[19]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7553]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7553]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7553]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7553] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1186]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1186]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1186]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1186]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1186] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7554]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open ble[3].out[0]->crossbar  ble[6].out[0]->crossbar  open ble[4].out[0]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7554]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7554]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7554]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7554] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1187]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open open clb.I[1]->crossbar  clb.I[17]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1187]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1187]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1187]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1187] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[42]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  open clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[42]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[42]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[42]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[42] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1406" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[21]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1406" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1406" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1406" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1406 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1375" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[21]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1375" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1375" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1375" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1375 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1701" instance="clb[35]" mode="clb">
		<inputs>
			<port name="I">[404] [1507] i_14_ [1508] [7199] n_n1422 [484] open open [319] [7204] [489] n_n1397 n_n1258 n_n916 open open open [223] n_n152 [258] i_37_ n_n1408 [272] [7195] open open open open n_n1278 [365] n_n1322 [261] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1503]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[12]->crossbar  clb.I[32]->crossbar  open open clb.I[31]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1503]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1503]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1503]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1503] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1506]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[23]->crossbar  clb.I[14]->crossbar  clb.I[13]->crossbar  open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1506]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1506]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1506]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1506] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1502]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  clb.I[5]->crossbar  open clb.I[6]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1502]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1502]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1502]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1502] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7203]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open open open clb.I[29]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7203]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7203]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7203]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7203] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7205]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7205]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7205]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7205]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7205] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1498]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[0]->crossbar  clb.I[24]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1498]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1498]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1498]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1498] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1499]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1499]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1499]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1499]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1499] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1500]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open ble[0].out[0]->crossbar  open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1500]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1500]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1500]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1500] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1501]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  open clb.I[21]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1501]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1501]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1501]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1501] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1701" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1701" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1701" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1701" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1701 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7045]" instance="clb[36]" mode="clb">
		<inputs>
			<port name="I">[1659] [1692] [7010] [1693] open [7011] [1661] open open n_n1408 i_20_ [245] [1672] open n_n1499 open [803] [322] [82] [1675] [1676] [1682] [1683] open open [7018] open open n_n1404 [7001] [1690] n_n1406 i_22_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n1723" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open clb.I[6]->crossbar  open clb.I[32]->crossbar  clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1723" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1723" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1723" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1723 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7019]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[12]->crossbar  clb.I[11]->crossbar  open clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7019]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7019]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7019]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7019] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1670]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[19]->crossbar  clb.I[10]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1670]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1670]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1670]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1670] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1669]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  open open clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1669]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1669]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1669]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1669] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7022]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  open open ble[1].out[0]->crossbar  clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7022]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7022]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7022]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7022] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1689]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  open open open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1689]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1689]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1689]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1689] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1688]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open open open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1688]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1688]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1688]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1688] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1716" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open clb.I[30]->crossbar  open ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1716" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1716" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1716" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1716 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1715" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[21]->crossbar  clb.I[2]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1715" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1715" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1715" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1715 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7045]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7045]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7045]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7045]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7045] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7248]" instance="clb[37]" mode="clb">
		<inputs>
			<port name="I">n_n1443 [7110] [1583] [7111] open [259] i_30_ [1473] open [1582] n_n1390 i_34_ open open [322] open open [1592] [1593] n_n1375 [7105] [7116] n_n1400 open open open open open open [7244] [1474] n_n504 [57] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1587]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[32]->crossbar  clb.I[31]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1587]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1587]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1587]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1587] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7114]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7114]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7114]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7114]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7114] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1586]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open clb.I[19]->crossbar  open clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1586]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1586]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1586]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1586] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1585]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1585]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1585]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1585]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1585] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7117]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[9]->crossbar  ble[2].out[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7117]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7117]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7117]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7117] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1581]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[2]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1581]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1581]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1581]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1581] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1714" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  open clb.I[3]->crossbar  open ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1714" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1714" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1714" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1714 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1712" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[29]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1712" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1712" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1712" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1712 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1713" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  clb.I[21]->crossbar  open open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1713" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1713" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1713" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1713 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7248]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[8].out[0]->crossbar  open open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7248]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7248]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7248]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7248] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1834" instance="clb[38]" mode="clb">
		<inputs>
			<port name="I">[1033] [1050] [7677] [1052] open [78] [12] open open i_12_ [760] [7657] n_n1438 open open open n_n805 [7547] i_9_ n_n1353 [1056] [7669] [7676] [7653] open open open open open [1030] [1054] [6948] i_30_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1055]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[16]->crossbar  clb.I[32]->crossbar  open clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1055]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1055]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1055]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1055] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[128]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[23]->crossbar  clb.I[12]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[128]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[128]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[128]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[128] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1051]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  open clb.I[11]->crossbar  open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1051]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1051]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1051]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1051] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1053]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open open ble[0].out[0]->crossbar  open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1053]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1053]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1053]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1053] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1043]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[18]->crossbar  clb.I[10]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1043]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1043]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1043]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1043] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7678]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open ble[1].out[0]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7678]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7678]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7678]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7678] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7661]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[1]->crossbar  open open open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7661]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7661]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7661]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7661] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1884" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open open open ble[3].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1884" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1884" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1884" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1884 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7680]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[2]->crossbar  clb.I[22]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7680]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7680]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7680]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7680] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1834" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open ble[7].out[0]->crossbar  open clb.I[21]->crossbar  ble[8].out[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1834" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1834" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1834" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1834 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7485]" instance="clb[39]" mode="clb">
		<inputs>
			<port name="I">[381] [254] [78] n_n315 n_n317 open open open open i_19_ n_n307 [521] [7443] open n_n391 open [446] [4] [422] n_n309 i_11_ [429] [272] [7274] [434] [7479] open open open n_n394 [1240] [404] i_24_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1241]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  clb.I[17]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1241]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1241]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1241]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1241] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1238]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[25]->crossbar  open clb.I[23]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1238]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1238]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1238]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1238] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1239]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[20]->crossbar  clb.I[22]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1239]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1239]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1239]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1239] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1293]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[19]->crossbar  open clb.I[10]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1293]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1293]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1293]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1293] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1290]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open ble[3].out[0]->crossbar  clb.I[18]->crossbar  clb.I[12]->crossbar  open clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1290]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1290]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1290]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1290] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1291]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[4]->crossbar  open clb.I[29]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1291]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1291]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1291]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1291] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7445]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[5].out[0]->crossbar  open clb.I[4]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7445]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7445]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7445]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7445] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1242]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open open clb.I[14]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1242]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1242]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1242]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1242] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7483]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  ble[7].out[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7483]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7483]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7483]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7483] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7485]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7485]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7485]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7485]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7485] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7247]" instance="clb[40]" mode="clb">
		<inputs>
			<port name="I">open i_35_ [1726] [600] open [246] [634] [601] open n_n269 n_n263 n_n620 [6926] open i_37_ [1738] open n_n1305 open [492] [267] [248] [632] open open [41] [458] open open [6930] n_n1295 i_34_ n_n1216 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[6927]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  clb.I[31]->crossbar  clb.I[14]->crossbar  open clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6927]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6927]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6927]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6927] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6931]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[12]->crossbar  clb.I[11]->crossbar  ble[0].out[0]->crossbar  open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6931]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6931]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6931]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6931] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6936]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  open open open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6936]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6936]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6936]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6936] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6941]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[9]->crossbar  open clb.I[10]->crossbar  open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6941]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6941]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6941]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6941] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6935]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open clb.I[14]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6935]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6935]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6935]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6935] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6942]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  ble[4].out[0]->crossbar  open ble[3].out[0]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6942]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6942]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6942]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6942] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6933]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open open clb.I[3]->crossbar  ble[1].out[0]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6933]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6933]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6933]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6933] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6934]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6934]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6934]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6934]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6934] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6943]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[21]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6943]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6943]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6943]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6943] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7247]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7247]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7247]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7247]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7247] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1583" instance="clb[41]" mode="clb">
		<inputs>
			<port name="I">n_n1213 n_n1404 [7491] n_n1326 [6947] open [245] [124] open n_n1369 n_n1315 [441] n_n1406 i_25_ i_28_ open open open open n_n1263 i_31_ [355] [550] i_32_ open open open open open n_n1443 [132] i_33_ i_30_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[277]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  clb.I[32]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[277]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[277]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[277]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[277] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8056]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[20]->crossbar  clb.I[23]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8056]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8056]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8056]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8056] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[129]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  open open ble[1].out[0]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[129]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[129]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[129]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[129] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8057]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  open open clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8057]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8057]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8057]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8057] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[130]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[130]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[130]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[130]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[130] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[133]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[0]->crossbar  open clb.I[2]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[133]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[133]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[133]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[133] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[134]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[134]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[134]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[134]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[134] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8062]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open ble[6].out[0]->crossbar  clb.I[30]->crossbar  ble[4].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8062]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8062]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8062]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8062] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8061]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  open open clb.I[21]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8061]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8061]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8061]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8061] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1583" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[8].out[0]->crossbar  open open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1583" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1583" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1583" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1583 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7256]" instance="clb[42]" mode="clb">
		<inputs>
			<port name="I">[1750] [6917] [6880] [431] open n_n1278 open [1768] open n_n21 [1753] i_16_ i_32_ n_n26 [1767] open i_14_ open n_n180 open open [233] [1756] open open open [606] [1746] [508] [492] [1757] i_9_ i_37_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[6901]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open clb.I[32]->crossbar  clb.I[31]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6901]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6901]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6901]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6901] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6910]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[16]->crossbar  open open clb.I[11]->crossbar  open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6910]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6910]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6910]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6910] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6912]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[5]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6912]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6912]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6912]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6912] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1748]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[9]->crossbar  open ble[1].out[0]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1748]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1748]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1748]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1748] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1749]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open clb.I[9]->crossbar  open clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1749]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1749]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1749]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1749] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1747]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[0]->crossbar  open open ble[3].out[0]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1747]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1747]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1747]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1747] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6919]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[0].out[0]->crossbar  open open clb.I[28]->crossbar  clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6919]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6919]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6919]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6919] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1758]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[29]->crossbar  open open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1758]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1758]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1758]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1758] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6898]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  ble[7].out[0]->crossbar  clb.I[21]->crossbar  open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6898]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6898]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6898]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6898] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7256]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7256]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7256]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7256]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7256] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1818" instance="clb[43]" mode="clb">
		<inputs>
			<port name="I">[96] [1112] [7618] open open [1097] [7631] open [7640] i_14_ i_13_ [214] [1095] open [7609] open [1081] n_n1519 [7619] i_24_ n_n1892 [1125] [7615] open open open open open [95] [1135] [1132] n_n1896 [1080] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7642]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[16]->crossbar  clb.I[8]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7642]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7642]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7642]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7642] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7632]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  open clb.I[12]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7632]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7632]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7632]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7632] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1837" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open open clb.I[20]->crossbar  clb.I[6]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1837" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1837" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1837" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1837 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1121]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[9]->crossbar  open clb.I[10]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1121]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1121]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1121]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1121] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1114]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[17]->crossbar  ble[3].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1114]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1114]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1114]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1114] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1113]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[0]->crossbar  clb.I[2]->crossbar  open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1113]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1113]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1113]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1113] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7621]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open ble[4].out[0]->crossbar  open open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7621]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7621]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7621]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7621] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7622]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open clb.I[29]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7622]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7622]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7622]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7622] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1889" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open clb.I[21]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1889" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1889" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1889" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1889 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1818" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[2].out[0]->crossbar  open open ble[0].out[0]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1818" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1818" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1818" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1818 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1573" instance="clb[44]" mode="clb">
		<inputs>
			<port name="I">i_36_ n_n1441 n_n712 [77] [7831] n_n269 [7827] [8031] [8022] n_n1408 n_n916 n_n1375 n_n1141 [7828] n_n1263 open open [7898] [8021] n_n1288 [79] [161] [8028] n_n820 n_n1489 open n_n1251 [227] open open i_2_ n_n1089 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[723]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  open open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[723]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[723]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[723]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[723] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[160]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[27]->crossbar  open clb.I[24]->crossbar  clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[160]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[160]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[160]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[160] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[158]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[23]->crossbar  clb.I[14]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[158]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[158]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[158]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[158] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8036]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open clb.I[20]->crossbar  ble[1].out[0]->crossbar  open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8036]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8036]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8036]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8036] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[724]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  open open clb.I[6]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[724]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[724]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[724]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[724] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8029]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[9]->crossbar  clb.I[0]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8029]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8029]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8029]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8029] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8030]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  open open clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8030]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8030]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8030]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8030] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8035]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  open open ble[0].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8035]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8035]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8035]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8035] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8037]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8037]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8037]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8037]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8037] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1573" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  ble[3].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1573" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1573" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1573" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1573 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1303" instance="clb[45]" mode="clb">
		<inputs>
			<port name="I">i_6_ i_36_ open i_13_ [65] n_n1400 [7959] open open [7958] n_n1314 [7960] open open i_2_ open [7957] n_n1375 n_n820 [424] [427] i_8_ n_n1141 open open n_n825 open open open n_n1322 i_7_ [417] [385] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7963]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  clb.I[16]->crossbar  open clb.I[9]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7963]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7963]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7963]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7963] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7964]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[5]->crossbar  clb.I[17]->crossbar  open open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7964]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7964]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7964]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7964] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[439]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open clb.I[22]->crossbar  open open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[439]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[439]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[439]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[439] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7965]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[17]->crossbar  open open clb.I[19]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7965]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7965]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7965]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7965] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1575" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  open ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1575" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1575" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1575" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1575 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7961]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[1]->crossbar  clb.I[25]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7961]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7961]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7961]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7961] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[412]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[4]->crossbar  clb.I[3]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[412]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[412]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[412]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[412] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[517]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  ble[8].out[0]->crossbar  clb.I[18]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[517]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[517]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[517]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[517] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[13]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[21]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[13]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[13]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[13]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[13] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1303" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1303" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1303" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1303" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1303 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1835" instance="clb[46]" mode="clb">
		<inputs>
			<port name="I">open [1024] n_n1523 [7689] [7706] [7266] [7691] [1021] open [345] [1015] n_n1439 open [1014] i_2_ open open n_n1422 n_n1459 n_n1437 [7308] i_38_ [7690] open n_n1504 open open [1023] [1020] [7705] [1002] n_n1438 n_n1423 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1017]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  open clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1017]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1017]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1017]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1017] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7696]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open ble[0].out[0]->crossbar  open clb.I[19]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7696]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7696]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7696]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7696] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1011]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[6]->crossbar  open open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1011]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1011]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1011]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1011] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1010]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  open clb.I[22]->crossbar  open clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1010]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1010]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1010]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1010] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1012]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[24]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1012]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1012]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1012]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1012] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7699]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7699]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7699]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7699]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7699] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7708]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[1]->crossbar  clb.I[4]->crossbar  open open clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7708]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7708]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7708]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7708] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1019]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  clb.I[28]->crossbar  open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1019]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1019]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1019]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1019] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1887" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  open ble[5].out[0]->crossbar  clb.I[21]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1887" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1887" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1887" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1887 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1835" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[29]->crossbar  ble[6].out[0]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1835" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1835" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1835" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1835 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1563" instance="clb[47]" mode="clb">
		<inputs>
			<port name="I">n_n1369 [500] i_34_ [312] open [483] n_n329 [7870] open [265] [67] i_14_ n_n461 [411] n_n437 open open n_n1307 n_n195 n_n1404 [307] i_36_ [384] [7819] n_n1100 open i_35_ n_n576 n_n1128 n_n242 n_n458 i_32_ [267] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7868]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open open clb.I[31]->crossbar  clb.I[17]->crossbar  clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7868]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7868]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7868]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7868] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7869]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[2]->crossbar  open open clb.I[26]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7869]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7869]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7869]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7869] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[868]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  clb.I[23]->crossbar  clb.I[12]->crossbar  open clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[868]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[868]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[868]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[868] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7875]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[5]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7875]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7875]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7875]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7875] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[863]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[9]->crossbar  ble[2].out[0]->crossbar  open clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[863]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[863]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[863]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[863] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7867]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  open open clb.I[0]->crossbar  open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7867]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7867]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7867]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7867] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7874]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open open ble[5].out[0]->crossbar  clb.I[1]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7874]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7874]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7874]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7874] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7871]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open clb.I[30]->crossbar  clb.I[29]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7871]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7871]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7871]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7871] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[864]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  ble[7].out[0]->crossbar  ble[0].out[0]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[864]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[864]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[864]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[864] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1563" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[8].out[0]->crossbar  ble[6].out[0]->crossbar  open open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1563" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1563" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1563" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1563 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1571" instance="clb[48]" mode="clb">
		<inputs>
			<port name="I">i_13_ [265] [295] i_36_ n_n363 i_32_ [7947] [67] i_29_ n_n269 n_n263 n_n1404 [202] n_n1397 n_n1092 open open open open [273] i_14_ [7946] i_16_ n_n1406 [79] [8008] [245] n_n984 [256] [7827] n_n620 n_n1408 i_28_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[8006]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[32]->crossbar  clb.I[8]->crossbar  open clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8006]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8006]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8006]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8006] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[172]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[29]->crossbar  clb.I[27]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[172]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[172]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[172]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[172] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[178]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[14]->crossbar  clb.I[13]->crossbar  open clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[178]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[178]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[178]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[178] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8014]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  clb.I[6]->crossbar  open clb.I[20]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8014]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8014]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8014]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8014] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8007]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8007]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8007]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8007]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8007] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[176]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[176]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[176]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[176]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[176] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[174]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  ble[4].out[0]->crossbar  open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[174]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[174]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[174]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[174] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8016]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open open clb.I[30]->crossbar  ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8016]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8016]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8016]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8016] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[177]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open open clb.I[22]->crossbar  open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[177]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[177]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[177]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[177] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1571" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1571" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1571" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1571" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1571 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1213" instance="clb[49]" mode="clb">
		<inputs>
			<port name="I">n_n1425 [44] open open i_31_ i_28_ i_17_ open open i_29_ i_14_ open open open i_13_ open open i_34_ i_32_ i_12_ i_16_ i_23_ i_30_ open open open open open open i_24_ i_26_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open open open open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[29]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  clb.I[6]->crossbar  clb.I[20]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[29]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[29]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[29]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[29] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6984]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[22]->crossbar  clb.I[5]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6984]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6984]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6984]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6984] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7027]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[6]->crossbar  clb.I[19]->crossbar  open clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7027]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7027]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7027]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7027] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[398]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open ble[1].out[0]->crossbar  clb.I[4]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[398]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[398]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[398]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[398] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7026]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7026]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7026]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7026]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7026] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1663]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  clb.I[17]->crossbar  clb.I[0]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1663]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1663]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1663]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1663] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1665]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  clb.I[1]->crossbar  open open ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1665]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1665]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1665]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1665] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[803]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  open open ble[3].out[0]->crossbar  ble[5].out[0]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[803]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[803]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[803]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[803] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[54]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open open clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[54]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[54]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[54]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[54] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1213" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[29]->crossbar  open clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1213" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1213" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1213" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1213 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1577" instance="clb[50]" mode="clb">
		<inputs>
			<port name="I">open i_16_ n_n1511 open i_23_ [7997] open open n_n1375 i_34_ i_33_ [7802] open n_n1285 [184] open n_n1314 n_n1216 n_n1384 n_n1092 [687] [7803] [10] open open open open [189] [7994] [74] i_21_ n_n1315 n_n1504 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[187]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[8]->crossbar  clb.I[31]->crossbar  clb.I[16]->crossbar  clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[187]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[187]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[187]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[187] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[183]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[22]->crossbar  clb.I[31]->crossbar  clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[183]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[183]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[183]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[183] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[185]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[185]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[185]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[185]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[185] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7999]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[9]->crossbar  clb.I[4]->crossbar  open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7999]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7999]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7999]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7999] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[191]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[17]->crossbar  open open open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[191]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[191]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[191]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[191] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[190]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  open open clb.I[2]->crossbar  open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[190]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[190]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[190]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[190] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[688]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  open open clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[688]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[688]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[688]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[688] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8003]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[28]->crossbar  clb.I[29]->crossbar  open open ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8003]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8003]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8003]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8003] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8002]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  open open ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8002]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8002]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8002]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8002] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1577" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  ble[6].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1577" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1577" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1577" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1577 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1702" instance="clb[51]" mode="clb">
		<inputs>
			<port name="I">[44] [484] [7212] [489] [243] n_n1241 [7208] open open [7214] i_13_ n_n1397 open [7215] open open i_37_ n_n152 n_n1441 [223] n_n1322 [1507] [1508] [272] [7216] [6899] [224] open open [721] n_n1408 n_n1258 i_35_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7219]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[16]->crossbar  clb.I[18]->crossbar  open clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7219]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7219]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7219]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7219] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1492]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[23]->crossbar  open clb.I[24]->crossbar  open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1492]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1492]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1492]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1492] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7210]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[6]->crossbar  clb.I[20]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7210]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7210]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7210]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7210] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7221]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  open open ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7221]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7221]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7221]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7221] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1491]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[17]->crossbar  open clb.I[13]->crossbar  open clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1491]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1491]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1491]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1491] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7218]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  open clb.I[0]->crossbar  clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7218]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7218]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7218]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7218] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1495]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[0].out[0]->crossbar  open open open clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1495]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1495]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1495]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1495] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1493]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open clb.I[29]->crossbar  clb.I[30]->crossbar  open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1493]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1493]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1493]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1493] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1490]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open clb.I[21]->crossbar  clb.I[2]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1490]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1490]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1490]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1490] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1702" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[4].out[0]->crossbar  open open ble[3].out[0]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1702" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1702" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1702" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1702 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1705" instance="clb[52]" mode="clb">
		<inputs>
			<port name="I">i_37_ i_35_ n_n245 [1514] open n_n458 n_n1144 open open i_14_ [248] n_n242 [48] n_n1307 n_n841 [222] open [334] open [221] [710] i_34_ i_33_ [7189] open open i_16_ open open [268] [7162] n_n1375 n_n1400 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7190]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  open clb.I[32]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7190]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7190]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7190]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7190] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7191]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  open clb.I[23]->crossbar  clb.I[14]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7191]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7191]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7191]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7191] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[708]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open open clb.I[12]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[708]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[708]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[708]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[708] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1511]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  ble[1].out[0]->crossbar  open clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1511]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1511]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1511]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1511] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7185]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[9]->crossbar  clb.I[26]->crossbar  open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7185]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7185]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7185]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7185] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7187]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7187]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7187]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7187]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7187] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1509]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  ble[5].out[0]->crossbar  open ble[4].out[0]->crossbar  open clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1509]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1509]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1509]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1509] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7192]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[29]->crossbar  open ble[6].out[0]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7192]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7192]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7192]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7192] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7188]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[21]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7188]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7188]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7188]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7188] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1705" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1705" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1705" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1705" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1705 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7881]" instance="clb[53]" mode="clb">
		<inputs>
			<port name="I">n_n1307 [221] n_n1408 open open n_n1216 [80] n_n437 open i_36_ n_n1322 n_n1133 n_n839 i_35_ open open n_n916 open i_34_ n_n1018 n_n1128 i_13_ [223] open open open open open open [41] n_n195 n_n1375 n_n1400 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7189]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7189]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7189]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7189]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7189] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[86]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  open open clb.I[13]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[86]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[86]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[86]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[86] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[483]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  clb.I[5]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[483]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[483]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[483]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[483] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[500]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[19]->crossbar  open clb.I[20]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[500]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[500]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[500]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[500] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7878]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[18]->crossbar  open clb.I[9]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7878]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7878]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7878]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7878] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[495]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open clb.I[2]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[495]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[495]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[495]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[495] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[543]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open ble[0].out[0]->crossbar  clb.I[1]->crossbar  ble[5].out[0]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[543]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[543]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[543]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[543] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7879]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open open ble[3].out[0]->crossbar  clb.I[7]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7879]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7879]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7879]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7879] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[849]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  clb.I[21]->crossbar  open open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[849]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[849]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[849]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[849] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7881]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  ble[7].out[0]->crossbar  open open ble[8].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7881]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7881]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7881]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7881] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1581" instance="clb[54]" mode="clb">
		<inputs>
			<port name="I">i_33_ i_31_ n_n1312 [80] open n_n1472 [516] open open i_16_ i_12_ n_n1147 [6996] [7791] n_n1315 open n_n1141 [7243] i_13_ [432] n_n1390 n_n1404 [82] n_n1263 open n_n1322 open open open i_34_ [7811] n_n1285 n_n1314 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[536]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[536]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[536]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[536]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[536] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[535]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[25]->crossbar  clb.I[23]->crossbar  open open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[535]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[535]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[535]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[535] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[919]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[13]->crossbar  open clb.I[11]->crossbar  open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[919]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[919]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[919]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[919] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[918]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open open clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[918]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[918]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[918]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[918] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7813]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[2].out[0]->crossbar  clb.I[18]->crossbar  clb.I[6]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7813]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7813]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7813]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7813] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[920]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[0]->crossbar  open clb.I[2]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[920]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[920]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[920]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[920] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7810]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  open clb.I[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7810]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7810]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7810]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7810] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7812]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open ble[6].out[0]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7812]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7812]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7812]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7812] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[916]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open ble[5].out[0]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[916]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[916]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[916]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[916] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1581" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[3].out[0]->crossbar  ble[4].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1581" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1581" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1581" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1581 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[697]" instance="clb[55]" mode="clb">
		<inputs>
			<port name="I">n_n1278 [259] n_n1443 open open n_n1302 n_n1375 n_n1100 open i_34_ n_n1305 n_n1400 n_n301 open n_n1307 open open [41] [221] i_35_ n_n793 n_n458 n_n1258 open n_n1279 open open open open n_n1340 n_n1437 n_n853 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[367]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[31]->crossbar  open open clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[367]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[367]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[367]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[367] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[576]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[0].out[0]->crossbar  clb.I[18]->crossbar  open open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[576]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[576]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[576]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[576] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[384]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  open open clb.I[6]->crossbar  open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[384]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[384]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[384]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[384] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7167]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open clb.I[9]->crossbar  open clb.I[5]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7167]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7167]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7167]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7167] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7165]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7165]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7165]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7165]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7165] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1542]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[1]->crossbar  ble[3].out[0]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1542]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1542]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1542]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1542] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[698]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  open clb.I[17]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[698]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[698]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[698]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[698] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7166]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open clb.I[14]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7166]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7166]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7166]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7166] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7169]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  open ble[7].out[0]->crossbar  clb.I[21]->crossbar  open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7169]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7169]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7169]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7169] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[697]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[30]->crossbar  ble[6].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[697]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[697]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[697]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[697] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1579" instance="clb[56]" mode="clb">
		<inputs>
			<port name="I">n_n1511 i_14_ open [410] open i_12_ [13] [7798] open [7784] n_n1092 i_17_ [43] [260] [7802] open open open n_n1216 [7803] i_13_ n_n1404 [432] i_16_ n_n1315 [926] open open open n_n1326 n_n1438 n_n1323 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[263]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[11]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[263]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[263]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[263]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[263] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[532]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  ble[0].out[0]->crossbar  open open clb.I[24]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[532]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[532]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[532]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[532] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[533]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  open clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[533]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[533]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[533]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[533] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[928]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  ble[2].out[0]->crossbar  clb.I[19]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[928]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[928]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[928]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[928] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[925]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[18]->crossbar  open clb.I[13]->crossbar  open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[925]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[925]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[925]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[925] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7806]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open ble[1].out[0]->crossbar  clb.I[0]->crossbar  clb.I[25]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7806]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7806]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7806]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7806] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7807]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[23]->crossbar  open ble[3].out[0]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7807]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7807]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7807]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7807] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[924]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open clb.I[30]->crossbar  open open clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[924]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[924]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[924]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[924] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7808]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open open ble[4].out[0]->crossbar  clb.I[22]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7808]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7808]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7808]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7808] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1579" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1579" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1579" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1579" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1579 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1118" instance="clb[57]" mode="clb">
		<inputs>
			<port name="I">i_33_ open n_n1279 open i_35_ open open open i_22_ i_28_ i_25_ i_24_ open open open open open open i_31_ i_26_ open i_5_ i_6_ open i_38_ open open open open [223] i_8_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7286]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open clb.I[8]->crossbar  clb.I[24]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7286]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7286]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7286]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7286] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[61]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[11]->crossbar  open clb.I[9]->crossbar  open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[61]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[61]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[61]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[61] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[257]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open clb.I[11]->crossbar  open open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[257]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[257]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[257]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[257] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7265]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[9]->crossbar  clb.I[19]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7265]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7265]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7265]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7265] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[264]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open clb.I[4]->crossbar  open clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[264]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[264]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[264]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[264] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[388]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  open open clb.I[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[388]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[388]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[388]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[388] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7510]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[3].out[0]->crossbar  open open ble[4].out[0]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7510]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7510]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7510]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7510] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7512]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open ble[8].out[0]->crossbar  ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7512]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7512]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7512]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7512] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[50]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[2]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[50]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[50]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[50]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[50] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1118" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1118" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1118" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1118" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1118 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1400" instance="clb[58]" mode="clb">
		<inputs>
			<port name="I">i_17_ open open i_27_ open open open open open i_29_ open open i_32_ open open open open i_28_ i_34_ open open i_23_ open open open n_n358 n_n355 open open open i_24_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[643]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  ble[2].out[0]->crossbar  open ble[1].out[0]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[643]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[643]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[643]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[643] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[221]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[9]->crossbar  clb.I[17]->crossbar  open open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[221]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[221]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[221]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[221] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[48]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  clb.I[3]->crossbar  clb.I[17]->crossbar  open clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[48]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[48]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[48]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[48] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7174]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[17]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7174]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7174]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7174]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7174] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1225" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[17]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1225" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1225" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1225" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1225 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[273]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open ble[4].out[0]->crossbar  clb.I[21]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[273]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[273]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[273]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[273] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1018" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open open clb.I[3]->crossbar  open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1018" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1018" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1018" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1018 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1258" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[3]->crossbar  open open clb.I[0]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1258" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1258" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1258" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1258 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7997]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[0]->crossbar  open clb.I[30]->crossbar  open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7997]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7997]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7997]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7997] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1400" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open open open clb.I[30]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1400" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1400" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1400" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1400 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1369" instance="clb[59]" mode="clb">
		<inputs>
			<port name="I">open [202] i_36_ open i_37_ [7053] i_20_ open n_n1431 [10] n_n1274 open i_12_ open i_23_ open i_17_ open i_35_ i_8_ n_n1213 i_27_ i_24_ open i_0_ open open open open open i_26_ i_14_ i_16_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open ble[5].out[0]->clbouts  open open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7070]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[6]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7070]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7070]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7070]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7070] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7069]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[32]->crossbar  clb.I[6]->crossbar  open clb.I[31]->crossbar  open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7069]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7069]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7069]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7069] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1625]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  open open clb.I[5]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1625]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1625]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1625]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1625] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1623]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[8]->crossbar  open ble[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1623]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1623]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1623]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1623] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7072]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[4]->crossbar  open open clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7072]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7072]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7072]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7072] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1619]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1619]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1619]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1619]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1619] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1624]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  open clb.I[1]->crossbar  clb.I[8]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1624]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1624]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1624]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1624] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7068]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  open clb.I[30]->crossbar  clb.I[22]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7068]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7068]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7068]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7068] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[79]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[30]->crossbar  clb.I[21]->crossbar  clb.I[2]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[79]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[79]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[79]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[79] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1369" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[21]->crossbar  open open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1369" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1369" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1369" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1369 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1443" instance="clb[60]" mode="clb">
		<inputs>
			<port name="I">open n_n1406 open n_n1213 open open i_20_ open i_16_ n_n1368 i_23_ open open open open open open open n_n1369 i_21_ i_22_ i_13_ open open open open open open open i_17_ i_12_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7491]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[6]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7491]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7491]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7491]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7491] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7033]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open clb.I[20]->crossbar  open clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7033]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7033]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7033]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7033] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1657]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  clb.I[18]->crossbar  open ble[1].out[0]->crossbar  open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1657]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1657]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1657]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1657] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1033]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open clb.I[18]->crossbar  open clb.I[9]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1033]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1033]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1033]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1033] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[792]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[30]->crossbar  clb.I[29]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[792]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[792]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[792]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[792] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[541]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[29]->crossbar  open open clb.I[30]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[541]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[541]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[541]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[541] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1234]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[1]->crossbar  open open ble[7].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1234]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1234]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1234]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1234] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[539]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  open clb.I[8]->crossbar  open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[539]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[539]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[539]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[539] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[43]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[21]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[43]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[43]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[43]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[43] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1443" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  open clb.I[8]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1443" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1443" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1443" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1443 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1100" instance="clb[61]" mode="clb">
		<inputs>
			<port name="I">open i_20_ i_8_ i_17_ i_16_ open open open open i_13_ i_37_ open open open n_n1213 open open open i_14_ n_n1274 n_n1369 i_7_ i_6_ open open open open n_n460 n_n245 n_n1406 i_9_ [1559] [7137] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7143]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  clb.I[28]->crossbar  ble[3].out[0]->crossbar  clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7143]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7143]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7143]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7143] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[314]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  open clb.I[20]->crossbar  open ble[9].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[314]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[314]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[314]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[314] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7136]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  open open clb.I[19]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7136]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7136]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7136]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7136] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[664]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open ble[7].out[0]->crossbar  clb.I[18]->crossbar  open ble[2].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[664]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[664]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[664]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[664] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1568]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[7].out[0]->crossbar  clb.I[10]->crossbar  open open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1568]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1568]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1568]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1568] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7214]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open clb.I[14]->crossbar  open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7214]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7214]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7214]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7214] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n629" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[3]->crossbar  open open clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n629" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n629" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n629" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n629 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[233]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[29]->crossbar  clb.I[14]->crossbar  open open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[233]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[233]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[233]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[233] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6876]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open clb.I[2]->crossbar  clb.I[21]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6876]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6876]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6876]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6876] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1100" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1100" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1100" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1100" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1100 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1578" instance="clb[62]" mode="clb">
		<inputs>
			<port name="I">[7969] i_13_ n_n1374 i_16_ [301] n_n1390 n_n1375 [608] [339] open i_30_ n_n1089 [7787] n_n1216 n_n1141 open open n_n1387 [7971] n_n1147 [79] n_n1431 n_n1254 open n_n1202 i_31_ [7784] open open n_n1213 n_n984 n_n1263 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[234]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[18]->crossbar  clb.I[13]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[234]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[234]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[234]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[234] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[350]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[14]->crossbar  clb.I[13]->crossbar  open clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[350]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[350]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[350]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[350] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[336]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[12]->crossbar  clb.I[5]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[336]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[336]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[336]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[336] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[304]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  open clb.I[22]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[304]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[304]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[304]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[304] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7968]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[25]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7968]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7968]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7968]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7968] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7978]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[4].out[0]->crossbar  open clb.I[0]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7978]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7978]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7978]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7978] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7981]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  clb.I[8]->crossbar  open clb.I[3]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7981]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7981]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7981]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7981] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7979]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open clb.I[30]->crossbar  clb.I[7]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7979]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7979]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7979]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7979] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7980]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open ble[3].out[0]->crossbar  open ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7980]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7980]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7980]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7980] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1578" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  ble[8].out[0]->crossbar  open open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1578" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1578" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1578" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1578 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1852" instance="clb[63]" mode="clb">
		<inputs>
			<port name="I">[61] [404] open open [231] i_32_ i_29_ n_n706 open n_n1523 n_n1458 [429] open [226] n_n1419 open i_35_ n_n1466 [521] [4] open [297] i_28_ open i_24_ open open n_n1302 [7274] n_n416 i_31_ i_38_ i_34_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[271]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[16]->crossbar  open clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[271]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[271]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[271]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[271] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7447]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[6]->crossbar  clb.I[5]->crossbar  open clb.I[22]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7447]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7447]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7447]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7447] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7448]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[22]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7448]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7448]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7448]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7448] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1288]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open clb.I[19]->crossbar  clb.I[9]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1288]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1288]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1288]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1288] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1289]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[4]->crossbar  clb.I[18]->crossbar  open open clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1289]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1289]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1289]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1289] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7446]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[0]->crossbar  open clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7446]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7446]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7446]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7446] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1284]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open open clb.I[18]->crossbar  ble[5].out[0]->crossbar  clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1284]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1284]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1284]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1284] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1286]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[27]->crossbar  clb.I[29]->crossbar  open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1286]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1286]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1286]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1286] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7452]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open ble[6].out[0]->crossbar  clb.I[21]->crossbar  ble[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7452]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7452]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7452]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7452] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1852" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[30]->crossbar  ble[3].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1852" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1852" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1852" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1852 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1574" instance="clb[64]" mode="clb">
		<inputs>
			<port name="I">i_14_ i_13_ n_n1375 [7946] [7947] n_n1258 [227] [299] open i_2_ i_36_ [7949] n_n1443 n_n1397 n_n1092 open open i_31_ open n_n825 [10] n_n1429 [478] n_n1406 [86] [517] n_n1315 [263] n_n1323 [65] [342] [43] i_30_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7941]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[17]->crossbar  clb.I[32]->crossbar  clb.I[24]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7941]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7941]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7941]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7941] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[572]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open open clb.I[28]->crossbar  clb.I[27]->crossbar  clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[572]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[572]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[572]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[572] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[471]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[12]->crossbar  clb.I[23]->crossbar  open clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[471]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[471]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[471]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[471] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[469]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[11]->crossbar  open open clb.I[20]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[469]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[469]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[469]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[469] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7945]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open clb.I[10]->crossbar  open clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7945]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7945]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7945]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7945] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[451]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  open ble[4].out[0]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[451]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[451]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[451]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[451] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7954]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  open open clb.I[1]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7954]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7954]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7954]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7954] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7952]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  open open clb.I[30]->crossbar  clb.I[7]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7952]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7952]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7952]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7952] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7953]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[21]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7953]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7953]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7953]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7953] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1574" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[5].out[0]->crossbar  ble[8].out[0]->crossbar  open open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1574" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1574" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1574" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1574 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7172]" instance="clb[65]" mode="clb">
		<inputs>
			<port name="I">i_13_ i_32_ n_n504 n_n1306 open n_n1429 open open open n_n1369 i_6_ open n_n460 open n_n1144 open open i_33_ i_37_ i_12_ i_5_ [222] i_0_ open open [6885] open i_4_ open i_16_ [508] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7161]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[20]->crossbar  clb.I[27]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7161]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7161]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7161]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7161] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[470]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[17]->crossbar  clb.I[5]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[470]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[470]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[470]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[470] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7160]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open clb.I[20]->crossbar  clb.I[27]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7160]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7160]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7160]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7160] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7159]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[10]->crossbar  open clb.I[19]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7159]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7159]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7159]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7159] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1539]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open ble[3].out[0]->crossbar  open clb.I[25]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1539]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1539]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1539]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1539] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7163]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[18]->crossbar  clb.I[0]->crossbar  clb.I[17]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7163]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7163]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7163]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7163] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1535]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[3]->crossbar  ble[0].out[0]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1535]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1535]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1535]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1535] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7158]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open clb.I[0]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7158]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7158]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7158]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7158] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1534]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[2].out[0]->crossbar  open clb.I[21]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1534]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1534]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1534]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1534] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7172]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  open open ble[6].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7172]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7172]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7172]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7172] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1441" instance="clb[66]" mode="clb">
		<inputs>
			<port name="I">i_22_ i_32_ i_21_ i_31_ open open open open open i_29_ n_n1523 open open open i_14_ open open i_24_ i_12_ n_n1251 i_20_ i_28_ i_26_ i_13_ open i_17_ open open open i_30_ i_27_ i_34_ open </port>
		</inputs>
		<outputs>
			<port name="O">open open open ble[3].out[0]->clbouts  open open open open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7639]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[17]->crossbar  clb.I[31]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7639]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7639]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7639]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7639] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[740]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open open open clb.I[20]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[740]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[740]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[740]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[740] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[739]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open clb.I[10]->crossbar  ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[739]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[739]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[739]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[739] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7640]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[21]->crossbar  open clb.I[9]->crossbar  open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7640]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7640]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7640]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7640] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1077]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open clb.I[17]->crossbar  clb.I[3]->crossbar  open clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1077]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1077]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1077]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1077] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7638]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  open clb.I[17]->crossbar  open clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7638]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7638]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7638]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7638] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[741]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open open clb.I[3]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[741]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[741]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[741]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[741] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1070]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  ble[4].out[0]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1070]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1070]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1070]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1070] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[58]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open open clb.I[21]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[58]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[58]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[58]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[58] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1441" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[22]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1441" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1441" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1441" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1441 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1580" instance="clb[67]" mode="clb">
		<inputs>
			<port name="I">n_n1216 i_7_ [7791] i_8_ [260] n_n1314 n_n1322 n_n1489 open n_n1472 n_n1092 [7243] i_13_ i_16_ [410] n_n1263 open n_n1141 n_n1390 n_n1089 n_n1438 [79] [7782] i_14_ open [937] open open open open [7784] open [516] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[939]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[19]->crossbar  clb.I[9]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[939]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[939]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[939]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[939] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7794]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[32]->crossbar  open clb.I[23]->crossbar  open clb.I[13]->crossbar  clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7794]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7794]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7794]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7794] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7795]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[14]->crossbar  clb.I[12]->crossbar  ble[0].out[0]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7795]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7795]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7795]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7795] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[530]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[6]->crossbar  open clb.I[17]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[530]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[530]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[530]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[530] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[933]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[20]->crossbar  clb.I[10]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[933]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[933]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[933]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[933] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7793]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open ble[3].out[0]->crossbar  ble[4].out[0]->crossbar  clb.I[0]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7793]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7793]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7793]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7793] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[940]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open clb.I[1]->crossbar  open clb.I[7]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[940]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[940]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[940]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[940] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[941]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[17]->crossbar  open clb.I[7]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[941]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[941]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[941]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[941] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[935]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open ble[6].out[0]->crossbar  clb.I[21]->crossbar  ble[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[935]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[935]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[935]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[935] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1580" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[2].out[0]->crossbar  ble[5].out[0]->crossbar  open open ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1580" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1580" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1580" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1580 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[8096]" instance="clb[68]" mode="clb">
		<inputs>
			<port name="I">[44] [498] [8084] [522] [7774] open i_21_ [568] open [950] i_8_ [22] [338] [8091] [7749] open open [8090] open i_36_ i_35_ [462] [34] open open [420] open open open [232] [945] [105] [107] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[101]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[32]->crossbar  clb.I[31]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[101]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[101]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[101]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[101] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[102]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[12]->crossbar  open open clb.I[21]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[102]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[102]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[102]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[102] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8094]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  open open clb.I[6]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8094]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8094]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8094]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8094] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7772]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  open open open clb.I[19]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7772]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7772]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7772]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7772] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7773]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  ble[3].out[0]->crossbar  open clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7773]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7773]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7773]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7773] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[942]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  ble[4].out[0]->crossbar  open clb.I[29]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[942]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[942]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[942]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[942] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[943]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[1]->crossbar  clb.I[4]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[943]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[943]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[943]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[943] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7781]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  open ble[6].out[0]->crossbar  clb.I[7]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7781]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7781]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7781]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7781] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8093]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8093]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8093]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8093]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8093] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8096]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8096]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8096]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8096]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8096] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1558" instance="clb[69]" mode="clb">
		<inputs>
			<port name="I">[373] n_n177 [547] n_n178 open [272] [273] open open [1766] n_n1397 n_n1216 n_n1307 n_n1100 [6928] open [969] [7750] n_n130 n_n1258 n_n916 i_35_ [463] open [261] n_n129 [44] [7749] open i_14_ i_36_ [232] [431] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7751]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  clb.I[16]->crossbar  clb.I[32]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7751]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7751]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7751]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7751] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[960]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open open ble[0].out[0]->crossbar  clb.I[27]->crossbar  clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[960]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[960]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[960]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[960] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7757]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[12]->crossbar  open clb.I[13]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7757]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7757]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7757]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7757] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[968]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  clb.I[10]->crossbar  open clb.I[19]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[968]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[968]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[968]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[968] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[967]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  open clb.I[25]->crossbar  clb.I[9]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[967]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[967]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[967]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[967] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[966]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[0]->crossbar  open open open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[966]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[966]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[966]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[966] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[965]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open open ble[2].out[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[965]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[965]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[965]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[965] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[548]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open open ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[548]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[548]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[548]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[548] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[961]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[22]->crossbar  open clb.I[2]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[961]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[961]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[961]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[961] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1558" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  ble[7].out[0]->crossbar  open ble[8].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1558" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1558" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1558" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1558 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1576" instance="clb[70]" mode="clb">
		<inputs>
			<port name="I">i_14_ n_n1375 i_16_ n_n1504 n_n1285 open n_n1459 n_n1322 open n_n1431 n_n1263 n_n1441 [258] n_n1390 [7105] [7986] open n_n1400 [79] n_n1254 n_n1315 [192] n_n880 open open open open open open open [301] open n_n1089 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[197]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[32]->crossbar  clb.I[19]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[197]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[197]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[197]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[197] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[200]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  open clb.I[14]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[200]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[200]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[200]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[200] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[201]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[11]->crossbar  open open clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[201]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[201]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[201]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[201] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[195]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  ble[2].out[0]->crossbar  open clb.I[22]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[195]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[195]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[195]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[195] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[198]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[1]->crossbar  clb.I[20]->crossbar  clb.I[3]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[198]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[198]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[198]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[198] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7991]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  open clb.I[0]->crossbar  ble[4].out[0]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7991]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7991]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7991]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7991] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[194]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[7]->crossbar  open clb.I[3]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[194]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[194]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[194]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[194] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7990]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  open open clb.I[17]->crossbar  clb.I[1]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7990]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7990]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7990]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7990] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7989]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[21]->crossbar  ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7989]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7989]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7989]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7989] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1576" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[8].out[0]->crossbar  open open ble[5].out[0]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1576" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1576" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1576" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1576 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1408" instance="clb[71]" mode="clb">
		<inputs>
			<port name="I">open i_16_ open open i_23_ [372] open open open i_24_ i_34_ open open open n_n1396 open open n_n1489 [340] i_30_ i_22_ i_14_ i_32_ open open open open i_31_ [6958] i_12_ i_17_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[127]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open open open ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[127]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[127]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[127]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[127] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7029]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[22]->crossbar  open open clb.I[20]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7029]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7029]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7029]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7029] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7682]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[9]->crossbar  open clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7682]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7682]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7682]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7682] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[112]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[17]->crossbar  open clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[112]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[112]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[112]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[112] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7936]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  ble[3].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7936]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7936]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7936]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7936] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[507]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open ble[6].out[0]->crossbar  open open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[507]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[507]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[507]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[507] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[546]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  clb.I[1]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[546]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[546]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[546]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[546] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open clb.I[29]->crossbar  clb.I[30]->crossbar  open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[10]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  open clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[10]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[10]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[10]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[10] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1408" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[21]->crossbar  open open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1408" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1408" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1408" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1408 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1559" instance="clb[72]" mode="clb">
		<inputs>
			<port name="I">n_n1375 i_13_ n_n787 [223] [373] [80] [86] open open [420] [455] [498] n_n1422 [522] [489] open open [7766] [363] i_14_ i_16_ [959] [232] n_n1443 open open open open open [484] i_36_ n_n180 n_n179 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[957]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[31]->crossbar  open open clb.I[17]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[957]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[957]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[957]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[957] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[953]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[6]->crossbar  clb.I[5]->crossbar  clb.I[11]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[953]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[953]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[953]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[953] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7763]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open clb.I[20]->crossbar  clb.I[22]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7763]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7763]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7763]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7763] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[955]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[10]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[955]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[955]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[955]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[955] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7771]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[18]->crossbar  ble[2].out[0]->crossbar  open ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7771]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7771]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7771]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7771] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7765]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open open clb.I[0]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7765]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7765]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7765]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7765] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[958]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open open open clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[958]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[958]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[958]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[958] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[956]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  open clb.I[14]->crossbar  open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[956]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[956]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[956]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[956] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[566]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  clb.I[21]->crossbar  ble[6].out[0]->crossbar  open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[566]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[566]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[566]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[566] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1559" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open open ble[4].out[0]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1559" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1559" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1559" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1559 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n841" instance="clb[73]" mode="clb">
		<inputs>
			<port name="I">i_11_ n_n18 i_5_ n_n21 n_n245 open n_n1408 open open n_n1318 [361] i_4_ i_0_ n_n460 [6885] open open open [10] [353] n_n1369 i_8_ i_6_ open open open open open open i_3_ i_9_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open ble[4].out[0]->clbouts  open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n26" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open clb.I[12]->crossbar  open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n26" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n26" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n26" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n26 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6889]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[20]->crossbar  open clb.I[6]->crossbar  clb.I[14]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6889]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6889]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6889]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6889] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[604]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[4]->crossbar  open ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[604]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[604]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[604]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[604] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1759]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open open open open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1759]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1759]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1759]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1759] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1757]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  ble[6].out[0]->crossbar  clb.I[9]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1757]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1757]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1757]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1757] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6894]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  clb.I[0]->crossbar  open open ble[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6894]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6894]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6894]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6894] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[603]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[603]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[603]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[603]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[603] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6892]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[12]->crossbar  clb.I[11]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6892]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6892]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6892]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6892] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6891]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[21]->crossbar  clb.I[2]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6891]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6891]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6891]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6891] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n841" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n841" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n841" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n841" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n841 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7142]" instance="clb[74]" mode="clb">
		<inputs>
			<port name="I">open n_n1369 i_14_ n_n1274 n_n1368 i_13_ i_16_ open open n_n245 i_34_ [44] [6899] i_32_ n_n839 open open open i_35_ n_n1216 n_n1305 i_10_ n_n1408 open n_n841 open open open i_37_ [1768] [1767] n_n853 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7152]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open clb.I[31]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7152]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7152]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7152]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7152] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6939]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open clb.I[13]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6939]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6939]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6939]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6939] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[88]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open clb.I[12]->crossbar  open open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[88]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[88]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[88]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[88] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[663]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[21]->crossbar  clb.I[6]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[663]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[663]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[663]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[663] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7139]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  open clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7139]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7139]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7139]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7139] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7134]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[9]->crossbar  clb.I[18]->crossbar  open clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7134]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7134]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7134]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7134] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7135]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open clb.I[3]->crossbar  clb.I[1]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7135]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7135]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7135]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7135] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7140]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  open ble[1].out[0]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7140]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7140]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7140]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7140] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7141]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[6].out[0]->crossbar  open ble[5].out[0]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7141]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7141]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7141]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7141] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7142]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[4].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7142]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7142]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7142]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7142] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1719" instance="clb[75]" mode="clb">
		<inputs>
			<port name="I">[6947] n_n1443 i_14_ open [6958] i_2_ i_16_ i_7_ open n_n1369 n_n1274 open i_12_ open i_37_ open open n_n1438 n_n1406 n_n1368 i_13_ [1717] [1721] i_17_ n_n1396 [245] open open n_n1326 i_34_ [1715] i_23_ n_n1439 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1722]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[32]->crossbar  open clb.I[17]->crossbar  open clb.I[31]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1722]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1722]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1722]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1722] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[629]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open open clb.I[6]->crossbar  clb.I[23]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[629]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[629]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[629]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[629] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6973]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  open clb.I[20]->crossbar  open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6973]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6973]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6973]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6973] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1718]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[19]->crossbar  open open clb.I[10]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1718]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1718]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1718]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1718] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[630]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  clb.I[18]->crossbar  open clb.I[24]->crossbar  clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[630]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[630]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[630]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[630] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1719]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open ble[1].out[0]->crossbar  clb.I[0]->crossbar  open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1719]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1719]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1719]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1719] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6977]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open ble[3].out[0]->crossbar  open clb.I[1]->crossbar  ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6977]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6977]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6977]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6977] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6971]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open clb.I[29]->crossbar  open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6971]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6971]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6971]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6971] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1716]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  open ble[7].out[0]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1716]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1716]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1716]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1716] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1719" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open ble[6].out[0]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1719" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1719" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1719" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1719 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7462]" instance="clb[76]" mode="clb">
		<inputs>
			<port name="I">i_35_ open n_n371 n_n1305 open n_n284 i_29_ [422] open i_24_ i_28_ open open open open open open open i_38_ i_26_ i_25_ n_n372 n_n294 open open open open open open open [434] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7377]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[6]->crossbar  clb.I[0]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7377]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7377]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7377]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7377] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[71]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  clb.I[6]->crossbar  open clb.I[10]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[71]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[71]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[71]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[71] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1497" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  open open open clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1497" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1497" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1497" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1497 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[395]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open ble[1].out[0]->crossbar  clb.I[9]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[395]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[395]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[395]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[395] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[330]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  ble[1].out[0]->crossbar  open clb.I[9]->crossbar  open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[330]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[330]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[330]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[330] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[12]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[18]->crossbar  open clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[12]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[12]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[12]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[12] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[254]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  open clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[254]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[254]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[254]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[254] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1271]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  ble[1].out[0]->crossbar  open ble[5].out[0]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1271]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1271]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1271]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1271] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[676]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[22]->crossbar  open clb.I[2]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[676]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[676]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[676]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[676] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7462]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[8].out[0]->crossbar  open open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7462]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7462]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7462]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7462] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7652]" instance="clb[77]" mode="clb">
		<inputs>
			<port name="I">n_n1197 n_n1278 n_n1279 [7492] [7647] i_38_ i_2_ open open n_n1478 i_9_ i_24_ i_22_ [7276] open [78] [519] i_35_ open n_n1425 n_n1179 i_8_ i_10_ open open open open open open open [70] open i_30_ </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1066]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[17]->crossbar  clb.I[32]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1066]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1066]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1066]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1066] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1192" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[10]->crossbar  open clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1192" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1192" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1192" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1192 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7646]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  clb.I[11]->crossbar  clb.I[12]->crossbar  open ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7646]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7646]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7646]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7646] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7644]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[6]->crossbar  clb.I[10]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7644]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7644]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7644]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7644] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1060]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[19]->crossbar  ble[3].out[0]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1060]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1060]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1060]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1060] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1061]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open ble[0].out[0]->crossbar  clb.I[0]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1061]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1061]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1061]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1061] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1062]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open open clb.I[1]->crossbar  clb.I[4]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1062]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1062]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1062]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1062] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7651]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open ble[6].out[0]->crossbar  ble[4].out[0]->crossbar  clb.I[16]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7651]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7651]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7651]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7651] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7648]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[1]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7648]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7648]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7648]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7648] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7652]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  ble[7].out[0]->crossbar  open open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7652]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7652]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7652]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7652] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[404]" instance="clb[78]" mode="clb">
		<inputs>
			<port name="I">i_7_ open i_31_ open i_16_ i_34_ open open n_n1375 i_14_ i_12_ i_10_ open [7898] i_4_ open open i_13_ i_17_ open open i_2_ open open open open open [7749] [44] i_3_ i_9_ i_11_ open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n712" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[31]->crossbar  open clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n712" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n712" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n712" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n712 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1429" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[10]->crossbar  open open clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1429" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1429" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1429" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1429 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[420]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  open open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[420]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[420]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[420]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[420] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7901]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[11]->crossbar  clb.I[18]->crossbar  clb.I[4]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7901]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7901]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7901]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7901] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7899]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open open clb.I[5]->crossbar  ble[1].out[0]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7899]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7899]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7899]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7899] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7907]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open ble[6].out[0]->crossbar  ble[4].out[0]->crossbar  clb.I[13]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7907]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7907]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7907]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7907] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[833]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[3].out[0]->crossbar  open clb.I[28]->crossbar  clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[833]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[833]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[833]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[833] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[825]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  open clb.I[28]->crossbar  ble[8].out[0]->crossbar  open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[825]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[825]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[825]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[825] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7900]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[30]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7900]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7900]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7900]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7900] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[404]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[30]->crossbar  open clb.I[29]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[404]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[404]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[404]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[404] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1197" instance="clb[79]" mode="clb">
		<inputs>
			<port name="I">i_10_ i_3_ n_n1425 open open [284] open open open i_11_ i_19_ open open open [7276] open open i_12_ i_13_ i_18_ open i_35_ open open open open open open open i_38_ i_33_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1168]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open clb.I[2]->crossbar  clb.I[5]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1168]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1168]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1168]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1168] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n735" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  clb.I[10]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n735" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n735" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n735" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n735 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1263]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open open clb.I[18]->crossbar  clb.I[17]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1263]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1263]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1263]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1263] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[767]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[17]->crossbar  clb.I[10]->crossbar  open open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[767]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[767]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[767]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[767] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[405]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open open open clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[405]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[405]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[405]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[405] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1260]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  open clb.I[0]->crossbar  clb.I[1]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1260]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1260]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1260]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1260] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1256]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  ble[7].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1256]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1256]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1256]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1256] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7469]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[5]->crossbar  clb.I[2]->crossbar  ble[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7469]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7469]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7469]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7469] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1361" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[29]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1361" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1361" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1361" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1361 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1197" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  open open clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1197" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1197" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1197" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1197 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7866]" instance="clb[80]" mode="clb">
		<inputs>
			<port name="I">open [267] [7831] [227] open open open open [7857] n_n1213 [232] open [214] open n_n355 open n_n1279 i_14_ i_13_ n_n1406 i_10_ n_n1441 [265] open [7854] [7862] open open open n_n358 [559] i_5_ i_6_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7859]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[16]->crossbar  clb.I[32]->crossbar  open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7859]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7859]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7859]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7859] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7860]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[20]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7860]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7860]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7860]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7860] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[881]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[9]->crossbar  open ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[881]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[881]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[881]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[881] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7858]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[17]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7858]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7858]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7858]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7858] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[875]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  open clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[875]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[875]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[875]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[875] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7855]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open open open clb.I[12]->crossbar  clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7855]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7855]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7855]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7855] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7863]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7863]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7863]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7863]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7863] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7864]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  clb.I[29]->crossbar  ble[6].out[0]->crossbar  open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7864]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7864]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7864]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7864] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7856]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  clb.I[22]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7856]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7856]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7856]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7856] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7866]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  ble[7].out[0]->crossbar  open open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7866]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7866]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7866]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7866] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7433]" instance="clb[81]" mode="clb">
		<inputs>
			<port name="I">n_n315 open n_n317 [435] i_25_ open open i_34_ open open open [12] open n_n1438 open [423] open open i_28_ open i_29_ n_n391 open open open open open [6948] open n_n394 n_n300 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[126]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[13]->crossbar  open open open clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[126]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[126]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[126]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[126] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6949]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[4]->crossbar  clb.I[20]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6949]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6949]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6949]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6949] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1466" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  open open open clb.I[18]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1466" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1466" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1466" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1466 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1326" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open open open clb.I[7]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1326" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1326" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1326" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1326 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7647]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[20]->crossbar  clb.I[7]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7647]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7647]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7647]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7647] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[677]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[21]->crossbar  clb.I[0]->crossbar  open clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[677]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[677]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[677]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[677] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7431]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open clb.I[18]->crossbar  clb.I[20]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7431]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7431]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7431]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7431] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1309]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open clb.I[11]->crossbar  ble[6].out[0]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1309]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1309]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1309]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1309] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[654]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open open clb.I[21]->crossbar  clb.I[29]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[654]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[654]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[654]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[654] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7433]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[30]->crossbar  open open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7433]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7433]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7433]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7433] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1584" instance="clb[82]" mode="clb">
		<inputs>
			<port name="I">n_n1408 [43] n_n1326 [355] open i_9_ i_7_ n_n1369 open n_n1396 n_n1374 n_n1429 i_14_ i_13_ n_n1282 open open open open n_n1375 n_n1315 n_n1314 n_n1322 open [6947] open n_n1404 open open i_31_ i_28_ n_n1443 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1652]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[31]->crossbar  clb.I[24]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1652]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1652]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1652]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1652] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1651]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1651]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1651]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1651]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1651] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[557]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[6]->crossbar  clb.I[5]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[557]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[557]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[557]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[557] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[555]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  open clb.I[21]->crossbar  clb.I[20]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[555]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[555]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[555]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[555] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[111]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[19]->crossbar  open clb.I[26]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[111]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[111]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[111]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[111] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[110]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[2]->crossbar  open clb.I[0]->crossbar  open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[110]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[110]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[110]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[110] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8071]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[3]->crossbar  open ble[5].out[0]->crossbar  clb.I[1]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8071]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8071]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8071]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8071] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[236]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[29]->crossbar  open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[236]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[236]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[236]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[236] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8072]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  open ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8072]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8072]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8072]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8072] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1584" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[7].out[0]->crossbar  ble[3].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1584" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1584" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1584" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1584 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1216" instance="clb[83]" mode="clb">
		<inputs>
			<port name="I">[6928] open n_n1408 [273] n_n195 [77] open open open [1635] n_n1404 open open open n_n437 open open open i_0_ [1638] n_n1441 i_28_ i_24_ open open open open open n_n363 n_n620 i_27_ [7055] open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[251]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[20]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[251]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[251]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[251]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[251] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1637]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[5]->crossbar  open clb.I[2]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1637]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1637]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1637]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1637] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1636]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  open clb.I[19]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1636]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1636]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1636]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1636] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7057]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open clb.I[9]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7057]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7057]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7057]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7057] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[768]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  ble[5].out[0]->crossbar  ble[3].out[0]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[768]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[768]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[768]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[768] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1634]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[29]->crossbar  open open ble[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1634]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1634]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1634]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1634] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[600]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open open clb.I[3]->crossbar  ble[8].out[0]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[600]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[600]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[600]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[600] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[712]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[3]->crossbar  clb.I[29]->crossbar  clb.I[28]->crossbar  open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[712]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[712]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[712]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[712] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[256]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[0]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[256]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[256]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[256]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[256] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1216" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1216" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1216" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1216" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1216 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7157]" instance="clb[84]" mode="clb">
		<inputs>
			<port name="I">i_37_ n_n1443 open n_n1375 open open open [489] open i_33_ i_29_ open open open [484] open open open i_34_ i_32_ open [498] [522] open i_35_ open open n_n544 n_n1216 [7152] [88] n_n437 [7096] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7102]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  open clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7102]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7102]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7102]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7102] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7095]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[0]->crossbar  open clb.I[3]->crossbar  open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7095]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7095]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7095]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7095] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1340" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open open clb.I[9]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1340" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1340" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1340" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1340 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1241" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open clb.I[10]->crossbar  open open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1241" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1241" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1241" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1241 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1318" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  open open open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1318" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1318" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1318" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1318 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[482]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[24]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[482]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[482]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[482]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[482] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7151]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open clb.I[1]->crossbar  open ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7151]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7151]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7151]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7151] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1546]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open open ble[6].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1546]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1546]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1546]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1546] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1548]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  ble[5].out[0]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1548]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1548]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1548]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1548] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7157]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7157]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7157]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7157]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7157] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1489" instance="clb[85]" mode="clb">
		<inputs>
			<port name="I">[246] open open open n_n1213 open open open i_27_ i_36_ i_21_ open open open i_28_ open open n_n1141 open i_8_ open i_29_ open open open open [7083] open open n_n1314 i_30_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1615]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[4].out[0]->crossbar  clb.I[19]->crossbar  clb.I[26]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1615]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1615]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1615]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1615] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[202]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  ble[4].out[0]->crossbar  open clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[202]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[202]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[202]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[202] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7976]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  open clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7976]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7976]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7976]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7976] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[301]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[2].out[0]->crossbar  open ble[4].out[0]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[301]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[301]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[301]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[301] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7053]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[8]->crossbar  open clb.I[30]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7053]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7053]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7053]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7053] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1607]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  ble[6].out[0]->crossbar  clb.I[0]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1607]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1607]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1607]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1607] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7080]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open open clb.I[14]->crossbar  clb.I[21]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7080]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7080]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7080]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7080] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1368" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open open open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1368" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1368" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1368" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1368 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[57]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[21]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[57]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[57]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[57]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[57] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1489" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[14]->crossbar  open open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1489" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1489" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1489" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1489 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n819" instance="clb[86]" mode="clb">
		<inputs>
			<port name="I">open n_n1279 n_n1179 n_n735 open i_13_ open open open [510] n_n1307 open open open i_18_ i_11_ open open i_24_ n_n1128 i_25_ i_26_ i_6_ open open open open open i_10_ i_5_ i_9_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n839" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  clb.I[30]->crossbar  open clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n839" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n839" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n839" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n839 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[270]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[2]->crossbar  open clb.I[21]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[270]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[270]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[270]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[270] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7734]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open clb.I[19]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7734]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7734]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7734]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7734] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7738]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  ble[1].out[0]->crossbar  open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7738]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7738]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7738]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7738] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7731]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  clb.I[18]->crossbar  open open clb.I[28]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7731]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7731]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7731]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7731] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[335]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open ble[9].out[0]->crossbar  clb.I[1]->crossbar  open clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[335]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[335]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[335]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[335] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n284" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open clb.I[1]->crossbar  ble[9].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n284" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n284" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n284" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n284 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7413]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[14]->crossbar  clb.I[5]->crossbar  open clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7413]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7413]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7413]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7413] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n371" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open ble[7].out[0]->crossbar  clb.I[1]->crossbar  ble[9].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n371" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n371" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n371" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n371 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n819" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[22]->crossbar  clb.I[29]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n819" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n819" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n819" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n819 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7062]" instance="clb[87]" mode="clb">
		<inputs>
			<port name="I">i_30_ n_n1429 i_7_ [7058] i_8_ i_13_ open n_n1322 open i_32_ i_34_ i_25_ i_20_ i_37_ i_33_ open open open open i_35_ [365] [80] [515] [47] open open open open open n_n1375 n_n608 [727] open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1580]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[3]->crossbar  open clb.I[31]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1580]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1580]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1580]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1580] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[246]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[19]->crossbar  clb.I[10]->crossbar  open open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[246]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[246]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[246]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[246] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[248]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[13]->crossbar  open open clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[248]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[248]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[248]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[248] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7059]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open clb.I[11]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7059]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7059]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7059]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7059] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7052]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[20]->crossbar  open open clb.I[9]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7052]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7052]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7052]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7052] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7046]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[2]->crossbar  clb.I[4]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7046]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7046]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7046]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7046] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1632]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open ble[3].out[0]->crossbar  clb.I[3]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1632]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1632]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1632]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1632] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1628]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open ble[5].out[0]->crossbar  ble[1].out[0]->crossbar  clb.I[29]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1628]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1628]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1628]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1628] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7060]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open ble[2].out[0]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7060]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7060]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7060]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7060] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7062]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[30]->crossbar  ble[6].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7062]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7062]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7062]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7062] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7339]" instance="clb[88]" mode="clb">
		<inputs>
			<port name="I">[390] n_n1191 [261] [58] n_n819 n_n1478 i_32_ open open i_31_ i_9_ i_33_ n_n839 open n_n300 open open [289] n_n1279 i_10_ n_n1118 i_35_ i_38_ open open open open open open n_n841 n_n1307 [276] [379] </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7337]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[32]->crossbar  clb.I[31]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7337]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7337]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7337]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7337] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7328]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[6]->crossbar  open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7328]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7328]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7328]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7328] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7330]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[5]->crossbar  open clb.I[22]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7330]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7330]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7330]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7330] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7333]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open open clb.I[20]->crossbar  clb.I[18]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7333]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7333]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7333]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7333] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7334]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open clb.I[30]->crossbar  clb.I[12]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7334]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7334]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7334]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7334] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7336]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open open clb.I[0]->crossbar  ble[4].out[0]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7336]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7336]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7336]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7336] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7329]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[1]->crossbar  open clb.I[4]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7329]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7329]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7329]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7329] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7331]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  clb.I[30]->crossbar  open open clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7331]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7331]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7331]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7331] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7335]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[7].out[0]->crossbar  open open ble[6].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7335]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7335]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7335]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7335] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7339]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[0].out[0]->crossbar  ble[5].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7339]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7339]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7339]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7339] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1144" instance="clb[89]" mode="clb">
		<inputs>
			<port name="I">open i_13_ open open n_n1369 open open open i_8_ i_23_ i_21_ i_31_ i_28_ open open open open open i_35_ i_16_ open open i_12_ i_36_ open i_29_ open open i_30_ n_n461 i_6_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n1459" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[25]->crossbar  clb.I[28]->crossbar  open clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1459" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1459" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1459" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1459 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7994]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  ble[2].out[0]->crossbar  open clb.I[18]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7994]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7994]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7994]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7994] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[259]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[19]->crossbar  clb.I[1]->crossbar  open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[259]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[259]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[259]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[259] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1254" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1254" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1254" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1254" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1254 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7947]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  clb.I[18]->crossbar  ble[3].out[0]->crossbar  open clb.I[23]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7947]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7947]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7947]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7947] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7819]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[25]->crossbar  clb.I[4]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7819]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7819]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7819]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7819] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7820]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[11]->crossbar  clb.I[1]->crossbar  clb.I[18]->crossbar  clb.I[23]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7820]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7820]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7820]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7820] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[903]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[29]->crossbar  open ble[6].out[0]->crossbar  open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[903]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[903]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[903]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[903] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[411]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open open open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[411]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[411]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[411]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[411] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1144" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  clb.I[8]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1144" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1144" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1144" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1144 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1549]" instance="clb[90]" mode="clb">
		<inputs>
			<port name="I">i_32_ [6899] [373] open open n_n1368 [259] n_n152 open n_n1258 [272] i_10_ i_16_ open n_n1278 open open open n_n1397 n_n1369 n_n1274 [223] i_13_ open i_17_ open open open open [44] [59] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[950]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[11]->crossbar  clb.I[24]->crossbar  open open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[950]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[950]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[950]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[950] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[959]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  open ble[2].out[0]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[959]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[959]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[959]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[959] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n301" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[12]->crossbar  open open open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n301" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n301" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n301" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n301 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1554]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[6]->crossbar  clb.I[5]->crossbar  open open clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1554]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1554]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1554]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1554] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1552]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open ble[2].out[0]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1552]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1552]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1552]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1552] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7153]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[22]->crossbar  clb.I[24]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7153]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7153]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7153]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7153] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1553]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open open clb.I[1]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1553]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1553]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1553]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1553] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1550]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  open ble[6].out[0]->crossbar  ble[3].out[0]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1550]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1550]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1550]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1550] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1551]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open open clb.I[2]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1551]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1551]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1551]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1551] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1549]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1549]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1549]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1549]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1549] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1523" instance="clb[91]" mode="clb">
		<inputs>
			<port name="I">i_13_ i_12_ i_11_ i_18_ open n_n1425 open open open i_10_ i_7_ open open open [282] open open i_19_ open i_8_ i_3_ i_24_ i_22_ open open open open open n_n1300 [249] i_26_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  open open open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[760]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[28]->crossbar  open clb.I[29]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[760]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[760]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[760]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[760] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1048]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1048]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1048]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1048]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1048] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7298]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[20]->crossbar  clb.I[17]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7298]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7298]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7298]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7298] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1435]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  ble[2].out[0]->crossbar  clb.I[22]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1435]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1435]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1435]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1435] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7297]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  open clb.I[10]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7297]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7297]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7297]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7297] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1417]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  open clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1417]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1417]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1417]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1417] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1416]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open open clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1416]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1416]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1416]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1416] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1414]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  open open ble[8].out[0]->crossbar  ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1414]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1414]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1414]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1414] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[205]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open open clb.I[21]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[205]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[205]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[205]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[205] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1523" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[22]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1523" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1523" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1523" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1523 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1322" instance="clb[92]" mode="clb">
		<inputs>
			<port name="I">open i_17_ i_14_ open i_6_ open open open open open open open n_n1279 open open open open i_16_ i_13_ open open open open i_5_ open open open open open open i_23_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[51]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  clb.I[4]->crossbar  open open open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[51]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[51]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[51]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[51] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n916" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open open clb.I[18]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n916" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n916" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n916" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n916 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1387" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open open clb.I[2]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1387" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1387" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1387" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1387 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1314" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  open clb.I[30]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1314" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1314" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1314" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1314 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n437" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[4]->crossbar  clb.I[23]->crossbar  open open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n437" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n437" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n437" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n437 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n329" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  ble[6].out[0]->crossbar  open open clb.I[4]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n329" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n329" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n329" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n329 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6920]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open open clb.I[1]->crossbar  clb.I[30]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6920]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6920]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6920]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6920] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1263" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[17]->crossbar  open open open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1263" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1263" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1263" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1263 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[260]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[30]->crossbar  clb.I[17]->crossbar  open clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[260]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[260]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[260]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[260] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1322" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  clb.I[1]->crossbar  open open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1322" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1322" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1322" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1322 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7419]" instance="clb[93]" mode="clb">
		<inputs>
			<port name="I">i_11_ open open open open i_2_ open i_12_ i_3_ i_6_ i_10_ i_4_ open open open i_9_ open i_13_ open open i_19_ [1433] open open open open open i_18_ open i_5_ i_8_ open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  open </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1432]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[7]->crossbar  clb.I[27]->crossbar  open clb.I[17]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1432]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1432]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1432]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1432] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[406]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[10]->crossbar  ble[2].out[0]->crossbar  ble[0].out[0]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[406]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[406]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[406]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[406] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1434]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[17]->crossbar  open open clb.I[7]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1434]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1434]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1434]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1434] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7424]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[9]->crossbar  open open clb.I[15]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7424]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7424]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7424]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7424] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n317" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  ble[9].out[0]->crossbar  open clb.I[11]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n317" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n317" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n317" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n317 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7425]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[0]->crossbar  open clb.I[9]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7425]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7425]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7425]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7425] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n394" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  ble[5].out[0]->crossbar  open open clb.I[11]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n394" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n394" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n394" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n394 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7420]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  clb.I[30]->crossbar  open clb.I[15]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7420]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7420]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7420]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7420] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n309" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  open ble[7].out[0]->crossbar  clb.I[11]->crossbar  ble[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n309" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n309" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n309" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n309 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7419]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[8]->crossbar  open clb.I[17]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7419]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7419]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7419]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7419] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7432]" instance="clb[94]" mode="clb">
		<inputs>
			<port name="I">i_32_ i_35_ i_34_ open open open i_24_ open open n_n1340 i_28_ open open i_25_ i_19_ n_n1225 open open i_29_ open open [1323] [1324] open open open open open open i_38_ n_n284 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n998" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open open clb.I[6]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n998" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n998" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n998" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n998 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1423" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[13]->crossbar  clb.I[10]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1423" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1423" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1423" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1423 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1439" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open clb.I[10]->crossbar  open clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1439" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1439" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1439" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1439 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[692]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[2].out[0]->crossbar  open open ble[1].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[692]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[692]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[692]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[692] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[537]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[1].out[0]->crossbar  ble[5].out[0]->crossbar  open open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[537]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[537]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[537]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[537] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7409]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[2]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7409]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7409]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7409]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7409] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[75]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[29]->crossbar  clb.I[1]->crossbar  open ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[75]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[75]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[75]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[75] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7430]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  clb.I[1]->crossbar  ble[0].out[0]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7430]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7430]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7430]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7430] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1308]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open clb.I[21]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1308]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1308]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1308]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1308] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7432]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  ble[6].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7432]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7432]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7432]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7432] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n805" instance="clb[95]" mode="clb">
		<inputs>
			<port name="I">i_38_ i_24_ [261] open n_n1279 open open open open i_28_ i_25_ open open n_n1302 open open open [223] n_n1278 i_29_ i_32_ i_34_ open open open open open open open open i_35_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1208]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[13]->crossbar  clb.I[1]->crossbar  ble[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1208]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1208]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1208]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1208] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1203]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[13]->crossbar  open clb.I[1]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1203]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1203]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1203]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1203] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1202" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[20]->crossbar  clb.I[30]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1202" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1202" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1202" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1202 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1211]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  clb.I[10]->crossbar  ble[5].out[0]->crossbar  open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1211]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1211]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1211]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1211] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1214]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  open clb.I[0]->crossbar  clb.I[4]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1214]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1214]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1214]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1214] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[700]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[17]->crossbar  open ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[700]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[700]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[700]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[700] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1397" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[21]->crossbar  open open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1397" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1397" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1397" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1397 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[266]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open open open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[266]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[266]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[266]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[266] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1419" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open open clb.I[21]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1419" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1419" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1419" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1419 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n805" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[21]->crossbar  open open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n805" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n805" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n805" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n805 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1854" instance="clb[96]" mode="clb">
		<inputs>
			<port name="I">i_30_ [231] [406] [311] open i_26_ i_29_ n_n586 open i_31_ i_35_ i_18_ i_24_ open [521] open open i_8_ i_22_ i_38_ i_28_ i_25_ [249] open open open [1435] open open [329] i_10_ i_3_ i_7_ </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7299]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  clb.I[18]->crossbar  clb.I[12]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7299]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7299]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7299]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7299] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1436]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  ble[0].out[0]->crossbar  clb.I[30]->crossbar  open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1436]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1436]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1436]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1436] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7271]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  open open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7271]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7271]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7271]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7271] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7295]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[6]->crossbar  clb.I[20]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7295]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7295]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7295]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7295] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7296]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  open open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7296]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7296]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7296]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7296] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1430]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->crossbar  clb.I[3]->crossbar  clb.I[0]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1430]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1430]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1430]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1430] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1429]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  ble[4].out[0]->crossbar  clb.I[1]->crossbar  open open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1429]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1429]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1429]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1429] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1428]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[11]->crossbar  open clb.I[29]->crossbar  open clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1428]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1428]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1428]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1428] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1431]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[2]->crossbar  open open clb.I[22]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1431]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1431]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1431]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1431] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1854" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[7].out[0]->crossbar  ble[6].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1854" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1854" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1854" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1854 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7461]" instance="clb[97]" mode="clb">
		<inputs>
			<port name="I">n_n998 open open open i_26_ open n_n1359 open open i_29_ i_32_ open open [7050] i_38_ open open n_n1454 i_28_ open open n_n307 n_n309 open open open n_n1307 open open i_35_ n_n315 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1350]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[26]->crossbar  clb.I[13]->crossbar  open open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1350]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1350]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1350]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1350] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7390]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[4]->crossbar  clb.I[18]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7390]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7390]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7390]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7390] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7500]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[10]->crossbar  clb.I[17]->crossbar  open clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7500]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7500]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7500]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7500] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1288" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[9]->crossbar  clb.I[18]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1288" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1288" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1288" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1288 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1486" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[18]->crossbar  clb.I[4]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1486" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1486" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1486" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1486 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7465]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open clb.I[0]->crossbar  clb.I[29]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7465]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7465]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7465]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7465] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[381]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[17]->crossbar  clb.I[29]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[381]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[381]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[381]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[381] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7459]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7459]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7459]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7459]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7459] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1268]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open clb.I[21]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1268]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1268]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1268]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1268] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7461]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  ble[6].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7461]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7461]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7461]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7461] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1454" instance="clb[98]" mode="clb">
		<inputs>
			<port name="I">open open n_n805 open n_n1345 i_8_ open open n_n1489 i_10_ [679] [226] open [7258] i_24_ open open i_31_ n_n1179 open open open open open open open i_12_ [7259] open i_26_ i_25_ open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1253]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[13]->crossbar  clb.I[26]->crossbar  clb.I[27]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1253]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1253]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1253]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1253] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1247]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1247]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1247]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1247]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1247] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7474]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[9].out[0]->crossbar  clb.I[18]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7474]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7474]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7474]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7474] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1007]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  open open open clb.I[18]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1007]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1007]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1007]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1007] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1002]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[8]->crossbar  ble[5].out[0]->crossbar  clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1002]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1002]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1002]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1002] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7704]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open open clb.I[29]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7704]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7704]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7704]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7704] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[284]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  open open open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[284]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[284]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[284]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[284] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1023]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  open ble[6].out[0]->crossbar  ble[8].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1023]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1023]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1023]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1023] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[428]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  open open open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[428]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[428]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[428]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[428] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1454" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open open clb.I[29]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1454" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1454" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1454" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1454 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1425" instance="clb[99]" mode="clb">
		<inputs>
			<port name="I">i_17_ i_28_ i_13_ i_22_ i_34_ i_32_ open open open i_27_ [214] open open open i_14_ open open open i_12_ n_n1497 n_n1459 open i_26_ open open i_16_ open open [7702] i_24_ i_30_ open open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1009]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[30]->crossbar  clb.I[5]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1009]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1009]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1009]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1009] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1000]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[19]->crossbar  open open clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1000]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1000]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1000]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1000] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7705]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7705]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7705]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7705]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7705] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1008]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  open clb.I[30]->crossbar  clb.I[0]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1008]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1008]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1008]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1008] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[35]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open clb.I[30]->crossbar  clb.I[25]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[35]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[35]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[35]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[35] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1519" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[18]->crossbar  clb.I[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1519" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1519" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1519" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1519 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7626]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7626]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7626]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7626]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7626] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7631]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  open open ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7631]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7631]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7631]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7631] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7627]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[1]->crossbar  clb.I[22]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7627]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7627]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7627]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7627] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1425" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[30]->crossbar  open open open clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1425" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1425" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1425" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1425 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1390" instance="clb[100]" mode="clb">
		<inputs>
			<port name="I">open n_n1441 i_29_ open n_n1396 i_8_ i_37_ open open n_n1374 n_n1375 i_14_ open open open open open n_n1400 n_n1443 i_30_ i_35_ i_24_ i_16_ open open open open open open i_12_ i_23_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[258]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  open open clb.I[22]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[258]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[258]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[258]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[258] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6994]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  clb.I[19]->crossbar  clb.I[6]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6994]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6994]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6994]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6994] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1691]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1691]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1691]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1691]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1691] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1695]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  clb.I[1]->crossbar  open open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1695]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1695]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1695]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1695] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7001]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open ble[5].out[0]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7001]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7001]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7001]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7001] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1694]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open ble[9].out[0]->crossbar  open clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1694]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1694]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1694]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1694] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7959]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open ble[9].out[0]->crossbar  open ble[7].out[0]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7959]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7959]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7959]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7959] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6993]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  open clb.I[5]->crossbar  open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6993]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6993]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6993]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6993] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[342]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open ble[7].out[0]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[342]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[342]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[342]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[342] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1390" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1390" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1390" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1390" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1390 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[983]" instance="clb[101]" mode="clb">
		<inputs>
			<port name="I">open i_28_ i_18_ i_26_ i_9_ open open i_32_ [7259] i_24_ open open open open i_30_ n_n1197 open n_n1454 [7351] open i_13_ i_11_ i_22_ open open i_3_ open open i_35_ i_2_ [61] open i_38_ </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7352]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[28]->crossbar  clb.I[17]->crossbar  open clb.I[32]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7352]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7352]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7352]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7352] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1372]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[2].out[0]->crossbar  open clb.I[22]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1372]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1372]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1372]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1372] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1379]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  clb.I[4]->crossbar  ble[3].out[0]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1379]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1379]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1379]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1379] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[349]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  open open clb.I[2]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[349]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[349]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[349]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[349] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7258]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  clb.I[20]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7258]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7258]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7258]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7258] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[343]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  open clb.I[21]->crossbar  clb.I[4]->crossbar  open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[343]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[343]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[343]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[343] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7723]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open open clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7723]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7723]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7723]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7723] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7724]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  clb.I[14]->crossbar  clb.I[15]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7724]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7724]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7724]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7724] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[988]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[4].out[0]->crossbar  open ble[6].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[988]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[988]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[988]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[988] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[983]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[983]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[983]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[983]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[983] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7728]" instance="clb[102]" mode="clb">
		<inputs>
			<port name="I">open i_34_ i_32_ i_33_ open open open open open n_n1523 i_12_ open open open n_n1100 open open i_28_ n_n1197 i_6_ open open i_9_ open open open open open [7377] n_n1307 i_10_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7119]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  open clb.I[19]->crossbar  clb.I[30]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7119]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7119]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7119]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7119] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7050]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[10]->crossbar  open clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7050]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7050]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7050]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7050] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[53]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  open clb.I[18]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[53]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[53]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[53]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[53] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n316" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[9]->crossbar  open clb.I[18]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n316" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n316" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n316" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n316 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[85]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[14]->crossbar  clb.I[29]->crossbar  open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[85]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[85]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[85]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[85] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7585]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[2]->crossbar  clb.I[29]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7585]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7585]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7585]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7585] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1311" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  open open clb.I[3]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1311" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1311" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1311" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1311 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[310]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open open clb.I[14]->crossbar  clb.I[29]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[310]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[310]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[310]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[310] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7726]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  clb.I[30]->crossbar  ble[1].out[0]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7726]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7726]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7726]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7726] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7728]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[30]->crossbar  open open ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7728]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7728]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7728]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7728] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1128" instance="clb[103]" mode="clb">
		<inputs>
			<port name="I">i_7_ n_n1202 open n_n1459 open n_n1258 open open open i_16_ i_35_ open open open n_n1400 open open i_37_ i_13_ n_n1369 open i_29_ i_31_ open i_14_ open open open n_n1441 n_n1397 i_28_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1659]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1659]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1659]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1659]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1659] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7028]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[0]->crossbar  clb.I[18]->crossbar  open clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7028]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7028]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7028]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7028] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7212]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[19]->crossbar  ble[3].out[0]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7212]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7212]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7212]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7212] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7211]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[24]->crossbar  clb.I[30]->crossbar  clb.I[9]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7211]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7211]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7211]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7211] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1401" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open clb.I[0]->crossbar  open clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1401" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1401" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1401" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1401 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7014]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[30]->crossbar  clb.I[0]->crossbar  open open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7014]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7014]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7014]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7014] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7018]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open ble[5].out[0]->crossbar  open clb.I[3]->crossbar  clb.I[1]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7018]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7018]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7018]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7018] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1668]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[5]->crossbar  open clb.I[29]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1668]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1668]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1668]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1668] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1499" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[30]->crossbar  open clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1499" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1499" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1499" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1499 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1128" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  open clb.I[21]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1128" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1128" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1128" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1128 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1265]" instance="clb[104]" mode="clb">
		<inputs>
			<port name="I">open i_30_ open open i_9_ open open open open n_n735 [343] open open n_n1038 n_n1197 open [7343] i_8_ i_13_ i_2_ [56] [406] n_n1523 open open open open i_31_ i_28_ [7271] n_n586 n_n1192 [7342] </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[37]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[13]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[37]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[37]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[37]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[37] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1383]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  ble[2].out[0]->crossbar  open clb.I[20]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1383]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1383]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1383]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1383] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7344]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7344]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7344]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7344]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7344] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[283]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[19]->crossbar  clb.I[17]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[283]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[283]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[283]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[283] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7375]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  open open clb.I[4]->crossbar  ble[3].out[0]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7375]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7375]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7375]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7375] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1356]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  ble[0].out[0]->crossbar  ble[4].out[0]->crossbar  ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1356]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1356]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1356]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1356] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[377]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[22]->crossbar  clb.I[1]->crossbar  clb.I[14]->crossbar  clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[377]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[377]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[377]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[377] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7466]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open clb.I[27]->crossbar  clb.I[1]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7466]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7466]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7466]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7466] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[235]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[14]->crossbar  clb.I[22]->crossbar  open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[235]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[235]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[235]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[235] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1265]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[29]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1265]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1265]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1265]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1265] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7669]" instance="clb[105]" mode="clb">
		<inputs>
			<port name="I">n_n1423 n_n1305 [57] [250] n_n1497 open open n_n1288 open i_38_ n_n1307 open i_24_ open n_n805 open open open open n_n1306 i_12_ [430] n_n1303 open open open [71] open open n_n1353 n_n1454 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[9]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[12]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[9]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[9]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[9]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[9] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[519]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open ble[0].out[0]->crossbar  clb.I[22]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[519]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[519]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[519]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[519] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[72]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[10]->crossbar  open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[72]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[72]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[72]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[72] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[206]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[9]->crossbar  clb.I[19]->crossbar  open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[206]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[206]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[206]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[206] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1045]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  open clb.I[9]->crossbar  clb.I[26]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1045]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1045]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1045]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1045] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1041]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  open clb.I[0]->crossbar  clb.I[14]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1041]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1041]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1041]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1041] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1040]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[3]->crossbar  open open clb.I[1]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1040]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1040]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1040]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1040] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7666]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open clb.I[30]->crossbar  open clb.I[7]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7666]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7666]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7666]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7666] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1044]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  open clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1044]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1044]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1044]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1044] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7669]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[8].out[0]->crossbar  ble[4].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7669]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7669]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7669]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7669] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1306" instance="clb[106]" mode="clb">
		<inputs>
			<port name="I">i_14_ n_n1263 [7161] open [72] [7053] open open i_7_ n_n1278 n_n1279 open open open n_n1314 open open i_16_ i_32_ [288] [7492] n_n1213 i_6_ open [70] open open open open n_n1307 i_12_ i_20_ i_17_ </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7054]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  clb.I[17]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7054]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7054]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7054]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7054] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1635]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[5]->crossbar  open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1635]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1635]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1635]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1635] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[211]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open open open open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[211]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[211]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[211]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[211] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1235]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1235]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1235]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1235]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1235] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7495]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[4]->crossbar  ble[5].out[0]->crossbar  open open clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7495]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7495]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7495]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7495] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1236]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[29]->crossbar  ble[9].out[0]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1236]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1236]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1236]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1236] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n620" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open open ble[9].out[0]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n620" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n620" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n620" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n620 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n269" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  clb.I[14]->crossbar  open ble[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n269" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n269" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n269" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n269 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7162]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[2]->crossbar  clb.I[22]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7162]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7162]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7162]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7162] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1306" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open clb.I[8]->crossbar  clb.I[30]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1306" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1306" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1306" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1306 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[906]" instance="clb[107]" mode="clb">
		<inputs>
			<port name="I">n_n1408 open n_n576 open n_n329 n_n839 open open open i_33_ i_29_ open open open n_n1279 n_n1443 open open n_n1118 n_n1018 n_n1216 n_n1307 open open [265] i_28_ open open i_32_ n_n1213 n_n1375 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[344]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  open clb.I[9]->crossbar  clb.I[10]->crossbar  open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[344]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[344]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[344]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[344] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6938]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open clb.I[9]->crossbar  clb.I[20]->crossbar  open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6938]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6938]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6938]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6938] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6937]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  open clb.I[19]->crossbar  open clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6937]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6937]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6937]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6937] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[632]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  ble[2].out[0]->crossbar  open clb.I[4]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[632]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[632]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[632]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[632] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[312]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[18]->crossbar  open open open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[312]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[312]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[312]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[312] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n195" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[0]->crossbar  clb.I[14]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n195" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n195" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n195" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n195 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[559]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[15]->crossbar  clb.I[18]->crossbar  open open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[559]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[559]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[559]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[559] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[911]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  clb.I[24]->crossbar  open clb.I[15]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[911]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[911]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[911]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[911] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[910]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[5]->crossbar  clb.I[21]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[910]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[910]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[910]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[910] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[906]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[906]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[906]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[906]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[906] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1450]" instance="clb[108]" mode="clb">
		<inputs>
			<port name="I">[56] open open i_12_ open open open open open i_8_ [377] i_19_ open open open i_13_ open open i_9_ open open open open open open i_3_ i_18_ open open i_11_ n_n735 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n584" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  open open clb.I[3]->crossbar  open clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n584" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n584" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n584" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n584 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1038" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  clb.I[9]->crossbar  clb.I[18]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1038" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1038" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1038" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1038 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[593]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[11]->crossbar  clb.I[3]->crossbar  open open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[593]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[593]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[593]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[593] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1439]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  open open clb.I[10]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1439]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1439]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1439]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1439] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7288]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[30]->crossbar  ble[0].out[0]->crossbar  open ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7288]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7288]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7288]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7288] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1033" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1033" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1033" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1033" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1033 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7277]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[9]->crossbar  open clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7277]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7277]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7277]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7277] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[590]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[11]->crossbar  clb.I[3]->crossbar  open open clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[590]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[590]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[590]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[590] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7281]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open ble[5].out[0]->crossbar  clb.I[30]->crossbar  ble[0].out[0]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7281]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7281]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7281]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7281] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1450]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open open ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1450]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1450]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1450]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1450] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[977]" instance="clb[109]" mode="clb">
		<inputs>
			<port name="I">i_34_ i_9_ n_n1288 i_10_ open n_n1497 open open open [38] i_30_ open open open n_n1486 open open n_n1374 n_n1375 i_32_ i_23_ i_26_ i_24_ open open open open n_n1279 n_n1118 [335] n_n1197 i_28_ i_22_ </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1091]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[22]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1091]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1091]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1091]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1091] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1087]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[5]->crossbar  clb.I[20]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1087]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1087]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1087]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1087] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[3]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[19]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[3]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[3]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[3]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[3] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7676]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  clb.I[9]->crossbar  open clb.I[18]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7676]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7676]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7676]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7676] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1032]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  open clb.I[14]->crossbar  open ble[2].out[0]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1032]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1032]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1032]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1032] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[394]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[28]->crossbar  open open clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[394]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[394]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[394]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[394] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1359" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1359" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1359" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1359" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1359 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[981]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[27]->crossbar  clb.I[14]->crossbar  clb.I[28]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[981]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[981]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[981]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[981] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7736]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  open open clb.I[2]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7736]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7736]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7736]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7736] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[977]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[29]->crossbar  ble[8].out[0]->crossbar  open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[977]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[977]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[977]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[977] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[223]" instance="clb[110]" mode="clb">
		<inputs>
			<port name="I">open i_11_ open open i_19_ n_n1303 open open open [338] open open open open open open open i_13_ i_16_ open open i_9_ n_n1307 open i_17_ open open open open open i_10_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n130" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[24]->crossbar  clb.I[4]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n130" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n130" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n130" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n130 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n178" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  clb.I[17]->crossbar  open open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n178" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n178" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n178" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n178 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[107]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open open ble[3].out[0]->crossbar  clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[107]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[107]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[107]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[107] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n180" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  open clb.I[18]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n180" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n180" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n180" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n180 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[431]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[4]->crossbar  clb.I[1]->crossbar  open open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[431]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[431]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[431]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[431] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[261]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open open clb.I[17]->crossbar  clb.I[5]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[261]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[261]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[261]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[261] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6881]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open open open open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6881]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6881]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6881]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6881] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n129" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  open open clb.I[22]->crossbar  clb.I[5]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n129" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n129" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n129" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n129 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1576]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  clb.I[5]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1576]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1576]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1576]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1576] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[223]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[21]->crossbar  clb.I[30]->crossbar  open clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[223]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[223]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[223]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[223] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1582" instance="clb[111]" mode="clb">
		<inputs>
			<port name="I">open n_n1406 i_33_ n_n1213 [7491] n_n1312 [6996] n_n1429 open n_n1314 [80] n_n1254 i_31_ [355] [117] open open open open n_n1323 n_n1322 n_n1408 [82] open open n_n1315 open open open i_34_ [8] i_14_ i_12_ </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[415]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  open clb.I[32]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[415]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[415]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[415]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[415] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8067]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  clb.I[11]->crossbar  clb.I[14]->crossbar  open clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8067]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8067]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8067]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8067] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[121]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[29]->crossbar  open clb.I[5]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[121]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[121]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[121]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[121] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[125]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  clb.I[10]->crossbar  open open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[125]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[125]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[125]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[125] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[123]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[10]->crossbar  open open clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[123]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[123]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[123]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[123] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[120]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  ble[3].out[0]->crossbar  ble[4].out[0]->crossbar  open clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[120]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[120]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[120]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[120] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[62]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[62]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[62]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[62]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[62] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[118]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open open open clb.I[7]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[118]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[118]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[118]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[118] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[119]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[21]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[119]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[119]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[119]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[119] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1582" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[7].out[0]->crossbar  ble[1].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1582" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1582" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1582" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1582 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1438" instance="clb[112]" mode="clb">
		<inputs>
			<port name="I">[59] n_n1429 open open i_25_ open open open open i_27_ [524] open open open i_7_ open open n_n1257 [29] [8] i_37_ i_32_ i_31_ open [47] open open open n_n1213 n_n1375 i_30_ i_8_ [260] </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7005]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  clb.I[32]->crossbar  clb.I[31]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7005]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7005]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7005]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7005] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7007]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[20]->crossbar  open clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7007]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7007]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7007]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7007] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7010]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[1].out[0]->crossbar  open open clb.I[10]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7010]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7010]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7010]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7010] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6998]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  open open clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6998]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6998]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6998]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6998] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1476]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[17]->crossbar  ble[3].out[0]->crossbar  open open clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1476]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1476]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1476]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1476] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7244]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[0]->crossbar  clb.I[1]->crossbar  ble[4].out[0]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7244]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7244]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7244]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7244] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1583]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  open ble[8].out[0]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1583]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1583]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1583]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1583] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[306]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[28]->crossbar  open ble[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[306]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[306]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[306]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[306] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7006]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7006]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7006]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7006]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7006] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1438" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1438" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1438" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1438" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1438 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[44]" instance="clb[113]" mode="clb">
		<inputs>
			<port name="I">open i_10_ i_29_ n_n1443 open i_6_ i_4_ open open i_32_ i_36_ [484] open open open open open [7749] i_7_ i_35_ i_5_ i_28_ i_26_ open open open open open open [489] i_27_ i_31_ i_9_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[232]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  open clb.I[5]->crossbar  clb.I[32]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[232]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[232]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[232]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[232] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7847]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[5]->crossbar  open clb.I[6]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7847]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7847]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7847]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7847] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[307]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  ble[3].out[0]->crossbar  ble[9].out[0]->crossbar  open ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[307]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[307]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[307]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[307] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n576" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[9]->crossbar  clb.I[19]->crossbar  open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n576" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n576" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n576" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n576 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7769]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open open open clb.I[9]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7769]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7769]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7769]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7769] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[455]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[9].out[0]->crossbar  clb.I[17]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[455]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[455]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[455]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[455] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[945]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[3]->crossbar  open open ble[7].out[0]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[945]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[945]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[945]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[945] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[948]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[11]->crossbar  ble[3].out[0]->crossbar  ble[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[948]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[948]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[948]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[948] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7778]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[2]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7778]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7778]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7778]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7778] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[44]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[44]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[44]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[44]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[44] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1437]" instance="clb[114]" mode="clb">
		<inputs>
			<port name="I">i_35_ i_12_ n_n1431 i_9_ open i_19_ open open i_22_ open [78] open n_n1454 open i_11_ open open open [349] [9] [77] i_3_ i_18_ open i_38_ open open open i_13_ open [7258] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1433]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  open open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1433]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1433]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1433]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1433] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7259]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  clb.I[22]->crossbar  open clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7259]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7259]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7259]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7259] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[582]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open clb.I[18]->crossbar  clb.I[28]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[582]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[582]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[582]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[582] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[262]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[28]->crossbar  open clb.I[3]->crossbar  clb.I[21]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[262]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[262]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[262]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[262] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1227]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[20]->crossbar  open ble[6].out[0]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1227]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1227]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1227]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1227] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7285]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[2]->crossbar  open clb.I[0]->crossbar  open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7285]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7285]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7285]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7285] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[68]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[3]->crossbar  open clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[68]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[68]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[68]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[68] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1443]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  ble[6].out[0]->crossbar  open open ble[1].out[0]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1443]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1443]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1443]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1443] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7284]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open clb.I[8]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7284]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7284]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7284]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7284] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1437]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[7].out[0]->crossbar  ble[8].out[0]->crossbar  open open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1437]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1437]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1437]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1437] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1281]" instance="clb[115]" mode="clb">
		<inputs>
			<port name="I">n_n853 [270] [405] n_n1128 [7721] open open n_n1197 open open i_2_ [335] open open [7259] open open n_n1133 open i_5_ i_4_ n_n1438 n_n839 open n_n1307 open open open n_n1497 [7258] [349] [315] [344] </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open open ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7722]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open clb.I[32]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7722]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7722]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7722]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7722] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7727]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  open open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7727]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7727]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7727]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7727] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7725]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open open clb.I[24]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7725]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7725]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7725]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7725] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1351]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  open open clb.I[28]->crossbar  clb.I[17]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1351]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1351]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1351]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1351] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[218]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[20]->crossbar  clb.I[22]->crossbar  open clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[218]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[218]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[218]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[218] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7387]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[3]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7387]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7387]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7387]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7387] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7394]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open clb.I[1]->crossbar  ble[4].out[0]->crossbar  ble[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7394]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7394]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7394]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7394] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7385]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  clb.I[28]->crossbar  open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7385]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7385]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7385]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7385] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7454]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[28]->crossbar  open clb.I[2]->crossbar  clb.I[7]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7454]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7454]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7454]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7454] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1281]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1281]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1281]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1281]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1281] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[8046]" instance="clb[116]" mode="clb">
		<inputs>
			<port name="I">n_n1429 i_36_ n_n1213 i_35_ open open open open open n_n1307 n_n1303 open open i_29_ n_n1438 open open n_n1375 open i_32_ i_31_ i_34_ open open open open open open [7831] n_n1441 n_n1404 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n1133" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[19]->crossbar  open clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1133" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1133" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1133" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1133 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1433" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1433" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1433" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1433" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1433 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7885]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  clb.I[17]->crossbar  open ble[1].out[0]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7885]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7885]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7885]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7885] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8019]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  open open clb.I[3]->crossbar  clb.I[1]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8019]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8019]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8019]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8019] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n363" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[10]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n363" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n363" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n363" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n363 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n263" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n263" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n263" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n263" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n263 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n880" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[1]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n880" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n880" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n880" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n880 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[478]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open clb.I[28]->crossbar  clb.I[14]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[478]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[478]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[478]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[478] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8041]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[17]->crossbar  open clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8041]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8041]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8041]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8041] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8046]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  ble[5].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8046]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8046]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8046]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8046] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1404" instance="clb[117]" mode="clb">
		<inputs>
			<port name="I">i_12_ open open n_n1368 [7033] open n_n1401 open open [7009] n_n984 open open [6960] n_n1369 open open open n_n1080 [47] open i_14_ open open open open n_n1391 [7017] open i_17_ i_16_ open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[693]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[26]->crossbar  clb.I[13]->crossbar  clb.I[27]->crossbar  open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[693]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[693]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[693]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[693] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7110]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7110]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7110]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7110]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7110] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1589]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[9]->crossbar  clb.I[18]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1589]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1589]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1589]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1589] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[694]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[29]->crossbar  open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[694]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[694]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[694]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[694] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[716]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open open clb.I[21]->crossbar  clb.I[30]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[716]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[716]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[716]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[716] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[727]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[727]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[727]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[727]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[727] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1052]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open ble[7].out[0]->crossbar  open clb.I[4]->crossbar  clb.I[3]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1052]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1052]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1052]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1052] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[745]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[29]->crossbar  open open clb.I[0]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[745]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[745]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[745]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[745] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[771]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open clb.I[21]->crossbar  clb.I[30]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[771]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[771]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[771]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[771] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1404" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[21]->crossbar  clb.I[30]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1404" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1404" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1404" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1404 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7104]" instance="clb[118]" mode="clb">
		<inputs>
			<port name="I">i_35_ n_n1311 i_24_ n_n1307 n_n1314 open open n_n1144 open n_n1433 [54] open open open n_n1213 open open i_34_ open n_n1489 i_32_ n_n195 [482] open open i_14_ open open n_n1375 i_37_ [7102] i_31_ i_26_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[452]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[32]->crossbar  open clb.I[17]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[452]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[452]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[452]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[452] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[302]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open open open clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[302]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[302]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[302]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[302] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1715]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  open ble[1].out[0]->crossbar  ble[4].out[0]->crossbar  ble[0].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1715]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1715]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1715]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1715] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1701]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  ble[4].out[0]->crossbar  open open clb.I[10]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1701]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1701]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1701]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1701] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[416]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  clb.I[0]->crossbar  open clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[416]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[416]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[416]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[416] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[492]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[492]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[492]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[492]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[492] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[491]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  open clb.I[3]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[491]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[491]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[491]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[491] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7097]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7097]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7097]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7097]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7097] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7103]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[22]->crossbar  open ble[6].out[0]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7103]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7103]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7103]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7103] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7104]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  open open open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7104]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7104]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7104]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7104] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1141" instance="clb[119]" mode="clb">
		<inputs>
			<port name="I">i_30_ n_n461 open open [272] open open open open i_9_ i_10_ i_38_ open open n_n1213 open open [78] i_13_ i_26_ i_24_ i_8_ i_21_ open [12] open open open n_n1406 i_12_ i_7_ i_33_ open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7574]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[10]->crossbar  ble[1].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7574]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7574]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7574]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7574] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[503]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[20]->crossbar  clb.I[11]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[503]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[503]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[503]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[503] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1353" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1353" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1353" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1353" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1353 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7587]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  ble[1].out[0]->crossbar  clb.I[18]->crossbar  open open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7587]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7587]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7587]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7587] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1152]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  ble[2].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[24]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1152]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1152]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1152]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1152] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7582]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7582]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7582]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7582]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7582] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[77]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[21]->crossbar  clb.I[0]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[77]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[77]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[77]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[77] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[356]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  ble[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[356]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[356]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[356]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[356] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7890]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[29]->crossbar  clb.I[21]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7890]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7890]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7890]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7890] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1141" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[30]->crossbar  open clb.I[29]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1141" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1141" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1141" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1141 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1048" instance="clb[120]" mode="clb">
		<inputs>
			<port name="I">i_6_ i_13_ n_n1144 open n_n26 i_23_ i_24_ open open [413] n_n245 [44] open open i_18_ n_n1279 open open n_n1278 n_n178 n_n18 i_20_ n_n1307 [431] [508] open open open [59] n_n1118 i_9_ i_7_ i_32_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[6906]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open clb.I[30]->crossbar  clb.I[32]->crossbar  open clb.I[31]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6906]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6906]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6906]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6906] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[274]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  clb.I[21]->crossbar  open clb.I[6]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[274]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[274]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[274]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[274] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1470]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  open clb.I[20]->crossbar  ble[0].out[0]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1470]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1470]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1470]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1470] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7254]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  open clb.I[9]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7254]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7254]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7254]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7254] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[526]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open open ble[3].out[0]->crossbar  clb.I[23]->crossbar  clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[526]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[526]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[526]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[526] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1465]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  open open ble[6].out[0]->crossbar  ble[4].out[0]->crossbar  clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1465]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1465]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1465]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1465] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7255]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[1]->crossbar  open open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7255]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7255]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7255]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7255] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1324]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open ble[9].out[0]->crossbar  open clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1324]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1324]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1324]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1324] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n307" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  clb.I[22]->crossbar  open open ble[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n307" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n307" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n307" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n307 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1048" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[1]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1048" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1048" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1048" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1048 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[841]" instance="clb[121]" mode="clb">
		<inputs>
			<port name="I">open n_n1263 open open i_28_ [86] open open open i_29_ [227] n_n269 open open open open open n_n1314 i_27_ i_24_ open i_31_ open open open open open open open n_n1144 n_n1307 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n984" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[18]->crossbar  open open clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n984" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n984" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n984" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n984 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7842]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[18]->crossbar  clb.I[21]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7842]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7842]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7842]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7842] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[80]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[9]->crossbar  open clb.I[19]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[80]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[80]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[80]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[80] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[493]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[4]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[493]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[493]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[493]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[493] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7911]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  ble[2].out[0]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7911]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7911]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7911]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7911] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7917]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  ble[3].out[0]->crossbar  ble[7].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7917]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7917]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7917]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7917] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[515]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open open clb.I[30]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[515]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[515]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[515]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[515] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[360]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[360]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[360]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[360]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[360] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7887]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  clb.I[5]->crossbar  open open clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7887]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7887]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7887]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7887] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[841]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[21]->crossbar  open open clb.I[30]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[841]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[841]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[841]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[841] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[21]" instance="clb[122]" mode="clb">
		<inputs>
			<port name="I">open i_4_ i_3_ i_12_ i_2_ open open open open n_n1254 i_23_ open open open i_13_ open open open [10] i_17_ i_21_ n_n1118 i_9_ open open open open open open i_11_ [434] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7000]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[4]->crossbar  open clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7000]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7000]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7000]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7000] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7971]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7971]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7971]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7971]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7971] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1282" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[19]->crossbar  open open clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1282" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1282" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1282" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1282 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[550]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open clb.I[18]->crossbar  ble[2].out[0]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[550]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[550]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[550]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[550] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[290]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open open open open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[290]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[290]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[290]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[290] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n586" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open clb.I[3]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n586" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n586" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n586" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n586 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7415]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open open clb.I[14]->crossbar  clb.I[3]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7415]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7415]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7415]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7415] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[422]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  open ble[8].out[0]->crossbar  open open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[422]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[422]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[422]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[422] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1058" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  clb.I[2]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1058" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1058" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1058" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1058 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[21]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[21]->crossbar  ble[8].out[0]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[21]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[21]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[21]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[21] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n853" instance="clb[123]" mode="clb">
		<inputs>
			<port name="I">n_n504 n_n1375 i_13_ n_n1213 n_n1118 n_n1279 open [6939] n_n1307 open open open open open open open open n_n1408 open n_n839 i_31_ i_10_ i_6_ open open open n_n1443 open open n_n316 i_9_ [261] [387] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7368]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  clb.I[32]->crossbar  clb.I[29]->crossbar  clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7368]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7368]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7368]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7368] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7365]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[19]->crossbar  open open open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7365]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7365]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7365]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7365] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7341]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[20]->crossbar  open ble[9].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7341]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7341]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7341]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7341] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7374]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[8]->crossbar  open clb.I[20]->crossbar  ble[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7374]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7374]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7374]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7374] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[710]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open ble[9].out[0]->crossbar  clb.I[17]->crossbar  open clb.I[19]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[710]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[710]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[710]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[710] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1731]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->crossbar  clb.I[4]->crossbar  clb.I[5]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1731]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1731]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1731]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1731] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1726]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[1]->crossbar  open clb.I[3]->crossbar  open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1726]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1726]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1726]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1726] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1730]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open open clb.I[8]->crossbar  clb.I[7]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1730]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1730]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1730]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1730] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[635]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open open clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[635]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[635]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[635]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[635] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n853" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n853" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n853" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n853" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n853 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1392]" instance="clb[124]" mode="clb">
		<inputs>
			<port name="I">n_n1472 i_33_ i_32_ open n_n1100 i_38_ open open open [344] i_11_ open open open i_24_ [297] open open n_n1307 i_19_ open open i_34_ i_7_ i_28_ open open open n_n1288 n_n416 n_n1439 n_n1486 open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7716]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[31]->crossbar  clb.I[1]->crossbar  open clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7716]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7716]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7716]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7716] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[991]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  open ble[0].out[0]->crossbar  open clb.I[14]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[991]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[991]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[991]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[991] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1406]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  open clb.I[4]->crossbar  clb.I[10]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1406]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1406]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1406]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1406] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[286]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[4]->crossbar  clb.I[18]->crossbar  open clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[286]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[286]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[286]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[286] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7523]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open open clb.I[22]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7523]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7523]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7523]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7523] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1112]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  open ble[6].out[0]->crossbar  clb.I[0]->crossbar  clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1112]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1112]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1112]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1112] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7616]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  clb.I[1]->crossbar  open clb.I[14]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7616]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7616]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7616]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7616] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1397]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[28]->crossbar  clb.I[14]->crossbar  open clb.I[15]->crossbar  ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1397]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1397]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1397]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1397] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7332]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[1]->crossbar  clb.I[22]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7332]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7332]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7332]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7332] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1392]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1392]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1392]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1392]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1392] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[47]" instance="clb[125]" mode="clb">
		<inputs>
			<port name="I">i_25_ open open open i_20_ open open n_n1425 open n_n1216 i_17_ open n_n1401 open i_35_ [277] open open open i_32_ i_31_ i_24_ i_33_ open open open open open open i_34_ i_23_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[6959]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[20]->crossbar  clb.I[30]->crossbar  clb.I[29]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6959]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6959]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6959]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6959] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1393" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1393" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1393" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1393" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1393 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6960]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[4]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6960]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6960]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6960]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6960] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6951]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[21]->crossbar  open clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6951]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6951]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6951]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6951] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1710]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  clb.I[9]->crossbar  open clb.I[12]->crossbar  ble[2].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1710]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1710]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1710]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1710] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6953]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[0]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6953]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6953]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6953]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6953] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6961]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open ble[4].out[0]->crossbar  ble[7].out[0]->crossbar  open ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6961]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6961]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6961]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6961] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[599]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open ble[3].out[0]->crossbar  ble[8].out[0]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[599]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[599]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[599]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[599] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6952]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open open clb.I[21]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6952]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6952]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6952]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6952] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[47]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  open open clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[47]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[47]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[47]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[47] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1597]" instance="clb[126]" mode="clb">
		<inputs>
			<port name="I">open [470] i_12_ [251] open open i_20_ open open n_n1443 [77] i_33_ open open open open open i_37_ n_n1441 i_13_ i_17_ [65] i_16_ i_35_ open open open open open [202] i_0_ i_23_ i_24_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7055]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[32]->crossbar  open clb.I[31]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7055]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7055]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7055]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7055] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[59]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  open open open clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[59]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[59]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[59]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[59] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[402]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[2]->crossbar  open open clb.I[19]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[402]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[402]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[402]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[402] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1604]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[6]->crossbar  open open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1604]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1604]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1604]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1604] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1603]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1603]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1603]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1603]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1603] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7098]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  clb.I[17]->crossbar  open ble[2].out[0]->crossbar  open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7098]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7098]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7098]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7098] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7099]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open clb.I[1]->crossbar  open ble[5].out[0]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7099]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7099]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7099]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7099] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[683]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open open ble[2].out[0]->crossbar  open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[683]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[683]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[683]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[683] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1600]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  ble[7].out[0]->crossbar  open ble[4].out[0]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1600]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1600]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1600]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1600] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1597]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[30]->crossbar  open open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1597]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1597]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1597]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1597] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n504" instance="clb[127]" mode="clb">
		<inputs>
			<port name="I">open open i_37_ open i_22_ i_0_ open i_35_ open i_31_ open i_34_ i_14_ n_n1438 open open open n_n1251 i_28_ open open i_33_ open open open open open open open open open open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[189]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  ble[7].out[0]->crossbar  clb.I[12]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[189]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[189]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[189]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[189] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1504" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  open clb.I[7]->crossbar  clb.I[9]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1504" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1504" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1504" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1504 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[83]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[18]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[83]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[83]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[83]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[83] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1135]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  open open ble[1].out[0]->crossbar  clb.I[17]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1135]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1135]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1135]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1135] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1137]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[12]->crossbar  open clb.I[11]->crossbar  clb.I[7]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1137]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1137]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1137]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1137] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1374" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[21]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1374" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1374" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1374" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1374 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1437" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[11]->crossbar  open clb.I[7]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1437" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1437" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1437" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1437 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6948]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[11]->crossbar  open open open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6948]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6948]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6948]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6948] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7084]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  clb.I[7]->crossbar  open clb.I[5]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7084]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7084]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7084]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7084] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n504" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[2]->crossbar  open open clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n504" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n504" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n504" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n504 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7367]" instance="clb[128]" mode="clb">
		<inputs>
			<port name="I">[394] open i_33_ [61] open i_29_ n_n805 open open i_32_ n_n1340 open open open n_n1353 n_n1307 open open i_38_ n_n1128 [12] i_31_ i_28_ open open [51] open open i_35_ i_12_ i_6_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7702]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[18]->crossbar  clb.I[28]->crossbar  open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7702]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7702]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7702]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7702] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[226]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[18]->crossbar  clb.I[28]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[226]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[226]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[226]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[226] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[502]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[502]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[502]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[502]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[502] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1149" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open clb.I[9]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1149" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1149" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1149" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1149 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7548]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open ble[5].out[0]->crossbar  clb.I[25]->crossbar  ble[2].out[0]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7548]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7548]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7548]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7548] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7545]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  open clb.I[3]->crossbar  open clb.I[29]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7545]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7545]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7545]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7545] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[390]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open clb.I[2]->crossbar  clb.I[18]->crossbar  open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[390]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[390]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[390]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[390] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[475]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  open clb.I[14]->crossbar  open clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[475]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[475]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[475]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[475] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7363]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[2]->crossbar  clb.I[22]->crossbar  open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7363]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7363]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7363]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7363] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7367]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  ble[6].out[0]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7367]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7367]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7367]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7367] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7837]" instance="clb[129]" mode="clb">
		<inputs>
			<port name="I">open i_21_ [6959] i_19_ n_n712 i_35_ n_n130 i_36_ open open i_34_ i_29_ i_37_ n_n329 open open open n_n793 n_n1288 n_n129 [1766] n_n1429 n_n1216 open open open open open open open n_n363 n_n1369 n_n504 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[6922]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[32]->crossbar  clb.I[31]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6922]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6922]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6922]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6922] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6930]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open ble[0].out[0]->crossbar  clb.I[30]->crossbar  ble[2].out[0]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6930]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6930]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6930]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6930] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6924]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open open open ble[3].out[0]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6924]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6924]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6924]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6924] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6923]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  open clb.I[10]->crossbar  open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6923]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6923]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6923]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6923] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[22]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[19]->crossbar  open open clb.I[6]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[22]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[22]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[22]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[22] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8085]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  open clb.I[17]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8085]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8085]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8085]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8085] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[440]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open open clb.I[3]->crossbar  open clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[440]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[440]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[440]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[440] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7835]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  open open open clb.I[17]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7835]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7835]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7835]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7835] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7834]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[2]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7834]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7834]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7834]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7834] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7837]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7837]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7837]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7837]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7837] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1611]" instance="clb[130]" mode="clb">
		<inputs>
			<port name="I">open open n_n1225 open i_18_ n_n363 open open [404] i_17_ n_n1118 open open open n_n1278 open open n_n1216 i_23_ open open i_37_ n_n1018 open [6928] open open [6882] open i_16_ i_14_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1766]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  ble[1].out[0]->crossbar  clb.I[14]->crossbar  open clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1766]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1766]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1766]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1766] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n132" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  open open clb.I[9]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n132" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n132" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n132" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n132 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1507]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[8]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1507]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1507]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1507]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1507] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n179" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[18]->crossbar  open open open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n179" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n179" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n179" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n179 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7195]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open ble[5].out[0]->crossbar  clb.I[24]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7195]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7195]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7195]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7195] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[268]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open open clb.I[29]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[268]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[268]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[268]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[268] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1574]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open ble[3].out[0]->crossbar  clb.I[8]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1574]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1574]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1574]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1574] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7123]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[29]->crossbar  open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7123]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7123]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7123]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7123] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7230]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[2]->crossbar  open clb.I[21]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7230]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7230]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7230]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7230] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1611]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1611]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1611]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1611]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1611] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7737]" instance="clb[131]" mode="clb">
		<inputs>
			<port name="I">i_29_ open [344] i_6_ i_12_ i_28_ i_25_ n_n1307 i_38_ n_n1359 open i_26_ open open open open open open open n_n849 i_32_ [71] i_34_ open open open open open open i_35_ [394] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[429]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[8]->crossbar  open open clb.I[22]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[429]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[429]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[429]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[429] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1478" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  open open clb.I[11]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1478" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1478" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1478" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1478 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7321]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  open clb.I[8]->crossbar  clb.I[29]->crossbar  open ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7321]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7321]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7321]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7321] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[510]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[8]->crossbar  clb.I[21]->crossbar  open open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[510]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[510]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[510]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[510] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7395]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[5].out[0]->crossbar  clb.I[19]->crossbar  ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7395]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7395]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7395]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7395] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7386]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  ble[1].out[0]->crossbar  clb.I[0]->crossbar  clb.I[8]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7386]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7386]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7386]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7386] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[327]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[7]->crossbar  clb.I[9]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[327]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[327]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[327]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[327] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7732]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[29]->crossbar  ble[1].out[0]->crossbar  open open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7732]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7732]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7732]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7732] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7733]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open clb.I[2]->crossbar  clb.I[8]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7733]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7733]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7733]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7733] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7737]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  ble[8].out[0]->crossbar  clb.I[30]->crossbar  open ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7737]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7737]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7737]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7737] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1315" instance="clb[132]" mode="clb">
		<inputs>
			<port name="I">i_34_ n_n1390 open n_n1375 open open [1654] open i_7_ i_13_ [305] open open [1656] open open open i_14_ open open open open open i_31_ open open [127] open open i_12_ i_9_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7037]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  clb.I[26]->crossbar  clb.I[13]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7037]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7037]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7037]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7037] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1653]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  ble[2].out[0]->crossbar  open open open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1653]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1653]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1653]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1653] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[717]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[29]->crossbar  open clb.I[8]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[717]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[717]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[717]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[717] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1391" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[8]->crossbar  clb.I[9]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1391" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1391" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1391" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1391 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1698]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  clb.I[1]->crossbar  ble[3].out[0]->crossbar  open clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1698]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1698]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1698]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1698] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1334" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  open open clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1334" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1334" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1334" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1334 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1717]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open open ble[5].out[0]->crossbar  clb.I[1]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1717]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1717]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1717]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1717] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1372" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open clb.I[8]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1372" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1372" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1372" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1372 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1089" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[8]->crossbar  clb.I[29]->crossbar  open open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1089" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1089" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1089" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1089 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1315" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[8]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1315" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1315" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1315" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1315 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n793" instance="clb[133]" mode="clb">
		<inputs>
			<port name="I">open [10] open n_n1315 open open open i_21_ i_27_ open [7009] open open [1685] open i_31_ open i_23_ open open n_n1443 open i_28_ open i_35_ open open [1686] [7004] open i_34_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7011]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[13]->crossbar  open clb.I[28]->crossbar  clb.I[27]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7011]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7011]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7011]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7011] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1684]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[20]->crossbar  open ble[2].out[0]->crossbar  open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1684]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1684]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1684]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1684] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1080" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  open open open clb.I[17]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1080" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1080" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1080" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1080 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7857]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  open clb.I[22]->crossbar  clb.I[8]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7857]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7857]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7857]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7857] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7830]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open open clb.I[8]->crossbar  clb.I[7]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7830]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7830]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7830]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7830] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7829]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[15]->crossbar  clb.I[30]->crossbar  clb.I[22]->crossbar  clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7829]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7829]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7829]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7829] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[142]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->crossbar  open open ble[7].out[0]->crossbar  clb.I[1]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[142]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[142]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[142]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[142] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7942]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[24]->crossbar  clb.I[7]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7942]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7942]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7942]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7942] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[299]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[17]->crossbar  clb.I[22]->crossbar  ble[7].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[299]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[299]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[299]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[299] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n793" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open clb.I[8]->crossbar  open clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n793" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n793" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n793" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n793 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7358]" instance="clb[134]" mode="clb">
		<inputs>
			<port name="I">i_25_ open i_35_ i_29_ open open open open i_32_ n_n1307 n_n1359 open open open i_24_ i_26_ open open open [7050] open open i_38_ open i_28_ i_22_ open open open [327] n_n706 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7364]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[3]->crossbar  clb.I[8]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7364]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7364]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7364]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7364] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[311]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[0]->crossbar  clb.I[15]->crossbar  open clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[311]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[311]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[311]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[311] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[994]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[9]->crossbar  ble[3].out[0]->crossbar  clb.I[10]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[994]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[994]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[994]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[994] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7717]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[0]->crossbar  open clb.I[24]->crossbar  open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7717]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7717]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7717]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7717] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[276]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open ble[5].out[0]->crossbar  open clb.I[2]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[276]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[276]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[276]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[276] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[78]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  open clb.I[0]->crossbar  open clb.I[24]->crossbar  clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[78]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[78]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[78]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[78] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7356]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[24]->crossbar  clb.I[3]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7356]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7356]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7356]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7356] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[456]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open ble[6].out[0]->crossbar  open clb.I[14]->crossbar  clb.I[0]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[456]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[456]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[456]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[456] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7355]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  ble[5].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7355]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7355]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7355]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7355] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7358]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7358]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7358]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7358]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7358] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1461]" instance="clb[135]" mode="clb">
		<inputs>
			<port name="I">i_9_ n_n1303 i_18_ open open open open open n_n1278 [61] n_n1419 i_11_ i_19_ open n_n1307 open open open n_n1300 [344] open i_32_ open open open open open [404] n_n1100 [7264] n_n1454 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7342]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[11]->crossbar  open open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7342]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7342]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7342]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7342] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[297]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[8]->crossbar  clb.I[2]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[297]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[297]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[297]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[297] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1419]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  open ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1419]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1419]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1419]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1419] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1405]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1405]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1405]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1405]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1405] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1426]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  open clb.I[11]->crossbar  clb.I[28]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1426]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1426]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1426]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1426] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n706" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open clb.I[0]->crossbar  clb.I[1]->crossbar  open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n706" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n706" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n706" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n706 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[204]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[11]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[204]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[204]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[204]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[204] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1463]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[2]->crossbar  open clb.I[8]->crossbar  open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1463]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1463]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1463]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1463] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1464]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open ble[6].out[0]->crossbar  clb.I[14]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1464]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1464]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1464]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1464] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1461]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1461]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1461]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1461]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1461] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[990]" instance="clb[136]" mode="clb">
		<inputs>
			<port name="I">i_35_ n_n1307 i_24_ i_38_ n_n1454 open n_n1197 open [226] n_n1279 [272] i_29_ [205] n_n1118 n_n706 open open open open [7574] n_n1425 i_28_ i_26_ i_9_ i_10_ i_8_ n_n1128 i_12_ n_n1144 n_n1300 n_n416 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  open open ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7275]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[8]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7275]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7275]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7275]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7275] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7572]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[23]->crossbar  clb.I[25]->crossbar  clb.I[24]->crossbar  clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7572]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7572]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7572]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7572] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1159]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[12]->crossbar  clb.I[20]->crossbar  clb.I[6]->crossbar  open ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1159]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1159]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1159]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1159] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7580]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  ble[4].out[0]->crossbar  open ble[2].out[0]->crossbar  open clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7580]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7580]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7580]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7580] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1161]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[8]->crossbar  clb.I[13]->crossbar  open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1161]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1161]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1161]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1161] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1147]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[3]->crossbar  clb.I[0]->crossbar  open clb.I[4]->crossbar  clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1147]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1147]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1147]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1147] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1139]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open clb.I[1]->crossbar  ble[5].out[0]->crossbar  clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1139]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1139]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1139]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1139] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1146]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[8]->crossbar  ble[8].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1146]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1146]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1146]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1146] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[457]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  clb.I[2]->crossbar  clb.I[21]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[457]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[457]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[457]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[457] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[990]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  open clb.I[14]->crossbar  open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[990]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[990]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[990]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[990] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n460" instance="clb[137]" mode="clb">
		<inputs>
			<port name="I">n_n1278 i_37_ n_n1118 open open open open open i_35_ i_34_ [260] open open i_30_ n_n1441 open open open i_27_ [77] open i_29_ open n_n1318 open open open n_n1141 n_n1263 i_32_ i_28_ open open </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1477]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  open clb.I[28]->crossbar  clb.I[27]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1477]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1477]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1477]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1477] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1473]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  open ble[2].out[0]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1473]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1473]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1473]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1473] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7242]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[9]->crossbar  open ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7242]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7242]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7242]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7242] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6926]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[29]->crossbar  clb.I[9]->crossbar  open clb.I[8]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6926]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6926]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6926]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6926] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[365]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open clb.I[18]->crossbar  open clb.I[21]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[365]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[365]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[365]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[365] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[721]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  open clb.I[0]->crossbar  clb.I[2]->crossbar  open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[721]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[721]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[721]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[721] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7217]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[1]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7217]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7217]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7217]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7217] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7074]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  clb.I[1]->crossbar  open clb.I[8]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7074]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7074]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7074]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7074] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[243]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[29]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[243]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[243]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[243]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[243] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n460" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n460" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n460" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n460" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n460 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n245" instance="clb[138]" mode="clb">
		<inputs>
			<port name="I">i_10_ open open open n_n1408 open open open open n_n916 open i_13_ i_12_ open open i_37_ open open i_7_ open open i_4_ i_0_ open open open open open open i_33_ i_5_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n1147" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open clb.I[11]->crossbar  open clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1147" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1147" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1147" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1147 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[669]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  ble[4].out[0]->crossbar  clb.I[9]->crossbar  open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[669]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[669]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[669]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[669] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[644]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[5].out[0]->crossbar  ble[4].out[0]->crossbar  open clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[644]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[644]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[644]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[644] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[608]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  ble[5].out[0]->crossbar  open ble[4].out[0]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[608]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[608]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[608]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[608] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7828]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[0]->crossbar  clb.I[12]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7828]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7828]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7828]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7828] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7827]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[18]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7827]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7827]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7827]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7827] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7137]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[15]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7137]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7137]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7137]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7137] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6879]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open clb.I[29]->crossbar  clb.I[11]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6879]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6879]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6879]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6879] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6880]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[7].out[0]->crossbar  open clb.I[21]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6880]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6880]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6880]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6880] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n245" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n245" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n245" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n245" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n245 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7366]" instance="clb[139]" mode="clb">
		<inputs>
			<port name="I">open open [226] open i_10_ open i_5_ n_n805 i_24_ n_n1307 n_n841 open open open i_25_ open open open n_n1128 i_4_ i_2_ i_26_ n_n1191 open open open open open i_31_ i_28_ i_13_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[289]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[28]->crossbar  clb.I[30]->crossbar  open clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[289]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[289]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[289]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[289] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[41]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  open clb.I[10]->crossbar  clb.I[20]->crossbar  clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[41]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[41]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[41]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[41] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7718]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  clb.I[9]->crossbar  clb.I[30]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7718]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7718]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7718]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7718] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1349]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  open clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1349]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1349]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1349]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1349] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7388]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[8]->crossbar  clb.I[4]->crossbar  open clb.I[21]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7388]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7388]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7388]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7388] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7372]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open clb.I[18]->crossbar  clb.I[14]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7372]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7372]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7372]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7372] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[315]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  clb.I[8]->crossbar  clb.I[29]->crossbar  open clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[315]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[315]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[315]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[315] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7362]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  clb.I[18]->crossbar  open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7362]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7362]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7362]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7362] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7361]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[2]->crossbar  open clb.I[29]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7361]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7361]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7361]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7361] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7366]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[30]->crossbar  open ble[8].out[0]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7366]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7366]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7366]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7366] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[435]" instance="clb[140]" mode="clb">
		<inputs>
			<port name="I">i_6_ open open open n_n1033 i_11_ i_3_ open i_13_ [7050] i_8_ open open open i_18_ open open open n_n1307 open open i_9_ open i_12_ open open open open open n_n1279 n_n1118 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1343]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[6]->crossbar  open clb.I[5]->crossbar  open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1343]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1343]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1343]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1343] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[425]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[2].out[0]->crossbar  open open ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[425]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[425]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[425]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[425] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1342]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open clb.I[5]->crossbar  clb.I[21]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1342]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1342]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1342]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1342] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[434]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open ble[4].out[0]->crossbar  clb.I[4]->crossbar  open clb.I[9]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[434]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[434]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[434]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[434] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7417]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open open clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7417]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7417]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7417]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7417] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n391" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  open clb.I[0]->crossbar  clb.I[18]->crossbar  ble[6].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n391" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n391" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n391" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n391 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7426]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[21]->crossbar  open clb.I[5]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7426]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7426]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7426]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7426] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[436]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[14]->crossbar  open clb.I[8]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[436]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[436]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[436]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[436] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7428]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  clb.I[5]->crossbar  clb.I[8]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7428]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7428]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7428]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7428] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[435]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[435]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[435]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[435]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[435] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n416" instance="clb[141]" mode="clb">
		<inputs>
			<port name="I">i_20_ open [404] open n_n1216 open open open i_16_ n_n1391 [6959] open open open open open open open n_n1213 i_3_ open i_8_ n_n1278 open n_n1406 open open open open i_17_ i_18_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[8021]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  open clb.I[30]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8021]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8021]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8021]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8021] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[969]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[8]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[969]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[969]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[969]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[969] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1672]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[4]->crossbar  open open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1672]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1672]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1672]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1672] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7017]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open clb.I[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7017]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7017]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7017]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7017] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[222]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open clb.I[18]->crossbar  open clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[222]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[222]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[222]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[222] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n21" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[0]->crossbar  clb.I[24]->crossbar  ble[6].out[0]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n21" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n21" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n21" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n21 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6890]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open open open open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6890]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6890]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6890]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6890] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[413]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[8]->crossbar  open clb.I[29]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[413]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[413]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[413]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[413] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1577]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  open open ble[7].out[0]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1577]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1577]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1577]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1577] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n416" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[21]->crossbar  open clb.I[2]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n416" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n416" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n416" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n416 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1449]" instance="clb[142]" mode="clb">
		<inputs>
			<port name="I">[7275] i_18_ open i_23_ open open n_n1307 open open i_11_ i_19_ open n_n787 open i_6_ open open i_5_ i_9_ n_n841 open open [404] open open open open [361] open i_8_ i_24_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[4]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[6]->crossbar  open ble[1].out[0]->crossbar  clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[4]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[4]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[4]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[4] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[353]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  clb.I[18]->crossbar  clb.I[17]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[353]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[353]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[353]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[353] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[521]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  open open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[521]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[521]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[521]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[521] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[484]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[6]->crossbar  clb.I[9]->crossbar  open open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[484]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[484]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[484]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[484] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7145]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[30]->crossbar  clb.I[3]->crossbar  open clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7145]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7145]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7145]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7145] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[489]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  ble[6].out[0]->crossbar  open clb.I[1]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[489]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[489]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[489]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[489] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7148]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open open clb.I[14]->crossbar  clb.I[17]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7148]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7148]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7148]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7148] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7274]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  clb.I[29]->crossbar  clb.I[14]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7274]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7274]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7274]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7274] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[231]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open open clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[231]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[231]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[231]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[231] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1449]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  ble[2].out[0]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1449]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1449]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1449]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1449] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1474]" instance="clb[143]" mode="clb">
		<inputs>
			<port name="I">i_32_ i_13_ i_31_ i_12_ open n_n1216 [57] n_n1314 open open [8] i_7_ i_16_ i_8_ n_n1322 open open n_n1141 open i_34_ i_37_ n_n1018 n_n1263 open i_17_ open open open open n_n1489 i_33_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[802]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[12]->crossbar  clb.I[1]->crossbar  open clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[802]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[802]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[802]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[802] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7243]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[11]->crossbar  clb.I[13]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7243]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7243]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7243]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7243] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[524]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open open clb.I[20]->crossbar  clb.I[6]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[524]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[524]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[524]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[524] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7111]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open ble[4].out[0]->crossbar  open ble[2].out[0]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7111]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7111]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7111]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7111] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1591]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open clb.I[21]->crossbar  ble[5].out[0]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1591]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1591]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1591]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1591] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7108]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[2]->crossbar  open clb.I[0]->crossbar  open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7108]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7108]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7108]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7108] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[759]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[3]->crossbar  open clb.I[12]->crossbar  clb.I[1]->crossbar  clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[759]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[759]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[759]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[759] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[758]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open clb.I[14]->crossbar  open clb.I[7]->crossbar  ble[1].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[758]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[758]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[758]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[758] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1480]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  ble[5].out[0]->crossbar  open clb.I[29]->crossbar  open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1480]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1480]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1480]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1480] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1474]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[30]->crossbar  open open ble[8].out[0]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1474]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1474]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1474]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1474] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[850]" instance="clb[144]" mode="clb">
		<inputs>
			<port name="I">open i_27_ open i_28_ i_31_ n_n1429 open [47] n_n1443 open i_7_ open open open [232] open open open open i_11_ i_3_ i_18_ n_n712 open open i_10_ open open i_23_ i_19_ i_21_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[8084]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open clb.I[30]->crossbar  ble[1].out[0]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8084]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8084]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8084]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8084] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8082]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  open clb.I[10]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8082]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8082]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8082]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8082] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[578]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  open open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[578]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[578]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[578]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[578] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[437]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[20]->crossbar  clb.I[25]->crossbar  open open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[437]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[437]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[437]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[437] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[610]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open ble[3].out[0]->crossbar  clb.I[8]->crossbar  ble[5].out[0]->crossbar  open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[610]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[610]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[610]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[610] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[891]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  open clb.I[19]->crossbar  open clb.I[29]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[891]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[891]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[891]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[891] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[275]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  open clb.I[1]->crossbar  clb.I[4]->crossbar  clb.I[3]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[275]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[275]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[275]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[275] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[544]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[5].out[0]->crossbar  open clb.I[5]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[544]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[544]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[544]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[544] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[857]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open clb.I[29]->crossbar  clb.I[22]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[857]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[857]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[857]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[857] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[850]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[30]->crossbar  ble[7].out[0]->crossbar  open open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[850]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[850]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[850]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[850] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7040]" instance="clb[145]" mode="clb">
		<inputs>
			<port name="I">i_24_ [7050] n_n1369 open i_23_ [7033] open n_n1393 open i_32_ open open open [226] i_26_ open open open i_34_ open open i_29_ i_28_ i_25_ open open open n_n1307 n_n1489 [8] n_n1429 [1150] open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1141]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open clb.I[31]->crossbar  ble[1].out[0]->crossbar  open clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1141]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1141]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1141]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1141] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[438]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  open ble[2].out[0]->crossbar  open open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[438]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[438]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[438]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[438] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7576]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  open clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7576]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7576]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7576]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7576] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1081]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  open open open open clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1081]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1081]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1081]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1081] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[447]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[0]->crossbar  clb.I[18]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[447]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[447]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[447]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[447] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1650]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  open clb.I[0]->crossbar  open clb.I[18]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1650]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1650]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1650]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1650] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1649]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open clb.I[0]->crossbar  clb.I[23]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1649]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1649]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1649]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1649] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[196]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  open open clb.I[28]->crossbar  clb.I[7]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[196]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[196]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[196]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[196] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[55]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[22]->crossbar  clb.I[2]->crossbar  clb.I[21]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[55]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[55]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[55]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[55] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7040]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7040]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7040]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7040]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7040] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1302" instance="clb[146]" mode="clb">
		<inputs>
			<port name="I">i_33_ i_27_ i_29_ open i_25_ open open open open i_20_ i_23_ open open open open open open open i_34_ i_24_ n_n1429 n_n1374 open [47] open open open open open open i_28_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[288]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[30]->crossbar  clb.I[2]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[288]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[288]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[288]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[288] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[267]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[30]->crossbar  open clb.I[2]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[267]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[267]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[267]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[267] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1582]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  open ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1582]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1582]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1582]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1582] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6997]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[10]->crossbar  open open open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6997]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6997]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6997]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6997] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[322]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->crossbar  clb.I[0]->crossbar  ble[3].out[0]->crossbar  open clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[322]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[322]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[322]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[322] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7058]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[1]->crossbar  open open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7058]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7058]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7058]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7058] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6996]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open clb.I[4]->crossbar  open open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6996]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6996]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6996]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6996] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[82]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open clb.I[23]->crossbar  open ble[8].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[82]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[82]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[82]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[82] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1257" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[2]->crossbar  clb.I[0]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1257" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1257" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1257" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1257 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1302" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[0]->crossbar  clb.I[2]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1302" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1302" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1302" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1302 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1179" instance="clb[147]" mode="clb">
		<inputs>
			<port name="I">i_35_ open i_38_ open i_17_ i_29_ open open open n_n1397 [112] open open open open i_31_ open open i_12_ i_7_ i_28_ i_32_ [429] i_30_ [83] open open open open i_14_ i_13_ i_22_ open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open open open ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[345]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[20]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  open clb.I[31]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[345]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[345]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[345]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[345] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1472" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  open clb.I[21]->crossbar  clb.I[5]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1472" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1472" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1472" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1472 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1022]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[20]->crossbar  clb.I[19]->crossbar  ble[1].out[0]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1022]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1022]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1022]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1022] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7689]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[10]->crossbar  open clb.I[9]->crossbar  open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7689]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7689]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7689]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7689] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7686]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[18]->crossbar  clb.I[23]->crossbar  clb.I[4]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7686]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7686]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7686]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7686] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[734]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  open ble[6].out[0]->crossbar  ble[4].out[0]->crossbar  ble[0].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[734]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[734]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[734]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[734] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[735]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[23]->crossbar  open open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[735]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[735]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[735]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[735] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7559]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[23]->crossbar  clb.I[2]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7559]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7559]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7559]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7559] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[446]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[0]->crossbar  clb.I[21]->crossbar  open clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[446]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[446]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[446]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[446] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1179" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[2]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1179" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1179" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1179" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1179 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1367]" instance="clb[148]" mode="clb">
		<inputs>
			<port name="I">open open n_n1300 open i_29_ i_38_ i_14_ open i_30_ n_n1504 i_7_ i_13_ i_12_ open i_34_ i_17_ open [345] i_28_ i_8_ n_n1489 [297] [1406] i_32_ open open open open n_n1466 [7364] i_24_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open open ble[5].out[0]->clbouts  open open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7600]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[30]->crossbar  clb.I[19]->crossbar  clb.I[5]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7600]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7600]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7600]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7600] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[585]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  open clb.I[12]->crossbar  clb.I[6]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[585]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[585]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[585]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[585] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1126]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[19]->crossbar  open clb.I[2]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1126]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1126]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1126]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1126] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1123]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[18]->crossbar  open clb.I[4]->crossbar  open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1123]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1123]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1123]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1123] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1127]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[8]->crossbar  clb.I[17]->crossbar  clb.I[23]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1127]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1127]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1127]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1127] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7615]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  ble[2].out[0]->crossbar  ble[4].out[0]->crossbar  ble[6].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7615]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7615]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7615]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7615] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[298]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[14]->crossbar  open open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[298]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[298]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[298]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[298] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7324]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open clb.I[28]->crossbar  open clb.I[5]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7324]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7324]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7324]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7324] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1404]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open ble[7].out[0]->crossbar  clb.I[22]->crossbar  clb.I[21]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1404]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1404]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1404]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1404] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1367]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[30]->crossbar  clb.I[22]->crossbar  open clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1367]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1367]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1367]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1367] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n458" instance="clb[149]" mode="clb">
		<inputs>
			<port name="I">n_n1279 n_n1408 open [259] open open open open open i_8_ [214] open open open [258] open open [48] [272] i_10_ i_13_ i_34_ i_38_ open [221] open i_25_ open open n_n1278 n_n1443 i_24_ open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[239]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[31]->crossbar  open open open clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[239]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[239]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[239]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[239] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7516]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  clb.I[19]->crossbar  ble[0].out[0]->crossbar  open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7516]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7516]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7516]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7516] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7519]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7519]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7519]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7519]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7519] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7525]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open open clb.I[18]->crossbar  ble[2].out[0]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7525]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7525]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7525]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7525] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[601]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  ble[5].out[0]->crossbar  ble[7].out[0]->crossbar  open clb.I[24]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[601]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[601]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[601]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[601] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n358" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[1]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n358" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n358" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n358" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n358 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n242" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open clb.I[29]->crossbar  open clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n242" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n242" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n242" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n242 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n355" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[14]->crossbar  clb.I[0]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n355" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n355" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n355" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n355 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[250]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[0]->crossbar  open open open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[250]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[250]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[250]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[250] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n458" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[29]->crossbar  open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n458" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n458" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n458" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n458 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n315" instance="clb[150]" mode="clb">
		<inputs>
			<port name="I">[1343] open i_13_ open i_3_ i_18_ open i_19_ i_9_ i_30_ i_24_ [1342] open open n_n1307 open open open open n_n1197 n_n1486 open open i_8_ open open open open open i_12_ i_6_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open open ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1340]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[23]->crossbar  clb.I[8]->crossbar  open open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1340]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1340]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1340]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1340] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[18]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[4]->crossbar  open open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[18]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[18]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[18]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[18] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1028" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  open clb.I[23]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1028" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1028" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1028" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1028 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7543]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open open clb.I[20]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7543]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7543]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7543]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7543] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1198]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[23]->crossbar  open open clb.I[7]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1198]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1198]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1198]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1198] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1197]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  ble[4].out[0]->crossbar  open clb.I[0]->crossbar  open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1197]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1197]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1197]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1197] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1190]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  ble[2].out[0]->crossbar  open ble[7].out[0]->crossbar  open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1190]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1190]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1190]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1190] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7541]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open open open clb.I[7]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7541]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7541]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7541]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7541] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7423]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7423]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7423]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7423]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7423] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n315" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n315" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n315" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n315" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n315 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7537]" instance="clb[151]" mode="clb">
		<inputs>
			<port name="I">i_8_ open i_7_ i_28_ i_31_ i_2_ i_33_ n_n1118 open [71] [12] i_32_ i_30_ open i_29_ open open open open i_38_ [61] n_n1278 n_n1279 open open open open open open n_n805 n_n1423 i_34_ i_35_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n1059" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[6]->crossbar  clb.I[31]->crossbar  open clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1059" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1059" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1059" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1059 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7701]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[2]->crossbar  open open clb.I[11]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7701]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7701]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7701]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7701] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[999]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open open clb.I[20]->crossbar  ble[1].out[0]->crossbar  clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[999]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[999]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[999]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[999] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7706]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  ble[4].out[0]->crossbar  open ble[2].out[0]->crossbar  open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7706]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7706]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7706]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7706] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7703]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open open clb.I[12]->crossbar  open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7703]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7703]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7703]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7703] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7690]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  clb.I[14]->crossbar  clb.I[0]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7690]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7690]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7690]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7690] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7531]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[14]->crossbar  open clb.I[4]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7531]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7531]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7531]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7531] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7532]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open clb.I[14]->crossbar  open clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7532]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7532]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7532]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7532] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1201]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">ble[0].out[0]->crossbar  ble[7].out[0]->crossbar  clb.I[22]->crossbar  open clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1201]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1201]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1201]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1201] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7537]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7537]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7537]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7537]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7537] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7565]" instance="clb[152]" mode="clb">
		<inputs>
			<port name="I">open i_30_ open open i_24_ open n_n1425 n_n1179 i_38_ i_32_ i_22_ [71] open open open open open open open open open open i_25_ [262] open i_7_ open i_35_ open [214] [72] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open open ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[56]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[6]->crossbar  clb.I[27]->crossbar  open clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[56]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[56]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[56]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[56] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7276]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  open clb.I[22]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7276]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7276]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7276]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7276] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[249]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  ble[1].out[0]->crossbar  open open ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[249]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[249]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[249]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[249] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7301]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[25]->crossbar  clb.I[9]->crossbar  open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7301]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7301]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7301]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7301] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7602]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[1]->crossbar  open clb.I[25]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7602]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7602]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7602]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7602] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1132]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open ble[4].out[0]->crossbar  clb.I[4]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1132]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1132]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1132]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1132] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[278]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[1]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[278]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[278]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[278]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[278] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1173]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[23]->crossbar  open ble[6].out[0]->crossbar  clb.I[7]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1173]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1173]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1173]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1173] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7555]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open clb.I[22]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7555]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7555]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7555]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7555] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7565]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7565]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7565]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7565]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7565] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7567]" instance="clb[153]" mode="clb">
		<inputs>
			<port name="I">i_38_ [239] n_n1059 open n_n1489 open open n_n1433 open [77] i_17_ open i_8_ open [12] open i_32_ n_n1466 i_24_ i_34_ i_12_ n_n1278 n_n1288 open [78] open open open open n_n1279 [224] [7612] i_7_ </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1130]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open clb.I[32]->crossbar  clb.I[4]->crossbar  open clb.I[16]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1130]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1130]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1130]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1130] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1128]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[20]->crossbar  clb.I[18]->crossbar  open open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1128]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1128]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1128]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1128] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1125]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  ble[0].out[0]->crossbar  open ble[1].out[0]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1125]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1125]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1125]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1125] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1129]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[17]->crossbar  open clb.I[0]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1129]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1129]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1129]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1129] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[329]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open clb.I[18]->crossbar  clb.I[24]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[329]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[329]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[329]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[329] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7492]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[0]->crossbar  open open clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7492]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7492]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7492]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7492] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1142]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open open clb.I[29]->crossbar  ble[5].out[0]->crossbar  clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1142]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1142]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1142]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1142] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[465]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[14]->crossbar  clb.I[17]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[465]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[465]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[465]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[465] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1176]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  clb.I[2]->crossbar  clb.I[22]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1176]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1176]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1176]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1176] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7567]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  ble[7].out[0]->crossbar  clb.I[29]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7567]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7567]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7567]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7567] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[704]" instance="clb[154]" mode="clb">
		<inputs>
			<port name="I">n_n245 [6899] n_n1213 open open open i_36_ open i_32_ open open open [44] open i_35_ open open open i_34_ open open [367] n_n1375 n_n1303 open open open open open i_33_ n_n1404 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[244]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[6]->crossbar  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[244]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[244]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[244]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[244] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7931]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[14]->crossbar  clb.I[8]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7931]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7931]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7931]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7931] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7930]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[14]->crossbar  open clb.I[6]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7930]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7930]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7930]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7930] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[227]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[6]->crossbar  open clb.I[14]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[227]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[227]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[227]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[227] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1422" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[18]->crossbar  open clb.I[8]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1422" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1422" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1422" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1422 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[508]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  open clb.I[23]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[508]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[508]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[508]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[508] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7902]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  clb.I[22]->crossbar  open open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7902]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7902]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7902]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7902] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1458" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[14]->crossbar  clb.I[8]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1458" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1458" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1458" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1458 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7177]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open ble[7].out[0]->crossbar  open clb.I[22]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7177]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7177]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7177]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7177] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[704]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  clb.I[21]->crossbar  open open ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[704]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[704]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[704]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[704] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[6917]" instance="clb[155]" mode="clb">
		<inputs>
			<port name="I">n_n1406 n_n1369 n_n1213 n_n460 open n_n178 n_n1100 open open i_9_ i_6_ i_23_ [268] open i_20_ open open open i_17_ i_11_ n_n1307 n_n1443 n_n245 open open i_19_ open open open n_n841 n_n504 open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7197]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[25]->crossbar  open open clb.I[18]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7197]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7197]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7197]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7197] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[351]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  clb.I[20]->crossbar  open clb.I[6]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[351]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[351]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[351]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[351] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7121]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  open clb.I[18]->crossbar  open clb.I[25]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7121]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7121]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7121]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7121] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[361]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[25]->crossbar  clb.I[19]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[361]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[361]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[361]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[361] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6893]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  open clb.I[18]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6893]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6893]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6893]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6893] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n18" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  ble[4].out[0]->crossbar  clb.I[0]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n18" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n18" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n18" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n18 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[63]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open clb.I[1]->crossbar  clb.I[11]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[63]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[63]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[63]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[63] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6903]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[5]->crossbar  open clb.I[30]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6903]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6903]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6903]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6903] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6905]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open open clb.I[21]->crossbar  ble[3].out[0]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6905]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6905]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6905]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6905] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6917]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  ble[5].out[0]->crossbar  ble[6].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6917]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6917]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6917]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6917] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[877]" instance="clb[156]" mode="clb">
		<inputs>
			<port name="I">open n_n916 n_n1307 open open n_n1441 open n_n1100 i_36_ n_n1400 n_n841 open n_n1375 open [80] [261] open open n_n1322 open i_35_ i_29_ i_32_ open open open open open open i_14_ i_34_ open [7176] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1523]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[32]->crossbar  clb.I[2]->crossbar  ble[1].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1523]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1523]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1523]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1523] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[458]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[9]->crossbar  clb.I[5]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[458]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[458]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[458]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[458] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[904]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[10]->crossbar  ble[1].out[0]->crossbar  ble[3].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[904]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[904]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[904]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[904] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7821]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open open clb.I[20]->crossbar  open clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7821]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7821]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7821]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7821] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[373]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[18]->crossbar  open open clb.I[30]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[373]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[373]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[373]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[373] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7888]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[30]->crossbar  clb.I[8]->crossbar  open clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7888]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7888]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7888]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7888] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7178]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[12]->crossbar  clb.I[1]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7178]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7178]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7178]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7178] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[878]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[18]->crossbar  open clb.I[29]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[878]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[878]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[878]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[878] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[147]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  open open ble[6].out[0]->crossbar  clb.I[22]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[147]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[147]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[147]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[147] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[877]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open ble[7].out[0]->crossbar  ble[8].out[0]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[877]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[877]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[877]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[877] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1377]" instance="clb[157]" mode="clb">
		<inputs>
			<port name="I">i_30_ n_n1225 i_22_ [72] [239] open open i_10_ open open open open open i_7_ i_9_ i_2_ open open open i_32_ n_n1369 n_n1197 n_n1523 open open open open i_26_ i_24_ [289] i_28_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7272]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[27]->crossbar  clb.I[13]->crossbar  open clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7272]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7272]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7272]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7272] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[282]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[30]->crossbar  ble[0].out[0]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[282]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[282]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[282]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[282] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7082]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[0]->crossbar  open clb.I[30]->crossbar  open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7082]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7082]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7082]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7082] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n762" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[19]->crossbar  clb.I[21]->crossbar  open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n762" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n762" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n762" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n762 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7351]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[19]->crossbar  open open clb.I[0]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7351]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7351]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7351]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7351] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1431" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open open clb.I[19]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1431" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1431" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1431" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1431 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7493]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[3]->crossbar  clb.I[4]->crossbar  open clb.I[1]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7493]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7493]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7493]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7493] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7488]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[14]->crossbar  clb.I[15]->crossbar  clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7488]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7488]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7488]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7488] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1230]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open ble[5].out[0]->crossbar  clb.I[22]->crossbar  clb.I[21]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1230]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1230]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1230]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1230] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1377]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1377]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1377]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1377]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1377] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[812]" instance="clb[158]" mode="clb">
		<inputs>
			<port name="I">i_36_ n_n1400 i_24_ [244] open n_n1433 n_n1489 open open open open open open open [214] open open i_30_ i_31_ n_n1472 n_n1390 [7105] i_23_ open open open n_n1441 open n_n1375 i_32_ i_7_ [86] open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1592]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[26]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1592]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1592]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1592]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1592] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[427]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[21]->crossbar  clb.I[20]->crossbar  open ble[2].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[427]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[427]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[427]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[427] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7940]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[17]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7940]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7940]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7940]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7940] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[516]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[26]->crossbar  open clb.I[19]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[516]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[516]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[516]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[516] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7785]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open open open open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7785]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7785]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7785]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7785] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[410]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[3]->crossbar  clb.I[1]->crossbar  ble[6].out[0]->crossbar  open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[410]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[410]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[410]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[410] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7789]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[29]->crossbar  clb.I[17]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7789]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7789]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7789]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7789] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[818]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[14]->crossbar  clb.I[29]->crossbar  clb.I[17]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[818]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[818]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[818]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[818] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[464]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[6]->crossbar  clb.I[2]->crossbar  open clb.I[5]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[464]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[464]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[464]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[464] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[812]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  open open ble[7].out[0]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[812]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[812]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[812]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[812] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1259]" instance="clb[159]" mode="clb">
		<inputs>
			<port name="I">[7411] n_n1478 i_38_ n_n1359 open [206] n_n1454 open open i_30_ i_32_ open [7050] open i_35_ n_n1489 open open open n_n1466 i_34_ [446] n_n1439 [7264] open open n_n805 n_n1472 n_n1340 n_n461 n_n1055 n_n1307 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  open open open ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1056]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[6]->crossbar  clb.I[15]->crossbar  clb.I[14]->crossbar  open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1056]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1056]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1056]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1056] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7561]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[6]->crossbar  open clb.I[23]->crossbar  open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7561]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7561]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7561]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7561] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7566]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  open clb.I[21]->crossbar  clb.I[5]->crossbar  ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7566]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7566]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7566]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7566] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7562]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  clb.I[20]->crossbar  open clb.I[10]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7562]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7562]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7562]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7562] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1059]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[19]->crossbar  open clb.I[26]->crossbar  open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1059]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1059]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1059]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1059] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1058]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open open clb.I[1]->crossbar  clb.I[27]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1058]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1058]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1058]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1058] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1054]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  ble[4].out[0]->crossbar  ble[5].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1054]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1054]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1054]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1054] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1057]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open clb.I[14]->crossbar  clb.I[2]->crossbar  open clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1057]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1057]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1057]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1057] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[253]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[2]->crossbar  open clb.I[14]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[253]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[253]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[253]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[253] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1259]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1259]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1259]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1259]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1259] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7357]" instance="clb[160]" mode="clb">
		<inputs>
			<port name="I">i_23_ n_n1466 n_n1419 i_18_ open open i_30_ open open [7898] [8021] open open n_n1288 i_25_ open n_n1429 i_7_ n_n712 n_n1443 open open i_10_ open open open open n_n805 i_24_ [335] [85] [320] i_3_ </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[169]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  ble[4].out[0]->crossbar  clb.I[32]->crossbar  clb.I[16]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[169]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[169]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[169]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[169] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[164]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  ble[2].out[0]->crossbar  clb.I[19]->crossbar  ble[0].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[164]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[164]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[164]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[164] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[713]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  ble[4].out[0]->crossbar  clb.I[9]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[713]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[713]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[713]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[713] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[731]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[9]->crossbar  clb.I[18]->crossbar  open open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[731]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[731]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[731]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[731] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8022]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open clb.I[0]->crossbar  clb.I[22]->crossbar  open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8022]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8022]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8022]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8022] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1396" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[28]->crossbar  open clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1396" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1396" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1396" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1396 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7402]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[27]->crossbar  open clb.I[1]->crossbar  open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7402]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7402]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7402]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7402] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7354]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  clb.I[27]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7354]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7354]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7354]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7354] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7353]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[22]->crossbar  open clb.I[1]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7353]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7353]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7353]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7353] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7357]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7357]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7357]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7357]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7357] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[272]" instance="clb[161]" mode="clb">
		<inputs>
			<port name="I">n_n1375 n_n841 [227] open open i_23_ open open i_17_ n_n180 n_n179 open n_n1278 open i_19_ open open open n_n787 n_n1118 i_20_ n_n1100 n_n178 open open open open open open n_n1288 n_n1307 [43] [402] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[666]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  clb.I[31]->crossbar  clb.I[32]->crossbar  open open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[666]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[666]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[666]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[666] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6885]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[5]->crossbar  open open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6885]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6885]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6885]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6885] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1274" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[5]->crossbar  open open open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1274" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1274" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1274" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1274 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[498]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[19]->crossbar  open clb.I[9]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[498]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[498]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[498]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[498] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1768]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open open clb.I[10]->crossbar  clb.I[18]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1768]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1768]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1768]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1768] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[34]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[2]->crossbar  ble[8].out[0]->crossbar  open ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[34]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[34]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[34]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[34] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[522]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  open ble[7].out[0]->crossbar  open clb.I[22]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[522]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[522]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[522]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[522] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n177" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open clb.I[14]->crossbar  open open clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n177" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n177" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n177" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n177 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1767]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[22]->crossbar  ble[7].out[0]->crossbar  clb.I[21]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1767]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1767]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1767]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1767] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[272]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[21]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[272]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[272]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[272]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[272] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1215]" instance="clb[162]" mode="clb">
		<inputs>
			<port name="I">n_n1459 i_24_ [18] i_23_ i_14_ [436] n_n1312 open open n_n1429 n_n1326 [6984] n_n1340 n_n1334 i_28_ i_38_ open open i_16_ [6947] n_n1433 i_19_ [262] open n_n1400 open open open n_n1318 n_n1472 n_n1437 n_n1375 i_7_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open open open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n1377" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open clb.I[18]->crossbar  open clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1377" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1377" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1377" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1377 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1699]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open ble[0].out[0]->crossbar  open clb.I[24]->crossbar  clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1699]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1699]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1699]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1699] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1702]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[11]->crossbar  clb.I[20]->crossbar  clb.I[6]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1702]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1702]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1702]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1702] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1704]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  open open clb.I[19]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1704]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1704]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1704]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1704] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6990]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open ble[2].out[0]->crossbar  open ble[3].out[0]->crossbar  ble[1].out[0]->crossbar  ble[5].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6990]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6990]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6990]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6990] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1700]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[0]->crossbar  ble[6].out[0]->crossbar  open open clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1700]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1700]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1700]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1700] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6982]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  open open clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6982]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6982]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6982]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6982] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7308]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  open open clb.I[1]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7308]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7308]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7308]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7308] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[529]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open clb.I[22]->crossbar  clb.I[5]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[529]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[529]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[529]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[529] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1215]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1215]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1215]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1215]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1215] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1092" instance="clb[163]" mode="clb">
		<inputs>
			<port name="I">open open open open i_27_ open open n_n1368 i_23_ i_34_ open open i_28_ open n_n1369 open open open i_24_ open open open i_21_ open open i_31_ i_29_ open open n_n1443 i_20_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[8028]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open ble[1].out[0]->crossbar  clb.I[25]->crossbar  clb.I[12]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8028]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8028]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8028]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8028] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8027]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8027]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8027]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8027]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8027] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7802]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  clb.I[4]->crossbar  clb.I[8]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7802]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7802]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7802]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7802] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6899]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[8]->crossbar  open clb.I[30]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6899]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6899]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6899]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6899] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1312" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open open open clb.I[18]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1312" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1312" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1312" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1312 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7749]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[22]->crossbar  clb.I[8]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7749]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7749]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7749]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7749] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7831]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open clb.I[8]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7831]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7831]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7831]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7831] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[463]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open clb.I[14]->crossbar  open clb.I[7]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[463]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[463]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[463]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[463] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[296]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  open clb.I[8]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[296]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[296]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[296]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[296] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1092" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[22]->crossbar  open clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1092" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1092" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1092" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1092 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7116]" instance="clb[164]" mode="clb">
		<inputs>
			<port name="I">n_n1216 [6959] [47] open i_17_ open open open i_14_ open i_25_ open open i_21_ open open open i_12_ i_16_ open [7058] i_20_ n_n984 open open open open open open i_7_ [1580] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="n_n825" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open clb.I[13]->crossbar  open clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n825" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n825" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n825" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n825 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[687]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[8]->crossbar  clb.I[4]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[687]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[687]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[687]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[687] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7984]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[13]->crossbar  open open open open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7984]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7984]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7984]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7984] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[192]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[2].out[0]->crossbar  clb.I[2]->crossbar  clb.I[20]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[192]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[192]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[192]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[192] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[668]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[8]->crossbar  clb.I[17]->crossbar  open clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[668]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[668]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[668]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[668] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1676]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open ble[6].out[0]->crossbar  clb.I[0]->crossbar  clb.I[1]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1676]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1676]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1676]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1676] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1677]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[8]->crossbar  open clb.I[18]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1677]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1677]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1677]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1677] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1678]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  clb.I[29]->crossbar  open clb.I[8]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1678]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1678]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1678]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1678] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7115]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[2]->crossbar  clb.I[21]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7115]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7115]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7115]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7115] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7116]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  ble[6].out[0]->crossbar  open ble[7].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7116]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7116]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7116]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7116] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1756]" instance="clb[165]" mode="clb">
		<inputs>
			<port name="I">i_13_ n_n1278 [246] [404] open n_n1307 n_n1303 open open i_34_ i_37_ i_12_ i_14_ n_n1302 n_n132 open n_n1387 open i_8_ n_n1018 n_n1429 n_n129 [267] open open open open open open [1766] n_n130 n_n1390 n_n1400 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[38]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[32]->crossbar  open clb.I[16]->crossbar  open clb.I[31]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[38]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[38]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[38]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[38] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1384" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  clb.I[12]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1384" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1384" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1384" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1384 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7105]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[18]->crossbar  clb.I[11]->crossbar  open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7105]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7105]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7105]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7105] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1738]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open open clb.I[6]->crossbar  clb.I[20]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1738]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1738]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1738]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1738] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[317]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[13]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[317]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[317]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[317]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[317] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6882]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[18]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6882]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6882]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6882]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6882] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1561]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[3]->crossbar  clb.I[1]->crossbar  ble[5].out[0]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1561]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1561]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1561]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1561] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1559]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[30]->crossbar  open ble[6].out[0]->crossbar  open clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1559]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1559]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1559]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1559] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6884]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  open clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6884]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6884]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6884]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6884] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1756]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[21]->crossbar  clb.I[29]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1756]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1756]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1756]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1756] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1323]" instance="clb[166]" mode="clb">
		<inputs>
			<port name="I">[7411] i_2_ n_n1369 i_36_ open i_18_ i_7_ open open [232] n_n841 open i_8_ open [79] n_n1443 open open i_19_ i_5_ i_3_ i_4_ n_n1254 open open i_11_ open open n_n460 n_n1028 n_n461 n_n1368 n_n1282 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[363]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  ble[1].out[0]->crossbar  open clb.I[31]->crossbar  open clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[363]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[363]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[363]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[363] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7761]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open open open clb.I[6]->crossbar  clb.I[3]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7761]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7761]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7761]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7761] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[338]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[19]->crossbar  clb.I[5]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[338]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[338]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[338]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[338] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[547]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  ble[2].out[0]->crossbar  open clb.I[9]->crossbar  ble[4].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[547]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[547]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[547]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[547] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7753]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[18]->crossbar  open clb.I[25]->crossbar  clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7753]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7753]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7753]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7753] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7343]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  open clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7343]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7343]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7343]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7343] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7957]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[3]->crossbar  open open open clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7957]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7957]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7957]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7957] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[462]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[28]->crossbar  clb.I[14]->crossbar  clb.I[15]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[462]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[462]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[462]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[462] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[383]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open open clb.I[14]->crossbar  clb.I[22]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[383]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[383]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[383]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[383] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1323]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[29]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1323]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1323]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1323]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1323] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7677]" instance="clb[167]" mode="clb">
		<inputs>
			<port name="I">i_8_ open [61] i_24_ n_n1425 i_12_ open open i_30_ n_n1454 n_n1361 open i_22_ open open open open open open i_28_ i_31_ [226] i_32_ open open open open open open open i_2_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7612]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  open clb.I[12]->crossbar  clb.I[19]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7612]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7612]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7612]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7612] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7657]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[8]->crossbar  clb.I[30]->crossbar  clb.I[22]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7657]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7657]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7657]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7657] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7946]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[0]->crossbar  open open ble[3].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7946]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7946]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7946]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7946] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1345" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[19]->crossbar  open clb.I[8]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1345" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1345" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1345" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1345 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1050]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  ble[5].out[0]->crossbar  open ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1050]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1050]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1050]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1050] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7655]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open clb.I[12]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7655]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7655]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7655]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7655] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7673]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  clb.I[12]->crossbar  clb.I[30]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7673]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7673]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7673]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7673] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7670]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[0]->crossbar  open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7670]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7670]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7670]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7670] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1029]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open ble[7].out[0]->crossbar  clb.I[21]->crossbar  open open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1029]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1029]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1029]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1029] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7677]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  ble[8].out[0]->crossbar  clb.I[21]->crossbar  open open ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7677]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7677]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7677]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7677] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7504]" instance="clb[168]" mode="clb">
		<inputs>
			<port name="I">i_23_ i_31_ open open n_n1497 open i_14_ n_n1258 open i_30_ i_33_ n_n1307 open open n_n1257 open open open i_16_ i_24_ open n_n1397 n_n1384 open open [35] open i_27_ n_n1387 [519] [288] i_6_ i_12_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open open ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7186]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  open clb.I[31]->crossbar  clb.I[6]->crossbar  clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7186]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7186]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7186]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7186] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n608" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[32]->crossbar  ble[2].out[0]->crossbar  open open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n608" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n608" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n608" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n608 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7051]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  clb.I[0]->crossbar  clb.I[6]->crossbar  open clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7051]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7051]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7051]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7051] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7636]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[18]->crossbar  clb.I[10]->crossbar  open open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7636]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7636]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7636]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7636] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1080]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->crossbar  clb.I[4]->crossbar  ble[5].out[0]->crossbar  open open clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1080]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1080]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1080]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1080] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1082]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[27]->crossbar  clb.I[1]->crossbar  clb.I[0]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1082]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1082]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1082]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1082] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1251" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[18]->crossbar  open clb.I[27]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1251" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1251" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1251" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1251 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[124]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open open clb.I[14]->crossbar  clb.I[7]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[124]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[124]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[124]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[124] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[132]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[14]->crossbar  ble[6].out[0]->crossbar  clb.I[21]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[132]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[132]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[132]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[132] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7504]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7504]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7504]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7504]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7504] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7041]" instance="clb[169]" mode="clb">
		<inputs>
			<port name="I">i_31_ n_n1441 n_n1400 open i_16_ i_35_ open n_n1401 open open i_34_ open i_7_ open n_n1375 [258] open open open i_9_ n_n793 [1651] n_n1334 open open i_14_ open open open [1652] [126] open i_37_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[6957]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  open clb.I[32]->crossbar  open clb.I[10]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6957]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6957]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6957]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6957] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[320]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[0]->crossbar  clb.I[10]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[320]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[320]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[320]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[320] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8043]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  open open clb.I[4]->crossbar  clb.I[0]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8043]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8043]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8043]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8043] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[153]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  open clb.I[20]->crossbar  ble[2].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[153]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[153]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[153]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[153] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1285" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->crossbar  open clb.I[12]->crossbar  open clb.I[25]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1285" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1285" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1285" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1285 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7031]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open clb.I[0]->crossbar  clb.I[25]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7031]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7031]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7031]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7031] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1654]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[2]->crossbar  ble[5].out[0]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1654]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1654]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1654]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1654] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1686]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[14]->crossbar  open clb.I[15]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1686]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1686]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1686]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1686] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1640]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[7]->crossbar  open clb.I[2]->crossbar  clb.I[14]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1640]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1640]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1640]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1640] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7041]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[29]->crossbar  ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7041]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7041]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7041]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7041] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n544" instance="clb[170]" mode="clb">
		<inputs>
			<port name="I">[1111] open i_13_ open i_17_ open open i_23_ i_12_ i_29_ [61] i_24_ open open i_32_ i_16_ open open open i_21_ i_22_ [372] n_n1307 open open open open open i_30_ i_14_ i_6_ n_n1225 open </port>
		</inputs>
		<outputs>
			<port name="O">open open open open ble[4].out[0]->clbouts  open open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[616]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  open clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[616]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[616]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[616]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[616] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1106]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  clb.I[20]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1106]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1106]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1106]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1106] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[615]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[4]->crossbar  open clb.I[8]->crossbar  clb.I[29]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[615]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[615]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[615]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[615] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1105]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->crossbar  open clb.I[10]->crossbar  open clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1105]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1105]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1105]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1105] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1892" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open ble[3].out[0]->crossbar  ble[0].out[0]->crossbar  ble[1].out[0]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1892" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1892" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1892" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1892 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[614]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[8]->crossbar  ble[6].out[0]->crossbar  open open clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[614]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[614]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[614]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[614] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1108]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open open clb.I[2]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1108]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1108]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1108]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1108] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8042]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  clb.I[29]->crossbar  open clb.I[8]->crossbar  open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8042]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8042]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8042]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8042] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7086]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[7]->crossbar  clb.I[15]->crossbar  clb.I[2]->crossbar  open open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7086]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7086]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7086]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7086] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n544" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[30]->crossbar  open clb.I[8]->crossbar  open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n544" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n544" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n544" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n544 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1305" instance="clb[171]" mode="clb">
		<inputs>
			<port name="I">open i_21_ open n_n1425 open n_n793 n_n1489 open i_33_ open n_n805 open open open i_35_ open open i_29_ i_31_ i_23_ i_28_ i_32_ i_26_ open open open i_24_ open open i_38_ [6951] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  open ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7456]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  open clb.I[29]->crossbar  clb.I[26]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7456]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7456]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7456]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7456] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[430]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  open clb.I[8]->crossbar  clb.I[22]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[430]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[430]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[430]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[430] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[66]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open clb.I[18]->crossbar  ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[66]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[66]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[66]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[66] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7547]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[8]->crossbar  open clb.I[20]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7547]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7547]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7547]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7547] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1721]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->crossbar  clb.I[19]->crossbar  open clb.I[6]->crossbar  ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1721]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1721]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1721]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1721] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6967]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[18]->crossbar  clb.I[8]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6967]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6967]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6967]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6967] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1697]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  open clb.I[1]->crossbar  clb.I[3]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1697]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1697]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1697]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1697] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6979]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  open open open clb.I[18]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6979]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6979]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6979]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6979] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7173]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[17]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7173]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7173]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7173]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7173] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1305" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[21]->crossbar  open open clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1305" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1305" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1305" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1305 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n1896" instance="clb[172]" mode="clb">
		<inputs>
			<port name="I">[1087] open open open i_22_ open open open open i_14_ i_33_ i_31_ i_28_ open i_27_ open open i_16_ i_34_ i_24_ open open n_n1439 open i_30_ open open open open [35] [447] open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7577]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[24]->crossbar  open open clb.I[11]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7577]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7577]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7577]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7577] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1511" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[12]->crossbar  clb.I[11]->crossbar  clb.I[18]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1511" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1511" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1511" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1511 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7629]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[4]->crossbar  clb.I[17]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7629]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7629]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7629]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7629] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1097]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[1].out[0]->crossbar  clb.I[19]->crossbar  ble[2].out[0]->crossbar  ble[5].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1097]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1097]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1097]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1097] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1101]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[18]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1101]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1101]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1101]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1101] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1100]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[4]->crossbar  ble[6].out[0]->crossbar  ble[4].out[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1100]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1100]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1100]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1100] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[143]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[24]->crossbar  open clb.I[17]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[143]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[143]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[143]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[143] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1089]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[17]->crossbar  open clb.I[18]->crossbar  open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1089]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1089]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1089]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1089] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1086]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open ble[6].out[0]->crossbar  open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1086]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1086]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1086]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1086] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1896" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  ble[8].out[0]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1896" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1896" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1896" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1896 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1750]" instance="clb[173]" mode="clb">
		<inputs>
			<port name="I">n_n841 n_n787 open [361] open i_14_ open [353] n_n504 open i_13_ open open open n_n1307 [7186] open open open i_10_ i_31_ n_n1369 n_n1443 open open open [7197] open i_16_ [6885] n_n460 open i_37_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7216]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[19]->crossbar  clb.I[32]->crossbar  open clb.I[28]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7216]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7216]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7216]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7216] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[334]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[28]->crossbar  open clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[334]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[334]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[334]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[334] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[634]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  open open clb.I[5]->crossbar  clb.I[19]->crossbar  clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[634]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[634]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[634]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[634] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7176]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[28]->crossbar  clb.I[8]->crossbar  clb.I[10]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7176]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7176]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7176]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7176] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[978]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[20]->crossbar  open clb.I[19]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[978]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[978]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[978]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[978] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1508]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->crossbar  clb.I[0]->crossbar  open open open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1508]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1508]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1508]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1508] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[624]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[1]->crossbar  clb.I[7]->crossbar  clb.I[3]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[624]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[624]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[624]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[624] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1514]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  open open clb.I[15]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1514]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1514]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1514]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1514] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6915]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[7]->crossbar  open open clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6915]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6915]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6915]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6915] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1750]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[21]->crossbar  ble[8].out[0]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1750]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1750]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1750]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1750] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[432]" instance="clb[174]" mode="clb">
		<inputs>
			<port name="I">i_26_ i_31_ open open i_14_ open open open i_13_ i_28_ open open open open n_n1213 open open i_12_ i_16_ i_17_ i_22_ [7000] open open i_27_ open open i_37_ i_11_ n_n1406 i_20_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[6908]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open clb.I[27]->crossbar  clb.I[4]->crossbar  open clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6908]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6908]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6908]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6908] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7130]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  open clb.I[8]->crossbar  clb.I[4]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7130]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7130]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7130]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7130] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1015]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  open clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1015]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1015]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1015]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1015] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7083]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[19]->crossbar  clb.I[30]->crossbar  clb.I[8]->crossbar  clb.I[18]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7083]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7083]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7083]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7083] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8031]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open ble[5].out[0]->crossbar  clb.I[19]->crossbar  clb.I[8]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8031]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8031]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8031]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8031] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[305]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[24]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[305]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[305]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[305]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[305] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8039]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  ble[5].out[0]->crossbar  clb.I[18]->crossbar  clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8039]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8039]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8039]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8039] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1683]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open ble[9].out[0]->crossbar  clb.I[18]->crossbar  clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1683]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1683]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1683]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1683] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1690]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  open clb.I[8]->crossbar  clb.I[18]->crossbar  ble[9].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1690]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1690]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1690]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1690] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[432]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[30]->crossbar  open clb.I[29]->crossbar  clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[432]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[432]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[432]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[432] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[454]" instance="clb[175]" mode="clb">
		<inputs>
			<port name="I">[232] i_8_ i_3_ n_n178 open open open open open n_n1375 n_n1322 n_n1251 open open i_13_ open open open n_n1504 n_n1397 i_12_ i_9_ i_34_ open open open i_14_ open i_7_ [1340] i_19_ i_35_ n_n825 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  open ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7776]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[26]->crossbar  clb.I[14]->crossbar  open clb.I[32]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7776]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7776]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7776]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7776] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1692]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[22]->crossbar  ble[2].out[0]->crossbar  open clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1692]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1692]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1692]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1692] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[661]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[28]->crossbar  open clb.I[20]->crossbar  clb.I[26]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[661]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[661]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[661]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[661] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7204]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[19]->crossbar  clb.I[26]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7204]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7204]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7204]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7204] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[184]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[10]->crossbar  open open clb.I[9]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[184]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[184]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[184]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[184] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[105]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  ble[6].out[0]->crossbar  clb.I[3]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[105]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[105]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[105]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[105] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8086]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[1]->crossbar  open clb.I[28]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8086]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8086]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8086]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8086] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n1323" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  clb.I[28]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n1323" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n1323" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n1323" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n1323 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1341]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[14]->crossbar  clb.I[2]->crossbar  clb.I[21]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1341]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1341]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1341]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1341] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[454]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  open clb.I[29]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[454]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[454]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[454]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[454] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n849" instance="clb[176]" mode="clb">
		<inputs>
			<port name="I">[7050] n_n1406 i_19_ open [802] open open open open i_21_ n_n1425 open [8] open i_23_ open open i_22_ open i_28_ i_31_ i_24_ i_35_ open open open open open i_34_ n_n1307 n_n1353 i_29_ open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[214]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open clb.I[19]->crossbar  open clb.I[31]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[214]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[214]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[214]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[214] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7618]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[28]->crossbar  clb.I[19]->crossbar  open open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7618]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7618]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7618]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7618] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7619]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[28]->crossbar  clb.I[17]->crossbar  open clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7619]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7619]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7619]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7619] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[441]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  clb.I[28]->crossbar  clb.I[21]->crossbar  open clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[441]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[441]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[441]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[441] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[245]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  open open clb.I[14]->crossbar  clb.I[9]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[245]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[245]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[245]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[245] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1656]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->crossbar  clb.I[1]->crossbar  open open open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1656]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1656]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1656]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1656] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1661]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[4]->crossbar  clb.I[1]->crossbar  open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1661]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1661]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1661]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1661] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7025]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[28]->crossbar  clb.I[14]->crossbar  open clb.I[17]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7025]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7025]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7025]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7025] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7898]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  open open clb.I[14]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7898]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7898]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7898]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7898] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n849" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[29]->crossbar  clb.I[30]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n849" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n849" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n849" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n849 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[6928]" instance="clb[177]" mode="clb">
		<inputs>
			<port name="I">open open i_29_ open i_36_ open open n_n1216 i_34_ n_n1390 n_n1375 open open i_24_ open open open open i_30_ n_n1147 i_35_ i_28_ open open open open open open open n_n1278 i_32_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7782]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[2]->crossbar  clb.I[21]->crossbar  clb.I[8]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7782]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7782]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7782]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7782] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[372]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[20]->crossbar  clb.I[21]->crossbar  clb.I[8]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[372]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[372]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[372]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[372] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7009]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[21]->crossbar  clb.I[20]->crossbar  clb.I[8]->crossbar  clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7009]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7009]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7009]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7009] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n820" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[4]->crossbar  clb.I[18]->crossbar  clb.I[20]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n820" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n820" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n820" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n820 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[937]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[9]->crossbar  open ble[5].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[937]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[937]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[937]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[937] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7787]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  open clb.I[8]->crossbar  open clb.I[18]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7787]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7787]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7787]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7787] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7784]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[2]->crossbar  open clb.I[8]->crossbar  open clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7784]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7784]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7784]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7784] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7766]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  ble[9].out[0]->crossbar  open open clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7766]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7766]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7766]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7766] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7803]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open open clb.I[8]->crossbar  open clb.I[2]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7803]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7803]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7803]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7803] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6928]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  open clb.I[2]->crossbar  open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6928]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6928]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6928]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6928] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[346]" instance="clb[178]" mode="clb">
		<inputs>
			<port name="I">open i_36_ i_30_ n_n1459 open open open open open i_34_ [267] i_35_ open open open n_n825 open open i_31_ [239] i_37_ i_32_ n_n1100 open open open open open i_14_ n_n1307 i_13_ open open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7215]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  open clb.I[28]->crossbar  clb.I[21]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7215]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7215]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7215]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7215] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7004]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[9]->crossbar  clb.I[20]->crossbar  clb.I[2]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7004]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7004]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7004]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7004] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7064]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[9]->crossbar  clb.I[11]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7064]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7064]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7064]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7064] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7310]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[19]->crossbar  clb.I[9]->crossbar  clb.I[11]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7310]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7310]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7310]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7310] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7896]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[10]->crossbar  open clb.I[9]->crossbar  clb.I[18]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7896]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7896]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7896]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7896] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[265]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[18]->crossbar  open clb.I[11]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[265]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[265]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[265]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[265] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[385]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  open open open clb.I[3]->crossbar  clb.I[1]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[385]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[385]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[385]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[385] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7862]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[11]->crossbar  clb.I[21]->crossbar  clb.I[1]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7862]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7862]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7862]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7862] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7750]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[11]->crossbar  open clb.I[21]->crossbar  open clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7750]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7750]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7750]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7750] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[346]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  clb.I[30]->crossbar  clb.I[21]->crossbar  open clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[346]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[346]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[346]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[346] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1746]" instance="clb[179]" mode="clb">
		<inputs>
			<port name="I">n_n1466 [85] [7265] [388] i_36_ open open i_10_ i_22_ open i_26_ open [261] [311] [6906] open open open open i_28_ i_33_ i_38_ n_n1179 open open open [266] i_24_ [6908] n_n18 n_n245 i_27_ open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  open ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7791]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->crossbar  clb.I[31]->crossbar  open open clb.I[10]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7791]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7791]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7791]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7791] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6958]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[10]->crossbar  open open clb.I[31]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6958]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6958]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6958]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6958] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7932]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  open clb.I[31]->crossbar  clb.I[19]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7932]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7932]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7932]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7932] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7266]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[21]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7266]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7266]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7266]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7266] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[70]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  ble[3].out[0]->crossbar  open clb.I[27]->crossbar  clb.I[10]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[70]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[70]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[70]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[70] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1218]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->crossbar  open clb.I[27]->crossbar  clb.I[0]->crossbar  open clb.I[12]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1218]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1218]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1218]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1218] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7400]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  open open clb.I[1]->crossbar  clb.I[12]->crossbar  ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7400]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7400]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7400]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7400] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7397]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[8]->crossbar  clb.I[27]->crossbar  clb.I[13]->crossbar  open clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7397]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7397]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7397]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7397] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n300" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[27]->crossbar  clb.I[2]->crossbar  clb.I[22]->crossbar  clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n300" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n300" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n300" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n300 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1746]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  open clb.I[14]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1746]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1746]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1746]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1746] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[295]" instance="clb[180]" mode="clb">
		<inputs>
			<port name="I">i_24_ i_37_ i_2_ i_20_ open [7776] open open n_n576 open n_n1406 open i_29_ open i_26_ open open i_27_ open n_n1400 n_n1213 n_n301 [363] open i_28_ open open open i_21_ n_n1282 n_n1345 i_14_ open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  open ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7653]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  open clb.I[12]->crossbar  clb.I[31]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7653]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7653]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7653]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7653] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[568]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  ble[2].out[0]->crossbar  open clb.I[22]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[568]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[568]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[568]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[568] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7777]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  open open clb.I[8]->crossbar  clb.I[20]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7777]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7777]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7777]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7777] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[67]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  clb.I[24]->crossbar  clb.I[20]->crossbar  clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[67]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[67]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[67]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[67] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[74]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[24]->crossbar  clb.I[19]->crossbar  open clb.I[17]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[74]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[74]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[74]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[74] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7208]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[24]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7208]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7208]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7208]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7208] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7969]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[3]->crossbar  clb.I[12]->crossbar  open clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7969]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7969]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7969]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7969] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7798]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[28]->crossbar  clb.I[0]->crossbar  clb.I[3]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7798]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7798]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7798]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7798] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8010]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  clb.I[0]->crossbar  open open clb.I[14]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8010]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8010]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8010]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8010] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[295]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->crossbar  clb.I[30]->crossbar  open clb.I[8]->crossbar  clb.I[29]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[295]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[295]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[295]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[295] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[340]" instance="clb[181]" mode="clb">
		<inputs>
			<port name="I">i_30_ i_7_ open open i_28_ open open open i_32_ i_29_ n_n1258 [245] open open i_21_ open n_n1118 i_31_ open [227] [79] i_34_ i_37_ open open [43] open [6951] n_n1425 i_33_ i_14_ n_n1278 n_n504 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[606]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[32]->crossbar  ble[1].out[0]->crossbar  clb.I[16]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[606]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[606]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[606]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[606] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6913]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[8]->crossbar  clb.I[22]->crossbar  open clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6913]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6913]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6913]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6913] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1111]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  open clb.I[4]->crossbar  open clb.I[17]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1111]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1111]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1111]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1111] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7811]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  open clb.I[9]->crossbar  clb.I[4]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7811]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7811]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7811]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7811] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[424]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[19]->crossbar  ble[5].out[0]->crossbar  open open clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[424]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[424]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[424]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[424] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7949]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[0]->crossbar  clb.I[4]->crossbar  clb.I[1]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7949]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7949]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7949]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7949] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7063]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  open clb.I[17]->crossbar  clb.I[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7063]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7063]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7063]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7063] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[339]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[27]->crossbar  ble[9].out[0]->crossbar  clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[339]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[339]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[339]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[339] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[926]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  open clb.I[0]->crossbar  ble[9].out[0]->crossbar  clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[926]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[926]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[926]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[926] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[340]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[30]->crossbar  open open clb.I[29]->crossbar  clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[340]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[340]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[340]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[340] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7609]" instance="clb[182]" mode="clb">
		<inputs>
			<port name="I">i_30_ i_38_ [372] n_n1486 i_24_ open i_2_ n_n1489 i_32_ open i_8_ n_n1059 open open i_33_ open open open open i_29_ open i_20_ i_22_ open open open open n_n1478 [7600] [503] i_7_ [12] n_n1133 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open open open open open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1150]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[27]->crossbar  clb.I[32]->crossbar  clb.I[31]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1150]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1150]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1150]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1150] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1014]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[7]->crossbar  clb.I[11]->crossbar  open open clb.I[8]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1014]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1014]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1014]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1014] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7691]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  open clb.I[10]->crossbar  clb.I[30]->crossbar  open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7691]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7691]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7691]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7691] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7534]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[27]->crossbar  open open clb.I[19]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7534]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7534]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7534]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7534] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1131]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  open open clb.I[28]->crossbar  clb.I[19]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1131]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1131]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1131]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1131] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7603]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->crossbar  clb.I[4]->crossbar  clb.I[30]->crossbar  clb.I[0]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7603]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7603]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7603]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7603] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1133]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[5].out[0]->crossbar  open clb.I[1]->crossbar  clb.I[3]->crossbar  open clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1133]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1133]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1133]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1133] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1136]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  open clb.I[8]->crossbar  clb.I[30]->crossbar  open clb.I[7]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1136]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1136]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1136]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1136] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1134]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[22]->crossbar  open open clb.I[21]->crossbar  clb.I[2]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1134]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1134]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1134]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1134] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7609]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  ble[6].out[0]->crossbar  ble[8].out[0]->crossbar  open open ble[7].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7609]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7609]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7609]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7609] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[65]" instance="clb[183]" mode="clb">
		<inputs>
			<port name="I">i_17_ [214] i_20_ n_n1302 i_27_ [211] i_35_ open i_32_ i_23_ open open n_n1128 open open n_n1406 open i_37_ open i_30_ i_16_ i_22_ n_n1213 i_36_ open open open open open [7053] i_7_ open n_n1369 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7229]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[17]->crossbar  open clb.I[6]->crossbar  clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7229]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7229]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7229]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7229] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7897]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->crossbar  clb.I[6]->crossbar  clb.I[32]->crossbar  clb.I[12]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7897]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7897]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7897]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7897] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6947]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[21]->crossbar  clb.I[6]->crossbar  clb.I[4]->crossbar  clb.I[9]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6947]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6947]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6947]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[6947] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[96]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[20]->crossbar  open clb.I[19]->crossbar  open clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[96]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[96]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[96]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[96] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[95]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[8]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  open clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[95]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[95]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[95]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[95] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7870]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  clb.I[0]->crossbar  clb.I[4]->crossbar  clb.I[1]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7870]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7870]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7870]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7870] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7854]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->crossbar  clb.I[23]->crossbar  clb.I[9]->crossbar  clb.I[4]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7854]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7854]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7854]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7854] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8090]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[23]->crossbar  open clb.I[22]->crossbar  clb.I[0]->crossbar  clb.I[15]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8090]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8090]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8090]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8090] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1638]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[29]->crossbar  open clb.I[2]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1638]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1638]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1638]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1638] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[65]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[8]->crossbar  clb.I[30]->crossbar  clb.I[22]->crossbar  clb.I[29]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[65]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[65]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[65]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[65] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1409]" instance="clb[184]" mode="clb">
		<inputs>
			<port name="I">[4] n_n998 open [430] open i_34_ open open open i_9_ i_10_ n_n1288 n_n1225 open i_38_ open open i_35_ n_n1302 n_n1118 n_n1279 i_37_ [71] open open open open open open [446] i_24_ n_n1369 n_n1018 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7889]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  open clb.I[5]->crossbar  clb.I[11]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7889]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7889]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7889]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7889] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7096]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[21]->crossbar  open clb.I[17]->crossbar  clb.I[11]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7096]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7096]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7096]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7096] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7085]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  open open clb.I[31]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7085]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7085]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7085]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7085] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7320]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->crossbar  clb.I[20]->crossbar  open clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7320]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7320]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7320]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7320] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7319]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  clb.I[17]->crossbar  clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7319]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7319]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7319]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7319] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7470]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->crossbar  clb.I[1]->crossbar  open clb.I[14]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7470]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7470]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7470]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7470] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7443]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  clb.I[17]->crossbar  open clb.I[3]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7443]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7443]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7443]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7443] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[387]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[17]->crossbar  clb.I[14]->crossbar  clb.I[18]->crossbar  clb.I[5]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[387]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[387]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[387]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[387] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7721]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  clb.I[5]->crossbar  open open clb.I[17]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7721]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7721]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7721]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7721] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1409]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[22]->crossbar  open clb.I[29]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1409]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1409]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1409]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1409] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[355]" instance="clb[185]" mode="clb">
		<inputs>
			<port name="I">i_0_ n_n1368 n_n1251 n_n1274 open n_n1369 i_23_ open open i_14_ i_2_ [248] open open [80] n_n880 n_n1318 open open i_16_ i_17_ i_28_ i_21_ open open open open open open open i_29_ open n_n1504 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  open ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1095]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[2]->crossbar  clb.I[21]->crossbar  open clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1095]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1095]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1095]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1095] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7199]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[14]->crossbar  open clb.I[9]->crossbar  open clb.I[11]->crossbar  clb.I[19]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7199]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7199]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7199]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7199] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7822]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[6]->crossbar  open clb.I[21]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7822]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7822]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7822]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7822] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8008]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[22]->crossbar  open clb.I[10]->crossbar  clb.I[19]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8008]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8008]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8008]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8008] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[6955]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[10]->crossbar  open open clb.I[19]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[6955]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[6955]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[6955]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[6955] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1706]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open open clb.I[3]->crossbar  clb.I[1]->crossbar  ble[4].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1706]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1706]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1706]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1706] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[319]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  open clb.I[21]->crossbar  clb.I[3]->crossbar  clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[319]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[319]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[319]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[319] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7073]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  open open clb.I[5]->crossbar  clb.I[16]->crossbar  clb.I[21]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7073]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7073]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7073]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7073] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7774]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->crossbar  open open clb.I[21]->crossbar  clb.I[5]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7774]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7774]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7774]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7774] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[355]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[30]->crossbar  clb.I[21]->crossbar  clb.I[5]->crossbar  open open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[355]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[355]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[355]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[355] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[417]" instance="clb[186]" mode="clb">
		<inputs>
			<port name="I">n_n1251 i_28_ n_n1422 [264] n_n1454 n_n998 [18] open open open i_3_ n_n586 [349] i_10_ [223] [261] open i_25_ [6948] i_7_ n_n1431 i_12_ [227] open i_22_ open open open open n_n1147 n_n1489 open n_n1438 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  open ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[1675]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[17]->crossbar  clb.I[32]->crossbar  clb.I[1]->crossbar  clb.I[18]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1675]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1675]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1675]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1675] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7457]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  clb.I[10]->crossbar  clb.I[32]->crossbar  clb.I[13]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7457]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7457]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7457]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7457] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[679]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[21]->crossbar  clb.I[12]->crossbar  open ble[3].out[0]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[679]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[679]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[679]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[679] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7473]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open clb.I[24]->crossbar  open open open clb.I[10]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7473]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7473]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7473]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7473] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1020]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->crossbar  clb.I[4]->crossbar  open open clb.I[19]->crossbar  clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1020]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1020]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1020]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1020] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7479]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->crossbar  clb.I[1]->crossbar  open clb.I[3]->crossbar  open clb.I[4]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7479]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7479]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7479]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7479] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[52]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[1]->crossbar  open clb.I[24]->crossbar  clb.I[4]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[52]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[52]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[52]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[52] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[627]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[14]->crossbar  open ble[8].out[0]->crossbar  clb.I[15]->crossbar  ble[6].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[627]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[627]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[627]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[627] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1330]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open clb.I[5]->crossbar  clb.I[6]->crossbar  open clb.I[2]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1330]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1330]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1330]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1330] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[417]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[29]->crossbar  clb.I[22]->crossbar  open clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[417]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[417]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[417]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[417] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n_n152" instance="clb[187]" mode="clb">
		<inputs>
			<port name="I">i_5_ n_n819 [12] open open n_n1311 n_n1191 open open i_23_ i_12_ n_n1459 [61] [438] i_0_ open i_37_ i_9_ i_7_ n_n1497 n_n1318 n_n1478 n_n1133 open i_6_ n_n1443 n_n1305 n_n1279 [224] i_1_ i_4_ n_n1441 i_35_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[7087]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[32]->crossbar  clb.I[16]->crossbar  clb.I[31]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7087]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7087]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7087]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7087] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7228]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  clb.I[20]->crossbar  open clb.I[25]->crossbar  clb.I[26]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7228]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7228]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7228]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7228] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1696]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[11]->crossbar  clb.I[19]->crossbar  clb.I[5]->crossbar  open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1696]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1696]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1696]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1696] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7261]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[10]->crossbar  clb.I[19]->crossbar  open clb.I[17]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7261]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7261]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7261]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7261] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[8091]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[17]->crossbar  clb.I[18]->crossbar  clb.I[9]->crossbar  clb.I[24]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8091]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8091]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8091]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[8091] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7521]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  clb.I[0]->crossbar  clb.I[24]->crossbar  open clb.I[12]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7521]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7521]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7521]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7521] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7322]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[27]->crossbar  open open open clb.I[6]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7322]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7322]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7322]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7322] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1162]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  open clb.I[13]->crossbar  clb.I[28]->crossbar  open ble[8].out[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1162]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1162]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1162]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1162] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1164]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  clb.I[22]->crossbar  open clb.I[2]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1164]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1164]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1164]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1164] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n_n152" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  open clb.I[14]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n_n152" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n_n152" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="n_n152" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">n_n152 </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1682]" instance="clb[188]" mode="clb">
		<inputs>
			<port name="I">n_n1080 open i_33_ n_n1390 [6993] n_n1396 [7491] open open n_n1092 n_n1406 n_n1404 open [6957] n_n1375 open open open n_n1397 n_n1408 n_n1213 [8] [7009] n_n1302 n_n1258 n_n1377 [372] i_35_ n_n1374 i_34_ n_n1429 i_21_ i_25_ </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  open ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[8065]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[32]->crossbar  open open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[8065]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[8065]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[8065]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  open open open open </port>
						</inputs>
						<outputs>
							<port name="out">[8065] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[597]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">open clb.I[31]->crossbar  clb.I[13]->crossbar  open clb.I[26]->crossbar  clb.I[23]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[597]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[597]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[597]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[597] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1143]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[21]->crossbar  open clb.I[10]->crossbar  open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1143]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1143]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1143]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1143] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[150]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  clb.I[10]->crossbar  clb.I[9]->crossbar  clb.I[19]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[150]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[150]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[150]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[150] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[161]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->crossbar  clb.I[18]->crossbar  clb.I[10]->crossbar  open clb.I[30]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[161]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[161]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[161]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[161] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1693]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[25]->crossbar  open open clb.I[29]->crossbar  clb.I[24]->crossbar  clb.I[27]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1693]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1693]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1693]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1693] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1685]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[4]->crossbar  open open clb.I[14]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1685]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1685]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1685]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1685] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1703]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->crossbar  clb.I[11]->crossbar  clb.I[14]->crossbar  clb.I[28]->crossbar  open open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1703]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1703]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1703]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1703] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[252]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->crossbar  open open clb.I[29]->crossbar  clb.I[5]->crossbar  clb.I[14]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[252]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[252]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[252]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[252] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1682]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[22]->crossbar  open ble[8].out[0]->crossbar  clb.I[0]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1682]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1682]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1682]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1682] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[7986]" instance="clb[189]" mode="clb">
		<inputs>
			<port name="I">n_n1441 i_32_ [86] [7828] open [258] n_n706 open n_n984 i_25_ n_n1419 n_n1438 [6948] [8065] [7831] n_n1400 open n_n916 i_28_ n_n1466 n_n416 i_31_ [259] open [7653] open i_29_ open i_36_ [77] i_30_ [6949] [245] </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->clbouts  ble[1].out[0]->clbouts  ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="[163]" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->crossbar  clb.I[17]->crossbar  clb.I[32]->crossbar  open clb.I[8]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[163]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[163]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[163]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[163] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7926]" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[31]->crossbar  open clb.I[12]->crossbar  clb.I[11]->crossbar  open clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7926]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7926]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7926]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7926] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[117]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->crossbar  clb.I[18]->crossbar  open clb.I[12]->crossbar  open clb.I[13]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[117]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[117]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[117]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[117] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1240]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->crossbar  clb.I[10]->crossbar  open clb.I[19]->crossbar  open clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1240]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1240]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1240]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1240] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[379]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[9]->crossbar  open clb.I[10]->crossbar  clb.I[18]->crossbar  clb.I[26]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[379]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[379]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[379]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[4]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[379] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7832]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[0]->crossbar  clb.I[1]->crossbar  clb.I[14]->crossbar  clb.I[28]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7832]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7832]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7832]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[3]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7832] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7958]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open open clb.I[14]->crossbar  clb.I[29]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7958]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7958]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7958]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[7958] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1593]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  open open clb.I[15]->crossbar  clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1593]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1593]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1593]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[5]->complete:lut6  open open open </port>
						</inputs>
						<outputs>
							<port name="out">[1593] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7960]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">open open clb.I[2]->crossbar  clb.I[21]->crossbar  clb.I[5]->crossbar  clb.I[30]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7960]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7960]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7960]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7960] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[7986]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">open clb.I[30]->crossbar  clb.I[21]->crossbar  clb.I[2]->crossbar  open clb.I[22]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7986]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7986]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7986]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7986] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="[1338]" instance="clb[190]" mode="clb">
		<inputs>
			<port name="I">n_n1278 n_n1353 n_n1425 n_n1197 n_n1497 [7276] n_n1523 [429] [7266] n_n1279 open [47] [7058] [13] [262] open n_n793 [44] [6899] i_37_ n_n1443 i_7_ i_8_ [7059] i_14_ [57] n_n1059 n_n1489 [436] n_n1422 [239] [6923] [413] </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->clbouts  ble[3].out[0]->clbouts  ble[4].out[0]->clbouts  ble[5].out[0]->clbouts  ble[6].out[0]->clbouts  ble[7].out[0]->clbouts  ble[8].out[0]->clbouts  ble[9].out[0]->clbouts  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="open" instance="ble[1]"/>
		<block name="[7126]" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">open clb.I[16]->crossbar  open clb.I[19]->crossbar  clb.I[31]->crossbar  clb.I[24]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[7126]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[7126]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[7126]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[7126] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1753]" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->crossbar  open clb.I[24]->crossbar  clb.I[17]->crossbar  clb.I[32]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1753]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1753]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1753]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[0]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1753] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1622]" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">open clb.I[23]->crossbar  open clb.I[12]->crossbar  clb.I[11]->crossbar  clb.I[20]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1622]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1622]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1622]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[5]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[1]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1622] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1069]" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">open clb.I[0]->crossbar  clb.I[6]->crossbar  open clb.I[8]->crossbar  clb.I[9]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1069]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">open ble.in[1]->direct1  ble.in[2]->direct1  open ble.in[4]->direct1  ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1069]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">open soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open soft_logic.in[4]->direct1  soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1069]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[5]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1069] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1030]" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->crossbar  clb.I[3]->crossbar  clb.I[4]->crossbar  open open clb.I[25]->crossbar  </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1030]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open ble.in[5]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1030]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  soft_logic.in[2]->direct1  open open soft_logic.in[5]->direct1  </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1030]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[1]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[5]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1030] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1024]" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[27]->crossbar  open clb.I[26]->crossbar  clb.I[13]->crossbar  clb.I[7]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1024]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1024]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1024]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1024] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1021]" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->crossbar  open clb.I[2]->crossbar  clb.I[5]->crossbar  clb.I[22]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1021]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  open ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1021]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  open soft_logic.in[2]->direct1  soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1021]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[0]->complete:lut6  lut6.in[4]->complete:lut6  lut6.in[2]->complete:lut6  lut6.in[3]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1021] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="[1338]" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[29]->crossbar  clb.I[30]->crossbar  open clb.I[14]->crossbar  clb.I[28]->crossbar  open </port>
			</inputs>
			<outputs>
				<port name="out">soft_logic[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="[1338]" instance="soft_logic[0]" mode="n1_lut6">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open ble.in[3]->direct1  ble.in[4]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut6[0].out[0]->direct2  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="[1338]" instance="lut6[0]" mode="lut6">
					<inputs>
						<port name="in">soft_logic.in[0]->direct1  soft_logic.in[1]->direct1  open soft_logic.in[3]->direct1  soft_logic.in[4]->direct1  open </port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]->direct:lut6  </port>
					</outputs>
					<clocks>
					</clocks>
					<block name="[1338]" instance="lut[0]">
						<inputs>
							<port name="in">lut6.in[1]->complete:lut6  lut6.in[0]->complete:lut6  lut6.in[3]->complete:lut6  lut6.in[4]->complete:lut6  open open </port>
						</inputs>
						<outputs>
							<port name="out">[1338] </port>
						</outputs>
						<clocks>
						</clocks>
					</block>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="i_34_" instance="io[191]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_34_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_34_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_31_" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_31_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_31_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_25_" instance="io[193]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_25_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_25_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_32_" instance="io[194]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_32_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_32_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_22_" instance="io[195]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_22_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_22_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_4_" instance="io[196]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_4_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_4_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_5_" instance="io[197]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_5_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_5_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_16_" instance="io[198]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_16_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_16_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_21_" instance="io[199]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_21_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_21_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_13_" instance="io[200]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_13_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_13_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_0_" instance="io[201]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_0_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_0_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_17_" instance="io[202]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_17_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_17_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_28_" instance="io[203]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_28_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_28_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_8_" instance="io[204]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_8_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_8_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_9_" instance="io[205]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_9_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_9_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_24_" instance="io[206]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_24_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_24_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_18_" instance="io[207]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_18_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_18_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_3_" instance="io[208]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_3_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_3_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_23_" instance="io[209]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_23_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_23_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_2_" instance="io[210]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_2_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_2_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_14_" instance="io[211]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_14_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_14_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_7_" instance="io[212]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_7_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_7_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_37_" instance="io[213]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_37_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_37_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_11_" instance="io[214]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_11_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_11_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_29_" instance="io[215]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_29_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_29_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_38_" instance="io[216]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_38_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_38_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_26_" instance="io[217]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_26_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_26_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_27_" instance="io[218]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_27_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_27_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_35_" instance="io[219]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_35_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_35_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_36_" instance="io[220]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_36_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_36_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_1_" instance="io[221]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_1_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_1_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_19_" instance="io[222]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_19_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_19_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_33_" instance="io[223]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_33_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_33_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_12_" instance="io[224]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_12_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_12_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_6_" instance="io[225]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_6_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_6_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_10_" instance="io[226]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_10_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_10_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_20_" instance="io[227]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_20_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_20_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="i_30_" instance="io[228]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="i_30_" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">i_30_ </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

