#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x238b7c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x238b950 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x237c2d0 .functor NOT 1, L_0x23edab0, C4<0>, C4<0>, C4<0>;
L_0x23ed350 .functor XOR 2, L_0x23ed7c0, L_0x23ed860, C4<00>, C4<00>;
L_0x23ed9a0 .functor XOR 2, L_0x23ed350, L_0x23ed900, C4<00>, C4<00>;
v0x23e4fb0_0 .net *"_ivl_10", 1 0, L_0x23ed900;  1 drivers
v0x23e50b0_0 .net *"_ivl_12", 1 0, L_0x23ed9a0;  1 drivers
v0x23e5190_0 .net *"_ivl_2", 1 0, L_0x23ed720;  1 drivers
v0x23e5250_0 .net *"_ivl_4", 1 0, L_0x23ed7c0;  1 drivers
v0x23e5330_0 .net *"_ivl_6", 1 0, L_0x23ed860;  1 drivers
v0x23e5460_0 .net *"_ivl_8", 1 0, L_0x23ed350;  1 drivers
v0x23e5540_0 .net "a", 0 0, v0x23df030_0;  1 drivers
v0x23e55e0_0 .net "b", 0 0, v0x23df0d0_0;  1 drivers
v0x23e5680_0 .net "c", 0 0, v0x23df170_0;  1 drivers
v0x23e5720_0 .var "clk", 0 0;
v0x23e57c0_0 .net "d", 0 0, v0x23df2b0_0;  1 drivers
v0x23e5860_0 .net "out_pos_dut", 0 0, L_0x23ed1e0;  1 drivers
v0x23e5900_0 .net "out_pos_ref", 0 0, L_0x23e6e30;  1 drivers
v0x23e59a0_0 .net "out_sop_dut", 0 0, L_0x23e9fb0;  1 drivers
v0x23e5a40_0 .net "out_sop_ref", 0 0, L_0x23b97e0;  1 drivers
v0x23e5ae0_0 .var/2u "stats1", 223 0;
v0x23e5b80_0 .var/2u "strobe", 0 0;
v0x23e5c20_0 .net "tb_match", 0 0, L_0x23edab0;  1 drivers
v0x23e5cf0_0 .net "tb_mismatch", 0 0, L_0x237c2d0;  1 drivers
v0x23e5d90_0 .net "wavedrom_enable", 0 0, v0x23df580_0;  1 drivers
v0x23e5e60_0 .net "wavedrom_title", 511 0, v0x23df620_0;  1 drivers
L_0x23ed720 .concat [ 1 1 0 0], L_0x23e6e30, L_0x23b97e0;
L_0x23ed7c0 .concat [ 1 1 0 0], L_0x23e6e30, L_0x23b97e0;
L_0x23ed860 .concat [ 1 1 0 0], L_0x23ed1e0, L_0x23e9fb0;
L_0x23ed900 .concat [ 1 1 0 0], L_0x23e6e30, L_0x23b97e0;
L_0x23edab0 .cmp/eeq 2, L_0x23ed720, L_0x23ed9a0;
S_0x238bae0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x238b950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x237c6b0 .functor AND 1, v0x23df170_0, v0x23df2b0_0, C4<1>, C4<1>;
L_0x237ca90 .functor NOT 1, v0x23df030_0, C4<0>, C4<0>, C4<0>;
L_0x237ce70 .functor NOT 1, v0x23df0d0_0, C4<0>, C4<0>, C4<0>;
L_0x237d0f0 .functor AND 1, L_0x237ca90, L_0x237ce70, C4<1>, C4<1>;
L_0x2396460 .functor AND 1, L_0x237d0f0, v0x23df170_0, C4<1>, C4<1>;
L_0x23b97e0 .functor OR 1, L_0x237c6b0, L_0x2396460, C4<0>, C4<0>;
L_0x23e62b0 .functor NOT 1, v0x23df0d0_0, C4<0>, C4<0>, C4<0>;
L_0x23e6320 .functor OR 1, L_0x23e62b0, v0x23df2b0_0, C4<0>, C4<0>;
L_0x23e6430 .functor AND 1, v0x23df170_0, L_0x23e6320, C4<1>, C4<1>;
L_0x23e64f0 .functor NOT 1, v0x23df030_0, C4<0>, C4<0>, C4<0>;
L_0x23e65c0 .functor OR 1, L_0x23e64f0, v0x23df0d0_0, C4<0>, C4<0>;
L_0x23e6630 .functor AND 1, L_0x23e6430, L_0x23e65c0, C4<1>, C4<1>;
L_0x23e67b0 .functor NOT 1, v0x23df0d0_0, C4<0>, C4<0>, C4<0>;
L_0x23e6820 .functor OR 1, L_0x23e67b0, v0x23df2b0_0, C4<0>, C4<0>;
L_0x23e6740 .functor AND 1, v0x23df170_0, L_0x23e6820, C4<1>, C4<1>;
L_0x23e69b0 .functor NOT 1, v0x23df030_0, C4<0>, C4<0>, C4<0>;
L_0x23e6ab0 .functor OR 1, L_0x23e69b0, v0x23df2b0_0, C4<0>, C4<0>;
L_0x23e6b70 .functor AND 1, L_0x23e6740, L_0x23e6ab0, C4<1>, C4<1>;
L_0x23e6d20 .functor XNOR 1, L_0x23e6630, L_0x23e6b70, C4<0>, C4<0>;
v0x237bc00_0 .net *"_ivl_0", 0 0, L_0x237c6b0;  1 drivers
v0x237c000_0 .net *"_ivl_12", 0 0, L_0x23e62b0;  1 drivers
v0x237c3e0_0 .net *"_ivl_14", 0 0, L_0x23e6320;  1 drivers
v0x237c7c0_0 .net *"_ivl_16", 0 0, L_0x23e6430;  1 drivers
v0x237cba0_0 .net *"_ivl_18", 0 0, L_0x23e64f0;  1 drivers
v0x237cf80_0 .net *"_ivl_2", 0 0, L_0x237ca90;  1 drivers
v0x237d200_0 .net *"_ivl_20", 0 0, L_0x23e65c0;  1 drivers
v0x23dd5a0_0 .net *"_ivl_24", 0 0, L_0x23e67b0;  1 drivers
v0x23dd680_0 .net *"_ivl_26", 0 0, L_0x23e6820;  1 drivers
v0x23dd760_0 .net *"_ivl_28", 0 0, L_0x23e6740;  1 drivers
v0x23dd840_0 .net *"_ivl_30", 0 0, L_0x23e69b0;  1 drivers
v0x23dd920_0 .net *"_ivl_32", 0 0, L_0x23e6ab0;  1 drivers
v0x23dda00_0 .net *"_ivl_36", 0 0, L_0x23e6d20;  1 drivers
L_0x7f4a6591a018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23ddac0_0 .net *"_ivl_38", 0 0, L_0x7f4a6591a018;  1 drivers
v0x23ddba0_0 .net *"_ivl_4", 0 0, L_0x237ce70;  1 drivers
v0x23ddc80_0 .net *"_ivl_6", 0 0, L_0x237d0f0;  1 drivers
v0x23ddd60_0 .net *"_ivl_8", 0 0, L_0x2396460;  1 drivers
v0x23dde40_0 .net "a", 0 0, v0x23df030_0;  alias, 1 drivers
v0x23ddf00_0 .net "b", 0 0, v0x23df0d0_0;  alias, 1 drivers
v0x23ddfc0_0 .net "c", 0 0, v0x23df170_0;  alias, 1 drivers
v0x23de080_0 .net "d", 0 0, v0x23df2b0_0;  alias, 1 drivers
v0x23de140_0 .net "out_pos", 0 0, L_0x23e6e30;  alias, 1 drivers
v0x23de200_0 .net "out_sop", 0 0, L_0x23b97e0;  alias, 1 drivers
v0x23de2c0_0 .net "pos0", 0 0, L_0x23e6630;  1 drivers
v0x23de380_0 .net "pos1", 0 0, L_0x23e6b70;  1 drivers
L_0x23e6e30 .functor MUXZ 1, L_0x7f4a6591a018, L_0x23e6630, L_0x23e6d20, C4<>;
S_0x23de500 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x238b950;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x23df030_0 .var "a", 0 0;
v0x23df0d0_0 .var "b", 0 0;
v0x23df170_0 .var "c", 0 0;
v0x23df210_0 .net "clk", 0 0, v0x23e5720_0;  1 drivers
v0x23df2b0_0 .var "d", 0 0;
v0x23df3a0_0 .var/2u "fail", 0 0;
v0x23df440_0 .var/2u "fail1", 0 0;
v0x23df4e0_0 .net "tb_match", 0 0, L_0x23edab0;  alias, 1 drivers
v0x23df580_0 .var "wavedrom_enable", 0 0;
v0x23df620_0 .var "wavedrom_title", 511 0;
E_0x238a130/0 .event negedge, v0x23df210_0;
E_0x238a130/1 .event posedge, v0x23df210_0;
E_0x238a130 .event/or E_0x238a130/0, E_0x238a130/1;
S_0x23de830 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x23de500;
 .timescale -12 -12;
v0x23dea70_0 .var/2s "i", 31 0;
E_0x2389fd0 .event posedge, v0x23df210_0;
S_0x23deb70 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x23de500;
 .timescale -12 -12;
v0x23ded70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23dee50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x23de500;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23df800 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x238b950;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23e6fe0 .functor NOT 1, v0x23df030_0, C4<0>, C4<0>, C4<0>;
L_0x23e7070 .functor NOT 1, v0x23df0d0_0, C4<0>, C4<0>, C4<0>;
L_0x23e7210 .functor AND 1, L_0x23e6fe0, L_0x23e7070, C4<1>, C4<1>;
L_0x23e7320 .functor NOT 1, v0x23df170_0, C4<0>, C4<0>, C4<0>;
L_0x23e74d0 .functor AND 1, L_0x23e7210, L_0x23e7320, C4<1>, C4<1>;
L_0x23e75e0 .functor NOT 1, v0x23df2b0_0, C4<0>, C4<0>, C4<0>;
L_0x23e77a0 .functor AND 1, L_0x23e74d0, L_0x23e75e0, C4<1>, C4<1>;
L_0x23e78b0 .functor NOT 1, v0x23df030_0, C4<0>, C4<0>, C4<0>;
L_0x23e7a80 .functor NOT 1, v0x23df0d0_0, C4<0>, C4<0>, C4<0>;
L_0x23e7af0 .functor AND 1, L_0x23e78b0, L_0x23e7a80, C4<1>, C4<1>;
L_0x23e7c60 .functor AND 1, L_0x23e7af0, v0x23df170_0, C4<1>, C4<1>;
L_0x23e7cd0 .functor NOT 1, v0x23df2b0_0, C4<0>, C4<0>, C4<0>;
L_0x23e7db0 .functor AND 1, L_0x23e7c60, L_0x23e7cd0, C4<1>, C4<1>;
L_0x23e7ec0 .functor OR 1, L_0x23e77a0, L_0x23e7db0, C4<0>, C4<0>;
L_0x23e7d40 .functor NOT 1, v0x23df030_0, C4<0>, C4<0>, C4<0>;
L_0x23e8050 .functor AND 1, L_0x23e7d40, v0x23df0d0_0, C4<1>, C4<1>;
L_0x23e81a0 .functor NOT 1, v0x23df170_0, C4<0>, C4<0>, C4<0>;
L_0x23e8210 .functor AND 1, L_0x23e8050, L_0x23e81a0, C4<1>, C4<1>;
L_0x23e83c0 .functor NOT 1, v0x23df2b0_0, C4<0>, C4<0>, C4<0>;
L_0x23e8430 .functor AND 1, L_0x23e8210, L_0x23e83c0, C4<1>, C4<1>;
L_0x23e85f0 .functor OR 1, L_0x23e7ec0, L_0x23e8430, C4<0>, C4<0>;
L_0x23e8700 .functor NOT 1, v0x23df030_0, C4<0>, C4<0>, C4<0>;
L_0x23e8830 .functor AND 1, L_0x23e8700, v0x23df0d0_0, C4<1>, C4<1>;
L_0x23e88f0 .functor AND 1, L_0x23e8830, v0x23df170_0, C4<1>, C4<1>;
L_0x23e8a80 .functor NOT 1, v0x23df2b0_0, C4<0>, C4<0>, C4<0>;
L_0x23e8af0 .functor AND 1, L_0x23e88f0, L_0x23e8a80, C4<1>, C4<1>;
L_0x23e8ce0 .functor OR 1, L_0x23e85f0, L_0x23e8af0, C4<0>, C4<0>;
L_0x23e8df0 .functor NOT 1, v0x23df0d0_0, C4<0>, C4<0>, C4<0>;
L_0x23e8f50 .functor AND 1, v0x23df030_0, L_0x23e8df0, C4<1>, C4<1>;
L_0x23e9010 .functor NOT 1, v0x23df170_0, C4<0>, C4<0>, C4<0>;
L_0x23e9180 .functor AND 1, L_0x23e8f50, L_0x23e9010, C4<1>, C4<1>;
L_0x23e9290 .functor AND 1, L_0x23e9180, v0x23df2b0_0, C4<1>, C4<1>;
L_0x23e9460 .functor OR 1, L_0x23e8ce0, L_0x23e9290, C4<0>, C4<0>;
L_0x23e9570 .functor NOT 1, v0x23df0d0_0, C4<0>, C4<0>, C4<0>;
L_0x23e9700 .functor AND 1, v0x23df030_0, L_0x23e9570, C4<1>, C4<1>;
L_0x23e97c0 .functor AND 1, L_0x23e9700, v0x23df170_0, C4<1>, C4<1>;
L_0x23e99b0 .functor AND 1, L_0x23e97c0, v0x23df2b0_0, C4<1>, C4<1>;
L_0x23e9a70 .functor OR 1, L_0x23e9460, L_0x23e99b0, C4<0>, C4<0>;
L_0x23e9880 .functor AND 1, v0x23df030_0, v0x23df0d0_0, C4<1>, C4<1>;
L_0x23e98f0 .functor NOT 1, v0x23df170_0, C4<0>, C4<0>, C4<0>;
L_0x23e9cd0 .functor AND 1, L_0x23e9880, L_0x23e98f0, C4<1>, C4<1>;
L_0x23e9d90 .functor AND 1, L_0x23e9cd0, v0x23df2b0_0, C4<1>, C4<1>;
L_0x23e9fb0 .functor OR 1, L_0x23e9a70, L_0x23e9d90, C4<0>, C4<0>;
L_0x23ea110 .functor NOT 1, v0x23df030_0, C4<0>, C4<0>, C4<0>;
L_0x23ea4d0 .functor NOT 1, v0x23df0d0_0, C4<0>, C4<0>, C4<0>;
L_0x23ea5e0 .functor NOT 1, v0x23df2b0_0, C4<0>, C4<0>, C4<0>;
L_0x23eae20 .functor NOT 1, v0x23df030_0, C4<0>, C4<0>, C4<0>;
L_0x23eb360 .functor NOT 1, v0x23df170_0, C4<0>, C4<0>, C4<0>;
L_0x23eb6a0 .functor NOT 1, v0x23df2b0_0, C4<0>, C4<0>, C4<0>;
L_0x23eb850 .functor NOT 1, v0x23df030_0, C4<0>, C4<0>, C4<0>;
L_0x23ebcf0 .functor NOT 1, v0x23df2b0_0, C4<0>, C4<0>, C4<0>;
L_0x23ebdb0 .functor NOT 1, v0x23df0d0_0, C4<0>, C4<0>, C4<0>;
L_0x23ebfb0 .functor NOT 1, v0x23df170_0, C4<0>, C4<0>, C4<0>;
L_0x23ec650 .functor NOT 1, v0x23df0d0_0, C4<0>, C4<0>, C4<0>;
L_0x23ecc90 .functor NOT 1, v0x23df170_0, C4<0>, C4<0>, C4<0>;
v0x23df9c0_0 .net *"_ivl_0", 0 0, L_0x23e6fe0;  1 drivers
v0x23dfaa0_0 .net *"_ivl_10", 0 0, L_0x23e75e0;  1 drivers
v0x23dfb80_0 .net *"_ivl_100", 0 0, L_0x23ea5e0;  1 drivers
v0x23dfc70_0 .net *"_ivl_102", 0 0, L_0x23ead80;  1 drivers
v0x23dfd50_0 .net *"_ivl_105", 0 0, L_0x23eaf70;  1 drivers
v0x23dfe80_0 .net *"_ivl_106", 0 0, L_0x23eae20;  1 drivers
v0x23dff60_0 .net *"_ivl_108", 0 0, L_0x23eb2c0;  1 drivers
v0x23e0040_0 .net *"_ivl_110", 0 0, L_0x23eb360;  1 drivers
v0x23e0120_0 .net *"_ivl_112", 0 0, L_0x23eb600;  1 drivers
v0x23e0290_0 .net *"_ivl_114", 0 0, L_0x23eb6a0;  1 drivers
v0x23e0370_0 .net *"_ivl_116", 0 0, L_0x23eb7b0;  1 drivers
v0x23e0450_0 .net *"_ivl_119", 0 0, L_0x23eb9c0;  1 drivers
v0x23e0530_0 .net *"_ivl_12", 0 0, L_0x23e77a0;  1 drivers
v0x23e0610_0 .net *"_ivl_120", 0 0, L_0x23eb850;  1 drivers
v0x23e06f0_0 .net *"_ivl_122", 0 0, L_0x23ebc50;  1 drivers
v0x23e07d0_0 .net *"_ivl_124", 0 0, L_0x23ebe20;  1 drivers
v0x23e08b0_0 .net *"_ivl_126", 0 0, L_0x23ebcf0;  1 drivers
v0x23e0aa0_0 .net *"_ivl_128", 0 0, L_0x23ebf10;  1 drivers
v0x23e0b80_0 .net *"_ivl_131", 0 0, L_0x23ec140;  1 drivers
v0x23e0c60_0 .net *"_ivl_132", 0 0, L_0x23ebdb0;  1 drivers
v0x23e0d40_0 .net *"_ivl_134", 0 0, L_0x23ec430;  1 drivers
v0x23e0e20_0 .net *"_ivl_136", 0 0, L_0x23ebfb0;  1 drivers
v0x23e0f00_0 .net *"_ivl_138", 0 0, L_0x23ec5b0;  1 drivers
v0x23e0fe0_0 .net *"_ivl_14", 0 0, L_0x23e78b0;  1 drivers
v0x23e10c0_0 .net *"_ivl_140", 0 0, L_0x23ec760;  1 drivers
v0x23e11a0_0 .net *"_ivl_143", 0 0, L_0x23ec8f0;  1 drivers
v0x23e1280_0 .net *"_ivl_144", 0 0, L_0x23ec650;  1 drivers
v0x23e1360_0 .net *"_ivl_146", 0 0, L_0x23ecbf0;  1 drivers
v0x23e1440_0 .net *"_ivl_148", 0 0, L_0x23ec850;  1 drivers
v0x23e1520_0 .net *"_ivl_150", 0 0, L_0x23ece50;  1 drivers
v0x23e1600_0 .net *"_ivl_153", 0 0, L_0x23ed000;  1 drivers
v0x23e16e0_0 .net *"_ivl_154", 0 0, L_0x23ed140;  1 drivers
v0x23e17c0_0 .net *"_ivl_156", 0 0, L_0x23ecc90;  1 drivers
v0x23e1ab0_0 .net *"_ivl_158", 0 0, L_0x23ed2b0;  1 drivers
v0x23e1b90_0 .net *"_ivl_16", 0 0, L_0x23e7a80;  1 drivers
v0x23e1c70_0 .net *"_ivl_160", 0 0, L_0x23ed460;  1 drivers
v0x23e1d50_0 .net *"_ivl_18", 0 0, L_0x23e7af0;  1 drivers
v0x23e1e30_0 .net *"_ivl_2", 0 0, L_0x23e7070;  1 drivers
v0x23e1f10_0 .net *"_ivl_20", 0 0, L_0x23e7c60;  1 drivers
v0x23e1ff0_0 .net *"_ivl_22", 0 0, L_0x23e7cd0;  1 drivers
v0x23e20d0_0 .net *"_ivl_24", 0 0, L_0x23e7db0;  1 drivers
v0x23e21b0_0 .net *"_ivl_26", 0 0, L_0x23e7ec0;  1 drivers
v0x23e2290_0 .net *"_ivl_28", 0 0, L_0x23e7d40;  1 drivers
v0x23e2370_0 .net *"_ivl_30", 0 0, L_0x23e8050;  1 drivers
v0x23e2450_0 .net *"_ivl_32", 0 0, L_0x23e81a0;  1 drivers
v0x23e2530_0 .net *"_ivl_34", 0 0, L_0x23e8210;  1 drivers
v0x23e2610_0 .net *"_ivl_36", 0 0, L_0x23e83c0;  1 drivers
v0x23e26f0_0 .net *"_ivl_38", 0 0, L_0x23e8430;  1 drivers
v0x23e27d0_0 .net *"_ivl_4", 0 0, L_0x23e7210;  1 drivers
v0x23e28b0_0 .net *"_ivl_40", 0 0, L_0x23e85f0;  1 drivers
v0x23e2990_0 .net *"_ivl_42", 0 0, L_0x23e8700;  1 drivers
v0x23e2a70_0 .net *"_ivl_44", 0 0, L_0x23e8830;  1 drivers
v0x23e2b50_0 .net *"_ivl_46", 0 0, L_0x23e88f0;  1 drivers
v0x23e2c30_0 .net *"_ivl_48", 0 0, L_0x23e8a80;  1 drivers
v0x23e2d10_0 .net *"_ivl_50", 0 0, L_0x23e8af0;  1 drivers
v0x23e2df0_0 .net *"_ivl_52", 0 0, L_0x23e8ce0;  1 drivers
v0x23e2ed0_0 .net *"_ivl_54", 0 0, L_0x23e8df0;  1 drivers
v0x23e2fb0_0 .net *"_ivl_56", 0 0, L_0x23e8f50;  1 drivers
v0x23e3090_0 .net *"_ivl_58", 0 0, L_0x23e9010;  1 drivers
v0x23e3170_0 .net *"_ivl_6", 0 0, L_0x23e7320;  1 drivers
v0x23e3250_0 .net *"_ivl_60", 0 0, L_0x23e9180;  1 drivers
v0x23e3330_0 .net *"_ivl_62", 0 0, L_0x23e9290;  1 drivers
v0x23e3410_0 .net *"_ivl_64", 0 0, L_0x23e9460;  1 drivers
v0x23e34f0_0 .net *"_ivl_66", 0 0, L_0x23e9570;  1 drivers
v0x23e35d0_0 .net *"_ivl_68", 0 0, L_0x23e9700;  1 drivers
v0x23e3ac0_0 .net *"_ivl_70", 0 0, L_0x23e97c0;  1 drivers
v0x23e3ba0_0 .net *"_ivl_72", 0 0, L_0x23e99b0;  1 drivers
v0x23e3c80_0 .net *"_ivl_74", 0 0, L_0x23e9a70;  1 drivers
v0x23e3d60_0 .net *"_ivl_76", 0 0, L_0x23e9880;  1 drivers
v0x23e3e40_0 .net *"_ivl_78", 0 0, L_0x23e98f0;  1 drivers
v0x23e3f20_0 .net *"_ivl_8", 0 0, L_0x23e74d0;  1 drivers
v0x23e4000_0 .net *"_ivl_80", 0 0, L_0x23e9cd0;  1 drivers
v0x23e40e0_0 .net *"_ivl_82", 0 0, L_0x23e9d90;  1 drivers
v0x23e41c0_0 .net *"_ivl_86", 0 0, L_0x23e8320;  1 drivers
v0x23e42a0_0 .net *"_ivl_88", 0 0, L_0x23ea180;  1 drivers
v0x23e4380_0 .net *"_ivl_90", 0 0, L_0x23ea270;  1 drivers
v0x23e4460_0 .net *"_ivl_92", 0 0, L_0x23ea110;  1 drivers
v0x23e4540_0 .net *"_ivl_94", 0 0, L_0x23ea4d0;  1 drivers
v0x23e4620_0 .net *"_ivl_96", 0 0, L_0x23ea540;  1 drivers
v0x23e4700_0 .net *"_ivl_98", 0 0, L_0x23ea6f0;  1 drivers
v0x23e47e0_0 .net "a", 0 0, v0x23df030_0;  alias, 1 drivers
v0x23e4880_0 .net "b", 0 0, v0x23df0d0_0;  alias, 1 drivers
v0x23e4970_0 .net "c", 0 0, v0x23df170_0;  alias, 1 drivers
v0x23e4a60_0 .net "d", 0 0, v0x23df2b0_0;  alias, 1 drivers
v0x23e4b50_0 .net "out_pos", 0 0, L_0x23ed1e0;  alias, 1 drivers
v0x23e4c10_0 .net "out_sop", 0 0, L_0x23e9fb0;  alias, 1 drivers
L_0x23e8320 .arith/sum 1, v0x23df030_0, v0x23df0d0_0;
L_0x23ea180 .arith/sum 1, L_0x23e8320, v0x23df170_0;
L_0x23ea270 .arith/sum 1, L_0x23ea180, v0x23df2b0_0;
L_0x23ea540 .arith/sum 1, L_0x23ea110, L_0x23ea4d0;
L_0x23ea6f0 .arith/sum 1, L_0x23ea540, v0x23df170_0;
L_0x23ead80 .arith/sum 1, L_0x23ea6f0, L_0x23ea5e0;
L_0x23eaf70 .arith/mult 1, L_0x23ea270, L_0x23ead80;
L_0x23eb2c0 .arith/sum 1, L_0x23eae20, v0x23df0d0_0;
L_0x23eb600 .arith/sum 1, L_0x23eb2c0, L_0x23eb360;
L_0x23eb7b0 .arith/sum 1, L_0x23eb600, L_0x23eb6a0;
L_0x23eb9c0 .arith/mult 1, L_0x23eaf70, L_0x23eb7b0;
L_0x23ebc50 .arith/sum 1, L_0x23eb850, v0x23df0d0_0;
L_0x23ebe20 .arith/sum 1, L_0x23ebc50, v0x23df170_0;
L_0x23ebf10 .arith/sum 1, L_0x23ebe20, L_0x23ebcf0;
L_0x23ec140 .arith/mult 1, L_0x23eb9c0, L_0x23ebf10;
L_0x23ec430 .arith/sum 1, v0x23df030_0, L_0x23ebdb0;
L_0x23ec5b0 .arith/sum 1, L_0x23ec430, L_0x23ebfb0;
L_0x23ec760 .arith/sum 1, L_0x23ec5b0, v0x23df2b0_0;
L_0x23ec8f0 .arith/mult 1, L_0x23ec140, L_0x23ec760;
L_0x23ecbf0 .arith/sum 1, v0x23df030_0, L_0x23ec650;
L_0x23ec850 .arith/sum 1, L_0x23ecbf0, v0x23df170_0;
L_0x23ece50 .arith/sum 1, L_0x23ec850, v0x23df2b0_0;
L_0x23ed000 .arith/mult 1, L_0x23ec8f0, L_0x23ece50;
L_0x23ed140 .arith/sum 1, v0x23df030_0, v0x23df0d0_0;
L_0x23ed2b0 .arith/sum 1, L_0x23ed140, L_0x23ecc90;
L_0x23ed460 .arith/sum 1, L_0x23ed2b0, v0x23df2b0_0;
L_0x23ed1e0 .arith/mult 1, L_0x23ed000, L_0x23ed460;
S_0x23e4d90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x238b950;
 .timescale -12 -12;
E_0x23719f0 .event anyedge, v0x23e5b80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23e5b80_0;
    %nor/r;
    %assign/vec4 v0x23e5b80_0, 0;
    %wait E_0x23719f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23de500;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23df3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23df440_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x23de500;
T_4 ;
    %wait E_0x238a130;
    %load/vec4 v0x23df4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23df3a0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x23de500;
T_5 ;
    %wait E_0x2389fd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %wait E_0x2389fd0;
    %load/vec4 v0x23df3a0_0;
    %store/vec4 v0x23df440_0, 0, 1;
    %fork t_1, S_0x23de830;
    %jmp t_0;
    .scope S_0x23de830;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23dea70_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x23dea70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2389fd0;
    %load/vec4 v0x23dea70_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23dea70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x23dea70_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x23de500;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x238a130;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x23df2b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23df0d0_0, 0;
    %assign/vec4 v0x23df030_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x23df3a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x23df440_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x238b950;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e5720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e5b80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x238b950;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x23e5720_0;
    %inv;
    %store/vec4 v0x23e5720_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x238b950;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23df210_0, v0x23e5cf0_0, v0x23e5540_0, v0x23e55e0_0, v0x23e5680_0, v0x23e57c0_0, v0x23e5a40_0, v0x23e59a0_0, v0x23e5900_0, v0x23e5860_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x238b950;
T_9 ;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x238b950;
T_10 ;
    %wait E_0x238a130;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23e5ae0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e5ae0_0, 4, 32;
    %load/vec4 v0x23e5c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e5ae0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23e5ae0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e5ae0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x23e5a40_0;
    %load/vec4 v0x23e5a40_0;
    %load/vec4 v0x23e59a0_0;
    %xor;
    %load/vec4 v0x23e5a40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e5ae0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e5ae0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x23e5900_0;
    %load/vec4 v0x23e5900_0;
    %load/vec4 v0x23e5860_0;
    %xor;
    %load/vec4 v0x23e5900_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e5ae0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x23e5ae0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23e5ae0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter2/response0/top_module.sv";
