Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Mar  1 19:49:32 2024
| Host         : yihongliu-SER running 64-bit Linux Mint 21.2
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   131 |
|    Minimum number of control sets                        |   131 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   592 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   131 |
| >= 0 to < 4        |    68 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     4 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             246 |           85 |
| No           | No                    | Yes                    |             111 |           37 |
| No           | Yes                   | No                     |             249 |          104 |
| Yes          | No                    | No                     |             374 |           86 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             292 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                 Enable Signal                                                                                 |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  clk_wiz_div/inst/clk_out1                         |                                                                                                                                                                               |                                                                                                                                                                       |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                         |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0] |                1 |              4 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                    | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                              |                1 |              4 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                     |                                                                                                                                                                       |                1 |              4 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0] |                1 |              4 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0] | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                              |                1 |              4 |         4.00 |
|  clk_div_1/out_clk_BUFG                            | d1/design_1_i/output_manager_0/inst/FSM_onehot_state[3]_i_1_n_0                                                                                                               | d1/design_1_i/output_manager_0/inst/tx_done_r18_out                                                                                                                   |                1 |              4 |         4.00 |
|  clk_div_1/out_clk_BUFG                            | d1/design_1_i/output_manager_0/inst/addr[3]_i_2_n_0                                                                                                                           | d1/design_1_i/output_manager_0/inst/tx_done_r18_out                                                                                                                   |                2 |              4 |         2.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                       | d1/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                  |                2 |              4 |         2.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                         | d1/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                    |                1 |              4 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                         | d1/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                    |                1 |              4 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                       | d1/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                1 |              4 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                        |                1 |              4 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                        |                3 |              4 |         1.33 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                  |                1 |              4 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                  |                1 |              4 |         4.00 |
|  clk_div_1/out_clk_BUFG                            | d1/design_1_i/adc_spi_wrapper_0/inst/adc/clk_en                                                                                                                               |                                                                                                                                                                       |                1 |              5 |         5.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                 | d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |         6.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                 | d1/design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                  |                1 |              6 |         6.00 |
| ~clk_div_1/out_clk_BUFG                            |                                                                                                                                                                               |                                                                                                                                                                       |                3 |              6 |         2.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                   |                2 |              6 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                   |                2 |              6 |         3.00 |
|  clk_div_1/out_clk_BUFG                            | d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay[6]_i_1_n_0                                                                                                       |                                                                                                                                                                       |                2 |              7 |         3.50 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                     | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                2 |              8 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                3 |              8 |         2.67 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                       | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                               |                3 |              9 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                       | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |              9 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                      | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                4 |              9 |         2.25 |
| ~clk_div_1/out_clk_BUFG                            | d1/design_1_i/output_manager_0/inst/spi/internal_shift[15]_i_1_n_0                                                                                                            | d1/design_1_i/output_manager_0/inst/spi/internal_shift[24]_i_1_n_0                                                                                                    |                2 |              9 |         4.50 |
|  clk_wiz_div/inst/clk_out1                         |                                                                                                                                                                               | clk_div_1/clear                                                                                                                                                       |                2 |              9 |         4.50 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                  | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |             10 |         3.33 |
|  clk_div_1/out_clk_BUFG                            | d1/design_1_i/adc_spi_wrapper_0/inst/adc/axi_addr[11]_i_1_n_0                                                                                                                 |                                                                                                                                                                       |                3 |             10 |         3.33 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                        | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                4 |             12 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                           | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                2 |             12 |         6.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                    | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |             12 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                              |                4 |             12 |         3.00 |
|  clk_div_1/out_clk_BUFG                            | d1/design_1_i/output_manager_0/inst/data[11]_i_1_n_0                                                                                                                          |                                                                                                                                                                       |                3 |             12 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                 |                                                                                                                                                                       |                5 |             12 |         2.40 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                 |                                                                                                                                                                       |                3 |             12 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                              |                4 |             12 |         3.00 |
|  clk_div_1/out_clk_BUFG                            |                                                                                                                                                                               | d1/design_1_i/output_manager_0/inst/tx_done_r18_out                                                                                                                   |                5 |             13 |         2.60 |
| ~clk_div_1/out_clk_BUFG                            | d1/design_1_i/output_manager_0/inst/spi/internal_shift[15]_i_1_n_0                                                                                                            |                                                                                                                                                                       |                4 |             14 |         3.50 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                           | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                2 |             14 |         7.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                       |                5 |             15 |         3.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                       |                5 |             15 |         3.00 |
|  clk_div_1/out_clk_BUFG                            |                                                                                                                                                                               |                                                                                                                                                                       |                8 |             19 |         2.38 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                  |                6 |             21 |         3.50 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |               11 |             22 |         2.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |               12 |             23 |         1.92 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                          |                                                                                                                                                                       |                6 |             31 |         5.17 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                       |                6 |             31 |         5.17 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                 | d1/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |               10 |             32 |         3.20 |
|  clk_div_1/out_clk_BUFG                            | d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_b_0                                                                                                                             |                                                                                                                                                                       |                5 |             32 |         6.40 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                               |                8 |             32 |         4.00 |
|  clk_div_1/out_clk_BUFG                            | d1/design_1_i/adc_spi_wrapper_0/inst/adc/data_out[31]_i_1_n_0                                                                                                                 | d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg_n_0_[0]                                                                                              |                5 |             32 |         6.40 |
|  clk_div_1/out_clk_BUFG                            | d1/design_1_i/adc_spi_wrapper_0/inst/adc/FSM_onehot_tx_delay_reg_n_0_[0]                                                                                                      |                                                                                                                                                                       |                5 |             32 |         6.40 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                  | d1/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |                7 |             32 |         4.57 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                    |                                                                                                                                                                       |                8 |             32 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                              | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                4 |             32 |         8.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                             |                                                                                                                                                                       |                6 |             35 |         5.83 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                       |                8 |             35 |         4.38 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 | d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                                                                       |               10 |             40 |         4.00 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               | d1/design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                  |               12 |             47 |         3.92 |
|  d1/design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                               |                                                                                                                                                                       |               74 |            226 |         3.05 |
+----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


