m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/threeANDThreeORDataFlowLevel
vmux_using_assign
!s110 1597731266
!i10b 1
!s100 Qg;N[F?:58>5Be`4aTmjM1
Izn]4Nd7o=1izJ_;CHXaQ<2
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/conditionalStatement
w1597731260
8/home/sriram/Documents/Verilog/conditionalStatement/conditionalStatement.v
F/home/sriram/Documents/Verilog/conditionalStatement/conditionalStatement.v
L0 3
OV;L;10.5b;63
r1
!s85 0
31
!s108 1597731265.000000
!s107 /home/sriram/Documents/Verilog/conditionalStatement/conditionalStatement.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/conditionalStatement/conditionalStatement.v|
!i113 1
o-work work
tCvgOpt 0
