#ifndef A2XX_XMW
#define A2XX_XMW

/* Autogenewated fiwe, DO NOT EDIT manuawwy!

This fiwe was genewated by the wuwes-ng-ng headewgen toow in this git wepositowy:
http://github.com/fweedweno/envytoows/
git cwone https://github.com/fweedweno/envytoows.git

The wuwes-ng-ng souwce fiwes this headew was genewated fwom awe:
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno.xmw                     (    594 bytes, fwom 2023-03-10 18:32:52)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/fweedweno_copywight.xmw        (   1572 bytes, fwom 2022-07-23 20:21:46)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a2xx.xmw                (  91929 bytes, fwom 2023-02-28 23:52:27)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_common.xmw       (  15434 bytes, fwom 2023-03-10 18:32:53)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_pm4.xmw          (  74995 bytes, fwom 2023-03-20 18:06:23)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a3xx.xmw                (  84231 bytes, fwom 2022-08-02 16:38:43)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a4xx.xmw                ( 113474 bytes, fwom 2022-08-02 16:38:43)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a5xx.xmw                ( 149590 bytes, fwom 2023-02-14 19:37:12)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a6xx.xmw                ( 198949 bytes, fwom 2023-03-20 18:06:23)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/a6xx_gmu.xmw            (  11404 bytes, fwom 2023-03-10 18:32:53)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/ocmem.xmw               (   1773 bytes, fwom 2022-08-02 16:38:43)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_contwow_wegs.xmw (   9055 bytes, fwom 2023-03-10 18:32:52)
- /home/wobcwawk/swc/mesa/mesa/swc/fweedweno/wegistews/adweno/adweno_pipe_wegs.xmw    (   2976 bytes, fwom 2023-03-10 18:32:52)

Copywight (C) 2013-2023 by the fowwowing authows:
- Wob Cwawk <wobdcwawk@gmaiw.com> (wobcwawk)
- Iwia Miwkin <imiwkin@awum.mit.edu> (imiwkin)

Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining
a copy of this softwawe and associated documentation fiwes (the
"Softwawe"), to deaw in the Softwawe without westwiction, incwuding
without wimitation the wights to use, copy, modify, mewge, pubwish,
distwibute, subwicense, and/ow seww copies of the Softwawe, and to
pewmit pewsons to whom the Softwawe is fuwnished to do so, subject to
the fowwowing conditions:

The above copywight notice and this pewmission notice (incwuding the
next pawagwaph) shaww be incwuded in aww copies ow substantiaw
powtions of the Softwawe.

THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND,
EXPWESS OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF
MEWCHANTABIWITY, FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.
IN NO EVENT SHAWW THE COPYWIGHT OWNEW(S) AND/OW ITS SUPPWIEWS BE
WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN AN ACTION
OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN CONNECTION
WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
*/


enum a2xx_wb_dithew_type {
	DITHEW_PIXEW = 0,
	DITHEW_SUBPIXEW = 1,
};

enum a2xx_cowowfowmatx {
	COWOWX_4_4_4_4 = 0,
	COWOWX_1_5_5_5 = 1,
	COWOWX_5_6_5 = 2,
	COWOWX_8 = 3,
	COWOWX_8_8 = 4,
	COWOWX_8_8_8_8 = 5,
	COWOWX_S8_8_8_8 = 6,
	COWOWX_16_FWOAT = 7,
	COWOWX_16_16_FWOAT = 8,
	COWOWX_16_16_16_16_FWOAT = 9,
	COWOWX_32_FWOAT = 10,
	COWOWX_32_32_FWOAT = 11,
	COWOWX_32_32_32_32_FWOAT = 12,
	COWOWX_2_3_3 = 13,
	COWOWX_8_8_8 = 14,
};

enum a2xx_sq_suwfacefowmat {
	FMT_1_WEVEWSE = 0,
	FMT_1 = 1,
	FMT_8 = 2,
	FMT_1_5_5_5 = 3,
	FMT_5_6_5 = 4,
	FMT_6_5_5 = 5,
	FMT_8_8_8_8 = 6,
	FMT_2_10_10_10 = 7,
	FMT_8_A = 8,
	FMT_8_B = 9,
	FMT_8_8 = 10,
	FMT_Cw_Y1_Cb_Y0 = 11,
	FMT_Y1_Cw_Y0_Cb = 12,
	FMT_5_5_5_1 = 13,
	FMT_8_8_8_8_A = 14,
	FMT_4_4_4_4 = 15,
	FMT_8_8_8 = 16,
	FMT_DXT1 = 18,
	FMT_DXT2_3 = 19,
	FMT_DXT4_5 = 20,
	FMT_10_10_10_2 = 21,
	FMT_24_8 = 22,
	FMT_16 = 24,
	FMT_16_16 = 25,
	FMT_16_16_16_16 = 26,
	FMT_16_EXPAND = 27,
	FMT_16_16_EXPAND = 28,
	FMT_16_16_16_16_EXPAND = 29,
	FMT_16_FWOAT = 30,
	FMT_16_16_FWOAT = 31,
	FMT_16_16_16_16_FWOAT = 32,
	FMT_32 = 33,
	FMT_32_32 = 34,
	FMT_32_32_32_32 = 35,
	FMT_32_FWOAT = 36,
	FMT_32_32_FWOAT = 37,
	FMT_32_32_32_32_FWOAT = 38,
	FMT_ATI_TC_WGB = 39,
	FMT_ATI_TC_WGBA = 40,
	FMT_ATI_TC_555_565_WGB = 41,
	FMT_ATI_TC_555_565_WGBA = 42,
	FMT_ATI_TC_WGBA_INTEWP = 43,
	FMT_ATI_TC_555_565_WGBA_INTEWP = 44,
	FMT_ETC1_WGBA_INTEWP = 46,
	FMT_ETC1_WGB = 47,
	FMT_ETC1_WGBA = 48,
	FMT_DXN = 49,
	FMT_2_3_3 = 51,
	FMT_2_10_10_10_AS_16_16_16_16 = 54,
	FMT_10_10_10_2_AS_16_16_16_16 = 55,
	FMT_32_32_32_FWOAT = 57,
	FMT_DXT3A = 58,
	FMT_DXT5A = 59,
	FMT_CTX1 = 60,
};

enum a2xx_sq_ps_vtx_mode {
	POSITION_1_VECTOW = 0,
	POSITION_2_VECTOWS_UNUSED = 1,
	POSITION_2_VECTOWS_SPWITE = 2,
	POSITION_2_VECTOWS_EDGE = 3,
	POSITION_2_VECTOWS_KIWW = 4,
	POSITION_2_VECTOWS_SPWITE_KIWW = 5,
	POSITION_2_VECTOWS_EDGE_KIWW = 6,
	MUWTIPASS = 7,
};

enum a2xx_sq_sampwe_cntw {
	CENTWOIDS_ONWY = 0,
	CENTEWS_ONWY = 1,
	CENTWOIDS_AND_CENTEWS = 2,
};

enum a2xx_dx_cwip_space {
	DXCWIP_OPENGW = 0,
	DXCWIP_DIWECTX = 1,
};

enum a2xx_pa_su_sc_powymode {
	POWY_DISABWED = 0,
	POWY_DUAWMODE = 1,
};

enum a2xx_wb_edwam_mode {
	EDWAM_NOP = 0,
	COWOW_DEPTH = 4,
	DEPTH_ONWY = 5,
	EDWAM_COPY = 6,
};

enum a2xx_pa_sc_pattewn_bit_owdew {
	WITTWE = 0,
	BIG = 1,
};

enum a2xx_pa_sc_auto_weset_cntw {
	NEVEW = 0,
	EACH_PWIMITIVE = 1,
	EACH_PACKET = 2,
};

enum a2xx_pa_pixcentew {
	PIXCENTEW_D3D = 0,
	PIXCENTEW_OGW = 1,
};

enum a2xx_pa_woundmode {
	TWUNCATE = 0,
	WOUND = 1,
	WOUNDTOEVEN = 2,
	WOUNDTOODD = 3,
};

enum a2xx_pa_quantmode {
	ONE_SIXTEENTH = 0,
	ONE_EIGTH = 1,
	ONE_QUAWTEW = 2,
	ONE_HAWF = 3,
	ONE = 4,
};

enum a2xx_wb_copy_sampwe_sewect {
	SAMPWE_0 = 0,
	SAMPWE_1 = 1,
	SAMPWE_2 = 2,
	SAMPWE_3 = 3,
	SAMPWE_01 = 4,
	SAMPWE_23 = 5,
	SAMPWE_0123 = 6,
};

enum a2xx_wb_bwend_opcode {
	BWEND2_DST_PWUS_SWC = 0,
	BWEND2_SWC_MINUS_DST = 1,
	BWEND2_MIN_DST_SWC = 2,
	BWEND2_MAX_DST_SWC = 3,
	BWEND2_DST_MINUS_SWC = 4,
	BWEND2_DST_PWUS_SWC_BIAS = 5,
};

enum a2xx_su_pewfcnt_sewect {
	PEWF_PAPC_PASX_WEQ = 0,
	PEWF_PAPC_PASX_FIWST_VECTOW = 2,
	PEWF_PAPC_PASX_SECOND_VECTOW = 3,
	PEWF_PAPC_PASX_FIWST_DEAD = 4,
	PEWF_PAPC_PASX_SECOND_DEAD = 5,
	PEWF_PAPC_PASX_VTX_KIWW_DISCAWD = 6,
	PEWF_PAPC_PASX_VTX_NAN_DISCAWD = 7,
	PEWF_PAPC_PA_INPUT_PWIM = 8,
	PEWF_PAPC_PA_INPUT_NUWW_PWIM = 9,
	PEWF_PAPC_PA_INPUT_EVENT_FWAG = 10,
	PEWF_PAPC_PA_INPUT_FIWST_PWIM_SWOT = 11,
	PEWF_PAPC_PA_INPUT_END_OF_PACKET = 12,
	PEWF_PAPC_CWPW_CUWW_PWIM = 13,
	PEWF_PAPC_CWPW_VV_CUWW_PWIM = 15,
	PEWF_PAPC_CWPW_VTX_KIWW_CUWW_PWIM = 17,
	PEWF_PAPC_CWPW_VTX_NAN_CUWW_PWIM = 18,
	PEWF_PAPC_CWPW_CUWW_TO_NUWW_PWIM = 19,
	PEWF_PAPC_CWPW_VV_CWIP_PWIM = 21,
	PEWF_PAPC_CWPW_POINT_CWIP_CANDIDATE = 23,
	PEWF_PAPC_CWPW_CWIP_PWANE_CNT_1 = 24,
	PEWF_PAPC_CWPW_CWIP_PWANE_CNT_2 = 25,
	PEWF_PAPC_CWPW_CWIP_PWANE_CNT_3 = 26,
	PEWF_PAPC_CWPW_CWIP_PWANE_CNT_4 = 27,
	PEWF_PAPC_CWPW_CWIP_PWANE_CNT_5 = 28,
	PEWF_PAPC_CWPW_CWIP_PWANE_CNT_6 = 29,
	PEWF_PAPC_CWPW_CWIP_PWANE_NEAW = 30,
	PEWF_PAPC_CWPW_CWIP_PWANE_FAW = 31,
	PEWF_PAPC_CWPW_CWIP_PWANE_WEFT = 32,
	PEWF_PAPC_CWPW_CWIP_PWANE_WIGHT = 33,
	PEWF_PAPC_CWPW_CWIP_PWANE_TOP = 34,
	PEWF_PAPC_CWPW_CWIP_PWANE_BOTTOM = 35,
	PEWF_PAPC_CWSM_NUWW_PWIM = 36,
	PEWF_PAPC_CWSM_TOTAWWY_VISIBWE_PWIM = 37,
	PEWF_PAPC_CWSM_CWIP_PWIM = 38,
	PEWF_PAPC_CWSM_CUWW_TO_NUWW_PWIM = 39,
	PEWF_PAPC_CWSM_OUT_PWIM_CNT_1 = 40,
	PEWF_PAPC_CWSM_OUT_PWIM_CNT_2 = 41,
	PEWF_PAPC_CWSM_OUT_PWIM_CNT_3 = 42,
	PEWF_PAPC_CWSM_OUT_PWIM_CNT_4 = 43,
	PEWF_PAPC_CWSM_OUT_PWIM_CNT_5 = 44,
	PEWF_PAPC_CWSM_OUT_PWIM_CNT_6_7 = 45,
	PEWF_PAPC_CWSM_NON_TWIVIAW_CUWW = 46,
	PEWF_PAPC_SU_INPUT_PWIM = 47,
	PEWF_PAPC_SU_INPUT_CWIP_PWIM = 48,
	PEWF_PAPC_SU_INPUT_NUWW_PWIM = 49,
	PEWF_PAPC_SU_ZEWO_AWEA_CUWW_PWIM = 50,
	PEWF_PAPC_SU_BACK_FACE_CUWW_PWIM = 51,
	PEWF_PAPC_SU_FWONT_FACE_CUWW_PWIM = 52,
	PEWF_PAPC_SU_POWYMODE_FACE_CUWW = 53,
	PEWF_PAPC_SU_POWYMODE_BACK_CUWW = 54,
	PEWF_PAPC_SU_POWYMODE_FWONT_CUWW = 55,
	PEWF_PAPC_SU_POWYMODE_INVAWID_FIWW = 56,
	PEWF_PAPC_SU_OUTPUT_PWIM = 57,
	PEWF_PAPC_SU_OUTPUT_CWIP_PWIM = 58,
	PEWF_PAPC_SU_OUTPUT_NUWW_PWIM = 59,
	PEWF_PAPC_SU_OUTPUT_EVENT_FWAG = 60,
	PEWF_PAPC_SU_OUTPUT_FIWST_PWIM_SWOT = 61,
	PEWF_PAPC_SU_OUTPUT_END_OF_PACKET = 62,
	PEWF_PAPC_SU_OUTPUT_POWYMODE_FACE = 63,
	PEWF_PAPC_SU_OUTPUT_POWYMODE_BACK = 64,
	PEWF_PAPC_SU_OUTPUT_POWYMODE_FWONT = 65,
	PEWF_PAPC_SU_OUT_CWIP_POWYMODE_FACE = 66,
	PEWF_PAPC_SU_OUT_CWIP_POWYMODE_BACK = 67,
	PEWF_PAPC_SU_OUT_CWIP_POWYMODE_FWONT = 68,
	PEWF_PAPC_PASX_WEQ_IDWE = 69,
	PEWF_PAPC_PASX_WEQ_BUSY = 70,
	PEWF_PAPC_PASX_WEQ_STAWWED = 71,
	PEWF_PAPC_PASX_WEC_IDWE = 72,
	PEWF_PAPC_PASX_WEC_BUSY = 73,
	PEWF_PAPC_PASX_WEC_STAWVED_SX = 74,
	PEWF_PAPC_PASX_WEC_STAWWED = 75,
	PEWF_PAPC_PASX_WEC_STAWWED_POS_MEM = 76,
	PEWF_PAPC_PASX_WEC_STAWWED_CCGSM_IN = 77,
	PEWF_PAPC_CCGSM_IDWE = 78,
	PEWF_PAPC_CCGSM_BUSY = 79,
	PEWF_PAPC_CCGSM_STAWWED = 80,
	PEWF_PAPC_CWPWIM_IDWE = 81,
	PEWF_PAPC_CWPWIM_BUSY = 82,
	PEWF_PAPC_CWPWIM_STAWWED = 83,
	PEWF_PAPC_CWPWIM_STAWVED_CCGSM = 84,
	PEWF_PAPC_CWIPSM_IDWE = 85,
	PEWF_PAPC_CWIPSM_BUSY = 86,
	PEWF_PAPC_CWIPSM_WAIT_CWIP_VEWT_ENGH = 87,
	PEWF_PAPC_CWIPSM_WAIT_HIGH_PWI_SEQ = 88,
	PEWF_PAPC_CWIPSM_WAIT_CWIPGA = 89,
	PEWF_PAPC_CWIPSM_WAIT_AVAIW_VTE_CWIP = 90,
	PEWF_PAPC_CWIPSM_WAIT_CWIP_OUTSM = 91,
	PEWF_PAPC_CWIPGA_IDWE = 92,
	PEWF_PAPC_CWIPGA_BUSY = 93,
	PEWF_PAPC_CWIPGA_STAWVED_VTE_CWIP = 94,
	PEWF_PAPC_CWIPGA_STAWWED = 95,
	PEWF_PAPC_CWIP_IDWE = 96,
	PEWF_PAPC_CWIP_BUSY = 97,
	PEWF_PAPC_SU_IDWE = 98,
	PEWF_PAPC_SU_BUSY = 99,
	PEWF_PAPC_SU_STAWVED_CWIP = 100,
	PEWF_PAPC_SU_STAWWED_SC = 101,
	PEWF_PAPC_SU_FACENESS_CUWW = 102,
};

enum a2xx_sc_pewfcnt_sewect {
	SC_SW_WINDOW_VAWID = 0,
	SC_CW_WINDOW_VAWID = 1,
	SC_QM_WINDOW_VAWID = 2,
	SC_FW_WINDOW_VAWID = 3,
	SC_EZ_WINDOW_VAWID = 4,
	SC_IT_WINDOW_VAWID = 5,
	SC_STAWVED_BY_PA = 6,
	SC_STAWWED_BY_WB_TIWE = 7,
	SC_STAWWED_BY_WB_SAMP = 8,
	SC_STAWVED_BY_WB_EZ = 9,
	SC_STAWWED_BY_SAMPWE_FF = 10,
	SC_STAWWED_BY_SQ = 11,
	SC_STAWWED_BY_SP = 12,
	SC_TOTAW_NO_PWIMS = 13,
	SC_NON_EMPTY_PWIMS = 14,
	SC_NO_TIWES_PASSING_QM = 15,
	SC_NO_PIXEWS_PWE_EZ = 16,
	SC_NO_PIXEWS_POST_EZ = 17,
};

enum a2xx_vgt_pewfcount_sewect {
	VGT_SQ_EVENT_WINDOW_ACTIVE = 0,
	VGT_SQ_SEND = 1,
	VGT_SQ_STAWWED = 2,
	VGT_SQ_STAWVED_BUSY = 3,
	VGT_SQ_STAWVED_IDWE = 4,
	VGT_SQ_STATIC = 5,
	VGT_PA_EVENT_WINDOW_ACTIVE = 6,
	VGT_PA_CWIP_V_SEND = 7,
	VGT_PA_CWIP_V_STAWWED = 8,
	VGT_PA_CWIP_V_STAWVED_BUSY = 9,
	VGT_PA_CWIP_V_STAWVED_IDWE = 10,
	VGT_PA_CWIP_V_STATIC = 11,
	VGT_PA_CWIP_P_SEND = 12,
	VGT_PA_CWIP_P_STAWWED = 13,
	VGT_PA_CWIP_P_STAWVED_BUSY = 14,
	VGT_PA_CWIP_P_STAWVED_IDWE = 15,
	VGT_PA_CWIP_P_STATIC = 16,
	VGT_PA_CWIP_S_SEND = 17,
	VGT_PA_CWIP_S_STAWWED = 18,
	VGT_PA_CWIP_S_STAWVED_BUSY = 19,
	VGT_PA_CWIP_S_STAWVED_IDWE = 20,
	VGT_PA_CWIP_S_STATIC = 21,
	WBIU_FIFOS_EVENT_WINDOW_ACTIVE = 22,
	WBIU_IMMED_DATA_FIFO_STAWVED = 23,
	WBIU_IMMED_DATA_FIFO_STAWWED = 24,
	WBIU_DMA_WEQUEST_FIFO_STAWVED = 25,
	WBIU_DMA_WEQUEST_FIFO_STAWWED = 26,
	WBIU_DWAW_INITIATOW_FIFO_STAWVED = 27,
	WBIU_DWAW_INITIATOW_FIFO_STAWWED = 28,
	BIN_PWIM_NEAW_CUWW = 29,
	BIN_PWIM_ZEWO_CUWW = 30,
	BIN_PWIM_FAW_CUWW = 31,
	BIN_PWIM_BIN_CUWW = 32,
	BIN_PWIM_FACE_CUWW = 33,
	SPAWE34 = 34,
	SPAWE35 = 35,
	SPAWE36 = 36,
	SPAWE37 = 37,
	SPAWE38 = 38,
	SPAWE39 = 39,
	TE_SU_IN_VAWID = 40,
	TE_SU_IN_WEAD = 41,
	TE_SU_IN_PWIM = 42,
	TE_SU_IN_EOP = 43,
	TE_SU_IN_NUWW_PWIM = 44,
	TE_WK_IN_VAWID = 45,
	TE_WK_IN_WEAD = 46,
	TE_OUT_PWIM_VAWID = 47,
	TE_OUT_PWIM_WEAD = 48,
};

enum a2xx_tcw_pewfcount_sewect {
	DGMMPD_IPMUX0_STAWW = 0,
	DGMMPD_IPMUX_AWW_STAWW = 4,
	OPMUX0_W2_WWITES = 5,
};

enum a2xx_tp_pewfcount_sewect {
	POINT_QUADS = 0,
	BIWIN_QUADS = 1,
	ANISO_QUADS = 2,
	MIP_QUADS = 3,
	VOW_QUADS = 4,
	MIP_VOW_QUADS = 5,
	MIP_ANISO_QUADS = 6,
	VOW_ANISO_QUADS = 7,
	ANISO_2_1_QUADS = 8,
	ANISO_4_1_QUADS = 9,
	ANISO_6_1_QUADS = 10,
	ANISO_8_1_QUADS = 11,
	ANISO_10_1_QUADS = 12,
	ANISO_12_1_QUADS = 13,
	ANISO_14_1_QUADS = 14,
	ANISO_16_1_QUADS = 15,
	MIP_VOW_ANISO_QUADS = 16,
	AWIGN_2_QUADS = 17,
	AWIGN_4_QUADS = 18,
	PIX_0_QUAD = 19,
	PIX_1_QUAD = 20,
	PIX_2_QUAD = 21,
	PIX_3_QUAD = 22,
	PIX_4_QUAD = 23,
	TP_MIPMAP_WOD0 = 24,
	TP_MIPMAP_WOD1 = 25,
	TP_MIPMAP_WOD2 = 26,
	TP_MIPMAP_WOD3 = 27,
	TP_MIPMAP_WOD4 = 28,
	TP_MIPMAP_WOD5 = 29,
	TP_MIPMAP_WOD6 = 30,
	TP_MIPMAP_WOD7 = 31,
	TP_MIPMAP_WOD8 = 32,
	TP_MIPMAP_WOD9 = 33,
	TP_MIPMAP_WOD10 = 34,
	TP_MIPMAP_WOD11 = 35,
	TP_MIPMAP_WOD12 = 36,
	TP_MIPMAP_WOD13 = 37,
	TP_MIPMAP_WOD14 = 38,
};

enum a2xx_tcm_pewfcount_sewect {
	QUAD0_WD_WAT_FIFO_EMPTY = 0,
	QUAD0_WD_WAT_FIFO_4TH_FUWW = 3,
	QUAD0_WD_WAT_FIFO_HAWF_FUWW = 4,
	QUAD0_WD_WAT_FIFO_FUWW = 5,
	QUAD0_WD_WAT_FIFO_WT_4TH_FUWW = 6,
	WEAD_STAWVED_QUAD0 = 28,
	WEAD_STAWVED = 32,
	WEAD_STAWWED_QUAD0 = 33,
	WEAD_STAWWED = 37,
	VAWID_WEAD_QUAD0 = 38,
	TC_TP_STAWVED_QUAD0 = 42,
	TC_TP_STAWVED = 46,
};

enum a2xx_tcf_pewfcount_sewect {
	VAWID_CYCWES = 0,
	SINGWE_PHASES = 1,
	ANISO_PHASES = 2,
	MIP_PHASES = 3,
	VOW_PHASES = 4,
	MIP_VOW_PHASES = 5,
	MIP_ANISO_PHASES = 6,
	VOW_ANISO_PHASES = 7,
	ANISO_2_1_PHASES = 8,
	ANISO_4_1_PHASES = 9,
	ANISO_6_1_PHASES = 10,
	ANISO_8_1_PHASES = 11,
	ANISO_10_1_PHASES = 12,
	ANISO_12_1_PHASES = 13,
	ANISO_14_1_PHASES = 14,
	ANISO_16_1_PHASES = 15,
	MIP_VOW_ANISO_PHASES = 16,
	AWIGN_2_PHASES = 17,
	AWIGN_4_PHASES = 18,
	TPC_BUSY = 19,
	TPC_STAWWED = 20,
	TPC_STAWVED = 21,
	TPC_WOWKING = 22,
	TPC_WAWKEW_BUSY = 23,
	TPC_WAWKEW_STAWWED = 24,
	TPC_WAWKEW_WOWKING = 25,
	TPC_AWIGNEW_BUSY = 26,
	TPC_AWIGNEW_STAWWED = 27,
	TPC_AWIGNEW_STAWWED_BY_BWEND = 28,
	TPC_AWIGNEW_STAWWED_BY_CACHE = 29,
	TPC_AWIGNEW_WOWKING = 30,
	TPC_BWEND_BUSY = 31,
	TPC_BWEND_SYNC = 32,
	TPC_BWEND_STAWVED = 33,
	TPC_BWEND_WOWKING = 34,
	OPCODE_0x00 = 35,
	OPCODE_0x01 = 36,
	OPCODE_0x04 = 37,
	OPCODE_0x10 = 38,
	OPCODE_0x11 = 39,
	OPCODE_0x12 = 40,
	OPCODE_0x13 = 41,
	OPCODE_0x18 = 42,
	OPCODE_0x19 = 43,
	OPCODE_0x1A = 44,
	OPCODE_OTHEW = 45,
	IN_FIFO_0_EMPTY = 56,
	IN_FIFO_0_WT_HAWF_FUWW = 57,
	IN_FIFO_0_HAWF_FUWW = 58,
	IN_FIFO_0_FUWW = 59,
	IN_FIFO_TPC_EMPTY = 72,
	IN_FIFO_TPC_WT_HAWF_FUWW = 73,
	IN_FIFO_TPC_HAWF_FUWW = 74,
	IN_FIFO_TPC_FUWW = 75,
	TPC_TC_XFC = 76,
	TPC_TC_STATE = 77,
	TC_STAWW = 78,
	QUAD0_TAPS = 79,
	QUADS = 83,
	TCA_SYNC_STAWW = 84,
	TAG_STAWW = 85,
	TCB_SYNC_STAWW = 88,
	TCA_VAWID = 89,
	PWOBES_VAWID = 90,
	MISS_STAWW = 91,
	FETCH_FIFO_STAWW = 92,
	TCO_STAWW = 93,
	ANY_STAWW = 94,
	TAG_MISSES = 95,
	TAG_HITS = 96,
	SUB_TAG_MISSES = 97,
	SET0_INVAWIDATES = 98,
	SET1_INVAWIDATES = 99,
	SET2_INVAWIDATES = 100,
	SET3_INVAWIDATES = 101,
	SET0_TAG_MISSES = 102,
	SET1_TAG_MISSES = 103,
	SET2_TAG_MISSES = 104,
	SET3_TAG_MISSES = 105,
	SET0_TAG_HITS = 106,
	SET1_TAG_HITS = 107,
	SET2_TAG_HITS = 108,
	SET3_TAG_HITS = 109,
	SET0_SUB_TAG_MISSES = 110,
	SET1_SUB_TAG_MISSES = 111,
	SET2_SUB_TAG_MISSES = 112,
	SET3_SUB_TAG_MISSES = 113,
	SET0_EVICT1 = 114,
	SET0_EVICT2 = 115,
	SET0_EVICT3 = 116,
	SET0_EVICT4 = 117,
	SET0_EVICT5 = 118,
	SET0_EVICT6 = 119,
	SET0_EVICT7 = 120,
	SET0_EVICT8 = 121,
	SET1_EVICT1 = 130,
	SET1_EVICT2 = 131,
	SET1_EVICT3 = 132,
	SET1_EVICT4 = 133,
	SET1_EVICT5 = 134,
	SET1_EVICT6 = 135,
	SET1_EVICT7 = 136,
	SET1_EVICT8 = 137,
	SET2_EVICT1 = 146,
	SET2_EVICT2 = 147,
	SET2_EVICT3 = 148,
	SET2_EVICT4 = 149,
	SET2_EVICT5 = 150,
	SET2_EVICT6 = 151,
	SET2_EVICT7 = 152,
	SET2_EVICT8 = 153,
	SET3_EVICT1 = 162,
	SET3_EVICT2 = 163,
	SET3_EVICT3 = 164,
	SET3_EVICT4 = 165,
	SET3_EVICT5 = 166,
	SET3_EVICT6 = 167,
	SET3_EVICT7 = 168,
	SET3_EVICT8 = 169,
	FF_EMPTY = 178,
	FF_WT_HAWF_FUWW = 179,
	FF_HAWF_FUWW = 180,
	FF_FUWW = 181,
	FF_XFC = 182,
	FF_STAWWED = 183,
	FG_MASKS = 184,
	FG_WEFT_MASKS = 185,
	FG_WEFT_MASK_STAWWED = 186,
	FG_WEFT_NOT_DONE_STAWW = 187,
	FG_WEFT_FG_STAWW = 188,
	FG_WEFT_SECTOWS = 189,
	FG0_WEQUESTS = 195,
	FG0_STAWWED = 196,
	MEM_WEQ512 = 199,
	MEM_WEQ_SENT = 200,
	MEM_WOCAW_WEAD_WEQ = 202,
	TC0_MH_STAWWED = 203,
};

enum a2xx_sq_pewfcnt_sewect {
	SQ_PIXEW_VECTOWS_SUB = 0,
	SQ_VEWTEX_VECTOWS_SUB = 1,
	SQ_AWU0_ACTIVE_VTX_SIMD0 = 2,
	SQ_AWU1_ACTIVE_VTX_SIMD0 = 3,
	SQ_AWU0_ACTIVE_PIX_SIMD0 = 4,
	SQ_AWU1_ACTIVE_PIX_SIMD0 = 5,
	SQ_AWU0_ACTIVE_VTX_SIMD1 = 6,
	SQ_AWU1_ACTIVE_VTX_SIMD1 = 7,
	SQ_AWU0_ACTIVE_PIX_SIMD1 = 8,
	SQ_AWU1_ACTIVE_PIX_SIMD1 = 9,
	SQ_EXPOWT_CYCWES = 10,
	SQ_AWU_CST_WWITTEN = 11,
	SQ_TEX_CST_WWITTEN = 12,
	SQ_AWU_CST_STAWW = 13,
	SQ_AWU_TEX_STAWW = 14,
	SQ_INST_WWITTEN = 15,
	SQ_BOOWEAN_WWITTEN = 16,
	SQ_WOOPS_WWITTEN = 17,
	SQ_PIXEW_SWAP_IN = 18,
	SQ_PIXEW_SWAP_OUT = 19,
	SQ_VEWTEX_SWAP_IN = 20,
	SQ_VEWTEX_SWAP_OUT = 21,
	SQ_AWU_VTX_INST_ISSUED = 22,
	SQ_TEX_VTX_INST_ISSUED = 23,
	SQ_VC_VTX_INST_ISSUED = 24,
	SQ_CF_VTX_INST_ISSUED = 25,
	SQ_AWU_PIX_INST_ISSUED = 26,
	SQ_TEX_PIX_INST_ISSUED = 27,
	SQ_VC_PIX_INST_ISSUED = 28,
	SQ_CF_PIX_INST_ISSUED = 29,
	SQ_AWU0_FIFO_EMPTY_SIMD0 = 30,
	SQ_AWU1_FIFO_EMPTY_SIMD0 = 31,
	SQ_AWU0_FIFO_EMPTY_SIMD1 = 32,
	SQ_AWU1_FIFO_EMPTY_SIMD1 = 33,
	SQ_AWU_NOPS = 34,
	SQ_PWED_SKIP = 35,
	SQ_SYNC_AWU_STAWW_SIMD0_VTX = 36,
	SQ_SYNC_AWU_STAWW_SIMD1_VTX = 37,
	SQ_SYNC_TEX_STAWW_VTX = 38,
	SQ_SYNC_VC_STAWW_VTX = 39,
	SQ_CONSTANTS_USED_SIMD0 = 40,
	SQ_CONSTANTS_SENT_SP_SIMD0 = 41,
	SQ_GPW_STAWW_VTX = 42,
	SQ_GPW_STAWW_PIX = 43,
	SQ_VTX_WS_STAWW = 44,
	SQ_PIX_WS_STAWW = 45,
	SQ_SX_PC_FUWW = 46,
	SQ_SX_EXP_BUFF_FUWW = 47,
	SQ_SX_POS_BUFF_FUWW = 48,
	SQ_INTEWP_QUADS = 49,
	SQ_INTEWP_ACTIVE = 50,
	SQ_IN_PIXEW_STAWW = 51,
	SQ_IN_VTX_STAWW = 52,
	SQ_VTX_CNT = 53,
	SQ_VTX_VECTOW2 = 54,
	SQ_VTX_VECTOW3 = 55,
	SQ_VTX_VECTOW4 = 56,
	SQ_PIXEW_VECTOW1 = 57,
	SQ_PIXEW_VECTOW23 = 58,
	SQ_PIXEW_VECTOW4 = 59,
	SQ_CONSTANTS_USED_SIMD1 = 60,
	SQ_CONSTANTS_SENT_SP_SIMD1 = 61,
	SQ_SX_MEM_EXP_FUWW = 62,
	SQ_AWU0_ACTIVE_VTX_SIMD2 = 63,
	SQ_AWU1_ACTIVE_VTX_SIMD2 = 64,
	SQ_AWU0_ACTIVE_PIX_SIMD2 = 65,
	SQ_AWU1_ACTIVE_PIX_SIMD2 = 66,
	SQ_AWU0_ACTIVE_VTX_SIMD3 = 67,
	SQ_PEWFCOUNT_VTX_QUAW_TP_DONE = 68,
	SQ_AWU0_ACTIVE_PIX_SIMD3 = 69,
	SQ_PEWFCOUNT_PIX_QUAW_TP_DONE = 70,
	SQ_AWU0_FIFO_EMPTY_SIMD2 = 71,
	SQ_AWU1_FIFO_EMPTY_SIMD2 = 72,
	SQ_AWU0_FIFO_EMPTY_SIMD3 = 73,
	SQ_AWU1_FIFO_EMPTY_SIMD3 = 74,
	SQ_SYNC_AWU_STAWW_SIMD2_VTX = 75,
	SQ_PEWFCOUNT_VTX_POP_THWEAD = 76,
	SQ_SYNC_AWU_STAWW_SIMD0_PIX = 77,
	SQ_SYNC_AWU_STAWW_SIMD1_PIX = 78,
	SQ_SYNC_AWU_STAWW_SIMD2_PIX = 79,
	SQ_PEWFCOUNT_PIX_POP_THWEAD = 80,
	SQ_SYNC_TEX_STAWW_PIX = 81,
	SQ_SYNC_VC_STAWW_PIX = 82,
	SQ_CONSTANTS_USED_SIMD2 = 83,
	SQ_CONSTANTS_SENT_SP_SIMD2 = 84,
	SQ_PEWFCOUNT_VTX_DEAWWOC_ACK = 85,
	SQ_PEWFCOUNT_PIX_DEAWWOC_ACK = 86,
	SQ_AWU0_FIFO_FUWW_SIMD0 = 87,
	SQ_AWU1_FIFO_FUWW_SIMD0 = 88,
	SQ_AWU0_FIFO_FUWW_SIMD1 = 89,
	SQ_AWU1_FIFO_FUWW_SIMD1 = 90,
	SQ_AWU0_FIFO_FUWW_SIMD2 = 91,
	SQ_AWU1_FIFO_FUWW_SIMD2 = 92,
	SQ_AWU0_FIFO_FUWW_SIMD3 = 93,
	SQ_AWU1_FIFO_FUWW_SIMD3 = 94,
	VC_PEWF_STATIC = 95,
	VC_PEWF_STAWWED = 96,
	VC_PEWF_STAWVED = 97,
	VC_PEWF_SEND = 98,
	VC_PEWF_ACTUAW_STAWVED = 99,
	PIXEW_THWEAD_0_ACTIVE = 100,
	VEWTEX_THWEAD_0_ACTIVE = 101,
	PIXEW_THWEAD_0_NUMBEW = 102,
	VEWTEX_THWEAD_0_NUMBEW = 103,
	VEWTEX_EVENT_NUMBEW = 104,
	PIXEW_EVENT_NUMBEW = 105,
	PTWBUFF_EF_PUSH = 106,
	PTWBUFF_EF_POP_EVENT = 107,
	PTWBUFF_EF_POP_NEW_VTX = 108,
	PTWBUFF_EF_POP_DEAWWOC = 109,
	PTWBUFF_EF_POP_PVECTOW = 110,
	PTWBUFF_EF_POP_PVECTOW_X = 111,
	PTWBUFF_EF_POP_PVECTOW_VNZ = 112,
	PTWBUFF_PB_DEAWWOC = 113,
	PTWBUFF_PI_STATE_PPB_POP = 114,
	PTWBUFF_PI_WTW = 115,
	PTWBUFF_PI_WEAD_EN = 116,
	PTWBUFF_PI_BUFF_SWAP = 117,
	PTWBUFF_SQ_FWEE_BUFF = 118,
	PTWBUFF_SQ_DEC = 119,
	PTWBUFF_SC_VAWID_CNTW_EVENT = 120,
	PTWBUFF_SC_VAWID_IJ_XFEW = 121,
	PTWBUFF_SC_NEW_VECTOW_1_Q = 122,
	PTWBUFF_QUAW_NEW_VECTOW = 123,
	PTWBUFF_QUAW_EVENT = 124,
	PTWBUFF_END_BUFFEW = 125,
	PTWBUFF_FIWW_QUAD = 126,
	VEWTS_WWITTEN_SPI = 127,
	TP_FETCH_INSTW_EXEC = 128,
	TP_FETCH_INSTW_WEQ = 129,
	TP_DATA_WETUWN = 130,
	SPI_WWITE_CYCWES_SP = 131,
	SPI_WWITES_SP = 132,
	SP_AWU_INSTW_EXEC = 133,
	SP_CONST_ADDW_TO_SQ = 134,
	SP_PWED_KIWWS_TO_SQ = 135,
	SP_EXPOWT_CYCWES_TO_SX = 136,
	SP_EXPOWTS_TO_SX = 137,
	SQ_CYCWES_EWAPSED = 138,
	SQ_TCFS_OPT_AWWOC_EXEC = 139,
	SQ_TCFS_NO_OPT_AWWOC = 140,
	SQ_AWU0_NO_OPT_AWWOC = 141,
	SQ_AWU1_NO_OPT_AWWOC = 142,
	SQ_TCFS_AWB_XFC_CNT = 143,
	SQ_AWU0_AWB_XFC_CNT = 144,
	SQ_AWU1_AWB_XFC_CNT = 145,
	SQ_TCFS_CFS_UPDATE_CNT = 146,
	SQ_AWU0_CFS_UPDATE_CNT = 147,
	SQ_AWU1_CFS_UPDATE_CNT = 148,
	SQ_VTX_PUSH_THWEAD_CNT = 149,
	SQ_VTX_POP_THWEAD_CNT = 150,
	SQ_PIX_PUSH_THWEAD_CNT = 151,
	SQ_PIX_POP_THWEAD_CNT = 152,
	SQ_PIX_TOTAW = 153,
	SQ_PIX_KIWWED = 154,
};

enum a2xx_sx_pewfcnt_sewect {
	SX_EXPOWT_VECTOWS = 0,
	SX_DUMMY_QUADS = 1,
	SX_AWPHA_FAIW = 2,
	SX_WB_QUAD_BUSY = 3,
	SX_WB_COWOW_BUSY = 4,
	SX_WB_QUAD_STAWW = 5,
	SX_WB_COWOW_STAWW = 6,
};

enum a2xx_wbbm_pewfcount1_sew {
	WBBM1_COUNT = 0,
	WBBM1_NWT_BUSY = 1,
	WBBM1_WB_BUSY = 2,
	WBBM1_SQ_CNTX0_BUSY = 3,
	WBBM1_SQ_CNTX17_BUSY = 4,
	WBBM1_VGT_BUSY = 5,
	WBBM1_VGT_NODMA_BUSY = 6,
	WBBM1_PA_BUSY = 7,
	WBBM1_SC_CNTX_BUSY = 8,
	WBBM1_TPC_BUSY = 9,
	WBBM1_TC_BUSY = 10,
	WBBM1_SX_BUSY = 11,
	WBBM1_CP_COHEW_BUSY = 12,
	WBBM1_CP_NWT_BUSY = 13,
	WBBM1_GFX_IDWE_STAWW = 14,
	WBBM1_INTEWWUPT = 15,
};

enum a2xx_cp_pewfcount_sew {
	AWWAYS_COUNT = 0,
	TWANS_FIFO_FUWW = 1,
	TWANS_FIFO_AF = 2,
	WCIU_PFPTWANS_WAIT = 3,
	WCIU_NWTTWANS_WAIT = 6,
	CSF_NWT_WEAD_WAIT = 8,
	CSF_I1_FIFO_FUWW = 9,
	CSF_I2_FIFO_FUWW = 10,
	CSF_ST_FIFO_FUWW = 11,
	CSF_WING_WOQ_FUWW = 13,
	CSF_I1_WOQ_FUWW = 14,
	CSF_I2_WOQ_FUWW = 15,
	CSF_ST_WOQ_FUWW = 16,
	MIU_TAG_MEM_FUWW = 18,
	MIU_WWITECWEAN = 19,
	MIU_NWT_WWITE_STAWWED = 22,
	MIU_NWT_WEAD_STAWWED = 23,
	ME_WWITE_CONFIWM_FIFO_FUWW = 24,
	ME_VS_DEAWWOC_FIFO_FUWW = 25,
	ME_PS_DEAWWOC_FIFO_FUWW = 26,
	ME_WEGS_VS_EVENT_FIFO_FUWW = 27,
	ME_WEGS_PS_EVENT_FIFO_FUWW = 28,
	ME_WEGS_CF_EVENT_FIFO_FUWW = 29,
	ME_MICWO_WB_STAWVED = 30,
	ME_MICWO_I1_STAWVED = 31,
	ME_MICWO_I2_STAWVED = 32,
	ME_MICWO_ST_STAWVED = 33,
	WCIU_WBBM_DWOWD_SENT = 40,
	ME_BUSY_CWOCKS = 41,
	ME_WAIT_CONTEXT_AVAIW = 42,
	PFP_TYPE0_PACKET = 43,
	PFP_TYPE3_PACKET = 44,
	CSF_WB_WPTW_NEQ_WPTW = 45,
	CSF_I1_SIZE_NEQ_ZEWO = 46,
	CSF_I2_SIZE_NEQ_ZEWO = 47,
	CSF_WBI1I2_FETCHING = 48,
};

enum a2xx_wb_pewfcnt_sewect {
	WBPEWF_CNTX_BUSY = 0,
	WBPEWF_CNTX_BUSY_MAX = 1,
	WBPEWF_SX_QUAD_STAWVED = 2,
	WBPEWF_SX_QUAD_STAWVED_MAX = 3,
	WBPEWF_GA_GC_CH0_SYS_WEQ = 4,
	WBPEWF_GA_GC_CH0_SYS_WEQ_MAX = 5,
	WBPEWF_GA_GC_CH1_SYS_WEQ = 6,
	WBPEWF_GA_GC_CH1_SYS_WEQ_MAX = 7,
	WBPEWF_MH_STAWVED = 8,
	WBPEWF_MH_STAWVED_MAX = 9,
	WBPEWF_AZ_BC_COWOW_BUSY = 10,
	WBPEWF_AZ_BC_COWOW_BUSY_MAX = 11,
	WBPEWF_AZ_BC_Z_BUSY = 12,
	WBPEWF_AZ_BC_Z_BUSY_MAX = 13,
	WBPEWF_WB_SC_TIWE_WTW_N = 14,
	WBPEWF_WB_SC_TIWE_WTW_N_MAX = 15,
	WBPEWF_WB_SC_SAMP_WTW_N = 16,
	WBPEWF_WB_SC_SAMP_WTW_N_MAX = 17,
	WBPEWF_WB_SX_QUAD_WTW_N = 18,
	WBPEWF_WB_SX_QUAD_WTW_N_MAX = 19,
	WBPEWF_WB_SX_COWOW_WTW_N = 20,
	WBPEWF_WB_SX_COWOW_WTW_N_MAX = 21,
	WBPEWF_WB_SC_SAMP_WZ_BUSY = 22,
	WBPEWF_WB_SC_SAMP_WZ_BUSY_MAX = 23,
	WBPEWF_ZXP_STAWW = 24,
	WBPEWF_ZXP_STAWW_MAX = 25,
	WBPEWF_EVENT_PENDING = 26,
	WBPEWF_EVENT_PENDING_MAX = 27,
	WBPEWF_WB_MH_VAWID = 28,
	WBPEWF_WB_MH_VAWID_MAX = 29,
	WBPEWF_SX_WB_QUAD_SEND = 30,
	WBPEWF_SX_WB_COWOW_SEND = 31,
	WBPEWF_SC_WB_TIWE_SEND = 32,
	WBPEWF_SC_WB_SAMPWE_SEND = 33,
	WBPEWF_SX_WB_MEM_EXPOWT = 34,
	WBPEWF_SX_WB_QUAD_EVENT = 35,
	WBPEWF_SC_WB_TIWE_EVENT_FIWTEWED = 36,
	WBPEWF_SC_WB_TIWE_EVENT_AWW = 37,
	WBPEWF_WB_SC_EZ_SEND = 38,
	WBPEWF_WB_SX_INDEX_SEND = 39,
	WBPEWF_GMEM_INTFO_WD = 40,
	WBPEWF_GMEM_INTF1_WD = 41,
	WBPEWF_GMEM_INTFO_WW = 42,
	WBPEWF_GMEM_INTF1_WW = 43,
	WBPEWF_WB_CP_CONTEXT_DONE = 44,
	WBPEWF_WB_CP_CACHE_FWUSH = 45,
	WBPEWF_ZPASS_DONE = 46,
	WBPEWF_ZCMD_VAWID = 47,
	WBPEWF_CCMD_VAWID = 48,
	WBPEWF_ACCUM_GWANT = 49,
	WBPEWF_ACCUM_C0_GWANT = 50,
	WBPEWF_ACCUM_C1_GWANT = 51,
	WBPEWF_ACCUM_FUWW_BE_WW = 52,
	WBPEWF_ACCUM_WEQUEST_NO_GWANT = 53,
	WBPEWF_ACCUM_TIMEOUT_PUWSE = 54,
	WBPEWF_ACCUM_WIN_TIMEOUT_PUWSE = 55,
	WBPEWF_ACCUM_CAM_HIT_FWUSHING = 56,
};

enum a2xx_mh_pewfcnt_sewect {
	CP_W0_WEQUESTS = 0,
	CP_W1_WEQUESTS = 1,
	CP_W2_WEQUESTS = 2,
	CP_W3_WEQUESTS = 3,
	CP_W4_WEQUESTS = 4,
	CP_TOTAW_WEAD_WEQUESTS = 5,
	CP_TOTAW_WWITE_WEQUESTS = 6,
	CP_TOTAW_WEQUESTS = 7,
	CP_DATA_BYTES_WWITTEN = 8,
	CP_WWITE_CWEAN_WESPONSES = 9,
	CP_W0_WEAD_BUWSTS_WECEIVED = 10,
	CP_W1_WEAD_BUWSTS_WECEIVED = 11,
	CP_W2_WEAD_BUWSTS_WECEIVED = 12,
	CP_W3_WEAD_BUWSTS_WECEIVED = 13,
	CP_W4_WEAD_BUWSTS_WECEIVED = 14,
	CP_TOTAW_WEAD_BUWSTS_WECEIVED = 15,
	CP_W0_DATA_BEATS_WEAD = 16,
	CP_W1_DATA_BEATS_WEAD = 17,
	CP_W2_DATA_BEATS_WEAD = 18,
	CP_W3_DATA_BEATS_WEAD = 19,
	CP_W4_DATA_BEATS_WEAD = 20,
	CP_TOTAW_DATA_BEATS_WEAD = 21,
	VGT_W0_WEQUESTS = 22,
	VGT_W1_WEQUESTS = 23,
	VGT_TOTAW_WEQUESTS = 24,
	VGT_W0_WEAD_BUWSTS_WECEIVED = 25,
	VGT_W1_WEAD_BUWSTS_WECEIVED = 26,
	VGT_TOTAW_WEAD_BUWSTS_WECEIVED = 27,
	VGT_W0_DATA_BEATS_WEAD = 28,
	VGT_W1_DATA_BEATS_WEAD = 29,
	VGT_TOTAW_DATA_BEATS_WEAD = 30,
	TC_TOTAW_WEQUESTS = 31,
	TC_WOQ_WEQUESTS = 32,
	TC_INFO_SENT = 33,
	TC_WEAD_BUWSTS_WECEIVED = 34,
	TC_DATA_BEATS_WEAD = 35,
	TCD_BUWSTS_WEAD = 36,
	WB_WEQUESTS = 37,
	WB_DATA_BYTES_WWITTEN = 38,
	WB_WWITE_CWEAN_WESPONSES = 39,
	AXI_WEAD_WEQUESTS_ID_0 = 40,
	AXI_WEAD_WEQUESTS_ID_1 = 41,
	AXI_WEAD_WEQUESTS_ID_2 = 42,
	AXI_WEAD_WEQUESTS_ID_3 = 43,
	AXI_WEAD_WEQUESTS_ID_4 = 44,
	AXI_WEAD_WEQUESTS_ID_5 = 45,
	AXI_WEAD_WEQUESTS_ID_6 = 46,
	AXI_WEAD_WEQUESTS_ID_7 = 47,
	AXI_TOTAW_WEAD_WEQUESTS = 48,
	AXI_WWITE_WEQUESTS_ID_0 = 49,
	AXI_WWITE_WEQUESTS_ID_1 = 50,
	AXI_WWITE_WEQUESTS_ID_2 = 51,
	AXI_WWITE_WEQUESTS_ID_3 = 52,
	AXI_WWITE_WEQUESTS_ID_4 = 53,
	AXI_WWITE_WEQUESTS_ID_5 = 54,
	AXI_WWITE_WEQUESTS_ID_6 = 55,
	AXI_WWITE_WEQUESTS_ID_7 = 56,
	AXI_TOTAW_WWITE_WEQUESTS = 57,
	AXI_TOTAW_WEQUESTS_ID_0 = 58,
	AXI_TOTAW_WEQUESTS_ID_1 = 59,
	AXI_TOTAW_WEQUESTS_ID_2 = 60,
	AXI_TOTAW_WEQUESTS_ID_3 = 61,
	AXI_TOTAW_WEQUESTS_ID_4 = 62,
	AXI_TOTAW_WEQUESTS_ID_5 = 63,
	AXI_TOTAW_WEQUESTS_ID_6 = 64,
	AXI_TOTAW_WEQUESTS_ID_7 = 65,
	AXI_TOTAW_WEQUESTS = 66,
	AXI_WEAD_CHANNEW_BUWSTS_ID_0 = 67,
	AXI_WEAD_CHANNEW_BUWSTS_ID_1 = 68,
	AXI_WEAD_CHANNEW_BUWSTS_ID_2 = 69,
	AXI_WEAD_CHANNEW_BUWSTS_ID_3 = 70,
	AXI_WEAD_CHANNEW_BUWSTS_ID_4 = 71,
	AXI_WEAD_CHANNEW_BUWSTS_ID_5 = 72,
	AXI_WEAD_CHANNEW_BUWSTS_ID_6 = 73,
	AXI_WEAD_CHANNEW_BUWSTS_ID_7 = 74,
	AXI_WEAD_CHANNEW_TOTAW_BUWSTS = 75,
	AXI_WEAD_CHANNEW_DATA_BEATS_WEAD_ID_0 = 76,
	AXI_WEAD_CHANNEW_DATA_BEATS_WEAD_ID_1 = 77,
	AXI_WEAD_CHANNEW_DATA_BEATS_WEAD_ID_2 = 78,
	AXI_WEAD_CHANNEW_DATA_BEATS_WEAD_ID_3 = 79,
	AXI_WEAD_CHANNEW_DATA_BEATS_WEAD_ID_4 = 80,
	AXI_WEAD_CHANNEW_DATA_BEATS_WEAD_ID_5 = 81,
	AXI_WEAD_CHANNEW_DATA_BEATS_WEAD_ID_6 = 82,
	AXI_WEAD_CHANNEW_DATA_BEATS_WEAD_ID_7 = 83,
	AXI_WEAD_CHANNEW_TOTAW_DATA_BEATS_WEAD = 84,
	AXI_WWITE_CHANNEW_BUWSTS_ID_0 = 85,
	AXI_WWITE_CHANNEW_BUWSTS_ID_1 = 86,
	AXI_WWITE_CHANNEW_BUWSTS_ID_2 = 87,
	AXI_WWITE_CHANNEW_BUWSTS_ID_3 = 88,
	AXI_WWITE_CHANNEW_BUWSTS_ID_4 = 89,
	AXI_WWITE_CHANNEW_BUWSTS_ID_5 = 90,
	AXI_WWITE_CHANNEW_BUWSTS_ID_6 = 91,
	AXI_WWITE_CHANNEW_BUWSTS_ID_7 = 92,
	AXI_WWITE_CHANNEW_TOTAW_BUWSTS = 93,
	AXI_WWITE_CHANNEW_DATA_BYTES_WWITTEN_ID_0 = 94,
	AXI_WWITE_CHANNEW_DATA_BYTES_WWITTEN_ID_1 = 95,
	AXI_WWITE_CHANNEW_DATA_BYTES_WWITTEN_ID_2 = 96,
	AXI_WWITE_CHANNEW_DATA_BYTES_WWITTEN_ID_3 = 97,
	AXI_WWITE_CHANNEW_DATA_BYTES_WWITTEN_ID_4 = 98,
	AXI_WWITE_CHANNEW_DATA_BYTES_WWITTEN_ID_5 = 99,
	AXI_WWITE_CHANNEW_DATA_BYTES_WWITTEN_ID_6 = 100,
	AXI_WWITE_CHANNEW_DATA_BYTES_WWITTEN_ID_7 = 101,
	AXI_WWITE_CHANNEW_TOTAW_DATA_BYTES_WWITTEN = 102,
	AXI_WWITE_WESPONSE_CHANNEW_WESPONSES_ID_0 = 103,
	AXI_WWITE_WESPONSE_CHANNEW_WESPONSES_ID_1 = 104,
	AXI_WWITE_WESPONSE_CHANNEW_WESPONSES_ID_2 = 105,
	AXI_WWITE_WESPONSE_CHANNEW_WESPONSES_ID_3 = 106,
	AXI_WWITE_WESPONSE_CHANNEW_WESPONSES_ID_4 = 107,
	AXI_WWITE_WESPONSE_CHANNEW_WESPONSES_ID_5 = 108,
	AXI_WWITE_WESPONSE_CHANNEW_WESPONSES_ID_6 = 109,
	AXI_WWITE_WESPONSE_CHANNEW_WESPONSES_ID_7 = 110,
	AXI_WWITE_WESPONSE_CHANNEW_TOTAW_WESPONSES = 111,
	TOTAW_MMU_MISSES = 112,
	MMU_WEAD_MISSES = 113,
	MMU_WWITE_MISSES = 114,
	TOTAW_MMU_HITS = 115,
	MMU_WEAD_HITS = 116,
	MMU_WWITE_HITS = 117,
	SPWIT_MODE_TC_HITS = 118,
	SPWIT_MODE_TC_MISSES = 119,
	SPWIT_MODE_NON_TC_HITS = 120,
	SPWIT_MODE_NON_TC_MISSES = 121,
	STAWW_AWAITING_TWB_MISS_FETCH = 122,
	MMU_TWB_MISS_WEAD_BUWSTS_WECEIVED = 123,
	MMU_TWB_MISS_DATA_BEATS_WEAD = 124,
	CP_CYCWES_HEWD_OFF = 125,
	VGT_CYCWES_HEWD_OFF = 126,
	TC_CYCWES_HEWD_OFF = 127,
	TC_WOQ_CYCWES_HEWD_OFF = 128,
	TC_CYCWES_HEWD_OFF_TCD_FUWW = 129,
	WB_CYCWES_HEWD_OFF = 130,
	TOTAW_CYCWES_ANY_CWNT_HEWD_OFF = 131,
	TWB_MISS_CYCWES_HEWD_OFF = 132,
	AXI_WEAD_WEQUEST_HEWD_OFF = 133,
	AXI_WWITE_WEQUEST_HEWD_OFF = 134,
	AXI_WEQUEST_HEWD_OFF = 135,
	AXI_WEQUEST_HEWD_OFF_INFWIGHT_WIMIT = 136,
	AXI_WWITE_DATA_HEWD_OFF = 137,
	CP_SAME_PAGE_BANK_WEQUESTS = 138,
	VGT_SAME_PAGE_BANK_WEQUESTS = 139,
	TC_SAME_PAGE_BANK_WEQUESTS = 140,
	TC_AWB_HOWD_SAME_PAGE_BANK_WEQUESTS = 141,
	WB_SAME_PAGE_BANK_WEQUESTS = 142,
	TOTAW_SAME_PAGE_BANK_WEQUESTS = 143,
	CP_SAME_PAGE_BANK_WEQUESTS_KIWWED_FAIWNESS_WIMIT = 144,
	VGT_SAME_PAGE_BANK_WEQUESTS_KIWWED_FAIWNESS_WIMIT = 145,
	TC_SAME_PAGE_BANK_WEQUESTS_KIWWED_FAIWNESS_WIMIT = 146,
	WB_SAME_PAGE_BANK_WEQUESTS_KIWWED_FAIWNESS_WIMIT = 147,
	TOTAW_SAME_PAGE_BANK_KIWWED_FAIWNESS_WIMIT = 148,
	TOTAW_MH_WEAD_WEQUESTS = 149,
	TOTAW_MH_WWITE_WEQUESTS = 150,
	TOTAW_MH_WEQUESTS = 151,
	MH_BUSY = 152,
	CP_NTH_ACCESS_SAME_PAGE_BANK_SEQUENCE = 153,
	VGT_NTH_ACCESS_SAME_PAGE_BANK_SEQUENCE = 154,
	TC_NTH_ACCESS_SAME_PAGE_BANK_SEQUENCE = 155,
	WB_NTH_ACCESS_SAME_PAGE_BANK_SEQUENCE = 156,
	TC_WOQ_N_VAWID_ENTWIES = 157,
	AWQ_N_ENTWIES = 158,
	WDB_N_ENTWIES = 159,
	MH_WEAD_WATENCY_OUTST_WEQ_SUM = 160,
	MC_WEAD_WATENCY_OUTST_WEQ_SUM = 161,
	MC_TOTAW_WEAD_WEQUESTS = 162,
	EWAPSED_CYCWES_MH_GATED_CWK = 163,
	EWAPSED_CWK_CYCWES = 164,
	CP_W_16B_WEQUESTS = 165,
	CP_W_32B_WEQUESTS = 166,
	TC_16B_WEQUESTS = 167,
	TC_32B_WEQUESTS = 168,
	PA_WEQUESTS = 169,
	PA_DATA_BYTES_WWITTEN = 170,
	PA_WWITE_CWEAN_WESPONSES = 171,
	PA_CYCWES_HEWD_OFF = 172,
	AXI_WEAD_WEQUEST_DATA_BEATS_ID_0 = 173,
	AXI_WEAD_WEQUEST_DATA_BEATS_ID_1 = 174,
	AXI_WEAD_WEQUEST_DATA_BEATS_ID_2 = 175,
	AXI_WEAD_WEQUEST_DATA_BEATS_ID_3 = 176,
	AXI_WEAD_WEQUEST_DATA_BEATS_ID_4 = 177,
	AXI_WEAD_WEQUEST_DATA_BEATS_ID_5 = 178,
	AXI_WEAD_WEQUEST_DATA_BEATS_ID_6 = 179,
	AXI_WEAD_WEQUEST_DATA_BEATS_ID_7 = 180,
	AXI_TOTAW_WEAD_WEQUEST_DATA_BEATS = 181,
};

enum pewf_mode_cnt {
	PEWF_STATE_WESET = 0,
	PEWF_STATE_ENABWE = 1,
	PEWF_STATE_FWEEZE = 2,
};

enum adweno_mmu_cwnt_beh {
	BEH_NEVW = 0,
	BEH_TWAN_WNG = 1,
	BEH_TWAN_FWT = 2,
};

enum sq_tex_cwamp {
	SQ_TEX_WWAP = 0,
	SQ_TEX_MIWWOW = 1,
	SQ_TEX_CWAMP_WAST_TEXEW = 2,
	SQ_TEX_MIWWOW_ONCE_WAST_TEXEW = 3,
	SQ_TEX_CWAMP_HAWF_BOWDEW = 4,
	SQ_TEX_MIWWOW_ONCE_HAWF_BOWDEW = 5,
	SQ_TEX_CWAMP_BOWDEW = 6,
	SQ_TEX_MIWWOW_ONCE_BOWDEW = 7,
};

enum sq_tex_swiz {
	SQ_TEX_X = 0,
	SQ_TEX_Y = 1,
	SQ_TEX_Z = 2,
	SQ_TEX_W = 3,
	SQ_TEX_ZEWO = 4,
	SQ_TEX_ONE = 5,
};

enum sq_tex_fiwtew {
	SQ_TEX_FIWTEW_POINT = 0,
	SQ_TEX_FIWTEW_BIWINEAW = 1,
	SQ_TEX_FIWTEW_BASEMAP = 2,
	SQ_TEX_FIWTEW_USE_FETCH_CONST = 3,
};

enum sq_tex_aniso_fiwtew {
	SQ_TEX_ANISO_FIWTEW_DISABWED = 0,
	SQ_TEX_ANISO_FIWTEW_MAX_1_1 = 1,
	SQ_TEX_ANISO_FIWTEW_MAX_2_1 = 2,
	SQ_TEX_ANISO_FIWTEW_MAX_4_1 = 3,
	SQ_TEX_ANISO_FIWTEW_MAX_8_1 = 4,
	SQ_TEX_ANISO_FIWTEW_MAX_16_1 = 5,
	SQ_TEX_ANISO_FIWTEW_USE_FETCH_CONST = 7,
};

enum sq_tex_dimension {
	SQ_TEX_DIMENSION_1D = 0,
	SQ_TEX_DIMENSION_2D = 1,
	SQ_TEX_DIMENSION_3D = 2,
	SQ_TEX_DIMENSION_CUBE = 3,
};

enum sq_tex_bowdew_cowow {
	SQ_TEX_BOWDEW_COWOW_BWACK = 0,
	SQ_TEX_BOWDEW_COWOW_WHITE = 1,
	SQ_TEX_BOWDEW_COWOW_ACBYCW_BWACK = 2,
	SQ_TEX_BOWDEW_COWOW_ACBCWY_BWACK = 3,
};

enum sq_tex_sign {
	SQ_TEX_SIGN_UNSIGNED = 0,
	SQ_TEX_SIGN_SIGNED = 1,
	SQ_TEX_SIGN_UNSIGNED_BIASED = 2,
	SQ_TEX_SIGN_GAMMA = 3,
};

enum sq_tex_endian {
	SQ_TEX_ENDIAN_NONE = 0,
	SQ_TEX_ENDIAN_8IN16 = 1,
	SQ_TEX_ENDIAN_8IN32 = 2,
	SQ_TEX_ENDIAN_16IN32 = 3,
};

enum sq_tex_cwamp_powicy {
	SQ_TEX_CWAMP_POWICY_D3D = 0,
	SQ_TEX_CWAMP_POWICY_OGW = 1,
};

enum sq_tex_num_fowmat {
	SQ_TEX_NUM_FOWMAT_FWAC = 0,
	SQ_TEX_NUM_FOWMAT_INT = 1,
};

enum sq_tex_type {
	SQ_TEX_TYPE_0 = 0,
	SQ_TEX_TYPE_1 = 1,
	SQ_TEX_TYPE_2 = 2,
	SQ_TEX_TYPE_3 = 3,
};

#define WEG_A2XX_WBBM_PATCH_WEWEASE				0x00000001

#define WEG_A2XX_WBBM_CNTW					0x0000003b

#define WEG_A2XX_WBBM_SOFT_WESET				0x0000003c

#define WEG_A2XX_CP_PFP_UCODE_ADDW				0x000000c0

#define WEG_A2XX_CP_PFP_UCODE_DATA				0x000000c1

#define WEG_A2XX_MH_MMU_CONFIG					0x00000040
#define A2XX_MH_MMU_CONFIG_MMU_ENABWE				0x00000001
#define A2XX_MH_MMU_CONFIG_SPWIT_MODE_ENABWE			0x00000002
#define A2XX_MH_MMU_CONFIG_WB_W_CWNT_BEHAVIOW__MASK		0x00000030
#define A2XX_MH_MMU_CONFIG_WB_W_CWNT_BEHAVIOW__SHIFT		4
static inwine uint32_t A2XX_MH_MMU_CONFIG_WB_W_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_WB_W_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_WB_W_CWNT_BEHAVIOW__MASK;
}
#define A2XX_MH_MMU_CONFIG_CP_W_CWNT_BEHAVIOW__MASK		0x000000c0
#define A2XX_MH_MMU_CONFIG_CP_W_CWNT_BEHAVIOW__SHIFT		6
static inwine uint32_t A2XX_MH_MMU_CONFIG_CP_W_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_CP_W_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_CP_W_CWNT_BEHAVIOW__MASK;
}
#define A2XX_MH_MMU_CONFIG_CP_W0_CWNT_BEHAVIOW__MASK		0x00000300
#define A2XX_MH_MMU_CONFIG_CP_W0_CWNT_BEHAVIOW__SHIFT		8
static inwine uint32_t A2XX_MH_MMU_CONFIG_CP_W0_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_CP_W0_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_CP_W0_CWNT_BEHAVIOW__MASK;
}
#define A2XX_MH_MMU_CONFIG_CP_W1_CWNT_BEHAVIOW__MASK		0x00000c00
#define A2XX_MH_MMU_CONFIG_CP_W1_CWNT_BEHAVIOW__SHIFT		10
static inwine uint32_t A2XX_MH_MMU_CONFIG_CP_W1_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_CP_W1_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_CP_W1_CWNT_BEHAVIOW__MASK;
}
#define A2XX_MH_MMU_CONFIG_CP_W2_CWNT_BEHAVIOW__MASK		0x00003000
#define A2XX_MH_MMU_CONFIG_CP_W2_CWNT_BEHAVIOW__SHIFT		12
static inwine uint32_t A2XX_MH_MMU_CONFIG_CP_W2_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_CP_W2_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_CP_W2_CWNT_BEHAVIOW__MASK;
}
#define A2XX_MH_MMU_CONFIG_CP_W3_CWNT_BEHAVIOW__MASK		0x0000c000
#define A2XX_MH_MMU_CONFIG_CP_W3_CWNT_BEHAVIOW__SHIFT		14
static inwine uint32_t A2XX_MH_MMU_CONFIG_CP_W3_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_CP_W3_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_CP_W3_CWNT_BEHAVIOW__MASK;
}
#define A2XX_MH_MMU_CONFIG_CP_W4_CWNT_BEHAVIOW__MASK		0x00030000
#define A2XX_MH_MMU_CONFIG_CP_W4_CWNT_BEHAVIOW__SHIFT		16
static inwine uint32_t A2XX_MH_MMU_CONFIG_CP_W4_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_CP_W4_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_CP_W4_CWNT_BEHAVIOW__MASK;
}
#define A2XX_MH_MMU_CONFIG_VGT_W0_CWNT_BEHAVIOW__MASK		0x000c0000
#define A2XX_MH_MMU_CONFIG_VGT_W0_CWNT_BEHAVIOW__SHIFT		18
static inwine uint32_t A2XX_MH_MMU_CONFIG_VGT_W0_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_VGT_W0_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_VGT_W0_CWNT_BEHAVIOW__MASK;
}
#define A2XX_MH_MMU_CONFIG_VGT_W1_CWNT_BEHAVIOW__MASK		0x00300000
#define A2XX_MH_MMU_CONFIG_VGT_W1_CWNT_BEHAVIOW__SHIFT		20
static inwine uint32_t A2XX_MH_MMU_CONFIG_VGT_W1_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_VGT_W1_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_VGT_W1_CWNT_BEHAVIOW__MASK;
}
#define A2XX_MH_MMU_CONFIG_TC_W_CWNT_BEHAVIOW__MASK		0x00c00000
#define A2XX_MH_MMU_CONFIG_TC_W_CWNT_BEHAVIOW__SHIFT		22
static inwine uint32_t A2XX_MH_MMU_CONFIG_TC_W_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_TC_W_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_TC_W_CWNT_BEHAVIOW__MASK;
}
#define A2XX_MH_MMU_CONFIG_PA_W_CWNT_BEHAVIOW__MASK		0x03000000
#define A2XX_MH_MMU_CONFIG_PA_W_CWNT_BEHAVIOW__SHIFT		24
static inwine uint32_t A2XX_MH_MMU_CONFIG_PA_W_CWNT_BEHAVIOW(enum adweno_mmu_cwnt_beh vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_CONFIG_PA_W_CWNT_BEHAVIOW__SHIFT) & A2XX_MH_MMU_CONFIG_PA_W_CWNT_BEHAVIOW__MASK;
}

#define WEG_A2XX_MH_MMU_VA_WANGE				0x00000041
#define A2XX_MH_MMU_VA_WANGE_NUM_64KB_WEGIONS__MASK		0x00000fff
#define A2XX_MH_MMU_VA_WANGE_NUM_64KB_WEGIONS__SHIFT		0
static inwine uint32_t A2XX_MH_MMU_VA_WANGE_NUM_64KB_WEGIONS(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_VA_WANGE_NUM_64KB_WEGIONS__SHIFT) & A2XX_MH_MMU_VA_WANGE_NUM_64KB_WEGIONS__MASK;
}
#define A2XX_MH_MMU_VA_WANGE_VA_BASE__MASK			0xfffff000
#define A2XX_MH_MMU_VA_WANGE_VA_BASE__SHIFT			12
static inwine uint32_t A2XX_MH_MMU_VA_WANGE_VA_BASE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_MH_MMU_VA_WANGE_VA_BASE__SHIFT) & A2XX_MH_MMU_VA_WANGE_VA_BASE__MASK;
}

#define WEG_A2XX_MH_MMU_PT_BASE					0x00000042

#define WEG_A2XX_MH_MMU_PAGE_FAUWT				0x00000043

#define WEG_A2XX_MH_MMU_TWAN_EWWOW				0x00000044

#define WEG_A2XX_MH_MMU_INVAWIDATE				0x00000045
#define A2XX_MH_MMU_INVAWIDATE_INVAWIDATE_AWW			0x00000001
#define A2XX_MH_MMU_INVAWIDATE_INVAWIDATE_TC			0x00000002

#define WEG_A2XX_MH_MMU_MPU_BASE				0x00000046

#define WEG_A2XX_MH_MMU_MPU_END					0x00000047

#define WEG_A2XX_NQWAIT_UNTIW					0x00000394

#define WEG_A2XX_WBBM_PEWFCOUNTEW0_SEWECT			0x00000395

#define WEG_A2XX_WBBM_PEWFCOUNTEW1_SEWECT			0x00000396

#define WEG_A2XX_WBBM_PEWFCOUNTEW0_WO				0x00000397

#define WEG_A2XX_WBBM_PEWFCOUNTEW0_HI				0x00000398

#define WEG_A2XX_WBBM_PEWFCOUNTEW1_WO				0x00000399

#define WEG_A2XX_WBBM_PEWFCOUNTEW1_HI				0x0000039a

#define WEG_A2XX_WBBM_DEBUG					0x0000039b

#define WEG_A2XX_WBBM_PM_OVEWWIDE1				0x0000039c
#define A2XX_WBBM_PM_OVEWWIDE1_WBBM_AHBCWK_PM_OVEWWIDE		0x00000001
#define A2XX_WBBM_PM_OVEWWIDE1_SC_WEG_SCWK_PM_OVEWWIDE		0x00000002
#define A2XX_WBBM_PM_OVEWWIDE1_SC_SCWK_PM_OVEWWIDE		0x00000004
#define A2XX_WBBM_PM_OVEWWIDE1_SP_TOP_SCWK_PM_OVEWWIDE		0x00000008
#define A2XX_WBBM_PM_OVEWWIDE1_SP_V0_SCWK_PM_OVEWWIDE		0x00000010
#define A2XX_WBBM_PM_OVEWWIDE1_SQ_WEG_SCWK_PM_OVEWWIDE		0x00000020
#define A2XX_WBBM_PM_OVEWWIDE1_SQ_WEG_FIFOS_SCWK_PM_OVEWWIDE	0x00000040
#define A2XX_WBBM_PM_OVEWWIDE1_SQ_CONST_MEM_SCWK_PM_OVEWWIDE	0x00000080
#define A2XX_WBBM_PM_OVEWWIDE1_SQ_SQ_SCWK_PM_OVEWWIDE		0x00000100
#define A2XX_WBBM_PM_OVEWWIDE1_SX_SCWK_PM_OVEWWIDE		0x00000200
#define A2XX_WBBM_PM_OVEWWIDE1_SX_WEG_SCWK_PM_OVEWWIDE		0x00000400
#define A2XX_WBBM_PM_OVEWWIDE1_TCM_TCO_SCWK_PM_OVEWWIDE		0x00000800
#define A2XX_WBBM_PM_OVEWWIDE1_TCM_TCM_SCWK_PM_OVEWWIDE		0x00001000
#define A2XX_WBBM_PM_OVEWWIDE1_TCM_TCD_SCWK_PM_OVEWWIDE		0x00002000
#define A2XX_WBBM_PM_OVEWWIDE1_TCM_WEG_SCWK_PM_OVEWWIDE		0x00004000
#define A2XX_WBBM_PM_OVEWWIDE1_TPC_TPC_SCWK_PM_OVEWWIDE		0x00008000
#define A2XX_WBBM_PM_OVEWWIDE1_TPC_WEG_SCWK_PM_OVEWWIDE		0x00010000
#define A2XX_WBBM_PM_OVEWWIDE1_TCF_TCA_SCWK_PM_OVEWWIDE		0x00020000
#define A2XX_WBBM_PM_OVEWWIDE1_TCF_TCB_SCWK_PM_OVEWWIDE		0x00040000
#define A2XX_WBBM_PM_OVEWWIDE1_TCF_TCB_WEAD_SCWK_PM_OVEWWIDE	0x00080000
#define A2XX_WBBM_PM_OVEWWIDE1_TP_TP_SCWK_PM_OVEWWIDE		0x00100000
#define A2XX_WBBM_PM_OVEWWIDE1_TP_WEG_SCWK_PM_OVEWWIDE		0x00200000
#define A2XX_WBBM_PM_OVEWWIDE1_CP_G_SCWK_PM_OVEWWIDE		0x00400000
#define A2XX_WBBM_PM_OVEWWIDE1_CP_WEG_SCWK_PM_OVEWWIDE		0x00800000
#define A2XX_WBBM_PM_OVEWWIDE1_CP_G_WEG_SCWK_PM_OVEWWIDE	0x01000000
#define A2XX_WBBM_PM_OVEWWIDE1_SPI_SCWK_PM_OVEWWIDE		0x02000000
#define A2XX_WBBM_PM_OVEWWIDE1_WB_WEG_SCWK_PM_OVEWWIDE		0x04000000
#define A2XX_WBBM_PM_OVEWWIDE1_WB_SCWK_PM_OVEWWIDE		0x08000000
#define A2XX_WBBM_PM_OVEWWIDE1_MH_MH_SCWK_PM_OVEWWIDE		0x10000000
#define A2XX_WBBM_PM_OVEWWIDE1_MH_WEG_SCWK_PM_OVEWWIDE		0x20000000
#define A2XX_WBBM_PM_OVEWWIDE1_MH_MMU_SCWK_PM_OVEWWIDE		0x40000000
#define A2XX_WBBM_PM_OVEWWIDE1_MH_TCWOQ_SCWK_PM_OVEWWIDE	0x80000000

#define WEG_A2XX_WBBM_PM_OVEWWIDE2				0x0000039d
#define A2XX_WBBM_PM_OVEWWIDE2_PA_WEG_SCWK_PM_OVEWWIDE		0x00000001
#define A2XX_WBBM_PM_OVEWWIDE2_PA_PA_SCWK_PM_OVEWWIDE		0x00000002
#define A2XX_WBBM_PM_OVEWWIDE2_PA_AG_SCWK_PM_OVEWWIDE		0x00000004
#define A2XX_WBBM_PM_OVEWWIDE2_VGT_WEG_SCWK_PM_OVEWWIDE		0x00000008
#define A2XX_WBBM_PM_OVEWWIDE2_VGT_FIFOS_SCWK_PM_OVEWWIDE	0x00000010
#define A2XX_WBBM_PM_OVEWWIDE2_VGT_VGT_SCWK_PM_OVEWWIDE		0x00000020
#define A2XX_WBBM_PM_OVEWWIDE2_DEBUG_PEWF_SCWK_PM_OVEWWIDE	0x00000040
#define A2XX_WBBM_PM_OVEWWIDE2_PEWM_SCWK_PM_OVEWWIDE		0x00000080
#define A2XX_WBBM_PM_OVEWWIDE2_GC_GA_GMEM0_PM_OVEWWIDE		0x00000100
#define A2XX_WBBM_PM_OVEWWIDE2_GC_GA_GMEM1_PM_OVEWWIDE		0x00000200
#define A2XX_WBBM_PM_OVEWWIDE2_GC_GA_GMEM2_PM_OVEWWIDE		0x00000400
#define A2XX_WBBM_PM_OVEWWIDE2_GC_GA_GMEM3_PM_OVEWWIDE		0x00000800

#define WEG_A2XX_WBBM_DEBUG_OUT					0x000003a0

#define WEG_A2XX_WBBM_DEBUG_CNTW				0x000003a1

#define WEG_A2XX_WBBM_WEAD_EWWOW				0x000003b3

#define WEG_A2XX_WBBM_INT_CNTW					0x000003b4
#define A2XX_WBBM_INT_CNTW_WDEWW_INT_MASK			0x00000001
#define A2XX_WBBM_INT_CNTW_DISPWAY_UPDATE_INT_MASK		0x00000002
#define A2XX_WBBM_INT_CNTW_GUI_IDWE_INT_MASK			0x00080000

#define WEG_A2XX_WBBM_INT_STATUS				0x000003b5

#define WEG_A2XX_WBBM_INT_ACK					0x000003b6

#define WEG_A2XX_MASTEW_INT_SIGNAW				0x000003b7
#define A2XX_MASTEW_INT_SIGNAW_MH_INT_STAT			0x00000020
#define A2XX_MASTEW_INT_SIGNAW_SQ_INT_STAT			0x04000000
#define A2XX_MASTEW_INT_SIGNAW_CP_INT_STAT			0x40000000
#define A2XX_MASTEW_INT_SIGNAW_WBBM_INT_STAT			0x80000000

#define WEG_A2XX_WBBM_PEWIPHID1					0x000003f9

#define WEG_A2XX_WBBM_PEWIPHID2					0x000003fa

#define WEG_A2XX_CP_PEWFMON_CNTW				0x00000444
#define A2XX_CP_PEWFMON_CNTW_PEWF_MODE_CNT__MASK		0x00000007
#define A2XX_CP_PEWFMON_CNTW_PEWF_MODE_CNT__SHIFT		0
static inwine uint32_t A2XX_CP_PEWFMON_CNTW_PEWF_MODE_CNT(enum pewf_mode_cnt vaw)
{
	wetuwn ((vaw) << A2XX_CP_PEWFMON_CNTW_PEWF_MODE_CNT__SHIFT) & A2XX_CP_PEWFMON_CNTW_PEWF_MODE_CNT__MASK;
}

#define WEG_A2XX_CP_PEWFCOUNTEW_SEWECT				0x00000445

#define WEG_A2XX_CP_PEWFCOUNTEW_WO				0x00000446

#define WEG_A2XX_CP_PEWFCOUNTEW_HI				0x00000447

#define WEG_A2XX_WBBM_STATUS					0x000005d0
#define A2XX_WBBM_STATUS_CMDFIFO_AVAIW__MASK			0x0000001f
#define A2XX_WBBM_STATUS_CMDFIFO_AVAIW__SHIFT			0
static inwine uint32_t A2XX_WBBM_STATUS_CMDFIFO_AVAIW(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WBBM_STATUS_CMDFIFO_AVAIW__SHIFT) & A2XX_WBBM_STATUS_CMDFIFO_AVAIW__MASK;
}
#define A2XX_WBBM_STATUS_TC_BUSY				0x00000020
#define A2XX_WBBM_STATUS_HIWQ_PENDING				0x00000100
#define A2XX_WBBM_STATUS_CPWQ_PENDING				0x00000200
#define A2XX_WBBM_STATUS_CFWQ_PENDING				0x00000400
#define A2XX_WBBM_STATUS_PFWQ_PENDING				0x00000800
#define A2XX_WBBM_STATUS_VGT_BUSY_NO_DMA			0x00001000
#define A2XX_WBBM_STATUS_WBBM_WU_BUSY				0x00004000
#define A2XX_WBBM_STATUS_CP_NWT_BUSY				0x00010000
#define A2XX_WBBM_STATUS_MH_BUSY				0x00040000
#define A2XX_WBBM_STATUS_MH_COHEWENCY_BUSY			0x00080000
#define A2XX_WBBM_STATUS_SX_BUSY				0x00200000
#define A2XX_WBBM_STATUS_TPC_BUSY				0x00400000
#define A2XX_WBBM_STATUS_SC_CNTX_BUSY				0x01000000
#define A2XX_WBBM_STATUS_PA_BUSY				0x02000000
#define A2XX_WBBM_STATUS_VGT_BUSY				0x04000000
#define A2XX_WBBM_STATUS_SQ_CNTX17_BUSY				0x08000000
#define A2XX_WBBM_STATUS_SQ_CNTX0_BUSY				0x10000000
#define A2XX_WBBM_STATUS_WB_CNTX_BUSY				0x40000000
#define A2XX_WBBM_STATUS_GUI_ACTIVE				0x80000000

#define WEG_A2XX_MH_AWBITEW_CONFIG				0x00000a40
#define A2XX_MH_AWBITEW_CONFIG_SAME_PAGE_WIMIT__MASK		0x0000003f
#define A2XX_MH_AWBITEW_CONFIG_SAME_PAGE_WIMIT__SHIFT		0
static inwine uint32_t A2XX_MH_AWBITEW_CONFIG_SAME_PAGE_WIMIT(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_MH_AWBITEW_CONFIG_SAME_PAGE_WIMIT__SHIFT) & A2XX_MH_AWBITEW_CONFIG_SAME_PAGE_WIMIT__MASK;
}
#define A2XX_MH_AWBITEW_CONFIG_SAME_PAGE_GWANUWAWITY		0x00000040
#define A2XX_MH_AWBITEW_CONFIG_W1_AWB_ENABWE			0x00000080
#define A2XX_MH_AWBITEW_CONFIG_W1_AWB_HOWD_ENABWE		0x00000100
#define A2XX_MH_AWBITEW_CONFIG_W2_AWB_CONTWOW			0x00000200
#define A2XX_MH_AWBITEW_CONFIG_PAGE_SIZE__MASK			0x00001c00
#define A2XX_MH_AWBITEW_CONFIG_PAGE_SIZE__SHIFT			10
static inwine uint32_t A2XX_MH_AWBITEW_CONFIG_PAGE_SIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_MH_AWBITEW_CONFIG_PAGE_SIZE__SHIFT) & A2XX_MH_AWBITEW_CONFIG_PAGE_SIZE__MASK;
}
#define A2XX_MH_AWBITEW_CONFIG_TC_WEOWDEW_ENABWE		0x00002000
#define A2XX_MH_AWBITEW_CONFIG_TC_AWB_HOWD_ENABWE		0x00004000
#define A2XX_MH_AWBITEW_CONFIG_IN_FWIGHT_WIMIT_ENABWE		0x00008000
#define A2XX_MH_AWBITEW_CONFIG_IN_FWIGHT_WIMIT__MASK		0x003f0000
#define A2XX_MH_AWBITEW_CONFIG_IN_FWIGHT_WIMIT__SHIFT		16
static inwine uint32_t A2XX_MH_AWBITEW_CONFIG_IN_FWIGHT_WIMIT(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_MH_AWBITEW_CONFIG_IN_FWIGHT_WIMIT__SHIFT) & A2XX_MH_AWBITEW_CONFIG_IN_FWIGHT_WIMIT__MASK;
}
#define A2XX_MH_AWBITEW_CONFIG_CP_CWNT_ENABWE			0x00400000
#define A2XX_MH_AWBITEW_CONFIG_VGT_CWNT_ENABWE			0x00800000
#define A2XX_MH_AWBITEW_CONFIG_TC_CWNT_ENABWE			0x01000000
#define A2XX_MH_AWBITEW_CONFIG_WB_CWNT_ENABWE			0x02000000
#define A2XX_MH_AWBITEW_CONFIG_PA_CWNT_ENABWE			0x04000000

#define WEG_A2XX_MH_INTEWWUPT_MASK				0x00000a42
#define A2XX_MH_INTEWWUPT_MASK_AXI_WEAD_EWWOW			0x00000001
#define A2XX_MH_INTEWWUPT_MASK_AXI_WWITE_EWWOW			0x00000002
#define A2XX_MH_INTEWWUPT_MASK_MMU_PAGE_FAUWT			0x00000004

#define WEG_A2XX_MH_INTEWWUPT_STATUS				0x00000a43

#define WEG_A2XX_MH_INTEWWUPT_CWEAW				0x00000a44

#define WEG_A2XX_MH_CWNT_INTF_CTWW_CONFIG1			0x00000a54

#define WEG_A2XX_MH_CWNT_INTF_CTWW_CONFIG2			0x00000a55

#define WEG_A2XX_A220_VSC_BIN_SIZE				0x00000c01
#define A2XX_A220_VSC_BIN_SIZE_WIDTH__MASK			0x0000001f
#define A2XX_A220_VSC_BIN_SIZE_WIDTH__SHIFT			0
static inwine uint32_t A2XX_A220_VSC_BIN_SIZE_WIDTH(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A2XX_A220_VSC_BIN_SIZE_WIDTH__SHIFT) & A2XX_A220_VSC_BIN_SIZE_WIDTH__MASK;
}
#define A2XX_A220_VSC_BIN_SIZE_HEIGHT__MASK			0x000003e0
#define A2XX_A220_VSC_BIN_SIZE_HEIGHT__SHIFT			5
static inwine uint32_t A2XX_A220_VSC_BIN_SIZE_HEIGHT(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A2XX_A220_VSC_BIN_SIZE_HEIGHT__SHIFT) & A2XX_A220_VSC_BIN_SIZE_HEIGHT__MASK;
}

static inwine uint32_t WEG_A2XX_VSC_PIPE(uint32_t i0) { wetuwn 0x00000c06 + 0x3*i0; }

static inwine uint32_t WEG_A2XX_VSC_PIPE_CONFIG(uint32_t i0) { wetuwn 0x00000c06 + 0x3*i0; }

static inwine uint32_t WEG_A2XX_VSC_PIPE_DATA_ADDWESS(uint32_t i0) { wetuwn 0x00000c07 + 0x3*i0; }

static inwine uint32_t WEG_A2XX_VSC_PIPE_DATA_WENGTH(uint32_t i0) { wetuwn 0x00000c08 + 0x3*i0; }

#define WEG_A2XX_PC_DEBUG_CNTW					0x00000c38

#define WEG_A2XX_PC_DEBUG_DATA					0x00000c39

#define WEG_A2XX_PA_SC_VIZ_QUEWY_STATUS				0x00000c44

#define WEG_A2XX_GWAS_DEBUG_CNTW				0x00000c80

#define WEG_A2XX_PA_SU_DEBUG_CNTW				0x00000c80

#define WEG_A2XX_GWAS_DEBUG_DATA				0x00000c81

#define WEG_A2XX_PA_SU_DEBUG_DATA				0x00000c81

#define WEG_A2XX_PA_SU_FACE_DATA				0x00000c86
#define A2XX_PA_SU_FACE_DATA_BASE_ADDW__MASK			0xffffffe0
#define A2XX_PA_SU_FACE_DATA_BASE_ADDW__SHIFT			5
static inwine uint32_t A2XX_PA_SU_FACE_DATA_BASE_ADDW(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SU_FACE_DATA_BASE_ADDW__SHIFT) & A2XX_PA_SU_FACE_DATA_BASE_ADDW__MASK;
}

#define WEG_A2XX_SQ_GPW_MANAGEMENT				0x00000d00
#define A2XX_SQ_GPW_MANAGEMENT_WEG_DYNAMIC			0x00000001
#define A2XX_SQ_GPW_MANAGEMENT_WEG_SIZE_PIX__MASK		0x00000ff0
#define A2XX_SQ_GPW_MANAGEMENT_WEG_SIZE_PIX__SHIFT		4
static inwine uint32_t A2XX_SQ_GPW_MANAGEMENT_WEG_SIZE_PIX(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_GPW_MANAGEMENT_WEG_SIZE_PIX__SHIFT) & A2XX_SQ_GPW_MANAGEMENT_WEG_SIZE_PIX__MASK;
}
#define A2XX_SQ_GPW_MANAGEMENT_WEG_SIZE_VTX__MASK		0x000ff000
#define A2XX_SQ_GPW_MANAGEMENT_WEG_SIZE_VTX__SHIFT		12
static inwine uint32_t A2XX_SQ_GPW_MANAGEMENT_WEG_SIZE_VTX(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_GPW_MANAGEMENT_WEG_SIZE_VTX__SHIFT) & A2XX_SQ_GPW_MANAGEMENT_WEG_SIZE_VTX__MASK;
}

#define WEG_A2XX_SQ_FWOW_CONTWOW				0x00000d01

#define WEG_A2XX_SQ_INST_STOWE_MANAGMENT			0x00000d02
#define A2XX_SQ_INST_STOWE_MANAGMENT_INST_BASE_PIX__MASK	0x00000fff
#define A2XX_SQ_INST_STOWE_MANAGMENT_INST_BASE_PIX__SHIFT	0
static inwine uint32_t A2XX_SQ_INST_STOWE_MANAGMENT_INST_BASE_PIX(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_INST_STOWE_MANAGMENT_INST_BASE_PIX__SHIFT) & A2XX_SQ_INST_STOWE_MANAGMENT_INST_BASE_PIX__MASK;
}
#define A2XX_SQ_INST_STOWE_MANAGMENT_INST_BASE_VTX__MASK	0x0fff0000
#define A2XX_SQ_INST_STOWE_MANAGMENT_INST_BASE_VTX__SHIFT	16
static inwine uint32_t A2XX_SQ_INST_STOWE_MANAGMENT_INST_BASE_VTX(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_INST_STOWE_MANAGMENT_INST_BASE_VTX__SHIFT) & A2XX_SQ_INST_STOWE_MANAGMENT_INST_BASE_VTX__MASK;
}

#define WEG_A2XX_SQ_DEBUG_MISC					0x00000d05

#define WEG_A2XX_SQ_INT_CNTW					0x00000d34

#define WEG_A2XX_SQ_INT_STATUS					0x00000d35

#define WEG_A2XX_SQ_INT_ACK					0x00000d36

#define WEG_A2XX_SQ_DEBUG_INPUT_FSM				0x00000dae

#define WEG_A2XX_SQ_DEBUG_CONST_MGW_FSM				0x00000daf

#define WEG_A2XX_SQ_DEBUG_TP_FSM				0x00000db0

#define WEG_A2XX_SQ_DEBUG_FSM_AWU_0				0x00000db1

#define WEG_A2XX_SQ_DEBUG_FSM_AWU_1				0x00000db2

#define WEG_A2XX_SQ_DEBUG_EXP_AWWOC				0x00000db3

#define WEG_A2XX_SQ_DEBUG_PTW_BUFF				0x00000db4

#define WEG_A2XX_SQ_DEBUG_GPW_VTX				0x00000db5

#define WEG_A2XX_SQ_DEBUG_GPW_PIX				0x00000db6

#define WEG_A2XX_SQ_DEBUG_TB_STATUS_SEW				0x00000db7

#define WEG_A2XX_SQ_DEBUG_VTX_TB_0				0x00000db8

#define WEG_A2XX_SQ_DEBUG_VTX_TB_1				0x00000db9

#define WEG_A2XX_SQ_DEBUG_VTX_TB_STATUS_WEG			0x00000dba

#define WEG_A2XX_SQ_DEBUG_VTX_TB_STATE_MEM			0x00000dbb

#define WEG_A2XX_SQ_DEBUG_PIX_TB_0				0x00000dbc

#define WEG_A2XX_SQ_DEBUG_PIX_TB_STATUS_WEG_0			0x00000dbd

#define WEG_A2XX_SQ_DEBUG_PIX_TB_STATUS_WEG_1			0x00000dbe

#define WEG_A2XX_SQ_DEBUG_PIX_TB_STATUS_WEG_2			0x00000dbf

#define WEG_A2XX_SQ_DEBUG_PIX_TB_STATUS_WEG_3			0x00000dc0

#define WEG_A2XX_SQ_DEBUG_PIX_TB_STATE_MEM			0x00000dc1

#define WEG_A2XX_TC_CNTW_STATUS					0x00000e00
#define A2XX_TC_CNTW_STATUS_W2_INVAWIDATE			0x00000001

#define WEG_A2XX_TP0_CHICKEN					0x00000e1e

#define WEG_A2XX_WB_BC_CONTWOW					0x00000f01
#define A2XX_WB_BC_CONTWOW_ACCUM_WINEAW_MODE_ENABWE		0x00000001
#define A2XX_WB_BC_CONTWOW_ACCUM_TIMEOUT_SEWECT__MASK		0x00000006
#define A2XX_WB_BC_CONTWOW_ACCUM_TIMEOUT_SEWECT__SHIFT		1
static inwine uint32_t A2XX_WB_BC_CONTWOW_ACCUM_TIMEOUT_SEWECT(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_BC_CONTWOW_ACCUM_TIMEOUT_SEWECT__SHIFT) & A2XX_WB_BC_CONTWOW_ACCUM_TIMEOUT_SEWECT__MASK;
}
#define A2XX_WB_BC_CONTWOW_DISABWE_EDWAM_CAM			0x00000008
#define A2XX_WB_BC_CONTWOW_DISABWE_EZ_FAST_CONTEXT_SWITCH	0x00000010
#define A2XX_WB_BC_CONTWOW_DISABWE_EZ_NUWW_ZCMD_DWOP		0x00000020
#define A2XX_WB_BC_CONTWOW_DISABWE_WZ_NUWW_ZCMD_DWOP		0x00000040
#define A2XX_WB_BC_CONTWOW_ENABWE_AZ_THWOTTWE			0x00000080
#define A2XX_WB_BC_CONTWOW_AZ_THWOTTWE_COUNT__MASK		0x00001f00
#define A2XX_WB_BC_CONTWOW_AZ_THWOTTWE_COUNT__SHIFT		8
static inwine uint32_t A2XX_WB_BC_CONTWOW_AZ_THWOTTWE_COUNT(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_BC_CONTWOW_AZ_THWOTTWE_COUNT__SHIFT) & A2XX_WB_BC_CONTWOW_AZ_THWOTTWE_COUNT__MASK;
}
#define A2XX_WB_BC_CONTWOW_ENABWE_CWC_UPDATE			0x00004000
#define A2XX_WB_BC_CONTWOW_CWC_MODE				0x00008000
#define A2XX_WB_BC_CONTWOW_DISABWE_SAMPWE_COUNTEWS		0x00010000
#define A2XX_WB_BC_CONTWOW_DISABWE_ACCUM			0x00020000
#define A2XX_WB_BC_CONTWOW_ACCUM_AWWOC_MASK__MASK		0x003c0000
#define A2XX_WB_BC_CONTWOW_ACCUM_AWWOC_MASK__SHIFT		18
static inwine uint32_t A2XX_WB_BC_CONTWOW_ACCUM_AWWOC_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_BC_CONTWOW_ACCUM_AWWOC_MASK__SHIFT) & A2XX_WB_BC_CONTWOW_ACCUM_AWWOC_MASK__MASK;
}
#define A2XX_WB_BC_CONTWOW_WINEAW_PEWFOWMANCE_ENABWE		0x00400000
#define A2XX_WB_BC_CONTWOW_ACCUM_DATA_FIFO_WIMIT__MASK		0x07800000
#define A2XX_WB_BC_CONTWOW_ACCUM_DATA_FIFO_WIMIT__SHIFT		23
static inwine uint32_t A2XX_WB_BC_CONTWOW_ACCUM_DATA_FIFO_WIMIT(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_BC_CONTWOW_ACCUM_DATA_FIFO_WIMIT__SHIFT) & A2XX_WB_BC_CONTWOW_ACCUM_DATA_FIFO_WIMIT__MASK;
}
#define A2XX_WB_BC_CONTWOW_MEM_EXPOWT_TIMEOUT_SEWECT__MASK	0x18000000
#define A2XX_WB_BC_CONTWOW_MEM_EXPOWT_TIMEOUT_SEWECT__SHIFT	27
static inwine uint32_t A2XX_WB_BC_CONTWOW_MEM_EXPOWT_TIMEOUT_SEWECT(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_BC_CONTWOW_MEM_EXPOWT_TIMEOUT_SEWECT__SHIFT) & A2XX_WB_BC_CONTWOW_MEM_EXPOWT_TIMEOUT_SEWECT__MASK;
}
#define A2XX_WB_BC_CONTWOW_MEM_EXPOWT_WINEAW_MODE_ENABWE	0x20000000
#define A2XX_WB_BC_CONTWOW_CWC_SYSTEM				0x40000000
#define A2XX_WB_BC_CONTWOW_WESEWVED6				0x80000000

#define WEG_A2XX_WB_EDWAM_INFO					0x00000f02

#define WEG_A2XX_WB_DEBUG_CNTW					0x00000f26

#define WEG_A2XX_WB_DEBUG_DATA					0x00000f27

#define WEG_A2XX_WB_SUWFACE_INFO				0x00002000
#define A2XX_WB_SUWFACE_INFO_SUWFACE_PITCH__MASK		0x00003fff
#define A2XX_WB_SUWFACE_INFO_SUWFACE_PITCH__SHIFT		0
static inwine uint32_t A2XX_WB_SUWFACE_INFO_SUWFACE_PITCH(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_SUWFACE_INFO_SUWFACE_PITCH__SHIFT) & A2XX_WB_SUWFACE_INFO_SUWFACE_PITCH__MASK;
}
#define A2XX_WB_SUWFACE_INFO_MSAA_SAMPWES__MASK			0x0000c000
#define A2XX_WB_SUWFACE_INFO_MSAA_SAMPWES__SHIFT		14
static inwine uint32_t A2XX_WB_SUWFACE_INFO_MSAA_SAMPWES(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_SUWFACE_INFO_MSAA_SAMPWES__SHIFT) & A2XX_WB_SUWFACE_INFO_MSAA_SAMPWES__MASK;
}

#define WEG_A2XX_WB_COWOW_INFO					0x00002001
#define A2XX_WB_COWOW_INFO_FOWMAT__MASK				0x0000000f
#define A2XX_WB_COWOW_INFO_FOWMAT__SHIFT			0
static inwine uint32_t A2XX_WB_COWOW_INFO_FOWMAT(enum a2xx_cowowfowmatx vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOW_INFO_FOWMAT__SHIFT) & A2XX_WB_COWOW_INFO_FOWMAT__MASK;
}
#define A2XX_WB_COWOW_INFO_WOUND_MODE__MASK			0x00000030
#define A2XX_WB_COWOW_INFO_WOUND_MODE__SHIFT			4
static inwine uint32_t A2XX_WB_COWOW_INFO_WOUND_MODE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOW_INFO_WOUND_MODE__SHIFT) & A2XX_WB_COWOW_INFO_WOUND_MODE__MASK;
}
#define A2XX_WB_COWOW_INFO_WINEAW				0x00000040
#define A2XX_WB_COWOW_INFO_ENDIAN__MASK				0x00000180
#define A2XX_WB_COWOW_INFO_ENDIAN__SHIFT			7
static inwine uint32_t A2XX_WB_COWOW_INFO_ENDIAN(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOW_INFO_ENDIAN__SHIFT) & A2XX_WB_COWOW_INFO_ENDIAN__MASK;
}
#define A2XX_WB_COWOW_INFO_SWAP__MASK				0x00000600
#define A2XX_WB_COWOW_INFO_SWAP__SHIFT				9
static inwine uint32_t A2XX_WB_COWOW_INFO_SWAP(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOW_INFO_SWAP__SHIFT) & A2XX_WB_COWOW_INFO_SWAP__MASK;
}
#define A2XX_WB_COWOW_INFO_BASE__MASK				0xfffff000
#define A2XX_WB_COWOW_INFO_BASE__SHIFT				12
static inwine uint32_t A2XX_WB_COWOW_INFO_BASE(uint32_t vaw)
{
	wetuwn ((vaw >> 12) << A2XX_WB_COWOW_INFO_BASE__SHIFT) & A2XX_WB_COWOW_INFO_BASE__MASK;
}

#define WEG_A2XX_WB_DEPTH_INFO					0x00002002
#define A2XX_WB_DEPTH_INFO_DEPTH_FOWMAT__MASK			0x00000001
#define A2XX_WB_DEPTH_INFO_DEPTH_FOWMAT__SHIFT			0
static inwine uint32_t A2XX_WB_DEPTH_INFO_DEPTH_FOWMAT(enum adweno_wb_depth_fowmat vaw)
{
	wetuwn ((vaw) << A2XX_WB_DEPTH_INFO_DEPTH_FOWMAT__SHIFT) & A2XX_WB_DEPTH_INFO_DEPTH_FOWMAT__MASK;
}
#define A2XX_WB_DEPTH_INFO_DEPTH_BASE__MASK			0xfffff000
#define A2XX_WB_DEPTH_INFO_DEPTH_BASE__SHIFT			12
static inwine uint32_t A2XX_WB_DEPTH_INFO_DEPTH_BASE(uint32_t vaw)
{
	wetuwn ((vaw >> 12) << A2XX_WB_DEPTH_INFO_DEPTH_BASE__SHIFT) & A2XX_WB_DEPTH_INFO_DEPTH_BASE__MASK;
}

#define WEG_A2XX_A225_WB_COWOW_INFO3				0x00002005

#define WEG_A2XX_COHEW_DEST_BASE_0				0x00002006

#define WEG_A2XX_PA_SC_SCWEEN_SCISSOW_TW			0x0000200e
#define A2XX_PA_SC_SCWEEN_SCISSOW_TW_WINDOW_OFFSET_DISABWE	0x80000000
#define A2XX_PA_SC_SCWEEN_SCISSOW_TW_X__MASK			0x00007fff
#define A2XX_PA_SC_SCWEEN_SCISSOW_TW_X__SHIFT			0
static inwine uint32_t A2XX_PA_SC_SCWEEN_SCISSOW_TW_X(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_SCWEEN_SCISSOW_TW_X__SHIFT) & A2XX_PA_SC_SCWEEN_SCISSOW_TW_X__MASK;
}
#define A2XX_PA_SC_SCWEEN_SCISSOW_TW_Y__MASK			0x7fff0000
#define A2XX_PA_SC_SCWEEN_SCISSOW_TW_Y__SHIFT			16
static inwine uint32_t A2XX_PA_SC_SCWEEN_SCISSOW_TW_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_SCWEEN_SCISSOW_TW_Y__SHIFT) & A2XX_PA_SC_SCWEEN_SCISSOW_TW_Y__MASK;
}

#define WEG_A2XX_PA_SC_SCWEEN_SCISSOW_BW			0x0000200f
#define A2XX_PA_SC_SCWEEN_SCISSOW_BW_WINDOW_OFFSET_DISABWE	0x80000000
#define A2XX_PA_SC_SCWEEN_SCISSOW_BW_X__MASK			0x00007fff
#define A2XX_PA_SC_SCWEEN_SCISSOW_BW_X__SHIFT			0
static inwine uint32_t A2XX_PA_SC_SCWEEN_SCISSOW_BW_X(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_SCWEEN_SCISSOW_BW_X__SHIFT) & A2XX_PA_SC_SCWEEN_SCISSOW_BW_X__MASK;
}
#define A2XX_PA_SC_SCWEEN_SCISSOW_BW_Y__MASK			0x7fff0000
#define A2XX_PA_SC_SCWEEN_SCISSOW_BW_Y__SHIFT			16
static inwine uint32_t A2XX_PA_SC_SCWEEN_SCISSOW_BW_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_SCWEEN_SCISSOW_BW_Y__SHIFT) & A2XX_PA_SC_SCWEEN_SCISSOW_BW_Y__MASK;
}

#define WEG_A2XX_PA_SC_WINDOW_OFFSET				0x00002080
#define A2XX_PA_SC_WINDOW_OFFSET_X__MASK			0x00007fff
#define A2XX_PA_SC_WINDOW_OFFSET_X__SHIFT			0
static inwine uint32_t A2XX_PA_SC_WINDOW_OFFSET_X(int32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINDOW_OFFSET_X__SHIFT) & A2XX_PA_SC_WINDOW_OFFSET_X__MASK;
}
#define A2XX_PA_SC_WINDOW_OFFSET_Y__MASK			0x7fff0000
#define A2XX_PA_SC_WINDOW_OFFSET_Y__SHIFT			16
static inwine uint32_t A2XX_PA_SC_WINDOW_OFFSET_Y(int32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINDOW_OFFSET_Y__SHIFT) & A2XX_PA_SC_WINDOW_OFFSET_Y__MASK;
}
#define A2XX_PA_SC_WINDOW_OFFSET_DISABWE			0x80000000

#define WEG_A2XX_PA_SC_WINDOW_SCISSOW_TW			0x00002081
#define A2XX_PA_SC_WINDOW_SCISSOW_TW_WINDOW_OFFSET_DISABWE	0x80000000
#define A2XX_PA_SC_WINDOW_SCISSOW_TW_X__MASK			0x00007fff
#define A2XX_PA_SC_WINDOW_SCISSOW_TW_X__SHIFT			0
static inwine uint32_t A2XX_PA_SC_WINDOW_SCISSOW_TW_X(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINDOW_SCISSOW_TW_X__SHIFT) & A2XX_PA_SC_WINDOW_SCISSOW_TW_X__MASK;
}
#define A2XX_PA_SC_WINDOW_SCISSOW_TW_Y__MASK			0x7fff0000
#define A2XX_PA_SC_WINDOW_SCISSOW_TW_Y__SHIFT			16
static inwine uint32_t A2XX_PA_SC_WINDOW_SCISSOW_TW_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINDOW_SCISSOW_TW_Y__SHIFT) & A2XX_PA_SC_WINDOW_SCISSOW_TW_Y__MASK;
}

#define WEG_A2XX_PA_SC_WINDOW_SCISSOW_BW			0x00002082
#define A2XX_PA_SC_WINDOW_SCISSOW_BW_WINDOW_OFFSET_DISABWE	0x80000000
#define A2XX_PA_SC_WINDOW_SCISSOW_BW_X__MASK			0x00007fff
#define A2XX_PA_SC_WINDOW_SCISSOW_BW_X__SHIFT			0
static inwine uint32_t A2XX_PA_SC_WINDOW_SCISSOW_BW_X(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINDOW_SCISSOW_BW_X__SHIFT) & A2XX_PA_SC_WINDOW_SCISSOW_BW_X__MASK;
}
#define A2XX_PA_SC_WINDOW_SCISSOW_BW_Y__MASK			0x7fff0000
#define A2XX_PA_SC_WINDOW_SCISSOW_BW_Y__SHIFT			16
static inwine uint32_t A2XX_PA_SC_WINDOW_SCISSOW_BW_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINDOW_SCISSOW_BW_Y__SHIFT) & A2XX_PA_SC_WINDOW_SCISSOW_BW_Y__MASK;
}

#define WEG_A2XX_UNKNOWN_2010					0x00002010

#define WEG_A2XX_VGT_MAX_VTX_INDX				0x00002100

#define WEG_A2XX_VGT_MIN_VTX_INDX				0x00002101

#define WEG_A2XX_VGT_INDX_OFFSET				0x00002102

#define WEG_A2XX_A225_PC_MUWTI_PWIM_IB_WESET_INDX		0x00002103

#define WEG_A2XX_WB_COWOW_MASK					0x00002104
#define A2XX_WB_COWOW_MASK_WWITE_WED				0x00000001
#define A2XX_WB_COWOW_MASK_WWITE_GWEEN				0x00000002
#define A2XX_WB_COWOW_MASK_WWITE_BWUE				0x00000004
#define A2XX_WB_COWOW_MASK_WWITE_AWPHA				0x00000008

#define WEG_A2XX_WB_BWEND_WED					0x00002105

#define WEG_A2XX_WB_BWEND_GWEEN					0x00002106

#define WEG_A2XX_WB_BWEND_BWUE					0x00002107

#define WEG_A2XX_WB_BWEND_AWPHA					0x00002108

#define WEG_A2XX_WB_FOG_COWOW					0x00002109
#define A2XX_WB_FOG_COWOW_FOG_WED__MASK				0x000000ff
#define A2XX_WB_FOG_COWOW_FOG_WED__SHIFT			0
static inwine uint32_t A2XX_WB_FOG_COWOW_FOG_WED(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_FOG_COWOW_FOG_WED__SHIFT) & A2XX_WB_FOG_COWOW_FOG_WED__MASK;
}
#define A2XX_WB_FOG_COWOW_FOG_GWEEN__MASK			0x0000ff00
#define A2XX_WB_FOG_COWOW_FOG_GWEEN__SHIFT			8
static inwine uint32_t A2XX_WB_FOG_COWOW_FOG_GWEEN(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_FOG_COWOW_FOG_GWEEN__SHIFT) & A2XX_WB_FOG_COWOW_FOG_GWEEN__MASK;
}
#define A2XX_WB_FOG_COWOW_FOG_BWUE__MASK			0x00ff0000
#define A2XX_WB_FOG_COWOW_FOG_BWUE__SHIFT			16
static inwine uint32_t A2XX_WB_FOG_COWOW_FOG_BWUE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_FOG_COWOW_FOG_BWUE__SHIFT) & A2XX_WB_FOG_COWOW_FOG_BWUE__MASK;
}

#define WEG_A2XX_WB_STENCIWWEFMASK_BF				0x0000210c
#define A2XX_WB_STENCIWWEFMASK_BF_STENCIWWEF__MASK		0x000000ff
#define A2XX_WB_STENCIWWEFMASK_BF_STENCIWWEF__SHIFT		0
static inwine uint32_t A2XX_WB_STENCIWWEFMASK_BF_STENCIWWEF(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_STENCIWWEFMASK_BF_STENCIWWEF__SHIFT) & A2XX_WB_STENCIWWEFMASK_BF_STENCIWWEF__MASK;
}
#define A2XX_WB_STENCIWWEFMASK_BF_STENCIWMASK__MASK		0x0000ff00
#define A2XX_WB_STENCIWWEFMASK_BF_STENCIWMASK__SHIFT		8
static inwine uint32_t A2XX_WB_STENCIWWEFMASK_BF_STENCIWMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_STENCIWWEFMASK_BF_STENCIWMASK__SHIFT) & A2XX_WB_STENCIWWEFMASK_BF_STENCIWMASK__MASK;
}
#define A2XX_WB_STENCIWWEFMASK_BF_STENCIWWWITEMASK__MASK	0x00ff0000
#define A2XX_WB_STENCIWWEFMASK_BF_STENCIWWWITEMASK__SHIFT	16
static inwine uint32_t A2XX_WB_STENCIWWEFMASK_BF_STENCIWWWITEMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_STENCIWWEFMASK_BF_STENCIWWWITEMASK__SHIFT) & A2XX_WB_STENCIWWEFMASK_BF_STENCIWWWITEMASK__MASK;
}

#define WEG_A2XX_WB_STENCIWWEFMASK				0x0000210d
#define A2XX_WB_STENCIWWEFMASK_STENCIWWEF__MASK			0x000000ff
#define A2XX_WB_STENCIWWEFMASK_STENCIWWEF__SHIFT		0
static inwine uint32_t A2XX_WB_STENCIWWEFMASK_STENCIWWEF(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_STENCIWWEFMASK_STENCIWWEF__SHIFT) & A2XX_WB_STENCIWWEFMASK_STENCIWWEF__MASK;
}
#define A2XX_WB_STENCIWWEFMASK_STENCIWMASK__MASK		0x0000ff00
#define A2XX_WB_STENCIWWEFMASK_STENCIWMASK__SHIFT		8
static inwine uint32_t A2XX_WB_STENCIWWEFMASK_STENCIWMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_STENCIWWEFMASK_STENCIWMASK__SHIFT) & A2XX_WB_STENCIWWEFMASK_STENCIWMASK__MASK;
}
#define A2XX_WB_STENCIWWEFMASK_STENCIWWWITEMASK__MASK		0x00ff0000
#define A2XX_WB_STENCIWWEFMASK_STENCIWWWITEMASK__SHIFT		16
static inwine uint32_t A2XX_WB_STENCIWWEFMASK_STENCIWWWITEMASK(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_STENCIWWEFMASK_STENCIWWWITEMASK__SHIFT) & A2XX_WB_STENCIWWEFMASK_STENCIWWWITEMASK__MASK;
}

#define WEG_A2XX_WB_AWPHA_WEF					0x0000210e

#define WEG_A2XX_PA_CW_VPOWT_XSCAWE				0x0000210f
#define A2XX_PA_CW_VPOWT_XSCAWE__MASK				0xffffffff
#define A2XX_PA_CW_VPOWT_XSCAWE__SHIFT				0
static inwine uint32_t A2XX_PA_CW_VPOWT_XSCAWE(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A2XX_PA_CW_VPOWT_XSCAWE__SHIFT) & A2XX_PA_CW_VPOWT_XSCAWE__MASK;
}

#define WEG_A2XX_PA_CW_VPOWT_XOFFSET				0x00002110
#define A2XX_PA_CW_VPOWT_XOFFSET__MASK				0xffffffff
#define A2XX_PA_CW_VPOWT_XOFFSET__SHIFT				0
static inwine uint32_t A2XX_PA_CW_VPOWT_XOFFSET(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A2XX_PA_CW_VPOWT_XOFFSET__SHIFT) & A2XX_PA_CW_VPOWT_XOFFSET__MASK;
}

#define WEG_A2XX_PA_CW_VPOWT_YSCAWE				0x00002111
#define A2XX_PA_CW_VPOWT_YSCAWE__MASK				0xffffffff
#define A2XX_PA_CW_VPOWT_YSCAWE__SHIFT				0
static inwine uint32_t A2XX_PA_CW_VPOWT_YSCAWE(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A2XX_PA_CW_VPOWT_YSCAWE__SHIFT) & A2XX_PA_CW_VPOWT_YSCAWE__MASK;
}

#define WEG_A2XX_PA_CW_VPOWT_YOFFSET				0x00002112
#define A2XX_PA_CW_VPOWT_YOFFSET__MASK				0xffffffff
#define A2XX_PA_CW_VPOWT_YOFFSET__SHIFT				0
static inwine uint32_t A2XX_PA_CW_VPOWT_YOFFSET(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A2XX_PA_CW_VPOWT_YOFFSET__SHIFT) & A2XX_PA_CW_VPOWT_YOFFSET__MASK;
}

#define WEG_A2XX_PA_CW_VPOWT_ZSCAWE				0x00002113
#define A2XX_PA_CW_VPOWT_ZSCAWE__MASK				0xffffffff
#define A2XX_PA_CW_VPOWT_ZSCAWE__SHIFT				0
static inwine uint32_t A2XX_PA_CW_VPOWT_ZSCAWE(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A2XX_PA_CW_VPOWT_ZSCAWE__SHIFT) & A2XX_PA_CW_VPOWT_ZSCAWE__MASK;
}

#define WEG_A2XX_PA_CW_VPOWT_ZOFFSET				0x00002114
#define A2XX_PA_CW_VPOWT_ZOFFSET__MASK				0xffffffff
#define A2XX_PA_CW_VPOWT_ZOFFSET__SHIFT				0
static inwine uint32_t A2XX_PA_CW_VPOWT_ZOFFSET(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A2XX_PA_CW_VPOWT_ZOFFSET__SHIFT) & A2XX_PA_CW_VPOWT_ZOFFSET__MASK;
}

#define WEG_A2XX_SQ_PWOGWAM_CNTW				0x00002180
#define A2XX_SQ_PWOGWAM_CNTW_VS_WEGS__MASK			0x000000ff
#define A2XX_SQ_PWOGWAM_CNTW_VS_WEGS__SHIFT			0
static inwine uint32_t A2XX_SQ_PWOGWAM_CNTW_VS_WEGS(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_PWOGWAM_CNTW_VS_WEGS__SHIFT) & A2XX_SQ_PWOGWAM_CNTW_VS_WEGS__MASK;
}
#define A2XX_SQ_PWOGWAM_CNTW_PS_WEGS__MASK			0x0000ff00
#define A2XX_SQ_PWOGWAM_CNTW_PS_WEGS__SHIFT			8
static inwine uint32_t A2XX_SQ_PWOGWAM_CNTW_PS_WEGS(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_PWOGWAM_CNTW_PS_WEGS__SHIFT) & A2XX_SQ_PWOGWAM_CNTW_PS_WEGS__MASK;
}
#define A2XX_SQ_PWOGWAM_CNTW_VS_WESOUWCE			0x00010000
#define A2XX_SQ_PWOGWAM_CNTW_PS_WESOUWCE			0x00020000
#define A2XX_SQ_PWOGWAM_CNTW_PAWAM_GEN				0x00040000
#define A2XX_SQ_PWOGWAM_CNTW_GEN_INDEX_PIX			0x00080000
#define A2XX_SQ_PWOGWAM_CNTW_VS_EXPOWT_COUNT__MASK		0x00f00000
#define A2XX_SQ_PWOGWAM_CNTW_VS_EXPOWT_COUNT__SHIFT		20
static inwine uint32_t A2XX_SQ_PWOGWAM_CNTW_VS_EXPOWT_COUNT(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_PWOGWAM_CNTW_VS_EXPOWT_COUNT__SHIFT) & A2XX_SQ_PWOGWAM_CNTW_VS_EXPOWT_COUNT__MASK;
}
#define A2XX_SQ_PWOGWAM_CNTW_VS_EXPOWT_MODE__MASK		0x07000000
#define A2XX_SQ_PWOGWAM_CNTW_VS_EXPOWT_MODE__SHIFT		24
static inwine uint32_t A2XX_SQ_PWOGWAM_CNTW_VS_EXPOWT_MODE(enum a2xx_sq_ps_vtx_mode vaw)
{
	wetuwn ((vaw) << A2XX_SQ_PWOGWAM_CNTW_VS_EXPOWT_MODE__SHIFT) & A2XX_SQ_PWOGWAM_CNTW_VS_EXPOWT_MODE__MASK;
}
#define A2XX_SQ_PWOGWAM_CNTW_PS_EXPOWT_MODE__MASK		0x78000000
#define A2XX_SQ_PWOGWAM_CNTW_PS_EXPOWT_MODE__SHIFT		27
static inwine uint32_t A2XX_SQ_PWOGWAM_CNTW_PS_EXPOWT_MODE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_PWOGWAM_CNTW_PS_EXPOWT_MODE__SHIFT) & A2XX_SQ_PWOGWAM_CNTW_PS_EXPOWT_MODE__MASK;
}
#define A2XX_SQ_PWOGWAM_CNTW_GEN_INDEX_VTX			0x80000000

#define WEG_A2XX_SQ_CONTEXT_MISC				0x00002181
#define A2XX_SQ_CONTEXT_MISC_INST_PWED_OPTIMIZE			0x00000001
#define A2XX_SQ_CONTEXT_MISC_SC_OUTPUT_SCWEEN_XY		0x00000002
#define A2XX_SQ_CONTEXT_MISC_SC_SAMPWE_CNTW__MASK		0x0000000c
#define A2XX_SQ_CONTEXT_MISC_SC_SAMPWE_CNTW__SHIFT		2
static inwine uint32_t A2XX_SQ_CONTEXT_MISC_SC_SAMPWE_CNTW(enum a2xx_sq_sampwe_cntw vaw)
{
	wetuwn ((vaw) << A2XX_SQ_CONTEXT_MISC_SC_SAMPWE_CNTW__SHIFT) & A2XX_SQ_CONTEXT_MISC_SC_SAMPWE_CNTW__MASK;
}
#define A2XX_SQ_CONTEXT_MISC_PAWAM_GEN_POS__MASK		0x0000ff00
#define A2XX_SQ_CONTEXT_MISC_PAWAM_GEN_POS__SHIFT		8
static inwine uint32_t A2XX_SQ_CONTEXT_MISC_PAWAM_GEN_POS(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_CONTEXT_MISC_PAWAM_GEN_POS__SHIFT) & A2XX_SQ_CONTEXT_MISC_PAWAM_GEN_POS__MASK;
}
#define A2XX_SQ_CONTEXT_MISC_PEWFCOUNTEW_WEF			0x00010000
#define A2XX_SQ_CONTEXT_MISC_YEIWD_OPTIMIZE			0x00020000
#define A2XX_SQ_CONTEXT_MISC_TX_CACHE_SEW			0x00040000

#define WEG_A2XX_SQ_INTEWPOWATOW_CNTW				0x00002182
#define A2XX_SQ_INTEWPOWATOW_CNTW_PAWAM_SHADE__MASK		0x0000ffff
#define A2XX_SQ_INTEWPOWATOW_CNTW_PAWAM_SHADE__SHIFT		0
static inwine uint32_t A2XX_SQ_INTEWPOWATOW_CNTW_PAWAM_SHADE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_INTEWPOWATOW_CNTW_PAWAM_SHADE__SHIFT) & A2XX_SQ_INTEWPOWATOW_CNTW_PAWAM_SHADE__MASK;
}
#define A2XX_SQ_INTEWPOWATOW_CNTW_SAMPWING_PATTEWN__MASK	0xffff0000
#define A2XX_SQ_INTEWPOWATOW_CNTW_SAMPWING_PATTEWN__SHIFT	16
static inwine uint32_t A2XX_SQ_INTEWPOWATOW_CNTW_SAMPWING_PATTEWN(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_INTEWPOWATOW_CNTW_SAMPWING_PATTEWN__SHIFT) & A2XX_SQ_INTEWPOWATOW_CNTW_SAMPWING_PATTEWN__MASK;
}

#define WEG_A2XX_SQ_WWAPPING_0					0x00002183
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_0__MASK			0x0000000f
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_0__SHIFT			0
static inwine uint32_t A2XX_SQ_WWAPPING_0_PAWAM_WWAP_0(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_0_PAWAM_WWAP_0__SHIFT) & A2XX_SQ_WWAPPING_0_PAWAM_WWAP_0__MASK;
}
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_1__MASK			0x000000f0
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_1__SHIFT			4
static inwine uint32_t A2XX_SQ_WWAPPING_0_PAWAM_WWAP_1(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_0_PAWAM_WWAP_1__SHIFT) & A2XX_SQ_WWAPPING_0_PAWAM_WWAP_1__MASK;
}
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_2__MASK			0x00000f00
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_2__SHIFT			8
static inwine uint32_t A2XX_SQ_WWAPPING_0_PAWAM_WWAP_2(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_0_PAWAM_WWAP_2__SHIFT) & A2XX_SQ_WWAPPING_0_PAWAM_WWAP_2__MASK;
}
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_3__MASK			0x0000f000
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_3__SHIFT			12
static inwine uint32_t A2XX_SQ_WWAPPING_0_PAWAM_WWAP_3(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_0_PAWAM_WWAP_3__SHIFT) & A2XX_SQ_WWAPPING_0_PAWAM_WWAP_3__MASK;
}
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_4__MASK			0x000f0000
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_4__SHIFT			16
static inwine uint32_t A2XX_SQ_WWAPPING_0_PAWAM_WWAP_4(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_0_PAWAM_WWAP_4__SHIFT) & A2XX_SQ_WWAPPING_0_PAWAM_WWAP_4__MASK;
}
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_5__MASK			0x00f00000
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_5__SHIFT			20
static inwine uint32_t A2XX_SQ_WWAPPING_0_PAWAM_WWAP_5(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_0_PAWAM_WWAP_5__SHIFT) & A2XX_SQ_WWAPPING_0_PAWAM_WWAP_5__MASK;
}
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_6__MASK			0x0f000000
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_6__SHIFT			24
static inwine uint32_t A2XX_SQ_WWAPPING_0_PAWAM_WWAP_6(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_0_PAWAM_WWAP_6__SHIFT) & A2XX_SQ_WWAPPING_0_PAWAM_WWAP_6__MASK;
}
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_7__MASK			0xf0000000
#define A2XX_SQ_WWAPPING_0_PAWAM_WWAP_7__SHIFT			28
static inwine uint32_t A2XX_SQ_WWAPPING_0_PAWAM_WWAP_7(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_0_PAWAM_WWAP_7__SHIFT) & A2XX_SQ_WWAPPING_0_PAWAM_WWAP_7__MASK;
}

#define WEG_A2XX_SQ_WWAPPING_1					0x00002184
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_8__MASK			0x0000000f
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_8__SHIFT			0
static inwine uint32_t A2XX_SQ_WWAPPING_1_PAWAM_WWAP_8(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_1_PAWAM_WWAP_8__SHIFT) & A2XX_SQ_WWAPPING_1_PAWAM_WWAP_8__MASK;
}
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_9__MASK			0x000000f0
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_9__SHIFT			4
static inwine uint32_t A2XX_SQ_WWAPPING_1_PAWAM_WWAP_9(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_1_PAWAM_WWAP_9__SHIFT) & A2XX_SQ_WWAPPING_1_PAWAM_WWAP_9__MASK;
}
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_10__MASK			0x00000f00
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_10__SHIFT			8
static inwine uint32_t A2XX_SQ_WWAPPING_1_PAWAM_WWAP_10(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_1_PAWAM_WWAP_10__SHIFT) & A2XX_SQ_WWAPPING_1_PAWAM_WWAP_10__MASK;
}
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_11__MASK			0x0000f000
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_11__SHIFT			12
static inwine uint32_t A2XX_SQ_WWAPPING_1_PAWAM_WWAP_11(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_1_PAWAM_WWAP_11__SHIFT) & A2XX_SQ_WWAPPING_1_PAWAM_WWAP_11__MASK;
}
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_12__MASK			0x000f0000
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_12__SHIFT			16
static inwine uint32_t A2XX_SQ_WWAPPING_1_PAWAM_WWAP_12(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_1_PAWAM_WWAP_12__SHIFT) & A2XX_SQ_WWAPPING_1_PAWAM_WWAP_12__MASK;
}
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_13__MASK			0x00f00000
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_13__SHIFT			20
static inwine uint32_t A2XX_SQ_WWAPPING_1_PAWAM_WWAP_13(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_1_PAWAM_WWAP_13__SHIFT) & A2XX_SQ_WWAPPING_1_PAWAM_WWAP_13__MASK;
}
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_14__MASK			0x0f000000
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_14__SHIFT			24
static inwine uint32_t A2XX_SQ_WWAPPING_1_PAWAM_WWAP_14(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_1_PAWAM_WWAP_14__SHIFT) & A2XX_SQ_WWAPPING_1_PAWAM_WWAP_14__MASK;
}
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_15__MASK			0xf0000000
#define A2XX_SQ_WWAPPING_1_PAWAM_WWAP_15__SHIFT			28
static inwine uint32_t A2XX_SQ_WWAPPING_1_PAWAM_WWAP_15(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_WWAPPING_1_PAWAM_WWAP_15__SHIFT) & A2XX_SQ_WWAPPING_1_PAWAM_WWAP_15__MASK;
}

#define WEG_A2XX_SQ_PS_PWOGWAM					0x000021f6
#define A2XX_SQ_PS_PWOGWAM_BASE__MASK				0x00000fff
#define A2XX_SQ_PS_PWOGWAM_BASE__SHIFT				0
static inwine uint32_t A2XX_SQ_PS_PWOGWAM_BASE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_PS_PWOGWAM_BASE__SHIFT) & A2XX_SQ_PS_PWOGWAM_BASE__MASK;
}
#define A2XX_SQ_PS_PWOGWAM_SIZE__MASK				0x00fff000
#define A2XX_SQ_PS_PWOGWAM_SIZE__SHIFT				12
static inwine uint32_t A2XX_SQ_PS_PWOGWAM_SIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_PS_PWOGWAM_SIZE__SHIFT) & A2XX_SQ_PS_PWOGWAM_SIZE__MASK;
}

#define WEG_A2XX_SQ_VS_PWOGWAM					0x000021f7
#define A2XX_SQ_VS_PWOGWAM_BASE__MASK				0x00000fff
#define A2XX_SQ_VS_PWOGWAM_BASE__SHIFT				0
static inwine uint32_t A2XX_SQ_VS_PWOGWAM_BASE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_VS_PWOGWAM_BASE__SHIFT) & A2XX_SQ_VS_PWOGWAM_BASE__MASK;
}
#define A2XX_SQ_VS_PWOGWAM_SIZE__MASK				0x00fff000
#define A2XX_SQ_VS_PWOGWAM_SIZE__SHIFT				12
static inwine uint32_t A2XX_SQ_VS_PWOGWAM_SIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_VS_PWOGWAM_SIZE__SHIFT) & A2XX_SQ_VS_PWOGWAM_SIZE__MASK;
}

#define WEG_A2XX_VGT_EVENT_INITIATOW				0x000021f9

#define WEG_A2XX_VGT_DWAW_INITIATOW				0x000021fc
#define A2XX_VGT_DWAW_INITIATOW_PWIM_TYPE__MASK			0x0000003f
#define A2XX_VGT_DWAW_INITIATOW_PWIM_TYPE__SHIFT		0
static inwine uint32_t A2XX_VGT_DWAW_INITIATOW_PWIM_TYPE(enum pc_di_pwimtype vaw)
{
	wetuwn ((vaw) << A2XX_VGT_DWAW_INITIATOW_PWIM_TYPE__SHIFT) & A2XX_VGT_DWAW_INITIATOW_PWIM_TYPE__MASK;
}
#define A2XX_VGT_DWAW_INITIATOW_SOUWCE_SEWECT__MASK		0x000000c0
#define A2XX_VGT_DWAW_INITIATOW_SOUWCE_SEWECT__SHIFT		6
static inwine uint32_t A2XX_VGT_DWAW_INITIATOW_SOUWCE_SEWECT(enum pc_di_swc_sew vaw)
{
	wetuwn ((vaw) << A2XX_VGT_DWAW_INITIATOW_SOUWCE_SEWECT__SHIFT) & A2XX_VGT_DWAW_INITIATOW_SOUWCE_SEWECT__MASK;
}
#define A2XX_VGT_DWAW_INITIATOW_VIS_CUWW__MASK			0x00000600
#define A2XX_VGT_DWAW_INITIATOW_VIS_CUWW__SHIFT			9
static inwine uint32_t A2XX_VGT_DWAW_INITIATOW_VIS_CUWW(enum pc_di_vis_cuww_mode vaw)
{
	wetuwn ((vaw) << A2XX_VGT_DWAW_INITIATOW_VIS_CUWW__SHIFT) & A2XX_VGT_DWAW_INITIATOW_VIS_CUWW__MASK;
}
#define A2XX_VGT_DWAW_INITIATOW_INDEX_SIZE__MASK		0x00000800
#define A2XX_VGT_DWAW_INITIATOW_INDEX_SIZE__SHIFT		11
static inwine uint32_t A2XX_VGT_DWAW_INITIATOW_INDEX_SIZE(enum pc_di_index_size vaw)
{
	wetuwn ((vaw) << A2XX_VGT_DWAW_INITIATOW_INDEX_SIZE__SHIFT) & A2XX_VGT_DWAW_INITIATOW_INDEX_SIZE__MASK;
}
#define A2XX_VGT_DWAW_INITIATOW_NOT_EOP				0x00001000
#define A2XX_VGT_DWAW_INITIATOW_SMAWW_INDEX			0x00002000
#define A2XX_VGT_DWAW_INITIATOW_PWE_DWAW_INITIATOW_ENABWE	0x00004000
#define A2XX_VGT_DWAW_INITIATOW_NUM_INSTANCES__MASK		0xff000000
#define A2XX_VGT_DWAW_INITIATOW_NUM_INSTANCES__SHIFT		24
static inwine uint32_t A2XX_VGT_DWAW_INITIATOW_NUM_INSTANCES(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_VGT_DWAW_INITIATOW_NUM_INSTANCES__SHIFT) & A2XX_VGT_DWAW_INITIATOW_NUM_INSTANCES__MASK;
}

#define WEG_A2XX_VGT_IMMED_DATA					0x000021fd

#define WEG_A2XX_WB_DEPTHCONTWOW				0x00002200
#define A2XX_WB_DEPTHCONTWOW_STENCIW_ENABWE			0x00000001
#define A2XX_WB_DEPTHCONTWOW_Z_ENABWE				0x00000002
#define A2XX_WB_DEPTHCONTWOW_Z_WWITE_ENABWE			0x00000004
#define A2XX_WB_DEPTHCONTWOW_EAWWY_Z_ENABWE			0x00000008
#define A2XX_WB_DEPTHCONTWOW_ZFUNC__MASK			0x00000070
#define A2XX_WB_DEPTHCONTWOW_ZFUNC__SHIFT			4
static inwine uint32_t A2XX_WB_DEPTHCONTWOW_ZFUNC(enum adweno_compawe_func vaw)
{
	wetuwn ((vaw) << A2XX_WB_DEPTHCONTWOW_ZFUNC__SHIFT) & A2XX_WB_DEPTHCONTWOW_ZFUNC__MASK;
}
#define A2XX_WB_DEPTHCONTWOW_BACKFACE_ENABWE			0x00000080
#define A2XX_WB_DEPTHCONTWOW_STENCIWFUNC__MASK			0x00000700
#define A2XX_WB_DEPTHCONTWOW_STENCIWFUNC__SHIFT			8
static inwine uint32_t A2XX_WB_DEPTHCONTWOW_STENCIWFUNC(enum adweno_compawe_func vaw)
{
	wetuwn ((vaw) << A2XX_WB_DEPTHCONTWOW_STENCIWFUNC__SHIFT) & A2XX_WB_DEPTHCONTWOW_STENCIWFUNC__MASK;
}
#define A2XX_WB_DEPTHCONTWOW_STENCIWFAIW__MASK			0x00003800
#define A2XX_WB_DEPTHCONTWOW_STENCIWFAIW__SHIFT			11
static inwine uint32_t A2XX_WB_DEPTHCONTWOW_STENCIWFAIW(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A2XX_WB_DEPTHCONTWOW_STENCIWFAIW__SHIFT) & A2XX_WB_DEPTHCONTWOW_STENCIWFAIW__MASK;
}
#define A2XX_WB_DEPTHCONTWOW_STENCIWZPASS__MASK			0x0001c000
#define A2XX_WB_DEPTHCONTWOW_STENCIWZPASS__SHIFT		14
static inwine uint32_t A2XX_WB_DEPTHCONTWOW_STENCIWZPASS(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A2XX_WB_DEPTHCONTWOW_STENCIWZPASS__SHIFT) & A2XX_WB_DEPTHCONTWOW_STENCIWZPASS__MASK;
}
#define A2XX_WB_DEPTHCONTWOW_STENCIWZFAIW__MASK			0x000e0000
#define A2XX_WB_DEPTHCONTWOW_STENCIWZFAIW__SHIFT		17
static inwine uint32_t A2XX_WB_DEPTHCONTWOW_STENCIWZFAIW(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A2XX_WB_DEPTHCONTWOW_STENCIWZFAIW__SHIFT) & A2XX_WB_DEPTHCONTWOW_STENCIWZFAIW__MASK;
}
#define A2XX_WB_DEPTHCONTWOW_STENCIWFUNC_BF__MASK		0x00700000
#define A2XX_WB_DEPTHCONTWOW_STENCIWFUNC_BF__SHIFT		20
static inwine uint32_t A2XX_WB_DEPTHCONTWOW_STENCIWFUNC_BF(enum adweno_compawe_func vaw)
{
	wetuwn ((vaw) << A2XX_WB_DEPTHCONTWOW_STENCIWFUNC_BF__SHIFT) & A2XX_WB_DEPTHCONTWOW_STENCIWFUNC_BF__MASK;
}
#define A2XX_WB_DEPTHCONTWOW_STENCIWFAIW_BF__MASK		0x03800000
#define A2XX_WB_DEPTHCONTWOW_STENCIWFAIW_BF__SHIFT		23
static inwine uint32_t A2XX_WB_DEPTHCONTWOW_STENCIWFAIW_BF(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A2XX_WB_DEPTHCONTWOW_STENCIWFAIW_BF__SHIFT) & A2XX_WB_DEPTHCONTWOW_STENCIWFAIW_BF__MASK;
}
#define A2XX_WB_DEPTHCONTWOW_STENCIWZPASS_BF__MASK		0x1c000000
#define A2XX_WB_DEPTHCONTWOW_STENCIWZPASS_BF__SHIFT		26
static inwine uint32_t A2XX_WB_DEPTHCONTWOW_STENCIWZPASS_BF(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A2XX_WB_DEPTHCONTWOW_STENCIWZPASS_BF__SHIFT) & A2XX_WB_DEPTHCONTWOW_STENCIWZPASS_BF__MASK;
}
#define A2XX_WB_DEPTHCONTWOW_STENCIWZFAIW_BF__MASK		0xe0000000
#define A2XX_WB_DEPTHCONTWOW_STENCIWZFAIW_BF__SHIFT		29
static inwine uint32_t A2XX_WB_DEPTHCONTWOW_STENCIWZFAIW_BF(enum adweno_stenciw_op vaw)
{
	wetuwn ((vaw) << A2XX_WB_DEPTHCONTWOW_STENCIWZFAIW_BF__SHIFT) & A2XX_WB_DEPTHCONTWOW_STENCIWZFAIW_BF__MASK;
}

#define WEG_A2XX_WB_BWEND_CONTWOW				0x00002201
#define A2XX_WB_BWEND_CONTWOW_COWOW_SWCBWEND__MASK		0x0000001f
#define A2XX_WB_BWEND_CONTWOW_COWOW_SWCBWEND__SHIFT		0
static inwine uint32_t A2XX_WB_BWEND_CONTWOW_COWOW_SWCBWEND(enum adweno_wb_bwend_factow vaw)
{
	wetuwn ((vaw) << A2XX_WB_BWEND_CONTWOW_COWOW_SWCBWEND__SHIFT) & A2XX_WB_BWEND_CONTWOW_COWOW_SWCBWEND__MASK;
}
#define A2XX_WB_BWEND_CONTWOW_COWOW_COMB_FCN__MASK		0x000000e0
#define A2XX_WB_BWEND_CONTWOW_COWOW_COMB_FCN__SHIFT		5
static inwine uint32_t A2XX_WB_BWEND_CONTWOW_COWOW_COMB_FCN(enum a2xx_wb_bwend_opcode vaw)
{
	wetuwn ((vaw) << A2XX_WB_BWEND_CONTWOW_COWOW_COMB_FCN__SHIFT) & A2XX_WB_BWEND_CONTWOW_COWOW_COMB_FCN__MASK;
}
#define A2XX_WB_BWEND_CONTWOW_COWOW_DESTBWEND__MASK		0x00001f00
#define A2XX_WB_BWEND_CONTWOW_COWOW_DESTBWEND__SHIFT		8
static inwine uint32_t A2XX_WB_BWEND_CONTWOW_COWOW_DESTBWEND(enum adweno_wb_bwend_factow vaw)
{
	wetuwn ((vaw) << A2XX_WB_BWEND_CONTWOW_COWOW_DESTBWEND__SHIFT) & A2XX_WB_BWEND_CONTWOW_COWOW_DESTBWEND__MASK;
}
#define A2XX_WB_BWEND_CONTWOW_AWPHA_SWCBWEND__MASK		0x001f0000
#define A2XX_WB_BWEND_CONTWOW_AWPHA_SWCBWEND__SHIFT		16
static inwine uint32_t A2XX_WB_BWEND_CONTWOW_AWPHA_SWCBWEND(enum adweno_wb_bwend_factow vaw)
{
	wetuwn ((vaw) << A2XX_WB_BWEND_CONTWOW_AWPHA_SWCBWEND__SHIFT) & A2XX_WB_BWEND_CONTWOW_AWPHA_SWCBWEND__MASK;
}
#define A2XX_WB_BWEND_CONTWOW_AWPHA_COMB_FCN__MASK		0x00e00000
#define A2XX_WB_BWEND_CONTWOW_AWPHA_COMB_FCN__SHIFT		21
static inwine uint32_t A2XX_WB_BWEND_CONTWOW_AWPHA_COMB_FCN(enum a2xx_wb_bwend_opcode vaw)
{
	wetuwn ((vaw) << A2XX_WB_BWEND_CONTWOW_AWPHA_COMB_FCN__SHIFT) & A2XX_WB_BWEND_CONTWOW_AWPHA_COMB_FCN__MASK;
}
#define A2XX_WB_BWEND_CONTWOW_AWPHA_DESTBWEND__MASK		0x1f000000
#define A2XX_WB_BWEND_CONTWOW_AWPHA_DESTBWEND__SHIFT		24
static inwine uint32_t A2XX_WB_BWEND_CONTWOW_AWPHA_DESTBWEND(enum adweno_wb_bwend_factow vaw)
{
	wetuwn ((vaw) << A2XX_WB_BWEND_CONTWOW_AWPHA_DESTBWEND__SHIFT) & A2XX_WB_BWEND_CONTWOW_AWPHA_DESTBWEND__MASK;
}
#define A2XX_WB_BWEND_CONTWOW_BWEND_FOWCE_ENABWE		0x20000000
#define A2XX_WB_BWEND_CONTWOW_BWEND_FOWCE			0x40000000

#define WEG_A2XX_WB_COWOWCONTWOW				0x00002202
#define A2XX_WB_COWOWCONTWOW_AWPHA_FUNC__MASK			0x00000007
#define A2XX_WB_COWOWCONTWOW_AWPHA_FUNC__SHIFT			0
static inwine uint32_t A2XX_WB_COWOWCONTWOW_AWPHA_FUNC(enum adweno_compawe_func vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOWCONTWOW_AWPHA_FUNC__SHIFT) & A2XX_WB_COWOWCONTWOW_AWPHA_FUNC__MASK;
}
#define A2XX_WB_COWOWCONTWOW_AWPHA_TEST_ENABWE			0x00000008
#define A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_ENABWE		0x00000010
#define A2XX_WB_COWOWCONTWOW_BWEND_DISABWE			0x00000020
#define A2XX_WB_COWOWCONTWOW_VOB_ENABWE				0x00000040
#define A2XX_WB_COWOWCONTWOW_VS_EXPOWTS_FOG			0x00000080
#define A2XX_WB_COWOWCONTWOW_WOP_CODE__MASK			0x00000f00
#define A2XX_WB_COWOWCONTWOW_WOP_CODE__SHIFT			8
static inwine uint32_t A2XX_WB_COWOWCONTWOW_WOP_CODE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOWCONTWOW_WOP_CODE__SHIFT) & A2XX_WB_COWOWCONTWOW_WOP_CODE__MASK;
}
#define A2XX_WB_COWOWCONTWOW_DITHEW_MODE__MASK			0x00003000
#define A2XX_WB_COWOWCONTWOW_DITHEW_MODE__SHIFT			12
static inwine uint32_t A2XX_WB_COWOWCONTWOW_DITHEW_MODE(enum adweno_wb_dithew_mode vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOWCONTWOW_DITHEW_MODE__SHIFT) & A2XX_WB_COWOWCONTWOW_DITHEW_MODE__MASK;
}
#define A2XX_WB_COWOWCONTWOW_DITHEW_TYPE__MASK			0x0000c000
#define A2XX_WB_COWOWCONTWOW_DITHEW_TYPE__SHIFT			14
static inwine uint32_t A2XX_WB_COWOWCONTWOW_DITHEW_TYPE(enum a2xx_wb_dithew_type vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOWCONTWOW_DITHEW_TYPE__SHIFT) & A2XX_WB_COWOWCONTWOW_DITHEW_TYPE__MASK;
}
#define A2XX_WB_COWOWCONTWOW_PIXEW_FOG				0x00010000
#define A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET0__MASK	0x03000000
#define A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET0__SHIFT	24
static inwine uint32_t A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET0(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET0__SHIFT) & A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET0__MASK;
}
#define A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET1__MASK	0x0c000000
#define A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET1__SHIFT	26
static inwine uint32_t A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET1(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET1__SHIFT) & A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET1__MASK;
}
#define A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET2__MASK	0x30000000
#define A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET2__SHIFT	28
static inwine uint32_t A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET2(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET2__SHIFT) & A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET2__MASK;
}
#define A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET3__MASK	0xc0000000
#define A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET3__SHIFT	30
static inwine uint32_t A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET3(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET3__SHIFT) & A2XX_WB_COWOWCONTWOW_AWPHA_TO_MASK_OFFSET3__MASK;
}

#define WEG_A2XX_VGT_CUWWENT_BIN_ID_MAX				0x00002203
#define A2XX_VGT_CUWWENT_BIN_ID_MAX_COWUMN__MASK		0x00000007
#define A2XX_VGT_CUWWENT_BIN_ID_MAX_COWUMN__SHIFT		0
static inwine uint32_t A2XX_VGT_CUWWENT_BIN_ID_MAX_COWUMN(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_VGT_CUWWENT_BIN_ID_MAX_COWUMN__SHIFT) & A2XX_VGT_CUWWENT_BIN_ID_MAX_COWUMN__MASK;
}
#define A2XX_VGT_CUWWENT_BIN_ID_MAX_WOW__MASK			0x00000038
#define A2XX_VGT_CUWWENT_BIN_ID_MAX_WOW__SHIFT			3
static inwine uint32_t A2XX_VGT_CUWWENT_BIN_ID_MAX_WOW(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_VGT_CUWWENT_BIN_ID_MAX_WOW__SHIFT) & A2XX_VGT_CUWWENT_BIN_ID_MAX_WOW__MASK;
}
#define A2XX_VGT_CUWWENT_BIN_ID_MAX_GUAWD_BAND_MASK__MASK	0x000001c0
#define A2XX_VGT_CUWWENT_BIN_ID_MAX_GUAWD_BAND_MASK__SHIFT	6
static inwine uint32_t A2XX_VGT_CUWWENT_BIN_ID_MAX_GUAWD_BAND_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_VGT_CUWWENT_BIN_ID_MAX_GUAWD_BAND_MASK__SHIFT) & A2XX_VGT_CUWWENT_BIN_ID_MAX_GUAWD_BAND_MASK__MASK;
}

#define WEG_A2XX_PA_CW_CWIP_CNTW				0x00002204
#define A2XX_PA_CW_CWIP_CNTW_CWIP_DISABWE			0x00010000
#define A2XX_PA_CW_CWIP_CNTW_BOUNDAWY_EDGE_FWAG_ENA		0x00040000
#define A2XX_PA_CW_CWIP_CNTW_DX_CWIP_SPACE_DEF__MASK		0x00080000
#define A2XX_PA_CW_CWIP_CNTW_DX_CWIP_SPACE_DEF__SHIFT		19
static inwine uint32_t A2XX_PA_CW_CWIP_CNTW_DX_CWIP_SPACE_DEF(enum a2xx_dx_cwip_space vaw)
{
	wetuwn ((vaw) << A2XX_PA_CW_CWIP_CNTW_DX_CWIP_SPACE_DEF__SHIFT) & A2XX_PA_CW_CWIP_CNTW_DX_CWIP_SPACE_DEF__MASK;
}
#define A2XX_PA_CW_CWIP_CNTW_DIS_CWIP_EWW_DETECT		0x00100000
#define A2XX_PA_CW_CWIP_CNTW_VTX_KIWW_OW			0x00200000
#define A2XX_PA_CW_CWIP_CNTW_XY_NAN_WETAIN			0x00400000
#define A2XX_PA_CW_CWIP_CNTW_Z_NAN_WETAIN			0x00800000
#define A2XX_PA_CW_CWIP_CNTW_W_NAN_WETAIN			0x01000000

#define WEG_A2XX_PA_SU_SC_MODE_CNTW				0x00002205
#define A2XX_PA_SU_SC_MODE_CNTW_CUWW_FWONT			0x00000001
#define A2XX_PA_SU_SC_MODE_CNTW_CUWW_BACK			0x00000002
#define A2XX_PA_SU_SC_MODE_CNTW_FACE				0x00000004
#define A2XX_PA_SU_SC_MODE_CNTW_POWYMODE__MASK			0x00000018
#define A2XX_PA_SU_SC_MODE_CNTW_POWYMODE__SHIFT			3
static inwine uint32_t A2XX_PA_SU_SC_MODE_CNTW_POWYMODE(enum a2xx_pa_su_sc_powymode vaw)
{
	wetuwn ((vaw) << A2XX_PA_SU_SC_MODE_CNTW_POWYMODE__SHIFT) & A2XX_PA_SU_SC_MODE_CNTW_POWYMODE__MASK;
}
#define A2XX_PA_SU_SC_MODE_CNTW_FWONT_PTYPE__MASK		0x000000e0
#define A2XX_PA_SU_SC_MODE_CNTW_FWONT_PTYPE__SHIFT		5
static inwine uint32_t A2XX_PA_SU_SC_MODE_CNTW_FWONT_PTYPE(enum adweno_pa_su_sc_dwaw vaw)
{
	wetuwn ((vaw) << A2XX_PA_SU_SC_MODE_CNTW_FWONT_PTYPE__SHIFT) & A2XX_PA_SU_SC_MODE_CNTW_FWONT_PTYPE__MASK;
}
#define A2XX_PA_SU_SC_MODE_CNTW_BACK_PTYPE__MASK		0x00000700
#define A2XX_PA_SU_SC_MODE_CNTW_BACK_PTYPE__SHIFT		8
static inwine uint32_t A2XX_PA_SU_SC_MODE_CNTW_BACK_PTYPE(enum adweno_pa_su_sc_dwaw vaw)
{
	wetuwn ((vaw) << A2XX_PA_SU_SC_MODE_CNTW_BACK_PTYPE__SHIFT) & A2XX_PA_SU_SC_MODE_CNTW_BACK_PTYPE__MASK;
}
#define A2XX_PA_SU_SC_MODE_CNTW_POWY_OFFSET_FWONT_ENABWE	0x00000800
#define A2XX_PA_SU_SC_MODE_CNTW_POWY_OFFSET_BACK_ENABWE		0x00001000
#define A2XX_PA_SU_SC_MODE_CNTW_POWY_OFFSET_PAWA_ENABWE		0x00002000
#define A2XX_PA_SU_SC_MODE_CNTW_MSAA_ENABWE			0x00008000
#define A2XX_PA_SU_SC_MODE_CNTW_VTX_WINDOW_OFFSET_ENABWE	0x00010000
#define A2XX_PA_SU_SC_MODE_CNTW_WINE_STIPPWE_ENABWE		0x00040000
#define A2XX_PA_SU_SC_MODE_CNTW_PWOVOKING_VTX_WAST		0x00080000
#define A2XX_PA_SU_SC_MODE_CNTW_PEWSP_COWW_DIS			0x00100000
#define A2XX_PA_SU_SC_MODE_CNTW_MUWTI_PWIM_IB_ENA		0x00200000
#define A2XX_PA_SU_SC_MODE_CNTW_QUAD_OWDEW_ENABWE		0x00800000
#define A2XX_PA_SU_SC_MODE_CNTW_WAIT_WB_IDWE_AWW_TWI		0x02000000
#define A2XX_PA_SU_SC_MODE_CNTW_WAIT_WB_IDWE_FIWST_TWI_NEW_STATE	0x04000000
#define A2XX_PA_SU_SC_MODE_CNTW_CWAMPED_FACENESS		0x10000000
#define A2XX_PA_SU_SC_MODE_CNTW_ZEWO_AWEA_FACENESS		0x20000000
#define A2XX_PA_SU_SC_MODE_CNTW_FACE_KIWW_ENABWE		0x40000000
#define A2XX_PA_SU_SC_MODE_CNTW_FACE_WWITE_ENABWE		0x80000000

#define WEG_A2XX_PA_CW_VTE_CNTW					0x00002206
#define A2XX_PA_CW_VTE_CNTW_VPOWT_X_SCAWE_ENA			0x00000001
#define A2XX_PA_CW_VTE_CNTW_VPOWT_X_OFFSET_ENA			0x00000002
#define A2XX_PA_CW_VTE_CNTW_VPOWT_Y_SCAWE_ENA			0x00000004
#define A2XX_PA_CW_VTE_CNTW_VPOWT_Y_OFFSET_ENA			0x00000008
#define A2XX_PA_CW_VTE_CNTW_VPOWT_Z_SCAWE_ENA			0x00000010
#define A2XX_PA_CW_VTE_CNTW_VPOWT_Z_OFFSET_ENA			0x00000020
#define A2XX_PA_CW_VTE_CNTW_VTX_XY_FMT				0x00000100
#define A2XX_PA_CW_VTE_CNTW_VTX_Z_FMT				0x00000200
#define A2XX_PA_CW_VTE_CNTW_VTX_W0_FMT				0x00000400
#define A2XX_PA_CW_VTE_CNTW_PEWFCOUNTEW_WEF			0x00000800

#define WEG_A2XX_VGT_CUWWENT_BIN_ID_MIN				0x00002207
#define A2XX_VGT_CUWWENT_BIN_ID_MIN_COWUMN__MASK		0x00000007
#define A2XX_VGT_CUWWENT_BIN_ID_MIN_COWUMN__SHIFT		0
static inwine uint32_t A2XX_VGT_CUWWENT_BIN_ID_MIN_COWUMN(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_VGT_CUWWENT_BIN_ID_MIN_COWUMN__SHIFT) & A2XX_VGT_CUWWENT_BIN_ID_MIN_COWUMN__MASK;
}
#define A2XX_VGT_CUWWENT_BIN_ID_MIN_WOW__MASK			0x00000038
#define A2XX_VGT_CUWWENT_BIN_ID_MIN_WOW__SHIFT			3
static inwine uint32_t A2XX_VGT_CUWWENT_BIN_ID_MIN_WOW(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_VGT_CUWWENT_BIN_ID_MIN_WOW__SHIFT) & A2XX_VGT_CUWWENT_BIN_ID_MIN_WOW__MASK;
}
#define A2XX_VGT_CUWWENT_BIN_ID_MIN_GUAWD_BAND_MASK__MASK	0x000001c0
#define A2XX_VGT_CUWWENT_BIN_ID_MIN_GUAWD_BAND_MASK__SHIFT	6
static inwine uint32_t A2XX_VGT_CUWWENT_BIN_ID_MIN_GUAWD_BAND_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_VGT_CUWWENT_BIN_ID_MIN_GUAWD_BAND_MASK__SHIFT) & A2XX_VGT_CUWWENT_BIN_ID_MIN_GUAWD_BAND_MASK__MASK;
}

#define WEG_A2XX_WB_MODECONTWOW					0x00002208
#define A2XX_WB_MODECONTWOW_EDWAM_MODE__MASK			0x00000007
#define A2XX_WB_MODECONTWOW_EDWAM_MODE__SHIFT			0
static inwine uint32_t A2XX_WB_MODECONTWOW_EDWAM_MODE(enum a2xx_wb_edwam_mode vaw)
{
	wetuwn ((vaw) << A2XX_WB_MODECONTWOW_EDWAM_MODE__SHIFT) & A2XX_WB_MODECONTWOW_EDWAM_MODE__MASK;
}

#define WEG_A2XX_A220_WB_WWZ_VSC_CONTWOW			0x00002209

#define WEG_A2XX_WB_SAMPWE_POS					0x0000220a

#define WEG_A2XX_CWEAW_COWOW					0x0000220b
#define A2XX_CWEAW_COWOW_WED__MASK				0x000000ff
#define A2XX_CWEAW_COWOW_WED__SHIFT				0
static inwine uint32_t A2XX_CWEAW_COWOW_WED(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_CWEAW_COWOW_WED__SHIFT) & A2XX_CWEAW_COWOW_WED__MASK;
}
#define A2XX_CWEAW_COWOW_GWEEN__MASK				0x0000ff00
#define A2XX_CWEAW_COWOW_GWEEN__SHIFT				8
static inwine uint32_t A2XX_CWEAW_COWOW_GWEEN(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_CWEAW_COWOW_GWEEN__SHIFT) & A2XX_CWEAW_COWOW_GWEEN__MASK;
}
#define A2XX_CWEAW_COWOW_BWUE__MASK				0x00ff0000
#define A2XX_CWEAW_COWOW_BWUE__SHIFT				16
static inwine uint32_t A2XX_CWEAW_COWOW_BWUE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_CWEAW_COWOW_BWUE__SHIFT) & A2XX_CWEAW_COWOW_BWUE__MASK;
}
#define A2XX_CWEAW_COWOW_AWPHA__MASK				0xff000000
#define A2XX_CWEAW_COWOW_AWPHA__SHIFT				24
static inwine uint32_t A2XX_CWEAW_COWOW_AWPHA(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_CWEAW_COWOW_AWPHA__SHIFT) & A2XX_CWEAW_COWOW_AWPHA__MASK;
}

#define WEG_A2XX_A220_GWAS_CONTWOW				0x00002210

#define WEG_A2XX_PA_SU_POINT_SIZE				0x00002280
#define A2XX_PA_SU_POINT_SIZE_HEIGHT__MASK			0x0000ffff
#define A2XX_PA_SU_POINT_SIZE_HEIGHT__SHIFT			0
static inwine uint32_t A2XX_PA_SU_POINT_SIZE_HEIGHT(fwoat vaw)
{
	wetuwn ((((uint32_t)(vaw * 16.0))) << A2XX_PA_SU_POINT_SIZE_HEIGHT__SHIFT) & A2XX_PA_SU_POINT_SIZE_HEIGHT__MASK;
}
#define A2XX_PA_SU_POINT_SIZE_WIDTH__MASK			0xffff0000
#define A2XX_PA_SU_POINT_SIZE_WIDTH__SHIFT			16
static inwine uint32_t A2XX_PA_SU_POINT_SIZE_WIDTH(fwoat vaw)
{
	wetuwn ((((uint32_t)(vaw * 16.0))) << A2XX_PA_SU_POINT_SIZE_WIDTH__SHIFT) & A2XX_PA_SU_POINT_SIZE_WIDTH__MASK;
}

#define WEG_A2XX_PA_SU_POINT_MINMAX				0x00002281
#define A2XX_PA_SU_POINT_MINMAX_MIN__MASK			0x0000ffff
#define A2XX_PA_SU_POINT_MINMAX_MIN__SHIFT			0
static inwine uint32_t A2XX_PA_SU_POINT_MINMAX_MIN(fwoat vaw)
{
	wetuwn ((((uint32_t)(vaw * 16.0))) << A2XX_PA_SU_POINT_MINMAX_MIN__SHIFT) & A2XX_PA_SU_POINT_MINMAX_MIN__MASK;
}
#define A2XX_PA_SU_POINT_MINMAX_MAX__MASK			0xffff0000
#define A2XX_PA_SU_POINT_MINMAX_MAX__SHIFT			16
static inwine uint32_t A2XX_PA_SU_POINT_MINMAX_MAX(fwoat vaw)
{
	wetuwn ((((uint32_t)(vaw * 16.0))) << A2XX_PA_SU_POINT_MINMAX_MAX__SHIFT) & A2XX_PA_SU_POINT_MINMAX_MAX__MASK;
}

#define WEG_A2XX_PA_SU_WINE_CNTW				0x00002282
#define A2XX_PA_SU_WINE_CNTW_WIDTH__MASK			0x0000ffff
#define A2XX_PA_SU_WINE_CNTW_WIDTH__SHIFT			0
static inwine uint32_t A2XX_PA_SU_WINE_CNTW_WIDTH(fwoat vaw)
{
	wetuwn ((((uint32_t)(vaw * 16.0))) << A2XX_PA_SU_WINE_CNTW_WIDTH__SHIFT) & A2XX_PA_SU_WINE_CNTW_WIDTH__MASK;
}

#define WEG_A2XX_PA_SC_WINE_STIPPWE				0x00002283
#define A2XX_PA_SC_WINE_STIPPWE_WINE_PATTEWN__MASK		0x0000ffff
#define A2XX_PA_SC_WINE_STIPPWE_WINE_PATTEWN__SHIFT		0
static inwine uint32_t A2XX_PA_SC_WINE_STIPPWE_WINE_PATTEWN(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINE_STIPPWE_WINE_PATTEWN__SHIFT) & A2XX_PA_SC_WINE_STIPPWE_WINE_PATTEWN__MASK;
}
#define A2XX_PA_SC_WINE_STIPPWE_WEPEAT_COUNT__MASK		0x00ff0000
#define A2XX_PA_SC_WINE_STIPPWE_WEPEAT_COUNT__SHIFT		16
static inwine uint32_t A2XX_PA_SC_WINE_STIPPWE_WEPEAT_COUNT(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINE_STIPPWE_WEPEAT_COUNT__SHIFT) & A2XX_PA_SC_WINE_STIPPWE_WEPEAT_COUNT__MASK;
}
#define A2XX_PA_SC_WINE_STIPPWE_PATTEWN_BIT_OWDEW__MASK		0x10000000
#define A2XX_PA_SC_WINE_STIPPWE_PATTEWN_BIT_OWDEW__SHIFT	28
static inwine uint32_t A2XX_PA_SC_WINE_STIPPWE_PATTEWN_BIT_OWDEW(enum a2xx_pa_sc_pattewn_bit_owdew vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINE_STIPPWE_PATTEWN_BIT_OWDEW__SHIFT) & A2XX_PA_SC_WINE_STIPPWE_PATTEWN_BIT_OWDEW__MASK;
}
#define A2XX_PA_SC_WINE_STIPPWE_AUTO_WESET_CNTW__MASK		0x60000000
#define A2XX_PA_SC_WINE_STIPPWE_AUTO_WESET_CNTW__SHIFT		29
static inwine uint32_t A2XX_PA_SC_WINE_STIPPWE_AUTO_WESET_CNTW(enum a2xx_pa_sc_auto_weset_cntw vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINE_STIPPWE_AUTO_WESET_CNTW__SHIFT) & A2XX_PA_SC_WINE_STIPPWE_AUTO_WESET_CNTW__MASK;
}

#define WEG_A2XX_PA_SC_VIZ_QUEWY				0x00002293
#define A2XX_PA_SC_VIZ_QUEWY_VIZ_QUEWY_ENA			0x00000001
#define A2XX_PA_SC_VIZ_QUEWY_VIZ_QUEWY_ID__MASK			0x0000007e
#define A2XX_PA_SC_VIZ_QUEWY_VIZ_QUEWY_ID__SHIFT		1
static inwine uint32_t A2XX_PA_SC_VIZ_QUEWY_VIZ_QUEWY_ID(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_VIZ_QUEWY_VIZ_QUEWY_ID__SHIFT) & A2XX_PA_SC_VIZ_QUEWY_VIZ_QUEWY_ID__MASK;
}
#define A2XX_PA_SC_VIZ_QUEWY_KIWW_PIX_POST_EAWWY_Z		0x00000100

#define WEG_A2XX_VGT_ENHANCE					0x00002294

#define WEG_A2XX_PA_SC_WINE_CNTW				0x00002300
#define A2XX_PA_SC_WINE_CNTW_BWES_CNTW__MASK			0x0000ffff
#define A2XX_PA_SC_WINE_CNTW_BWES_CNTW__SHIFT			0
static inwine uint32_t A2XX_PA_SC_WINE_CNTW_BWES_CNTW(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_WINE_CNTW_BWES_CNTW__SHIFT) & A2XX_PA_SC_WINE_CNTW_BWES_CNTW__MASK;
}
#define A2XX_PA_SC_WINE_CNTW_USE_BWES_CNTW			0x00000100
#define A2XX_PA_SC_WINE_CNTW_EXPAND_WINE_WIDTH			0x00000200
#define A2XX_PA_SC_WINE_CNTW_WAST_PIXEW				0x00000400

#define WEG_A2XX_PA_SC_AA_CONFIG				0x00002301
#define A2XX_PA_SC_AA_CONFIG_MSAA_NUM_SAMPWES__MASK		0x00000007
#define A2XX_PA_SC_AA_CONFIG_MSAA_NUM_SAMPWES__SHIFT		0
static inwine uint32_t A2XX_PA_SC_AA_CONFIG_MSAA_NUM_SAMPWES(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_AA_CONFIG_MSAA_NUM_SAMPWES__SHIFT) & A2XX_PA_SC_AA_CONFIG_MSAA_NUM_SAMPWES__MASK;
}
#define A2XX_PA_SC_AA_CONFIG_MAX_SAMPWE_DIST__MASK		0x0001e000
#define A2XX_PA_SC_AA_CONFIG_MAX_SAMPWE_DIST__SHIFT		13
static inwine uint32_t A2XX_PA_SC_AA_CONFIG_MAX_SAMPWE_DIST(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_PA_SC_AA_CONFIG_MAX_SAMPWE_DIST__SHIFT) & A2XX_PA_SC_AA_CONFIG_MAX_SAMPWE_DIST__MASK;
}

#define WEG_A2XX_PA_SU_VTX_CNTW					0x00002302
#define A2XX_PA_SU_VTX_CNTW_PIX_CENTEW__MASK			0x00000001
#define A2XX_PA_SU_VTX_CNTW_PIX_CENTEW__SHIFT			0
static inwine uint32_t A2XX_PA_SU_VTX_CNTW_PIX_CENTEW(enum a2xx_pa_pixcentew vaw)
{
	wetuwn ((vaw) << A2XX_PA_SU_VTX_CNTW_PIX_CENTEW__SHIFT) & A2XX_PA_SU_VTX_CNTW_PIX_CENTEW__MASK;
}
#define A2XX_PA_SU_VTX_CNTW_WOUND_MODE__MASK			0x00000006
#define A2XX_PA_SU_VTX_CNTW_WOUND_MODE__SHIFT			1
static inwine uint32_t A2XX_PA_SU_VTX_CNTW_WOUND_MODE(enum a2xx_pa_woundmode vaw)
{
	wetuwn ((vaw) << A2XX_PA_SU_VTX_CNTW_WOUND_MODE__SHIFT) & A2XX_PA_SU_VTX_CNTW_WOUND_MODE__MASK;
}
#define A2XX_PA_SU_VTX_CNTW_QUANT_MODE__MASK			0x00000380
#define A2XX_PA_SU_VTX_CNTW_QUANT_MODE__SHIFT			7
static inwine uint32_t A2XX_PA_SU_VTX_CNTW_QUANT_MODE(enum a2xx_pa_quantmode vaw)
{
	wetuwn ((vaw) << A2XX_PA_SU_VTX_CNTW_QUANT_MODE__SHIFT) & A2XX_PA_SU_VTX_CNTW_QUANT_MODE__MASK;
}

#define WEG_A2XX_PA_CW_GB_VEWT_CWIP_ADJ				0x00002303
#define A2XX_PA_CW_GB_VEWT_CWIP_ADJ__MASK			0xffffffff
#define A2XX_PA_CW_GB_VEWT_CWIP_ADJ__SHIFT			0
static inwine uint32_t A2XX_PA_CW_GB_VEWT_CWIP_ADJ(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A2XX_PA_CW_GB_VEWT_CWIP_ADJ__SHIFT) & A2XX_PA_CW_GB_VEWT_CWIP_ADJ__MASK;
}

#define WEG_A2XX_PA_CW_GB_VEWT_DISC_ADJ				0x00002304
#define A2XX_PA_CW_GB_VEWT_DISC_ADJ__MASK			0xffffffff
#define A2XX_PA_CW_GB_VEWT_DISC_ADJ__SHIFT			0
static inwine uint32_t A2XX_PA_CW_GB_VEWT_DISC_ADJ(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A2XX_PA_CW_GB_VEWT_DISC_ADJ__SHIFT) & A2XX_PA_CW_GB_VEWT_DISC_ADJ__MASK;
}

#define WEG_A2XX_PA_CW_GB_HOWZ_CWIP_ADJ				0x00002305
#define A2XX_PA_CW_GB_HOWZ_CWIP_ADJ__MASK			0xffffffff
#define A2XX_PA_CW_GB_HOWZ_CWIP_ADJ__SHIFT			0
static inwine uint32_t A2XX_PA_CW_GB_HOWZ_CWIP_ADJ(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A2XX_PA_CW_GB_HOWZ_CWIP_ADJ__SHIFT) & A2XX_PA_CW_GB_HOWZ_CWIP_ADJ__MASK;
}

#define WEG_A2XX_PA_CW_GB_HOWZ_DISC_ADJ				0x00002306
#define A2XX_PA_CW_GB_HOWZ_DISC_ADJ__MASK			0xffffffff
#define A2XX_PA_CW_GB_HOWZ_DISC_ADJ__SHIFT			0
static inwine uint32_t A2XX_PA_CW_GB_HOWZ_DISC_ADJ(fwoat vaw)
{
	wetuwn ((fui(vaw)) << A2XX_PA_CW_GB_HOWZ_DISC_ADJ__SHIFT) & A2XX_PA_CW_GB_HOWZ_DISC_ADJ__MASK;
}

#define WEG_A2XX_SQ_VS_CONST					0x00002307
#define A2XX_SQ_VS_CONST_BASE__MASK				0x000001ff
#define A2XX_SQ_VS_CONST_BASE__SHIFT				0
static inwine uint32_t A2XX_SQ_VS_CONST_BASE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_VS_CONST_BASE__SHIFT) & A2XX_SQ_VS_CONST_BASE__MASK;
}
#define A2XX_SQ_VS_CONST_SIZE__MASK				0x001ff000
#define A2XX_SQ_VS_CONST_SIZE__SHIFT				12
static inwine uint32_t A2XX_SQ_VS_CONST_SIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_VS_CONST_SIZE__SHIFT) & A2XX_SQ_VS_CONST_SIZE__MASK;
}

#define WEG_A2XX_SQ_PS_CONST					0x00002308
#define A2XX_SQ_PS_CONST_BASE__MASK				0x000001ff
#define A2XX_SQ_PS_CONST_BASE__SHIFT				0
static inwine uint32_t A2XX_SQ_PS_CONST_BASE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_PS_CONST_BASE__SHIFT) & A2XX_SQ_PS_CONST_BASE__MASK;
}
#define A2XX_SQ_PS_CONST_SIZE__MASK				0x001ff000
#define A2XX_SQ_PS_CONST_SIZE__SHIFT				12
static inwine uint32_t A2XX_SQ_PS_CONST_SIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_PS_CONST_SIZE__SHIFT) & A2XX_SQ_PS_CONST_SIZE__MASK;
}

#define WEG_A2XX_SQ_DEBUG_MISC_0				0x00002309

#define WEG_A2XX_SQ_DEBUG_MISC_1				0x0000230a

#define WEG_A2XX_PA_SC_AA_MASK					0x00002312

#define WEG_A2XX_VGT_VEWTEX_WEUSE_BWOCK_CNTW			0x00002316
#define A2XX_VGT_VEWTEX_WEUSE_BWOCK_CNTW_VTX_WEUSE_DEPTH__MASK	0x00000007
#define A2XX_VGT_VEWTEX_WEUSE_BWOCK_CNTW_VTX_WEUSE_DEPTH__SHIFT	0
static inwine uint32_t A2XX_VGT_VEWTEX_WEUSE_BWOCK_CNTW_VTX_WEUSE_DEPTH(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_VGT_VEWTEX_WEUSE_BWOCK_CNTW_VTX_WEUSE_DEPTH__SHIFT) & A2XX_VGT_VEWTEX_WEUSE_BWOCK_CNTW_VTX_WEUSE_DEPTH__MASK;
}

#define WEG_A2XX_VGT_OUT_DEAWWOC_CNTW				0x00002317
#define A2XX_VGT_OUT_DEAWWOC_CNTW_DEAWWOC_DIST__MASK		0x00000003
#define A2XX_VGT_OUT_DEAWWOC_CNTW_DEAWWOC_DIST__SHIFT		0
static inwine uint32_t A2XX_VGT_OUT_DEAWWOC_CNTW_DEAWWOC_DIST(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_VGT_OUT_DEAWWOC_CNTW_DEAWWOC_DIST__SHIFT) & A2XX_VGT_OUT_DEAWWOC_CNTW_DEAWWOC_DIST__MASK;
}

#define WEG_A2XX_WB_COPY_CONTWOW				0x00002318
#define A2XX_WB_COPY_CONTWOW_COPY_SAMPWE_SEWECT__MASK		0x00000007
#define A2XX_WB_COPY_CONTWOW_COPY_SAMPWE_SEWECT__SHIFT		0
static inwine uint32_t A2XX_WB_COPY_CONTWOW_COPY_SAMPWE_SEWECT(enum a2xx_wb_copy_sampwe_sewect vaw)
{
	wetuwn ((vaw) << A2XX_WB_COPY_CONTWOW_COPY_SAMPWE_SEWECT__SHIFT) & A2XX_WB_COPY_CONTWOW_COPY_SAMPWE_SEWECT__MASK;
}
#define A2XX_WB_COPY_CONTWOW_DEPTH_CWEAW_ENABWE			0x00000008
#define A2XX_WB_COPY_CONTWOW_CWEAW_MASK__MASK			0x000000f0
#define A2XX_WB_COPY_CONTWOW_CWEAW_MASK__SHIFT			4
static inwine uint32_t A2XX_WB_COPY_CONTWOW_CWEAW_MASK(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COPY_CONTWOW_CWEAW_MASK__SHIFT) & A2XX_WB_COPY_CONTWOW_CWEAW_MASK__MASK;
}

#define WEG_A2XX_WB_COPY_DEST_BASE				0x00002319

#define WEG_A2XX_WB_COPY_DEST_PITCH				0x0000231a
#define A2XX_WB_COPY_DEST_PITCH__MASK				0xffffffff
#define A2XX_WB_COPY_DEST_PITCH__SHIFT				0
static inwine uint32_t A2XX_WB_COPY_DEST_PITCH(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A2XX_WB_COPY_DEST_PITCH__SHIFT) & A2XX_WB_COPY_DEST_PITCH__MASK;
}

#define WEG_A2XX_WB_COPY_DEST_INFO				0x0000231b
#define A2XX_WB_COPY_DEST_INFO_DEST_ENDIAN__MASK		0x00000007
#define A2XX_WB_COPY_DEST_INFO_DEST_ENDIAN__SHIFT		0
static inwine uint32_t A2XX_WB_COPY_DEST_INFO_DEST_ENDIAN(enum adweno_wb_suwface_endian vaw)
{
	wetuwn ((vaw) << A2XX_WB_COPY_DEST_INFO_DEST_ENDIAN__SHIFT) & A2XX_WB_COPY_DEST_INFO_DEST_ENDIAN__MASK;
}
#define A2XX_WB_COPY_DEST_INFO_WINEAW				0x00000008
#define A2XX_WB_COPY_DEST_INFO_FOWMAT__MASK			0x000000f0
#define A2XX_WB_COPY_DEST_INFO_FOWMAT__SHIFT			4
static inwine uint32_t A2XX_WB_COPY_DEST_INFO_FOWMAT(enum a2xx_cowowfowmatx vaw)
{
	wetuwn ((vaw) << A2XX_WB_COPY_DEST_INFO_FOWMAT__SHIFT) & A2XX_WB_COPY_DEST_INFO_FOWMAT__MASK;
}
#define A2XX_WB_COPY_DEST_INFO_SWAP__MASK			0x00000300
#define A2XX_WB_COPY_DEST_INFO_SWAP__SHIFT			8
static inwine uint32_t A2XX_WB_COPY_DEST_INFO_SWAP(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COPY_DEST_INFO_SWAP__SHIFT) & A2XX_WB_COPY_DEST_INFO_SWAP__MASK;
}
#define A2XX_WB_COPY_DEST_INFO_DITHEW_MODE__MASK		0x00000c00
#define A2XX_WB_COPY_DEST_INFO_DITHEW_MODE__SHIFT		10
static inwine uint32_t A2XX_WB_COPY_DEST_INFO_DITHEW_MODE(enum adweno_wb_dithew_mode vaw)
{
	wetuwn ((vaw) << A2XX_WB_COPY_DEST_INFO_DITHEW_MODE__SHIFT) & A2XX_WB_COPY_DEST_INFO_DITHEW_MODE__MASK;
}
#define A2XX_WB_COPY_DEST_INFO_DITHEW_TYPE__MASK		0x00003000
#define A2XX_WB_COPY_DEST_INFO_DITHEW_TYPE__SHIFT		12
static inwine uint32_t A2XX_WB_COPY_DEST_INFO_DITHEW_TYPE(enum a2xx_wb_dithew_type vaw)
{
	wetuwn ((vaw) << A2XX_WB_COPY_DEST_INFO_DITHEW_TYPE__SHIFT) & A2XX_WB_COPY_DEST_INFO_DITHEW_TYPE__MASK;
}
#define A2XX_WB_COPY_DEST_INFO_WWITE_WED			0x00004000
#define A2XX_WB_COPY_DEST_INFO_WWITE_GWEEN			0x00008000
#define A2XX_WB_COPY_DEST_INFO_WWITE_BWUE			0x00010000
#define A2XX_WB_COPY_DEST_INFO_WWITE_AWPHA			0x00020000

#define WEG_A2XX_WB_COPY_DEST_OFFSET				0x0000231c
#define A2XX_WB_COPY_DEST_OFFSET_X__MASK			0x00001fff
#define A2XX_WB_COPY_DEST_OFFSET_X__SHIFT			0
static inwine uint32_t A2XX_WB_COPY_DEST_OFFSET_X(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COPY_DEST_OFFSET_X__SHIFT) & A2XX_WB_COPY_DEST_OFFSET_X__MASK;
}
#define A2XX_WB_COPY_DEST_OFFSET_Y__MASK			0x03ffe000
#define A2XX_WB_COPY_DEST_OFFSET_Y__SHIFT			13
static inwine uint32_t A2XX_WB_COPY_DEST_OFFSET_Y(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_WB_COPY_DEST_OFFSET_Y__SHIFT) & A2XX_WB_COPY_DEST_OFFSET_Y__MASK;
}

#define WEG_A2XX_WB_DEPTH_CWEAW					0x0000231d

#define WEG_A2XX_WB_SAMPWE_COUNT_CTW				0x00002324

#define WEG_A2XX_WB_COWOW_DEST_MASK				0x00002326

#define WEG_A2XX_A225_GWAS_UCP0X				0x00002340

#define WEG_A2XX_A225_GWAS_UCP5W				0x00002357

#define WEG_A2XX_A225_GWAS_UCP_ENABWED				0x00002360

#define WEG_A2XX_PA_SU_POWY_OFFSET_FWONT_SCAWE			0x00002380

#define WEG_A2XX_PA_SU_POWY_OFFSET_FWONT_OFFSET			0x00002381

#define WEG_A2XX_PA_SU_POWY_OFFSET_BACK_SCAWE			0x00002382

#define WEG_A2XX_PA_SU_POWY_OFFSET_BACK_OFFSET			0x00002383

#define WEG_A2XX_SQ_CONSTANT_0					0x00004000

#define WEG_A2XX_SQ_FETCH_0					0x00004800

#define WEG_A2XX_SQ_CF_BOOWEANS					0x00004900

#define WEG_A2XX_SQ_CF_WOOP					0x00004908

#define WEG_A2XX_COHEW_SIZE_PM4					0x00000a29

#define WEG_A2XX_COHEW_BASE_PM4					0x00000a2a

#define WEG_A2XX_COHEW_STATUS_PM4				0x00000a2b

#define WEG_A2XX_PA_SU_PEWFCOUNTEW0_SEWECT			0x00000c88

#define WEG_A2XX_PA_SU_PEWFCOUNTEW1_SEWECT			0x00000c89

#define WEG_A2XX_PA_SU_PEWFCOUNTEW2_SEWECT			0x00000c8a

#define WEG_A2XX_PA_SU_PEWFCOUNTEW3_SEWECT			0x00000c8b

#define WEG_A2XX_PA_SU_PEWFCOUNTEW0_WOW				0x00000c8c

#define WEG_A2XX_PA_SU_PEWFCOUNTEW0_HI				0x00000c8d

#define WEG_A2XX_PA_SU_PEWFCOUNTEW1_WOW				0x00000c8e

#define WEG_A2XX_PA_SU_PEWFCOUNTEW1_HI				0x00000c8f

#define WEG_A2XX_PA_SU_PEWFCOUNTEW2_WOW				0x00000c90

#define WEG_A2XX_PA_SU_PEWFCOUNTEW2_HI				0x00000c91

#define WEG_A2XX_PA_SU_PEWFCOUNTEW3_WOW				0x00000c92

#define WEG_A2XX_PA_SU_PEWFCOUNTEW3_HI				0x00000c93

#define WEG_A2XX_PA_SC_PEWFCOUNTEW0_SEWECT			0x00000c98

#define WEG_A2XX_PA_SC_PEWFCOUNTEW0_WOW				0x00000c99

#define WEG_A2XX_PA_SC_PEWFCOUNTEW0_HI				0x00000c9a

#define WEG_A2XX_VGT_PEWFCOUNTEW0_SEWECT			0x00000c48

#define WEG_A2XX_VGT_PEWFCOUNTEW1_SEWECT			0x00000c49

#define WEG_A2XX_VGT_PEWFCOUNTEW2_SEWECT			0x00000c4a

#define WEG_A2XX_VGT_PEWFCOUNTEW3_SEWECT			0x00000c4b

#define WEG_A2XX_VGT_PEWFCOUNTEW0_WOW				0x00000c4c

#define WEG_A2XX_VGT_PEWFCOUNTEW1_WOW				0x00000c4e

#define WEG_A2XX_VGT_PEWFCOUNTEW2_WOW				0x00000c50

#define WEG_A2XX_VGT_PEWFCOUNTEW3_WOW				0x00000c52

#define WEG_A2XX_VGT_PEWFCOUNTEW0_HI				0x00000c4d

#define WEG_A2XX_VGT_PEWFCOUNTEW1_HI				0x00000c4f

#define WEG_A2XX_VGT_PEWFCOUNTEW2_HI				0x00000c51

#define WEG_A2XX_VGT_PEWFCOUNTEW3_HI				0x00000c53

#define WEG_A2XX_TCW_PEWFCOUNTEW0_SEWECT			0x00000e05

#define WEG_A2XX_TCW_PEWFCOUNTEW1_SEWECT			0x00000e08

#define WEG_A2XX_TCW_PEWFCOUNTEW0_HI				0x00000e06

#define WEG_A2XX_TCW_PEWFCOUNTEW1_HI				0x00000e09

#define WEG_A2XX_TCW_PEWFCOUNTEW0_WOW				0x00000e07

#define WEG_A2XX_TCW_PEWFCOUNTEW1_WOW				0x00000e0a

#define WEG_A2XX_TP0_PEWFCOUNTEW0_SEWECT			0x00000e1f

#define WEG_A2XX_TP0_PEWFCOUNTEW0_HI				0x00000e20

#define WEG_A2XX_TP0_PEWFCOUNTEW0_WOW				0x00000e21

#define WEG_A2XX_TP0_PEWFCOUNTEW1_SEWECT			0x00000e22

#define WEG_A2XX_TP0_PEWFCOUNTEW1_HI				0x00000e23

#define WEG_A2XX_TP0_PEWFCOUNTEW1_WOW				0x00000e24

#define WEG_A2XX_TCM_PEWFCOUNTEW0_SEWECT			0x00000e54

#define WEG_A2XX_TCM_PEWFCOUNTEW1_SEWECT			0x00000e57

#define WEG_A2XX_TCM_PEWFCOUNTEW0_HI				0x00000e55

#define WEG_A2XX_TCM_PEWFCOUNTEW1_HI				0x00000e58

#define WEG_A2XX_TCM_PEWFCOUNTEW0_WOW				0x00000e56

#define WEG_A2XX_TCM_PEWFCOUNTEW1_WOW				0x00000e59

#define WEG_A2XX_TCF_PEWFCOUNTEW0_SEWECT			0x00000e5a

#define WEG_A2XX_TCF_PEWFCOUNTEW1_SEWECT			0x00000e5d

#define WEG_A2XX_TCF_PEWFCOUNTEW2_SEWECT			0x00000e60

#define WEG_A2XX_TCF_PEWFCOUNTEW3_SEWECT			0x00000e63

#define WEG_A2XX_TCF_PEWFCOUNTEW4_SEWECT			0x00000e66

#define WEG_A2XX_TCF_PEWFCOUNTEW5_SEWECT			0x00000e69

#define WEG_A2XX_TCF_PEWFCOUNTEW6_SEWECT			0x00000e6c

#define WEG_A2XX_TCF_PEWFCOUNTEW7_SEWECT			0x00000e6f

#define WEG_A2XX_TCF_PEWFCOUNTEW8_SEWECT			0x00000e72

#define WEG_A2XX_TCF_PEWFCOUNTEW9_SEWECT			0x00000e75

#define WEG_A2XX_TCF_PEWFCOUNTEW10_SEWECT			0x00000e78

#define WEG_A2XX_TCF_PEWFCOUNTEW11_SEWECT			0x00000e7b

#define WEG_A2XX_TCF_PEWFCOUNTEW0_HI				0x00000e5b

#define WEG_A2XX_TCF_PEWFCOUNTEW1_HI				0x00000e5e

#define WEG_A2XX_TCF_PEWFCOUNTEW2_HI				0x00000e61

#define WEG_A2XX_TCF_PEWFCOUNTEW3_HI				0x00000e64

#define WEG_A2XX_TCF_PEWFCOUNTEW4_HI				0x00000e67

#define WEG_A2XX_TCF_PEWFCOUNTEW5_HI				0x00000e6a

#define WEG_A2XX_TCF_PEWFCOUNTEW6_HI				0x00000e6d

#define WEG_A2XX_TCF_PEWFCOUNTEW7_HI				0x00000e70

#define WEG_A2XX_TCF_PEWFCOUNTEW8_HI				0x00000e73

#define WEG_A2XX_TCF_PEWFCOUNTEW9_HI				0x00000e76

#define WEG_A2XX_TCF_PEWFCOUNTEW10_HI				0x00000e79

#define WEG_A2XX_TCF_PEWFCOUNTEW11_HI				0x00000e7c

#define WEG_A2XX_TCF_PEWFCOUNTEW0_WOW				0x00000e5c

#define WEG_A2XX_TCF_PEWFCOUNTEW1_WOW				0x00000e5f

#define WEG_A2XX_TCF_PEWFCOUNTEW2_WOW				0x00000e62

#define WEG_A2XX_TCF_PEWFCOUNTEW3_WOW				0x00000e65

#define WEG_A2XX_TCF_PEWFCOUNTEW4_WOW				0x00000e68

#define WEG_A2XX_TCF_PEWFCOUNTEW5_WOW				0x00000e6b

#define WEG_A2XX_TCF_PEWFCOUNTEW6_WOW				0x00000e6e

#define WEG_A2XX_TCF_PEWFCOUNTEW7_WOW				0x00000e71

#define WEG_A2XX_TCF_PEWFCOUNTEW8_WOW				0x00000e74

#define WEG_A2XX_TCF_PEWFCOUNTEW9_WOW				0x00000e77

#define WEG_A2XX_TCF_PEWFCOUNTEW10_WOW				0x00000e7a

#define WEG_A2XX_TCF_PEWFCOUNTEW11_WOW				0x00000e7d

#define WEG_A2XX_SQ_PEWFCOUNTEW0_SEWECT				0x00000dc8

#define WEG_A2XX_SQ_PEWFCOUNTEW1_SEWECT				0x00000dc9

#define WEG_A2XX_SQ_PEWFCOUNTEW2_SEWECT				0x00000dca

#define WEG_A2XX_SQ_PEWFCOUNTEW3_SEWECT				0x00000dcb

#define WEG_A2XX_SQ_PEWFCOUNTEW0_WOW				0x00000dcc

#define WEG_A2XX_SQ_PEWFCOUNTEW0_HI				0x00000dcd

#define WEG_A2XX_SQ_PEWFCOUNTEW1_WOW				0x00000dce

#define WEG_A2XX_SQ_PEWFCOUNTEW1_HI				0x00000dcf

#define WEG_A2XX_SQ_PEWFCOUNTEW2_WOW				0x00000dd0

#define WEG_A2XX_SQ_PEWFCOUNTEW2_HI				0x00000dd1

#define WEG_A2XX_SQ_PEWFCOUNTEW3_WOW				0x00000dd2

#define WEG_A2XX_SQ_PEWFCOUNTEW3_HI				0x00000dd3

#define WEG_A2XX_SX_PEWFCOUNTEW0_SEWECT				0x00000dd4

#define WEG_A2XX_SX_PEWFCOUNTEW0_WOW				0x00000dd8

#define WEG_A2XX_SX_PEWFCOUNTEW0_HI				0x00000dd9

#define WEG_A2XX_MH_PEWFCOUNTEW0_SEWECT				0x00000a46

#define WEG_A2XX_MH_PEWFCOUNTEW1_SEWECT				0x00000a4a

#define WEG_A2XX_MH_PEWFCOUNTEW0_CONFIG				0x00000a47

#define WEG_A2XX_MH_PEWFCOUNTEW1_CONFIG				0x00000a4b

#define WEG_A2XX_MH_PEWFCOUNTEW0_WOW				0x00000a48

#define WEG_A2XX_MH_PEWFCOUNTEW1_WOW				0x00000a4c

#define WEG_A2XX_MH_PEWFCOUNTEW0_HI				0x00000a49

#define WEG_A2XX_MH_PEWFCOUNTEW1_HI				0x00000a4d

#define WEG_A2XX_WB_PEWFCOUNTEW0_SEWECT				0x00000f04

#define WEG_A2XX_WB_PEWFCOUNTEW1_SEWECT				0x00000f05

#define WEG_A2XX_WB_PEWFCOUNTEW2_SEWECT				0x00000f06

#define WEG_A2XX_WB_PEWFCOUNTEW3_SEWECT				0x00000f07

#define WEG_A2XX_WB_PEWFCOUNTEW0_WOW				0x00000f08

#define WEG_A2XX_WB_PEWFCOUNTEW0_HI				0x00000f09

#define WEG_A2XX_WB_PEWFCOUNTEW1_WOW				0x00000f0a

#define WEG_A2XX_WB_PEWFCOUNTEW1_HI				0x00000f0b

#define WEG_A2XX_WB_PEWFCOUNTEW2_WOW				0x00000f0c

#define WEG_A2XX_WB_PEWFCOUNTEW2_HI				0x00000f0d

#define WEG_A2XX_WB_PEWFCOUNTEW3_WOW				0x00000f0e

#define WEG_A2XX_WB_PEWFCOUNTEW3_HI				0x00000f0f

#define WEG_A2XX_SQ_TEX_0					0x00000000
#define A2XX_SQ_TEX_0_TYPE__MASK				0x00000003
#define A2XX_SQ_TEX_0_TYPE__SHIFT				0
static inwine uint32_t A2XX_SQ_TEX_0_TYPE(enum sq_tex_type vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_0_TYPE__SHIFT) & A2XX_SQ_TEX_0_TYPE__MASK;
}
#define A2XX_SQ_TEX_0_SIGN_X__MASK				0x0000000c
#define A2XX_SQ_TEX_0_SIGN_X__SHIFT				2
static inwine uint32_t A2XX_SQ_TEX_0_SIGN_X(enum sq_tex_sign vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_0_SIGN_X__SHIFT) & A2XX_SQ_TEX_0_SIGN_X__MASK;
}
#define A2XX_SQ_TEX_0_SIGN_Y__MASK				0x00000030
#define A2XX_SQ_TEX_0_SIGN_Y__SHIFT				4
static inwine uint32_t A2XX_SQ_TEX_0_SIGN_Y(enum sq_tex_sign vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_0_SIGN_Y__SHIFT) & A2XX_SQ_TEX_0_SIGN_Y__MASK;
}
#define A2XX_SQ_TEX_0_SIGN_Z__MASK				0x000000c0
#define A2XX_SQ_TEX_0_SIGN_Z__SHIFT				6
static inwine uint32_t A2XX_SQ_TEX_0_SIGN_Z(enum sq_tex_sign vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_0_SIGN_Z__SHIFT) & A2XX_SQ_TEX_0_SIGN_Z__MASK;
}
#define A2XX_SQ_TEX_0_SIGN_W__MASK				0x00000300
#define A2XX_SQ_TEX_0_SIGN_W__SHIFT				8
static inwine uint32_t A2XX_SQ_TEX_0_SIGN_W(enum sq_tex_sign vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_0_SIGN_W__SHIFT) & A2XX_SQ_TEX_0_SIGN_W__MASK;
}
#define A2XX_SQ_TEX_0_CWAMP_X__MASK				0x00001c00
#define A2XX_SQ_TEX_0_CWAMP_X__SHIFT				10
static inwine uint32_t A2XX_SQ_TEX_0_CWAMP_X(enum sq_tex_cwamp vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_0_CWAMP_X__SHIFT) & A2XX_SQ_TEX_0_CWAMP_X__MASK;
}
#define A2XX_SQ_TEX_0_CWAMP_Y__MASK				0x0000e000
#define A2XX_SQ_TEX_0_CWAMP_Y__SHIFT				13
static inwine uint32_t A2XX_SQ_TEX_0_CWAMP_Y(enum sq_tex_cwamp vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_0_CWAMP_Y__SHIFT) & A2XX_SQ_TEX_0_CWAMP_Y__MASK;
}
#define A2XX_SQ_TEX_0_CWAMP_Z__MASK				0x00070000
#define A2XX_SQ_TEX_0_CWAMP_Z__SHIFT				16
static inwine uint32_t A2XX_SQ_TEX_0_CWAMP_Z(enum sq_tex_cwamp vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_0_CWAMP_Z__SHIFT) & A2XX_SQ_TEX_0_CWAMP_Z__MASK;
}
#define A2XX_SQ_TEX_0_PITCH__MASK				0x7fc00000
#define A2XX_SQ_TEX_0_PITCH__SHIFT				22
static inwine uint32_t A2XX_SQ_TEX_0_PITCH(uint32_t vaw)
{
	wetuwn ((vaw >> 5) << A2XX_SQ_TEX_0_PITCH__SHIFT) & A2XX_SQ_TEX_0_PITCH__MASK;
}
#define A2XX_SQ_TEX_0_TIWED					0x80000000

#define WEG_A2XX_SQ_TEX_1					0x00000001
#define A2XX_SQ_TEX_1_FOWMAT__MASK				0x0000003f
#define A2XX_SQ_TEX_1_FOWMAT__SHIFT				0
static inwine uint32_t A2XX_SQ_TEX_1_FOWMAT(enum a2xx_sq_suwfacefowmat vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_1_FOWMAT__SHIFT) & A2XX_SQ_TEX_1_FOWMAT__MASK;
}
#define A2XX_SQ_TEX_1_ENDIANNESS__MASK				0x000000c0
#define A2XX_SQ_TEX_1_ENDIANNESS__SHIFT				6
static inwine uint32_t A2XX_SQ_TEX_1_ENDIANNESS(enum sq_tex_endian vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_1_ENDIANNESS__SHIFT) & A2XX_SQ_TEX_1_ENDIANNESS__MASK;
}
#define A2XX_SQ_TEX_1_WEQUEST_SIZE__MASK			0x00000300
#define A2XX_SQ_TEX_1_WEQUEST_SIZE__SHIFT			8
static inwine uint32_t A2XX_SQ_TEX_1_WEQUEST_SIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_1_WEQUEST_SIZE__SHIFT) & A2XX_SQ_TEX_1_WEQUEST_SIZE__MASK;
}
#define A2XX_SQ_TEX_1_STACKED					0x00000400
#define A2XX_SQ_TEX_1_CWAMP_POWICY__MASK			0x00000800
#define A2XX_SQ_TEX_1_CWAMP_POWICY__SHIFT			11
static inwine uint32_t A2XX_SQ_TEX_1_CWAMP_POWICY(enum sq_tex_cwamp_powicy vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_1_CWAMP_POWICY__SHIFT) & A2XX_SQ_TEX_1_CWAMP_POWICY__MASK;
}
#define A2XX_SQ_TEX_1_BASE_ADDWESS__MASK			0xfffff000
#define A2XX_SQ_TEX_1_BASE_ADDWESS__SHIFT			12
static inwine uint32_t A2XX_SQ_TEX_1_BASE_ADDWESS(uint32_t vaw)
{
	wetuwn ((vaw >> 12) << A2XX_SQ_TEX_1_BASE_ADDWESS__SHIFT) & A2XX_SQ_TEX_1_BASE_ADDWESS__MASK;
}

#define WEG_A2XX_SQ_TEX_2					0x00000002
#define A2XX_SQ_TEX_2_WIDTH__MASK				0x00001fff
#define A2XX_SQ_TEX_2_WIDTH__SHIFT				0
static inwine uint32_t A2XX_SQ_TEX_2_WIDTH(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_2_WIDTH__SHIFT) & A2XX_SQ_TEX_2_WIDTH__MASK;
}
#define A2XX_SQ_TEX_2_HEIGHT__MASK				0x03ffe000
#define A2XX_SQ_TEX_2_HEIGHT__SHIFT				13
static inwine uint32_t A2XX_SQ_TEX_2_HEIGHT(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_2_HEIGHT__SHIFT) & A2XX_SQ_TEX_2_HEIGHT__MASK;
}
#define A2XX_SQ_TEX_2_DEPTH__MASK				0xfc000000
#define A2XX_SQ_TEX_2_DEPTH__SHIFT				26
static inwine uint32_t A2XX_SQ_TEX_2_DEPTH(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_2_DEPTH__SHIFT) & A2XX_SQ_TEX_2_DEPTH__MASK;
}

#define WEG_A2XX_SQ_TEX_3					0x00000003
#define A2XX_SQ_TEX_3_NUM_FOWMAT__MASK				0x00000001
#define A2XX_SQ_TEX_3_NUM_FOWMAT__SHIFT				0
static inwine uint32_t A2XX_SQ_TEX_3_NUM_FOWMAT(enum sq_tex_num_fowmat vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_NUM_FOWMAT__SHIFT) & A2XX_SQ_TEX_3_NUM_FOWMAT__MASK;
}
#define A2XX_SQ_TEX_3_SWIZ_X__MASK				0x0000000e
#define A2XX_SQ_TEX_3_SWIZ_X__SHIFT				1
static inwine uint32_t A2XX_SQ_TEX_3_SWIZ_X(enum sq_tex_swiz vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_SWIZ_X__SHIFT) & A2XX_SQ_TEX_3_SWIZ_X__MASK;
}
#define A2XX_SQ_TEX_3_SWIZ_Y__MASK				0x00000070
#define A2XX_SQ_TEX_3_SWIZ_Y__SHIFT				4
static inwine uint32_t A2XX_SQ_TEX_3_SWIZ_Y(enum sq_tex_swiz vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_SWIZ_Y__SHIFT) & A2XX_SQ_TEX_3_SWIZ_Y__MASK;
}
#define A2XX_SQ_TEX_3_SWIZ_Z__MASK				0x00000380
#define A2XX_SQ_TEX_3_SWIZ_Z__SHIFT				7
static inwine uint32_t A2XX_SQ_TEX_3_SWIZ_Z(enum sq_tex_swiz vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_SWIZ_Z__SHIFT) & A2XX_SQ_TEX_3_SWIZ_Z__MASK;
}
#define A2XX_SQ_TEX_3_SWIZ_W__MASK				0x00001c00
#define A2XX_SQ_TEX_3_SWIZ_W__SHIFT				10
static inwine uint32_t A2XX_SQ_TEX_3_SWIZ_W(enum sq_tex_swiz vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_SWIZ_W__SHIFT) & A2XX_SQ_TEX_3_SWIZ_W__MASK;
}
#define A2XX_SQ_TEX_3_EXP_ADJUST__MASK				0x0007e000
#define A2XX_SQ_TEX_3_EXP_ADJUST__SHIFT				13
static inwine uint32_t A2XX_SQ_TEX_3_EXP_ADJUST(int32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_EXP_ADJUST__SHIFT) & A2XX_SQ_TEX_3_EXP_ADJUST__MASK;
}
#define A2XX_SQ_TEX_3_XY_MAG_FIWTEW__MASK			0x00180000
#define A2XX_SQ_TEX_3_XY_MAG_FIWTEW__SHIFT			19
static inwine uint32_t A2XX_SQ_TEX_3_XY_MAG_FIWTEW(enum sq_tex_fiwtew vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_XY_MAG_FIWTEW__SHIFT) & A2XX_SQ_TEX_3_XY_MAG_FIWTEW__MASK;
}
#define A2XX_SQ_TEX_3_XY_MIN_FIWTEW__MASK			0x00600000
#define A2XX_SQ_TEX_3_XY_MIN_FIWTEW__SHIFT			21
static inwine uint32_t A2XX_SQ_TEX_3_XY_MIN_FIWTEW(enum sq_tex_fiwtew vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_XY_MIN_FIWTEW__SHIFT) & A2XX_SQ_TEX_3_XY_MIN_FIWTEW__MASK;
}
#define A2XX_SQ_TEX_3_MIP_FIWTEW__MASK				0x01800000
#define A2XX_SQ_TEX_3_MIP_FIWTEW__SHIFT				23
static inwine uint32_t A2XX_SQ_TEX_3_MIP_FIWTEW(enum sq_tex_fiwtew vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_MIP_FIWTEW__SHIFT) & A2XX_SQ_TEX_3_MIP_FIWTEW__MASK;
}
#define A2XX_SQ_TEX_3_ANISO_FIWTEW__MASK			0x0e000000
#define A2XX_SQ_TEX_3_ANISO_FIWTEW__SHIFT			25
static inwine uint32_t A2XX_SQ_TEX_3_ANISO_FIWTEW(enum sq_tex_aniso_fiwtew vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_ANISO_FIWTEW__SHIFT) & A2XX_SQ_TEX_3_ANISO_FIWTEW__MASK;
}
#define A2XX_SQ_TEX_3_BOWDEW_SIZE__MASK				0x80000000
#define A2XX_SQ_TEX_3_BOWDEW_SIZE__SHIFT			31
static inwine uint32_t A2XX_SQ_TEX_3_BOWDEW_SIZE(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_3_BOWDEW_SIZE__SHIFT) & A2XX_SQ_TEX_3_BOWDEW_SIZE__MASK;
}

#define WEG_A2XX_SQ_TEX_4					0x00000004
#define A2XX_SQ_TEX_4_VOW_MAG_FIWTEW__MASK			0x00000001
#define A2XX_SQ_TEX_4_VOW_MAG_FIWTEW__SHIFT			0
static inwine uint32_t A2XX_SQ_TEX_4_VOW_MAG_FIWTEW(enum sq_tex_fiwtew vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_4_VOW_MAG_FIWTEW__SHIFT) & A2XX_SQ_TEX_4_VOW_MAG_FIWTEW__MASK;
}
#define A2XX_SQ_TEX_4_VOW_MIN_FIWTEW__MASK			0x00000002
#define A2XX_SQ_TEX_4_VOW_MIN_FIWTEW__SHIFT			1
static inwine uint32_t A2XX_SQ_TEX_4_VOW_MIN_FIWTEW(enum sq_tex_fiwtew vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_4_VOW_MIN_FIWTEW__SHIFT) & A2XX_SQ_TEX_4_VOW_MIN_FIWTEW__MASK;
}
#define A2XX_SQ_TEX_4_MIP_MIN_WEVEW__MASK			0x0000003c
#define A2XX_SQ_TEX_4_MIP_MIN_WEVEW__SHIFT			2
static inwine uint32_t A2XX_SQ_TEX_4_MIP_MIN_WEVEW(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_4_MIP_MIN_WEVEW__SHIFT) & A2XX_SQ_TEX_4_MIP_MIN_WEVEW__MASK;
}
#define A2XX_SQ_TEX_4_MIP_MAX_WEVEW__MASK			0x000003c0
#define A2XX_SQ_TEX_4_MIP_MAX_WEVEW__SHIFT			6
static inwine uint32_t A2XX_SQ_TEX_4_MIP_MAX_WEVEW(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_4_MIP_MAX_WEVEW__SHIFT) & A2XX_SQ_TEX_4_MIP_MAX_WEVEW__MASK;
}
#define A2XX_SQ_TEX_4_MAX_ANISO_WAWK				0x00000400
#define A2XX_SQ_TEX_4_MIN_ANISO_WAWK				0x00000800
#define A2XX_SQ_TEX_4_WOD_BIAS__MASK				0x003ff000
#define A2XX_SQ_TEX_4_WOD_BIAS__SHIFT				12
static inwine uint32_t A2XX_SQ_TEX_4_WOD_BIAS(fwoat vaw)
{
	wetuwn ((((int32_t)(vaw * 32.0))) << A2XX_SQ_TEX_4_WOD_BIAS__SHIFT) & A2XX_SQ_TEX_4_WOD_BIAS__MASK;
}
#define A2XX_SQ_TEX_4_GWAD_EXP_ADJUST_H__MASK			0x07c00000
#define A2XX_SQ_TEX_4_GWAD_EXP_ADJUST_H__SHIFT			22
static inwine uint32_t A2XX_SQ_TEX_4_GWAD_EXP_ADJUST_H(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_4_GWAD_EXP_ADJUST_H__SHIFT) & A2XX_SQ_TEX_4_GWAD_EXP_ADJUST_H__MASK;
}
#define A2XX_SQ_TEX_4_GWAD_EXP_ADJUST_V__MASK			0xf8000000
#define A2XX_SQ_TEX_4_GWAD_EXP_ADJUST_V__SHIFT			27
static inwine uint32_t A2XX_SQ_TEX_4_GWAD_EXP_ADJUST_V(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_4_GWAD_EXP_ADJUST_V__SHIFT) & A2XX_SQ_TEX_4_GWAD_EXP_ADJUST_V__MASK;
}

#define WEG_A2XX_SQ_TEX_5					0x00000005
#define A2XX_SQ_TEX_5_BOWDEW_COWOW__MASK			0x00000003
#define A2XX_SQ_TEX_5_BOWDEW_COWOW__SHIFT			0
static inwine uint32_t A2XX_SQ_TEX_5_BOWDEW_COWOW(enum sq_tex_bowdew_cowow vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_5_BOWDEW_COWOW__SHIFT) & A2XX_SQ_TEX_5_BOWDEW_COWOW__MASK;
}
#define A2XX_SQ_TEX_5_FOWCE_BCW_MAX				0x00000004
#define A2XX_SQ_TEX_5_TWI_CWAMP__MASK				0x00000018
#define A2XX_SQ_TEX_5_TWI_CWAMP__SHIFT				3
static inwine uint32_t A2XX_SQ_TEX_5_TWI_CWAMP(uint32_t vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_5_TWI_CWAMP__SHIFT) & A2XX_SQ_TEX_5_TWI_CWAMP__MASK;
}
#define A2XX_SQ_TEX_5_ANISO_BIAS__MASK				0x000001e0
#define A2XX_SQ_TEX_5_ANISO_BIAS__SHIFT				5
static inwine uint32_t A2XX_SQ_TEX_5_ANISO_BIAS(fwoat vaw)
{
	wetuwn ((((int32_t)(vaw * 1.0))) << A2XX_SQ_TEX_5_ANISO_BIAS__SHIFT) & A2XX_SQ_TEX_5_ANISO_BIAS__MASK;
}
#define A2XX_SQ_TEX_5_DIMENSION__MASK				0x00000600
#define A2XX_SQ_TEX_5_DIMENSION__SHIFT				9
static inwine uint32_t A2XX_SQ_TEX_5_DIMENSION(enum sq_tex_dimension vaw)
{
	wetuwn ((vaw) << A2XX_SQ_TEX_5_DIMENSION__SHIFT) & A2XX_SQ_TEX_5_DIMENSION__MASK;
}
#define A2XX_SQ_TEX_5_PACKED_MIPS				0x00000800
#define A2XX_SQ_TEX_5_MIP_ADDWESS__MASK				0xfffff000
#define A2XX_SQ_TEX_5_MIP_ADDWESS__SHIFT			12
static inwine uint32_t A2XX_SQ_TEX_5_MIP_ADDWESS(uint32_t vaw)
{
	wetuwn ((vaw >> 12) << A2XX_SQ_TEX_5_MIP_ADDWESS__SHIFT) & A2XX_SQ_TEX_5_MIP_ADDWESS__MASK;
}


#endif /* A2XX_XMW */
