#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-954-g359b2b65)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55d84d9c64b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55d84d9c7390 .scope module, "mips_cpu_bus_tb" "mips_cpu_bus_tb" 3 1;
 .timescale 0 0;
P_0x55d84d9c48b0 .param/str "RAM_INIT_FILE" 0 3 4, "test/2-binary/addiu3.hex.txt";
P_0x55d84d9c48f0 .param/l "TIMEOUT_CYCLES" 0 3 5, +C4<00000000000000000010011100010000>;
v0x55d84da44d50_0 .net "active", 0 0, v0x55d84da40e50_0;  1 drivers
v0x55d84da44e60_0 .net "address", 31 0, v0x55d84da42bf0_0;  1 drivers
v0x55d84da44f70_0 .net "byteenable", 3 0, v0x55d84da42cb0_0;  1 drivers
v0x55d84da45060_0 .var "clk", 0 0;
v0x55d84da45100_0 .var "delayed_readdata", 31 0;
v0x55d84da451c0_0 .net "read", 0 0, v0x55d84da43760_0;  1 drivers
v0x55d84da452b0_0 .net "readdata", 31 0, v0x55d84da44a00_0;  1 drivers
v0x55d84da45350_0 .net "register_v0", 31 0, v0x55d84da40520_0;  1 drivers
v0x55d84da453f0_0 .var "reset", 0 0;
v0x55d84da45490_0 .var "waitrequest", 0 0;
v0x55d84da45530_0 .net "write", 0 0, v0x55d84da43c50_0;  1 drivers
v0x55d84da455d0_0 .net "writedata", 31 0, v0x55d84da415d0_0;  1 drivers
E_0x55d84d999210 .event posedge, v0x55d84da43c50_0;
E_0x55d84d9984c0 .event posedge, v0x55d84da43760_0;
S_0x55d84d9c6980 .scope module, "cpuInst" "mips_cpu_bus" 3 33, 4 1 0, S_0x55d84d9c7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "waitrequest";
    .port_info 5 /INPUT 32 "readdata";
    .port_info 6 /OUTPUT 1 "write";
    .port_info 7 /OUTPUT 1 "read";
    .port_info 8 /OUTPUT 4 "byteenable";
    .port_info 9 /OUTPUT 32 "writedata";
    .port_info 10 /OUTPUT 32 "address";
enum0x55d84d9721c0 .enum4 (2)
   "DATA_FETCH" 2'b00,
   "DATA_WRITE" 2'b01,
   "INSTR_FETCH" 2'b10,
   "WAITING" 2'b11
 ;
v0x55d84da42b00_0 .net "active", 0 0, v0x55d84da40e50_0;  alias, 1 drivers
v0x55d84da42bf0_0 .var "address", 31 0;
v0x55d84da42cb0_0 .var "byteenable", 3 0;
v0x55d84da42da0_0 .net "clk", 0 0, v0x55d84da45060_0;  1 drivers
v0x55d84da42e90_0 .var "clk_enable", 0 0;
v0x55d84da42fd0_0 .net "data_addr", 31 0, v0x55d84da41310_0;  1 drivers
v0x55d84da43090_0 .var "data_read", 31 0;
v0x55d84da43130_0 .net "data_read_en", 0 0, v0x55d84da413b0_0;  1 drivers
v0x55d84da431d0_0 .var "data_reg", 31 0;
v0x55d84da43270_0 .net "data_write", 0 0, v0x55d84da41510_0;  1 drivers
v0x55d84da43340_0 .net "instr_addr", 31 0, v0x55d84da41920_0;  1 drivers
v0x55d84da43410_0 .var "instr_addr_reg", 31 0;
v0x55d84da434d0_0 .var "instr_read", 31 0;
v0x55d84da435c0_0 .var "instr_reg", 31 0;
v0x55d84da43680_0 .var "next_state", 1 0;
v0x55d84da43760_0 .var "read", 0 0;
v0x55d84da43820_0 .net "readdata", 31 0, v0x55d84da45100_0;  1 drivers
v0x55d84da43900_0 .net "register_v0", 31 0, v0x55d84da40520_0;  alias, 1 drivers
v0x55d84da439c0_0 .net "reset", 0 0, v0x55d84da453f0_0;  1 drivers
v0x55d84da43ab0_0 .var "state", 1 0;
v0x55d84da43b90_0 .net "waitrequest", 0 0, v0x55d84da45490_0;  1 drivers
v0x55d84da43c50_0 .var "write", 0 0;
v0x55d84da43d10_0 .net "writedata", 31 0, v0x55d84da415d0_0;  alias, 1 drivers
E_0x55d84d983600/0 .event edge, v0x55d84da43410_0, v0x55d84da41920_0, v0x55d84da413b0_0, v0x55d84da41510_0;
E_0x55d84d983600/1 .event edge, v0x55d84da43680_0, v0x55d84da41310_0, v0x55d84da43ab0_0, v0x55d84da43820_0;
E_0x55d84d983600/2 .event edge, v0x55d84da435c0_0, v0x55d84da431d0_0, v0x55d84da43b90_0;
E_0x55d84d983600 .event/or E_0x55d84d983600/0, E_0x55d84d983600/1, E_0x55d84d983600/2;
S_0x55d84da25560 .scope module, "harvard_cpu" "mips_cpu_harvard" 4 94, 5 1 0, S_0x55d84d9c6980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /INPUT 32 "instr_readdata";
    .port_info 6 /OUTPUT 32 "instr_address";
    .port_info 7 /INPUT 32 "data_readdata";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /OUTPUT 32 "data_address";
enum0x55d84d9953d0 .enum4 (6)
   "R_TYPE" 6'b000000,
   "BR_Z" 6'b000001,
   "ADDIU" 6'b001001,
   "ANDI" 6'b001100,
   "BEQ" 6'b000100,
   "BGTZ" 6'b000111,
   "BLEZ" 6'b000110,
   "BNE" 6'b000101,
   "J" 6'b000010,
   "JAL" 6'b000011,
   "LB" 6'b100000,
   "LBU" 6'b100100,
   "LH" 6'b100001,
   "LHU" 6'b100101,
   "LUI" 6'b001111,
   "LW" 6'b100011,
   "LWL" 6'b100010,
   "LWR" 6'b100110,
   "ORI" 6'b001101,
   "SB" 6'b101000,
   "SH" 6'b101001,
   "SLTI" 6'b001010,
   "SLTIU" 6'b001011,
   "SW" 6'b101011,
   "XORI" 6'b001110
 ;
enum0x55d84d9ec6b0 .enum4 (6)
   "F_ADDU" 6'b100001,
   "F_AND" 6'b100100,
   "F_DIV" 6'b011010,
   "F_DIVU" 6'b011011,
   "F_JALR" 6'b001001,
   "F_JR" 6'b001000,
   "F_MFHI" 6'b010000,
   "F_MFLO" 6'b010010,
   "F_MTHI" 6'b010001,
   "F_MTLO" 6'b010011,
   "F_MULT" 6'b011000,
   "F_MULTU" 6'b011001,
   "F_OR" 6'b100101,
   "F_SLL" 6'b000000,
   "F_SLLV" 6'b000100,
   "F_SLT" 6'b101010,
   "F_SLTU" 6'b101011,
   "F_SRA" 6'b000011,
   "F_SRAV" 6'b000111,
   "F_SRL" 6'b000010,
   "F_SRLV" 6'b000110,
   "F_SUBU" 6'b100011,
   "F_XOR" 6'b100110
 ;
enum0x55d84d9eed40 .enum4 (4)
   "ADDU" 4'b0000,
   "SUBU" 4'b0001,
   "AND" 4'b0010,
   "OR" 4'b0011,
   "XOR" 4'b0100,
   "SRL" 4'b0101,
   "SRA" 4'b0110,
   "SLL" 4'b0111,
   "SLT" 4'b1000,
   "SLTU" 4'b1001
 ;
v0x55d84da40e50_0 .var "active", 0 0;
v0x55d84da40f30_0 .var "alu_b", 31 0;
v0x55d84da40ff0_0 .var "alu_control", 3 0;
v0x55d84da41090_0 .net "alu_result", 31 0, v0x55d84da22a20_0;  1 drivers
v0x55d84da41130_0 .var "alu_shift_amt", 4 0;
v0x55d84da411d0_0 .net "clk", 0 0, v0x55d84da45060_0;  alias, 1 drivers
v0x55d84da41270_0 .net "clk_enable", 0 0, v0x55d84da42e90_0;  1 drivers
v0x55d84da41310_0 .var "data_address", 31 0;
v0x55d84da413b0_0 .var "data_read", 0 0;
v0x55d84da41450_0 .net "data_readdata", 31 0, v0x55d84da43090_0;  1 drivers
v0x55d84da41510_0 .var "data_write", 0 0;
v0x55d84da415d0_0 .var "data_writedata", 31 0;
v0x55d84da416b0_0 .net "equal", 0 0, v0x55d84da20290_0;  1 drivers
v0x55d84da41780_0 .var "hi_in", 31 0;
v0x55d84da41840_0 .var "hi_reg", 31 0;
v0x55d84da41920_0 .var "instr_address", 31 0;
v0x55d84da41a00_0 .net "instr_readdata", 31 0, v0x55d84da434d0_0;  1 drivers
v0x55d84da41bf0_0 .var "ir_reg", 31 0;
v0x55d84da41cd0_0 .var "lo_in", 31 0;
v0x55d84da41db0_0 .var "lo_reg", 31 0;
v0x55d84da41e90_0 .net "negative", 0 0, v0x55d84da1cff0_0;  1 drivers
v0x55d84da41f60_0 .var "pc_in", 31 0;
v0x55d84da42020_0 .var "pc_reg", 31 0;
v0x55d84da42100_0 .var "product", 63 0;
v0x55d84da421e0_0 .var "quotient", 31 0;
v0x55d84da422c0_0 .net "read_data_a", 31 0, v0x55d84da40120_0;  1 drivers
v0x55d84da42380_0 .net "read_data_b", 31 0, v0x55d84da401e0_0;  1 drivers
v0x55d84da42440_0 .var "regfile_write_addr", 4 0;
v0x55d84da42510_0 .var "regfile_write_data", 31 0;
v0x55d84da425e0_0 .var "regfile_write_enable", 0 0;
v0x55d84da426b0_0 .net "register_v0", 31 0, v0x55d84da40520_0;  alias, 1 drivers
v0x55d84da42780_0 .var "remainder", 31 0;
v0x55d84da42820_0 .net "reset", 0 0, v0x55d84da453f0_0;  alias, 1 drivers
v0x55d84da428f0_0 .net "zero", 0 0, v0x55d84da3f770_0;  1 drivers
E_0x55d84da249c0/0 .event edge, v0x55d84da42020_0, v0x55d84da22a20_0, v0x55d84da41bf0_0, v0x55d84da21930_0;
E_0x55d84da249c0/1 .event edge, v0x55d84da401e0_0, v0x55d84da42100_0, v0x55d84da41840_0, v0x55d84da41db0_0;
E_0x55d84da249c0/2 .event edge, v0x55d84da1cff0_0, v0x55d84da41450_0, v0x55d84da20290_0, v0x55d84da3f770_0;
E_0x55d84da249c0 .event/or E_0x55d84da249c0/0, E_0x55d84da249c0/1, E_0x55d84da249c0/2;
L_0x55d84da45670 .part v0x55d84da41bf0_0, 21, 5;
L_0x55d84da45710 .part v0x55d84da41bf0_0, 16, 5;
S_0x55d84d9a8050 .scope module, "alu" "mips_cpu_alu" 5 64, 6 1 0, S_0x55d84da25560;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 5 "alu_shift_amt";
    .port_info 2 /INPUT 32 "alu_a";
    .port_info 3 /INPUT 32 "alu_b";
    .port_info 4 /OUTPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "equal";
    .port_info 6 /OUTPUT 1 "negative";
    .port_info 7 /OUTPUT 32 "alu_out";
enum0x55d84d9f0300 .enum4 (4)
   "ADDU" 4'b0000,
   "SUBU" 4'b0001,
   "AND" 4'b0010,
   "OR" 4'b0011,
   "XOR" 4'b0100,
   "SRL" 4'b0101,
   "SRA" 4'b0110,
   "SLL" 4'b0111,
   "STL" 4'b1000,
   "STLU" 4'b1001
 ;
v0x55d84da21930_0 .net "alu_a", 31 0, v0x55d84da40120_0;  alias, 1 drivers
v0x55d84da221d0_0 .net "alu_b", 31 0, v0x55d84da40f30_0;  1 drivers
v0x55d84da224c0_0 .net "alu_control", 3 0, v0x55d84da40ff0_0;  1 drivers
v0x55d84da22a20_0 .var "alu_out", 31 0;
v0x55d84d9febf0_0 .net "alu_shift_amt", 4 0, v0x55d84da41130_0;  1 drivers
v0x55d84da20290_0 .var "equal", 0 0;
v0x55d84da1cff0_0 .var "negative", 0 0;
v0x55d84da3f770_0 .var "zero", 0 0;
E_0x55d84da24b20 .event edge, v0x55d84da224c0_0, v0x55d84da21930_0, v0x55d84da221d0_0, v0x55d84d9febf0_0;
S_0x55d84da3f980 .scope module, "reg_file" "mips_cpu_register_file" 5 75, 7 1 0, S_0x55d84da25560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clk_enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 5 "read_addr_a";
    .port_info 5 /OUTPUT 32 "read_data_a";
    .port_info 6 /INPUT 5 "read_addr_b";
    .port_info 7 /OUTPUT 32 "read_data_b";
    .port_info 8 /INPUT 5 "regfile_write_addr";
    .port_info 9 /INPUT 1 "regfile_write_enable";
    .port_info 10 /INPUT 32 "regfile_write_data";
v0x55d84da3fcb0_0 .net "clk", 0 0, v0x55d84da45060_0;  alias, 1 drivers
v0x55d84da3fd90_0 .net "clk_enable", 0 0, v0x55d84da42e90_0;  alias, 1 drivers
v0x55d84da3fe50_0 .var/i "i", 31 0;
v0x55d84da3ff10_0 .net "read_addr_a", 4 0, L_0x55d84da45670;  1 drivers
v0x55d84da3fff0_0 .net "read_addr_b", 4 0, L_0x55d84da45710;  1 drivers
v0x55d84da40120_0 .var "read_data_a", 31 0;
v0x55d84da401e0_0 .var "read_data_b", 31 0;
v0x55d84da402a0_0 .net "regfile_write_addr", 4 0, v0x55d84da42440_0;  1 drivers
v0x55d84da40380_0 .net "regfile_write_data", 31 0, v0x55d84da42510_0;  1 drivers
v0x55d84da40460_0 .net "regfile_write_enable", 0 0, v0x55d84da425e0_0;  1 drivers
v0x55d84da40520_0 .var "register_v0", 31 0;
v0x55d84da40600 .array "regs", 0 31, 31 0;
v0x55d84da40bd0_0 .net "reset", 0 0, v0x55d84da453f0_0;  alias, 1 drivers
E_0x55d84da24c40 .event posedge, v0x55d84da3fcb0_0;
v0x55d84da40600_2 .array/port v0x55d84da40600, 2;
v0x55d84da40600_0 .array/port v0x55d84da40600, 0;
E_0x55d84da3fb50/0 .event edge, v0x55d84da40bd0_0, v0x55d84da40600_2, v0x55d84da3ff10_0, v0x55d84da40600_0;
v0x55d84da40600_1 .array/port v0x55d84da40600, 1;
v0x55d84da40600_3 .array/port v0x55d84da40600, 3;
v0x55d84da40600_4 .array/port v0x55d84da40600, 4;
v0x55d84da40600_5 .array/port v0x55d84da40600, 5;
E_0x55d84da3fb50/1 .event edge, v0x55d84da40600_1, v0x55d84da40600_3, v0x55d84da40600_4, v0x55d84da40600_5;
v0x55d84da40600_6 .array/port v0x55d84da40600, 6;
v0x55d84da40600_7 .array/port v0x55d84da40600, 7;
v0x55d84da40600_8 .array/port v0x55d84da40600, 8;
v0x55d84da40600_9 .array/port v0x55d84da40600, 9;
E_0x55d84da3fb50/2 .event edge, v0x55d84da40600_6, v0x55d84da40600_7, v0x55d84da40600_8, v0x55d84da40600_9;
v0x55d84da40600_10 .array/port v0x55d84da40600, 10;
v0x55d84da40600_11 .array/port v0x55d84da40600, 11;
v0x55d84da40600_12 .array/port v0x55d84da40600, 12;
v0x55d84da40600_13 .array/port v0x55d84da40600, 13;
E_0x55d84da3fb50/3 .event edge, v0x55d84da40600_10, v0x55d84da40600_11, v0x55d84da40600_12, v0x55d84da40600_13;
v0x55d84da40600_14 .array/port v0x55d84da40600, 14;
v0x55d84da40600_15 .array/port v0x55d84da40600, 15;
v0x55d84da40600_16 .array/port v0x55d84da40600, 16;
v0x55d84da40600_17 .array/port v0x55d84da40600, 17;
E_0x55d84da3fb50/4 .event edge, v0x55d84da40600_14, v0x55d84da40600_15, v0x55d84da40600_16, v0x55d84da40600_17;
v0x55d84da40600_18 .array/port v0x55d84da40600, 18;
v0x55d84da40600_19 .array/port v0x55d84da40600, 19;
v0x55d84da40600_20 .array/port v0x55d84da40600, 20;
v0x55d84da40600_21 .array/port v0x55d84da40600, 21;
E_0x55d84da3fb50/5 .event edge, v0x55d84da40600_18, v0x55d84da40600_19, v0x55d84da40600_20, v0x55d84da40600_21;
v0x55d84da40600_22 .array/port v0x55d84da40600, 22;
v0x55d84da40600_23 .array/port v0x55d84da40600, 23;
v0x55d84da40600_24 .array/port v0x55d84da40600, 24;
v0x55d84da40600_25 .array/port v0x55d84da40600, 25;
E_0x55d84da3fb50/6 .event edge, v0x55d84da40600_22, v0x55d84da40600_23, v0x55d84da40600_24, v0x55d84da40600_25;
v0x55d84da40600_26 .array/port v0x55d84da40600, 26;
v0x55d84da40600_27 .array/port v0x55d84da40600, 27;
v0x55d84da40600_28 .array/port v0x55d84da40600, 28;
v0x55d84da40600_29 .array/port v0x55d84da40600, 29;
E_0x55d84da3fb50/7 .event edge, v0x55d84da40600_26, v0x55d84da40600_27, v0x55d84da40600_28, v0x55d84da40600_29;
v0x55d84da40600_30 .array/port v0x55d84da40600, 30;
v0x55d84da40600_31 .array/port v0x55d84da40600, 31;
E_0x55d84da3fb50/8 .event edge, v0x55d84da40600_30, v0x55d84da40600_31, v0x55d84da3fff0_0;
E_0x55d84da3fb50 .event/or E_0x55d84da3fb50/0, E_0x55d84da3fb50/1, E_0x55d84da3fb50/2, E_0x55d84da3fb50/3, E_0x55d84da3fb50/4, E_0x55d84da3fb50/5, E_0x55d84da3fb50/6, E_0x55d84da3fb50/7, E_0x55d84da3fb50/8;
S_0x55d84da43f10 .scope module, "ramInst" "RAM_8x8192_bus" 3 23, 8 8 0, S_0x55d84d9c7390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write";
    .port_info 2 /INPUT 1 "read";
    .port_info 3 /INPUT 32 "writedata";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 4 "byteenable";
    .port_info 6 /OUTPUT 32 "readdata";
P_0x55d84da44110 .param/str "RAM_INIT_FILE" 0 8 19, "test/2-binary/addiu3.hex.txt";
v0x55d84da44530_0 .net "address", 31 0, v0x55d84da42bf0_0;  alias, 1 drivers
v0x55d84da44610_0 .net "byteenable", 3 0, v0x55d84da42cb0_0;  alias, 1 drivers
v0x55d84da446e0_0 .net "clk", 0 0, v0x55d84da45060_0;  alias, 1 drivers
v0x55d84da447b0_0 .var "mapped_address", 12 0;
v0x55d84da44850 .array "memory", 0 8191, 7 0;
v0x55d84da44960_0 .net "read", 0 0, v0x55d84da43760_0;  alias, 1 drivers
v0x55d84da44a00_0 .var "readdata", 31 0;
v0x55d84da44ac0_0 .net "write", 0 0, v0x55d84da43c50_0;  alias, 1 drivers
v0x55d84da44b90_0 .net "writedata", 31 0, v0x55d84da415d0_0;  alias, 1 drivers
E_0x55d84da441e0 .event edge, v0x55d84da42bf0_0;
S_0x55d84da44330 .scope begin, "$unm_blk_1" "$unm_blk_1" 8 23, 8 23 0, S_0x55d84da43f10;
 .timescale 0 0;
    .scope S_0x55d84da43f10;
T_0 ;
    %fork t_1, S_0x55d84da44330;
    %jmp t_0;
    .scope S_0x55d84da44330;
t_1 ;
    %vpi_call/w 8 28 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x55d84da44110 {0 0 0};
    %vpi_call/w 8 29 "$readmemh", P_0x55d84da44110, v0x55d84da44850, 32'sb00000000000000000000000000000000, 32'sb00000000000000000001111111111111 {0 0 0};
    %end;
    .scope S_0x55d84da43f10;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0x55d84da43f10;
T_1 ;
    %wait E_0x55d84da441e0;
    %load/vec4 v0x55d84da44530_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 191, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %load/vec4 v0x55d84da44530_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55d84da447b0_0, 0, 13;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0x55d84da44530_0;
    %parti/s 13, 0, 2;
    %store/vec4 v0x55d84da447b0_0, 0, 13;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0x55d84da44530_0;
    %parti/s 13, 0, 2;
    %addi 1024, 0, 13;
    %store/vec4 v0x55d84da447b0_0, 0, 13;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0x55d84da44530_0;
    %parti/s 13, 0, 2;
    %addi 5120, 0, 13;
    %store/vec4 v0x55d84da447b0_0, 0, 13;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x55d84da44530_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da447b0_0, 0, 13;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x55d84da43f10;
T_2 ;
    %wait E_0x55d84da24c40;
    %load/vec4 v0x55d84da44ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x55d84da44b90_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x55d84da447b0_0;
    %pad/u 15;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d84da44850, 0, 4;
    %load/vec4 v0x55d84da44b90_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x55d84da447b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d84da44850, 0, 4;
    %load/vec4 v0x55d84da44b90_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x55d84da447b0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d84da44850, 0, 4;
    %load/vec4 v0x55d84da44b90_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x55d84da447b0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d84da44850, 0, 4;
T_2.0 ;
    %load/vec4 v0x55d84da44610_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x55d84da447b0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d84da44850, 4;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %load/vec4 v0x55d84da44610_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x55d84da447b0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d84da44850, 4;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d84da44610_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x55d84da447b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x55d84da44850, 4;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55d84da44610_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %load/vec4 v0x55d84da447b0_0;
    %pad/u 15;
    %ix/vec4 4;
    %load/vec4a v0x55d84da44850, 4;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55d84da44a00_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55d84d9a8050;
T_3 ;
Ewait_0 .event/or E_0x55d84da24b20, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55d84da224c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0x55d84da221d0_0;
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.0 ;
    %load/vec4 v0x55d84da21930_0;
    %load/vec4 v0x55d84da221d0_0;
    %add;
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.1 ;
    %load/vec4 v0x55d84da21930_0;
    %load/vec4 v0x55d84da221d0_0;
    %sub;
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v0x55d84da21930_0;
    %load/vec4 v0x55d84da221d0_0;
    %and;
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v0x55d84da21930_0;
    %load/vec4 v0x55d84da221d0_0;
    %or;
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v0x55d84da21930_0;
    %load/vec4 v0x55d84da221d0_0;
    %xor;
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v0x55d84da221d0_0;
    %ix/getv 4, v0x55d84d9febf0_0;
    %shiftr 4;
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v0x55d84da221d0_0;
    %ix/getv 4, v0x55d84d9febf0_0;
    %shiftr/s 4;
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x55d84da221d0_0;
    %ix/getv 4, v0x55d84d9febf0_0;
    %shiftl 4;
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55d84da21930_0;
    %load/vec4 v0x55d84da221d0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55d84da21930_0;
    %load/vec4 v0x55d84da221d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da22a20_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v0x55d84da21930_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d84da3f770_0, 0, 1;
    %load/vec4 v0x55d84da21930_0;
    %load/vec4 v0x55d84da221d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d84da20290_0, 0, 1;
    %load/vec4 v0x55d84da21930_0;
    %cmpi/s 0, 0, 32;
    %flag_get/vec4 5;
    %store/vec4 v0x55d84da1cff0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55d84da3f980;
T_4 ;
Ewait_1 .event/or E_0x55d84da3fb50, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55d84da40bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x55d84da40600, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x55d84da40520_0, 0, 32;
    %load/vec4 v0x55d84da40bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x55d84da3ff10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d84da40600, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x55d84da40120_0, 0, 32;
    %load/vec4 v0x55d84da40bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %load/vec4 v0x55d84da3fff0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x55d84da40600, 4;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %store/vec4 v0x55d84da401e0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55d84da3f980;
T_5 ;
    %wait E_0x55d84da24c40;
    %load/vec4 v0x55d84da40bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d84da3fe50_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55d84da3fe50_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55d84da3fe50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d84da40600, 0, 4;
    %load/vec4 v0x55d84da3fe50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55d84da3fe50_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55d84da40460_0;
    %load/vec4 v0x55d84da402a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x55d84da3fd90_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x55d84da40380_0;
    %load/vec4 v0x55d84da402a0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55d84da40600, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d84da25560;
T_6 ;
    %wait E_0x55d84da249c0;
    %load/vec4 v0x55d84da42020_0;
    %store/vec4 v0x55d84da41920_0, 0, 32;
    %load/vec4 v0x55d84da41090_0;
    %pushi/vec4 4294967292, 0, 32;
    %and;
    %store/vec4 v0x55d84da41310_0, 0, 32;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 4, 2, 3;
    %cmpi/e 1, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0x55d84da422c0_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 5, 6, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x55d84da41130_0, 0, 5;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 25, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0x55d84da422c0_0;
    %pad/u 64;
    %load/vec4 v0x55d84da42380_0;
    %pad/u 64;
    %mul;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x55d84da422c0_0;
    %pad/u 64;
    %load/vec4 v0x55d84da42380_0;
    %pad/u 64;
    %mul;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x55d84da42100_0, 0, 64;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 27, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0x55d84da422c0_0;
    %load/vec4 v0x55d84da42380_0;
    %div;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0x55d84da422c0_0;
    %load/vec4 v0x55d84da42380_0;
    %div;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %store/vec4 v0x55d84da421e0_0, 0, 32;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 27, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.6, 8;
    %load/vec4 v0x55d84da422c0_0;
    %load/vec4 v0x55d84da42380_0;
    %mod;
    %jmp/1 T_6.7, 8;
T_6.6 ; End of true expr.
    %load/vec4 v0x55d84da422c0_0;
    %load/vec4 v0x55d84da42380_0;
    %mod;
    %jmp/0 T_6.7, 8;
 ; End of false expr.
    %blend;
T_6.7;
    %store/vec4 v0x55d84da42780_0, 0, 32;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d84da41510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d84da413b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d84da415d0_0, 0, 32;
    %load/vec4 v0x55d84da42380_0;
    %store/vec4 v0x55d84da40f30_0, 0, 32;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 31, 0, 5;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 5, 11, 5;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %store/vec4 v0x55d84da42440_0, 0, 5;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 9, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
    %load/vec4 v0x55d84da42020_0;
    %addi 4, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v0x55d84da41090_0;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x55d84da425e0_0, 0, 1;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 5, 1, 2;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_6.14, 8;
    %load/vec4 v0x55d84da422c0_0;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %load/vec4 v0x55d84da42020_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %store/vec4 v0x55d84da41f60_0, 0, 32;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 24, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 25, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0x55d84da42100_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55d84da41780_0, 0, 32;
    %load/vec4 v0x55d84da42100_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55d84da41cd0_0, 0, 32;
    %jmp T_6.17;
T_6.16 ;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 26, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 27, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_6.18, 4;
    %load/vec4 v0x55d84da42100_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55d84da41780_0, 0, 32;
    %load/vec4 v0x55d84da42100_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55d84da41cd0_0, 0, 32;
    %jmp T_6.19;
T_6.18 ;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 17, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.20, 8;
    %load/vec4 v0x55d84da422c0_0;
    %jmp/1 T_6.21, 8;
T_6.20 ; End of true expr.
    %load/vec4 v0x55d84da41840_0;
    %jmp/0 T_6.21, 8;
 ; End of false expr.
    %blend;
T_6.21;
    %store/vec4 v0x55d84da41780_0, 0, 32;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %cmpi/e 19, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.22, 8;
    %load/vec4 v0x55d84da422c0_0;
    %jmp/1 T_6.23, 8;
T_6.22 ; End of true expr.
    %load/vec4 v0x55d84da41db0_0;
    %jmp/0 T_6.23, 8;
 ; End of false expr.
    %blend;
T_6.23;
    %store/vec4 v0x55d84da41cd0_0, 0, 32;
T_6.19 ;
T_6.17 ;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 0, 2;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.24, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.25, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.27, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_6.28, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.29, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.30, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.32, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.33, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.34, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.35, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.25 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.26 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.27 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.28 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.29 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.30 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.31 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.32 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.33 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.34 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.35 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.37;
T_6.37 ;
    %pop/vec4 1;
    %jmp T_6.9;
T_6.8 ;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 1, 0, 6;
    %jmp/0xz  T_6.38, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d84da41510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d84da413b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d84da415d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %load/vec4 v0x55d84da42380_0;
    %store/vec4 v0x55d84da40f30_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x55d84da42440_0, 0, 5;
    %load/vec4 v0x55d84da42020_0;
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x55d84da425e0_0, 0, 1;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 1, 16, 6;
    %load/vec4 v0x55d84da41e90_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_6.40, 8;
    %load/vec4 v0x55d84da42020_0;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.41, 8;
T_6.40 ; End of true expr.
    %load/vec4 v0x55d84da42020_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.41, 8;
 ; End of false expr.
    %blend;
T_6.41;
    %store/vec4 v0x55d84da41f60_0, 0, 32;
    %load/vec4 v0x55d84da41840_0;
    %store/vec4 v0x55d84da41780_0, 0, 32;
    %load/vec4 v0x55d84da41db0_0;
    %store/vec4 v0x55d84da41cd0_0, 0, 32;
    %jmp T_6.39;
T_6.38 ;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 40, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 41, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 43, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55d84da41510_0, 0, 1;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d84da413b0_0, 0, 1;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %jmp/0 T_6.42, 8;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 5, 16, 6;
    %pad/u 32;
    %jmp/1 T_6.43, 8;
T_6.42 ; End of true expr.
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_6.43, 8;
 ; End of false expr.
    %blend;
T_6.43;
    %store/vec4 v0x55d84da40f30_0, 0, 32;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 3, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_6.44, 8;
    %pushi/vec4 31, 0, 5;
    %jmp/1 T_6.45, 8;
T_6.44 ; End of true expr.
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 5, 16, 6;
    %jmp/0 T_6.45, 8;
 ; End of false expr.
    %blend;
T_6.45;
    %store/vec4 v0x55d84da42440_0, 0, 5;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 9, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 12, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 3, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 32, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 36, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 33, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 37, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 35, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 34, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 38, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 13, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 10, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 11, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 14, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55d84da425e0_0, 0, 1;
    %load/vec4 v0x55d84da41840_0;
    %store/vec4 v0x55d84da41780_0, 0, 32;
    %load/vec4 v0x55d84da41db0_0;
    %store/vec4 v0x55d84da41cd0_0, 0, 32;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_6.46, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_6.47, 6;
    %load/vec4 v0x55d84da42380_0;
    %store/vec4 v0x55d84da415d0_0, 0, 32;
    %jmp T_6.49;
T_6.46 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55d84da42380_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da415d0_0, 0, 32;
    %jmp T_6.49;
T_6.47 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55d84da42380_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da415d0_0, 0, 32;
    %jmp T_6.49;
T_6.49 ;
    %pop/vec4 1;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_6.50, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.51, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_6.52, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.53, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_6.54, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.56;
T_6.50 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.56;
T_6.51 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.56;
T_6.52 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.56;
T_6.53 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.56;
T_6.54 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x55d84da40ff0_0, 0, 4;
    %jmp T_6.56;
T_6.56 ;
    %pop/vec4 1;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.57, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_6.58, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_6.59, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_6.60, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_6.61, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.62, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.63, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_6.64, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_6.65, 6;
    %load/vec4 v0x55d84da41090_0;
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %jmp T_6.67;
T_6.57 ;
    %load/vec4 v0x55d84da42020_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %jmp T_6.67;
T_6.58 ;
    %load/vec4 v0x55d84da41450_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x55d84da41450_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %jmp T_6.67;
T_6.59 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55d84da41450_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %jmp T_6.67;
T_6.60 ;
    %load/vec4 v0x55d84da41450_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x55d84da41450_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %jmp T_6.67;
T_6.61 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55d84da41450_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %jmp T_6.67;
T_6.62 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %jmp T_6.67;
T_6.63 ;
    %load/vec4 v0x55d84da41450_0;
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %jmp T_6.67;
T_6.64 ;
    %load/vec4 v0x55d84da41450_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x55d84da42380_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %jmp T_6.67;
T_6.65 ;
    %load/vec4 v0x55d84da42380_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x55d84da41450_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55d84da42510_0, 0, 32;
    %jmp T_6.67;
T_6.67 ;
    %pop/vec4 1;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 6, 26, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.68, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.69, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.70, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.71, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.72, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.73, 6;
    %load/vec4 v0x55d84da42020_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55d84da41f60_0, 0, 32;
    %jmp T_6.75;
T_6.68 ;
    %load/vec4 v0x55d84da416b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.76, 8;
    %load/vec4 v0x55d84da42020_0;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.77, 8;
T_6.76 ; End of true expr.
    %load/vec4 v0x55d84da42020_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.77, 8;
 ; End of false expr.
    %blend;
T_6.77;
    %store/vec4 v0x55d84da41f60_0, 0, 32;
    %jmp T_6.75;
T_6.69 ;
    %load/vec4 v0x55d84da41e90_0;
    %inv;
    %load/vec4 v0x55d84da428f0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_6.78, 8;
    %load/vec4 v0x55d84da42020_0;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.79, 8;
T_6.78 ; End of true expr.
    %load/vec4 v0x55d84da42020_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.79, 8;
 ; End of false expr.
    %blend;
T_6.79;
    %store/vec4 v0x55d84da41f60_0, 0, 32;
    %jmp T_6.75;
T_6.70 ;
    %load/vec4 v0x55d84da41e90_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55d84da428f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_6.80, 9;
    %load/vec4 v0x55d84da42020_0;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.81, 9;
T_6.80 ; End of true expr.
    %load/vec4 v0x55d84da42020_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.81, 9;
 ; End of false expr.
    %blend;
T_6.81;
    %store/vec4 v0x55d84da41f60_0, 0, 32;
    %jmp T_6.75;
T_6.71 ;
    %load/vec4 v0x55d84da416b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0 T_6.82, 8;
    %load/vec4 v0x55d84da42020_0;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 1, 15, 5;
    %replicate 14;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %add;
    %jmp/1 T_6.83, 8;
T_6.82 ; End of true expr.
    %load/vec4 v0x55d84da42020_0;
    %addi 4, 0, 32;
    %jmp/0 T_6.83, 8;
 ; End of false expr.
    %blend;
T_6.83;
    %store/vec4 v0x55d84da41f60_0, 0, 32;
    %jmp T_6.75;
T_6.72 ;
    %load/vec4 v0x55d84da42020_0;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 1, 25, 6;
    %replicate 6;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55d84da41f60_0, 0, 32;
    %jmp T_6.75;
T_6.73 ;
    %load/vec4 v0x55d84da42020_0;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 1, 25, 6;
    %replicate 6;
    %load/vec4 v0x55d84da41bf0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x55d84da41f60_0, 0, 32;
    %jmp T_6.75;
T_6.75 ;
    %pop/vec4 1;
T_6.39 ;
T_6.9 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55d84da25560;
T_7 ;
    %wait E_0x55d84da24c40;
    %load/vec4 v0x55d84da42820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55d84da42020_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d84da40e50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d84da41bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d84da41840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d84da41db0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55d84da41270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55d84da41f60_0;
    %assign/vec4 v0x55d84da42020_0, 0;
    %load/vec4 v0x55d84da42020_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %assign/vec4 v0x55d84da40e50_0, 0;
    %load/vec4 v0x55d84da41a00_0;
    %assign/vec4 v0x55d84da41bf0_0, 0;
    %load/vec4 v0x55d84da41780_0;
    %assign/vec4 v0x55d84da41840_0, 0;
    %load/vec4 v0x55d84da41cd0_0;
    %assign/vec4 v0x55d84da41db0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55d84d9c6980;
T_8 ;
    %wait E_0x55d84d983600;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x55d84da42cb0_0, 0, 4;
    %load/vec4 v0x55d84da43410_0;
    %load/vec4 v0x55d84da43340_0;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d84da43680_0, 0, 2;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55d84da43130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d84da43680_0, 0, 2;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55d84da43270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d84da43680_0, 0, 2;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x55d84da43680_0, 0, 2;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %load/vec4 v0x55d84da43680_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %load/vec4 v0x55d84da43340_0;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %load/vec4 v0x55d84da42fd0_0;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v0x55d84da42bf0_0, 0, 32;
    %load/vec4 v0x55d84da43680_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55d84da43c50_0, 0, 1;
    %load/vec4 v0x55d84da43680_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55d84da43680_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %store/vec4 v0x55d84da43760_0, 0, 1;
    %load/vec4 v0x55d84da43ab0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0x55d84da43820_0;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x55d84da435c0_0;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0x55d84da434d0_0, 0, 32;
    %load/vec4 v0x55d84da43ab0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_8.10, 8;
    %load/vec4 v0x55d84da43820_0;
    %jmp/1 T_8.11, 8;
T_8.10 ; End of true expr.
    %load/vec4 v0x55d84da431d0_0;
    %jmp/0 T_8.11, 8;
 ; End of false expr.
    %blend;
T_8.11;
    %store/vec4 v0x55d84da43090_0, 0, 32;
    %load/vec4 v0x55d84da43b90_0;
    %inv;
    %load/vec4 v0x55d84da43680_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x55d84da42e90_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55d84d9c6980;
T_9 ;
    %wait E_0x55d84da24c40;
    %load/vec4 v0x55d84da439c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d84da435c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d84da431d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d84da43410_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55d84da43ab0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55d84da43b90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55d84da43340_0;
    %assign/vec4 v0x55d84da43410_0, 0;
    %load/vec4 v0x55d84da43ab0_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0x55d84da43820_0;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0x55d84da431d0_0;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %assign/vec4 v0x55d84da431d0_0, 0;
    %load/vec4 v0x55d84da43ab0_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_9.6, 8;
    %load/vec4 v0x55d84da43820_0;
    %jmp/1 T_9.7, 8;
T_9.6 ; End of true expr.
    %load/vec4 v0x55d84da435c0_0;
    %jmp/0 T_9.7, 8;
 ; End of false expr.
    %blend;
T_9.7;
    %assign/vec4 v0x55d84da435c0_0, 0;
    %load/vec4 v0x55d84da43680_0;
    %assign/vec4 v0x55d84da43ab0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55d84d9c7390;
T_10 ;
    %vpi_call/w 3 49 "$dumpfile", "mips_cpu_bus_tb.vcd" {0 0 0};
    %vpi_call/w 3 50 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d84d9c7390 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d84da45060_0, 0, 1;
    %pushi/vec4 10000, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10, 0;
    %load/vec4 v0x55d84da45060_0;
    %nor/r;
    %store/vec4 v0x55d84da45060_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 59 "$fatal", 32'sb00000000000000000000000000000010, "Simulation did not finish within %d cycles.", P_0x55d84d9c48f0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x55d84d9c7390;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d84da45490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d84da453f0_0, 0;
    %wait E_0x55d84da24c40;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55d84da453f0_0, 0;
    %wait E_0x55d84da24c40;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55d84da453f0_0, 0;
    %wait E_0x55d84da24c40;
    %load/vec4 v0x55d84da44d50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 77 "$display", "TB : CPU did not set active=1 after reset." {0 0 0};
T_11.1 ;
T_11.2 ;
    %load/vec4 v0x55d84da44d50_0;
    %flag_set/vec4 8;
    %jmp/0xz T_11.3, 8;
    %wait E_0x55d84da24c40;
    %jmp T_11.2;
T_11.3 ;
    %vpi_call/w 3 83 "$display", "TB : INFO : register_v0=%h", v0x55d84da45350_0 {0 0 0};
    %vpi_call/w 3 84 "$display", "TB : finished; active=0" {0 0 0};
    %vpi_call/w 3 85 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x55d84d9c7390;
T_12 ;
    %wait E_0x55d84d9984c0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d84da45490_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55d84da45100_0, 0, 32;
    %delay 25, 0;
    %load/vec4 v0x55d84da452b0_0;
    %store/vec4 v0x55d84da45100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d84da45490_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55d84d9c7390;
T_13 ;
    %wait E_0x55d84d999210;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d84da45490_0, 0, 1;
    %vpi_call/w 3 103 "$display", "TB : INFO : Waiting for WRITE; address=%h", v0x55d84da44e60_0 {0 0 0};
    %delay 35, 0;
    %vpi_call/w 3 105 "$display", "TB : INFO : WRITE completed; writedata=%h \012", v0x55d84da455d0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d84da45490_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "test/0-testbenches/mips_cpu_bus_tb.v";
    "rtl/mips_cpu_bus.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu_alu.v";
    "rtl/mips_cpu_register_file.v";
    "test/0-testbenches/RAM_8x8192_bus.v";
