{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734856955264 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734856955264 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 22 16:42:35 2024 " "Processing started: Sun Dec 22 16:42:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734856955264 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856955264 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HT_detect -c HT_detect " "Command: quartus_map --read_settings_files=on --write_settings_files=off HT_detect -c HT_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856955264 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734856955580 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734856955581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/display/pic_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/display/pic_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 pic_ram " "Found entity 1: pic_ram" {  } { { "../rtl/display/pic_ram.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/pic_ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962105 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "picture_display.v(94) " "Verilog HDL Module Instantiation warning at picture_display.v(94): ignored dangling comma in List of Port Connections" {  } { { "../rtl/display/picture_display.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/picture_display.v" 94 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1734856962107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/display/picture_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/display/picture_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture_display " "Found entity 1: picture_display" {  } { { "../rtl/display/picture_display.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/picture_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/display/lcd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/display/lcd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_write " "Found entity 1: lcd_write" {  } { { "../rtl/display/lcd_write.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/lcd_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/display/lcd_show_pic.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/display/lcd_show_pic.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_show_pic " "Found entity 1: lcd_show_pic" {  } { { "../rtl/display/lcd_show_pic.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/lcd_show_pic.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/display/lcd_init.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/display/lcd_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_init " "Found entity 1: lcd_init" {  } { { "../rtl/display/lcd_init.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/lcd_init.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/display/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/display/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../rtl/display/control.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/control.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Tx " "Found entity 1: Uart_Tx" {  } { { "../rtl/Uart_Tx.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/Uart_Tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart_Rx " "Found entity 1: Uart_Rx" {  } { { "../rtl/Uart_Rx.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/Uart_Rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/uart_part.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/uart_part.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_part " "Found entity 1: uart_part" {  } { { "../rtl/uart_part.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/uart_part.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/transform.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/transform.v" { { "Info" "ISGN_ENTITY_NAME" "1 transform " "Found entity 1: transform" {  } { { "../rtl/transform.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/transform.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962114 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final trans.v(5) " "Verilog HDL Declaration warning at trans.v(5): \"final\" is SystemVerilog-2005 keyword" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 5 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1734856962115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/trans.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 trans " "Found entity 1: trans" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962115 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final main.v(27) " "Verilog HDL Declaration warning at main.v(27): \"final\" is SystemVerilog-2005 keyword" {  } { { "../rtl/main.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 27 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1734856962116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/main.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "../rtl/main.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/iic_part.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/iic_part.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic_part " "Found entity 1: iic_part" {  } { { "../rtl/iic_part.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic_part.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962117 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACK ack iic.v(23) " "Verilog HDL Declaration information at iic.v(23): object \"ACK\" differs only in case from object \"ack\" in the same scope" {  } { { "../rtl/iic.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734856962118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IDLE idle iic.v(14) " "Verilog HDL Declaration information at iic.v(14): object \"IDLE\" differs only in case from object \"idle\" in the same scope" {  } { { "../rtl/iic.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734856962118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/iic.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/iic.v" { { "Info" "ISGN_ENTITY_NAME" "1 iic " "Found entity 1: iic" {  } { { "../rtl/iic.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962118 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "STATE state display.v(27) " "Verilog HDL Declaration information at display.v(27): object \"STATE\" differs only in case from object \"state\" in the same scope" {  } { { "../rtl/display.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734856962119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITE write display.v(23) " "Verilog HDL Declaration information at display.v(23): object \"WRITE\" differs only in case from object \"write\" in the same scope" {  } { { "../rtl/display.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734856962119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/display.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../rtl/display.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962119 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "t_data T_data bcd.v(5) " "Verilog HDL Declaration information at bcd.v(5): object \"t_data\" differs only in case from object \"T_data\" in the same scope" {  } { { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734856962120 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "h_data H_data bcd.v(6) " "Verilog HDL Declaration information at bcd.v(6): object \"h_data\" differs only in case from object \"H_data\" in the same scope" {  } { { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1734856962120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd " "Found entity 1: bcd" {  } { { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/repo/fpga-code/repo/ht_detect(2)/rtl/baud.v 1 1 " "Found 1 design units, including 1 entities, in source file /repo/fpga-code/repo/ht_detect(2)/rtl/baud.v" { { "Info" "ISGN_ENTITY_NAME" "1 Baud " "Found entity 1: Baud" {  } { { "../rtl/Baud.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/Baud.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/clk_gen/clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/clk_gen/clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen " "Found entity 1: clk_gen" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/ip_core/clk_gen/clk_gen.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962122 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wifi_rx uart_part.v(51) " "Verilog HDL Implicit Net warning at uart_part.v(51): created implicit net for \"wifi_rx\"" {  } { { "../rtl/uart_part.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/uart_part.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962122 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lcd_init lcd_init.v(44) " "Verilog HDL Parameter Declaration warning at lcd_init.v(44): Parameter Declaration in module \"lcd_init\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/display/lcd_init.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/lcd_init.v" 44 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1734856962124 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lcd_init lcd_init.v(53) " "Verilog HDL Parameter Declaration warning at lcd_init.v(53): Parameter Declaration in module \"lcd_init\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/display/lcd_init.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/lcd_init.v" 53 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1734856962124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734856962173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 main.v(27) " "Verilog HDL assignment warning at main.v(27): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/main.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962176 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen clk_gen:clk_gen_inst " "Elaborating entity \"clk_gen\" for hierarchy \"clk_gen:clk_gen_inst\"" {  } { { "../rtl/main.v" "clk_gen_inst" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "altpll_component" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/ip_core/clk_gen/clk_gen.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_gen:clk_gen_inst\|altpll:altpll_component\"" {  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/ip_core/clk_gen/clk_gen.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962315 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_gen:clk_gen_inst\|altpll:altpll_component " "Instantiated megafunction \"clk_gen:clk_gen_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 30 " "Parameter \"clk0_divide_by\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 6 " "Parameter \"clk1_divide_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_gen " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_gen\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856962316 ""}  } { { "ip_core/clk_gen/clk_gen.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/ip_core/clk_gen/clk_gen.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856962316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_gen_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_gen_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_gen_altpll " "Found entity 1: clk_gen_altpll" {  } { { "db/clk_gen_altpll.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/clk_gen_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856962364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856962364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_gen_altpll clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated " "Elaborating entity \"clk_gen_altpll\" for hierarchy \"clk_gen:clk_gen_inst\|altpll:altpll_component\|clk_gen_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picture_display picture_display:picture_display_inst " "Elaborating entity \"picture_display\" for hierarchy \"picture_display:picture_display_inst\"" {  } { { "../rtl/main.v" "picture_display_inst" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_write picture_display:picture_display_inst\|lcd_write:lcd_write_inst " "Elaborating entity \"lcd_write\" for hierarchy \"picture_display:picture_display_inst\|lcd_write:lcd_write_inst\"" {  } { { "../rtl/display/picture_display.v" "lcd_write_inst" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/picture_display.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control picture_display:picture_display_inst\|control:control_inst " "Elaborating entity \"control\" for hierarchy \"picture_display:picture_display_inst\|control:control_inst\"" {  } { { "../rtl/display/picture_display.v" "control_inst" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/picture_display.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_init picture_display:picture_display_inst\|lcd_init:lcd_init_inst " "Elaborating entity \"lcd_init\" for hierarchy \"picture_display:picture_display_inst\|lcd_init:lcd_init_inst\"" {  } { { "../rtl/display/picture_display.v" "lcd_init_inst" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/picture_display.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_show_pic picture_display:picture_display_inst\|lcd_show_pic:lcd_show_pic_inst " "Elaborating entity \"lcd_show_pic\" for hierarchy \"picture_display:picture_display_inst\|lcd_show_pic:lcd_show_pic_inst\"" {  } { { "../rtl/display/picture_display.v" "lcd_show_pic_inst" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/picture_display.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pic_ram picture_display:picture_display_inst\|pic_ram:pic_ram_u0 " "Elaborating entity \"pic_ram\" for hierarchy \"picture_display:picture_display_inst\|pic_ram:pic_ram_u0\"" {  } { { "../rtl/display/picture_display.v" "pic_ram_u0" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/display/picture_display.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic_part iic_part:iic_part " "Elaborating entity \"iic_part\" for hierarchy \"iic_part:iic_part\"" {  } { { "../rtl/main.v" "iic_part" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iic iic_part:iic_part\|iic:iic " "Elaborating entity \"iic\" for hierarchy \"iic_part:iic_part\|iic:iic\"" {  } { { "../rtl/iic_part.v" "iic" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic_part.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962565 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmdata_crc iic.v(31) " "Verilog HDL or VHDL warning at iic.v(31): object \"tmdata_crc\" assigned a value but never read" {  } { { "../rtl/iic.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734856962566 "|main|iic_part:iic_part|iic:iic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hmdata_crc iic.v(31) " "Verilog HDL or VHDL warning at iic.v(31): object \"hmdata_crc\" assigned a value but never read" {  } { { "../rtl/iic.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734856962566 "|main|iic_part:iic_part|iic:iic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd iic_part:iic_part\|bcd:bcd " "Elaborating entity \"bcd\" for hierarchy \"iic_part:iic_part\|bcd:bcd\"" {  } { { "../rtl/iic_part.v" "bcd" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic_part.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transform iic_part:iic_part\|bcd:bcd\|transform:transform2 " "Elaborating entity \"transform\" for hierarchy \"iic_part:iic_part\|bcd:bcd\|transform:transform2\"" {  } { { "../rtl/bcd.v" "transform2" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display iic_part:iic_part\|display:display " "Elaborating entity \"display\" for hierarchy \"iic_part:iic_part\|display:display\"" {  } { { "../rtl/iic_part.v" "display" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic_part.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trans trans:trans " "Elaborating entity \"trans\" for hierarchy \"trans:trans\"" {  } { { "../rtl/main.v" "trans" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962636 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trans.v(37) " "Verilog HDL assignment warning at trans.v(37): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962638 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trans.v(38) " "Verilog HDL assignment warning at trans.v(38): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962638 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trans.v(39) " "Verilog HDL assignment warning at trans.v(39): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962638 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trans.v(45) " "Verilog HDL assignment warning at trans.v(45): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962638 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trans.v(46) " "Verilog HDL assignment warning at trans.v(46): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962638 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 trans.v(53) " "Verilog HDL assignment warning at trans.v(53): truncated value with size 17 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962638 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trans.v(58) " "Verilog HDL assignment warning at trans.v(58): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962638 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trans.v(59) " "Verilog HDL assignment warning at trans.v(59): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962639 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trans.v(60) " "Verilog HDL assignment warning at trans.v(60): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962639 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trans.v(66) " "Verilog HDL assignment warning at trans.v(66): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962639 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 trans.v(67) " "Verilog HDL assignment warning at trans.v(67): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962639 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "17 8 trans.v(74) " "Verilog HDL assignment warning at trans.v(74): truncated value with size 17 to match size of target (8)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962639 "|main|trans:trans"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "601 592 trans.v(126) " "Verilog HDL assignment warning at trans.v(126): truncated value with size 601 to match size of target (592)" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1734856962640 "|main|trans:trans"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "trans.v(98) " "Verilog HDL Case Statement information at trans.v(98): all case item expressions in this case statement are onehot" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1734856962641 "|main|trans:trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_part uart_part:uart_part " "Elaborating entity \"uart_part\" for hierarchy \"uart_part:uart_part\"" {  } { { "../rtl/main.v" "uart_part" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Baud uart_part:uart_part\|Baud:Baud_tx " "Elaborating entity \"Baud\" for hierarchy \"uart_part:uart_part\|Baud:Baud_tx\"" {  } { { "../rtl/uart_part.v" "Baud_tx" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/uart_part.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Tx uart_part:uart_part\|Uart_Tx:Uart_Tx_uut " "Elaborating entity \"Uart_Tx\" for hierarchy \"uart_part:uart_part\|Uart_Tx:Uart_Tx_uut\"" {  } { { "../rtl/uart_part.v" "Uart_Tx_uut" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/uart_part.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart_Rx uart_part:uart_part\|Uart_Rx:Uart_Rx_uut " "Elaborating entity \"Uart_Rx\" for hierarchy \"uart_part:uart_part\|Uart_Rx:Uart_Rx_uut\"" {  } { { "../rtl/uart_part.v" "Uart_Rx_uut" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/uart_part.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856962794 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "iic_part:iic_part\|bcd:bcd\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"iic_part:iic_part\|bcd:bcd\|Mult1\"" {  } { { "../rtl/bcd.v" "Mult1" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "iic_part:iic_part\|bcd:bcd\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"iic_part:iic_part\|bcd:bcd\|Mult0\"" {  } { { "../rtl/bcd.v" "Mult0" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "../rtl/main.v" "Div0" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trans:trans\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trans:trans\|Mod1\"" {  } { { "../rtl/trans.v" "Mod1" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trans:trans\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trans:trans\|Div1\"" {  } { { "../rtl/trans.v" "Div1" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trans:trans\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trans:trans\|Mod0\"" {  } { { "../rtl/trans.v" "Mod0" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trans:trans\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trans:trans\|Div0\"" {  } { { "../rtl/trans.v" "Div0" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trans:trans\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trans:trans\|Div2\"" {  } { { "../rtl/trans.v" "Div2" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trans:trans\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trans:trans\|Mod3\"" {  } { { "../rtl/trans.v" "Mod3" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trans:trans\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trans:trans\|Div3\"" {  } { { "../rtl/trans.v" "Div3" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "trans:trans\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"trans:trans\|Mod2\"" {  } { { "../rtl/trans.v" "Mod2" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856968241 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1734856968241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\"" {  } { { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1 " "Instantiated megafunction \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968375 ""}  } { { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856968375 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|multcore:mult_core iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968459 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968480 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_drg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_drg " "Found entity 1: add_sub_drg" {  } { { "db/add_sub_drg.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/add_sub_drg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856968563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856968563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968587 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hrg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hrg " "Found entity 1: add_sub_hrg" {  } { { "db/add_sub_hrg.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/add_sub_hrg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856968631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856968631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|altshift:external_latency_ffs iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 45 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\"" {  } { { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0 " "Instantiated megafunction \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 15 " "Parameter \"LPM_WIDTHB\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968693 ""}  } { { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856968693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|multcore:mult_core iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968717 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_irg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_irg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_irg " "Found entity 1: add_sub_irg" {  } { { "db/add_sub_irg.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/add_sub_irg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856968764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856968764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968776 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_erg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_erg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_erg " "Found entity 1: add_sub_erg" {  } { { "db/add_sub_erg.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/add_sub_erg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856968825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856968825 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|altshift:external_latency_ffs iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"iic_part:iic_part\|bcd:bcd\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/software/work_software/direct_coding/quartus_lite/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/bcd.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/bcd.v" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968835 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "../rtl/main.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856968980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856968980 ""}  } { { "../rtl/main.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856968980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_otl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_otl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_otl " "Found entity 1: lpm_divide_otl" {  } { { "db/lpm_divide_otl.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/lpm_divide_otl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uhe " "Found entity 1: alt_u_div_uhe" {  } { { "db/alt_u_div_uhe.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_uhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969143 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trans:trans\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"trans:trans\|lpm_divide:Mod1\"" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856969208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trans:trans\|lpm_divide:Mod1 " "Instantiated megafunction \"trans:trans\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969208 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969208 ""}  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856969208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sll " "Found entity 1: lpm_divide_sll" {  } { { "db/lpm_divide_sll.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/lpm_divide_sll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/sign_div_unsign_rlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0ie " "Found entity 1: alt_u_div_0ie" {  } { { "db/alt_u_div_0ie.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trans:trans\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"trans:trans\|lpm_divide:Div1\"" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856969296 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trans:trans\|lpm_divide:Div1 " "Instantiated megafunction \"trans:trans\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969296 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969296 ""}  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856969296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ptl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ptl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ptl " "Found entity 1: lpm_divide_ptl" {  } { { "db/lpm_divide_ptl.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/lpm_divide_ptl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trans:trans\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"trans:trans\|lpm_divide:Mod0\"" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856969340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trans:trans\|lpm_divide:Mod0 " "Instantiated megafunction \"trans:trans\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969340 ""}  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856969340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trans:trans\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"trans:trans\|lpm_divide:Div0\"" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856969391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trans:trans\|lpm_divide:Div0 " "Instantiated megafunction \"trans:trans\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969391 ""}  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856969391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_stl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_stl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_stl " "Found entity 1: lpm_divide_stl" {  } { { "db/lpm_divide_stl.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/lpm_divide_stl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ulh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ulh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ulh " "Found entity 1: sign_div_unsign_ulh" {  } { { "db/sign_div_unsign_ulh.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/sign_div_unsign_ulh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6ie " "Found entity 1: alt_u_div_6ie" {  } { { "db/alt_u_div_6ie.tdf" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_6ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734856969443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856969443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trans:trans\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"trans:trans\|lpm_divide:Div2\"" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856969471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trans:trans\|lpm_divide:Div2 " "Instantiated megafunction \"trans:trans\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969471 ""}  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856969471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trans:trans\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"trans:trans\|lpm_divide:Mod3\"" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856969480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trans:trans\|lpm_divide:Mod3 " "Instantiated megafunction \"trans:trans\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969480 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969480 ""}  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856969480 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "trans:trans\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"trans:trans\|lpm_divide:Div3\"" {  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 66 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856969489 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "trans:trans\|lpm_divide:Div3 " "Instantiated megafunction \"trans:trans\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969489 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1734856969489 ""}  } { { "../rtl/trans.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/trans.v" 66 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1734856969489 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1734856970123 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/Uart_Tx.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/Uart_Tx.v" 10 -1 0 } } { "../rtl/iic.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic.v" 64 -1 0 } } { "../rtl/iic.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic.v" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1734856970176 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1734856970176 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blk VCC " "Pin \"lcd_blk\" is stuck at VCC" {  } { { "../rtl/main.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/main.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1734856972938 "|main|lcd_blk"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1734856972938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1734856973110 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "iic_part:iic_part\|iic:iic\|sda~en High " "Register iic_part:iic_part\|iic:iic\|sda~en will power up to High" {  } { { "../rtl/iic.v" "" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/rtl/iic.v" 28 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1734856973254 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1734856973254 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "218 " "218 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734856978369 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~0 " "Logic cell \"trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~0\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_16_result_int\[0\]~0" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_8_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_9_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 107 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_10_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_11_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_12_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod1\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Div0\|lpm_divide_stl:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_6ie:divider\|add_sub_11_result_int\[0\]~16 " "Logic cell \"trans:trans\|lpm_divide:Div0\|lpm_divide_stl:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_6ie:divider\|add_sub_11_result_int\[0\]~16\"" {  } { { "db/alt_u_div_6ie.tdf" "add_sub_11_result_int\[0\]~16" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_6ie.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Div0\|lpm_divide_stl:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_6ie:divider\|add_sub_12_result_int\[0\]~14 " "Logic cell \"trans:trans\|lpm_divide:Div0\|lpm_divide_stl:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_6ie:divider\|add_sub_12_result_int\[0\]~14\"" {  } { { "db/alt_u_div_6ie.tdf" "add_sub_12_result_int\[0\]~14" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_6ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Div0\|lpm_divide_stl:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_6ie:divider\|add_sub_13_result_int\[0\]~14 " "Logic cell \"trans:trans\|lpm_divide:Div0\|lpm_divide_stl:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_6ie:divider\|add_sub_13_result_int\[0\]~14\"" {  } { { "db/alt_u_div_6ie.tdf" "add_sub_13_result_int\[0\]~14" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_6ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Div0\|lpm_divide_stl:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_6ie:divider\|add_sub_14_result_int\[0\]~14 " "Logic cell \"trans:trans\|lpm_divide:Div0\|lpm_divide_stl:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_6ie:divider\|add_sub_14_result_int\[0\]~14\"" {  } { { "db/alt_u_div_6ie.tdf" "add_sub_14_result_int\[0\]~14" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_6ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Div1\|lpm_divide_ptl:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Div2\|lpm_divide_stl:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_6ie:divider\|add_sub_13_result_int\[1\]~14 " "Logic cell \"trans:trans\|lpm_divide:Div2\|lpm_divide_stl:auto_generated\|sign_div_unsign_ulh:divider\|alt_u_div_6ie:divider\|add_sub_13_result_int\[1\]~14\"" {  } { { "db/alt_u_div_6ie.tdf" "add_sub_13_result_int\[1\]~14" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_6ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod2\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_16_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""} { "Info" "ISCL_SCL_CELL_NAME" "trans:trans\|lpm_divide:Mod0\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"trans:trans\|lpm_divide:Mod0\|lpm_divide_sll:auto_generated\|sign_div_unsign_rlh:divider\|alt_u_div_0ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_0ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/db/alt_u_div_0ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1734856978390 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1734856978390 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/output_files/HT_detect.map.smsg " "Generated suppressed messages file E:/repo/FPGA-code/repo/HT_detect(2)/quartus_prj/output_files/HT_detect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856978486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1734856978808 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734856978808 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4327 " "Implemented 4327 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1734856979177 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1734856979177 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1734856979177 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4310 " "Implemented 4310 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1734856979177 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1734856979177 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1734856979177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4829 " "Peak virtual memory: 4829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734856979202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 22 16:42:59 2024 " "Processing ended: Sun Dec 22 16:42:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734856979202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734856979202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734856979202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734856979202 ""}
