Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 25 14:23:09 2019
| Host         : LAPTOP-VKIB3AB9 running 64-bit major release  (build 9200)
| Command      : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
| Design       : toplevel
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert  | 1          |
| TIMING-18 | Warning  | Missing input or output delay | 3          |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Lcontrole/r_addr_enc_H1[8]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) L_Hadamard/r_addr_enc_H1_reg[0]/CLR, L_Hadamard/r_addr_enc_H1_reg[1]/CLR, L_Hadamard/r_addr_enc_H1_reg[2]/CLR, L_Hadamard/r_addr_enc_H1_reg[3]/CLR, L_Hadamard/r_addr_enc_H1_reg[4]/CLR, L_Hadamard/r_addr_enc_H1_reg[5]/CLR, L_Hadamard/r_addr_enc_H1_reg[6]/CLR, L_Hadamard/r_addr_enc_H1_reg[7]/CLR, L_Hadamard/r_addr_enc_H1_reg[8]/CLR, L_Hadamard/r_addr_enc_H2_reg[0]/CLR, L_Hadamard/r_addr_enc_H2_reg[1]/CLR, L_Hadamard/r_addr_enc_H2_reg[2]/CLR, L_Hadamard/r_addr_enc_H2_reg[3]/CLR, L_Hadamard/r_addr_enc_H2_reg[4]/CLR, L_Hadamard/r_addr_enc_H2_reg[5]/CLR (the first 15 of 18 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on btn0 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btn1 relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on TxD relative to clock(s) sys_clk_pin
Related violations: <none>


