==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5ns 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'utils.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'pool.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'flat.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dense.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'cnn.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 947.538 MB.
INFO: [HLS 200-10] Analyzing design file 'wrapper.cpp' ... 
ERROR: [HLS 207-812] 'cnn.hh' file not found: wrapper.cpp:7:10
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.632 seconds; current allocated memory: 168.399 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.523 seconds; peak allocated memory: 947.538 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5ns 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'utils.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'pool.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'flat.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dense.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'cnn.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 947.590 MB.
INFO: [HLS 200-10] Analyzing design file 'wrapper.cpp' ... 
ERROR: [HLS 207-812] '../05-Vitis-HLS/cnn.hh' file not found: wrapper.cpp:6:10
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.553 seconds; current allocated memory: 948.028 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.033 seconds; peak allocated memory: 947.688 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5ns 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'utils.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'pool.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'flat.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dense.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'cnn.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.249 seconds; current allocated memory: 947.590 MB.
INFO: [HLS 200-10] Analyzing design file 'wrapper.cpp' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/cnn.cc' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.918 seconds; current allocated memory: 169.777 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 784>::stream()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'convolution(float (*) [34], int, hls::stream<float, 0>&)' (05-Vitis-HLS/conv.cc:54:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 196>::stream()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/pool.cc:27:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/pool.cc:32:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'flattening(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/flat.cc:16:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'flattening(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/flat.cc:16:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 10>::stream()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&)' (05-Vitis-HLS/dense.cc:51:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&)' (05-Vitis-HLS/dense.cc:62:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*)' (05-Vitis-HLS/dense.cc:24:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 784>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 196>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:48:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 196>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:59:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 10>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:63:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<AXI_VAL, 0>::read(AXI_VAL&)' into 'cnn_stream_accel(hls::stream<AXI_VAL, 0>&, hls::stream<AXI_VAL, 0>&)' (wrapper.cpp:37:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<AXI_VAL, 0>::write(AXI_VAL const&)' into 'cnn_stream_accel(hls::stream<AXI_VAL, 0>&, hls::stream<AXI_VAL, 0>&)' (wrapper.cpp:56:20)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [34], int, hls::stream<float, 0>&)' (05-Vitis-HLS/conv.cc:20:0)
INFO: [HLS 214-178] Inlining function 'flattening(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'flattening_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' (05-Vitis-HLS/flat.cc:27:0)
INFO: [HLS 214-178] Inlining function 'convolutional_layer(float (*) [34], float (*) [34], float (*) [34], float (*) [34], hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'max_pooling_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'flattening_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'dense_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'dense_layer_soft_max(hls::stream<float, 0>*, float*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [34])' into 'cnn(float (*) [28], float*)' (05-Vitis-HLS/cnn.cc:75:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [28], float*)' into 'cnn_stream_accel(hls::stream<AXI_VAL, 0>&, hls::stream<AXI_VAL, 0>&)' (wrapper.cpp:23:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i96.s_struct.AXI_VALs' into 'cnn_stream_accel(hls::stream<AXI_VAL, 0>&, hls::stream<AXI_VAL, 0>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.933 seconds; current allocated memory: 171.832 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 171.833 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.672 seconds; current allocated memory: 179.052 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.372 seconds; current allocated memory: 184.700 MB.
INFO: [XFORM 203-510] Pipelining loop 'pool_for_cols' (05-Vitis-HLS/conv.cc:21) in function 'convolution' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pool_for_cols' (05-Vitis-HLS/pool.cc:12) in function 'max_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_for_flat' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (05-Vitis-HLS/dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (05-Vitis-HLS/dense.cc:17) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (05-Vitis-HLS/dense.cc:31) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'cnn_stream_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (05-Vitis-HLS/utils.cc:18) in function 'cnn_stream_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (05-Vitis-HLS/cnn.cc:98) in function 'cnn_stream_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (05-Vitis-HLS/dense.cc:17) in function 'dataflow_section' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_for_flat' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dense' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pool_for_cols' (05-Vitis-HLS/pool.cc:12) in function 'max_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pool_for_cols' (05-Vitis-HLS/conv.cc:21) in function 'convolution' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (05-Vitis-HLS/dense.cc:13) in function 'dataflow_section' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_1' (05-Vitis-HLS/dense.cc:53) in function 'dense' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'pool_for_pr' (05-Vitis-HLS/pool.cc:12) in function 'max_pooling' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'pool_for_pc' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'max_pooling' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'krn_for_rows' (05-Vitis-HLS/conv.cc:21) in function 'convolution' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'krn_for_cols' (05-Vitis-HLS/conv.cc:21) in function 'convolution' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_biases' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_to_pool_streams.V' (05-Vitis-HLS/cnn.cc:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pool_to_flat_streams.V' (05-Vitis-HLS/cnn.cc:48) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'flat_to_dense_streams.V' (05-Vitis-HLS/cnn.cc:59) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dense_to_softmax_streams.V' (05-Vitis-HLS/cnn.cc:63) .
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_biases' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_to_pool_streams.V' (05-Vitis-HLS/cnn.cc:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_to_flat_streams.V' (05-Vitis-HLS/cnn.cc:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_to_dense_streams.V' (05-Vitis-HLS/cnn.cc:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_to_softmax_streams.V' (05-Vitis-HLS/cnn.cc:63) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'pad_img0' in function 'cnn_stream_accel'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.042 seconds; current allocated memory: 212.683 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (05-Vitis-HLS/pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (05-Vitis-HLS/conv.cc:33:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (05-Vitis-HLS/conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (05-Vitis-HLS/conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_34_1' (wrapper.cpp:34:30) in function 'cnn_stream_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (05-Vitis-HLS/utils.cc:16:11) in function 'cnn_stream_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (05-Vitis-HLS/cnn.cc:96:12) in function 'cnn_stream_accel'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (05-Vitis-HLS/dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'prediction' (05-Vitis-HLS/dense.cc:27:30)
INFO: [HLS 200-472] Inferring partial write operation for 'prediction' (05-Vitis-HLS/dense.cc:33:19)
INFO: [HLS 200-472] Inferring partial write operation for 'img_buffer' (wrapper.cpp:38:30)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img0' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img0' (05-Vitis-HLS/utils.cc:22:51)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (05-Vitis-HLS/cnn.cc:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (05-Vitis-HLS/cnn.cc:101:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (05-Vitis-HLS/cnn.cc:102:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.629 seconds; current allocated memory: 250.978 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_stream_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_pool_for_rows_pool_for_cols'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('pad_img_load_2', 05-Vitis-HLS/conv.cc:49) on array 'pad_img' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_img'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 265, loop 'conv_for_rows_pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.856 seconds; current allocated memory: 253.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.798 seconds; current allocated memory: 256.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
WARNING: [HLS 200-880] The II Violation in module 'max_pooling' (loop 'pool_for_rows_pool_for_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'max_pooling' (loop 'pool_for_rows_pool_for_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'max_pooling' (loop 'pool_for_rows_pool_for_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 12, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.218 seconds; current allocated memory: 256.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 256.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dense_array_addr_9_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7_8', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 21, loop 'dense_for_flat'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.022 seconds; current allocated memory: 257.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.386 seconds; current allocated memory: 257.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.695 seconds; current allocated memory: 258.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.451 seconds; current allocated memory: 259.100 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_stream_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_34_1_VITIS_LOOP_35_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_47_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_47_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.764 seconds; current allocated memory: 259.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 260.118 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.817 seconds; current allocated memory: 265.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.69 seconds; current allocated memory: 273.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_9ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.668 seconds; current allocated memory: 275.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.755 seconds; current allocated memory: 279.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_stream_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_stream_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_stream_accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.138 seconds; current allocated memory: 283.155 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_stream_accel_mul_2ns_9ns_10_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_dense_dense_array_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dataflow_section_dense_biases_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_pad_img0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_img_buffer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_output_buffer_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 11.666 seconds; current allocated memory: 292.756 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_stream_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_stream_accel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 27 seconds. CPU system time: 5 seconds. Elapsed time: 50.307 seconds; current allocated memory: 293.278 MB.
INFO: [HLS 200-112] Total CPU user time: 29 seconds. Total CPU system time: 6 seconds. Total elapsed time: 53.144 seconds; peak allocated memory: 947.590 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5ns 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
ERROR: [IMPL 213-28] Failed to generate IP.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 43.1 seconds; current allocated memory: 176.965 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5ns 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_stream_accel cnn_stream_accel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn_hls_pynq/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 32.143 seconds; current allocated memory: 177.198 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5ns 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_stream_accel cnn_stream_accel 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'cnn.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dense.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'flat.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'pool.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'utils.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 947.669 MB.
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'wrapper.cpp' ... 
ERROR: [HLS 207-812] 'cnn.hh' file not found: wrapper.cpp:3:10
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 2.837 seconds; current allocated memory: 169.848 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.285 seconds; peak allocated memory: 947.669 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5ns 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_stream_accel cnn_stream_accel 
INFO: [HLS 200-1510] Running: csynth_design 
WARNING: [HLS 200-40] Skipped source file 'cnn.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'conv.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'dense.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'flat.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'pool.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
WARNING: [HLS 200-40] Skipped source file 'utils.hh'. Source files must have extensions .c, .C, .cc, .cpp, .c++, .cp, or .cxx.
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 947.669 MB.
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/cnn.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/conv.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/dense.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/flat.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/pool.cc' ... 
INFO: [HLS 200-10] Analyzing design file '05-Vitis-HLS/utils.cc' ... 
INFO: [HLS 200-10] Analyzing design file 'wrapper.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 5.357 seconds; current allocated memory: 169.995 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:283:50)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:286:25)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:67)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:285:36)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:39)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:284:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 784>::stream()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'convolution(float (*) [34], int, hls::stream<float, 0>&)' (05-Vitis-HLS/conv.cc:54:31)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 196>::stream()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read(float&)' into 'hls::stream<float, 0>::read()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/pool.cc:27:45)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'max_pooling(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/pool.cc:32:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'flattening(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/flat.cc:16:54)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'flattening(hls::stream<float, 0>&, hls::stream<float, 0>&)' (05-Vitis-HLS/flat.cc:16:28)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::stream()' into 'hls::stream<float, 10>::stream()' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:195:43)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&)' (05-Vitis-HLS/dense.cc:51:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::write(float const&)' into 'dense(hls::stream<float, 0>&, int, hls::stream<float, 0>&)' (05-Vitis-HLS/dense.cc:62:29)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 0>::read()' into 'dense_layer_soft_max(hls::stream<float, 0>*, float*)' (05-Vitis-HLS/dense.cc:24:42)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 784>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 196>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:48:3)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 196>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:59:53)
INFO: [HLS 214-131] Inlining function 'hls::stream<float, 10>::stream()' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:63:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:304:51)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:307:26)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:68)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_user_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:306:37)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_dest_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:40)
INFO: [HLS 214-131] Inlining function 'hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>::get_id_ptr()' into 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot\ap_axi_sdata.h:305:24)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::read(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>&)' into 'cnn_stream_accel(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (wrapper.cpp:30:12)
INFO: [HLS 214-131] Inlining function 'hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>::write(hls::axis<ap_uint<32>, 1ul, 1ul, 1ul> const&)' into 'cnn_stream_accel(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (wrapper.cpp:55:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'cnn_stream_accel(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (wrapper.cpp:31:27)
INFO: [HLS 214-178] Inlining function 'relu(float)' into 'convolution(float (*) [34], int, hls::stream<float, 0>&)' (05-Vitis-HLS/conv.cc:20:0)
INFO: [HLS 214-178] Inlining function 'flattening(hls::stream<float, 0>&, hls::stream<float, 0>&)' into 'flattening_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' (05-Vitis-HLS/flat.cc:27:0)
INFO: [HLS 214-178] Inlining function 'convolutional_layer(float (*) [34], float (*) [34], float (*) [34], float (*) [34], hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'max_pooling_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'flattening_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'dense_layer(hls::stream<float, 0>*, hls::stream<float, 0>*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'dense_layer_soft_max(hls::stream<float, 0>*, float*)' into 'dataflow_section(float (*) [34], float (*) [34], float (*) [34], float (*) [34], float*)' (05-Vitis-HLS/cnn.cc:24:0)
INFO: [HLS 214-178] Inlining function 'normalization_and_padding(float (*) [28], float (*) [34])' into 'cnn(float (*) [28], float*)' (05-Vitis-HLS/cnn.cc:75:0)
INFO: [HLS 214-178] Inlining function 'cnn(float (*) [28], float*)' into 'cnn_stream_accel(hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&, hls::stream<hls::axis<ap_uint<32>, 1ul, 1ul, 1ul>, 0>&)' (wrapper.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.457 seconds; current allocated memory: 172.311 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 172.312 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 180.804 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 189.156 MB.
INFO: [XFORM 203-510] Pipelining loop 'pool_for_cols' (05-Vitis-HLS/conv.cc:21) in function 'convolution' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pool_for_cols' (05-Vitis-HLS/pool.cc:12) in function 'max_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_for_flat' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_60_2' (05-Vitis-HLS/dense.cc:60) in function 'dense' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'flat_for_cols' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_dense_size' (05-Vitis-HLS/dense.cc:17) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'dense_soft_max_for_digits' (05-Vitis-HLS/dense.cc:31) in function 'dataflow_section' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'cnn_stream_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'pad_for_cols' (05-Vitis-HLS/utils.cc:18) in function 'cnn_stream_accel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'clone_for_cols' (05-Vitis-HLS/cnn.cc:98) in function 'cnn_stream_accel' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_soft_max_for_dense_size' (05-Vitis-HLS/dense.cc:17) in function 'dataflow_section' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'dense_for_flat' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'dense' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pool_for_cols' (05-Vitis-HLS/pool.cc:12) in function 'max_pooling' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'pool_for_cols' (05-Vitis-HLS/conv.cc:21) in function 'convolution' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'dense_soft_max_for_filters' (05-Vitis-HLS/dense.cc:13) in function 'dataflow_section' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_53_1' (05-Vitis-HLS/dense.cc:53) in function 'dense' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'pool_for_pr' (05-Vitis-HLS/pool.cc:12) in function 'max_pooling' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'pool_for_pc' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0) in function 'max_pooling' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'krn_for_rows' (05-Vitis-HLS/conv.cc:21) in function 'convolution' completely with a factor of 7.
INFO: [HLS 200-489] Unrolling loop 'krn_for_cols' (05-Vitis-HLS/conv.cc:21) in function 'convolution' completely with a factor of 7.
INFO: [XFORM 203-102] Partitioning array 'dense_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.0' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.1' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.2' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.3' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.4' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.5' in dimension 2 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_weights.6' in dimension 2 automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.0.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.1.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.2.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.3.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.4.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.5.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.0' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.1' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.2' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.3' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.4' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.5' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_weights.6.6' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'conv_biases' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'conv_to_pool_streams.V' (05-Vitis-HLS/cnn.cc:32) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'pool_to_flat_streams.V' (05-Vitis-HLS/cnn.cc:48) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'flat_to_dense_streams.V' (05-Vitis-HLS/cnn.cc:59) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'dense_to_softmax_streams.V' (05-Vitis-HLS/cnn.cc:63) .
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.0.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.1.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.2.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.3.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.4.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.5.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.0' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.1' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.2' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.3' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.4' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.5' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_weights.6.6' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_biases' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'conv_to_pool_streams.V' (05-Vitis-HLS/cnn.cc:32) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pool_to_flat_streams.V' (05-Vitis-HLS/cnn.cc:48) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flat_to_dense_streams.V' (05-Vitis-HLS/cnn.cc:59) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_to_softmax_streams.V' (05-Vitis-HLS/cnn.cc:63) in dimension 1 completely.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'pad_img0' in function 'cnn_stream_accel'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.851 seconds; current allocated memory: 220.005 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (05-Vitis-HLS/pool.cc:15:12) in function 'max_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'flat_for_rows' (05-Vitis-HLS/flat.cc:11:11) in function 'dataflow_section'.
INFO: [XFORM 203-541] Flattening a loop nest 'pool_for_rows' (05-Vitis-HLS/conv.cc:33:16) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_cols' (05-Vitis-HLS/conv.cc:28:13) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'conv_for_rows' (05-Vitis-HLS/conv.cc:25:11) in function 'convolution'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_27_1' (wrapper.cpp:27:30) in function 'cnn_stream_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'pad_for_rows' (05-Vitis-HLS/utils.cc:16:11) in function 'cnn_stream_accel'.
INFO: [XFORM 203-541] Flattening a loop nest 'clone_for_rows' (05-Vitis-HLS/cnn.cc:96:12) in function 'cnn_stream_accel'.
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' 
INFO: [HLS 200-472] Inferring partial write operation for 'dense_array' (05-Vitis-HLS/dense.cc:56:24)
INFO: [HLS 200-472] Inferring partial write operation for 'prediction' (05-Vitis-HLS/dense.cc:27:30)
INFO: [HLS 200-472] Inferring partial write operation for 'prediction' (05-Vitis-HLS/dense.cc:33:19)
INFO: [HLS 200-472] Inferring partial write operation for 'img_buffer' (wrapper.cpp:32:30)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img0' 
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img0' (05-Vitis-HLS/utils.cc:22:51)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img1' (05-Vitis-HLS/cnn.cc:100:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img2' (05-Vitis-HLS/cnn.cc:101:22)
INFO: [HLS 200-472] Inferring partial write operation for 'pad_img3' (05-Vitis-HLS/cnn.cc:102:22)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.445 seconds; current allocated memory: 259.458 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'cnn_stream_accel' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'conv_for_rows_pool_for_rows_pool_for_cols'.
WARNING: [HLS 200-885] Unable to schedule 'load' operation ('pad_img_load_2', 05-Vitis-HLS/conv.cc:49) on array 'pad_img' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pad_img'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 265, loop 'conv_for_rows_pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.434 seconds; current allocated memory: 261.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 264.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'pool_for_rows_pool_for_cols'.
WARNING: [HLS 200-880] The II Violation in module 'max_pooling' (loop 'pool_for_rows_pool_for_cols'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'max_pooling' (loop 'pool_for_rows_pool_for_cols'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
WARNING: [HLS 200-880] The II Violation in module 'max_pooling' (loop 'pool_for_rows_pool_for_cols'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) and fifo read on port 'conv_to_pool_stream_V' (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 4, Depth = 12, loop 'pool_for_rows_pool_for_cols'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.085 seconds; current allocated memory: 265.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.219 seconds; current allocated memory: 265.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'dense_for_flat'.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-880] The II Violation in module 'dense' (loop 'dense_for_flat'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'store' operation ('dense_array_addr_1_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 and 'load' operation ('dense_array_load', 05-Vitis-HLS/dense.cc:56) on array 'dense_array', 05-Vitis-HLS/dense.cc:46.
WARNING: [HLS 200-885] Unable to schedule 'store' operation ('dense_array_addr_9_write_ln56', 05-Vitis-HLS/dense.cc:56) of variable 'add7_8', 05-Vitis-HLS/dense.cc:56 on array 'dense_array', 05-Vitis-HLS/dense.cc:46 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'dense_array'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 10, Depth = 21, loop 'dense_for_flat'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_60_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_60_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 265.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.304 seconds; current allocated memory: 266.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'flat_for_rows_flat_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'flat_for_rows_flat_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_dense_size'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'dense_soft_max_for_dense_size'
INFO: [SCHED 204-61] Pipelining loop 'dense_soft_max_for_digits'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 19, loop 'dense_soft_max_for_digits'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 266.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.225 seconds; current allocated memory: 267.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn_stream_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_27_1_VITIS_LOOP_28_2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'pad_for_rows_pad_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 20, loop 'pad_for_rows_pad_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'clone_for_rows_clone_for_cols'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'clone_for_rows_clone_for_cols'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.559 seconds; current allocated memory: 268.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.696 seconds; current allocated memory: 268.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'convolution' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'convolution'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.566 seconds; current allocated memory: 273.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.38 seconds; current allocated memory: 281.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_9ns_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.594 seconds; current allocated memory: 284.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_section' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_section'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.692 seconds; current allocated memory: 288.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn_stream_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/in_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn_stream_accel/out_stream_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn_stream_accel' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CTRL.
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_16_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn_stream_accel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.081 seconds; current allocated memory: 291.766 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_stream_accel_mul_2ns_9ns_10_1_1_Multiplier_0'
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_4_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_5_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_6_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_7_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_8_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dense_dense_weights_9_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_dense_dense_array_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'cnn_stream_accel_dataflow_section_dense_biases_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_0_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_1_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_2_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'conv_to_pool_streams_3_V_U(cnn_stream_accel_fifo_w32_d784_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_0_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_1_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_2_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'pool_to_flat_streams_3_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_0_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_1_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_2_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'flat_to_dense_streams_3_V_U(cnn_stream_accel_fifo_w32_d196_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_0_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_1_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_2_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'dense_to_softmax_streams_3_V_U(cnn_stream_accel_fifo_w32_d10_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_pad_img0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_img_buffer_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'cnn_stream_accel_output_buffer_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 9.155 seconds; current allocated memory: 302.086 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cnn_stream_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn_stream_accel.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 120.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 4 seconds. Elapsed time: 41.043 seconds; current allocated memory: 302.597 MB.
INFO: [HLS 200-112] Total CPU user time: 26 seconds. Total CPU system time: 5 seconds. Total elapsed time: 44.168 seconds; peak allocated memory: 947.669 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 2.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10ns -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 2.5ns 
INFO: [HLS 200-1510] Running: set_directive_top -name cnn_stream_accel cnn_stream_accel 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file cnn_hls_pynq/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 32.032 seconds; current allocated memory: 177.824 MB.
