<<<<<<< Updated upstream
<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636483029255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636483029256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 15:37:09 2021 " "Processing started: Tue Nov 09 15:37:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636483029256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636483029256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636483029256 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636483029456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636483029456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Structure " "Found design unit 1: CPU-Structure" {  } { { "CPU.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035673 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636483035673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-Structure " "Found design unit 1: ripple_carry-Structure" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035674 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636483035674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035676 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636483035676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-LogicFunc " "Found design unit 1: full_adder-LogicFunc" {  } { { "full_adder.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035677 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636483035677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-Structure " "Found design unit 1: banco_registradores-Structure" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035679 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636483035679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035681 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636483035681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035682 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636483035682 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "INCREMENT.vhd " "Can't analyze file -- file INCREMENT.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1636483035684 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UControle.vhd " "Can't analyze file -- file UControle.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1636483035685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria-Behavior " "Found design unit 1: Memoria-Behavior" {  } { { "Memoria.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035686 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636483035686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Instrucao-Behavior " "Found design unit 1: Reg_Instrucao-Behavior" {  } { { "Reg_Instrucao.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035688 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Instrucao " "Found entity 1: Reg_Instrucao" {  } { { "Reg_Instrucao.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636483035688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-Behavior " "Found design unit 1: UC-Behavior" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035689 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636483035689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636483035689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1636483035715 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RegIntLoad CPU.vhd(84) " "VHDL Signal Declaration warning at CPU.vhd(84): used implicit default value for signal \"RegIntLoad\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1636483035715 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loadA CPU.vhd(100) " "VHDL Signal Declaration warning at CPU.vhd(100): used implicit default value for signal \"loadA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1636483035716 "|CPU"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "loadB CPU.vhd(100) " "VHDL Signal Declaration warning at CPU.vhd(100): used implicit default value for signal \"loadB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CPU.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 100 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1636483035716 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_reg " "Elaborating entity \"PC\" for hierarchy \"PC:PC_reg\"" {  } { { "CPU.vhd" "PC_reg" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636483035716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Mem " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:Mem\"" {  } { { "CPU.vhd" "Mem" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636483035717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Instrucao Reg_Instrucao:reg_int " "Elaborating entity \"Reg_Instrucao\" for hierarchy \"Reg_Instrucao:reg_int\"" {  } { { "CPU.vhd" "reg_int" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636483035722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:banco " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:banco\"" {  } { { "CPU.vhd" "banco" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636483035723 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[0\] banco_registradores.vhd(45) " "Inferred latch for \"D3\[0\]\" at banco_registradores.vhd(45)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[1\] banco_registradores.vhd(45) " "Inferred latch for \"D3\[1\]\" at banco_registradores.vhd(45)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[2\] banco_registradores.vhd(45) " "Inferred latch for \"D3\[2\]\" at banco_registradores.vhd(45)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[3\] banco_registradores.vhd(45) " "Inferred latch for \"D3\[3\]\" at banco_registradores.vhd(45)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[4\] banco_registradores.vhd(45) " "Inferred latch for \"D3\[4\]\" at banco_registradores.vhd(45)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[5\] banco_registradores.vhd(45) " "Inferred latch for \"D3\[5\]\" at banco_registradores.vhd(45)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[6\] banco_registradores.vhd(45) " "Inferred latch for \"D3\[6\]\" at banco_registradores.vhd(45)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D3\[7\] banco_registradores.vhd(45) " "Inferred latch for \"D3\[7\]\" at banco_registradores.vhd(45)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] banco_registradores.vhd(44) " "Inferred latch for \"D2\[0\]\" at banco_registradores.vhd(44)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] banco_registradores.vhd(44) " "Inferred latch for \"D2\[1\]\" at banco_registradores.vhd(44)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] banco_registradores.vhd(44) " "Inferred latch for \"D2\[2\]\" at banco_registradores.vhd(44)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] banco_registradores.vhd(44) " "Inferred latch for \"D2\[3\]\" at banco_registradores.vhd(44)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] banco_registradores.vhd(44) " "Inferred latch for \"D2\[4\]\" at banco_registradores.vhd(44)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] banco_registradores.vhd(44) " "Inferred latch for \"D2\[5\]\" at banco_registradores.vhd(44)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] banco_registradores.vhd(44) " "Inferred latch for \"D2\[6\]\" at banco_registradores.vhd(44)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] banco_registradores.vhd(44) " "Inferred latch for \"D2\[7\]\" at banco_registradores.vhd(44)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] banco_registradores.vhd(43) " "Inferred latch for \"D1\[0\]\" at banco_registradores.vhd(43)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] banco_registradores.vhd(43) " "Inferred latch for \"D1\[1\]\" at banco_registradores.vhd(43)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] banco_registradores.vhd(43) " "Inferred latch for \"D1\[2\]\" at banco_registradores.vhd(43)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] banco_registradores.vhd(43) " "Inferred latch for \"D1\[3\]\" at banco_registradores.vhd(43)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] banco_registradores.vhd(43) " "Inferred latch for \"D1\[4\]\" at banco_registradores.vhd(43)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] banco_registradores.vhd(43) " "Inferred latch for \"D1\[5\]\" at banco_registradores.vhd(43)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035724 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] banco_registradores.vhd(43) " "Inferred latch for \"D1\[6\]\" at banco_registradores.vhd(43)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035725 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] banco_registradores.vhd(43) " "Inferred latch for \"D1\[7\]\" at banco_registradores.vhd(43)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035725 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[0\] banco_registradores.vhd(42) " "Inferred latch for \"D0\[0\]\" at banco_registradores.vhd(42)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035725 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[1\] banco_registradores.vhd(42) " "Inferred latch for \"D0\[1\]\" at banco_registradores.vhd(42)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035725 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[2\] banco_registradores.vhd(42) " "Inferred latch for \"D0\[2\]\" at banco_registradores.vhd(42)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035725 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[3\] banco_registradores.vhd(42) " "Inferred latch for \"D0\[3\]\" at banco_registradores.vhd(42)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035725 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[4\] banco_registradores.vhd(42) " "Inferred latch for \"D0\[4\]\" at banco_registradores.vhd(42)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035725 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[5\] banco_registradores.vhd(42) " "Inferred latch for \"D0\[5\]\" at banco_registradores.vhd(42)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035725 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[6\] banco_registradores.vhd(42) " "Inferred latch for \"D0\[6\]\" at banco_registradores.vhd(42)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035725 "|CPU|banco_registradores:banco"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D0\[7\] banco_registradores.vhd(42) " "Inferred latch for \"D0\[7\]\" at banco_registradores.vhd(42)" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1636483035725 "|CPU|banco_registradores:banco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador banco_registradores:banco\|registrador:R0 " "Elaborating entity \"registrador\" for hierarchy \"banco_registradores:banco\|registrador:R0\"" {  } { { "banco_registradores.vhd" "R0" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636483035725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636483035727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ULA:ULA1\|ripple_carry:SOMADOR1 " "Elaborating entity \"ripple_carry\" for hierarchy \"ULA:ULA1\|ripple_carry:SOMADOR1\"" {  } { { "ULA.vhd" "SOMADOR1" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636483035728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ULA:ULA1\|ripple_carry:SOMADOR1\|full_adder:\\Generate_label:0:stage " "Elaborating entity \"full_adder\" for hierarchy \"ULA:ULA1\|ripple_carry:SOMADOR1\|full_adder:\\Generate_label:0:stage\"" {  } { { "ripple_carry.vhd" "\\Generate_label:0:stage" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636483035728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:Control " "Elaborating entity \"UC\" for hierarchy \"UC:Control\"" {  } { { "CPU.vhd" "Control" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636483035731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636483035855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 15:37:15 2021 " "Processing ended: Tue Nov 09 15:37:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636483035855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636483035855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636483035855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636483035855 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636483036478 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636483036829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636483036829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 15:37:16 2021 " "Processing started: Tue Nov 09 15:37:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636483036829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1636483036829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Projeto2 Projeto2 " "Command: quartus_sh -t d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Projeto2 Projeto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1636483036829 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Projeto2 Projeto2 " "Quartus(args): --rtl_sim Projeto2 Projeto2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1636483036829 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1636483036929 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1636483037016 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1636483037017 ""}
{ "Warning" "0" "" "Warning: File Projeto2_run_msim_rtl_vhdl.do already exists - backing up current file as Projeto2_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File Projeto2_run_msim_rtl_vhdl.do already exists - backing up current file as Projeto2_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1636483037076 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/simulation/modelsim/Projeto2_run_msim_rtl_vhdl.do" {  } { { "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/simulation/modelsim/Projeto2_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/simulation/modelsim/Projeto2_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/simulation/modelsim/Projeto2_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1636483037103 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1636483037104 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1636483037107 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1636483037107 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Projeto2_nativelink_simulation.rpt" {  } { { "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Projeto2_nativelink_simulation.rpt" "0" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Projeto2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Projeto2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1636483037107 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/quartus/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1636483037107 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636483037108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 15:37:17 2021 " "Processing ended: Tue Nov 09 15:37:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636483037108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636483037108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636483037108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1636483037108 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1636483603918 ""}
=======
=======
>>>>>>> Stashed changes
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636581496128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636581496128 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 10 18:58:16 2021 " "Processing started: Wed Nov 10 18:58:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636581496128 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636581496128 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636581496128 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636581496326 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636581496326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-Structure " "Found design unit 1: CPU-Structure" {  } { { "CPU.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502356 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636581502356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_carry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ripple_carry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry-Structure " "Found design unit 1: ripple_carry-Structure" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502357 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry " "Found entity 1: ripple_carry" {  } { { "ripple_carry.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636581502357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-Behavior " "Found design unit 1: registrador-Behavior" {  } { { "registrador.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502359 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636581502359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-LogicFunc " "Found design unit 1: full_adder-LogicFunc" {  } { { "full_adder.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502360 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636581502360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "banco_registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file banco_registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 banco_registradores-Structure " "Found design unit 1: banco_registradores-Structure" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502362 ""} { "Info" "ISGN_ENTITY_NAME" "1 banco_registradores " "Found entity 1: banco_registradores" {  } { { "banco_registradores.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636581502362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-Behavior " "Found design unit 1: PC-Behavior" {  } { { "PC.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502363 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/PC.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636581502363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-ULA_arch " "Found design unit 1: ULA-ULA_arch" {  } { { "ULA.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502365 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636581502365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memoria-Behavior " "Found design unit 1: Memoria-Behavior" {  } { { "Memoria.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502366 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memoria " "Found entity 1: Memoria" {  } { { "Memoria.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Memoria.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636581502366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Instrucao-Behavior " "Found design unit 1: Reg_Instrucao-Behavior" {  } { { "Reg_Instrucao.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502368 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Instrucao " "Found entity 1: Reg_Instrucao" {  } { { "Reg_Instrucao.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/Reg_Instrucao.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636581502368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadedecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadedecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC-Behavior " "Found design unit 1: UC-Behavior" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502369 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "UnidadeDeControle.vhd" "" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/UnidadeDeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636581502369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636581502369 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1636581502395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC_reg " "Elaborating entity \"PC\" for hierarchy \"PC:PC_reg\"" {  } { { "CPU.vhd" "PC_reg" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636581502405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoria Memoria:Mem " "Elaborating entity \"Memoria\" for hierarchy \"Memoria:Mem\"" {  } { { "CPU.vhd" "Mem" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636581502407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Instrucao Reg_Instrucao:reg_int " "Elaborating entity \"Reg_Instrucao\" for hierarchy \"Reg_Instrucao:reg_int\"" {  } { { "CPU.vhd" "reg_int" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636581502412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_registradores banco_registradores:banco " "Elaborating entity \"banco_registradores\" for hierarchy \"banco_registradores:banco\"" {  } { { "CPU.vhd" "banco" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636581502413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador banco_registradores:banco\|registrador:R0 " "Elaborating entity \"registrador\" for hierarchy \"banco_registradores:banco\|registrador:R0\"" {  } { { "banco_registradores.vhd" "R0" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/banco_registradores.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636581502415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA1\"" {  } { { "CPU.vhd" "ULA1" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636581502417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_carry ULA:ULA1\|ripple_carry:SOMADOR1 " "Elaborating entity \"ripple_carry\" for hierarchy \"ULA:ULA1\|ripple_carry:SOMADOR1\"" {  } { { "ULA.vhd" "SOMADOR1" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ULA.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636581502418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ULA:ULA1\|ripple_carry:SOMADOR1\|full_adder:\\Generate_label:0:stage " "Elaborating entity \"full_adder\" for hierarchy \"ULA:ULA1\|ripple_carry:SOMADOR1\|full_adder:\\Generate_label:0:stage\"" {  } { { "ripple_carry.vhd" "\\Generate_label:0:stage" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/ripple_carry.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636581502418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:Control " "Elaborating entity \"UC\" for hierarchy \"UC:Control\"" {  } { { "CPU.vhd" "Control" { Text "C:/Users/Greed/OneDrive/Documentos/GitHub/AC-Projeto2/CPU.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636581502421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636581502528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 10 18:58:22 2021 " "Processing ended: Wed Nov 10 18:58:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636581502528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636581502528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636581502528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636581502528 ""}
<<<<<<< Updated upstream
>>>>>>> Stashed changes
=======
>>>>>>> Stashed changes
