Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Nov 18 19:11:06 2021
| Host         : DESKTOP-8GEO2EQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab8_timing_summary_routed.rpt -pb lab8_timing_summary_routed.pb -rpx lab8_timing_summary_routed.rpx -warn_on_violation
| Design       : lab8
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.190        0.000                      0                  616        0.165        0.000                      0                  616        4.500        0.000                       0                   303  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.190        0.000                      0                  616        0.165        0.000                      0                  616        4.500        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.145ns (21.954%)  route 4.070ns (78.046%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     5.580 r  P_reg[0]/Q
                         net (fo=18, routed)          1.445     7.026    P[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.295     7.321 f  P[2]_i_5/O
                         net (fo=2, routed)           0.513     7.834    P[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.958 f  P[0]_i_4/O
                         net (fo=1, routed)           0.809     8.766    sd_card0/P_reg[0]_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.890 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.654     9.544    sd_card0/P_reg[0]
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.124     9.668 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.649    10.318    sd_card0_n_8
    SLICE_X52Y59         FDRE                                         r  sd_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  sd_counter_reg[0]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y59         FDRE (Setup_fdre_C_R)       -0.524    14.508    sd_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.145ns (21.954%)  route 4.070ns (78.046%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     5.580 r  P_reg[0]/Q
                         net (fo=18, routed)          1.445     7.026    P[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.295     7.321 f  P[2]_i_5/O
                         net (fo=2, routed)           0.513     7.834    P[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.958 f  P[0]_i_4/O
                         net (fo=1, routed)           0.809     8.766    sd_card0/P_reg[0]_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.890 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.654     9.544    sd_card0/P_reg[0]
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.124     9.668 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.649    10.318    sd_card0_n_8
    SLICE_X52Y59         FDRE                                         r  sd_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  sd_counter_reg[1]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y59         FDRE (Setup_fdre_C_R)       -0.524    14.508    sd_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.190ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.215ns  (logic 1.145ns (21.954%)  route 4.070ns (78.046%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 14.808 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     5.580 r  P_reg[0]/Q
                         net (fo=18, routed)          1.445     7.026    P[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.295     7.321 f  P[2]_i_5/O
                         net (fo=2, routed)           0.513     7.834    P[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.958 f  P[0]_i_4/O
                         net (fo=1, routed)           0.809     8.766    sd_card0/P_reg[0]_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.890 f  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.654     9.544    sd_card0/P_reg[0]
    SLICE_X49Y60         LUT5 (Prop_lut5_I0_O)        0.124     9.668 r  sd_card0/sd_counter[9]_i_1/O
                         net (fo=11, routed)          0.649    10.318    sd_card0_n_8
    SLICE_X52Y59         FDRE                                         r  sd_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.437    14.808    clk_IBUF_BUFG
    SLICE_X52Y59         FDRE                                         r  sd_counter_reg[5]/C
                         clock pessimism              0.259    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X52Y59         FDRE (Setup_fdre_C_R)       -0.524    14.508    sd_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.190    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.139ns (22.303%)  route 3.968ns (77.697%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  P_reg[0]/Q
                         net (fo=18, routed)          1.445     7.026    P[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.295     7.321 r  P[2]_i_5/O
                         net (fo=2, routed)           0.513     7.834    P[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  P[0]_i_4/O
                         net (fo=1, routed)           0.809     8.766    sd_card0/P_reg[0]_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.667     9.557    sd_card0/P_reg[0]
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.118     9.675 r  sd_card0/sd_counter[9]_i_2/O
                         net (fo=11, routed)          0.534    10.209    sd_counter00_out
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[2]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.434    14.597    sd_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.139ns (22.303%)  route 3.968ns (77.697%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  P_reg[0]/Q
                         net (fo=18, routed)          1.445     7.026    P[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.295     7.321 r  P[2]_i_5/O
                         net (fo=2, routed)           0.513     7.834    P[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  P[0]_i_4/O
                         net (fo=1, routed)           0.809     8.766    sd_card0/P_reg[0]_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.667     9.557    sd_card0/P_reg[0]
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.118     9.675 r  sd_card0/sd_counter[9]_i_2/O
                         net (fo=11, routed)          0.534    10.209    sd_counter00_out
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[3]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.434    14.597    sd_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.139ns (22.303%)  route 3.968ns (77.697%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  P_reg[0]/Q
                         net (fo=18, routed)          1.445     7.026    P[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.295     7.321 r  P[2]_i_5/O
                         net (fo=2, routed)           0.513     7.834    P[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  P[0]_i_4/O
                         net (fo=1, routed)           0.809     8.766    sd_card0/P_reg[0]_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.667     9.557    sd_card0/P_reg[0]
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.118     9.675 r  sd_card0/sd_counter[9]_i_2/O
                         net (fo=11, routed)          0.534    10.209    sd_counter00_out
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[4]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.434    14.597    sd_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.139ns (22.303%)  route 3.968ns (77.697%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  P_reg[0]/Q
                         net (fo=18, routed)          1.445     7.026    P[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.295     7.321 r  P[2]_i_5/O
                         net (fo=2, routed)           0.513     7.834    P[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  P[0]_i_4/O
                         net (fo=1, routed)           0.809     8.766    sd_card0/P_reg[0]_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.667     9.557    sd_card0/P_reg[0]
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.118     9.675 r  sd_card0/sd_counter[9]_i_2/O
                         net (fo=11, routed)          0.534    10.209    sd_counter00_out
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[6]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.434    14.597    sd_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.139ns (22.303%)  route 3.968ns (77.697%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  P_reg[0]/Q
                         net (fo=18, routed)          1.445     7.026    P[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.295     7.321 r  P[2]_i_5/O
                         net (fo=2, routed)           0.513     7.834    P[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  P[0]_i_4/O
                         net (fo=1, routed)           0.809     8.766    sd_card0/P_reg[0]_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.667     9.557    sd_card0/P_reg[0]
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.118     9.675 r  sd_card0/sd_counter[9]_i_2/O
                         net (fo=11, routed)          0.534    10.209    sd_counter00_out
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[7]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.434    14.597    sd_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.139ns (22.303%)  route 3.968ns (77.697%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  P_reg[0]/Q
                         net (fo=18, routed)          1.445     7.026    P[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.295     7.321 r  P[2]_i_5/O
                         net (fo=2, routed)           0.513     7.834    P[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  P[0]_i_4/O
                         net (fo=1, routed)           0.809     8.766    sd_card0/P_reg[0]_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.667     9.557    sd_card0/P_reg[0]
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.118     9.675 r  sd_card0/sd_counter[9]_i_2/O
                         net (fo=11, routed)          0.534    10.209    sd_counter00_out
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[8]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.434    14.597    sd_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.388    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 P_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_counter_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.107ns  (logic 1.139ns (22.303%)  route 3.968ns (77.697%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 14.807 - 10.000 ) 
    Source Clock Delay      (SCD):    5.102ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.551     5.102    clk_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  P_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y60         FDRE (Prop_fdre_C_Q)         0.478     5.580 f  P_reg[0]/Q
                         net (fo=18, routed)          1.445     7.026    P[0]
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.295     7.321 r  P[2]_i_5/O
                         net (fo=2, routed)           0.513     7.834    P[2]_i_5_n_0
    SLICE_X48Y60         LUT6 (Prop_lut6_I4_O)        0.124     7.958 r  P[0]_i_4/O
                         net (fo=1, routed)           0.809     8.766    sd_card0/P_reg[0]_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.890 r  sd_card0/P[0]_i_1/O
                         net (fo=4, routed)           0.667     9.557    sd_card0/P_reg[0]
    SLICE_X48Y61         LUT5 (Prop_lut5_I4_O)        0.118     9.675 r  sd_card0/sd_counter[9]_i_2/O
                         net (fo=11, routed)          0.534    10.209    sd_counter00_out
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.436    14.807    clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[9]/C
                         clock pessimism              0.259    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X49Y59         FDRE (Setup_fdre_C_CE)      -0.434    14.597    sd_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.209    
  -------------------------------------------------------------------
                         slack                                  4.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 lcd0/tcode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/text_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.559     1.472    lcd0/clk_IBUF_BUFG
    SLICE_X44Y57         FDRE                                         r  lcd0/tcode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  lcd0/tcode_reg[0]/Q
                         net (fo=1, routed)           0.119     1.732    lcd0/tcode[0]
    SLICE_X42Y56         FDRE                                         r  lcd0/text_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.829     1.987    lcd0/clk_IBUF_BUFG
    SLICE_X42Y56         FDRE                                         r  lcd0/text_d_reg[0]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X42Y56         FDRE (Hold_fdre_C_D)         0.059     1.567    lcd0/text_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 lcd0/icode_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcd0/init_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.558     1.471    lcd0/clk_IBUF_BUFG
    SLICE_X41Y58         FDRE                                         r  lcd0/icode_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  lcd0/icode_reg[0]/Q
                         net (fo=1, routed)           0.116     1.729    lcd0/icode_reg_n_0_[0]
    SLICE_X41Y56         FDRE                                         r  lcd0/init_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.829     1.987    lcd0/clk_IBUF_BUFG
    SLICE_X41Y56         FDRE                                         r  lcd0/init_d_reg[0]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.070     1.558    lcd0/init_d_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sd_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.685%)  route 0.278ns (66.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.561     1.474    clk_IBUF_BUFG
    SLICE_X49Y59         FDRE                                         r  sd_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y59         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  sd_counter_reg[6]/Q
                         net (fo=12, routed)          0.278     1.893    ram0/Q[6]
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.869     2.027    ram0/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X1Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.712    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 clk_divider0/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider0/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.189ns (56.604%)  route 0.145ns (43.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.559     1.472    clk_divider0/clk_IBUF_BUFG
    SLICE_X44Y58         FDRE                                         r  clk_divider0/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y58         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  clk_divider0/counter_reg[1]/Q
                         net (fo=6, routed)           0.145     1.758    clk_divider0/counter[1]
    SLICE_X46Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.806 r  clk_divider0/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.806    clk_divider0/counter[2]_i_1_n_0
    SLICE_X46Y58         FDRE                                         r  clk_divider0/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.829     1.987    clk_divider0/clk_IBUF_BUFG
    SLICE_X46Y58         FDRE                                         r  clk_divider0/counter_reg[2]/C
                         clock pessimism             -0.498     1.488    
    SLICE_X46Y58         FDRE (Hold_fdre_C_D)         0.131     1.619    clk_divider0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sd_card0/byte_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/byte_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.230%)  route 0.084ns (28.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.772ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.754     1.011    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.059 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.395     1.454    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.542 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.554     2.096    sd_card0/CLK
    SLICE_X46Y69         FDRE                                         r  sd_card0/byte_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDRE (Prop_fdre_C_Q)         0.164     2.260 r  sd_card0/byte_counter_reg[2]/Q
                         net (fo=4, routed)           0.084     2.344    sd_card0/byte_counter[2]
    SLICE_X47Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.389 r  sd_card0/byte_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.389    sd_card0/byte_counter[3]_i_1_n_0
    SLICE_X47Y69         FDRE                                         r  sd_card0/byte_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.889     1.333    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.393 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.450     1.844    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.951 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.822     2.772    sd_card0/CLK
    SLICE_X47Y69         FDRE                                         r  sd_card0/byte_counter_reg[3]/C
                         clock pessimism             -0.664     2.109    
    SLICE_X47Y69         FDRE (Hold_fdre_C_D)         0.091     2.200    sd_card0/byte_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.200    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 sd_card0/recv_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.100ns
    Clock Pessimism Removal (CPR):    0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.754     1.011    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.059 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.395     1.454    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.542 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.558     2.100    sd_card0/CLK
    SLICE_X46Y63         FDRE                                         r  sd_card0/recv_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y63         FDRE (Prop_fdre_C_Q)         0.164     2.264 r  sd_card0/recv_data_reg[3]/Q
                         net (fo=2, routed)           0.127     2.391    sd_card0/recv_data[3]
    SLICE_X47Y63         FDRE                                         r  sd_card0/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.889     1.333    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.393 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.450     1.844    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.951 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.826     2.777    sd_card0/CLK
    SLICE_X47Y63         FDRE                                         r  sd_card0/dout_reg[4]/C
                         clock pessimism             -0.665     2.113    
    SLICE_X47Y63         FDRE (Hold_fdre_C_D)         0.075     2.188    sd_card0/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.391    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.230ns (72.892%)  route 0.086ns (27.108%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.754     1.011    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.059 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.395     1.454    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.542 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.556     2.098    sd_card0/CLK
    SLICE_X41Y66         FDSE                                         r  sd_card0/cmd_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDSE (Prop_fdse_C_Q)         0.128     2.226 r  sd_card0/cmd_out_reg[8]/Q
                         net (fo=1, routed)           0.086     2.311    sd_card0/cmd_out[8]
    SLICE_X41Y66         LUT4 (Prop_lut4_I3_O)        0.102     2.413 r  sd_card0/cmd_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.413    sd_card0/cmd_out_1[9]
    SLICE_X41Y66         FDSE                                         r  sd_card0/cmd_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.889     1.333    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.393 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.450     1.844    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.951 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.824     2.774    sd_card0/CLK
    SLICE_X41Y66         FDSE                                         r  sd_card0/cmd_out_reg[9]/C
                         clock pessimism             -0.677     2.098    
    SLICE_X41Y66         FDSE (Hold_fdse_C_D)         0.107     2.205    sd_card0/cmd_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.773ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.754     1.011    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.059 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.395     1.454    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.542 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.556     2.098    sd_card0/CLK
    SLICE_X39Y66         FDSE                                         r  sd_card0/cmd_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y66         FDSE (Prop_fdse_C_Q)         0.128     2.226 r  sd_card0/cmd_out_reg[5]/Q
                         net (fo=1, routed)           0.086     2.311    sd_card0/cmd_out[5]
    SLICE_X39Y66         LUT3 (Prop_lut3_I1_O)        0.104     2.415 r  sd_card0/cmd_out[6]_i_1/O
                         net (fo=1, routed)           0.000     2.415    sd_card0/cmd_out_1[6]
    SLICE_X39Y66         FDSE                                         r  sd_card0/cmd_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.889     1.333    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.393 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.450     1.844    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.951 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.822     2.773    sd_card0/CLK
    SLICE_X39Y66         FDSE                                         r  sd_card0/cmd_out_reg[6]/C
                         clock pessimism             -0.676     2.098    
    SLICE_X39Y66         FDSE (Hold_fdse_C_D)         0.107     2.205    sd_card0/cmd_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 sd_card0/cmd_out_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/cmd_out_reg[40]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.249ns (72.540%)  route 0.094ns (27.459%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.099ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.754     1.011    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.059 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.395     1.454    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.542 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.557     2.099    sd_card0/CLK
    SLICE_X42Y65         FDSE                                         r  sd_card0/cmd_out_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDSE (Prop_fdse_C_Q)         0.148     2.247 r  sd_card0/cmd_out_reg[39]/Q
                         net (fo=1, routed)           0.094     2.341    sd_card0/cmd_out[39]
    SLICE_X42Y65         LUT4 (Prop_lut4_I0_O)        0.101     2.442 r  sd_card0/cmd_out[40]_i_1/O
                         net (fo=1, routed)           0.000     2.442    sd_card0/cmd_out_1[40]
    SLICE_X42Y65         FDSE                                         r  sd_card0/cmd_out_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.889     1.333    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.393 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.450     1.844    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.951 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.825     2.775    sd_card0/CLK
    SLICE_X42Y65         FDSE                                         r  sd_card0/cmd_out_reg[40]/C
                         clock pessimism             -0.677     2.099    
    SLICE_X42Y65         FDSE (Hold_fdse_C_D)         0.131     2.230    sd_card0/cmd_out_reg[40]
  -------------------------------------------------------------------
                         required time                         -2.230    
                         arrival time                           2.442    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 sd_card0/bit_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_card0/bit_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    2.098ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.754     1.011    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.048     1.059 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.395     1.454    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.088     1.542 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.556     2.098    sd_card0/CLK
    SLICE_X45Y67         FDRE                                         r  sd_card0/bit_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y67         FDRE (Prop_fdre_C_Q)         0.141     2.239 r  sd_card0/bit_counter_reg[4]/Q
                         net (fo=7, routed)           0.131     2.370    sd_card0/bit_counter_reg_n_0_[4]
    SLICE_X44Y67         LUT5 (Prop_lut5_I2_O)        0.045     2.415 r  sd_card0/bit_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.415    sd_card0/bit_counter[6]_i_1_n_0
    SLICE_X44Y67         FDRE                                         r  sd_card0/bit_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.889     1.333    sd_card0/clk_IBUF
    SLICE_X39Y58         LUT3 (Prop_lut3_I0_O)        0.060     1.393 r  sd_card0/clk_sel_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.450     1.844    clk_sel
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.107     1.951 r  clk_sel_BUFG_inst/O
                         net (fo=142, routed)         0.823     2.774    sd_card0/CLK
    SLICE_X44Y67         FDRE                                         r  sd_card0/bit_counter_reg[6]/C
                         clock pessimism             -0.664     2.111    
    SLICE_X44Y67         FDRE (Hold_fdre_C_D)         0.091     2.202    sd_card0/bit_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.202    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y24    ram0/RAM_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   clk_sel_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y60    P_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y60    P_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y60    P_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X49Y61    done_flag_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X42Y60    prev_btn_level_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y59    row_A_reg[123]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y60    row_A_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y60    P_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y60    P_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y60    P_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y60    P_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y60    P_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y60    P_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61    done_flag_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61    done_flag_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y60    prev_btn_level_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y60    prev_btn_level_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y60    P_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y60    P_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y60    P_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y60    P_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y60    P_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y60    P_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61    done_flag_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y61    done_flag_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y60    prev_btn_level_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y60    prev_btn_level_reg/C



