
ledblink.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000c6a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000134  00800060  00000c6a  00000cde  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001ab  00800194  00000d9e  00000e12  2**0
                  ALLOC
  3 .debug_aranges 00000060  00000000  00000000  00000e12  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000241  00000000  00000000  00000e72  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000929  00000000  00000000  000010b3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000405  00000000  00000000  000019dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000958  00000000  00000000  00001de1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000160  00000000  00000000  0000273c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000002fd  00000000  00000000  0000289c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000003ae  00000000  00000000  00002b99  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000000a8  00000000  00000000  00002f47  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	b6 c2       	rjmp	.+1388   	; 0x578 <__vector_5>
   c:	90 c2       	rjmp	.+1312   	; 0x52e <__vector_6>
   e:	e6 c2       	rjmp	.+1484   	; 0x5dc <__vector_7>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	25 c0       	rjmp	.+74     	; 0x5e <__vector_9>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	e6 c0       	rjmp	.+460    	; 0x1e4 <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	11 e0       	ldi	r17, 0x01	; 1
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ea e6       	ldi	r30, 0x6A	; 106
  3a:	fc e0       	ldi	r31, 0x0C	; 12
  3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
  42:	a4 39       	cpi	r26, 0x94	; 148
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
  48:	13 e0       	ldi	r17, 0x03	; 3
  4a:	a4 e9       	ldi	r26, 0x94	; 148
  4c:	b1 e0       	ldi	r27, 0x01	; 1
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	af 33       	cpi	r26, 0x3F	; 63
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	0c d0       	rcall	.+24     	; 0x72 <main>
  5a:	05 c6       	rjmp	.+3082   	; 0xc66 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <__vector_9>:



// Timer 0 overflow interrupt service routine
ISR(TIMER0_OVF_vect) 
{
  5e:	1f 92       	push	r1
  60:	0f 92       	push	r0
  62:	0f b6       	in	r0, 0x3f	; 63
  64:	0f 92       	push	r0
  66:	11 24       	eor	r1, r1
		slowcount=0;
	}	else {
			slowcount++;
	}
*/
}
  68:	0f 90       	pop	r0
  6a:	0f be       	out	0x3f, r0	; 63
  6c:	0f 90       	pop	r0
  6e:	1f 90       	pop	r1
  70:	18 95       	reti

00000072 <main>:

// Declare your global variables here

void main(void)
{
  72:	0f 93       	push	r16
  74:	1f 93       	push	r17
  76:	cf 93       	push	r28
  78:	df 93       	push	r29

// Input/Output Ports initialization
// Port B initialization
// Func7=In Func6=In Func5=In Func4=In Func3=In Func2=Out Func1=In Func0=In 
// State7=T State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTB=0x00;
  7a:	18 ba       	out	0x18, r1	; 24
DDRB=0x04;
  7c:	84 e0       	ldi	r24, 0x04	; 4
  7e:	87 bb       	out	0x17, r24	; 23


// Port C initialization
// Func6=In Func5=In Func4=In Func3=In Func2=In Func1=In Func0=In 
// State6=T State5=T State4=T State3=T State2=T State1=T State0=T 
PORTC=0x00;
  80:	15 ba       	out	0x15, r1	; 21
DDRC=0xFF;
  82:	8f ef       	ldi	r24, 0xFF	; 255
  84:	84 bb       	out	0x14, r24	; 20


// Port D initialization
// Func7=Out Func6=Out Func5=Out Func4=In Func3=In Func2=In Func1=Out Func0=In 
// State7=0 State6=0 State5=0 State4=T State3=T State2=T State1=0 State0=T 
PORTD=0x00;
  86:	12 ba       	out	0x12, r1	; 18
DDRD=0xE2;
  88:	82 ee       	ldi	r24, 0xE2	; 226
  8a:	81 bb       	out	0x11, r24	; 17

// Timer/Counter 0 initialization
// Clock source: System Clock
// Clock value: 1,800 kHz
TCCR0=0x05;
  8c:	85 e0       	ldi	r24, 0x05	; 5
  8e:	83 bf       	out	0x33, r24	; 51
TCNT0=0x00;
  90:	12 be       	out	0x32, r1	; 50
// Input Capture on Falling Edge
// Timer 1 Overflow Interrupt: Off
// Input Capture Interrupt: Off
// Compare A Match Interrupt: Off
// Compare B Match Interrupt: Off
TCCR1A=0x00;
  92:	1f bc       	out	0x2f, r1	; 47
TCCR1B=0x00;
  94:	1e bc       	out	0x2e, r1	; 46
TCNT1H=0x00;
  96:	1d bc       	out	0x2d, r1	; 45
TCNT1L=0x00;
  98:	1c bc       	out	0x2c, r1	; 44
ICR1H=0x00;
  9a:	17 bc       	out	0x27, r1	; 39
ICR1L=0x00;
  9c:	16 bc       	out	0x26, r1	; 38
OCR1AH=0x00;
  9e:	1b bc       	out	0x2b, r1	; 43
OCR1AL=0x00;
  a0:	1a bc       	out	0x2a, r1	; 42
OCR1BH=0x00;
  a2:	19 bc       	out	0x29, r1	; 41
OCR1BL=0x00;
  a4:	18 bc       	out	0x28, r1	; 40
// Timer/Counter 2 initialization
// Clock source: System Clock
// Clock value: Timer 2 Stopped
// Mode: Normal top=FFh
// OC2 output: Disconnected
ASSR=0x00;
  a6:	12 bc       	out	0x22, r1	; 34
TCCR2=0x00;
  a8:	15 bc       	out	0x25, r1	; 37
TCNT2=0x00;
  aa:	14 bc       	out	0x24, r1	; 36
OCR2=0x00;
  ac:	13 bc       	out	0x23, r1	; 35

// External Interrupt(s) initialization
// INT0: Off
// INT1: Off
MCUCR=0x00;
  ae:	15 be       	out	0x35, r1	; 53

// Timer(s)/Counter(s) Interrupt(s) initialization
TIMSK=0x01;
  b0:	81 e0       	ldi	r24, 0x01	; 1
  b2:	89 bf       	out	0x39, r24	; 57

// Analog Comparator initialization
// Analog Comparator: Off
// Analog Comparator Input Capture by Timer/Counter 1: Off
ACSR=0x80;
  b4:	80 e8       	ldi	r24, 0x80	; 128
  b6:	88 b9       	out	0x08, r24	; 8
SFIOR=0x00;
  b8:	10 be       	out	0x30, r1	; 48
// Communication Parameters: 8 Data, 1 Stop, No Parity
// USART Receiver: On
// USART Transmitter: On
// USART Mode: Asynchronous
// USART Baud Rate: 9600
UCSRA=0x00;
  ba:	1b b8       	out	0x0b, r1	; 11
UCSRB=0x18;
  bc:	88 e1       	ldi	r24, 0x18	; 24
  be:	8a b9       	out	0x0a, r24	; 10
UCSRC=0x86;
  c0:	86 e8       	ldi	r24, 0x86	; 134
  c2:	80 bd       	out	0x20, r24	; 32
UCSRB |= (1 << RXCIE);
  c4:	57 9a       	sbi	0x0a, 7	; 10
UBRRH=0x00;
  c6:	10 bc       	out	0x20, r1	; 32
UBRRL=0x0B; 
  c8:	8b e0       	ldi	r24, 0x0B	; 11
  ca:	89 b9       	out	0x09, r24	; 9



// Global enable interrupts
//#asm("sei")
sei();
  cc:	78 94       	sei
init_uart();
  ce:	d5 d1       	rcall	.+938    	; 0x47a <init_uart>
uartSW_init(); //software uart   
  d0:	dd d1       	rcall	.+954    	; 0x48c <uartSW_init>


while (1)
      {	
	  	if(Schildslotsused) uartSW_putc('<');
		uartSW_puts(&schildbuffer[nextSchildShowslot][0]);
  d2:	04 e6       	ldi	r16, 0x64	; 100
  d4:	10 e0       	ldi	r17, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
  d6:	ce e2       	ldi	r28, 0x2E	; 46
  d8:	d0 e0       	ldi	r29, 0x00	; 0



while (1)
      {	
	  	if(Schildslotsused) uartSW_putc('<');
  da:	80 91 a0 01 	lds	r24, 0x01A0
  de:	90 91 a1 01 	lds	r25, 0x01A1
  e2:	89 2b       	or	r24, r25
  e4:	11 f0       	breq	.+4      	; 0xea <main+0x78>
  e6:	8c e3       	ldi	r24, 0x3C	; 60
  e8:	e9 d1       	rcall	.+978    	; 0x4bc <uartSW_putc>
		uartSW_puts(&schildbuffer[nextSchildShowslot][0]);
  ea:	80 91 9e 01 	lds	r24, 0x019E
  ee:	90 91 9f 01 	lds	r25, 0x019F
  f2:	9c 01       	movw	r18, r24
  f4:	20 9f       	mul	r18, r16
  f6:	c0 01       	movw	r24, r0
  f8:	21 9f       	mul	r18, r17
  fa:	90 0d       	add	r25, r0
  fc:	30 9f       	mul	r19, r16
  fe:	90 0d       	add	r25, r0
 100:	11 24       	eor	r1, r1
 102:	81 55       	subi	r24, 0x51	; 81
 104:	9e 4f       	sbci	r25, 0xFE	; 254
 106:	f4 d1       	rcall	.+1000   	; 0x4f0 <uartSW_puts>
		if(Schildslotsused) uartSW_putc('>');
 108:	80 91 a0 01 	lds	r24, 0x01A0
 10c:	90 91 a1 01 	lds	r25, 0x01A1
 110:	89 2b       	or	r24, r25
 112:	11 f0       	breq	.+4      	; 0x118 <main+0xa6>
 114:	8e e3       	ldi	r24, 0x3E	; 62
 116:	d2 d1       	rcall	.+932    	; 0x4bc <uartSW_putc>
		if(Schildslotsused!=0) nextSchildShowslot=(nextSchildShowslot+1)%Schildslotsused;
 118:	60 91 a0 01 	lds	r22, 0x01A0
 11c:	70 91 a1 01 	lds	r23, 0x01A1
 120:	61 15       	cp	r22, r1
 122:	71 05       	cpc	r23, r1
 124:	51 f0       	breq	.+20     	; 0x13a <main+0xc8>
 126:	80 91 9e 01 	lds	r24, 0x019E
 12a:	90 91 9f 01 	lds	r25, 0x019F
 12e:	01 96       	adiw	r24, 0x01	; 1
 130:	3c d5       	rcall	.+2680   	; 0xbaa <__divmodhi4>
 132:	90 93 9f 01 	sts	0x019F, r25
 136:	80 93 9e 01 	sts	0x019E, r24
 13a:	80 e1       	ldi	r24, 0x10	; 16
 13c:	97 e2       	ldi	r25, 0x27	; 39
 13e:	fe 01       	movw	r30, r28
 140:	31 97       	sbiw	r30, 0x01	; 1
 142:	f1 f7       	brne	.-4      	; 0x140 <main+0xce>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 144:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 146:	49 f2       	breq	.-110    	; 0xda <main+0x68>
 148:	fa cf       	rjmp	.-12     	; 0x13e <main+0xcc>

0000014a <set_dest>:
	PORTD=PIND^(~5<<(PIND5));

} 


void set_dest(uint32_t destlow, uint32_t desthigh){
 14a:	8f 92       	push	r8
 14c:	9f 92       	push	r9
 14e:	af 92       	push	r10
 150:	bf 92       	push	r11
 152:	cf 92       	push	r12
 154:	df 92       	push	r13
 156:	ef 92       	push	r14
 158:	ff 92       	push	r15
 15a:	0f 93       	push	r16
 15c:	1f 93       	push	r17
 15e:	6b 01       	movw	r12, r22
 160:	7c 01       	movw	r14, r24
 162:	49 01       	movw	r8, r18
 164:	5a 01       	movw	r10, r20
 166:	00 e0       	ldi	r16, 0x00	; 0
 168:	14 e2       	ldi	r17, 0x24	; 36
 16a:	c8 01       	movw	r24, r16
 16c:	01 97       	sbiw	r24, 0x01	; 1
 16e:	f1 f7       	brne	.-4      	; 0x16c <set_dest+0x22>
char dat;
	_delay_ms(20);
	sprintf(tempstring, "+++");
 170:	60 e6       	ldi	r22, 0x60	; 96
 172:	70 e0       	ldi	r23, 0x00	; 0
 174:	8b ed       	ldi	r24, 0xDB	; 219
 176:	92 e0       	ldi	r25, 0x02	; 2
 178:	81 d2       	rcall	.+1282   	; 0x67c <strcpy>
	uart_puts(tempstring);
 17a:	8b ed       	ldi	r24, 0xDB	; 219
 17c:	92 e0       	ldi	r25, 0x02	; 2
 17e:	53 d1       	rcall	.+678    	; 0x426 <uart_puts>
 180:	c8 01       	movw	r24, r16
 182:	01 97       	sbiw	r24, 0x01	; 1
 184:	f1 f7       	brne	.-4      	; 0x182 <set_dest+0x38>
 186:	01 c0       	rjmp	.+2      	; 0x18a <set_dest+0x40>
	_delay_ms(20);
	while((dat=uart_getc())!='\r') uartSW_putc(dat);	
 188:	99 d1       	rcall	.+818    	; 0x4bc <uartSW_putc>
 18a:	57 d1       	rcall	.+686    	; 0x43a <uart_getc>
 18c:	8d 30       	cpi	r24, 0x0D	; 13
 18e:	e1 f7       	brne	.-8      	; 0x188 <set_dest+0x3e>
	sprintf(tempstring, "ATDH%lx,DL%lx,CN\r",desthigh,destlow); //, desthigh);
 190:	ff 92       	push	r15
 192:	ef 92       	push	r14
 194:	df 92       	push	r13
 196:	cf 92       	push	r12
 198:	bf 92       	push	r11
 19a:	af 92       	push	r10
 19c:	9f 92       	push	r9
 19e:	8f 92       	push	r8
 1a0:	84 e6       	ldi	r24, 0x64	; 100
 1a2:	90 e0       	ldi	r25, 0x00	; 0
 1a4:	9f 93       	push	r25
 1a6:	8f 93       	push	r24
 1a8:	0b ed       	ldi	r16, 0xDB	; 219
 1aa:	12 e0       	ldi	r17, 0x02	; 2
 1ac:	1f 93       	push	r17
 1ae:	0f 93       	push	r16
 1b0:	6c d2       	rcall	.+1240   	; 0x68a <sprintf>
	uart_puts(tempstring);
 1b2:	c8 01       	movw	r24, r16
 1b4:	38 d1       	rcall	.+624    	; 0x426 <uart_puts>
 1b6:	80 e0       	ldi	r24, 0x00	; 0
 1b8:	92 e1       	ldi	r25, 0x12	; 18
 1ba:	01 97       	sbiw	r24, 0x01	; 1
 1bc:	f1 f7       	brne	.-4      	; 0x1ba <set_dest+0x70>
 1be:	8d b7       	in	r24, 0x3d	; 61
 1c0:	9e b7       	in	r25, 0x3e	; 62
 1c2:	0c 96       	adiw	r24, 0x0c	; 12
 1c4:	0f b6       	in	r0, 0x3f	; 63
 1c6:	f8 94       	cli
 1c8:	9e bf       	out	0x3e, r25	; 62
 1ca:	0f be       	out	0x3f, r0	; 63
 1cc:	8d bf       	out	0x3d, r24	; 61
	_delay_ms(10);
}
 1ce:	1f 91       	pop	r17
 1d0:	0f 91       	pop	r16
 1d2:	ff 90       	pop	r15
 1d4:	ef 90       	pop	r14
 1d6:	df 90       	pop	r13
 1d8:	cf 90       	pop	r12
 1da:	bf 90       	pop	r11
 1dc:	af 90       	pop	r10
 1de:	9f 90       	pop	r9
 1e0:	8f 90       	pop	r8
 1e2:	08 95       	ret

000001e4 <__vector_11>:
int  Adslotsused=0;
char adbuffer[ADBUFFERMAXSLOTS][100];


ISR(USART_RXC_vect)
{
 1e4:	1f 92       	push	r1
 1e6:	0f 92       	push	r0
 1e8:	0f b6       	in	r0, 0x3f	; 63
 1ea:	0f 92       	push	r0
 1ec:	11 24       	eor	r1, r1
 1ee:	2f 93       	push	r18
 1f0:	3f 93       	push	r19
 1f2:	4f 93       	push	r20
 1f4:	5f 93       	push	r21
 1f6:	6f 93       	push	r22
 1f8:	7f 93       	push	r23
 1fa:	8f 93       	push	r24
 1fc:	9f 93       	push	r25
 1fe:	af 93       	push	r26
 200:	bf 93       	push	r27
 202:	cf 93       	push	r28
 204:	df 93       	push	r29
 206:	ef 93       	push	r30
 208:	ff 93       	push	r31

   // Code to be executed when the USART receives a byte here
    cli();
 20a:	f8 94       	cli
	PORTD=PIND^(~5<<(PIND5));
 20c:	80 b3       	in	r24, 0x10	; 16
 20e:	90 e4       	ldi	r25, 0x40	; 64
 210:	89 27       	eor	r24, r25
 212:	82 bb       	out	0x12, r24	; 18
   	if(uart_getc()=='<'){
 214:	12 d1       	rcall	.+548    	; 0x43a <uart_getc>
 216:	8c 33       	cpi	r24, 0x3C	; 60
 218:	09 f0       	breq	.+2      	; 0x21c <__vector_11+0x38>
 21a:	94 c0       	rjmp	.+296    	; 0x344 <__vector_11+0x160>
		command=uart_getc();
 21c:	0e d1       	rcall	.+540    	; 0x43a <uart_getc>
 21e:	80 93 9a 01 	sts	0x019A, r24
 222:	10 92 9b 01 	sts	0x019B, r1
		uart_getc();
 226:	09 d1       	rcall	.+530    	; 0x43a <uart_getc>
		switch (command) {
 228:	80 91 9a 01 	lds	r24, 0x019A
 22c:	90 91 9b 01 	lds	r25, 0x019B
 230:	c2 97       	sbiw	r24, 0x32	; 50
 232:	09 f0       	breq	.+2      	; 0x236 <__vector_11+0x52>
 234:	86 c0       	rjmp	.+268    	; 0x342 <__vector_11+0x15e>
		
		// 1: Schild
			case '2': {	
					uart_gets(schildinc, 100);
 236:	64 e6       	ldi	r22, 0x64	; 100
 238:	86 e7       	ldi	r24, 0x76	; 118
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	02 d1       	rcall	.+516    	; 0x442 <uart_gets>
					for(int k=0; k<Schildslotsused; k++){
 23e:	60 91 a0 01 	lds	r22, 0x01A0
 242:	70 91 a1 01 	lds	r23, 0x01A1
 246:	20 91 98 01 	lds	r18, 0x0198
 24a:	30 91 99 01 	lds	r19, 0x0199
 24e:	a0 eb       	ldi	r26, 0xB0	; 176
 250:	b1 e0       	ldi	r27, 0x01	; 1
 252:	40 e0       	ldi	r20, 0x00	; 0
 254:	50 e0       	ldi	r21, 0x00	; 0
						for(int j=0; j<SCHILDIDBYTES; j++){
							if (schildinc[j]==schildbuffer[k][j]){
 256:	c4 e6       	ldi	r28, 0x64	; 100
 258:	d0 e0       	ldi	r29, 0x00	; 0
 25a:	25 c0       	rjmp	.+74     	; 0x2a6 <__vector_11+0xc2>
								compare+=1;
 25c:	2f 5f       	subi	r18, 0xFF	; 255
 25e:	3f 4f       	sbci	r19, 0xFF	; 255
 260:	ac 59       	subi	r26, 0x9C	; 156
 262:	bf 4f       	sbci	r27, 0xFF	; 255
							}
						}
						if (compare==SCHILDIDBYTES) {
 264:	24 30       	cpi	r18, 0x04	; 4
 266:	31 05       	cpc	r19, r1
 268:	d1 f4       	brne	.+52     	; 0x29e <__vector_11+0xba>
							nextSchildOverwriteslot=k;
 26a:	50 93 9d 01 	sts	0x019D, r21
 26e:	40 93 9c 01 	sts	0x019C, r20
							compare=0;
 272:	10 92 99 01 	sts	0x0199, r1
 276:	10 92 98 01 	sts	0x0198, r1
							compare=0;			
						}
					}		


					for(int i=0; i<100; i++) {schildbuffer[nextSchildOverwriteslot][i]=schildinc[i];};
 27a:	20 91 9c 01 	lds	r18, 0x019C
 27e:	30 91 9d 01 	lds	r19, 0x019D
 282:	a6 e7       	ldi	r26, 0x76	; 118
 284:	b0 e0       	ldi	r27, 0x00	; 0
 286:	84 e6       	ldi	r24, 0x64	; 100
 288:	90 e0       	ldi	r25, 0x00	; 0
 28a:	28 9f       	mul	r18, r24
 28c:	f0 01       	movw	r30, r0
 28e:	29 9f       	mul	r18, r25
 290:	f0 0d       	add	r31, r0
 292:	38 9f       	mul	r19, r24
 294:	f0 0d       	add	r31, r0
 296:	11 24       	eor	r1, r1
 298:	e1 55       	subi	r30, 0x51	; 81
 29a:	fe 4f       	sbci	r31, 0xFE	; 254
 29c:	35 c0       	rjmp	.+106    	; 0x308 <__vector_11+0x124>
		switch (command) {
		
		// 1: Schild
			case '2': {	
					uart_gets(schildinc, 100);
					for(int k=0; k<Schildslotsused; k++){
 29e:	4f 5f       	subi	r20, 0xFF	; 255
 2a0:	5f 4f       	sbci	r21, 0xFF	; 255
 2a2:	20 e0       	ldi	r18, 0x00	; 0
 2a4:	30 e0       	ldi	r19, 0x00	; 0
 2a6:	46 17       	cp	r20, r22
 2a8:	57 07       	cpc	r21, r23
 2aa:	2c f0       	brlt	.+10     	; 0x2b6 <__vector_11+0xd2>
 2ac:	30 93 99 01 	sts	0x0199, r19
 2b0:	20 93 98 01 	sts	0x0198, r18
 2b4:	e2 cf       	rjmp	.-60     	; 0x27a <__vector_11+0x96>
						for(int j=0; j<SCHILDIDBYTES; j++){
							if (schildinc[j]==schildbuffer[k][j]){
 2b6:	4c 9f       	mul	r20, r28
 2b8:	f0 01       	movw	r30, r0
 2ba:	4d 9f       	mul	r20, r29
 2bc:	f0 0d       	add	r31, r0
 2be:	5c 9f       	mul	r21, r28
 2c0:	f0 0d       	add	r31, r0
 2c2:	11 24       	eor	r1, r1
 2c4:	e1 55       	subi	r30, 0x51	; 81
 2c6:	fe 4f       	sbci	r31, 0xFE	; 254
 2c8:	90 91 76 00 	lds	r25, 0x0076
 2cc:	80 81       	ld	r24, Z
 2ce:	98 17       	cp	r25, r24
 2d0:	11 f4       	brne	.+4      	; 0x2d6 <__vector_11+0xf2>
								compare+=1;
 2d2:	2f 5f       	subi	r18, 0xFF	; 255
 2d4:	3f 4f       	sbci	r19, 0xFF	; 255
		// 1: Schild
			case '2': {	
					uart_gets(schildinc, 100);
					for(int k=0; k<Schildslotsused; k++){
						for(int j=0; j<SCHILDIDBYTES; j++){
							if (schildinc[j]==schildbuffer[k][j]){
 2d6:	90 91 77 00 	lds	r25, 0x0077
 2da:	8c 91       	ld	r24, X
 2dc:	98 17       	cp	r25, r24
 2de:	11 f4       	brne	.+4      	; 0x2e4 <__vector_11+0x100>
								compare+=1;
 2e0:	2f 5f       	subi	r18, 0xFF	; 255
 2e2:	3f 4f       	sbci	r19, 0xFF	; 255
		// 1: Schild
			case '2': {	
					uart_gets(schildinc, 100);
					for(int k=0; k<Schildslotsused; k++){
						for(int j=0; j<SCHILDIDBYTES; j++){
							if (schildinc[j]==schildbuffer[k][j]){
 2e4:	90 91 78 00 	lds	r25, 0x0078
 2e8:	11 96       	adiw	r26, 0x01	; 1
 2ea:	8c 91       	ld	r24, X
 2ec:	11 97       	sbiw	r26, 0x01	; 1
 2ee:	98 17       	cp	r25, r24
 2f0:	11 f4       	brne	.+4      	; 0x2f6 <__vector_11+0x112>
								compare+=1;
 2f2:	2f 5f       	subi	r18, 0xFF	; 255
 2f4:	3f 4f       	sbci	r19, 0xFF	; 255
		// 1: Schild
			case '2': {	
					uart_gets(schildinc, 100);
					for(int k=0; k<Schildslotsused; k++){
						for(int j=0; j<SCHILDIDBYTES; j++){
							if (schildinc[j]==schildbuffer[k][j]){
 2f6:	90 91 79 00 	lds	r25, 0x0079
 2fa:	12 96       	adiw	r26, 0x02	; 2
 2fc:	8c 91       	ld	r24, X
 2fe:	12 97       	sbiw	r26, 0x02	; 2
 300:	98 17       	cp	r25, r24
 302:	09 f0       	breq	.+2      	; 0x306 <__vector_11+0x122>
 304:	ad cf       	rjmp	.-166    	; 0x260 <__vector_11+0x7c>
 306:	aa cf       	rjmp	.-172    	; 0x25c <__vector_11+0x78>
							compare=0;			
						}
					}		


					for(int i=0; i<100; i++) {schildbuffer[nextSchildOverwriteslot][i]=schildinc[i];};
 308:	8d 91       	ld	r24, X+
 30a:	81 93       	st	Z+, r24
 30c:	80 e0       	ldi	r24, 0x00	; 0
 30e:	aa 3d       	cpi	r26, 0xDA	; 218
 310:	b8 07       	cpc	r27, r24
 312:	d1 f7       	brne	.-12     	; 0x308 <__vector_11+0x124>
					if((Schildslotsused<3)&&(nextSchildOverwriteslot==Schildslotsused)) {
 314:	63 30       	cpi	r22, 0x03	; 3
 316:	71 05       	cpc	r23, r1
 318:	5c f4       	brge	.+22     	; 0x330 <__vector_11+0x14c>
 31a:	26 17       	cp	r18, r22
 31c:	37 07       	cpc	r19, r23
 31e:	41 f4       	brne	.+16     	; 0x330 <__vector_11+0x14c>
						Schildslotsused++;
 320:	2f 5f       	subi	r18, 0xFF	; 255
 322:	3f 4f       	sbci	r19, 0xFF	; 255
 324:	30 93 a1 01 	sts	0x01A1, r19
 328:	20 93 a0 01 	sts	0x01A0, r18
 32c:	21 50       	subi	r18, 0x01	; 1
 32e:	30 40       	sbci	r19, 0x00	; 0
					}
					nextSchildOverwriteslot= (nextSchildOverwriteslot+1)%SCHILDBUFFERMAXSLOTS;
 330:	c9 01       	movw	r24, r18
 332:	01 96       	adiw	r24, 0x01	; 1
 334:	63 e0       	ldi	r22, 0x03	; 3
 336:	70 e0       	ldi	r23, 0x00	; 0
 338:	38 d4       	rcall	.+2160   	; 0xbaa <__divmodhi4>
 33a:	90 93 9d 01 	sts	0x019D, r25
 33e:	80 93 9c 01 	sts	0x019C, r24
		// 3: SendTrace
			case '4':	break;
		// 4: ClearBuffers
			case '5':	break;
		}
		sei();
 342:	78 94       	sei
	}
	PORTD=PIND^(~5<<(PIND5));
 344:	80 b3       	in	r24, 0x10	; 16
 346:	90 e4       	ldi	r25, 0x40	; 64
 348:	89 27       	eor	r24, r25
 34a:	82 bb       	out	0x12, r24	; 18

} 
 34c:	ff 91       	pop	r31
 34e:	ef 91       	pop	r30
 350:	df 91       	pop	r29
 352:	cf 91       	pop	r28
 354:	bf 91       	pop	r27
 356:	af 91       	pop	r26
 358:	9f 91       	pop	r25
 35a:	8f 91       	pop	r24
 35c:	7f 91       	pop	r23
 35e:	6f 91       	pop	r22
 360:	5f 91       	pop	r21
 362:	4f 91       	pop	r20
 364:	3f 91       	pop	r19
 366:	2f 91       	pop	r18
 368:	0f 90       	pop	r0
 36a:	0f be       	out	0x3f, r0	; 63
 36c:	0f 90       	pop	r0
 36e:	1f 90       	pop	r1
 370:	18 95       	reti

00000372 <sendXBeeCMD>:

}


void sendXBeeCMD(char* cmd)
{
 372:	ef 92       	push	r14
 374:	ff 92       	push	r15
 376:	0f 93       	push	r16
 378:	1f 93       	push	r17
 37a:	df 93       	push	r29
 37c:	cf 93       	push	r28
 37e:	cd b7       	in	r28, 0x3d	; 61
 380:	de b7       	in	r29, 0x3e	; 62
 382:	c4 56       	subi	r28, 0x64	; 100
 384:	d0 40       	sbci	r29, 0x00	; 0
 386:	0f b6       	in	r0, 0x3f	; 63
 388:	f8 94       	cli
 38a:	de bf       	out	0x3e, r29	; 62
 38c:	0f be       	out	0x3f, r0	; 63
 38e:	cd bf       	out	0x3d, r28	; 61
 390:	8c 01       	movw	r16, r24
   
  char tempBuff[100];
  char dat;

  sprintf(tempBuff, "\r\n- Xbee: Sending CMD: \"%s\" Answer: ", cmd);
 392:	9f 93       	push	r25
 394:	8f 93       	push	r24
 396:	8e e3       	ldi	r24, 0x3E	; 62
 398:	91 e0       	ldi	r25, 0x01	; 1
 39a:	9f 93       	push	r25
 39c:	8f 93       	push	r24
 39e:	7e 01       	movw	r14, r28
 3a0:	08 94       	sec
 3a2:	e1 1c       	adc	r14, r1
 3a4:	f1 1c       	adc	r15, r1
 3a6:	ff 92       	push	r15
 3a8:	ef 92       	push	r14
 3aa:	6f d1       	rcall	.+734    	; 0x68a <sprintf>
  uartSW_puts(tempBuff);
 3ac:	c7 01       	movw	r24, r14
 3ae:	a0 d0       	rcall	.+320    	; 0x4f0 <uartSW_puts>

  uart_puts(cmd); //send to XBEE
 3b0:	c8 01       	movw	r24, r16
 3b2:	39 d0       	rcall	.+114    	; 0x426 <uart_puts>
 3b4:	8d b7       	in	r24, 0x3d	; 61
 3b6:	9e b7       	in	r25, 0x3e	; 62
 3b8:	06 96       	adiw	r24, 0x06	; 6
 3ba:	0f b6       	in	r0, 0x3f	; 63
 3bc:	f8 94       	cli
 3be:	9e bf       	out	0x3e, r25	; 62
 3c0:	0f be       	out	0x3f, r0	; 63
 3c2:	8d bf       	out	0x3d, r24	; 61
 3c4:	01 c0       	rjmp	.+2      	; 0x3c8 <sendXBeeCMD+0x56>

  while((dat=uart_getc())!='\r') uartSW_putc(dat);  
 3c6:	7a d0       	rcall	.+244    	; 0x4bc <uartSW_putc>
 3c8:	38 d0       	rcall	.+112    	; 0x43a <uart_getc>
 3ca:	8d 30       	cpi	r24, 0x0D	; 13
 3cc:	e1 f7       	brne	.-8      	; 0x3c6 <sendXBeeCMD+0x54>
}
 3ce:	cc 59       	subi	r28, 0x9C	; 156
 3d0:	df 4f       	sbci	r29, 0xFF	; 255
 3d2:	0f b6       	in	r0, 0x3f	; 63
 3d4:	f8 94       	cli
 3d6:	de bf       	out	0x3e, r29	; 62
 3d8:	0f be       	out	0x3f, r0	; 63
 3da:	cd bf       	out	0x3d, r28	; 61
 3dc:	cf 91       	pop	r28
 3de:	df 91       	pop	r29
 3e0:	1f 91       	pop	r17
 3e2:	0f 91       	pop	r16
 3e4:	ff 90       	pop	r15
 3e6:	ef 90       	pop	r14
 3e8:	08 95       	ret

000003ea <init_xbee>:
#include "uart.h"

void sendXBeeCMD(char* cmd);

void init_xbee(void)
{
 3ea:	c2 98       	cbi	0x18, 2	; 24
  //todo config tasks....
   
  //XBee activate
	XBEE_LEAVE_SLEEP;   //Sleep_RQ = Low = No Sleep
    DDR_XBEE_SLEEP  |= 1<< XBEE_SLEEP;      //Sleep_RQ = Out
 3ec:	ba 9a       	sbi	0x17, 2	; 23
    uartSW_puts("\r\n- Xbee: Entering CMD Mode...");
 3ee:	83 e6       	ldi	r24, 0x63	; 99
 3f0:	91 e0       	ldi	r25, 0x01	; 1
 3f2:	7e d0       	rcall	.+252    	; 0x4f0 <uartSW_puts>

  //enter cmd mode:
   uart_puts("+++");
 3f4:	82 e8       	ldi	r24, 0x82	; 130
 3f6:	91 e0       	ldi	r25, 0x01	; 1
 3f8:	16 d0       	rcall	.+44     	; 0x426 <uart_puts>
 3fa:	80 e1       	ldi	r24, 0x10	; 16
 3fc:	97 e2       	ldi	r25, 0x27	; 39
 3fe:	2e e2       	ldi	r18, 0x2E	; 46
 400:	30 e0       	ldi	r19, 0x00	; 0
 402:	f9 01       	movw	r30, r18
 404:	31 97       	sbiw	r30, 0x01	; 1
 406:	f1 f7       	brne	.-4      	; 0x404 <init_xbee+0x1a>
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 408:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 40a:	d9 f7       	brne	.-10     	; 0x402 <init_xbee+0x18>
   _delay_ms(1000);

   sendXBeeCMD("ATSM02\r"); //Enable Sleep Modus
 40c:	86 e8       	ldi	r24, 0x86	; 134
 40e:	91 e0       	ldi	r25, 0x01	; 1
 410:	b0 df       	rcall	.-160    	; 0x372 <sendXBeeCMD>
   
   sendXBeeCMD("ATCN\r"); //Leave CMD Mode
 412:	8e e8       	ldi	r24, 0x8E	; 142
 414:	91 e0       	ldi	r25, 0x01	; 1
 416:	ad df       	rcall	.-166    	; 0x372 <sendXBeeCMD>

}
 418:	08 95       	ret

0000041a <uart_putc>:
#include <avr/interrupt.h> 

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
 41a:	5d 9b       	sbis	0x0b, 5	; 11
 41c:	fe cf       	rjmp	.-4      	; 0x41a <uart_putc>
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 41e:	8c b9       	out	0x0c, r24	; 12
    return 0;
}
 420:	80 e0       	ldi	r24, 0x00	; 0
 422:	90 e0       	ldi	r25, 0x00	; 0
 424:	08 95       	ret

00000426 <uart_puts>:
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
 426:	fc 01       	movw	r30, r24
 428:	04 c0       	rjmp	.+8      	; 0x432 <uart_puts+0xc>

#define UBRR_VAL ((F_CPU+BAUD*8)/(BAUD*16)-1)   // clever runden

int uart_putc(char c)
{
    while (!(UCSRA & (1<<UDRE)))  /* warten bis Senden moeglich */
 42a:	5d 9b       	sbis	0x0b, 5	; 11
 42c:	fe cf       	rjmp	.-4      	; 0x42a <uart_puts+0x4>
    {
    }                             
 
    UDR = c;                      /* sende Zeichen */
 42e:	8c b9       	out	0x0c, r24	; 12
void uart_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
 430:	31 96       	adiw	r30, 0x01	; 1
 
 
/* puts ist unabhaengig vom Controllertyp */
void uart_puts (char *s)
{
    while (*s)
 432:	80 81       	ld	r24, Z
 434:	88 23       	and	r24, r24
 436:	c9 f7       	brne	.-14     	; 0x42a <uart_puts+0x4>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uart_putc(*s);
        s++;
    }
}
 438:	08 95       	ret

0000043a <uart_getc>:

uint8_t uart_getc(void)
{
 43a:	5f 9b       	sbis	0x0b, 7	; 11
 43c:	fe cf       	rjmp	.-4      	; 0x43a <uart_getc>
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 43e:	8c b1       	in	r24, 0x0c	; 12
}
 440:	08 95       	ret

00000442 <uart_gets>:


void uart_gets( char* Buffer, uint8_t MaxLen )
{
 442:	58 2f       	mov	r21, r24
 444:	29 2f       	mov	r18, r25
    }
}

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
 446:	5f 9b       	sbis	0x0b, 7	; 11
 448:	fe cf       	rjmp	.-4      	; 0x446 <uart_gets+0x4>
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 44a:	4c b1       	in	r20, 0x0c	; 12
 44c:	85 2f       	mov	r24, r21
 44e:	92 2f       	mov	r25, r18
 450:	9c 01       	movw	r18, r24
 452:	f9 01       	movw	r30, r18
  NextChar = uart_getc();         // Warte auf und empfange das nächste Zeichen
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
 454:	70 e0       	ldi	r23, 0x00	; 0
 456:	61 50       	subi	r22, 0x01	; 1
 458:	70 40       	sbci	r23, 0x00	; 0
 45a:	05 c0       	rjmp	.+10     	; 0x466 <__stack+0x7>
    *Buffer++ = NextChar;
 45c:	40 83       	st	Z, r20
    }
}

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
 45e:	5f 9b       	sbis	0x0b, 7	; 11
 460:	fe cf       	rjmp	.-4      	; 0x45e <uart_gets+0x1c>
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
    *Buffer++ = NextChar;
 462:	31 96       	adiw	r30, 0x01	; 1

uint8_t uart_getc(void)
{
    while (!(UCSRA & (1<<RXC)))   // warten bis Zeichen verfuegbar
        ;
    return UDR;                   // Zeichen aus UDR an Aufrufer zurueckgeben
 464:	4c b1       	in	r20, 0x0c	; 12
 466:	8e 2f       	mov	r24, r30
 468:	85 1b       	sub	r24, r21
  NextChar = uart_getc();         // Warte auf und empfange das nächste Zeichen
 
                                  // Sammle solange Zeichen, bis:
                                  // * entweder das String Ende Zeichen kam
                                  // * oder das aufnehmende Array voll ist
  while( (NextChar != '>') && (StringLen < MaxLen - 1 )) {
 46a:	4e 33       	cpi	r20, 0x3E	; 62
 46c:	21 f0       	breq	.+8      	; 0x476 <__stack+0x17>
 46e:	90 e0       	ldi	r25, 0x00	; 0
 470:	86 17       	cp	r24, r22
 472:	97 07       	cpc	r25, r23
 474:	9c f3       	brlt	.-26     	; 0x45c <uart_gets+0x1a>
    NextChar = uart_getc();
  }
 
                                  // Noch ein '\0' anhängen um einen Standard
                                  // C-String daraus zu machen
  *Buffer = '\0';
 476:	10 82       	st	Z, r1
}
 478:	08 95       	ret

0000047a <init_uart>:



void init_uart(void)
{
 47a:	53 9a       	sbi	0x0a, 3	; 10
    UCSRB |= (1<<TXEN);                // UART TX einschalten
	UCSRB |= ( 1 << RXEN );
 47c:	54 9a       	sbi	0x0a, 4	; 10

    UCSRC |= (1<<URSEL)|(3<<UCSZ0);    // Asynchron 8N1 
 47e:	80 b5       	in	r24, 0x20	; 32
 480:	86 68       	ori	r24, 0x86	; 134
 482:	80 bd       	out	0x20, r24	; 32
 
    UBRRH = UBRR_VAL >> 8;
 484:	10 bc       	out	0x20, r1	; 32
    UBRRL = UBRR_VAL & 0xFF;
 486:	8b e0       	ldi	r24, 0x0B	; 11
 488:	89 b9       	out	0x09, r24	; 9

}
 48a:	08 95       	ret

0000048c <uartSW_init>:
// SOFTWARE UART
// taken from: http://www.roboternetz.de/wissen/index.php/Software-UART_mit_avr-gcc


void uartSW_init()
{
 48c:	2f b7       	in	r18, 0x3f	; 63
    uint8_t tifr = 0;
    uint8_t sreg = SREG;
    cli();
 48e:	f8 94       	cli

    // Mode #4 für Timer1 
    // und volle MCU clock 
    // IC Noise Cancel 
    // IC on Falling Edge 
    TCCR1A = 0;
 490:	1f bc       	out	0x2f, r1	; 47
    TCCR1B = (1 << WGM12) | (1 << CS10) | (0 << ICES1) | (1 << ICNC1);
 492:	89 e8       	ldi	r24, 0x89	; 137
 494:	8e bd       	out	0x2e, r24	; 46

    // OutputCompare für gewünschte Timer1 Frequenz 
    OCR1A = (uint16_t) ((uint32_t) F_CPU/BAUDRATE);
 496:	80 ec       	ldi	r24, 0xC0	; 192
 498:	90 e0       	ldi	r25, 0x00	; 0
 49a:	9b bd       	out	0x2b, r25	; 43
 49c:	8a bd       	out	0x2a, r24	; 42

#ifdef SUART_RXD
    SUART_RXD_DDR  &= ~(1 << SUART_RXD_BIT);
 49e:	b8 98       	cbi	0x17, 0	; 23
    SUART_RXD_PORT |=  (1 << SUART_RXD_BIT);
 4a0:	c0 9a       	sbi	0x18, 0	; 24
    TIMSK |= (1 << TICIE1);
 4a2:	89 b7       	in	r24, 0x39	; 57
 4a4:	80 62       	ori	r24, 0x20	; 32
 4a6:	89 bf       	out	0x39, r24	; 57
    TIMSK &= ~(1 << TICIE1);
#endif // SUART_RXD 

#ifdef SUART_TXD
    tifr |= (1 << OCF1A);
    SUART_TXD_PORT |= (1 << SUART_TXD_BIT);
 4a8:	ad 9a       	sbi	0x15, 5	; 21
    SUART_TXD_DDR  |= (1 << SUART_TXD_BIT);
 4aa:	a5 9a       	sbi	0x14, 5	; 20
    outframe = 0;
 4ac:	10 92 a9 01 	sts	0x01A9, r1
 4b0:	10 92 a8 01 	sts	0x01A8, r1
#endif // SUART_TXD 

    TIFR = tifr;
 4b4:	88 e3       	ldi	r24, 0x38	; 56
 4b6:	88 bf       	out	0x38, r24	; 56

    SREG = sreg;
 4b8:	2f bf       	out	0x3f, r18	; 63
}
 4ba:	08 95       	ret

000004bc <uartSW_putc>:

#ifdef SUART_TXD
void uartSW_putc (const char c)
{
 4bc:	28 2f       	mov	r18, r24
    do
    {
        sei(); nop(); cli(); // yield(); 
 4be:	78 94       	sei
 4c0:	00 00       	nop
 4c2:	f8 94       	cli
    } while (outframe);
 4c4:	80 91 a8 01 	lds	r24, 0x01A8
 4c8:	90 91 a9 01 	lds	r25, 0x01A9
 4cc:	89 2b       	or	r24, r25
 4ce:	b9 f7       	brne	.-18     	; 0x4be <uartSW_putc+0x2>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 4d0:	82 2f       	mov	r24, r18
 4d2:	90 e0       	ldi	r25, 0x00	; 0
 4d4:	88 0f       	add	r24, r24
 4d6:	99 1f       	adc	r25, r25
 4d8:	96 60       	ori	r25, 0x06	; 6
 4da:	90 93 a9 01 	sts	0x01A9, r25
 4de:	80 93 a8 01 	sts	0x01A8, r24

    TIMSK |= (1 << OCIE1A);
 4e2:	89 b7       	in	r24, 0x39	; 57
 4e4:	80 61       	ori	r24, 0x10	; 16
 4e6:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 4e8:	80 e1       	ldi	r24, 0x10	; 16
 4ea:	88 bf       	out	0x38, r24	; 56

    sei();
 4ec:	78 94       	sei
}
 4ee:	08 95       	ret

000004f0 <uartSW_puts>:

void uartSW_puts (char *s)
{
 4f0:	fc 01       	movw	r30, r24

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);

    TIMSK |= (1 << OCIE1A);
    TIFR   = (1 << OCF1A);
 4f2:	30 e1       	ldi	r19, 0x10	; 16
 4f4:	18 c0       	rjmp	.+48     	; 0x526 <uartSW_puts+0x36>
#ifdef SUART_TXD
void uartSW_putc (const char c)
{
    do
    {
        sei(); nop(); cli(); // yield(); 
 4f6:	78 94       	sei
 4f8:	00 00       	nop
 4fa:	f8 94       	cli
    } while (outframe);
 4fc:	80 91 a8 01 	lds	r24, 0x01A8
 500:	90 91 a9 01 	lds	r25, 0x01A9
 504:	89 2b       	or	r24, r25
 506:	b9 f7       	brne	.-18     	; 0x4f6 <uartSW_puts+0x6>

    // frame = *.P.7.6.5.4.3.2.1.0.S   S=Start(0), P=Stop(1), *=Endemarke(1) 
    outframe = (3 << 9) | (((uint8_t) c) << 1);
 508:	82 2f       	mov	r24, r18
 50a:	90 e0       	ldi	r25, 0x00	; 0
 50c:	88 0f       	add	r24, r24
 50e:	99 1f       	adc	r25, r25
 510:	96 60       	ori	r25, 0x06	; 6
 512:	90 93 a9 01 	sts	0x01A9, r25
 516:	80 93 a8 01 	sts	0x01A8, r24

    TIMSK |= (1 << OCIE1A);
 51a:	89 b7       	in	r24, 0x39	; 57
 51c:	80 61       	ori	r24, 0x10	; 16
 51e:	89 bf       	out	0x39, r24	; 57
    TIFR   = (1 << OCF1A);
 520:	38 bf       	out	0x38, r19	; 56

    sei();
 522:	78 94       	sei
void uartSW_puts (char *s)
{
    while (*s)
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
 524:	31 96       	adiw	r30, 0x01	; 1
    sei();
}

void uartSW_puts (char *s)
{
    while (*s)
 526:	20 81       	ld	r18, Z
 528:	22 23       	and	r18, r18
 52a:	29 f7       	brne	.-54     	; 0x4f6 <uartSW_puts+0x6>
    {   /* so lange *s != '\0' also ungleich dem "String-Endezeichen" */
        uartSW_putc(*s);
        s++;
    }
}
 52c:	08 95       	ret

0000052e <__vector_6>:

#endif // SUART_TXD 

#ifdef SUART_TXD
SIGNAL (SIG_OUTPUT_COMPARE1A)
{
 52e:	1f 92       	push	r1
 530:	0f 92       	push	r0
 532:	0f b6       	in	r0, 0x3f	; 63
 534:	0f 92       	push	r0
 536:	11 24       	eor	r1, r1
 538:	2f 93       	push	r18
 53a:	3f 93       	push	r19
 53c:	8f 93       	push	r24
    uint16_t data = outframe;
 53e:	20 91 a8 01 	lds	r18, 0x01A8
 542:	30 91 a9 01 	lds	r19, 0x01A9
   
    if (data & 1)      SUART_TXD_PORT |=  (1 << SUART_TXD_BIT);
 546:	20 ff       	sbrs	r18, 0
 548:	02 c0       	rjmp	.+4      	; 0x54e <__vector_6+0x20>
 54a:	ad 9a       	sbi	0x15, 5	; 21
 54c:	01 c0       	rjmp	.+2      	; 0x550 <__vector_6+0x22>
    else               SUART_TXD_PORT &= ~(1 << SUART_TXD_BIT);
 54e:	ad 98       	cbi	0x15, 5	; 21
   
    if (1 == data)
 550:	21 30       	cpi	r18, 0x01	; 1
 552:	31 05       	cpc	r19, r1
 554:	19 f4       	brne	.+6      	; 0x55c <__vector_6+0x2e>
    {
        TIMSK &= ~(1 << OCIE1A);
 556:	89 b7       	in	r24, 0x39	; 57
 558:	8f 7e       	andi	r24, 0xEF	; 239
 55a:	89 bf       	out	0x39, r24	; 57
    }   
   
    outframe = data >> 1;
 55c:	36 95       	lsr	r19
 55e:	27 95       	ror	r18
 560:	30 93 a9 01 	sts	0x01A9, r19
 564:	20 93 a8 01 	sts	0x01A8, r18
}
 568:	8f 91       	pop	r24
 56a:	3f 91       	pop	r19
 56c:	2f 91       	pop	r18
 56e:	0f 90       	pop	r0
 570:	0f be       	out	0x3f, r0	; 63
 572:	0f 90       	pop	r0
 574:	1f 90       	pop	r1
 576:	18 95       	reti

00000578 <__vector_5>:
#endif // SUART_TXD


#ifdef SUART_RXD
SIGNAL (SIG_INPUT_CAPTURE1)
{
 578:	1f 92       	push	r1
 57a:	0f 92       	push	r0
 57c:	0f b6       	in	r0, 0x3f	; 63
 57e:	0f 92       	push	r0
 580:	11 24       	eor	r1, r1
 582:	2f 93       	push	r18
 584:	3f 93       	push	r19
 586:	4f 93       	push	r20
 588:	5f 93       	push	r21
 58a:	8f 93       	push	r24
 58c:	9f 93       	push	r25
    uint16_t icr1  = ICR1;
 58e:	86 b5       	in	r24, 0x26	; 38
 590:	97 b5       	in	r25, 0x27	; 39
    uint16_t ocr1a = OCR1A;
 592:	4a b5       	in	r20, 0x2a	; 42
 594:	5b b5       	in	r21, 0x2b	; 43
   
    // Eine halbe Bitzeit zu ICR1 addieren (modulo OCR1A) und nach OCR1B
    uint16_t ocr1b = icr1 + ocr1a/2;
 596:	9a 01       	movw	r18, r20
 598:	36 95       	lsr	r19
 59a:	27 95       	ror	r18
 59c:	28 0f       	add	r18, r24
 59e:	39 1f       	adc	r19, r25
    if (ocr1b >= ocr1a)
 5a0:	24 17       	cp	r18, r20
 5a2:	35 07       	cpc	r19, r21
 5a4:	10 f0       	brcs	.+4      	; 0x5aa <__vector_5+0x32>
        ocr1b -= ocr1a;
 5a6:	24 1b       	sub	r18, r20
 5a8:	35 0b       	sbc	r19, r21
    OCR1B = ocr1b;
 5aa:	39 bd       	out	0x29, r19	; 41
 5ac:	28 bd       	out	0x28, r18	; 40
   
    TIFR = (1 << OCF1B);
 5ae:	88 e0       	ldi	r24, 0x08	; 8
 5b0:	88 bf       	out	0x38, r24	; 56
    TIMSK = (TIMSK & ~(1 << TICIE1)) | (1 << OCIE1B);
 5b2:	89 b7       	in	r24, 0x39	; 57
 5b4:	87 7d       	andi	r24, 0xD7	; 215
 5b6:	88 60       	ori	r24, 0x08	; 8
 5b8:	89 bf       	out	0x39, r24	; 57
    inframe = 0;
 5ba:	10 92 ab 01 	sts	0x01AB, r1
 5be:	10 92 aa 01 	sts	0x01AA, r1
    inbits = 0;
 5c2:	10 92 ac 01 	sts	0x01AC, r1
}
 5c6:	9f 91       	pop	r25
 5c8:	8f 91       	pop	r24
 5ca:	5f 91       	pop	r21
 5cc:	4f 91       	pop	r20
 5ce:	3f 91       	pop	r19
 5d0:	2f 91       	pop	r18
 5d2:	0f 90       	pop	r0
 5d4:	0f be       	out	0x3f, r0	; 63
 5d6:	0f 90       	pop	r0
 5d8:	1f 90       	pop	r1
 5da:	18 95       	reti

000005dc <__vector_7>:
#endif // SUART_RXD

#ifdef SUART_RXD
SIGNAL (SIG_OUTPUT_COMPARE1B)
{
 5dc:	1f 92       	push	r1
 5de:	0f 92       	push	r0
 5e0:	0f b6       	in	r0, 0x3f	; 63
 5e2:	0f 92       	push	r0
 5e4:	11 24       	eor	r1, r1
 5e6:	2f 93       	push	r18
 5e8:	8f 93       	push	r24
 5ea:	9f 93       	push	r25
    uint16_t data = inframe >> 1;
 5ec:	80 91 aa 01 	lds	r24, 0x01AA
 5f0:	90 91 ab 01 	lds	r25, 0x01AB
 5f4:	96 95       	lsr	r25
 5f6:	87 95       	ror	r24
   
    if (SUART_RXD_PIN & (1 << SUART_RXD_BIT))
 5f8:	b0 99       	sbic	0x16, 0	; 22
        data |= (1 << 9);
 5fa:	92 60       	ori	r25, 0x02	; 2
      
    uint8_t bits = inbits+1;
 5fc:	20 91 ac 01 	lds	r18, 0x01AC
 600:	2f 5f       	subi	r18, 0xFF	; 255
   
    if (10 == bits)
 602:	2a 30       	cpi	r18, 0x0A	; 10
 604:	a1 f4       	brne	.+40     	; 0x62e <__vector_7+0x52>
    {
        if ((data & 1) == 0)
 606:	80 fd       	sbrc	r24, 0
 608:	0b c0       	rjmp	.+22     	; 0x620 <__vector_7+0x44>
            if (data >= (1 << 9))
 60a:	22 e0       	ldi	r18, 0x02	; 2
 60c:	80 30       	cpi	r24, 0x00	; 0
 60e:	92 07       	cpc	r25, r18
 610:	38 f0       	brcs	.+14     	; 0x620 <__vector_7+0x44>
            {
#ifdef _FIFO_H_         
                _inline_fifo_put (&infifo, data >> 1);
#else            
                indata = data >> 1;
 612:	96 95       	lsr	r25
 614:	87 95       	ror	r24
 616:	80 93 ae 01 	sts	0x01AE, r24
#endif // _FIFO_H_            
                received = 1;
 61a:	81 e0       	ldi	r24, 0x01	; 1
 61c:	80 93 ad 01 	sts	0x01AD, r24
            }
      
        TIMSK = (TIMSK & ~(1 << OCIE1B)) | (1 << TICIE1);
 620:	89 b7       	in	r24, 0x39	; 57
 622:	87 7d       	andi	r24, 0xD7	; 215
 624:	80 62       	ori	r24, 0x20	; 32
 626:	89 bf       	out	0x39, r24	; 57
        TIFR = (1 << ICF1);
 628:	80 e2       	ldi	r24, 0x20	; 32
 62a:	88 bf       	out	0x38, r24	; 56
 62c:	06 c0       	rjmp	.+12     	; 0x63a <__vector_7+0x5e>
    }
    else
    {
        inbits = bits;
 62e:	20 93 ac 01 	sts	0x01AC, r18
        inframe = data;
 632:	90 93 ab 01 	sts	0x01AB, r25
 636:	80 93 aa 01 	sts	0x01AA, r24
    }
}
 63a:	9f 91       	pop	r25
 63c:	8f 91       	pop	r24
 63e:	2f 91       	pop	r18
 640:	0f 90       	pop	r0
 642:	0f be       	out	0x3f, r0	; 63
 644:	0f 90       	pop	r0
 646:	1f 90       	pop	r1
 648:	18 95       	reti

0000064a <uartSW_getc_wait>:
}

#else // _FIFO_H_

int uartSW_getc_wait()
{
 64a:	80 91 ad 01 	lds	r24, 0x01AD
 64e:	88 23       	and	r24, r24
 650:	e1 f3       	breq	.-8      	; 0x64a <uartSW_getc_wait>
    while (!received)   {}
    received = 0;
 652:	10 92 ad 01 	sts	0x01AD, r1
   
    return (int) indata;
 656:	80 91 ae 01 	lds	r24, 0x01AE
}
 65a:	90 e0       	ldi	r25, 0x00	; 0
 65c:	08 95       	ret

0000065e <uartSW_getc_nowait>:

int uartSW_getc_nowait()
{
 65e:	80 91 ad 01 	lds	r24, 0x01AD
 662:	88 23       	and	r24, r24
 664:	19 f4       	brne	.+6      	; 0x66c <uartSW_getc_nowait+0xe>
 666:	2f ef       	ldi	r18, 0xFF	; 255
 668:	3f ef       	ldi	r19, 0xFF	; 255
 66a:	06 c0       	rjmp	.+12     	; 0x678 <uartSW_getc_nowait+0x1a>
    if (received)
    {
        received = 0;
 66c:	10 92 ad 01 	sts	0x01AD, r1
        return (int) indata;
 670:	80 91 ae 01 	lds	r24, 0x01AE
 674:	28 2f       	mov	r18, r24
 676:	30 e0       	ldi	r19, 0x00	; 0
    }
   
    return -1;
}
 678:	c9 01       	movw	r24, r18
 67a:	08 95       	ret

0000067c <strcpy>:
 67c:	fb 01       	movw	r30, r22
 67e:	dc 01       	movw	r26, r24
 680:	01 90       	ld	r0, Z+
 682:	0d 92       	st	X+, r0
 684:	00 20       	and	r0, r0
 686:	e1 f7       	brne	.-8      	; 0x680 <strcpy+0x4>
 688:	08 95       	ret

0000068a <sprintf>:
 68a:	ae e0       	ldi	r26, 0x0E	; 14
 68c:	b0 e0       	ldi	r27, 0x00	; 0
 68e:	ea e4       	ldi	r30, 0x4A	; 74
 690:	f3 e0       	ldi	r31, 0x03	; 3
 692:	c0 c2       	rjmp	.+1408   	; 0xc14 <__prologue_saves__+0x1c>
 694:	0d 89       	ldd	r16, Y+21	; 0x15
 696:	1e 89       	ldd	r17, Y+22	; 0x16
 698:	86 e0       	ldi	r24, 0x06	; 6
 69a:	8c 83       	std	Y+4, r24	; 0x04
 69c:	1a 83       	std	Y+2, r17	; 0x02
 69e:	09 83       	std	Y+1, r16	; 0x01
 6a0:	8f ef       	ldi	r24, 0xFF	; 255
 6a2:	9f e7       	ldi	r25, 0x7F	; 127
 6a4:	9e 83       	std	Y+6, r25	; 0x06
 6a6:	8d 83       	std	Y+5, r24	; 0x05
 6a8:	ce 01       	movw	r24, r28
 6aa:	49 96       	adiw	r24, 0x19	; 25
 6ac:	ac 01       	movw	r20, r24
 6ae:	6f 89       	ldd	r22, Y+23	; 0x17
 6b0:	78 8d       	ldd	r23, Y+24	; 0x18
 6b2:	ce 01       	movw	r24, r28
 6b4:	01 96       	adiw	r24, 0x01	; 1
 6b6:	09 d0       	rcall	.+18     	; 0x6ca <vfprintf>
 6b8:	2f 81       	ldd	r18, Y+7	; 0x07
 6ba:	38 85       	ldd	r19, Y+8	; 0x08
 6bc:	02 0f       	add	r16, r18
 6be:	13 1f       	adc	r17, r19
 6c0:	f8 01       	movw	r30, r16
 6c2:	10 82       	st	Z, r1
 6c4:	2e 96       	adiw	r28, 0x0e	; 14
 6c6:	e4 e0       	ldi	r30, 0x04	; 4
 6c8:	c1 c2       	rjmp	.+1410   	; 0xc4c <__epilogue_restores__+0x1c>

000006ca <vfprintf>:
 6ca:	ab e0       	ldi	r26, 0x0B	; 11
 6cc:	b0 e0       	ldi	r27, 0x00	; 0
 6ce:	ea e6       	ldi	r30, 0x6A	; 106
 6d0:	f3 e0       	ldi	r31, 0x03	; 3
 6d2:	92 c2       	rjmp	.+1316   	; 0xbf8 <__prologue_saves__>
 6d4:	3c 01       	movw	r6, r24
 6d6:	2b 01       	movw	r4, r22
 6d8:	5a 01       	movw	r10, r20
 6da:	fc 01       	movw	r30, r24
 6dc:	17 82       	std	Z+7, r1	; 0x07
 6de:	16 82       	std	Z+6, r1	; 0x06
 6e0:	83 81       	ldd	r24, Z+3	; 0x03
 6e2:	81 fd       	sbrc	r24, 1
 6e4:	03 c0       	rjmp	.+6      	; 0x6ec <vfprintf+0x22>
 6e6:	6f ef       	ldi	r22, 0xFF	; 255
 6e8:	7f ef       	ldi	r23, 0xFF	; 255
 6ea:	bb c1       	rjmp	.+886    	; 0xa62 <vfprintf+0x398>
 6ec:	9a e0       	ldi	r25, 0x0A	; 10
 6ee:	89 2e       	mov	r8, r25
 6f0:	1e 01       	movw	r2, r28
 6f2:	08 94       	sec
 6f4:	21 1c       	adc	r2, r1
 6f6:	31 1c       	adc	r3, r1
 6f8:	f3 01       	movw	r30, r6
 6fa:	23 81       	ldd	r18, Z+3	; 0x03
 6fc:	f2 01       	movw	r30, r4
 6fe:	23 fd       	sbrc	r18, 3
 700:	85 91       	lpm	r24, Z+
 702:	23 ff       	sbrs	r18, 3
 704:	81 91       	ld	r24, Z+
 706:	2f 01       	movw	r4, r30
 708:	88 23       	and	r24, r24
 70a:	09 f4       	brne	.+2      	; 0x70e <vfprintf+0x44>
 70c:	a7 c1       	rjmp	.+846    	; 0xa5c <vfprintf+0x392>
 70e:	85 32       	cpi	r24, 0x25	; 37
 710:	39 f4       	brne	.+14     	; 0x720 <vfprintf+0x56>
 712:	23 fd       	sbrc	r18, 3
 714:	85 91       	lpm	r24, Z+
 716:	23 ff       	sbrs	r18, 3
 718:	81 91       	ld	r24, Z+
 71a:	2f 01       	movw	r4, r30
 71c:	85 32       	cpi	r24, 0x25	; 37
 71e:	21 f4       	brne	.+8      	; 0x728 <vfprintf+0x5e>
 720:	b3 01       	movw	r22, r6
 722:	90 e0       	ldi	r25, 0x00	; 0
 724:	b8 d1       	rcall	.+880    	; 0xa96 <fputc>
 726:	e8 cf       	rjmp	.-48     	; 0x6f8 <vfprintf+0x2e>
 728:	98 2f       	mov	r25, r24
 72a:	dd 24       	eor	r13, r13
 72c:	cc 24       	eor	r12, r12
 72e:	99 24       	eor	r9, r9
 730:	ff e1       	ldi	r31, 0x1F	; 31
 732:	fd 15       	cp	r31, r13
 734:	d0 f0       	brcs	.+52     	; 0x76a <vfprintf+0xa0>
 736:	9b 32       	cpi	r25, 0x2B	; 43
 738:	69 f0       	breq	.+26     	; 0x754 <vfprintf+0x8a>
 73a:	9c 32       	cpi	r25, 0x2C	; 44
 73c:	28 f4       	brcc	.+10     	; 0x748 <vfprintf+0x7e>
 73e:	90 32       	cpi	r25, 0x20	; 32
 740:	59 f0       	breq	.+22     	; 0x758 <vfprintf+0x8e>
 742:	93 32       	cpi	r25, 0x23	; 35
 744:	91 f4       	brne	.+36     	; 0x76a <vfprintf+0xa0>
 746:	0e c0       	rjmp	.+28     	; 0x764 <vfprintf+0x9a>
 748:	9d 32       	cpi	r25, 0x2D	; 45
 74a:	49 f0       	breq	.+18     	; 0x75e <vfprintf+0x94>
 74c:	90 33       	cpi	r25, 0x30	; 48
 74e:	69 f4       	brne	.+26     	; 0x76a <vfprintf+0xa0>
 750:	41 e0       	ldi	r20, 0x01	; 1
 752:	24 c0       	rjmp	.+72     	; 0x79c <vfprintf+0xd2>
 754:	52 e0       	ldi	r21, 0x02	; 2
 756:	d5 2a       	or	r13, r21
 758:	84 e0       	ldi	r24, 0x04	; 4
 75a:	d8 2a       	or	r13, r24
 75c:	28 c0       	rjmp	.+80     	; 0x7ae <vfprintf+0xe4>
 75e:	98 e0       	ldi	r25, 0x08	; 8
 760:	d9 2a       	or	r13, r25
 762:	25 c0       	rjmp	.+74     	; 0x7ae <vfprintf+0xe4>
 764:	e0 e1       	ldi	r30, 0x10	; 16
 766:	de 2a       	or	r13, r30
 768:	22 c0       	rjmp	.+68     	; 0x7ae <vfprintf+0xe4>
 76a:	d7 fc       	sbrc	r13, 7
 76c:	29 c0       	rjmp	.+82     	; 0x7c0 <vfprintf+0xf6>
 76e:	89 2f       	mov	r24, r25
 770:	80 53       	subi	r24, 0x30	; 48
 772:	8a 30       	cpi	r24, 0x0A	; 10
 774:	70 f4       	brcc	.+28     	; 0x792 <vfprintf+0xc8>
 776:	d6 fe       	sbrs	r13, 6
 778:	05 c0       	rjmp	.+10     	; 0x784 <vfprintf+0xba>
 77a:	98 9c       	mul	r9, r8
 77c:	90 2c       	mov	r9, r0
 77e:	11 24       	eor	r1, r1
 780:	98 0e       	add	r9, r24
 782:	15 c0       	rjmp	.+42     	; 0x7ae <vfprintf+0xe4>
 784:	c8 9c       	mul	r12, r8
 786:	c0 2c       	mov	r12, r0
 788:	11 24       	eor	r1, r1
 78a:	c8 0e       	add	r12, r24
 78c:	f0 e2       	ldi	r31, 0x20	; 32
 78e:	df 2a       	or	r13, r31
 790:	0e c0       	rjmp	.+28     	; 0x7ae <vfprintf+0xe4>
 792:	9e 32       	cpi	r25, 0x2E	; 46
 794:	29 f4       	brne	.+10     	; 0x7a0 <vfprintf+0xd6>
 796:	d6 fc       	sbrc	r13, 6
 798:	61 c1       	rjmp	.+706    	; 0xa5c <vfprintf+0x392>
 79a:	40 e4       	ldi	r20, 0x40	; 64
 79c:	d4 2a       	or	r13, r20
 79e:	07 c0       	rjmp	.+14     	; 0x7ae <vfprintf+0xe4>
 7a0:	9c 36       	cpi	r25, 0x6C	; 108
 7a2:	19 f4       	brne	.+6      	; 0x7aa <vfprintf+0xe0>
 7a4:	50 e8       	ldi	r21, 0x80	; 128
 7a6:	d5 2a       	or	r13, r21
 7a8:	02 c0       	rjmp	.+4      	; 0x7ae <vfprintf+0xe4>
 7aa:	98 36       	cpi	r25, 0x68	; 104
 7ac:	49 f4       	brne	.+18     	; 0x7c0 <vfprintf+0xf6>
 7ae:	f2 01       	movw	r30, r4
 7b0:	23 fd       	sbrc	r18, 3
 7b2:	95 91       	lpm	r25, Z+
 7b4:	23 ff       	sbrs	r18, 3
 7b6:	91 91       	ld	r25, Z+
 7b8:	2f 01       	movw	r4, r30
 7ba:	99 23       	and	r25, r25
 7bc:	09 f0       	breq	.+2      	; 0x7c0 <vfprintf+0xf6>
 7be:	b8 cf       	rjmp	.-144    	; 0x730 <vfprintf+0x66>
 7c0:	89 2f       	mov	r24, r25
 7c2:	85 54       	subi	r24, 0x45	; 69
 7c4:	83 30       	cpi	r24, 0x03	; 3
 7c6:	18 f0       	brcs	.+6      	; 0x7ce <vfprintf+0x104>
 7c8:	80 52       	subi	r24, 0x20	; 32
 7ca:	83 30       	cpi	r24, 0x03	; 3
 7cc:	38 f4       	brcc	.+14     	; 0x7dc <vfprintf+0x112>
 7ce:	44 e0       	ldi	r20, 0x04	; 4
 7d0:	50 e0       	ldi	r21, 0x00	; 0
 7d2:	a4 0e       	add	r10, r20
 7d4:	b5 1e       	adc	r11, r21
 7d6:	5f e3       	ldi	r21, 0x3F	; 63
 7d8:	59 83       	std	Y+1, r21	; 0x01
 7da:	0f c0       	rjmp	.+30     	; 0x7fa <vfprintf+0x130>
 7dc:	93 36       	cpi	r25, 0x63	; 99
 7de:	31 f0       	breq	.+12     	; 0x7ec <vfprintf+0x122>
 7e0:	93 37       	cpi	r25, 0x73	; 115
 7e2:	79 f0       	breq	.+30     	; 0x802 <vfprintf+0x138>
 7e4:	93 35       	cpi	r25, 0x53	; 83
 7e6:	09 f0       	breq	.+2      	; 0x7ea <vfprintf+0x120>
 7e8:	52 c0       	rjmp	.+164    	; 0x88e <vfprintf+0x1c4>
 7ea:	1f c0       	rjmp	.+62     	; 0x82a <vfprintf+0x160>
 7ec:	f5 01       	movw	r30, r10
 7ee:	80 81       	ld	r24, Z
 7f0:	89 83       	std	Y+1, r24	; 0x01
 7f2:	42 e0       	ldi	r20, 0x02	; 2
 7f4:	50 e0       	ldi	r21, 0x00	; 0
 7f6:	a4 0e       	add	r10, r20
 7f8:	b5 1e       	adc	r11, r21
 7fa:	71 01       	movw	r14, r2
 7fc:	01 e0       	ldi	r16, 0x01	; 1
 7fe:	10 e0       	ldi	r17, 0x00	; 0
 800:	11 c0       	rjmp	.+34     	; 0x824 <vfprintf+0x15a>
 802:	f5 01       	movw	r30, r10
 804:	e0 80       	ld	r14, Z
 806:	f1 80       	ldd	r15, Z+1	; 0x01
 808:	d6 fc       	sbrc	r13, 6
 80a:	03 c0       	rjmp	.+6      	; 0x812 <vfprintf+0x148>
 80c:	6f ef       	ldi	r22, 0xFF	; 255
 80e:	7f ef       	ldi	r23, 0xFF	; 255
 810:	02 c0       	rjmp	.+4      	; 0x816 <vfprintf+0x14c>
 812:	69 2d       	mov	r22, r9
 814:	70 e0       	ldi	r23, 0x00	; 0
 816:	42 e0       	ldi	r20, 0x02	; 2
 818:	50 e0       	ldi	r21, 0x00	; 0
 81a:	a4 0e       	add	r10, r20
 81c:	b5 1e       	adc	r11, r21
 81e:	c7 01       	movw	r24, r14
 820:	2f d1       	rcall	.+606    	; 0xa80 <strnlen>
 822:	8c 01       	movw	r16, r24
 824:	5f e7       	ldi	r21, 0x7F	; 127
 826:	d5 22       	and	r13, r21
 828:	13 c0       	rjmp	.+38     	; 0x850 <vfprintf+0x186>
 82a:	f5 01       	movw	r30, r10
 82c:	e0 80       	ld	r14, Z
 82e:	f1 80       	ldd	r15, Z+1	; 0x01
 830:	d6 fc       	sbrc	r13, 6
 832:	03 c0       	rjmp	.+6      	; 0x83a <vfprintf+0x170>
 834:	6f ef       	ldi	r22, 0xFF	; 255
 836:	7f ef       	ldi	r23, 0xFF	; 255
 838:	02 c0       	rjmp	.+4      	; 0x83e <vfprintf+0x174>
 83a:	69 2d       	mov	r22, r9
 83c:	70 e0       	ldi	r23, 0x00	; 0
 83e:	42 e0       	ldi	r20, 0x02	; 2
 840:	50 e0       	ldi	r21, 0x00	; 0
 842:	a4 0e       	add	r10, r20
 844:	b5 1e       	adc	r11, r21
 846:	c7 01       	movw	r24, r14
 848:	10 d1       	rcall	.+544    	; 0xa6a <strnlen_P>
 84a:	8c 01       	movw	r16, r24
 84c:	50 e8       	ldi	r21, 0x80	; 128
 84e:	d5 2a       	or	r13, r21
 850:	d3 fe       	sbrs	r13, 3
 852:	06 c0       	rjmp	.+12     	; 0x860 <vfprintf+0x196>
 854:	18 c0       	rjmp	.+48     	; 0x886 <vfprintf+0x1bc>
 856:	b3 01       	movw	r22, r6
 858:	80 e2       	ldi	r24, 0x20	; 32
 85a:	90 e0       	ldi	r25, 0x00	; 0
 85c:	1c d1       	rcall	.+568    	; 0xa96 <fputc>
 85e:	ca 94       	dec	r12
 860:	8c 2d       	mov	r24, r12
 862:	90 e0       	ldi	r25, 0x00	; 0
 864:	08 17       	cp	r16, r24
 866:	19 07       	cpc	r17, r25
 868:	b0 f3       	brcs	.-20     	; 0x856 <vfprintf+0x18c>
 86a:	0d c0       	rjmp	.+26     	; 0x886 <vfprintf+0x1bc>
 86c:	f7 01       	movw	r30, r14
 86e:	d7 fc       	sbrc	r13, 7
 870:	85 91       	lpm	r24, Z+
 872:	d7 fe       	sbrs	r13, 7
 874:	81 91       	ld	r24, Z+
 876:	7f 01       	movw	r14, r30
 878:	b3 01       	movw	r22, r6
 87a:	90 e0       	ldi	r25, 0x00	; 0
 87c:	0c d1       	rcall	.+536    	; 0xa96 <fputc>
 87e:	c1 10       	cpse	r12, r1
 880:	ca 94       	dec	r12
 882:	01 50       	subi	r16, 0x01	; 1
 884:	10 40       	sbci	r17, 0x00	; 0
 886:	01 15       	cp	r16, r1
 888:	11 05       	cpc	r17, r1
 88a:	81 f7       	brne	.-32     	; 0x86c <vfprintf+0x1a2>
 88c:	e4 c0       	rjmp	.+456    	; 0xa56 <vfprintf+0x38c>
 88e:	94 36       	cpi	r25, 0x64	; 100
 890:	11 f0       	breq	.+4      	; 0x896 <vfprintf+0x1cc>
 892:	99 36       	cpi	r25, 0x69	; 105
 894:	69 f5       	brne	.+90     	; 0x8f0 <vfprintf+0x226>
 896:	d7 fe       	sbrs	r13, 7
 898:	08 c0       	rjmp	.+16     	; 0x8aa <vfprintf+0x1e0>
 89a:	f5 01       	movw	r30, r10
 89c:	e0 80       	ld	r14, Z
 89e:	f1 80       	ldd	r15, Z+1	; 0x01
 8a0:	02 81       	ldd	r16, Z+2	; 0x02
 8a2:	13 81       	ldd	r17, Z+3	; 0x03
 8a4:	44 e0       	ldi	r20, 0x04	; 4
 8a6:	50 e0       	ldi	r21, 0x00	; 0
 8a8:	0a c0       	rjmp	.+20     	; 0x8be <vfprintf+0x1f4>
 8aa:	f5 01       	movw	r30, r10
 8ac:	80 81       	ld	r24, Z
 8ae:	91 81       	ldd	r25, Z+1	; 0x01
 8b0:	7c 01       	movw	r14, r24
 8b2:	00 27       	eor	r16, r16
 8b4:	f7 fc       	sbrc	r15, 7
 8b6:	00 95       	com	r16
 8b8:	10 2f       	mov	r17, r16
 8ba:	42 e0       	ldi	r20, 0x02	; 2
 8bc:	50 e0       	ldi	r21, 0x00	; 0
 8be:	a4 0e       	add	r10, r20
 8c0:	b5 1e       	adc	r11, r21
 8c2:	5f e6       	ldi	r21, 0x6F	; 111
 8c4:	d5 22       	and	r13, r21
 8c6:	17 ff       	sbrs	r17, 7
 8c8:	0a c0       	rjmp	.+20     	; 0x8de <vfprintf+0x214>
 8ca:	10 95       	com	r17
 8cc:	00 95       	com	r16
 8ce:	f0 94       	com	r15
 8d0:	e0 94       	com	r14
 8d2:	e1 1c       	adc	r14, r1
 8d4:	f1 1c       	adc	r15, r1
 8d6:	01 1d       	adc	r16, r1
 8d8:	11 1d       	adc	r17, r1
 8da:	80 e8       	ldi	r24, 0x80	; 128
 8dc:	d8 2a       	or	r13, r24
 8de:	2a e0       	ldi	r18, 0x0A	; 10
 8e0:	30 e0       	ldi	r19, 0x00	; 0
 8e2:	a1 01       	movw	r20, r2
 8e4:	c8 01       	movw	r24, r16
 8e6:	b7 01       	movw	r22, r14
 8e8:	02 d1       	rcall	.+516    	; 0xaee <__ultoa_invert>
 8ea:	f8 2e       	mov	r15, r24
 8ec:	f2 18       	sub	r15, r2
 8ee:	3f c0       	rjmp	.+126    	; 0x96e <vfprintf+0x2a4>
 8f0:	95 37       	cpi	r25, 0x75	; 117
 8f2:	29 f4       	brne	.+10     	; 0x8fe <vfprintf+0x234>
 8f4:	1d 2d       	mov	r17, r13
 8f6:	1f 7e       	andi	r17, 0xEF	; 239
 8f8:	2a e0       	ldi	r18, 0x0A	; 10
 8fa:	30 e0       	ldi	r19, 0x00	; 0
 8fc:	1d c0       	rjmp	.+58     	; 0x938 <vfprintf+0x26e>
 8fe:	1d 2d       	mov	r17, r13
 900:	19 7f       	andi	r17, 0xF9	; 249
 902:	9f 36       	cpi	r25, 0x6F	; 111
 904:	61 f0       	breq	.+24     	; 0x91e <vfprintf+0x254>
 906:	90 37       	cpi	r25, 0x70	; 112
 908:	20 f4       	brcc	.+8      	; 0x912 <vfprintf+0x248>
 90a:	98 35       	cpi	r25, 0x58	; 88
 90c:	09 f0       	breq	.+2      	; 0x910 <vfprintf+0x246>
 90e:	a6 c0       	rjmp	.+332    	; 0xa5c <vfprintf+0x392>
 910:	0f c0       	rjmp	.+30     	; 0x930 <vfprintf+0x266>
 912:	90 37       	cpi	r25, 0x70	; 112
 914:	39 f0       	breq	.+14     	; 0x924 <vfprintf+0x25a>
 916:	98 37       	cpi	r25, 0x78	; 120
 918:	09 f0       	breq	.+2      	; 0x91c <vfprintf+0x252>
 91a:	a0 c0       	rjmp	.+320    	; 0xa5c <vfprintf+0x392>
 91c:	04 c0       	rjmp	.+8      	; 0x926 <vfprintf+0x25c>
 91e:	28 e0       	ldi	r18, 0x08	; 8
 920:	30 e0       	ldi	r19, 0x00	; 0
 922:	0a c0       	rjmp	.+20     	; 0x938 <vfprintf+0x26e>
 924:	10 61       	ori	r17, 0x10	; 16
 926:	14 fd       	sbrc	r17, 4
 928:	14 60       	ori	r17, 0x04	; 4
 92a:	20 e1       	ldi	r18, 0x10	; 16
 92c:	30 e0       	ldi	r19, 0x00	; 0
 92e:	04 c0       	rjmp	.+8      	; 0x938 <vfprintf+0x26e>
 930:	14 fd       	sbrc	r17, 4
 932:	16 60       	ori	r17, 0x06	; 6
 934:	20 e1       	ldi	r18, 0x10	; 16
 936:	32 e0       	ldi	r19, 0x02	; 2
 938:	17 ff       	sbrs	r17, 7
 93a:	08 c0       	rjmp	.+16     	; 0x94c <vfprintf+0x282>
 93c:	f5 01       	movw	r30, r10
 93e:	60 81       	ld	r22, Z
 940:	71 81       	ldd	r23, Z+1	; 0x01
 942:	82 81       	ldd	r24, Z+2	; 0x02
 944:	93 81       	ldd	r25, Z+3	; 0x03
 946:	44 e0       	ldi	r20, 0x04	; 4
 948:	50 e0       	ldi	r21, 0x00	; 0
 94a:	08 c0       	rjmp	.+16     	; 0x95c <vfprintf+0x292>
 94c:	f5 01       	movw	r30, r10
 94e:	80 81       	ld	r24, Z
 950:	91 81       	ldd	r25, Z+1	; 0x01
 952:	bc 01       	movw	r22, r24
 954:	80 e0       	ldi	r24, 0x00	; 0
 956:	90 e0       	ldi	r25, 0x00	; 0
 958:	42 e0       	ldi	r20, 0x02	; 2
 95a:	50 e0       	ldi	r21, 0x00	; 0
 95c:	a4 0e       	add	r10, r20
 95e:	b5 1e       	adc	r11, r21
 960:	a1 01       	movw	r20, r2
 962:	c5 d0       	rcall	.+394    	; 0xaee <__ultoa_invert>
 964:	f8 2e       	mov	r15, r24
 966:	f2 18       	sub	r15, r2
 968:	8f e7       	ldi	r24, 0x7F	; 127
 96a:	d8 2e       	mov	r13, r24
 96c:	d1 22       	and	r13, r17
 96e:	d6 fe       	sbrs	r13, 6
 970:	0b c0       	rjmp	.+22     	; 0x988 <vfprintf+0x2be>
 972:	5e ef       	ldi	r21, 0xFE	; 254
 974:	d5 22       	and	r13, r21
 976:	f9 14       	cp	r15, r9
 978:	38 f4       	brcc	.+14     	; 0x988 <vfprintf+0x2be>
 97a:	d4 fe       	sbrs	r13, 4
 97c:	07 c0       	rjmp	.+14     	; 0x98c <vfprintf+0x2c2>
 97e:	d2 fc       	sbrc	r13, 2
 980:	05 c0       	rjmp	.+10     	; 0x98c <vfprintf+0x2c2>
 982:	8f ee       	ldi	r24, 0xEF	; 239
 984:	d8 22       	and	r13, r24
 986:	02 c0       	rjmp	.+4      	; 0x98c <vfprintf+0x2c2>
 988:	1f 2d       	mov	r17, r15
 98a:	01 c0       	rjmp	.+2      	; 0x98e <vfprintf+0x2c4>
 98c:	19 2d       	mov	r17, r9
 98e:	d4 fe       	sbrs	r13, 4
 990:	0d c0       	rjmp	.+26     	; 0x9ac <vfprintf+0x2e2>
 992:	fe 01       	movw	r30, r28
 994:	ef 0d       	add	r30, r15
 996:	f1 1d       	adc	r31, r1
 998:	80 81       	ld	r24, Z
 99a:	80 33       	cpi	r24, 0x30	; 48
 99c:	19 f4       	brne	.+6      	; 0x9a4 <vfprintf+0x2da>
 99e:	99 ee       	ldi	r25, 0xE9	; 233
 9a0:	d9 22       	and	r13, r25
 9a2:	08 c0       	rjmp	.+16     	; 0x9b4 <vfprintf+0x2ea>
 9a4:	1f 5f       	subi	r17, 0xFF	; 255
 9a6:	d2 fe       	sbrs	r13, 2
 9a8:	05 c0       	rjmp	.+10     	; 0x9b4 <vfprintf+0x2ea>
 9aa:	03 c0       	rjmp	.+6      	; 0x9b2 <vfprintf+0x2e8>
 9ac:	8d 2d       	mov	r24, r13
 9ae:	86 78       	andi	r24, 0x86	; 134
 9b0:	09 f0       	breq	.+2      	; 0x9b4 <vfprintf+0x2ea>
 9b2:	1f 5f       	subi	r17, 0xFF	; 255
 9b4:	0d 2d       	mov	r16, r13
 9b6:	d3 fc       	sbrc	r13, 3
 9b8:	13 c0       	rjmp	.+38     	; 0x9e0 <vfprintf+0x316>
 9ba:	d0 fe       	sbrs	r13, 0
 9bc:	0e c0       	rjmp	.+28     	; 0x9da <vfprintf+0x310>
 9be:	1c 15       	cp	r17, r12
 9c0:	10 f0       	brcs	.+4      	; 0x9c6 <vfprintf+0x2fc>
 9c2:	9f 2c       	mov	r9, r15
 9c4:	0a c0       	rjmp	.+20     	; 0x9da <vfprintf+0x310>
 9c6:	9f 2c       	mov	r9, r15
 9c8:	9c 0c       	add	r9, r12
 9ca:	91 1a       	sub	r9, r17
 9cc:	1c 2d       	mov	r17, r12
 9ce:	05 c0       	rjmp	.+10     	; 0x9da <vfprintf+0x310>
 9d0:	b3 01       	movw	r22, r6
 9d2:	80 e2       	ldi	r24, 0x20	; 32
 9d4:	90 e0       	ldi	r25, 0x00	; 0
 9d6:	5f d0       	rcall	.+190    	; 0xa96 <fputc>
 9d8:	1f 5f       	subi	r17, 0xFF	; 255
 9da:	1c 15       	cp	r17, r12
 9dc:	c8 f3       	brcs	.-14     	; 0x9d0 <vfprintf+0x306>
 9de:	04 c0       	rjmp	.+8      	; 0x9e8 <vfprintf+0x31e>
 9e0:	1c 15       	cp	r17, r12
 9e2:	10 f4       	brcc	.+4      	; 0x9e8 <vfprintf+0x31e>
 9e4:	c1 1a       	sub	r12, r17
 9e6:	01 c0       	rjmp	.+2      	; 0x9ea <vfprintf+0x320>
 9e8:	cc 24       	eor	r12, r12
 9ea:	04 ff       	sbrs	r16, 4
 9ec:	0f c0       	rjmp	.+30     	; 0xa0c <vfprintf+0x342>
 9ee:	b3 01       	movw	r22, r6
 9f0:	80 e3       	ldi	r24, 0x30	; 48
 9f2:	90 e0       	ldi	r25, 0x00	; 0
 9f4:	50 d0       	rcall	.+160    	; 0xa96 <fputc>
 9f6:	02 ff       	sbrs	r16, 2
 9f8:	1c c0       	rjmp	.+56     	; 0xa32 <vfprintf+0x368>
 9fa:	01 fd       	sbrc	r16, 1
 9fc:	03 c0       	rjmp	.+6      	; 0xa04 <vfprintf+0x33a>
 9fe:	88 e7       	ldi	r24, 0x78	; 120
 a00:	90 e0       	ldi	r25, 0x00	; 0
 a02:	02 c0       	rjmp	.+4      	; 0xa08 <vfprintf+0x33e>
 a04:	88 e5       	ldi	r24, 0x58	; 88
 a06:	90 e0       	ldi	r25, 0x00	; 0
 a08:	b3 01       	movw	r22, r6
 a0a:	0c c0       	rjmp	.+24     	; 0xa24 <vfprintf+0x35a>
 a0c:	80 2f       	mov	r24, r16
 a0e:	86 78       	andi	r24, 0x86	; 134
 a10:	81 f0       	breq	.+32     	; 0xa32 <vfprintf+0x368>
 a12:	01 ff       	sbrs	r16, 1
 a14:	02 c0       	rjmp	.+4      	; 0xa1a <vfprintf+0x350>
 a16:	8b e2       	ldi	r24, 0x2B	; 43
 a18:	01 c0       	rjmp	.+2      	; 0xa1c <vfprintf+0x352>
 a1a:	80 e2       	ldi	r24, 0x20	; 32
 a1c:	d7 fc       	sbrc	r13, 7
 a1e:	8d e2       	ldi	r24, 0x2D	; 45
 a20:	b3 01       	movw	r22, r6
 a22:	90 e0       	ldi	r25, 0x00	; 0
 a24:	38 d0       	rcall	.+112    	; 0xa96 <fputc>
 a26:	05 c0       	rjmp	.+10     	; 0xa32 <vfprintf+0x368>
 a28:	b3 01       	movw	r22, r6
 a2a:	80 e3       	ldi	r24, 0x30	; 48
 a2c:	90 e0       	ldi	r25, 0x00	; 0
 a2e:	33 d0       	rcall	.+102    	; 0xa96 <fputc>
 a30:	9a 94       	dec	r9
 a32:	f9 14       	cp	r15, r9
 a34:	c8 f3       	brcs	.-14     	; 0xa28 <vfprintf+0x35e>
 a36:	fa 94       	dec	r15
 a38:	f1 01       	movw	r30, r2
 a3a:	ef 0d       	add	r30, r15
 a3c:	f1 1d       	adc	r31, r1
 a3e:	b3 01       	movw	r22, r6
 a40:	80 81       	ld	r24, Z
 a42:	90 e0       	ldi	r25, 0x00	; 0
 a44:	28 d0       	rcall	.+80     	; 0xa96 <fputc>
 a46:	ff 20       	and	r15, r15
 a48:	b1 f7       	brne	.-20     	; 0xa36 <vfprintf+0x36c>
 a4a:	05 c0       	rjmp	.+10     	; 0xa56 <vfprintf+0x38c>
 a4c:	b3 01       	movw	r22, r6
 a4e:	80 e2       	ldi	r24, 0x20	; 32
 a50:	90 e0       	ldi	r25, 0x00	; 0
 a52:	21 d0       	rcall	.+66     	; 0xa96 <fputc>
 a54:	ca 94       	dec	r12
 a56:	cc 20       	and	r12, r12
 a58:	c9 f7       	brne	.-14     	; 0xa4c <vfprintf+0x382>
 a5a:	4e ce       	rjmp	.-868    	; 0x6f8 <vfprintf+0x2e>
 a5c:	f3 01       	movw	r30, r6
 a5e:	66 81       	ldd	r22, Z+6	; 0x06
 a60:	77 81       	ldd	r23, Z+7	; 0x07
 a62:	cb 01       	movw	r24, r22
 a64:	2b 96       	adiw	r28, 0x0b	; 11
 a66:	e2 e1       	ldi	r30, 0x12	; 18
 a68:	e3 c0       	rjmp	.+454    	; 0xc30 <__epilogue_restores__>

00000a6a <strnlen_P>:
 a6a:	fc 01       	movw	r30, r24
 a6c:	05 90       	lpm	r0, Z+
 a6e:	61 50       	subi	r22, 0x01	; 1
 a70:	70 40       	sbci	r23, 0x00	; 0
 a72:	01 10       	cpse	r0, r1
 a74:	d8 f7       	brcc	.-10     	; 0xa6c <strnlen_P+0x2>
 a76:	80 95       	com	r24
 a78:	90 95       	com	r25
 a7a:	8e 0f       	add	r24, r30
 a7c:	9f 1f       	adc	r25, r31
 a7e:	08 95       	ret

00000a80 <strnlen>:
 a80:	fc 01       	movw	r30, r24
 a82:	61 50       	subi	r22, 0x01	; 1
 a84:	70 40       	sbci	r23, 0x00	; 0
 a86:	01 90       	ld	r0, Z+
 a88:	01 10       	cpse	r0, r1
 a8a:	d8 f7       	brcc	.-10     	; 0xa82 <strnlen+0x2>
 a8c:	80 95       	com	r24
 a8e:	90 95       	com	r25
 a90:	8e 0f       	add	r24, r30
 a92:	9f 1f       	adc	r25, r31
 a94:	08 95       	ret

00000a96 <fputc>:
 a96:	0f 93       	push	r16
 a98:	1f 93       	push	r17
 a9a:	cf 93       	push	r28
 a9c:	df 93       	push	r29
 a9e:	8c 01       	movw	r16, r24
 aa0:	eb 01       	movw	r28, r22
 aa2:	8b 81       	ldd	r24, Y+3	; 0x03
 aa4:	81 ff       	sbrs	r24, 1
 aa6:	1b c0       	rjmp	.+54     	; 0xade <fputc+0x48>
 aa8:	82 ff       	sbrs	r24, 2
 aaa:	0d c0       	rjmp	.+26     	; 0xac6 <fputc+0x30>
 aac:	2e 81       	ldd	r18, Y+6	; 0x06
 aae:	3f 81       	ldd	r19, Y+7	; 0x07
 ab0:	8c 81       	ldd	r24, Y+4	; 0x04
 ab2:	9d 81       	ldd	r25, Y+5	; 0x05
 ab4:	28 17       	cp	r18, r24
 ab6:	39 07       	cpc	r19, r25
 ab8:	64 f4       	brge	.+24     	; 0xad2 <fputc+0x3c>
 aba:	e8 81       	ld	r30, Y
 abc:	f9 81       	ldd	r31, Y+1	; 0x01
 abe:	01 93       	st	Z+, r16
 ac0:	f9 83       	std	Y+1, r31	; 0x01
 ac2:	e8 83       	st	Y, r30
 ac4:	06 c0       	rjmp	.+12     	; 0xad2 <fputc+0x3c>
 ac6:	e8 85       	ldd	r30, Y+8	; 0x08
 ac8:	f9 85       	ldd	r31, Y+9	; 0x09
 aca:	80 2f       	mov	r24, r16
 acc:	09 95       	icall
 ace:	89 2b       	or	r24, r25
 ad0:	31 f4       	brne	.+12     	; 0xade <fputc+0x48>
 ad2:	8e 81       	ldd	r24, Y+6	; 0x06
 ad4:	9f 81       	ldd	r25, Y+7	; 0x07
 ad6:	01 96       	adiw	r24, 0x01	; 1
 ad8:	9f 83       	std	Y+7, r25	; 0x07
 ada:	8e 83       	std	Y+6, r24	; 0x06
 adc:	02 c0       	rjmp	.+4      	; 0xae2 <fputc+0x4c>
 ade:	0f ef       	ldi	r16, 0xFF	; 255
 ae0:	1f ef       	ldi	r17, 0xFF	; 255
 ae2:	c8 01       	movw	r24, r16
 ae4:	df 91       	pop	r29
 ae6:	cf 91       	pop	r28
 ae8:	1f 91       	pop	r17
 aea:	0f 91       	pop	r16
 aec:	08 95       	ret

00000aee <__ultoa_invert>:
 aee:	fa 01       	movw	r30, r20
 af0:	aa 27       	eor	r26, r26
 af2:	28 30       	cpi	r18, 0x08	; 8
 af4:	51 f1       	breq	.+84     	; 0xb4a <__ultoa_invert+0x5c>
 af6:	20 31       	cpi	r18, 0x10	; 16
 af8:	81 f1       	breq	.+96     	; 0xb5a <__ultoa_invert+0x6c>
 afa:	e8 94       	clt
 afc:	6f 93       	push	r22
 afe:	6e 7f       	andi	r22, 0xFE	; 254
 b00:	6e 5f       	subi	r22, 0xFE	; 254
 b02:	7f 4f       	sbci	r23, 0xFF	; 255
 b04:	8f 4f       	sbci	r24, 0xFF	; 255
 b06:	9f 4f       	sbci	r25, 0xFF	; 255
 b08:	af 4f       	sbci	r26, 0xFF	; 255
 b0a:	b1 e0       	ldi	r27, 0x01	; 1
 b0c:	3e d0       	rcall	.+124    	; 0xb8a <__ultoa_invert+0x9c>
 b0e:	b4 e0       	ldi	r27, 0x04	; 4
 b10:	3c d0       	rcall	.+120    	; 0xb8a <__ultoa_invert+0x9c>
 b12:	67 0f       	add	r22, r23
 b14:	78 1f       	adc	r23, r24
 b16:	89 1f       	adc	r24, r25
 b18:	9a 1f       	adc	r25, r26
 b1a:	a1 1d       	adc	r26, r1
 b1c:	68 0f       	add	r22, r24
 b1e:	79 1f       	adc	r23, r25
 b20:	8a 1f       	adc	r24, r26
 b22:	91 1d       	adc	r25, r1
 b24:	a1 1d       	adc	r26, r1
 b26:	6a 0f       	add	r22, r26
 b28:	71 1d       	adc	r23, r1
 b2a:	81 1d       	adc	r24, r1
 b2c:	91 1d       	adc	r25, r1
 b2e:	a1 1d       	adc	r26, r1
 b30:	20 d0       	rcall	.+64     	; 0xb72 <__ultoa_invert+0x84>
 b32:	09 f4       	brne	.+2      	; 0xb36 <__ultoa_invert+0x48>
 b34:	68 94       	set
 b36:	3f 91       	pop	r19
 b38:	2a e0       	ldi	r18, 0x0A	; 10
 b3a:	26 9f       	mul	r18, r22
 b3c:	11 24       	eor	r1, r1
 b3e:	30 19       	sub	r19, r0
 b40:	30 5d       	subi	r19, 0xD0	; 208
 b42:	31 93       	st	Z+, r19
 b44:	de f6       	brtc	.-74     	; 0xafc <__ultoa_invert+0xe>
 b46:	cf 01       	movw	r24, r30
 b48:	08 95       	ret
 b4a:	46 2f       	mov	r20, r22
 b4c:	47 70       	andi	r20, 0x07	; 7
 b4e:	40 5d       	subi	r20, 0xD0	; 208
 b50:	41 93       	st	Z+, r20
 b52:	b3 e0       	ldi	r27, 0x03	; 3
 b54:	0f d0       	rcall	.+30     	; 0xb74 <__ultoa_invert+0x86>
 b56:	c9 f7       	brne	.-14     	; 0xb4a <__ultoa_invert+0x5c>
 b58:	f6 cf       	rjmp	.-20     	; 0xb46 <__ultoa_invert+0x58>
 b5a:	46 2f       	mov	r20, r22
 b5c:	4f 70       	andi	r20, 0x0F	; 15
 b5e:	40 5d       	subi	r20, 0xD0	; 208
 b60:	4a 33       	cpi	r20, 0x3A	; 58
 b62:	18 f0       	brcs	.+6      	; 0xb6a <__ultoa_invert+0x7c>
 b64:	49 5d       	subi	r20, 0xD9	; 217
 b66:	31 fd       	sbrc	r19, 1
 b68:	40 52       	subi	r20, 0x20	; 32
 b6a:	41 93       	st	Z+, r20
 b6c:	02 d0       	rcall	.+4      	; 0xb72 <__ultoa_invert+0x84>
 b6e:	a9 f7       	brne	.-22     	; 0xb5a <__ultoa_invert+0x6c>
 b70:	ea cf       	rjmp	.-44     	; 0xb46 <__ultoa_invert+0x58>
 b72:	b4 e0       	ldi	r27, 0x04	; 4
 b74:	a6 95       	lsr	r26
 b76:	97 95       	ror	r25
 b78:	87 95       	ror	r24
 b7a:	77 95       	ror	r23
 b7c:	67 95       	ror	r22
 b7e:	ba 95       	dec	r27
 b80:	c9 f7       	brne	.-14     	; 0xb74 <__ultoa_invert+0x86>
 b82:	00 97       	sbiw	r24, 0x00	; 0
 b84:	61 05       	cpc	r22, r1
 b86:	71 05       	cpc	r23, r1
 b88:	08 95       	ret
 b8a:	9b 01       	movw	r18, r22
 b8c:	ac 01       	movw	r20, r24
 b8e:	0a 2e       	mov	r0, r26
 b90:	06 94       	lsr	r0
 b92:	57 95       	ror	r21
 b94:	47 95       	ror	r20
 b96:	37 95       	ror	r19
 b98:	27 95       	ror	r18
 b9a:	ba 95       	dec	r27
 b9c:	c9 f7       	brne	.-14     	; 0xb90 <__ultoa_invert+0xa2>
 b9e:	62 0f       	add	r22, r18
 ba0:	73 1f       	adc	r23, r19
 ba2:	84 1f       	adc	r24, r20
 ba4:	95 1f       	adc	r25, r21
 ba6:	a0 1d       	adc	r26, r0
 ba8:	08 95       	ret

00000baa <__divmodhi4>:
 baa:	97 fb       	bst	r25, 7
 bac:	09 2e       	mov	r0, r25
 bae:	07 26       	eor	r0, r23
 bb0:	0a d0       	rcall	.+20     	; 0xbc6 <__divmodhi4_neg1>
 bb2:	77 fd       	sbrc	r23, 7
 bb4:	04 d0       	rcall	.+8      	; 0xbbe <__divmodhi4_neg2>
 bb6:	0c d0       	rcall	.+24     	; 0xbd0 <__udivmodhi4>
 bb8:	06 d0       	rcall	.+12     	; 0xbc6 <__divmodhi4_neg1>
 bba:	00 20       	and	r0, r0
 bbc:	1a f4       	brpl	.+6      	; 0xbc4 <__divmodhi4_exit>

00000bbe <__divmodhi4_neg2>:
 bbe:	70 95       	com	r23
 bc0:	61 95       	neg	r22
 bc2:	7f 4f       	sbci	r23, 0xFF	; 255

00000bc4 <__divmodhi4_exit>:
 bc4:	08 95       	ret

00000bc6 <__divmodhi4_neg1>:
 bc6:	f6 f7       	brtc	.-4      	; 0xbc4 <__divmodhi4_exit>
 bc8:	90 95       	com	r25
 bca:	81 95       	neg	r24
 bcc:	9f 4f       	sbci	r25, 0xFF	; 255
 bce:	08 95       	ret

00000bd0 <__udivmodhi4>:
 bd0:	aa 1b       	sub	r26, r26
 bd2:	bb 1b       	sub	r27, r27
 bd4:	51 e1       	ldi	r21, 0x11	; 17
 bd6:	07 c0       	rjmp	.+14     	; 0xbe6 <__udivmodhi4_ep>

00000bd8 <__udivmodhi4_loop>:
 bd8:	aa 1f       	adc	r26, r26
 bda:	bb 1f       	adc	r27, r27
 bdc:	a6 17       	cp	r26, r22
 bde:	b7 07       	cpc	r27, r23
 be0:	10 f0       	brcs	.+4      	; 0xbe6 <__udivmodhi4_ep>
 be2:	a6 1b       	sub	r26, r22
 be4:	b7 0b       	sbc	r27, r23

00000be6 <__udivmodhi4_ep>:
 be6:	88 1f       	adc	r24, r24
 be8:	99 1f       	adc	r25, r25
 bea:	5a 95       	dec	r21
 bec:	a9 f7       	brne	.-22     	; 0xbd8 <__udivmodhi4_loop>
 bee:	80 95       	com	r24
 bf0:	90 95       	com	r25
 bf2:	bc 01       	movw	r22, r24
 bf4:	cd 01       	movw	r24, r26
 bf6:	08 95       	ret

00000bf8 <__prologue_saves__>:
 bf8:	2f 92       	push	r2
 bfa:	3f 92       	push	r3
 bfc:	4f 92       	push	r4
 bfe:	5f 92       	push	r5
 c00:	6f 92       	push	r6
 c02:	7f 92       	push	r7
 c04:	8f 92       	push	r8
 c06:	9f 92       	push	r9
 c08:	af 92       	push	r10
 c0a:	bf 92       	push	r11
 c0c:	cf 92       	push	r12
 c0e:	df 92       	push	r13
 c10:	ef 92       	push	r14
 c12:	ff 92       	push	r15
 c14:	0f 93       	push	r16
 c16:	1f 93       	push	r17
 c18:	cf 93       	push	r28
 c1a:	df 93       	push	r29
 c1c:	cd b7       	in	r28, 0x3d	; 61
 c1e:	de b7       	in	r29, 0x3e	; 62
 c20:	ca 1b       	sub	r28, r26
 c22:	db 0b       	sbc	r29, r27
 c24:	0f b6       	in	r0, 0x3f	; 63
 c26:	f8 94       	cli
 c28:	de bf       	out	0x3e, r29	; 62
 c2a:	0f be       	out	0x3f, r0	; 63
 c2c:	cd bf       	out	0x3d, r28	; 61
 c2e:	09 94       	ijmp

00000c30 <__epilogue_restores__>:
 c30:	2a 88       	ldd	r2, Y+18	; 0x12
 c32:	39 88       	ldd	r3, Y+17	; 0x11
 c34:	48 88       	ldd	r4, Y+16	; 0x10
 c36:	5f 84       	ldd	r5, Y+15	; 0x0f
 c38:	6e 84       	ldd	r6, Y+14	; 0x0e
 c3a:	7d 84       	ldd	r7, Y+13	; 0x0d
 c3c:	8c 84       	ldd	r8, Y+12	; 0x0c
 c3e:	9b 84       	ldd	r9, Y+11	; 0x0b
 c40:	aa 84       	ldd	r10, Y+10	; 0x0a
 c42:	b9 84       	ldd	r11, Y+9	; 0x09
 c44:	c8 84       	ldd	r12, Y+8	; 0x08
 c46:	df 80       	ldd	r13, Y+7	; 0x07
 c48:	ee 80       	ldd	r14, Y+6	; 0x06
 c4a:	fd 80       	ldd	r15, Y+5	; 0x05
 c4c:	0c 81       	ldd	r16, Y+4	; 0x04
 c4e:	1b 81       	ldd	r17, Y+3	; 0x03
 c50:	aa 81       	ldd	r26, Y+2	; 0x02
 c52:	b9 81       	ldd	r27, Y+1	; 0x01
 c54:	ce 0f       	add	r28, r30
 c56:	d1 1d       	adc	r29, r1
 c58:	0f b6       	in	r0, 0x3f	; 63
 c5a:	f8 94       	cli
 c5c:	de bf       	out	0x3e, r29	; 62
 c5e:	0f be       	out	0x3f, r0	; 63
 c60:	cd bf       	out	0x3d, r28	; 61
 c62:	ed 01       	movw	r28, r26
 c64:	08 95       	ret

00000c66 <_exit>:
 c66:	f8 94       	cli

00000c68 <__stop_program>:
 c68:	ff cf       	rjmp	.-2      	; 0xc68 <__stop_program>
