${CL_ROOT}/ip/floating_point_0_2/sim/floating_point_0_2.vhd

${CL_ROOT}/design/vhdl/hardware/vhlib/util/UtilMisc_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/util/UtilInt_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/util/UtilConv_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/Stream_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/interconnect/Interconnect_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/axi/AxiReadConverter.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamArb.vhd
${CL_ROOT}/design/vhdl/hardware/interconnect/BusReadArbiterVec.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayConfigParse_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayConfig_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/Array_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayReaderStruct.vhd
${CL_ROOT}/design/vhdl/hardware/buffers/Buffer_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayReaderNull.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayReaderListPrim.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/util/UtilStr_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/interconnect/BusReadBuffer.vhd
${CL_ROOT}/design/vhdl/hardware/buffers/BufferReaderRespCtrl.vhd
${CL_ROOT}/design/vhdl/hardware/buffers/BufferReaderResp.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamGearboxSerializer.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamGearboxParallelizer.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamGearbox.vhd
${CL_ROOT}/design/vhdl/hardware/buffers/BufferReaderPost.vhd
${CL_ROOT}/design/vhdl/hardware/buffers/BufferReaderCmdGenBusReq.vhd
${CL_ROOT}/design/vhdl/hardware/buffers/BufferReaderCmd.vhd
${CL_ROOT}/design/vhdl/hardware/buffers/BufferReader.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayReaderUnlockCombine.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamNormalizer.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayReaderListSyncDecoder.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayReaderListSync.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayReaderList.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayReaderLevel.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayReaderArb.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayReader.vhd
${CL_ROOT}/design/vhdl/Forecast_l.gen.vhd
${CL_ROOT}/design/vhdl/vhdmmio_pkg.gen.vhd
${CL_ROOT}/design/vhdl/mmio_pkg.gen.vhd
${CL_ROOT}/design/vhdl/mmio.gen.vhd
${CL_ROOT}/design/vhdl/hardware/arrays/ArrayCmdCtrlMerger.vhd
${CL_ROOT}/design/vhdl/hardware/parallel_patterns/StreamSliceArray.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamElementCounter.vhd
${CL_ROOT}/design/vhdl/hardware/parallel_patterns/StreamAccumulator.vhd
${CL_ROOT}/design/vhdl/hardware/parallel_patterns/SequenceStream.vhd
${CL_ROOT}/design/vhdl/hardware/parallel_patterns/ParallelPatterns_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/parallel_patterns/ReduceStream.vhd
${CL_ROOT}/design/vhdl/Forecast_pkg.vhd
${CL_ROOT}/design/vhdl/SumOp.vhd
${CL_ROOT}/design/vhdl/ReduceStage.vhd
${CL_ROOT}/design/vhdl/PU.vhd
${CL_ROOT}/design/vhdl/ReduceMultiStreams.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamSync.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/util/UtilRam1R1W.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamFIFOCounter.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/util/UtilRam_pkg.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamFIFO.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamBuffer.vhd
${CL_ROOT}/design/vhdl/MergeOp.vhd
${CL_ROOT}/design/vhdl/hardware/vhlib/stream/StreamSlice.vhd
${CL_ROOT}/design/vhdl/Float_to_Fixed.vhd
${CL_ROOT}/design/vhdl/ALU.vhd
${CL_ROOT}/design/vhdl/Forecast.vhd
${CL_ROOT}/design/vhdl/Forecast_Nucleus.gen.vhd
${CL_ROOT}/design/vhdl/Forecast_Mantle.gen.vhd
${CL_ROOT}/design/vhdl/hardware/axi/Axi_pkg.vhd
${CL_ROOT}/design/vhdl/AxiTop.gen.vhd
