# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do lab2_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is thare@DESKTOP-N0A84HG.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is thare@DESKTOP-N0A84HG.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Documents/elec/lab2/Templates/P1 {D:/Documents/elec/lab2/Templates/P1/one_bit_2to1mux.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:22:23 on Mar 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/elec/lab2/Templates/P1" D:/Documents/elec/lab2/Templates/P1/one_bit_2to1mux.v 
# -- Compiling module one_bit_2to1mux
# 
# Top level modules:
# 	one_bit_2to1mux
# End time: 14:22:24 on Mar 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/elec/lab2/Templates/P2 {D:/Documents/elec/lab2/Templates/P2/one_bit_4to1mux.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:22:24 on Mar 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/elec/lab2/Templates/P2" D:/Documents/elec/lab2/Templates/P2/one_bit_4to1mux.v 
# -- Compiling module one_bit_4to1mux
# 
# Top level modules:
# 	one_bit_4to1mux
# End time: 14:22:24 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/elec/lab2/Templates/P3 {D:/Documents/elec/lab2/Templates/P3/two_bit_4to1mux.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:22:24 on Mar 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/elec/lab2/Templates/P3" D:/Documents/elec/lab2/Templates/P3/two_bit_4to1mux.v 
# -- Compiling module two_bit_4to1mux
# 
# Top level modules:
# 	two_bit_4to1mux
# End time: 14:22:25 on Mar 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Documents/elec/lab2/Templates/P3 {D:/Documents/elec/lab2/Templates/P3/part3_TB.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:22:25 on Mar 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/elec/lab2/Templates/P3" D:/Documents/elec/lab2/Templates/P3/part3_TB.v 
# -- Compiling module part3_TB
# 
# Top level modules:
# 	part3_TB
# End time: 14:22:25 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/elec/lab2/Templates/P3 {D:/Documents/elec/lab2/Templates/P3/two_bit_4to1mux.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:22:25 on Mar 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/elec/lab2/Templates/P3" D:/Documents/elec/lab2/Templates/P3/two_bit_4to1mux.v 
# -- Compiling module two_bit_4to1mux
# 
# Top level modules:
# 	two_bit_4to1mux
# End time: 14:22:25 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/elec/lab2/Templates/P3 {D:/Documents/elec/lab2/Templates/P3/two_bit_4to1muxV2.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:22:25 on Mar 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/elec/lab2/Templates/P3" D:/Documents/elec/lab2/Templates/P3/two_bit_4to1muxV2.v 
# -- Compiling module two_bit_4to1muxV2
# 
# Top level modules:
# 	two_bit_4to1muxV2
# End time: 14:22:26 on Mar 10,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/elec/lab2/Templates/P3/../P2 {D:/Documents/elec/lab2/Templates/P3/../P2/one_bit_4to1mux.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:22:26 on Mar 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/elec/lab2/Templates/P3/../P2" D:/Documents/elec/lab2/Templates/P3/../P2/one_bit_4to1mux.v 
# -- Compiling module one_bit_4to1mux
# 
# Top level modules:
# 	one_bit_4to1mux
# End time: 14:22:26 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Documents/elec/lab2/Templates/P3/../P1 {D:/Documents/elec/lab2/Templates/P3/../P1/one_bit_2to1mux.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:22:26 on Mar 10,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Documents/elec/lab2/Templates/P3/../P1" D:/Documents/elec/lab2/Templates/P3/../P1/one_bit_2to1mux.v 
# -- Compiling module one_bit_2to1mux
# 
# Top level modules:
# 	one_bit_2to1mux
# End time: 14:22:26 on Mar 10,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  part3_TB
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" part3_TB 
# Start time: 14:22:26 on Mar 10,2022
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.part3_TB(fast)
# Loading work.two_bit_4to1muxV2(fast)
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: thare  Hostname: DESKTOP-N0A84HG  ProcessID: 7708
#           Attempting to use alternate WLF file "./wlfttrqywc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfttrqywc
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1 us
