---
title: Site
---

An overview of all sites on aisi.asicedu.com

 - [analogIC](https://aisi.asciedu.com/analogic) - analogIC Notes on Advanced Integrated Circuits
 - [aicex](https://analogicus.com/aicex) - aicex   I’d love to simplify analog integrated circuit design.
 - [ciccreator](https://analogicus.com/ciccreator) - Custom IC Creator &#8212; Custom IC Creator  documentation
 - [cicsim](https://analogicus.com/cicsim) - cicsim   I’d love to simplify analog integrated circuit design.
 - [digitalIC](https://aisi.asicedu.com/digitalIC) - digitalIC Notes on Design of Integrated Circuits
 - [jnw_ex_sky130a](https://analogicus.com/jnw_ex_sky130a) - JNW_EX_SKY130A   Skywater 130 nm tutorial
 - [jnw_grex_sky130a](https://analogicus.com/jnw_grex_sky130a) - JNW_GREX_SKY130A   The bad(ish) temperature sensor
 - [jnw_spice_sky130A](https://analogicus.com/jnw_spice_sky130A) - index
 - [jnw_sv_sky130a](https://analogicus.com/jnw_sv_sky130a) - JNW_SV_SKY130A   System Verilog Example
 - [lelo_tr_ihp13g2](https://analogicus.com/lelo_tr_ihp13g2) - LELO_TR_IHP13G2   Standard Cell Library
 - [magic](https://analogicus.com/magic) - magic   Magic documentation
 - [rply_bias_sky130nm](https://analogicus.com/rply_bias_sky130nm) - RPLY_BIAS_SKY130NM   The answer is 42
 - [rply_ex0_sky130nm](https://analogicus.com/rply_ex0_sky130nm) - Analog design flow with Sky130nm   Tutorial and Tools
 - [sun_pll_sky130nm](https://analogicus.com/sun_pll_sky130nm) - SUN_PLL_SKY130NM   A bad PLL
 - [sun_sar9b_sky130nm](https://analogicus.com/sun_sar9b_sky130nm) - SUN_SAR9B_SKY130NM   9 bit and 8 bit SAR ADC
 - [openicdesign.github.io](https://openicdesign.github.io) - Home   AI-First OpenICdesign
