0.7
2020.2
May  7 2023
15:24:31
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v,1721388276,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,,mig_7series_v4_2_clk_ibuf,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v,1721388276,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,,mig_7series_v4_2_infrastructure,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v,1721388276,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,,mig_7series_v4_2_iodelay_ctrl,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v,1721388276,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,,mig_7series_v4_2_tempmon,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v,1721388276,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,,mig_7series_v4_2_arb_mux,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v,1721388276,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,,mig_7series_v4_2_arb_row_col,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_arb_select.v,1721388276,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,,mig_7series_v4_2_arb_select,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v,1721388276,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,,mig_7series_v4_2_bank_cntrl,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_common.v,1721388276,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,,mig_7series_v4_2_bank_common,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,,mig_7series_v4_2_bank_compare,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,,mig_7series_v4_2_bank_mach,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,,mig_7series_v4_2_bank_queue,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_bank_state.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,,mig_7series_v4_2_bank_state,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_col_mach.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,,mig_7series_v4_2_col_mach,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_mc.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,,mig_7series_v4_2_mc,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,,mig_7series_v4_2_rank_cntrl,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_common.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,,mig_7series_v4_2_rank_common,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,,mig_7series_v4_2_rank_mach,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,,mig_7series_v4_2_round_robin_arb,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_buf.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,,mig_7series_v4_2_ecc_buf,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_dec_fix.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,,mig_7series_v4_2_ecc_dec_fix,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_gen.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,,mig_7series_v4_2_ecc_gen,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_ecc_merge_enc.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,,mig_7series_v4_2_ecc_merge_enc,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ecc/mig_7series_v4_2_fi_xor.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,,mig_7series_v4_2_fi_xor,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,,mig_7series_v4_2_mem_intfc,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_std.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v,,mig_7series_v4_2_memc_ui_top_std,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/FIFObuffer.v,,mig_7series_0,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,1721314713,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0.v,,mig_7series_0_mig,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,,mig_7series_v4_2_ddr_byte_group_io,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,,mig_7series_v4_2_ddr_byte_lane,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,,mig_7series_v4_2_ddr_calib_top,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,,mig_7series_v4_2_ddr_if_post_fifo,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,,mig_7series_v4_2_ddr_mc_phy,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,,mig_7series_v4_2_ddr_mc_phy_wrapper,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,,mig_7series_v4_2_ddr_of_pre_fifo,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,,mig_7series_v4_2_ddr_phy_4lanes,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,,mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,,mig_7series_v4_2_ddr_phy_dqs_found_cal_hr,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,,mig_7series_v4_2_ddr_phy_init,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_cntlr.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,,mig_7series_v4_2_ddr_phy_ocd_cntlr,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_data.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,,mig_7series_v4_2_ddr_phy_ocd_data,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_edge.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,,mig_7series_v4_2_ddr_phy_ocd_edge,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_lim.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,,mig_7series_v4_2_ddr_phy_ocd_lim,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_mux.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,,mig_7series_v4_2_ddr_phy_ocd_mux,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_po_cntlr.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,,mig_7series_v4_2_ddr_phy_ocd_po_cntlr,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ocd_samp.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,,mig_7series_v4_2_ddr_phy_ocd_samp,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_oclkdelay_cal.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,,mig_7series_v4_2_ddr_phy_oclkdelay_cal,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_prbs_rdlvl.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,,mig_7series_v4_2_ddr_phy_prbs_rdlvl,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,,mig_7series_v4_2_ddr_phy_rdlvl,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v,1721314711,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,,mig_7series_v4_2_ddr_phy_tempmon,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,,mig_7series_v4_2_ddr_phy_top,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,,mig_7series_v4_2_ddr_phy_wrcal,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,,mig_7series_v4_2_ddr_phy_wrlvl,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl_off_delay.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,,mig_7series_v4_2_ddr_phy_wrlvl_off_delay,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,,mig_7series_v4_2_ddr_prbs_gen,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_cc.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,,mig_7series_v4_2_poc_cc,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_edge_store.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,,mig_7series_v4_2_poc_edge_store,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_meta.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,,mig_7series_v4_2_poc_meta,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_pd.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,,mig_7series_v4_2_poc_pd,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_tap_base.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,,mig_7series_v4_2_poc_tap_base,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/phy/mig_7series_v4_2_poc_top.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,,mig_7series_v4_2_poc_top,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_cmd.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,,mig_7series_v4_2_ui_cmd,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,,mig_7series_v4_2_ui_rd_data,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_top.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,,mig_7series_v4_2_ui_top,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v,1721314712,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.gen/sources_1/ip/mig_7series_0_1/mig_7series_0/user_design/rtl/mig_7series_0_mig_sim.v,,mig_7series_v4_2_ui_wr_data,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.sim/sim_1/behav/xsim/glbl.v,1721306605,verilog,,,,glbl,,uvm,,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/FPU.v,1721379064,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/ORCB.v,,fpu,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/ORCB.v,1720981694,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/ZeroCounter32.v,,orc_b,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/ZeroCounter32.v,1721035895,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/booth_mul.v,,LeadingZeroCounter32;TrailingZeroCounter32,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/adder_unit.v,1721217258,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/booth_mul.v,,adder_unit,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/booth_mul.v,1720784496,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/cache.v,,radix4_booth_multiplier,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/carry_look_ahead_adder.v,1721217307,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/carryless_multiplier.v,,MCLA_12bit;MCLA_16bit;MCLA_4bit;MCLA_8bit;MPFA,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/carryless_multiplier.v,1720981800,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/conflict_resolver_caches_main.v,,carryless_multiplier,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/comparator_unit.v,1721374057,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/count_population.v,,comparator_unit,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/count_population.v,1720981819,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/ddr2_model.v,,CountPopulation32,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/decode_cycle.v,1721380793,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/execute_cycle.v,,ALU_Main_Decoder;ALU_Signal_Decoder;Control_Unit_Top;FPU_Decoder;Sign_Extend_Immediate;decode_cycle,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/divider_unit.v,1721217353,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/except.v,,divider_unit,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/except.v,1721230276,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/execute_cycle.v,,except,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/execute_cycle.v,1721381877,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/fetch_cycle.v,,ALU;execute_cycle,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/fetch_cycle.v,1721340828,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/hazard_unit.v,,Instruction_Memory;Mux;Mux_3_by_1;Mux_4_by_1;PC_Adder;PC_Module;fetch_cycle,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/fp_sqrt_unit.v,1721242216,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/hazard_unit.v,,norm_and_sqrt_unit,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/hazard_unit.v,1721328055,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/ksa.v,,hazard_unit,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/ksa.v,1720335922,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/memory_controller.v,,BlackBlock;GP_Block;Greyblock;KSA_Level_1;KSA_Level_2;KSA_Level_3;KSA_Level_4;KSA_Level_5;KSA_Level_6;KSA_Level_7;Kogge_Stone_Adder_32bit;Sum_block,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/memory_cycle.v,1721335999,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/non_restoring_div.v,,Data_Memory;memory_cycle,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/multiplier_unit.v,1721379037,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/non_restoring_div.v,,multiplier_unit,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/non_restoring_div.v,1720777827,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/pipeline_top.v,,non_restoring_div32,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/pipeline_top.v,1721339446,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/register_files.v,,Pipeline_top,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/post_norm.v,1721378816,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/pre_norm.v,,post_norm,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/pre_norm.v,1721225341,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/pre_norm_mul.v,,pre_norm,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/pre_norm_mul.v,1721218346,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/register_files.v,,pre_norm_fmul,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/register_files.v,1721380629,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/uart.v,,CSR_RF;Floating_RF;Integer_RF,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
,,,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/uart_wishbone_controller.v,,uart,,,,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/writeback_cycle.v,1721319220,verilog,,,,writeback_cycle,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/sim/ddr2_model_parameters.vh,1721306605,verilog,,,,,,,,,,,,
,,,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/ORCB.v,,FIFObuffer,,,,,,,,
,,,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/cache_controller.v,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/cache_ops.vh,LFSR;cache,,,,,,,,
,,,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/carryless_multiplier.v,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/cache_ops.vh,cache_controller,,,,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/cache_ops.vh,1721994874,verilog,,,,,,,,,,,,
,,,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/conflict_resolver_mem_map_io.v,,conflict_resolver_caches_main,,,,,,,,
,,,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/count_population.v,,conflict_resolver_mem_map_io,,,,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/ddr2_model.v,1721306605,verilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/decode_cycle.v,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/sim/ddr2_model_parameters.vh,ddr2_model,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim,,,,,
,,,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/memory_cycle.v,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/cache_ops.vh,memory_controller,,,,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/programmer.sv,1721306605,systemVerilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/teknofest_memory.sv,,programmer,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/tb_teknofest_wrapper.sv,1721993906,systemVerilog,,,,tb_teknofest_wrapper,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/teknofest_memory.sv,1721328776,systemVerilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/teknofest_wrapper.sv,,teknofest_memory,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/teknofest_wrapper.sv,1722002186,systemVerilog,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/tb_teknofest_wrapper.sv,,teknofest_wrapper,,uvm,../../../../../TEKNOFEST_2024_Cip_Tasarim_Yarismasi/teknofest_wrapper_2024/teknofest_wrapper_2024.srcs;../../../../Full_TF_Processor.srcs/sources_1/imports/sim;../../../../Full_TF_Processor.srcs/sources_1/new,,,,,
,,,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/wb_m_core_uart.v,,uart_wishbone_controller,,,,,,,,
,,,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/new/wb_s_uart.v,,wb_m_core_uart,,,,,,,,
,,,,O:/Dev/TF/Full_TF_Processor/Full_TF_Processor.srcs/sources_1/imports/DESIGN FILES/writeback_cycle.v,,wb_s_uart,,,,,,,,
