# Arithmetic-Logic-Unit-in-verilog