[*]
[*] GTKWave Analyzer v3.3.104 (w)1999-2020 BSI
[*] Sat Feb 24 21:16:02 2024
[*]
[dumpfile] "/home/pln/hippomenes/hdl/verilator/test.fst"
[dumpfile_mtime] "Sat Feb 24 21:13:00 2024"
[dumpfile_size] 3267
[savefile] "/home/pln/hippomenes/hdl/verilator/test.gtkw"
[timestart] 1
[size] 2159 1354
[pos] -1 -1
*-4.259294 73 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TOP.
[treeopen] TOP.tb_test.
[treeopen] TOP.tb_test.top.
[sst_width] 214
[signals_width] 316
[sst_expanded] 1
[sst_vpaned_height] 414
@28
TOP.tb_test.top.reset
TOP.tb_test.top.clk
@22
TOP.tb_test.top.pc_reg_out[31:0]
@23
TOP.tb_test.top.imem_data_out[31:0]
@22
TOP.tb_test.top.alu_a_mux_out[31:0]
TOP.tb_test.top.alu_b_mux_out[31:0]
TOP.tb_test.top.alu_res[31:0]
@100000028
TOP.tb_test.top.branch_logic_out
@22
TOP.tb_test.top.csr_old[31:0]
@100000028
TOP.tb_test.top.decoder_alu_a_mux_sel
TOP.tb_test.top.decoder_alu_b_mux_sel
TOP.tb_test.top.decoder_alu_op
@28
TOP.tb_test.top.decoder_branch_instr
@100000028
TOP.tb_test.top.decoder_branch_op
@28
TOP.tb_test.top.decoder_csr_enable
TOP.tb_test.top.decoder_dmem_write_enable
@22
TOP.tb_test.top.decoder_imm[31:0]
TOP.tb_test.top.decoder_rd[4:0]
TOP.tb_test.top.decoder_rs1[4:0]
TOP.tb_test.top.decoder_rs2[4:0]
@28
TOP.tb_test.top.decoder_sub_arith
@100000028
TOP.tb_test.top.decoder_wb_mux_sel
@28
TOP.tb_test.top.decoder_wb_write_enable
TOP.tb_test.top.dmem_alignment_error
@22
TOP.tb_test.top.dmem_data_out[31:0]
TOP.tb_test.top.dummy[31:0]
@28
TOP.tb_test.top.imem_alignment_error
@22
TOP.tb_test.top.pc_adder_out[31:0]
@c00022
TOP.tb_test.top.pc_mux_out[31:0]
@28
(0)TOP.tb_test.top.pc_mux_out[31:0]
(1)TOP.tb_test.top.pc_mux_out[31:0]
(2)TOP.tb_test.top.pc_mux_out[31:0]
(3)TOP.tb_test.top.pc_mux_out[31:0]
(4)TOP.tb_test.top.pc_mux_out[31:0]
(5)TOP.tb_test.top.pc_mux_out[31:0]
(6)TOP.tb_test.top.pc_mux_out[31:0]
(7)TOP.tb_test.top.pc_mux_out[31:0]
(8)TOP.tb_test.top.pc_mux_out[31:0]
(9)TOP.tb_test.top.pc_mux_out[31:0]
(10)TOP.tb_test.top.pc_mux_out[31:0]
(11)TOP.tb_test.top.pc_mux_out[31:0]
(12)TOP.tb_test.top.pc_mux_out[31:0]
(13)TOP.tb_test.top.pc_mux_out[31:0]
(14)TOP.tb_test.top.pc_mux_out[31:0]
(15)TOP.tb_test.top.pc_mux_out[31:0]
(16)TOP.tb_test.top.pc_mux_out[31:0]
(17)TOP.tb_test.top.pc_mux_out[31:0]
(18)TOP.tb_test.top.pc_mux_out[31:0]
(19)TOP.tb_test.top.pc_mux_out[31:0]
(20)TOP.tb_test.top.pc_mux_out[31:0]
(21)TOP.tb_test.top.pc_mux_out[31:0]
(22)TOP.tb_test.top.pc_mux_out[31:0]
(23)TOP.tb_test.top.pc_mux_out[31:0]
(24)TOP.tb_test.top.pc_mux_out[31:0]
(25)TOP.tb_test.top.pc_mux_out[31:0]
(26)TOP.tb_test.top.pc_mux_out[31:0]
(27)TOP.tb_test.top.pc_mux_out[31:0]
(28)TOP.tb_test.top.pc_mux_out[31:0]
(29)TOP.tb_test.top.pc_mux_out[31:0]
(30)TOP.tb_test.top.pc_mux_out[31:0]
(31)TOP.tb_test.top.pc_mux_out[31:0]
@1401200
-group_end
@22
TOP.tb_test.top.rf_rs1[31:0]
TOP.tb_test.top.rf_rs2[31:0]
TOP.tb_test.top.wb_data_reg_out[31:0]
@28
TOP.tb_test.top.wb_enable_reg_out
@22
TOP.tb_test.top.wb_mux_out[31:0]
TOP.tb_test.top.wb_rd_reg_out[4:0]
@100000028
TOP.tb_test.top.pc_mux.sel[31:0]
@22
TOP.tb_test.top.pc_mux.pc_next[31:0]
TOP.tb_test.top.pc_mux.pc_branch[31:0]
TOP.tb_test.top.pc_mux.out[31:0]
[pattern_trace] 1
[pattern_trace] 0
