#! /usr/local/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0-132-gb2f2414f4)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x556253729300 .scope module, "MSDAP_tb" "MSDAP_tb" 2 4;
 .timescale -9 -12;
P_0x556253756b00 .param/l "Dclk_Time" 0 2 46, +C4<00000000000000000000010100010110>;
P_0x556253756b40 .param/l "Sclk_Time" 0 2 47, +C4<00000000000000000000000000011110>;
L_0x556253794530 .functor BUFZ 1, L_0x55625371a9b0, C4<0>, C4<0>, C4<0>;
L_0x5562537945a0 .functor BUFZ 1, v0x5562537777d0_0, C4<0>, C4<0>, C4<0>;
v0x5562537804a0_0 .var "Dclk", 0 0;
v0x556253780540_0 .var "Frame", 0 0;
v0x5562537805e0_0 .net "InReady", 0 0, L_0x5562537945a0;  1 drivers
v0x556253780680_0 .var "InputL", 15 0;
v0x556253780770_0 .var "InputR", 15 0;
v0x5562537808b0_0 .net "OutReady", 0 0, L_0x556253794530;  1 drivers
v0x556253780950_0 .var "Reset_n", 0 0;
v0x556253780a40_0 .var "Sclk", 0 0;
v0x556253780b30_0 .var "Start", 0 0;
v0x556253780bd0 .array "data", 15055 0, 15 0;
v0x556253780c70_0 .var/i "dataindex", 31 0;
v0x556253780d50_0 .var/i "input_bitpos", 31 0;
v0x556253780e30_0 .var/i "outputL_bitpos", 31 0;
v0x556253780f10_0 .var/i "outputR_bitpos", 31 0;
v0x556253780ff0_0 .var/i "output_file", 31 0;
v0x5562537810d0_0 .var/i "outputrowcount", 31 0;
v0x5562537811b0_0 .net "regInReady", 0 0, v0x5562537777d0_0;  1 drivers
v0x5562537813b0_0 .net "regOutReady", 0 0, L_0x55625371a9b0;  1 drivers
v0x556253781450_0 .net "regSerialOutputL", 0 0, v0x556253745a00_0;  1 drivers
v0x556253781540_0 .net "regSerialOutputR", 0 0, v0x55625376b930_0;  1 drivers
v0x556253781630_0 .var "reg_OutL", 39 0;
v0x5562537816f0_0 .var "reg_OutR", 39 0;
v0x5562537817d0_0 .var "reg_resetflag", 0 0;
E_0x5562536cdd10 .event negedge, v0x556253777c40_0;
E_0x5562536cdac0 .event posedge, v0x556253777450_0;
S_0x556253728fe0 .scope module, "UUT" "MSDAP" 2 18, 3 3 0, S_0x556253729300;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Dclk";
    .port_info 1 /INPUT 1 "Sclk";
    .port_info 2 /INPUT 1 "Reset_n";
    .port_info 3 /INPUT 1 "Frame";
    .port_info 4 /INPUT 1 "Start";
    .port_info 5 /INPUT 16 "InputL";
    .port_info 6 /INPUT 16 "InputR";
    .port_info 7 /OUTPUT 1 "InReady";
    .port_info 8 /OUTPUT 1 "OutReady";
    .port_info 9 /OUTPUT 1 "OutputL";
    .port_info 10 /OUTPUT 1 "OutputR";
L_0x55625371a9b0 .functor AND 1, v0x5562537405a0_0, v0x55625376b890_0, C4<1>, C4<1>;
v0x55625377c720_0 .net "Clear", 0 0, v0x5562537770a0_0;  1 drivers
v0x55625377c7e0_0 .net "Dclk", 0 0, v0x5562537804a0_0;  1 drivers
v0x55625377c8a0_0 .net "Dclk_in", 0 0, L_0x556253793960;  1 drivers
v0x55625377c9c0_0 .net "Frame", 0 0, v0x556253780540_0;  1 drivers
v0x55625377ca60_0 .net "Frame_in", 0 0, L_0x5562537938f0;  1 drivers
v0x55625377cbe0_0 .net "InReady", 0 0, v0x5562537777d0_0;  alias, 1 drivers
v0x55625377cc80_0 .net "InputL", 15 0, v0x556253780680_0;  1 drivers
v0x55625377cd20_0 .net "InputR", 15 0, v0x556253780770_0;  1 drivers
v0x55625377cdf0_0 .net "OutReady", 0 0, L_0x55625371a9b0;  alias, 1 drivers
v0x55625377cf20_0 .net "OutReadyL", 0 0, v0x5562537405a0_0;  1 drivers
v0x55625377cff0_0 .net "OutReadyR", 0 0, v0x55625376b890_0;  1 drivers
v0x55625377d0c0_0 .net "OutputL", 0 0, v0x556253745a00_0;  alias, 1 drivers
v0x55625377d190_0 .net "OutputR", 0 0, v0x55625376b930_0;  alias, 1 drivers
v0x55625377d260_0 .net "Reset_n", 0 0, v0x556253780950_0;  1 drivers
v0x55625377d330_0 .net "Sclk", 0 0, v0x556253780a40_0;  1 drivers
v0x55625377d400_0 .net "Sclk_in", 0 0, L_0x5562537939d0;  1 drivers
v0x55625377d4a0_0 .net "Shift_done_L", 39 0, v0x55625377bc90_0;  1 drivers
v0x55625377d650_0 .net "Shift_done_R", 39 0, v0x55625377c5a0_0;  1 drivers
v0x55625377d6f0_0 .net "Start", 0 0, v0x556253780b30_0;  1 drivers
v0x55625377d7c0_0 .net "addL_input", 39 0, L_0x556253793eb0;  1 drivers
v0x55625377d860_0 .net "addR_input", 39 0, L_0x556253794350;  1 drivers
v0x55625377d900_0 .net "adderL_en", 0 0, v0x55625376f190_0;  1 drivers
v0x55625377d9a0_0 .net "adderR_en", 0 0, v0x55625376f230_0;  1 drivers
v0x55625377da40_0 .net "addsubL", 0 0, v0x55625376f2f0_0;  1 drivers
v0x55625377db30_0 .net "addsubR", 0 0, v0x55625376f390_0;  1 drivers
v0x55625377dc20_0 .net "clearL", 0 0, v0x55625376f430_0;  1 drivers
v0x55625377dd10_0 .net "clearR", 0 0, v0x55625376f4d0_0;  1 drivers
v0x55625377de00_0 .net "coeffL_addr", 8 0, v0x55625376f570_0;  1 drivers
v0x55625377def0_0 .net "coeffL_enable", 0 0, v0x55625376f650_0;  1 drivers
v0x55625377dfe0_0 .net "coeffR_addr", 8 0, v0x55625376f710_0;  1 drivers
v0x55625377e0d0_0 .net "coeffR_enable", 0 0, v0x55625376f7f0_0;  1 drivers
v0x55625377e1c0_0 .net "coeff_enable", 0 0, v0x556253777270_0;  1 drivers
v0x55625377e260_0 .net "coeffdataL", 15 0, L_0x556253792210;  1 drivers
v0x55625377e350_0 .net "coeffdataR", 15 0, L_0x556253792530;  1 drivers
v0x55625377e440_0 .net "coeffwrite", 8 0, v0x556253777160_0;  1 drivers
v0x55625377e4e0_0 .net "dataL", 15 0, v0x556253779340_0;  1 drivers
v0x55625377e580_0 .net "dataR", 15 0, v0x556253779450_0;  1 drivers
v0x55625377e6b0_0 .net "data_enable", 0 0, v0x556253777360_0;  1 drivers
v0x55625377e750_0 .net "datawrite", 7 0, v0x556253777920_0;  1 drivers
v0x55625377e7f0_0 .net "en_PISO_L", 0 0, v0x55625376fb30_0;  1 drivers
v0x55625377e890_0 .net "en_PISO_R", 0 0, v0x55625376fc00_0;  1 drivers
v0x55625377e930_0 .net "flag_zeroL", 0 0, v0x556253774b50_0;  1 drivers
v0x55625377ea20_0 .net "flag_zeroR", 0 0, v0x556253775d30_0;  1 drivers
v0x55625377eb10_0 .net "indataL", 15 0, L_0x556253792850;  1 drivers
v0x55625377ec20_0 .net "indataR", 15 0, L_0x556253792b20;  1 drivers
v0x55625377ed30_0 .net "inputL_addr", 7 0, v0x556253770060_0;  1 drivers
v0x55625377ee40_0 .net "inputL_enable", 0 0, v0x556253770140_0;  1 drivers
v0x55625377ef30_0 .net "inputR_addr", 7 0, v0x556253770200_0;  1 drivers
v0x55625377f040_0 .net "inputR_enable", 0 0, v0x5562537702e0_0;  1 drivers
v0x55625377f130_0 .net "input_ready", 0 0, v0x5562537795a0_0;  1 drivers
v0x55625377f260_0 .net "loadL", 0 0, v0x556253770560_0;  1 drivers
v0x55625377f300_0 .net "loadR", 0 0, v0x556253770620_0;  1 drivers
v0x55625377f3f0_0 .net "rjL_addr", 3 0, v0x556253770d60_0;  1 drivers
v0x55625377f500_0 .net "rjL_enable", 0 0, v0x556253770e40_0;  1 drivers
v0x55625377f5f0_0 .net "rjR_addr", 3 0, v0x556253770f00_0;  1 drivers
v0x55625377f700_0 .net "rjR_enable", 0 0, v0x556253770fe0_0;  1 drivers
v0x55625377f7f0_0 .net "rj_enable", 0 0, v0x556253777b80_0;  1 drivers
v0x55625377f890_0 .net "rjdataL", 15 0, L_0x556253791b80;  1 drivers
v0x55625377f9a0_0 .net "rjdataR", 15 0, L_0x556253791ea0;  1 drivers
v0x55625377fab0_0 .net "rjwrite", 3 0, v0x556253777aa0_0;  1 drivers
v0x55625377fb70_0 .net "shiftL_en", 0 0, v0x556253771260_0;  1 drivers
v0x55625377fc60_0 .net "shiftR_en", 0 0, v0x556253771320_0;  1 drivers
v0x55625377fd50_0 .net "sleep_flag", 0 0, v0x556253778470_0;  1 drivers
v0x55625377fe40_0 .net "sum_L", 39 0, L_0x556253793040;  1 drivers
v0x55625377ff50_0 .net "sum_R", 39 0, L_0x556253793660;  1 drivers
v0x556253780400_0 .net "work_enable", 0 0, v0x5562537782e0_0;  1 drivers
S_0x556253718330 .scope module, "PISOL" "PISO" 3 21, 4 2 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sclk";
    .port_info 1 /INPUT 1 "Clear";
    .port_info 2 /INPUT 1 "Frame";
    .port_info 3 /INPUT 1 "enable_PISO";
    .port_info 4 /INPUT 40 "InputParallel";
    .port_info 5 /OUTPUT 1 "OutputSerial";
    .port_info 6 /OUTPUT 1 "OutReady";
v0x55625371e300_0 .net "Clear", 0 0, v0x5562537770a0_0;  alias, 1 drivers
v0x55625371c710_0 .net "Frame", 0 0, L_0x5562537938f0;  alias, 1 drivers
v0x55625371aad0_0 .net "InputParallel", 39 0, v0x55625377bc90_0;  alias, 1 drivers
v0x5562537405a0_0 .var "OutReady", 0 0;
v0x556253745a00_0 .var "OutputSerial", 0 0;
v0x556253749a90_0 .net "Sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x5562537130b0_0 .var "count_bit", 5 0;
v0x55625376b070_0 .net "enable_PISO", 0 0, v0x55625376fb30_0;  alias, 1 drivers
v0x55625376b130_0 .var "frame_flag", 0 0;
v0x55625376b280_0 .var "ready_out", 0 0;
v0x55625376b340_0 .var "register_dataout", 39 0;
E_0x5562537578a0 .event posedge, v0x556253749a90_0;
S_0x55625376b500 .scope module, "PISOR" "PISO" 3 23, 4 2 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sclk";
    .port_info 1 /INPUT 1 "Clear";
    .port_info 2 /INPUT 1 "Frame";
    .port_info 3 /INPUT 1 "enable_PISO";
    .port_info 4 /INPUT 40 "InputParallel";
    .port_info 5 /OUTPUT 1 "OutputSerial";
    .port_info 6 /OUTPUT 1 "OutReady";
v0x55625376b6b0_0 .net "Clear", 0 0, v0x5562537770a0_0;  alias, 1 drivers
v0x55625376b750_0 .net "Frame", 0 0, L_0x5562537938f0;  alias, 1 drivers
v0x55625376b7f0_0 .net "InputParallel", 39 0, v0x55625377c5a0_0;  alias, 1 drivers
v0x55625376b890_0 .var "OutReady", 0 0;
v0x55625376b930_0 .var "OutputSerial", 0 0;
v0x55625376b9f0_0 .net "Sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x55625376ba90_0 .var "count_bit", 5 0;
v0x55625376bb50_0 .net "enable_PISO", 0 0, v0x55625376fc00_0;  alias, 1 drivers
v0x55625376bc10_0 .var "frame_flag", 0 0;
v0x55625376bd60_0 .var "ready_out", 0 0;
v0x55625376be20_0 .var "register_dataout", 39 0;
S_0x55625376bfe0 .scope module, "addL" "adder" 3 52, 5 1 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 40 "input1";
    .port_info 1 /INPUT 40 "input2";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /OUTPUT 40 "out";
L_0x7fceace84378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x556253740480 .functor XNOR 1, v0x55625376f2f0_0, L_0x7fceace84378, C4<0>, C4<0>;
L_0x7fceace843c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5562537458a0 .functor XNOR 1, v0x55625376f2f0_0, L_0x7fceace843c0, C4<0>, C4<0>;
v0x55625376c1d0_0 .net/2u *"_ivl_0", 0 0, L_0x7fceace84378;  1 drivers
v0x55625376c2b0_0 .net *"_ivl_10", 39 0, L_0x556253792e70;  1 drivers
v0x55625376c390_0 .net *"_ivl_12", 39 0, L_0x556253792fa0;  1 drivers
v0x55625376c480_0 .net *"_ivl_2", 0 0, L_0x556253740480;  1 drivers
v0x55625376c540_0 .net *"_ivl_4", 39 0, L_0x556253792cb0;  1 drivers
v0x55625376c670_0 .net/2u *"_ivl_6", 0 0, L_0x7fceace843c0;  1 drivers
v0x55625376c750_0 .net *"_ivl_8", 0 0, L_0x5562537458a0;  1 drivers
v0x55625376c810_0 .net "input1", 39 0, L_0x556253793eb0;  alias, 1 drivers
v0x55625376c8f0_0 .net "input2", 39 0, v0x55625377bc90_0;  alias, 1 drivers
v0x55625376ca40_0 .net "op", 0 0, v0x55625376f2f0_0;  alias, 1 drivers
v0x55625376cae0_0 .net "out", 39 0, L_0x556253793040;  alias, 1 drivers
L_0x556253792cb0 .arith/sum 40, v0x55625377bc90_0, L_0x556253793eb0;
L_0x556253792e70 .arith/sub 40, v0x55625377bc90_0, L_0x556253793eb0;
L_0x556253792fa0 .functor MUXZ 40, L_0x556253793040, L_0x556253792e70, L_0x5562537458a0, C4<>;
L_0x556253793040 .functor MUXZ 40, L_0x556253792fa0, L_0x556253792cb0, L_0x556253740480, C4<>;
S_0x55625376cc70 .scope module, "addR" "adder" 3 54, 5 1 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 40 "input1";
    .port_info 1 /INPUT 40 "input2";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /OUTPUT 40 "out";
L_0x7fceace84408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x556253749970 .functor XNOR 1, v0x55625376f390_0, L_0x7fceace84408, C4<0>, C4<0>;
L_0x7fceace84450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x556253712f50 .functor XNOR 1, v0x55625376f390_0, L_0x7fceace84450, C4<0>, C4<0>;
v0x55625376ce00_0 .net/2u *"_ivl_0", 0 0, L_0x7fceace84408;  1 drivers
v0x55625376cf00_0 .net *"_ivl_10", 39 0, L_0x556253793420;  1 drivers
v0x55625376cfe0_0 .net *"_ivl_12", 39 0, L_0x5562537935c0;  1 drivers
v0x55625376d0d0_0 .net *"_ivl_2", 0 0, L_0x556253749970;  1 drivers
v0x55625376d190_0 .net *"_ivl_4", 39 0, L_0x556253793260;  1 drivers
v0x55625376d2c0_0 .net/2u *"_ivl_6", 0 0, L_0x7fceace84450;  1 drivers
v0x55625376d3a0_0 .net *"_ivl_8", 0 0, L_0x556253712f50;  1 drivers
v0x55625376d460_0 .net "input1", 39 0, L_0x556253794350;  alias, 1 drivers
v0x55625376d540_0 .net "input2", 39 0, v0x55625377c5a0_0;  alias, 1 drivers
v0x55625376d690_0 .net "op", 0 0, v0x55625376f390_0;  alias, 1 drivers
v0x55625376d730_0 .net "out", 39 0, L_0x556253793660;  alias, 1 drivers
L_0x556253793260 .arith/sum 40, v0x55625377c5a0_0, L_0x556253794350;
L_0x556253793420 .arith/sub 40, v0x55625377c5a0_0, L_0x556253794350;
L_0x5562537935c0 .functor MUXZ 40, L_0x556253793660, L_0x556253793420, L_0x556253712f50, C4<>;
L_0x556253793660 .functor MUXZ 40, L_0x5562537935c0, L_0x556253793260, L_0x556253749970, C4<>;
S_0x55625376d8c0 .scope module, "alu_ctrl" "alu_controller" 3 69, 6 1 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sclk";
    .port_info 1 /INPUT 1 "Clear";
    .port_info 2 /INPUT 1 "en_FIR";
    .port_info 3 /INPUT 1 "sleep_flag";
    .port_info 4 /INPUT 16 "rjdataL";
    .port_info 5 /INPUT 16 "coeffdataL";
    .port_info 6 /INPUT 16 "indataL";
    .port_info 7 /INPUT 16 "rjdataR";
    .port_info 8 /INPUT 16 "coeffdataR";
    .port_info 9 /INPUT 16 "indataR";
    .port_info 10 /OUTPUT 40 "addL_input";
    .port_info 11 /OUTPUT 40 "addR_input";
    .port_info 12 /OUTPUT 1 "rjL_enable";
    .port_info 13 /OUTPUT 1 "coeffL_enable";
    .port_info 14 /OUTPUT 1 "inputL_enable";
    .port_info 15 /OUTPUT 1 "rjR_enable";
    .port_info 16 /OUTPUT 1 "coeffR_enable";
    .port_info 17 /OUTPUT 1 "inputR_enable";
    .port_info 18 /OUTPUT 1 "addsubL";
    .port_info 19 /OUTPUT 1 "adderL_en";
    .port_info 20 /OUTPUT 1 "shiftL_en";
    .port_info 21 /OUTPUT 1 "loadL";
    .port_info 22 /OUTPUT 1 "clearL";
    .port_info 23 /OUTPUT 1 "enable_PISO_L";
    .port_info 24 /OUTPUT 1 "addsubR";
    .port_info 25 /OUTPUT 1 "adderR_en";
    .port_info 26 /OUTPUT 1 "shiftR_en";
    .port_info 27 /OUTPUT 1 "loadR";
    .port_info 28 /OUTPUT 1 "clearR";
    .port_info 29 /OUTPUT 1 "enable_PISO_R";
    .port_info 30 /OUTPUT 4 "rjL_addr";
    .port_info 31 /OUTPUT 9 "coeffL_addr";
    .port_info 32 /OUTPUT 8 "inputL_addr";
    .port_info 33 /OUTPUT 4 "rjR_addr";
    .port_info 34 /OUTPUT 9 "coeffR_addr";
    .port_info 35 /OUTPUT 8 "inputR_addr";
P_0x55625376daa0 .param/l "calculateY" 0 6 20, C4<01>;
P_0x55625376dae0 .param/l "initialization" 0 6 20, C4<00>;
P_0x55625376db20 .param/l "sleeping" 0 6 20, C4<10>;
v0x55625376e130_0 .net "Clear", 0 0, v0x5562537770a0_0;  alias, 1 drivers
v0x55625376e240_0 .net "Sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x55625376e350_0 .net *"_ivl_1", 0 0, L_0x556253793a40;  1 drivers
L_0x7fceace84570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55625376e3f0_0 .net/2u *"_ivl_10", 15 0, L_0x7fceace84570;  1 drivers
v0x55625376e4d0_0 .net *"_ivl_12", 39 0, L_0x556253793d70;  1 drivers
v0x55625376e600_0 .net *"_ivl_17", 0 0, L_0x556253794040;  1 drivers
L_0x7fceace845b8 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55625376e6e0_0 .net/2u *"_ivl_18", 7 0, L_0x7fceace845b8;  1 drivers
L_0x7fceace84498 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55625376e7c0_0 .net/2u *"_ivl_2", 7 0, L_0x7fceace84498;  1 drivers
L_0x7fceace84600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55625376e8a0_0 .net/2u *"_ivl_20", 15 0, L_0x7fceace84600;  1 drivers
v0x55625376ea10_0 .net *"_ivl_22", 39 0, L_0x5562537940e0;  1 drivers
L_0x7fceace84648 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55625376eaf0_0 .net/2u *"_ivl_24", 7 0, L_0x7fceace84648;  1 drivers
L_0x7fceace84690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55625376ebd0_0 .net/2u *"_ivl_26", 15 0, L_0x7fceace84690;  1 drivers
v0x55625376ecb0_0 .net *"_ivl_28", 39 0, L_0x556253794210;  1 drivers
L_0x7fceace844e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55625376ed90_0 .net/2u *"_ivl_4", 15 0, L_0x7fceace844e0;  1 drivers
v0x55625376ee70_0 .net *"_ivl_6", 39 0, L_0x556253793c80;  1 drivers
L_0x7fceace84528 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55625376ef50_0 .net/2u *"_ivl_8", 7 0, L_0x7fceace84528;  1 drivers
v0x55625376f030_0 .net "addL_input", 39 0, L_0x556253793eb0;  alias, 1 drivers
v0x55625376f0f0_0 .net "addR_input", 39 0, L_0x556253794350;  alias, 1 drivers
v0x55625376f190_0 .var "adderL_en", 0 0;
v0x55625376f230_0 .var "adderR_en", 0 0;
v0x55625376f2f0_0 .var "addsubL", 0 0;
v0x55625376f390_0 .var "addsubR", 0 0;
v0x55625376f430_0 .var "clearL", 0 0;
v0x55625376f4d0_0 .var "clearR", 0 0;
v0x55625376f570_0 .var "coeffL_addr", 8 0;
v0x55625376f650_0 .var "coeffL_enable", 0 0;
v0x55625376f710_0 .var "coeffR_addr", 8 0;
v0x55625376f7f0_0 .var "coeffR_enable", 0 0;
v0x55625376f8b0_0 .net "coeffdataL", 15 0, L_0x556253792210;  alias, 1 drivers
v0x55625376f990_0 .net "coeffdataR", 15 0, L_0x556253792530;  alias, 1 drivers
v0x55625376fa70_0 .net "en_FIR", 0 0, v0x5562537782e0_0;  alias, 1 drivers
v0x55625376fb30_0 .var "enable_PISO_L", 0 0;
v0x55625376fc00_0 .var "enable_PISO_R", 0 0;
v0x55625376fee0_0 .net "indataL", 15 0, L_0x556253792850;  alias, 1 drivers
v0x55625376ff80_0 .net "indataR", 15 0, L_0x556253792b20;  alias, 1 drivers
v0x556253770060_0 .var "inputL_addr", 7 0;
v0x556253770140_0 .var "inputL_enable", 0 0;
v0x556253770200_0 .var "inputR_addr", 7 0;
v0x5562537702e0_0 .var "inputR_enable", 0 0;
v0x5562537703a0_0 .var "kL", 7 0;
v0x556253770480_0 .var "kR", 7 0;
v0x556253770560_0 .var "loadL", 0 0;
v0x556253770620_0 .var "loadR", 0 0;
v0x5562537706e0_0 .var "memL_overflow", 0 0;
v0x5562537707a0_0 .var "memR_overflow", 0 0;
v0x556253770860_0 .var "next_stateL", 1 0;
v0x556253770940_0 .var "next_stateR", 1 0;
v0x556253770a20_0 .var "outL", 0 0;
v0x556253770ae0_0 .var "outR", 0 0;
v0x556253770ba0_0 .var "present_stateL", 1 0;
v0x556253770c80_0 .var "present_stateR", 1 0;
v0x556253770d60_0 .var "rjL_addr", 3 0;
v0x556253770e40_0 .var "rjL_enable", 0 0;
v0x556253770f00_0 .var "rjR_addr", 3 0;
v0x556253770fe0_0 .var "rjR_enable", 0 0;
v0x5562537710a0_0 .net "rjdataL", 15 0, L_0x556253791b80;  alias, 1 drivers
v0x556253771180_0 .net "rjdataR", 15 0, L_0x556253791ea0;  alias, 1 drivers
v0x556253771260_0 .var "shiftL_en", 0 0;
v0x556253771320_0 .var "shiftR_en", 0 0;
v0x5562537713e0_0 .net "sleep_flag", 0 0, v0x556253778470_0;  alias, 1 drivers
v0x5562537714a0_0 .var "start_workL", 0 0;
v0x556253771560_0 .var "start_workR", 0 0;
v0x556253771620_0 .var "work_statusL", 0 0;
v0x5562537716e0_0 .var "work_statusR", 0 0;
v0x5562537717a0_0 .var "x_indexL", 7 0;
v0x556253771c90_0 .var "x_indexR", 7 0;
v0x556253771d70_0 .var "xcntL", 7 0;
v0x556253771e50_0 .var "xcntR", 7 0;
E_0x556253650a80 .event negedge, v0x556253749a90_0;
E_0x55625376e070 .event edge, v0x556253770940_0, v0x55625371e300_0;
E_0x55625376e0d0 .event edge, v0x556253770860_0, v0x55625371e300_0;
L_0x556253793a40 .part L_0x556253792850, 15, 1;
L_0x556253793c80 .concat [ 16 16 8 0], L_0x7fceace844e0, L_0x556253792850, L_0x7fceace84498;
L_0x556253793d70 .concat [ 16 16 8 0], L_0x7fceace84570, L_0x556253792850, L_0x7fceace84528;
L_0x556253793eb0 .functor MUXZ 40, L_0x556253793d70, L_0x556253793c80, L_0x556253793a40, C4<>;
L_0x556253794040 .part L_0x556253792b20, 15, 1;
L_0x5562537940e0 .concat [ 16 16 8 0], L_0x7fceace84600, L_0x556253792b20, L_0x7fceace845b8;
L_0x556253794210 .concat [ 16 16 8 0], L_0x7fceace84690, L_0x556253792b20, L_0x7fceace84648;
L_0x556253794350 .functor MUXZ 40, L_0x556253794210, L_0x5562537940e0, L_0x556253794040, C4<>;
S_0x5562537723b0 .scope module, "coeffL" "CO_MEM" 3 36, 7 18 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "read_enable";
    .port_info 2 /INPUT 1 "Sclk";
    .port_info 3 /INPUT 1 "Frame";
    .port_info 4 /INPUT 9 "Write_Address";
    .port_info 5 /INPUT 9 "Read_Address";
    .port_info 6 /INPUT 16 "data_in";
    .port_info 7 /OUTPUT 16 "Coeff";
v0x556253772660_0 .net "Coeff", 15 0, L_0x556253792210;  alias, 1 drivers
v0x556253772770_0 .net "Frame", 0 0, v0x556253780540_0;  alias, 1 drivers
v0x556253772810_0 .net "Read_Address", 8 0, v0x55625376f570_0;  alias, 1 drivers
v0x556253772910_0 .net "Sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x5562537729b0_0 .net "Write_Address", 8 0, v0x556253777160_0;  alias, 1 drivers
v0x556253772ac0_0 .net *"_ivl_0", 15 0, L_0x556253791fe0;  1 drivers
v0x556253772ba0_0 .net *"_ivl_2", 10 0, L_0x556253792080;  1 drivers
L_0x7fceace84138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556253772c80_0 .net *"_ivl_5", 1 0, L_0x7fceace84138;  1 drivers
L_0x7fceace84180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556253772d60_0 .net/2u *"_ivl_6", 15 0, L_0x7fceace84180;  1 drivers
v0x556253772e40 .array "coeffmemory", 511 0, 15 0;
v0x556253772f00_0 .net "data_in", 15 0, v0x556253779340_0;  alias, 1 drivers
v0x556253772fe0_0 .net "read_enable", 0 0, v0x55625376f650_0;  alias, 1 drivers
v0x556253773080_0 .net "write_enable", 0 0, v0x556253777270_0;  alias, 1 drivers
L_0x556253791fe0 .array/port v0x556253772e40, L_0x556253792080;
L_0x556253792080 .concat [ 9 2 0 0], v0x55625376f570_0, L_0x7fceace84138;
L_0x556253792210 .functor MUXZ 16, L_0x7fceace84180, L_0x556253791fe0, v0x55625376f650_0, C4<>;
S_0x556253773220 .scope module, "coeffR" "CO_MEM" 3 40, 7 18 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "read_enable";
    .port_info 2 /INPUT 1 "Sclk";
    .port_info 3 /INPUT 1 "Frame";
    .port_info 4 /INPUT 9 "Write_Address";
    .port_info 5 /INPUT 9 "Read_Address";
    .port_info 6 /INPUT 16 "data_in";
    .port_info 7 /OUTPUT 16 "Coeff";
v0x5562537734d0_0 .net "Coeff", 15 0, L_0x556253792530;  alias, 1 drivers
v0x5562537735e0_0 .net "Frame", 0 0, v0x556253780540_0;  alias, 1 drivers
v0x5562537736b0_0 .net "Read_Address", 8 0, v0x55625376f710_0;  alias, 1 drivers
v0x5562537737b0_0 .net "Sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x5562537738e0_0 .net "Write_Address", 8 0, v0x556253777160_0;  alias, 1 drivers
v0x556253773980_0 .net *"_ivl_0", 15 0, L_0x556253792350;  1 drivers
v0x556253773a20_0 .net *"_ivl_2", 10 0, L_0x5562537923f0;  1 drivers
L_0x7fceace841c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556253773ae0_0 .net *"_ivl_5", 1 0, L_0x7fceace841c8;  1 drivers
L_0x7fceace84210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556253773bc0_0 .net/2u *"_ivl_6", 15 0, L_0x7fceace84210;  1 drivers
v0x556253773d30 .array "coeffmemory", 511 0, 15 0;
v0x556253773df0_0 .net "data_in", 15 0, v0x556253779450_0;  alias, 1 drivers
v0x556253773ed0_0 .net "read_enable", 0 0, v0x55625376f7f0_0;  alias, 1 drivers
v0x556253773fa0_0 .net "write_enable", 0 0, v0x556253777270_0;  alias, 1 drivers
L_0x556253792350 .array/port v0x556253773d30, L_0x5562537923f0;
L_0x5562537923f0 .concat [ 9 2 0 0], v0x55625376f710_0, L_0x7fceace841c8;
L_0x556253792530 .functor MUXZ 16, L_0x7fceace84210, L_0x556253792350, v0x55625376f7f0_0, C4<>;
S_0x556253774130 .scope module, "inL" "DATA_MEM" 3 44, 8 2 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "read_enable";
    .port_info 2 /INPUT 1 "Sclk";
    .port_info 3 /INPUT 1 "Frame";
    .port_info 4 /INPUT 1 "input_ready";
    .port_info 5 /INPUT 8 "Write_Address";
    .port_info 6 /INPUT 8 "Read_Address";
    .port_info 7 /INPUT 16 "data_in";
    .port_info 8 /OUTPUT 16 "data_stored";
    .port_info 9 /OUTPUT 1 "allzeros";
v0x556253774440_0 .net "Frame", 0 0, v0x556253780540_0;  alias, 1 drivers
v0x556253774550_0 .net "Read_Address", 7 0, v0x556253770060_0;  alias, 1 drivers
v0x556253774610_0 .net "Sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x5562537746e0_0 .net "Write_Address", 7 0, v0x556253777920_0;  alias, 1 drivers
v0x556253774780_0 .net *"_ivl_0", 15 0, L_0x556253792670;  1 drivers
v0x5562537748b0_0 .net *"_ivl_2", 9 0, L_0x556253792710;  1 drivers
L_0x7fceace84258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556253774990_0 .net *"_ivl_5", 1 0, L_0x7fceace84258;  1 drivers
L_0x7fceace842a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556253774a70_0 .net/2u *"_ivl_6", 15 0, L_0x7fceace842a0;  1 drivers
v0x556253774b50_0 .var "allzeros", 0 0;
v0x556253774ca0_0 .var "count_zero", 11 0;
v0x556253774d80_0 .net "data_in", 15 0, v0x556253779340_0;  alias, 1 drivers
v0x556253774e40_0 .net "data_stored", 15 0, L_0x556253792850;  alias, 1 drivers
v0x556253774f10 .array "datamemory", 255 0, 15 0;
v0x556253774fb0_0 .net "input_ready", 0 0, v0x5562537795a0_0;  alias, 1 drivers
v0x556253775070_0 .net "read_enable", 0 0, v0x556253770140_0;  alias, 1 drivers
v0x556253775140_0 .net "write_enable", 0 0, v0x556253777360_0;  alias, 1 drivers
E_0x5562537743c0 .event posedge, v0x556253774fb0_0;
L_0x556253792670 .array/port v0x556253774f10, L_0x556253792710;
L_0x556253792710 .concat [ 8 2 0 0], v0x556253770060_0, L_0x7fceace84258;
L_0x556253792850 .functor MUXZ 16, L_0x7fceace842a0, L_0x556253792670, v0x556253770140_0, C4<>;
S_0x556253775380 .scope module, "inR" "DATA_MEM" 3 48, 8 2 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "read_enable";
    .port_info 2 /INPUT 1 "Sclk";
    .port_info 3 /INPUT 1 "Frame";
    .port_info 4 /INPUT 1 "input_ready";
    .port_info 5 /INPUT 8 "Write_Address";
    .port_info 6 /INPUT 8 "Read_Address";
    .port_info 7 /INPUT 16 "data_in";
    .port_info 8 /OUTPUT 16 "data_stored";
    .port_info 9 /OUTPUT 1 "allzeros";
v0x5562537756a0_0 .net "Frame", 0 0, v0x556253780540_0;  alias, 1 drivers
v0x556253775760_0 .net "Read_Address", 7 0, v0x556253770200_0;  alias, 1 drivers
v0x556253775850_0 .net "Sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x556253775920_0 .net "Write_Address", 7 0, v0x556253777920_0;  alias, 1 drivers
v0x5562537759f0_0 .net *"_ivl_0", 15 0, L_0x556253792940;  1 drivers
v0x556253775a90_0 .net *"_ivl_2", 9 0, L_0x5562537929e0;  1 drivers
L_0x7fceace842e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x556253775b70_0 .net *"_ivl_5", 1 0, L_0x7fceace842e8;  1 drivers
L_0x7fceace84330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x556253775c50_0 .net/2u *"_ivl_6", 15 0, L_0x7fceace84330;  1 drivers
v0x556253775d30_0 .var "allzeros", 0 0;
v0x556253775e80_0 .var "count_zero", 11 0;
v0x556253775f60_0 .net "data_in", 15 0, v0x556253779450_0;  alias, 1 drivers
v0x556253776020_0 .net "data_stored", 15 0, L_0x556253792b20;  alias, 1 drivers
v0x5562537760f0 .array "datamemory", 255 0, 15 0;
v0x556253776190_0 .net "input_ready", 0 0, v0x5562537795a0_0;  alias, 1 drivers
v0x556253776260_0 .net "read_enable", 0 0, v0x5562537702e0_0;  alias, 1 drivers
v0x556253776330_0 .net "write_enable", 0 0, v0x556253777360_0;  alias, 1 drivers
L_0x556253792940 .array/port v0x5562537760f0, L_0x5562537929e0;
L_0x5562537929e0 .concat [ 8 2 0 0], v0x556253770200_0, L_0x7fceace842e8;
L_0x556253792b20 .functor MUXZ 16, L_0x7fceace84330, L_0x556253792940, v0x5562537702e0_0, C4<>;
S_0x556253776540 .scope module, "main_ctrl" "main_controller" 3 61, 9 1 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Sclk";
    .port_info 1 /INPUT 1 "Dclk";
    .port_info 2 /INPUT 1 "Start";
    .port_info 3 /INPUT 1 "Reset_n";
    .port_info 4 /INPUT 1 "Frame";
    .port_info 5 /INPUT 1 "input_ready";
    .port_info 6 /INPUT 1 "allzeros_L";
    .port_info 7 /INPUT 1 "allzeros_R";
    .port_info 8 /OUTPUT 4 "Rj_Read_Address";
    .port_info 9 /OUTPUT 9 "Coefficient_Read_Address";
    .port_info 10 /OUTPUT 8 "Input_Read_Address";
    .port_info 11 /OUTPUT 1 "en_FIR";
    .port_info 12 /OUTPUT 1 "sleep_flag";
    .port_info 13 /OUTPUT 1 "InReady";
    .port_info 14 /OUTPUT 1 "Rj_Read_Enable";
    .port_info 15 /OUTPUT 1 "Coefficient_Read_Enable";
    .port_info 16 /OUTPUT 1 "Data_Read_Enable";
    .port_info 17 /OUTPUT 1 "Clear";
    .port_info 18 /OUTPUT 1 "Frame_out";
    .port_info 19 /OUTPUT 1 "Dclk_out";
    .port_info 20 /OUTPUT 1 "Sclk_out";
P_0x5562537766d0 .param/l "Clearing_mode" 0 9 10, C4<0111>;
P_0x556253776710 .param/l "Initialization" 0 9 8, C4<0000>;
P_0x556253776750 .param/l "Reading_Coeff" 0 9 9, C4<0100>;
P_0x556253776790 .param/l "Reading_Rj" 0 9 8, C4<0010>;
P_0x5562537767d0 .param/l "Sleeping_mode" 0 9 10, C4<1000>;
P_0x556253776810 .param/l "Wait_for_Coefficient" 0 9 9, C4<0011>;
P_0x556253776850 .param/l "Wait_for_Rj" 0 9 8, C4<0001>;
P_0x556253776890 .param/l "Waiting_for_Input" 0 9 9, C4<0101>;
P_0x5562537768d0 .param/l "Working_mode" 0 9 10, C4<0110>;
L_0x5562537938f0 .functor BUFZ 1, v0x556253780540_0, C4<0>, C4<0>, C4<0>;
L_0x556253793960 .functor BUFZ 1, v0x5562537804a0_0, C4<0>, C4<0>, C4<0>;
L_0x5562537939d0 .functor BUFZ 1, v0x556253780a40_0, C4<0>, C4<0>, C4<0>;
v0x5562537770a0_0 .var "Clear", 0 0;
v0x556253777160_0 .var "Coefficient_Read_Address", 8 0;
v0x556253777270_0 .var "Coefficient_Read_Enable", 0 0;
v0x556253777360_0 .var "Data_Read_Enable", 0 0;
v0x556253777450_0 .net "Dclk", 0 0, v0x5562537804a0_0;  alias, 1 drivers
v0x556253777540_0 .net "Dclk_out", 0 0, L_0x556253793960;  alias, 1 drivers
v0x556253777600_0 .net "Frame", 0 0, v0x556253780540_0;  alias, 1 drivers
v0x556253777730_0 .net "Frame_out", 0 0, L_0x5562537938f0;  alias, 1 drivers
v0x5562537777d0_0 .var "InReady", 0 0;
v0x556253777920_0 .var "Input_Read_Address", 7 0;
v0x5562537779e0_0 .net "Reset_n", 0 0, v0x556253780950_0;  alias, 1 drivers
v0x556253777aa0_0 .var "Rj_Read_Address", 3 0;
v0x556253777b80_0 .var "Rj_Read_Enable", 0 0;
v0x556253777c40_0 .net "Sclk", 0 0, v0x556253780a40_0;  alias, 1 drivers
v0x556253777d00_0 .net "Sclk_out", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x556253777da0_0 .net "Start", 0 0, v0x556253780b30_0;  alias, 1 drivers
v0x556253777e60_0 .net "allzeros_L", 0 0, v0x556253774b50_0;  alias, 1 drivers
v0x556253777f00_0 .net "allzeros_R", 0 0, v0x556253775d30_0;  alias, 1 drivers
v0x556253777fa0_0 .var "count", 15 0;
v0x556253778040_0 .var "count_coeff", 9 0;
v0x556253778120_0 .var "count_data", 7 0;
v0x556253778200_0 .var "count_rj", 4 0;
v0x5562537782e0_0 .var "en_FIR", 0 0;
v0x556253778380_0 .net "input_ready", 0 0, v0x5562537795a0_0;  alias, 1 drivers
v0x556253778470_0 .var "sleep_flag", 0 0;
v0x556253778510_0 .var "state_next", 3 0;
v0x5562537785b0_0 .var "state_present", 3 0;
v0x556253778690_0 .var "tk", 0 0;
E_0x556253776fe0/0 .event negedge, v0x556253777da0_0;
E_0x556253776fe0/1 .event posedge, v0x556253777c40_0;
E_0x556253776fe0 .event/or E_0x556253776fe0/0, E_0x556253776fe0/1;
E_0x556253777040/0 .event negedge, v0x5562537779e0_0;
E_0x556253777040/1 .event posedge, v0x556253777c40_0;
E_0x556253777040 .event/or E_0x556253777040/0, E_0x556253777040/1;
S_0x556253778aa0 .scope module, "pipo" "PIPO" 3 25, 10 2 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Frame";
    .port_info 1 /INPUT 1 "Dclk";
    .port_info 2 /INPUT 1 "Clear";
    .port_info 3 /INPUT 16 "InputL";
    .port_info 4 /INPUT 16 "InputR";
    .port_info 5 /OUTPUT 16 "dataL";
    .port_info 6 /OUTPUT 16 "dataR";
    .port_info 7 /OUTPUT 1 "input_ready";
v0x556253778e20_0 .net "Clear", 0 0, v0x5562537770a0_0;  alias, 1 drivers
v0x556253778ee0_0 .net "Dclk", 0 0, L_0x556253793960;  alias, 1 drivers
v0x556253778fa0_0 .net "Frame", 0 0, L_0x5562537938f0;  alias, 1 drivers
v0x556253779040_0 .net "InputL", 15 0, v0x556253780680_0;  alias, 1 drivers
v0x5562537790e0_0 .net "InputR", 15 0, v0x556253780770_0;  alias, 1 drivers
v0x5562537791a0_0 .var "bitpos", 3 0;
v0x556253779280_0 .var "continueFrame", 0 0;
v0x556253779340_0 .var "dataL", 15 0;
v0x556253779450_0 .var "dataR", 15 0;
v0x5562537795a0_0 .var "input_ready", 0 0;
E_0x556253778da0/0 .event negedge, v0x556253777540_0;
E_0x556253778da0/1 .event posedge, v0x55625371e300_0;
E_0x556253778da0 .event/or E_0x556253778da0/0, E_0x556253778da0/1;
S_0x556253779790 .scope module, "rjL" "R_MEM" 3 28, 11 18 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "read_enable";
    .port_info 2 /INPUT 1 "Sclk";
    .port_info 3 /INPUT 1 "Frame";
    .port_info 4 /INPUT 4 "Write_Address";
    .port_info 5 /INPUT 4 "Read_Address";
    .port_info 6 /INPUT 16 "data_in";
    .port_info 7 /OUTPUT 16 "Rj";
v0x556253779a40_0 .net "Frame", 0 0, v0x556253780540_0;  alias, 1 drivers
v0x556253779b00_0 .net "Read_Address", 3 0, v0x556253770d60_0;  alias, 1 drivers
v0x556253779bc0_0 .net "Rj", 15 0, L_0x556253791b80;  alias, 1 drivers
v0x556253779c60_0 .net "Sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x556253779e10_0 .net "Write_Address", 3 0, v0x556253777aa0_0;  alias, 1 drivers
v0x556253779f00_0 .net *"_ivl_0", 15 0, L_0x5562537819c0;  1 drivers
v0x556253779fa0_0 .net *"_ivl_2", 5 0, L_0x556253781a80;  1 drivers
L_0x7fceace84018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55625377a080_0 .net *"_ivl_5", 1 0, L_0x7fceace84018;  1 drivers
L_0x7fceace84060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55625377a160_0 .net/2u *"_ivl_6", 15 0, L_0x7fceace84060;  1 drivers
v0x55625377a240_0 .net "data_in", 15 0, v0x556253779340_0;  alias, 1 drivers
v0x55625377a300_0 .net "read_enable", 0 0, v0x556253770e40_0;  alias, 1 drivers
v0x55625377a3d0 .array "rjmemory", 15 0, 15 0;
v0x55625377a470_0 .net "write_enable", 0 0, v0x556253777b80_0;  alias, 1 drivers
L_0x5562537819c0 .array/port v0x55625377a3d0, L_0x556253781a80;
L_0x556253781a80 .concat [ 4 2 0 0], v0x556253770d60_0, L_0x7fceace84018;
L_0x556253791b80 .functor MUXZ 16, L_0x7fceace84060, L_0x5562537819c0, v0x556253770e40_0, C4<>;
S_0x55625377a620 .scope module, "rjR" "R_MEM" 3 32, 11 18 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "write_enable";
    .port_info 1 /INPUT 1 "read_enable";
    .port_info 2 /INPUT 1 "Sclk";
    .port_info 3 /INPUT 1 "Frame";
    .port_info 4 /INPUT 4 "Write_Address";
    .port_info 5 /INPUT 4 "Read_Address";
    .port_info 6 /INPUT 16 "data_in";
    .port_info 7 /OUTPUT 16 "Rj";
v0x55625377a8d0_0 .net "Frame", 0 0, v0x556253780540_0;  alias, 1 drivers
v0x55625377a990_0 .net "Read_Address", 3 0, v0x556253770f00_0;  alias, 1 drivers
v0x55625377aa80_0 .net "Rj", 15 0, L_0x556253791ea0;  alias, 1 drivers
v0x55625377ab80_0 .net "Sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x55625377ac20_0 .net "Write_Address", 3 0, v0x556253777aa0_0;  alias, 1 drivers
v0x55625377ad60_0 .net *"_ivl_0", 15 0, L_0x556253791cc0;  1 drivers
v0x55625377ae20_0 .net *"_ivl_2", 5 0, L_0x556253791d60;  1 drivers
L_0x7fceace840a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55625377af00_0 .net *"_ivl_5", 1 0, L_0x7fceace840a8;  1 drivers
L_0x7fceace840f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55625377afe0_0 .net/2u *"_ivl_6", 15 0, L_0x7fceace840f0;  1 drivers
v0x55625377b150_0 .net "data_in", 15 0, v0x556253779450_0;  alias, 1 drivers
v0x55625377b210_0 .net "read_enable", 0 0, v0x556253770fe0_0;  alias, 1 drivers
v0x55625377b2b0 .array "rjmemory", 15 0, 15 0;
v0x55625377b350_0 .net "write_enable", 0 0, v0x556253777b80_0;  alias, 1 drivers
L_0x556253791cc0 .array/port v0x55625377b2b0, L_0x556253791d60;
L_0x556253791d60 .concat [ 4 2 0 0], v0x556253770f00_0, L_0x7fceace840a8;
L_0x556253791ea0 .functor MUXZ 16, L_0x7fceace840f0, L_0x556253791cc0, v0x556253770fe0_0, C4<>;
S_0x55625377b540 .scope module, "shiftL" "shifter" 3 56, 12 1 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "shift_en";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "sclk";
    .port_info 4 /INPUT 40 "inputdata";
    .port_info 5 /OUTPUT 40 "outputdata";
v0x55625377b7b0_0 .net "clear", 0 0, v0x55625376f430_0;  alias, 1 drivers
v0x55625377b870_0 .net "inputdata", 39 0, L_0x556253793040;  alias, 1 drivers
v0x55625377b910_0 .net "load", 0 0, v0x556253770560_0;  alias, 1 drivers
v0x55625377ba10_0 .net "outputdata", 39 0, v0x55625377bc90_0;  alias, 1 drivers
v0x55625377bb00_0 .net "sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x55625377bbf0_0 .net "shift_en", 0 0, v0x556253771260_0;  alias, 1 drivers
v0x55625377bc90_0 .var "tempreg", 39 0;
S_0x55625377be10 .scope module, "shiftR" "shifter" 3 58, 12 1 0, S_0x556253728fe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "shift_en";
    .port_info 1 /INPUT 1 "load";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 1 "sclk";
    .port_info 4 /INPUT 40 "inputdata";
    .port_info 5 /OUTPUT 40 "outputdata";
v0x55625377c090_0 .net "clear", 0 0, v0x55625376f4d0_0;  alias, 1 drivers
v0x55625377c150_0 .net "inputdata", 39 0, L_0x556253793660;  alias, 1 drivers
v0x55625377c220_0 .net "load", 0 0, v0x556253770620_0;  alias, 1 drivers
v0x55625377c320_0 .net "outputdata", 39 0, v0x55625377c5a0_0;  alias, 1 drivers
v0x55625377c410_0 .net "sclk", 0 0, L_0x5562537939d0;  alias, 1 drivers
v0x55625377c500_0 .net "shift_en", 0 0, v0x556253771320_0;  alias, 1 drivers
v0x55625377c5a0_0 .var "tempreg", 39 0;
    .scope S_0x556253718330;
T_0 ;
    %wait E_0x5562537578a0;
    %load/vec4 v0x55625371e300_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x5562537130b0_0, 0, 6;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x55625376b340_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376b280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537405a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253745a00_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55625376b070_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x55625371aad0_0;
    %store/vec4 v0x55625376b340_0, 0, 40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376b280_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x55625371c710_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0x55625376b280_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x55625376b130_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376b280_0, 0, 1;
    %load/vec4 v0x55625376b340_0;
    %load/vec4 v0x5562537130b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %store/vec4 v0x556253745a00_0, 0, 1;
    %load/vec4 v0x5562537130b0_0;
    %subi 1, 0, 6;
    %store/vec4 v0x5562537130b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537405a0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x55625376b130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x5562537130b0_0;
    %cmpi/u 0, 0, 6;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.10, 5;
    %load/vec4 v0x55625376b340_0;
    %load/vec4 v0x5562537130b0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %store/vec4 v0x556253745a00_0, 0, 1;
    %load/vec4 v0x5562537130b0_0;
    %subi 1, 0, 6;
    %store/vec4 v0x5562537130b0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537405a0_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376b130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537405a0_0, 0, 1;
T_0.11 ;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x5562537130b0_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253745a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537405a0_0, 0, 1;
T_0.9 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55625376b500;
T_1 ;
    %wait E_0x5562537578a0;
    %load/vec4 v0x55625376b6b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x55625376ba90_0, 0, 6;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x55625376be20_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376bd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376b890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376b930_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55625376bb50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0x55625376b7f0_0;
    %store/vec4 v0x55625376be20_0, 0, 40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376bd60_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55625376b750_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.7, 4;
    %load/vec4 v0x55625376bd60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x55625376bc10_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376bd60_0, 0, 1;
    %load/vec4 v0x55625376be20_0;
    %load/vec4 v0x55625376ba90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %store/vec4 v0x55625376b930_0, 0, 1;
    %load/vec4 v0x55625376ba90_0;
    %subi 1, 0, 6;
    %store/vec4 v0x55625376ba90_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376b890_0, 0, 1;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55625376bc10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v0x55625376ba90_0;
    %cmpi/u 0, 0, 6;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.10, 5;
    %load/vec4 v0x55625376be20_0;
    %load/vec4 v0x55625376ba90_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %store/vec4 v0x55625376b930_0, 0, 1;
    %load/vec4 v0x55625376ba90_0;
    %subi 1, 0, 6;
    %store/vec4 v0x55625376ba90_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376b890_0, 0, 1;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376bc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376b890_0, 0, 1;
T_1.11 ;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x55625376ba90_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376b930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376b890_0, 0, 1;
T_1.9 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x556253778aa0;
T_2 ;
    %wait E_0x556253778da0;
    %load/vec4 v0x556253778e20_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5562537791a0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556253779340_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556253779450_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537795a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253779280_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x556253778fa0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5562537791a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537795a0_0, 0, 1;
    %load/vec4 v0x556253779040_0;
    %store/vec4 v0x556253779340_0, 0, 16;
    %load/vec4 v0x5562537790e0_0;
    %store/vec4 v0x556253779450_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253779280_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x556253779280_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x5562537791a0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x5562537791a0_0, 0, 4;
    %load/vec4 v0x5562537791a0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537795a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253779280_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537795a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253779280_0, 0, 1;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x5562537791a0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556253779340_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556253779450_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537795a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253779280_0, 0, 1;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x556253779790;
T_3 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x55625377a470_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v0x556253779a40_0;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55625377a240_0;
    %load/vec4 v0x556253779e10_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x55625377a3d0, 4, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x556253779e10_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55625377a3d0, 4;
    %load/vec4 v0x556253779e10_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x55625377a3d0, 4, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55625377a620;
T_4 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x55625377b350_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x55625377a8d0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x55625377b150_0;
    %load/vec4 v0x55625377ac20_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x55625377b2b0, 4, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55625377ac20_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x55625377b2b0, 4;
    %load/vec4 v0x55625377ac20_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x55625377b2b0, 4, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5562537723b0;
T_5 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x556253773080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0x556253772770_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x556253772f00_0;
    %load/vec4 v0x5562537729b0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x556253772e40, 4, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5562537729b0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x556253772e40, 4;
    %load/vec4 v0x5562537729b0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x556253772e40, 4, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x556253773220;
T_6 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x556253773fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0x5562537735e0_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x556253773df0_0;
    %load/vec4 v0x5562537738e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x556253773d30, 4, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5562537738e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x556253773d30, 4;
    %load/vec4 v0x5562537738e0_0;
    %pad/u 11;
    %ix/vec4 4;
    %store/vec4a v0x556253773d30, 4, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x556253774130;
T_7 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x556253775140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x556253774440_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x556253774d80_0;
    %load/vec4 v0x5562537746e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x556253774f10, 4, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5562537746e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x556253774f10, 4;
    %load/vec4 v0x5562537746e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x556253774f10, 4, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x556253774130;
T_8 ;
    %wait E_0x5562537743c0;
    %load/vec4 v0x556253774d80_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x556253774ca0_0;
    %addi 1, 0, 12;
    %store/vec4 v0x556253774ca0_0, 0, 12;
    %load/vec4 v0x556253774ca0_0;
    %cmpi/e 800, 0, 12;
    %jmp/0xz  T_8.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253774b50_0, 0, 1;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x556253774ca0_0;
    %cmpi/u 800, 0, 12;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_8.4, 5;
    %pushi/vec4 800, 0, 12;
    %store/vec4 v0x556253774ca0_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253774b50_0, 0, 1;
T_8.4 ;
T_8.3 ;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x556253774d80_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_8.6, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x556253774ca0_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253774b50_0, 0, 1;
T_8.6 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x556253775380;
T_9 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x556253776330_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.2, 9;
    %load/vec4 v0x5562537756a0_0;
    %and;
T_9.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x556253775f60_0;
    %load/vec4 v0x556253775920_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5562537760f0, 4, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x556253775920_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5562537760f0, 4;
    %load/vec4 v0x556253775920_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x5562537760f0, 4, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x556253775380;
T_10 ;
    %wait E_0x5562537743c0;
    %load/vec4 v0x556253775f60_0;
    %cmpi/e 0, 0, 16;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x556253775e80_0;
    %addi 1, 0, 12;
    %store/vec4 v0x556253775e80_0, 0, 12;
    %load/vec4 v0x556253775e80_0;
    %cmpi/e 800, 0, 12;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253775d30_0, 0, 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x556253775e80_0;
    %cmpi/u 800, 0, 12;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_10.4, 5;
    %pushi/vec4 800, 0, 12;
    %store/vec4 v0x556253775e80_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253775d30_0, 0, 1;
T_10.4 ;
T_10.3 ;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x556253775f60_0;
    %cmpi/ne 0, 0, 16;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x556253775e80_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253775d30_0, 0, 1;
T_10.6 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55625377b540;
T_11 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x55625377b7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x55625377bc90_0, 0, 40;
T_11.0 ;
    %load/vec4 v0x55625377b910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x55625377bbf0_0;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x55625377b870_0;
    %parti/s 1, 39, 7;
    %load/vec4 v0x55625377b870_0;
    %parti/s 39, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55625377bc90_0, 0, 40;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55625377b910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.7, 9;
    %load/vec4 v0x55625377bbf0_0;
    %nor/r;
    %and;
T_11.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %load/vec4 v0x55625377b870_0;
    %store/vec4 v0x55625377bc90_0, 0, 40;
    %jmp T_11.6;
T_11.5 ;
    %load/vec4 v0x55625377bc90_0;
    %store/vec4 v0x55625377bc90_0, 0, 40;
T_11.6 ;
T_11.3 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55625377be10;
T_12 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x55625377c090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x55625377c5a0_0, 0, 40;
T_12.0 ;
    %load/vec4 v0x55625377c220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.4, 9;
    %load/vec4 v0x55625377c500_0;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x55625377c150_0;
    %parti/s 1, 39, 7;
    %load/vec4 v0x55625377c150_0;
    %parti/s 39, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55625377c5a0_0, 0, 40;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x55625377c220_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.7, 9;
    %load/vec4 v0x55625377c500_0;
    %nor/r;
    %and;
T_12.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.5, 8;
    %load/vec4 v0x55625377c150_0;
    %store/vec4 v0x55625377c5a0_0, 0, 40;
    %jmp T_12.6;
T_12.5 ;
    %load/vec4 v0x55625377c5a0_0;
    %store/vec4 v0x55625377c5a0_0, 0, 40;
T_12.6 ;
T_12.3 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x556253776540;
T_13 ;
    %wait E_0x556253777040;
    %load/vec4 v0x5562537779e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x5562537785b0_0;
    %cmpi/u 4, 0, 4;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_13.2, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5562537785b0_0, 0, 4;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x556253778510_0;
    %store/vec4 v0x5562537785b0_0, 0, 4;
T_13.3 ;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x556253778510_0;
    %store/vec4 v0x5562537785b0_0, 0, 4;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x556253776540;
T_14 ;
    %wait E_0x556253776fe0;
    %load/vec4 v0x556253777da0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %vpi_call 9 42 "$display", "MO TI RI" {0 0 0};
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5562537785b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %jmp T_14.11;
T_14.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253777aa0_0, 0, 4;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x556253777160_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253777920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537770a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537777d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556253777fa0_0, 0, 16;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556253778200_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x556253778040_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253778120_0, 0, 8;
    %jmp T_14.11;
T_14.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253777aa0_0, 0, 4;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x556253777160_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253777920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537770a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537777d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x556253778200_0, 0, 5;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x556253778040_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253778120_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778690_0, 0, 1;
    %load/vec4 v0x556253777600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.12, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
T_14.13 ;
    %jmp T_14.11;
T_14.4 ;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x556253777160_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253777920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537770a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537777d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x556253778040_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253778120_0, 0, 8;
    %load/vec4 v0x556253778380_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.16, 4;
    %load/vec4 v0x556253778690_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.14, 8;
    %load/vec4 v0x556253778200_0;
    %cmpi/u 16, 0, 5;
    %jmp/0xz  T_14.17, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253777b80_0, 0, 1;
    %load/vec4 v0x556253778200_0;
    %pad/u 4;
    %store/vec4 v0x556253777aa0_0, 0, 4;
    %load/vec4 v0x556253778200_0;
    %addi 1, 0, 5;
    %store/vec4 v0x556253778200_0, 0, 5;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253778690_0, 0, 1;
T_14.17 ;
    %load/vec4 v0x556253778200_0;
    %cmpi/e 16, 0, 5;
    %jmp/0xz  T_14.19, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.20;
T_14.19 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
T_14.20 ;
    %jmp T_14.15;
T_14.14 ;
    %load/vec4 v0x556253778380_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.21, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777b80_0, 0, 1;
    %load/vec4 v0x556253777aa0_0;
    %store/vec4 v0x556253777aa0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.22;
T_14.21 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
T_14.22 ;
T_14.15 ;
    %jmp T_14.11;
T_14.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253777aa0_0, 0, 4;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x556253777160_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253777920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537770a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537777d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x556253778040_0, 0, 10;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253778120_0, 0, 8;
    %load/vec4 v0x556253777600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.23, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.24;
T_14.23 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
T_14.24 ;
    %jmp T_14.11;
T_14.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253777aa0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253777920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537770a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537777d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253778120_0, 0, 8;
    %load/vec4 v0x556253778380_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.27, 4;
    %load/vec4 v0x556253778690_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.27;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.25, 8;
    %load/vec4 v0x556253778040_0;
    %cmpi/u 512, 0, 10;
    %jmp/0xz  T_14.28, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253777270_0, 0, 1;
    %load/vec4 v0x556253778040_0;
    %pad/u 9;
    %store/vec4 v0x556253777160_0, 0, 9;
    %load/vec4 v0x556253778040_0;
    %addi 1, 0, 10;
    %store/vec4 v0x556253778040_0, 0, 10;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253778690_0, 0, 1;
T_14.28 ;
    %load/vec4 v0x556253778040_0;
    %cmpi/e 512, 0, 10;
    %jmp/0xz  T_14.30, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.31;
T_14.30 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
T_14.31 ;
    %jmp T_14.26;
T_14.25 ;
    %load/vec4 v0x556253778380_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.32, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777270_0, 0, 1;
    %load/vec4 v0x556253777160_0;
    %store/vec4 v0x556253777160_0, 0, 9;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.33;
T_14.32 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
T_14.33 ;
T_14.26 ;
    %jmp T_14.11;
T_14.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253777aa0_0, 0, 4;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x556253777160_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253777920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537770a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537777d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253778120_0, 0, 8;
    %load/vec4 v0x5562537779e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.34, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.35;
T_14.34 ;
    %load/vec4 v0x556253777600_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_14.36, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.37;
T_14.36 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
T_14.37 ;
T_14.35 ;
    %jmp T_14.11;
T_14.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253777aa0_0, 0, 4;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x556253777160_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537770a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537777d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %load/vec4 v0x5562537779e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537770a0_0, 0, 1;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.39;
T_14.38 ;
    %load/vec4 v0x556253778380_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.42, 4;
    %load/vec4 v0x556253778690_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.40, 8;
    %load/vec4 v0x556253777e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.45, 9;
    %load/vec4 v0x556253777f00_0;
    %and;
T_14.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.43, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %jmp T_14.44;
T_14.43 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %load/vec4 v0x556253778120_0;
    %store/vec4 v0x556253777920_0, 0, 8;
    %load/vec4 v0x556253778120_0;
    %addi 1, 0, 8;
    %store/vec4 v0x556253778120_0, 0, 8;
    %load/vec4 v0x556253777fa0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x556253777fa0_0, 0, 16;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253778690_0, 0, 1;
T_14.44 ;
    %jmp T_14.41;
T_14.40 ;
    %load/vec4 v0x556253778380_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.46, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %load/vec4 v0x556253777920_0;
    %store/vec4 v0x556253777920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.47;
T_14.46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %load/vec4 v0x556253777920_0;
    %store/vec4 v0x556253777920_0, 0, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
T_14.47 ;
T_14.41 ;
T_14.39 ;
    %jmp T_14.11;
T_14.9 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253777aa0_0, 0, 4;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x556253777160_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253777920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537770a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537777d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253778120_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778690_0, 0, 1;
    %load/vec4 v0x5562537779e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.48, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.49;
T_14.48 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
T_14.49 ;
    %jmp T_14.11;
T_14.10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253777aa0_0, 0, 4;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x556253777160_0, 0, 9;
    %load/vec4 v0x556253777920_0;
    %store/vec4 v0x556253777920_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537770a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537777d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %load/vec4 v0x5562537779e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.50, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.51;
T_14.50 ;
    %load/vec4 v0x556253778380_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_14.54, 4;
    %load/vec4 v0x556253778690_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.54;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.52, 8;
    %load/vec4 v0x556253777e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.57, 9;
    %load/vec4 v0x556253777f00_0;
    %and;
T_14.57;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.55, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
    %jmp T_14.56;
T_14.55 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253778690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253777360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537782e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253778470_0, 0, 1;
    %load/vec4 v0x556253778120_0;
    %store/vec4 v0x556253777920_0, 0, 8;
    %load/vec4 v0x556253778120_0;
    %addi 1, 0, 8;
    %store/vec4 v0x556253778120_0, 0, 8;
    %load/vec4 v0x556253777fa0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x556253777fa0_0, 0, 16;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
T_14.56 ;
    %jmp T_14.53;
T_14.52 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x556253778510_0, 0, 4;
T_14.53 ;
T_14.51 ;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x55625376d8c0;
T_15 ;
    %wait E_0x55625376e0d0;
    %load/vec4 v0x55625376e130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770ba0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x556253770860_0;
    %assign/vec4 v0x556253770ba0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55625376d8c0;
T_16 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x556253770ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770860_0, 0;
    %jmp T_16.4;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562537706e0_0, 0;
    %load/vec4 v0x55625376e130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.5, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770860_0, 0;
    %jmp T_16.6;
T_16.5 ;
    %load/vec4 v0x55625376fa70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x556253770860_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x556253771d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5562537714a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556253771620_0, 0;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770860_0, 0;
    %load/vec4 v0x556253771d70_0;
    %assign/vec4 v0x556253771d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562537714a0_0, 0;
T_16.8 ;
T_16.6 ;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x55625376fa70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.9, 4;
    %load/vec4 v0x556253771d70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556253771d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5562537714a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556253771620_0, 0;
    %load/vec4 v0x556253771d70_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_16.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5562537706e0_0, 0;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v0x5562537706e0_0;
    %assign/vec4 v0x5562537706e0_0, 0;
T_16.12 ;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562537714a0_0, 0;
    %load/vec4 v0x5562537706e0_0;
    %assign/vec4 v0x5562537706e0_0, 0;
    %load/vec4 v0x556253770d60_0;
    %cmpi/e 15, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_16.16, 4;
    %load/vec4 v0x55625376f570_0;
    %pushi/vec4 511, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.15, 9;
    %load/vec4 v0x5562537703a0_0;
    %pad/u 16;
    %load/vec4 v0x5562537710a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556253771620_0, 0;
    %jmp T_16.14;
T_16.13 ;
    %load/vec4 v0x556253771620_0;
    %assign/vec4 v0x556253771620_0, 0;
T_16.14 ;
T_16.10 ;
    %load/vec4 v0x55625376e130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.17, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770860_0, 0;
    %jmp T_16.18;
T_16.17 ;
    %load/vec4 v0x5562537713e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.19, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x556253770860_0, 0;
    %jmp T_16.20;
T_16.19 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x556253770860_0, 0;
T_16.20 ;
T_16.18 ;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x556253771d70_0;
    %assign/vec4 v0x556253771d70_0, 0;
    %load/vec4 v0x5562537706e0_0;
    %assign/vec4 v0x5562537706e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562537714a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556253771620_0, 0;
    %load/vec4 v0x55625376e130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.21, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770860_0, 0;
    %jmp T_16.22;
T_16.21 ;
    %load/vec4 v0x5562537713e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_16.23, 4;
    %load/vec4 v0x556253771d70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556253771d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5562537714a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556253771620_0, 0;
    %load/vec4 v0x556253771d70_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_16.25, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5562537706e0_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %load/vec4 v0x5562537706e0_0;
    %assign/vec4 v0x5562537706e0_0, 0;
T_16.26 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x556253770860_0, 0;
    %jmp T_16.24;
T_16.23 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x556253770860_0, 0;
T_16.24 ;
T_16.22 ;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55625376d8c0;
T_17 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x556253770a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376fb30_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253770d60_0, 0, 4;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55625376f570_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5562537703a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f430_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376fb30_0, 0, 1;
T_17.1 ;
    %load/vec4 v0x5562537714a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770a20_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253770d60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770e40_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55625376f570_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253771260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5562537703a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770560_0, 0, 1;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x556253771620_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x5562537703a0_0;
    %pad/u 16;
    %load/vec4 v0x5562537710a0_0;
    %cmp/e;
    %jmp/0xz  T_17.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253771260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f430_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f190_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5562537703a0_0, 0, 8;
    %load/vec4 v0x556253770d60_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_17.8, 5;
    %load/vec4 v0x556253770d60_0;
    %addi 1, 0, 4;
    %store/vec4 v0x556253770d60_0, 0, 4;
    %jmp T_17.9;
T_17.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253770d60_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770a20_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55625376f570_0, 0, 9;
T_17.9 ;
    %jmp T_17.7;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253771260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770140_0, 0, 1;
    %load/vec4 v0x55625376f8b0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5562537717a0_0, 0, 8;
    %load/vec4 v0x55625376f8b0_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x55625376f2f0_0, 0, 1;
    %load/vec4 v0x5562537717a0_0;
    %load/vec4 v0x556253771d70_0;
    %subi 1, 0, 8;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.10, 5;
    %load/vec4 v0x556253771d70_0;
    %subi 1, 0, 8;
    %load/vec4 v0x5562537717a0_0;
    %sub;
    %store/vec4 v0x556253770060_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770560_0, 0, 1;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x556253771d70_0;
    %subi 1, 0, 8;
    %load/vec4 v0x5562537717a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_17.14, 5;
    %load/vec4 v0x5562537706e0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %load/vec4 v0x556253771d70_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v0x5562537717a0_0;
    %pad/u 9;
    %sub;
    %add;
    %pad/u 8;
    %store/vec4 v0x556253770060_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770560_0, 0, 1;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x556253770060_0;
    %store/vec4 v0x556253770060_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f190_0, 0, 1;
T_17.13 ;
T_17.11 ;
    %load/vec4 v0x55625376f570_0;
    %cmpi/u 511, 0, 9;
    %jmp/0xz  T_17.15, 5;
    %load/vec4 v0x55625376f570_0;
    %addi 1, 0, 9;
    %store/vec4 v0x55625376f570_0, 0, 9;
    %jmp T_17.16;
T_17.15 ;
    %load/vec4 v0x55625376f570_0;
    %store/vec4 v0x55625376f570_0, 0, 9;
T_17.16 ;
    %load/vec4 v0x5562537703a0_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5562537703a0_0, 0, 8;
T_17.7 ;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253770d60_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770e40_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55625376f570_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253771260_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5562537703a0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f430_0, 0, 1;
T_17.5 ;
T_17.3 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55625376d8c0;
T_18 ;
    %wait E_0x55625376e070;
    %load/vec4 v0x55625376e130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_18.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770c80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x556253770940_0;
    %assign/vec4 v0x556253770c80_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x55625376d8c0;
T_19 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x556253770c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %jmp T_19.4;
T_19.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562537707a0_0, 0;
    %load/vec4 v0x55625376e130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.5, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770940_0, 0;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v0x55625376fa70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.7, 4;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x556253770940_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x556253771e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556253771560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5562537716e0_0, 0;
    %jmp T_19.8;
T_19.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770940_0, 0;
    %load/vec4 v0x556253771e50_0;
    %assign/vec4 v0x556253771e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556253771560_0, 0;
T_19.8 ;
T_19.6 ;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x55625376fa70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.9, 4;
    %load/vec4 v0x556253771e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556253771e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556253771560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5562537716e0_0, 0;
    %load/vec4 v0x556253771e50_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_19.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5562537707a0_0, 0;
    %jmp T_19.12;
T_19.11 ;
    %load/vec4 v0x5562537707a0_0;
    %assign/vec4 v0x5562537707a0_0, 0;
T_19.12 ;
    %jmp T_19.10;
T_19.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556253771560_0, 0;
    %load/vec4 v0x5562537707a0_0;
    %assign/vec4 v0x5562537707a0_0, 0;
    %load/vec4 v0x556253770f00_0;
    %cmpi/e 15, 0, 4;
    %flag_get/vec4 4;
    %jmp/0 T_19.16, 4;
    %load/vec4 v0x55625376f710_0;
    %pushi/vec4 511, 0, 9;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_19.15, 9;
    %load/vec4 v0x556253770480_0;
    %pad/u 16;
    %load/vec4 v0x556253771180_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_19.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562537716e0_0, 0;
    %jmp T_19.14;
T_19.13 ;
    %load/vec4 v0x5562537716e0_0;
    %assign/vec4 v0x5562537716e0_0, 0;
T_19.14 ;
T_19.10 ;
    %load/vec4 v0x55625376e130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.17, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770940_0, 0;
    %jmp T_19.18;
T_19.17 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x556253770940_0, 0;
T_19.18 ;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x556253771e50_0;
    %assign/vec4 v0x556253771e50_0, 0;
    %load/vec4 v0x5562537707a0_0;
    %assign/vec4 v0x5562537707a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x556253771560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5562537716e0_0, 0;
    %load/vec4 v0x55625376e130_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_19.19, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x556253770940_0, 0;
    %jmp T_19.20;
T_19.19 ;
    %load/vec4 v0x5562537713e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_19.21, 4;
    %load/vec4 v0x556253771e50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x556253771e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x556253771560_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5562537716e0_0, 0;
    %load/vec4 v0x556253771e50_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_19.23, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5562537707a0_0, 0;
    %jmp T_19.24;
T_19.23 ;
    %load/vec4 v0x5562537707a0_0;
    %assign/vec4 v0x5562537707a0_0, 0;
T_19.24 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x556253770940_0, 0;
    %jmp T_19.22;
T_19.21 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x556253770940_0, 0;
T_19.22 ;
T_19.20 ;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55625376d8c0;
T_20 ;
    %wait E_0x556253650a80;
    %load/vec4 v0x556253770ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376fc00_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253770f00_0, 0, 4;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55625376f710_0, 0, 9;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253770480_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770ae0_0, 0, 1;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376fc00_0, 0, 1;
T_20.1 ;
    %load/vec4 v0x556253771560_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.2, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770ae0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253770f00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770fe0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55625376f710_0, 0, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537702e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253771320_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253770480_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770620_0, 0, 1;
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v0x5562537716e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x556253770480_0;
    %pad/u 16;
    %load/vec4 v0x556253771180_0;
    %cmp/e;
    %jmp/0xz  T_20.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537702e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253771320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f4d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f230_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253770480_0, 0, 8;
    %load/vec4 v0x556253770f00_0;
    %cmpi/u 15, 0, 4;
    %jmp/0xz  T_20.8, 5;
    %load/vec4 v0x556253770f00_0;
    %addi 1, 0, 4;
    %store/vec4 v0x556253770f00_0, 0, 4;
    %jmp T_20.9;
T_20.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253770f00_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770ae0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55625376f710_0, 0, 9;
T_20.9 ;
    %jmp T_20.7;
T_20.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253771320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f4d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537702e0_0, 0, 1;
    %load/vec4 v0x55625376f990_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x556253771c90_0, 0, 8;
    %load/vec4 v0x55625376f990_0;
    %parti/s 1, 8, 5;
    %store/vec4 v0x55625376f390_0, 0, 1;
    %load/vec4 v0x556253771c90_0;
    %load/vec4 v0x556253771e50_0;
    %subi 1, 0, 8;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_20.10, 5;
    %load/vec4 v0x556253771e50_0;
    %subi 1, 0, 8;
    %load/vec4 v0x556253771c90_0;
    %sub;
    %store/vec4 v0x556253770200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537702e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770620_0, 0, 1;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x556253771e50_0;
    %subi 1, 0, 8;
    %load/vec4 v0x556253771c90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_20.14, 5;
    %load/vec4 v0x5562537707a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.12, 8;
    %load/vec4 v0x556253771e50_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %pushi/vec4 256, 0, 9;
    %load/vec4 v0x556253771c90_0;
    %pad/u 9;
    %sub;
    %add;
    %pad/u 8;
    %store/vec4 v0x556253770200_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537702e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253770620_0, 0, 1;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x556253770200_0;
    %store/vec4 v0x556253770200_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f230_0, 0, 1;
T_20.13 ;
T_20.11 ;
    %load/vec4 v0x55625376f710_0;
    %cmpi/u 511, 0, 9;
    %jmp/0xz  T_20.15, 5;
    %load/vec4 v0x55625376f710_0;
    %addi 1, 0, 9;
    %store/vec4 v0x55625376f710_0, 0, 9;
    %jmp T_20.16;
T_20.15 ;
    %load/vec4 v0x55625376f710_0;
    %store/vec4 v0x55625376f710_0, 0, 9;
T_20.16 ;
    %load/vec4 v0x556253770480_0;
    %addi 1, 0, 8;
    %store/vec4 v0x556253770480_0, 0, 8;
T_20.7 ;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x556253770f00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770fe0_0, 0, 1;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x55625376f710_0, 0, 9;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537702e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55625376f230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253771320_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x556253770480_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253770620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55625376f4d0_0, 0, 1;
T_20.5 ;
T_20.3 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x556253729300;
T_21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x556253780c70_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x556253780d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5562537810d0_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x556253780e30_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x556253780f10_0, 0, 32;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x5562537816f0_0, 0, 40;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x556253781630_0, 0, 40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537817d0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x556253729300;
T_22 ;
    %delay 1302000, 0;
    %load/vec4 v0x5562537804a0_0;
    %inv;
    %store/vec4 v0x5562537804a0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x556253729300;
T_23 ;
    %delay 30000, 0;
    %load/vec4 v0x556253780a40_0;
    %inv;
    %store/vec4 v0x556253780a40_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_0x556253729300;
T_24 ;
    %vpi_func 2 60 "$fopen" 32, "./data.out", "w" {0 0 0};
    %store/vec4 v0x556253780ff0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x556253729300;
T_25 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537804a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253780a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253780540_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556253780680_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x556253780770_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253780950_0, 0, 1;
    %vpi_call 2 70 "$display", "HMMMMMMMMMMMM" {0 0 0};
    %vpi_call 2 72 "$readmemh", "data.in", v0x556253780bd0 {0 0 0};
    %vpi_call 2 73 "$display", "HMMMMMMMMMMMM_2" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253780b30_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253780b30_0, 0, 1;
    %load/vec4 v0x5562537810d0_0;
    %cmpi/e 6394, 0, 32;
    %jmp/0xz  T_25.0, 4;
    %vpi_call 2 80 "$finish" {0 0 0};
T_25.0 ;
    %end;
    .thread T_25;
    .scope S_0x556253729300;
T_26 ;
    %wait E_0x5562536cdac0;
    %load/vec4 v0x556253780c70_0;
    %cmpi/e 9458, 0, 32;
    %jmp/1 T_26.3, 4;
    %flag_mov 9, 4;
    %load/vec4 v0x556253780c70_0;
    %cmpi/e 13058, 0, 32;
    %flag_or 4, 9;
T_26.3;
    %flag_get/vec4 4;
    %jmp/0 T_26.2, 4;
    %load/vec4 v0x5562537817d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253780950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5562537817d0_0, 0, 1;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5562537805e0_0;
    %flag_set/vec4 8;
    %jmp/1 T_26.6, 8;
    %load/vec4 v0x5562537817d0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_26.6;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v0x556253780c70_0;
    %cmpi/s 15056, 0, 32;
    %jmp/0xz  T_26.7, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253780950_0, 0, 1;
    %load/vec4 v0x556253780d50_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_26.9, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253780540_0, 0, 1;
    %jmp T_26.10;
T_26.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x556253780540_0, 0, 1;
T_26.10 ;
    %load/vec4 v0x556253780d50_0;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_26.11, 4;
    %ix/getv/s 4, v0x556253780c70_0;
    %load/vec4a v0x556253780bd0, 4;
    %store/vec4 v0x556253780680_0, 0, 16;
    %load/vec4 v0x556253780c70_0;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x556253780bd0, 4;
    %store/vec4 v0x556253780770_0, 0, 16;
    %load/vec4 v0x556253780d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x556253780d50_0, 0, 32;
    %jmp T_26.12;
T_26.11 ;
    %load/vec4 v0x556253780d50_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_26.13, 5;
    %load/vec4 v0x556253780d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x556253780d50_0, 0, 32;
    %jmp T_26.14;
T_26.13 ;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x556253780d50_0, 0, 32;
    %load/vec4 v0x556253780c70_0;
    %addi 2, 0, 32;
    %store/vec4 v0x556253780c70_0, 0, 32;
    %load/vec4 v0x5562537817d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.15, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5562537817d0_0, 0, 1;
T_26.15 ;
T_26.14 ;
T_26.12 ;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x556253729300;
T_27 ;
    %wait E_0x5562536cdd10;
    %load/vec4 v0x5562537808b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x556253780e30_0;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_27.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x556253780540_0, 0, 1;
T_27.2 ;
    %load/vec4 v0x556253780e30_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.4, 5;
    %load/vec4 v0x556253781450_0;
    %load/vec4 v0x556253780e30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x556253781630_0, 4, 1;
    %load/vec4 v0x556253781540_0;
    %load/vec4 v0x556253780f10_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5562537816f0_0, 4, 1;
    %load/vec4 v0x556253780e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x556253780e30_0, 0, 32;
    %load/vec4 v0x556253780f10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x556253780f10_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x556253780e30_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.6, 4;
    %vpi_call 2 136 "$fwrite", v0x556253780ff0_0, "%H      %H\012", v0x556253781630_0, v0x5562537816f0_0 {0 0 0};
    %vpi_call 2 137 "$display", "%d  %H      %H\012", v0x5562537810d0_0, v0x556253781630_0, v0x5562537816f0_0 {0 0 0};
    %load/vec4 v0x5562537810d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5562537810d0_0, 0, 32;
T_27.6 ;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x556253780e30_0, 0, 32;
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x556253780f10_0, 0, 32;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x556253781630_0, 0, 40;
    %pushi/vec4 0, 0, 40;
    %store/vec4 v0x5562537816f0_0, 0, 40;
T_27.1 ;
    %load/vec4 v0x5562537810d0_0;
    %cmpi/s 6394, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_27.8, 5;
    %vpi_call 2 150 "$fclose", v0x556253780ff0_0 {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
T_27.8 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "MSDAP_tb.v";
    "MSDAP.v";
    "PISO.v";
    "adder.v";
    "alu_controller.v";
    "coeff_memory.v";
    "data_memory.v";
    "main_controller.v";
    "PIPO.v";
    "rj_memory.v";
    "shift_accumulator.v";
