// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// PROGRAM		"Quartus II 64-Bit"
// VERSION		"Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"
// CREATED		"Thu Jan 14 02:07:32 2016"

module count_down_schematic(
	CLOCK,
	RESET,
	out
);


input wire	CLOCK;
input wire	RESET;
output wire	[3:0] out;

reg	to_out0;
reg	to_out1;
reg	to_out2;
reg	to_out3;
wire	SYNTHESIZED_WIRE_0;
wire	SYNTHESIZED_WIRE_1;
wire	SYNTHESIZED_WIRE_17;
wire	SYNTHESIZED_WIRE_18;
wire	SYNTHESIZED_WIRE_19;
wire	SYNTHESIZED_WIRE_5;
wire	SYNTHESIZED_WIRE_6;
wire	SYNTHESIZED_WIRE_7;
wire	SYNTHESIZED_WIRE_11;
wire	SYNTHESIZED_WIRE_12;
wire	SYNTHESIZED_WIRE_13;
wire	SYNTHESIZED_WIRE_14;
wire	SYNTHESIZED_WIRE_15;





always@(posedge CLOCK or negedge RESET)
begin
if (!RESET)
	begin
	to_out3 <= 0;
	end
else
	begin
	to_out3 <= SYNTHESIZED_WIRE_0;
	end
end


always@(posedge CLOCK or negedge RESET)
begin
if (!RESET)
	begin
	to_out2 <= 0;
	end
else
	begin
	to_out2 <= SYNTHESIZED_WIRE_1;
	end
end

assign	SYNTHESIZED_WIRE_11 =  ~to_out3;

assign	SYNTHESIZED_WIRE_6 = SYNTHESIZED_WIRE_17 & SYNTHESIZED_WIRE_18 & SYNTHESIZED_WIRE_19;

assign	SYNTHESIZED_WIRE_5 = to_out1 | to_out0;

assign	SYNTHESIZED_WIRE_7 = SYNTHESIZED_WIRE_5 & to_out2;

assign	SYNTHESIZED_WIRE_1 = SYNTHESIZED_WIRE_6 | SYNTHESIZED_WIRE_7;

assign	SYNTHESIZED_WIRE_13 = SYNTHESIZED_WIRE_17 & SYNTHESIZED_WIRE_18 & SYNTHESIZED_WIRE_19 & SYNTHESIZED_WIRE_11;

assign	SYNTHESIZED_WIRE_12 = to_out1 | to_out2 | to_out0;

assign	SYNTHESIZED_WIRE_14 = SYNTHESIZED_WIRE_12 & to_out3;

assign	SYNTHESIZED_WIRE_0 = SYNTHESIZED_WIRE_13 | SYNTHESIZED_WIRE_14;


always@(posedge CLOCK or negedge RESET)
begin
if (!RESET)
	begin
	to_out1 <= 0;
	end
else
	begin
	to_out1 <= SYNTHESIZED_WIRE_15;
	end
end


always@(posedge CLOCK or negedge RESET)
begin
if (!RESET)
	begin
	to_out0 <= 0;
	end
else
	begin
	to_out0 <= SYNTHESIZED_WIRE_17;
	end
end

assign	SYNTHESIZED_WIRE_15 = to_out0 ~^ to_out1;

assign	SYNTHESIZED_WIRE_17 =  ~to_out0;

assign	SYNTHESIZED_WIRE_18 =  ~to_out1;

assign	SYNTHESIZED_WIRE_19 =  ~to_out2;

assign	out[0] = to_out0;
assign	out[1] = to_out1;
assign	out[2] = to_out2;
assign	out[3] = to_out3;

endmodule
