C:/Xilinx/10.1/ISE/verilog/src/glbl.v
C:/Documents and Settings/student/Desktop/lab3_final/generic_regs.v
K:/IP0_K.14/env/Databases/ip/export/rtf/verilog/src/XilinxCoreLib/BLKMEMDP_V6_3.v
N:/K.31/rtf/verilog/src/unisims/VCC.v
C:/Documents and Settings/student/Desktop/lab3_final/dropfifo.vf
N:/K.31/rtf/verilog/src/unisims/FDC.v
C:/Documents and Settings/student/Desktop/lab3_final/wordmatch.vf
C:/Documents and Settings/student/Desktop/lab3_final/comparator.vf
N:/K.31/rtf/verilog/src/unisims/FD.v
N:/K.31/rtf/verilog/src/unisims/FDCE.v
C:/Documents and Settings/student/Desktop/lab3_final/busmerge.v
C:/Documents and Settings/student/Desktop/lab3_final/detect7B.vf
C:/Documents and Settings/student/Desktop/lab3_final/small_fifo.v
C:/Documents and Settings/student/Desktop/lab3_final/fallthrough_small_fifo_v2.v
C:/Documents and Settings/student/Desktop/lab3_final/ids_sim.v
C:/Documents and Settings/student/Desktop/lab3_final/ids_tb.tfw
