m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/dirren/IntelHLS/histogram/test-fpga.prj/verification/tb/sim
T_opt
!s110 1680641625
Vcml;9N5UdLT1CCOCz_Sbd3
Z1 04 2 4 work tb fast 0
=1-000ae431a4f1-642c8e58-6f823-106ad
o-quiet -auto_acc_if_foreign -work tb -L work -L work_lib -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L twentynm_ver -L twentynm_hssi_ver -L twentynm_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L twentynm -L twentynm_hssi -L twentynm_hip -L avalon_conduit_fanout_10 -L histogram_en_cfan -L histogram_internal_10 -L histogram -L hls_sim_stream_source_dpi_bfm_10 -L sso_histogram_n -L avalon_split_multibit_conduit_10 -L sp_cstart -L avalon_concatenate_singlebit_conduits_10 -L cat_cwfsw -L hls_sim_main_dpi_controller_10 -L main_dpi_controller -L hls_sim_component_dpi_controller_10 -L dpic_histogram -L altera_common_sv_packages -L hls_sim_mm_agent_dpi_bfm_10 -L mm_agent_histogram_avmm_0_rw -L sso_histogram_hist_r -L cat_done -L histogram_ir_cfan -L hls_sim_clock_reset_10 -L clock_reset -L histogram_cfan -L altera_irq_mapper_1920 -L tb
Z2 tCvgOpt 0
n@_opt
Z3 OE;O;10.7c;67
R0
T_opt1
!s110 1680641644
V1BG_0[IN?fBnEPdYdQ5841
R1
=1-000ae431a4f1-642c8e6a-af189-10d6d
o-quiet -auto_acc_if_foreign -work tb -L work -L work_lib -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L twentynm_ver -L twentynm_hssi_ver -L twentynm_hip_ver -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L twentynm -L twentynm_hssi -L twentynm_hip -L avalon_conduit_fanout_10 -L histogram_en_cfan -L histogram_internal_10 -L histogram -L hls_sim_stream_source_dpi_bfm_10 -L sso_histogram_n -L avalon_split_multibit_conduit_10 -L sp_cstart -L avalon_concatenate_singlebit_conduits_10 -L cat_cwfsw -L hls_sim_main_dpi_controller_10 -L main_dpi_controller -L hls_sim_component_dpi_controller_10 -L dpic_histogram -L altera_common_sv_packages -L hls_sim_mm_agent_dpi_bfm_10 -L mm_agent_histogram_avmm_0_rw -L sso_histogram_hist_r -L cat_done -L histogram_ir_cfan -L hls_sim_clock_reset_10 -L clock_reset -L histogram_cfan -L altera_irq_mapper_1920 -L tb +nowarnTFMPC
R2
n@_opt1
R3
vtb
!s110 1680641624
!i10b 1
!s100 7?RoC?Sg`IAR;OE326GSa1
IBA0TW8<m9[acBV:o]bzo]3
VDg1SIo80bB@j0V0VzS_@n1
R0
w1680641533
8tb.v
Ftb.v
L0 6
OE;L;10.7c;67
r1
!s85 0
31
!s108 1680641624.000000
!s107 tb.v|
!s90 +incdir+.|+define+COSIM_LIB|-suppress|14408|tb.v|-work|tb|
!i113 0
o-suppress 14408 -work tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
!s92 -suppress 14408 +incdir+. +define+COSIM_LIB -work tb -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
