;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Rx_1
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

; Tx_1
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

; UART_1
UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
UART_1_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB10_A0
UART_1_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB10_A1
UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
UART_1_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB10_D0
UART_1_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB10_D1
UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
UART_1_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB10_F0
UART_1_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB10_F1
UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
UART_1_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_1_BUART_sRX_RxSts__3__POS EQU 3
UART_1_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_1_BUART_sRX_RxSts__4__POS EQU 4
UART_1_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_1_BUART_sRX_RxSts__5__POS EQU 5
UART_1_BUART_sRX_RxSts__MASK EQU 0x38
UART_1_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB10_MSK
UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
UART_1_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB10_ST
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
UART_1_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB09_A0
UART_1_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB09_A1
UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
UART_1_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB09_D0
UART_1_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB09_D1
UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
UART_1_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB09_F0
UART_1_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB09_F1
UART_1_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_1_BUART_sTX_TxSts__0__POS EQU 0
UART_1_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_1_BUART_sTX_TxSts__1__POS EQU 1
UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
UART_1_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_1_BUART_sTX_TxSts__2__POS EQU 2
UART_1_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_1_BUART_sTX_TxSts__3__POS EQU 3
UART_1_BUART_sTX_TxSts__MASK EQU 0x0F
UART_1_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB09_MSK
UART_1_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
UART_1_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
UART_1_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB09_ST
UART_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
UART_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
UART_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
UART_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_1_IntClock__INDEX EQU 0x01
UART_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_1_IntClock__PM_ACT_MSK EQU 0x02
UART_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_1_IntClock__PM_STBY_MSK EQU 0x02
UART_1_TXInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
UART_1_TXInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
UART_1_TXInternalInterrupt__INTC_MASK EQU 0x10
UART_1_TXInternalInterrupt__INTC_NUMBER EQU 4
UART_1_TXInternalInterrupt__INTC_PRIOR_NUM EQU 7
UART_1_TXInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
UART_1_TXInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
UART_1_TXInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; SYStick
SYStick_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
SYStick_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
SYStick_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
SYStick_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
SYStick_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
SYStick_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
SYStick_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
SYStick_TimerHW__PER0 EQU CYREG_TMR0_PER0
SYStick_TimerHW__PER1 EQU CYREG_TMR0_PER1
SYStick_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
SYStick_TimerHW__PM_ACT_MSK EQU 0x01
SYStick_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
SYStick_TimerHW__PM_STBY_MSK EQU 0x01
SYStick_TimerHW__RT0 EQU CYREG_TMR0_RT0
SYStick_TimerHW__RT1 EQU CYREG_TMR0_RT1
SYStick_TimerHW__SR0 EQU CYREG_TMR0_SR0

; Pin_LedRed
Pin_LedRed__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_LedRed__0__MASK EQU 0x40
Pin_LedRed__0__PC EQU CYREG_PRT0_PC6
Pin_LedRed__0__PORT EQU 0
Pin_LedRed__0__SHIFT EQU 6
Pin_LedRed__AG EQU CYREG_PRT0_AG
Pin_LedRed__AMUX EQU CYREG_PRT0_AMUX
Pin_LedRed__BIE EQU CYREG_PRT0_BIE
Pin_LedRed__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LedRed__BYP EQU CYREG_PRT0_BYP
Pin_LedRed__CTL EQU CYREG_PRT0_CTL
Pin_LedRed__DM0 EQU CYREG_PRT0_DM0
Pin_LedRed__DM1 EQU CYREG_PRT0_DM1
Pin_LedRed__DM2 EQU CYREG_PRT0_DM2
Pin_LedRed__DR EQU CYREG_PRT0_DR
Pin_LedRed__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LedRed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LedRed__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LedRed__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LedRed__MASK EQU 0x40
Pin_LedRed__PORT EQU 0
Pin_LedRed__PRT EQU CYREG_PRT0_PRT
Pin_LedRed__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LedRed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LedRed__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LedRed__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LedRed__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LedRed__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LedRed__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LedRed__PS EQU CYREG_PRT0_PS
Pin_LedRed__SHIFT EQU 6
Pin_LedRed__SLW EQU CYREG_PRT0_SLW

; Pin_Seg1_A
Pin_Seg1_A__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
Pin_Seg1_A__0__MASK EQU 0x80
Pin_Seg1_A__0__PC EQU CYREG_PRT1_PC7
Pin_Seg1_A__0__PORT EQU 1
Pin_Seg1_A__0__SHIFT EQU 7
Pin_Seg1_A__AG EQU CYREG_PRT1_AG
Pin_Seg1_A__AMUX EQU CYREG_PRT1_AMUX
Pin_Seg1_A__BIE EQU CYREG_PRT1_BIE
Pin_Seg1_A__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Seg1_A__BYP EQU CYREG_PRT1_BYP
Pin_Seg1_A__CTL EQU CYREG_PRT1_CTL
Pin_Seg1_A__DM0 EQU CYREG_PRT1_DM0
Pin_Seg1_A__DM1 EQU CYREG_PRT1_DM1
Pin_Seg1_A__DM2 EQU CYREG_PRT1_DM2
Pin_Seg1_A__DR EQU CYREG_PRT1_DR
Pin_Seg1_A__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Seg1_A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Seg1_A__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Seg1_A__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Seg1_A__MASK EQU 0x80
Pin_Seg1_A__PORT EQU 1
Pin_Seg1_A__PRT EQU CYREG_PRT1_PRT
Pin_Seg1_A__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Seg1_A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Seg1_A__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Seg1_A__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Seg1_A__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Seg1_A__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Seg1_A__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Seg1_A__PS EQU CYREG_PRT1_PS
Pin_Seg1_A__SHIFT EQU 7
Pin_Seg1_A__SLW EQU CYREG_PRT1_SLW

; Pin_Seg1_B
Pin_Seg1_B__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Pin_Seg1_B__0__MASK EQU 0x40
Pin_Seg1_B__0__PC EQU CYREG_PRT1_PC6
Pin_Seg1_B__0__PORT EQU 1
Pin_Seg1_B__0__SHIFT EQU 6
Pin_Seg1_B__AG EQU CYREG_PRT1_AG
Pin_Seg1_B__AMUX EQU CYREG_PRT1_AMUX
Pin_Seg1_B__BIE EQU CYREG_PRT1_BIE
Pin_Seg1_B__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Seg1_B__BYP EQU CYREG_PRT1_BYP
Pin_Seg1_B__CTL EQU CYREG_PRT1_CTL
Pin_Seg1_B__DM0 EQU CYREG_PRT1_DM0
Pin_Seg1_B__DM1 EQU CYREG_PRT1_DM1
Pin_Seg1_B__DM2 EQU CYREG_PRT1_DM2
Pin_Seg1_B__DR EQU CYREG_PRT1_DR
Pin_Seg1_B__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Seg1_B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Seg1_B__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Seg1_B__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Seg1_B__MASK EQU 0x40
Pin_Seg1_B__PORT EQU 1
Pin_Seg1_B__PRT EQU CYREG_PRT1_PRT
Pin_Seg1_B__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Seg1_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Seg1_B__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Seg1_B__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Seg1_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Seg1_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Seg1_B__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Seg1_B__PS EQU CYREG_PRT1_PS
Pin_Seg1_B__SHIFT EQU 6
Pin_Seg1_B__SLW EQU CYREG_PRT1_SLW

; Pin_Seg1_C
Pin_Seg1_C__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
Pin_Seg1_C__0__MASK EQU 0x20
Pin_Seg1_C__0__PC EQU CYREG_PRT1_PC5
Pin_Seg1_C__0__PORT EQU 1
Pin_Seg1_C__0__SHIFT EQU 5
Pin_Seg1_C__AG EQU CYREG_PRT1_AG
Pin_Seg1_C__AMUX EQU CYREG_PRT1_AMUX
Pin_Seg1_C__BIE EQU CYREG_PRT1_BIE
Pin_Seg1_C__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Seg1_C__BYP EQU CYREG_PRT1_BYP
Pin_Seg1_C__CTL EQU CYREG_PRT1_CTL
Pin_Seg1_C__DM0 EQU CYREG_PRT1_DM0
Pin_Seg1_C__DM1 EQU CYREG_PRT1_DM1
Pin_Seg1_C__DM2 EQU CYREG_PRT1_DM2
Pin_Seg1_C__DR EQU CYREG_PRT1_DR
Pin_Seg1_C__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Seg1_C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Seg1_C__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Seg1_C__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Seg1_C__MASK EQU 0x20
Pin_Seg1_C__PORT EQU 1
Pin_Seg1_C__PRT EQU CYREG_PRT1_PRT
Pin_Seg1_C__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Seg1_C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Seg1_C__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Seg1_C__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Seg1_C__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Seg1_C__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Seg1_C__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Seg1_C__PS EQU CYREG_PRT1_PS
Pin_Seg1_C__SHIFT EQU 5
Pin_Seg1_C__SLW EQU CYREG_PRT1_SLW

; Pin_Seg1_D
Pin_Seg1_D__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
Pin_Seg1_D__0__MASK EQU 0x10
Pin_Seg1_D__0__PC EQU CYREG_PRT1_PC4
Pin_Seg1_D__0__PORT EQU 1
Pin_Seg1_D__0__SHIFT EQU 4
Pin_Seg1_D__AG EQU CYREG_PRT1_AG
Pin_Seg1_D__AMUX EQU CYREG_PRT1_AMUX
Pin_Seg1_D__BIE EQU CYREG_PRT1_BIE
Pin_Seg1_D__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Seg1_D__BYP EQU CYREG_PRT1_BYP
Pin_Seg1_D__CTL EQU CYREG_PRT1_CTL
Pin_Seg1_D__DM0 EQU CYREG_PRT1_DM0
Pin_Seg1_D__DM1 EQU CYREG_PRT1_DM1
Pin_Seg1_D__DM2 EQU CYREG_PRT1_DM2
Pin_Seg1_D__DR EQU CYREG_PRT1_DR
Pin_Seg1_D__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Seg1_D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Seg1_D__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Seg1_D__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Seg1_D__MASK EQU 0x10
Pin_Seg1_D__PORT EQU 1
Pin_Seg1_D__PRT EQU CYREG_PRT1_PRT
Pin_Seg1_D__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Seg1_D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Seg1_D__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Seg1_D__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Seg1_D__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Seg1_D__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Seg1_D__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Seg1_D__PS EQU CYREG_PRT1_PS
Pin_Seg1_D__SHIFT EQU 4
Pin_Seg1_D__SLW EQU CYREG_PRT1_SLW

; Pin_Seg1_E
Pin_Seg1_E__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
Pin_Seg1_E__0__MASK EQU 0x08
Pin_Seg1_E__0__PC EQU CYREG_PRT1_PC3
Pin_Seg1_E__0__PORT EQU 1
Pin_Seg1_E__0__SHIFT EQU 3
Pin_Seg1_E__AG EQU CYREG_PRT1_AG
Pin_Seg1_E__AMUX EQU CYREG_PRT1_AMUX
Pin_Seg1_E__BIE EQU CYREG_PRT1_BIE
Pin_Seg1_E__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Seg1_E__BYP EQU CYREG_PRT1_BYP
Pin_Seg1_E__CTL EQU CYREG_PRT1_CTL
Pin_Seg1_E__DM0 EQU CYREG_PRT1_DM0
Pin_Seg1_E__DM1 EQU CYREG_PRT1_DM1
Pin_Seg1_E__DM2 EQU CYREG_PRT1_DM2
Pin_Seg1_E__DR EQU CYREG_PRT1_DR
Pin_Seg1_E__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Seg1_E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Seg1_E__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Seg1_E__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Seg1_E__MASK EQU 0x08
Pin_Seg1_E__PORT EQU 1
Pin_Seg1_E__PRT EQU CYREG_PRT1_PRT
Pin_Seg1_E__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Seg1_E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Seg1_E__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Seg1_E__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Seg1_E__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Seg1_E__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Seg1_E__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Seg1_E__PS EQU CYREG_PRT1_PS
Pin_Seg1_E__SHIFT EQU 3
Pin_Seg1_E__SLW EQU CYREG_PRT1_SLW

; Pin_Seg1_F
Pin_Seg1_F__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Pin_Seg1_F__0__MASK EQU 0x04
Pin_Seg1_F__0__PC EQU CYREG_PRT1_PC2
Pin_Seg1_F__0__PORT EQU 1
Pin_Seg1_F__0__SHIFT EQU 2
Pin_Seg1_F__AG EQU CYREG_PRT1_AG
Pin_Seg1_F__AMUX EQU CYREG_PRT1_AMUX
Pin_Seg1_F__BIE EQU CYREG_PRT1_BIE
Pin_Seg1_F__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Seg1_F__BYP EQU CYREG_PRT1_BYP
Pin_Seg1_F__CTL EQU CYREG_PRT1_CTL
Pin_Seg1_F__DM0 EQU CYREG_PRT1_DM0
Pin_Seg1_F__DM1 EQU CYREG_PRT1_DM1
Pin_Seg1_F__DM2 EQU CYREG_PRT1_DM2
Pin_Seg1_F__DR EQU CYREG_PRT1_DR
Pin_Seg1_F__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Seg1_F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Seg1_F__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Seg1_F__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Seg1_F__MASK EQU 0x04
Pin_Seg1_F__PORT EQU 1
Pin_Seg1_F__PRT EQU CYREG_PRT1_PRT
Pin_Seg1_F__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Seg1_F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Seg1_F__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Seg1_F__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Seg1_F__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Seg1_F__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Seg1_F__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Seg1_F__PS EQU CYREG_PRT1_PS
Pin_Seg1_F__SHIFT EQU 2
Pin_Seg1_F__SLW EQU CYREG_PRT1_SLW

; Pin_Seg1_G
Pin_Seg1_G__0__INTTYPE EQU CYREG_PICU1_INTTYPE1
Pin_Seg1_G__0__MASK EQU 0x02
Pin_Seg1_G__0__PC EQU CYREG_PRT1_PC1
Pin_Seg1_G__0__PORT EQU 1
Pin_Seg1_G__0__SHIFT EQU 1
Pin_Seg1_G__AG EQU CYREG_PRT1_AG
Pin_Seg1_G__AMUX EQU CYREG_PRT1_AMUX
Pin_Seg1_G__BIE EQU CYREG_PRT1_BIE
Pin_Seg1_G__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Seg1_G__BYP EQU CYREG_PRT1_BYP
Pin_Seg1_G__CTL EQU CYREG_PRT1_CTL
Pin_Seg1_G__DM0 EQU CYREG_PRT1_DM0
Pin_Seg1_G__DM1 EQU CYREG_PRT1_DM1
Pin_Seg1_G__DM2 EQU CYREG_PRT1_DM2
Pin_Seg1_G__DR EQU CYREG_PRT1_DR
Pin_Seg1_G__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Seg1_G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Seg1_G__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Seg1_G__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Seg1_G__MASK EQU 0x02
Pin_Seg1_G__PORT EQU 1
Pin_Seg1_G__PRT EQU CYREG_PRT1_PRT
Pin_Seg1_G__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Seg1_G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Seg1_G__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Seg1_G__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Seg1_G__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Seg1_G__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Seg1_G__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Seg1_G__PS EQU CYREG_PRT1_PS
Pin_Seg1_G__SHIFT EQU 1
Pin_Seg1_G__SLW EQU CYREG_PRT1_SLW

; Pin_Select
Pin_Select__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
Pin_Select__0__MASK EQU 0x20
Pin_Select__0__PC EQU CYREG_PRT3_PC5
Pin_Select__0__PORT EQU 3
Pin_Select__0__SHIFT EQU 5
Pin_Select__AG EQU CYREG_PRT3_AG
Pin_Select__AMUX EQU CYREG_PRT3_AMUX
Pin_Select__BIE EQU CYREG_PRT3_BIE
Pin_Select__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Select__BYP EQU CYREG_PRT3_BYP
Pin_Select__CTL EQU CYREG_PRT3_CTL
Pin_Select__DM0 EQU CYREG_PRT3_DM0
Pin_Select__DM1 EQU CYREG_PRT3_DM1
Pin_Select__DM2 EQU CYREG_PRT3_DM2
Pin_Select__DR EQU CYREG_PRT3_DR
Pin_Select__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Select__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Select__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Select__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Select__MASK EQU 0x20
Pin_Select__PORT EQU 3
Pin_Select__PRT EQU CYREG_PRT3_PRT
Pin_Select__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Select__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Select__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Select__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Select__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Select__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Select__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Select__PS EQU CYREG_PRT3_PS
Pin_Select__SHIFT EQU 5
Pin_Select__SLW EQU CYREG_PRT3_SLW

; ISR_Button1
ISR_Button1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Button1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Button1__INTC_MASK EQU 0x01
ISR_Button1__INTC_NUMBER EQU 0
ISR_Button1__INTC_PRIOR_NUM EQU 7
ISR_Button1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ISR_Button1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Button1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ISR_Button2
ISR_Button2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Button2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Button2__INTC_MASK EQU 0x02
ISR_Button2__INTC_NUMBER EQU 1
ISR_Button2__INTC_PRIOR_NUM EQU 7
ISR_Button2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ISR_Button2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Button2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ISR_Button3
ISR_Button3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Button3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Button3__INTC_MASK EQU 0x04
ISR_Button3__INTC_NUMBER EQU 2
ISR_Button3__INTC_PRIOR_NUM EQU 7
ISR_Button3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
ISR_Button3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Button3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ISR_Button4
ISR_Button4__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_Button4__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_Button4__INTC_MASK EQU 0x08
ISR_Button4__INTC_NUMBER EQU 3
ISR_Button4__INTC_PRIOR_NUM EQU 7
ISR_Button4__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
ISR_Button4__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_Button4__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ISR_SYStick
ISR_SYStick__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ISR_SYStick__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ISR_SYStick__INTC_MASK EQU 0x20000
ISR_SYStick__INTC_NUMBER EQU 17
ISR_SYStick__INTC_PRIOR_NUM EQU 7
ISR_SYStick__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
ISR_SYStick__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ISR_SYStick__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Pin_Button1
Pin_Button1__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
Pin_Button1__0__MASK EQU 0x08
Pin_Button1__0__PC EQU CYREG_PRT0_PC3
Pin_Button1__0__PORT EQU 0
Pin_Button1__0__SHIFT EQU 3
Pin_Button1__AG EQU CYREG_PRT0_AG
Pin_Button1__AMUX EQU CYREG_PRT0_AMUX
Pin_Button1__BIE EQU CYREG_PRT0_BIE
Pin_Button1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button1__BYP EQU CYREG_PRT0_BYP
Pin_Button1__CTL EQU CYREG_PRT0_CTL
Pin_Button1__DM0 EQU CYREG_PRT0_DM0
Pin_Button1__DM1 EQU CYREG_PRT0_DM1
Pin_Button1__DM2 EQU CYREG_PRT0_DM2
Pin_Button1__DR EQU CYREG_PRT0_DR
Pin_Button1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button1__MASK EQU 0x08
Pin_Button1__PORT EQU 0
Pin_Button1__PRT EQU CYREG_PRT0_PRT
Pin_Button1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button1__PS EQU CYREG_PRT0_PS
Pin_Button1__SHIFT EQU 3
Pin_Button1__SLW EQU CYREG_PRT0_SLW

; Pin_Button2
Pin_Button2__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
Pin_Button2__0__MASK EQU 0x10
Pin_Button2__0__PC EQU CYREG_PRT0_PC4
Pin_Button2__0__PORT EQU 0
Pin_Button2__0__SHIFT EQU 4
Pin_Button2__AG EQU CYREG_PRT0_AG
Pin_Button2__AMUX EQU CYREG_PRT0_AMUX
Pin_Button2__BIE EQU CYREG_PRT0_BIE
Pin_Button2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button2__BYP EQU CYREG_PRT0_BYP
Pin_Button2__CTL EQU CYREG_PRT0_CTL
Pin_Button2__DM0 EQU CYREG_PRT0_DM0
Pin_Button2__DM1 EQU CYREG_PRT0_DM1
Pin_Button2__DM2 EQU CYREG_PRT0_DM2
Pin_Button2__DR EQU CYREG_PRT0_DR
Pin_Button2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button2__MASK EQU 0x10
Pin_Button2__PORT EQU 0
Pin_Button2__PRT EQU CYREG_PRT0_PRT
Pin_Button2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button2__PS EQU CYREG_PRT0_PS
Pin_Button2__SHIFT EQU 4
Pin_Button2__SLW EQU CYREG_PRT0_SLW

; Pin_Button3
Pin_Button3__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_Button3__0__MASK EQU 0x20
Pin_Button3__0__PC EQU CYREG_PRT0_PC5
Pin_Button3__0__PORT EQU 0
Pin_Button3__0__SHIFT EQU 5
Pin_Button3__AG EQU CYREG_PRT0_AG
Pin_Button3__AMUX EQU CYREG_PRT0_AMUX
Pin_Button3__BIE EQU CYREG_PRT0_BIE
Pin_Button3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_Button3__BYP EQU CYREG_PRT0_BYP
Pin_Button3__CTL EQU CYREG_PRT0_CTL
Pin_Button3__DM0 EQU CYREG_PRT0_DM0
Pin_Button3__DM1 EQU CYREG_PRT0_DM1
Pin_Button3__DM2 EQU CYREG_PRT0_DM2
Pin_Button3__DR EQU CYREG_PRT0_DR
Pin_Button3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_Button3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_Button3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_Button3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_Button3__MASK EQU 0x20
Pin_Button3__PORT EQU 0
Pin_Button3__PRT EQU CYREG_PRT0_PRT
Pin_Button3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_Button3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_Button3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_Button3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_Button3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_Button3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_Button3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_Button3__PS EQU CYREG_PRT0_PS
Pin_Button3__SHIFT EQU 5
Pin_Button3__SLW EQU CYREG_PRT0_SLW

; Pin_Button4
Pin_Button4__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
Pin_Button4__0__MASK EQU 0x04
Pin_Button4__0__PC EQU CYREG_PRT3_PC2
Pin_Button4__0__PORT EQU 3
Pin_Button4__0__SHIFT EQU 2
Pin_Button4__AG EQU CYREG_PRT3_AG
Pin_Button4__AMUX EQU CYREG_PRT3_AMUX
Pin_Button4__BIE EQU CYREG_PRT3_BIE
Pin_Button4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin_Button4__BYP EQU CYREG_PRT3_BYP
Pin_Button4__CTL EQU CYREG_PRT3_CTL
Pin_Button4__DM0 EQU CYREG_PRT3_DM0
Pin_Button4__DM1 EQU CYREG_PRT3_DM1
Pin_Button4__DM2 EQU CYREG_PRT3_DM2
Pin_Button4__DR EQU CYREG_PRT3_DR
Pin_Button4__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin_Button4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Pin_Button4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin_Button4__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin_Button4__MASK EQU 0x04
Pin_Button4__PORT EQU 3
Pin_Button4__PRT EQU CYREG_PRT3_PRT
Pin_Button4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin_Button4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin_Button4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin_Button4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin_Button4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin_Button4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin_Button4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin_Button4__PS EQU CYREG_PRT3_PS
Pin_Button4__SHIFT EQU 2
Pin_Button4__SLW EQU CYREG_PRT3_SLW

; Pin_Display
Pin_Display__0__INTTYPE EQU CYREG_PICU1_INTTYPE0
Pin_Display__0__MASK EQU 0x01
Pin_Display__0__PC EQU CYREG_PRT1_PC0
Pin_Display__0__PORT EQU 1
Pin_Display__0__SHIFT EQU 0
Pin_Display__AG EQU CYREG_PRT1_AG
Pin_Display__AMUX EQU CYREG_PRT1_AMUX
Pin_Display__BIE EQU CYREG_PRT1_BIE
Pin_Display__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin_Display__BYP EQU CYREG_PRT1_BYP
Pin_Display__CTL EQU CYREG_PRT1_CTL
Pin_Display__DM0 EQU CYREG_PRT1_DM0
Pin_Display__DM1 EQU CYREG_PRT1_DM1
Pin_Display__DM2 EQU CYREG_PRT1_DM2
Pin_Display__DR EQU CYREG_PRT1_DR
Pin_Display__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin_Display__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Pin_Display__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin_Display__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin_Display__MASK EQU 0x01
Pin_Display__PORT EQU 1
Pin_Display__PRT EQU CYREG_PRT1_PRT
Pin_Display__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin_Display__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin_Display__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin_Display__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin_Display__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin_Display__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin_Display__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin_Display__PS EQU CYREG_PRT1_PS
Pin_Display__SHIFT EQU 0
Pin_Display__SLW EQU CYREG_PRT1_SLW

; Pin_LedGreen
Pin_LedGreen__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_LedGreen__0__MASK EQU 0x80
Pin_LedGreen__0__PC EQU CYREG_PRT0_PC7
Pin_LedGreen__0__PORT EQU 0
Pin_LedGreen__0__SHIFT EQU 7
Pin_LedGreen__AG EQU CYREG_PRT0_AG
Pin_LedGreen__AMUX EQU CYREG_PRT0_AMUX
Pin_LedGreen__BIE EQU CYREG_PRT0_BIE
Pin_LedGreen__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_LedGreen__BYP EQU CYREG_PRT0_BYP
Pin_LedGreen__CTL EQU CYREG_PRT0_CTL
Pin_LedGreen__DM0 EQU CYREG_PRT0_DM0
Pin_LedGreen__DM1 EQU CYREG_PRT0_DM1
Pin_LedGreen__DM2 EQU CYREG_PRT0_DM2
Pin_LedGreen__DR EQU CYREG_PRT0_DR
Pin_LedGreen__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_LedGreen__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_LedGreen__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_LedGreen__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_LedGreen__MASK EQU 0x80
Pin_LedGreen__PORT EQU 0
Pin_LedGreen__PRT EQU CYREG_PRT0_PRT
Pin_LedGreen__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_LedGreen__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_LedGreen__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_LedGreen__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_LedGreen__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_LedGreen__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_LedGreen__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_LedGreen__PS EQU CYREG_PRT0_PS
Pin_LedGreen__SHIFT EQU 7
Pin_LedGreen__SLW EQU CYREG_PRT0_SLW

; Pin_LedYellow
Pin_LedYellow__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Pin_LedYellow__0__MASK EQU 0x01
Pin_LedYellow__0__PC EQU CYREG_PRT2_PC0
Pin_LedYellow__0__PORT EQU 2
Pin_LedYellow__0__SHIFT EQU 0
Pin_LedYellow__AG EQU CYREG_PRT2_AG
Pin_LedYellow__AMUX EQU CYREG_PRT2_AMUX
Pin_LedYellow__BIE EQU CYREG_PRT2_BIE
Pin_LedYellow__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin_LedYellow__BYP EQU CYREG_PRT2_BYP
Pin_LedYellow__CTL EQU CYREG_PRT2_CTL
Pin_LedYellow__DM0 EQU CYREG_PRT2_DM0
Pin_LedYellow__DM1 EQU CYREG_PRT2_DM1
Pin_LedYellow__DM2 EQU CYREG_PRT2_DM2
Pin_LedYellow__DR EQU CYREG_PRT2_DR
Pin_LedYellow__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin_LedYellow__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Pin_LedYellow__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin_LedYellow__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin_LedYellow__MASK EQU 0x01
Pin_LedYellow__PORT EQU 2
Pin_LedYellow__PRT EQU CYREG_PRT2_PRT
Pin_LedYellow__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin_LedYellow__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin_LedYellow__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin_LedYellow__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin_LedYellow__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin_LedYellow__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin_LedYellow__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin_LedYellow__PS EQU CYREG_PRT2_PS
Pin_LedYellow__SHIFT EQU 0
Pin_LedYellow__SLW EQU CYREG_PRT2_SLW

; Control_Reg_SevenSegmentLED
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__MASK EQU 0x7F
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Control_Reg_SevenSegmentLED_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0002001F
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
