// Seed: 1729151029
module module_0 (
    output tri  id_0,
    input  wire id_1,
    output tri  id_2,
    input  tri0 id_3,
    input  tri  id_4,
    output wor  id_5,
    input  tri1 id_6,
    output tri0 id_7,
    input  wire id_8,
    output tri0 id_9
    , id_11
);
  assign id_7 = -1;
endmodule
module module_1 (
    input  tri1 id_0,
    output wire id_1,
    output tri0 id_2,
    input  tri  id_3,
    input  tri0 id_4,
    input  wand id_5,
    output wand id_6
    , id_8
);
  logic id_9;
  int   id_10;
  always @(id_0 or -1);
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_4,
      id_4,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
