============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Apr 11 2022  06:43:38 pm
  Module:                 z80_top_direct_n
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (361 ps) Setup Check with Pin data_pins_/dout_reg[2]/CN->D
          Group: I2C
     Startpoint: (F) D[2]
          Clock: (R) CLK
       Endpoint: (F) data_pins_/dout_reg[2]/D
          Clock: (F) CLK

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-     168                  
     Required Time:=     832                  
      Launch Clock:-       0                  
       Input Delay:-     200                  
         Data Path:-     271                  
             Slack:=     361                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  D[2]                     -       -     F     (arrival)      1 338.3   160     0     200 
  data_pins_/g353/Q        -       B->Q  R     NA2X2          1   9.8   155   181     381 
  data_pins_/g338/Q        -       C->Q  F     ON21X1         1   8.9   109    90     471 
  data_pins_/dout_reg[2]/D -       -     F     DFFQX0         1     -     -     0     471 
#-----------------------------------------------------------------------------------------

