{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711396539674 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711396539674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:55:39 2024 " "Processing started: Mon Mar 25 20:55:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711396539674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396539674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2c_master_regs -c i2c_master_regs " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2c_master_regs -c i2c_master_regs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396539675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711396540016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711396540016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396545954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/sys_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/sys_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_model " "Found entity 1: sys_model" {  } { { "../misc/sys_model.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/sys_model.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396545957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396545957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/dbus_master_model.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/misc/dbus_master_model.v" { { "Info" "ISGN_ENTITY_NAME" "1 dbus_master_model " "Found entity 1: dbus_master_model" {  } { { "../misc/dbus_master_model.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/misc/dbus_master_model.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396545958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396545958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/tb/tb_i2c_master_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/tb/tb_i2c_master_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_i2c_master_regs " "Found entity 1: tb_i2c_master_regs" {  } { { "../tb/tb_i2c_master_regs.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/tb/tb_i2c_master_regs.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396545962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396545962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master_regs.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master_regs.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_regs " "Found entity 1: i2c_master_regs" {  } { { "../rtl/i2c_master_regs.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711396545965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396545965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/adria/documents/universitat/8e/dssd/labs-dssd/p4/rtl/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396545967 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2c_master_regs " "Elaborating entity \"i2c_master_regs\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711396545989 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711396546365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711396546701 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711396546701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "130 " "Implemented 130 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711396546759 ""} { "Info" "ICUT_CUT_TM_OPINS" "31 " "Implemented 31 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711396546759 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711396546759 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711396546759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711396546778 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 20:55:46 2024 " "Processing ended: Mon Mar 25 20:55:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711396546778 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711396546778 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711396546778 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711396546778 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711396548038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711396548039 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:55:47 2024 " "Processing started: Mon Mar 25 20:55:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711396548039 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711396548039 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2c_master_regs -c i2c_master_regs " "Command: quartus_fit --read_settings_files=off --write_settings_files=off i2c_master_regs -c i2c_master_regs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711396548039 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711396548159 ""}
{ "Info" "0" "" "Project  = i2c_master_regs" {  } {  } 0 0 "Project  = i2c_master_regs" 0 0 "Fitter" 0 0 1711396548159 ""}
{ "Info" "0" "" "Revision = i2c_master_regs" {  } {  } 0 0 "Revision = i2c_master_regs" 0 0 "Fitter" 0 0 1711396548159 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711396548207 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711396548207 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2c_master_regs EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"i2c_master_regs\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711396548213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711396548245 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711396548245 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711396548349 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1711396548353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711396548446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711396548446 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711396548446 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711396548446 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711396548447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711396548447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711396548447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711396548447 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711396548447 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711396548447 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711396548448 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "57 57 " "No exact pin location assignment(s) for 57 pins of 57 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711396548638 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/i2c_master_regs.sdc " "Reading SDC File: '../sdc/i2c_master_regs.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711396548753 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Rise) setup and hold " "From clk100MHz (Rise) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396548757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Rise) setup and hold " "From clk100MHz (Fall) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396548757 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Fall) setup and hold " "From clk100MHz (Fall) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396548757 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1711396548757 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1711396548757 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711396548757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711396548757 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000    clk100MHz " "  10.000    clk100MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711396548757 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1711396548757 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711396548782 ""}  } { { "../rtl/i2c_master_regs.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/" { { 0 { 0 ""} 0 208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711396548782 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Rst_n~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711396548782 ""}  } { { "../rtl/i2c_master_regs.v" "" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/rtl/i2c_master_regs.v" 112 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711396548782 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711396548934 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711396548934 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711396548934 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711396548934 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711396548935 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1711396548935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1711396548935 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711396548935 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711396548947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1711396548947 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711396548947 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "55 unused 2.5V 24 31 0 " "Number of I/O pins in group: 55 (unused VREF, 2.5V VCCIO, 24 input, 31 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1711396548948 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1711396548948 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1711396548948 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711396548948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711396548948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711396548948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711396548948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711396548948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711396548948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711396548948 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711396548948 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1711396548948 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1711396548948 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711396548978 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711396548981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711396549351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711396549385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711396549396 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711396549658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711396549658 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711396549821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X43_Y11 X53_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22" {  } { { "loc" "" { Generic "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X43_Y11 to location X53_Y22"} { { 12 { 0 ""} 43 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711396550334 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711396550334 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711396550392 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1711396550392 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711396550392 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711396550394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711396550481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711396550486 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711396550588 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711396550588 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711396550818 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711396551056 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/output_files/i2c_master_regs.fit.smsg " "Generated suppressed messages file C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/output_files/i2c_master_regs.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711396551232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5743 " "Peak virtual memory: 5743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711396551459 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 20:55:51 2024 " "Processing ended: Mon Mar 25 20:55:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711396551459 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711396551459 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711396551459 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711396551459 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711396552499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711396552499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:55:52 2024 " "Processing started: Mon Mar 25 20:55:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711396552499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711396552499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off i2c_master_regs -c i2c_master_regs " "Command: quartus_asm --read_settings_files=off --write_settings_files=off i2c_master_regs -c i2c_master_regs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711396552499 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711396552760 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711396553177 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711396553196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711396553316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 20:55:53 2024 " "Processing ended: Mon Mar 25 20:55:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711396553316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711396553316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711396553316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711396553316 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711396553900 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711396554464 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711396554464 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:55:54 2024 " "Processing started: Mon Mar 25 20:55:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711396554464 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711396554464 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta i2c_master_regs -c i2c_master_regs " "Command: quartus_sta i2c_master_regs -c i2c_master_regs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711396554464 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711396554583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711396554702 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711396554702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396554734 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396554734 ""}
{ "Info" "ISTA_SDC_FOUND" "../sdc/i2c_master_regs.sdc " "Reading SDC File: '../sdc/i2c_master_regs.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711396554884 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Rise) setup and hold " "From clk100MHz (Rise) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396554891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Rise) setup and hold " "From clk100MHz (Fall) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396554891 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Fall) setup and hold " "From clk100MHz (Fall) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396554891 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1711396554891 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711396554891 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711396554899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.100 " "Worst-case setup slack is 3.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396554915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396554915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.100               0.000 clk100MHz  " "    3.100               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396554915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396554915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396554919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396554919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clk100MHz  " "    0.357               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396554919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396554919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711396554923 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711396554928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.633 " "Worst-case minimum pulse width slack is 4.633" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396554931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396554931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.633               0.000 clk100MHz  " "    4.633               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396554931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396554931 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711396554949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711396554962 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711396555196 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Rise) setup and hold " "From clk100MHz (Rise) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396555226 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Rise) setup and hold " "From clk100MHz (Fall) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396555226 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Fall) setup and hold " "From clk100MHz (Fall) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396555226 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1711396555226 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.327 " "Worst-case setup slack is 3.327" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555235 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.327               0.000 clk100MHz  " "    3.327               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555235 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396555235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555240 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk100MHz  " "    0.312               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555240 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396555240 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711396555245 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711396555248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.660 " "Worst-case minimum pulse width slack is 4.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.660               0.000 clk100MHz  " "    4.660               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396555252 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711396555270 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Rise) clk100MHz (Rise) setup and hold " "From clk100MHz (Rise) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396555322 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Rise) setup and hold " "From clk100MHz (Fall) to clk100MHz (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396555322 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk100MHz (Fall) clk100MHz (Fall) setup and hold " "From clk100MHz (Fall) to clk100MHz (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711396555322 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1711396555322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.595 " "Worst-case setup slack is 3.595" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.595               0.000 clk100MHz  " "    3.595               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396555327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk100MHz  " "    0.186               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396555331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711396555335 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711396555339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.401 " "Worst-case minimum pulse width slack is 4.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.401               0.000 clk100MHz  " "    4.401               0.000 clk100MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711396555343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711396555343 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711396555627 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711396555627 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 13 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711396555690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 20:55:55 2024 " "Processing ended: Mon Mar 25 20:55:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711396555690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711396555690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711396555690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711396555690 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1711396556684 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711396556684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:55:56 2024 " "Processing started: Mon Mar 25 20:55:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711396556684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711396556684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off i2c_master_regs -c i2c_master_regs " "Command: quartus_eda --read_settings_files=off --write_settings_files=off i2c_master_regs -c i2c_master_regs" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711396556684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711396557048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_regs_6_1200mv_85c_slow.vo C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_regs_6_1200mv_85c_slow.vo in folder \"C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711396557128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_regs_6_1200mv_0c_slow.vo C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_regs_6_1200mv_0c_slow.vo in folder \"C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711396557153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_regs_min_1200mv_0c_fast.vo C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_regs_min_1200mv_0c_fast.vo in folder \"C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711396557176 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_regs.vo C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_regs.vo in folder \"C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711396557201 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_regs_6_1200mv_85c_v_slow.sdo C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_regs_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711396557219 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_regs_6_1200mv_0c_v_slow.sdo C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_regs_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711396557236 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_regs_min_1200mv_0c_v_fast.sdo C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_regs_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711396557254 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "i2c_master_regs_v.sdo C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/ simulation " "Generated file i2c_master_regs_v.sdo in folder \"C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711396557277 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4653 " "Peak virtual memory: 4653 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711396557314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 20:55:57 2024 " "Processing ended: Mon Mar 25 20:55:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711396557314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711396557314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711396557314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711396557314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1711396558403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711396558403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 20:55:58 2024 " "Processing started: Mon Mar 25 20:55:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711396558403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1711396558403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui i2c_master_regs i2c_master_regs " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui i2c_master_regs i2c_master_regs" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1711396558403 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui i2c_master_regs i2c_master_regs " "Quartus(args): --block_on_gui i2c_master_regs i2c_master_regs" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1711396558403 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1711396558534 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1711396558613 ""}
{ "Warning" "0" "" "Warning: File i2c_master_regs_run_msim_gate_verilog.do already exists - backing up current file as i2c_master_regs_run_msim_gate_verilog.do.bak2" {  } {  } 0 0 "Warning: File i2c_master_regs_run_msim_gate_verilog.do already exists - backing up current file as i2c_master_regs_run_msim_gate_verilog.do.bak2" 0 0 "Shell" 0 0 1711396558725 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/i2c_master_regs_run_msim_gate_verilog.do" {  } { { "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/i2c_master_regs_run_msim_gate_verilog.do" "0" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/i2c_master_regs_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/i2c_master_regs_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1711396558738 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1711396642862 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do i2c_master_regs_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do i2c_master_regs_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{i2c_master_regs.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{i2c_master_regs.vo\}" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 20:56:07 on Mar 25,2024" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 20:56:07 on Mar 25,2024" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" i2c_master_regs.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" i2c_master_regs.vo " 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module i2c_master_regs" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module i2c_master_regs" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module hard_block" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     i2c_master_regs" {  } {  } 0 0 "ModelSim-Altera Info: #     i2c_master_regs" 0 0 "Shell" 0 0 1711396642863 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 20:56:07 on Mar 25,2024, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 20:56:07 on Mar 25,2024, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb \{C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb/tb_i2c_master_regs.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb \{C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb/tb_i2c_master_regs.v\}" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 20:56:08 on Mar 25,2024" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 20:56:08 on Mar 25,2024" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb\" C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb/tb_i2c_master_regs.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb\" C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb/tb_i2c_master_regs.v " 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module tb_i2c_master_regs" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module tb_i2c_master_regs" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     tb_i2c_master_regs" {  } {  } 0 0 "ModelSim-Altera Info: #     tb_i2c_master_regs" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 20:56:08 on Mar 25,2024, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 20:56:08 on Mar 25,2024, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\"  tb_i2c_master_regs" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\"  tb_i2c_master_regs" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"\"+acc\"\" tb_i2c_master_regs " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps \"+transport_int_delays\" \"+transport_path_delays\" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"\"+acc\"\" tb_i2c_master_regs " 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 20:56:08 on Mar 25,2024" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 20:56:08 on Mar 25,2024" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.tb_i2c_master_regs" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.tb_i2c_master_regs" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.i2c_master_regs" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.i2c_master_regs" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.hard_block" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.hard_block" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_obuf" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_io_ibuf" 0 0 "Shell" 0 0 1711396642864 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_clkctrl" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_clkctrl" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mux41" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_mux41" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_ena_reg" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_ena_reg" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneive_ver.cycloneive_lcell_comb" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'dbus_master_model' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'dbus_master_model' failed. The design unit was not found." 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb/tb_i2c_master_regs.v Line: 100" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb/tb_i2c_master_regs.v Line: 100" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneive" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneive" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'sys_model' failed. The design unit was not found." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-3033) Instantiation of 'sys_model' failed. The design unit was not found." 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb/tb_i2c_master_regs.v Line: 110" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /tb_i2c_master_regs File: C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/../tb/tb_i2c_master_regs.v Line: 110" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #         Searched libraries:" {  } {  } 0 0 "ModelSim-Altera Info: #         Searched libraries:" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneive" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cycloneive" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #             C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/gate_work" {  } {  } 0 0 "ModelSim-Altera Info: #             C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/simulation/modelsim/gate_work" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error: Error loading design" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #        Pausing macro execution" {  } {  } 0 0 "ModelSim-Altera Info: #        Pausing macro execution" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./i2c_master_regs_run_msim_gate_verilog.do PAUSED at line 12" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./i2c_master_regs_run_msim_gate_verilog.do PAUSED at line 12" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 20:57:21 on Mar 25,2024, Elapsed time: 0:01:13" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 20:57:21 on Mar 25,2024, Elapsed time: 0:01:13" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 2, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 2, Warnings: 0" 0 0 "Shell" 0 0 1711396642865 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "Shell" 0 0 1711396642968 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "Shell" 0 0 1711396642968 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/i2c_master_regs_nativelink_simulation.rpt" {  } { { "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/i2c_master_regs_nativelink_simulation.rpt" "0" { Text "C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/i2c_master_regs_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/adria/Documents/Universitat/8e/DSSD/labs-dssd/p4/syn/i2c_master_regs_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1711396642968 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1711396642969 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 5 s 1  Quartus Prime " "Quartus Prime Shell was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4693 " "Peak virtual memory: 4693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711396642969 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 25 20:57:22 2024 " "Processing ended: Mon Mar 25 20:57:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711396642969 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711396642969 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711396642969 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1711396642969 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 25 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 25 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1711396643514 ""}
