// Seed: 4233587680
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output uwire id_2;
  inout wire id_1;
  assign id_2 = 1;
  always @(posedge id_3) begin : LABEL_0
    if (1) $signed(99);
    ;
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd65,
    parameter id_6 = 32'd51
) (
    input tri1 id_0
    , id_9,
    input tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    input wor _id_4,
    output tri1 id_5,
    input wand _id_6,
    output uwire id_7
);
  reg id_10;
  reg [id_6 : 1 'b0] id_11;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9
  );
  assign id_11 = id_11;
  wire [-1 : 1] id_12;
  always @(posedge -1 or -1'h0) id_11 <= !id_0;
  assign id_5 = id_11;
  wire [-1 'b0 : id_4] id_13;
  logic id_14 = id_13 != 1;
  wire id_15;
  always
  fork : SymbolIdentifier
    id_10 <= -1;
    id_16(id_15, id_16, 1, id_4, id_9);
  join : SymbolIdentifier
endmodule
