#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x55f7b55d54c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55f7b556ad20 .scope module, "bounding_tb" "bounding_tb" 3 4;
 .timescale -9 -12;
v0x55f7b55fade0_0 .var "clk_in", 0 0;
v0x55f7b55faea0_0 .net "h_out", 9 0, v0x55f7b55f9fb0_0;  1 drivers
v0x55f7b55faf90_0 .var "rst_in", 0 0;
v0x55f7b55fb0f0_0 .var "tabulate_in", 0 0;
v0x55f7b55fb190_0 .var "valid_in", 0 0;
v0x55f7b55fb230_0 .net "valid_out", 0 0, v0x55f7b55fa460_0;  1 drivers
v0x55f7b55fb2d0_0 .net "w_out", 10 0, v0x55f7b55fa5d0_0;  1 drivers
v0x55f7b55fb370_0 .var "x_in", 10 0;
v0x55f7b55fb460_0 .net "x_out", 10 0, v0x55f7b55fa740_0;  1 drivers
v0x55f7b55fb590_0 .var "y_in", 9 0;
v0x55f7b55fb630_0 .net "y_out", 9 0, v0x55f7b55faae0_0;  1 drivers
S_0x55f7b556aeb0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 45, 3 45 0, S_0x55f7b556ad20;
 .timescale -9 -12;
v0x55f7b55b9780_0 .var/2s "i", 31 0;
S_0x55f7b55b6e50 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 46, 3 46 0, S_0x55f7b556aeb0;
 .timescale -9 -12;
v0x55f7b55b9900_0 .var/2s "x", 31 0;
S_0x55f7b55b7030 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 47, 3 47 0, S_0x55f7b55b6e50;
 .timescale -9 -12;
v0x55f7b55b9c00_0 .var/2s "y", 31 0;
S_0x55f7b55f5dd0 .scope module, "bb" "bounding_box" 3 17, 4 4 0, S_0x55f7b556ad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "hcount_in";
    .port_info 3 /INPUT 10 "vcount_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "tabulate_in";
    .port_info 6 /OUTPUT 11 "x_out";
    .port_info 7 /OUTPUT 10 "y_out";
    .port_info 8 /OUTPUT 11 "w_out";
    .port_info 9 /OUTPUT 10 "h_out";
    .port_info 10 /OUTPUT 1 "valid_out";
P_0x55f7b55d5040 .param/l "H_PIXELS" 0 4 17, +C4<00000000000000000000001111000000>;
P_0x55f7b55d5080 .param/l "V_PIXELS" 0 4 18, +C4<00000000000000000000001010000000>;
v0x55f7b55f9ca0_0 .net "clk_in", 0 0, v0x55f7b55fade0_0;  1 drivers
v0x55f7b55f9d60_0 .var "data_x_out", 0 0;
v0x55f7b55f9e20_0 .var "data_y_out", 0 0;
v0x55f7b55f9ef0_0 .var "find_dims", 0 0;
v0x55f7b55f9fb0_0 .var "h_out", 9 0;
v0x55f7b55fa090_0 .net "hcount_in", 10 0, v0x55f7b55fb370_0;  1 drivers
v0x55f7b55fa150_0 .net "new_com", 0 0, v0x55f7b55f8cd0_0;  1 drivers
v0x55f7b55fa220_0 .net "rst_in", 0 0, v0x55f7b55faf90_0;  1 drivers
v0x55f7b55fa2c0_0 .net "tabulate_in", 0 0, v0x55f7b55fb0f0_0;  1 drivers
v0x55f7b55fa390_0 .net "valid_in", 0 0, v0x55f7b55fb190_0;  1 drivers
v0x55f7b55fa460_0 .var "valid_out", 0 0;
v0x55f7b55fa500_0 .net "vcount_in", 9 0, v0x55f7b55fb590_0;  1 drivers
v0x55f7b55fa5d0_0 .var "w_out", 10 0;
v0x55f7b55fa670_0 .net "x_com_calc", 10 0, L_0x55f7b55fb6d0;  1 drivers
v0x55f7b55fa740_0 .var "x_out", 10 0;
v0x55f7b55fa800_0 .var "x_threshold", 10 0;
v0x55f7b55fa8e0_0 .net "y_com_calc", 9 0, L_0x55f7b55fb7c0;  1 drivers
v0x55f7b55faae0_0 .var "y_out", 9 0;
v0x55f7b55faba0_0 .var "y_threshold", 9 0;
S_0x55f7b55f6070 .scope module, "com" "center_of_mass" 4 24, 5 4 0, S_0x55f7b55f5dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 10 "y_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /INPUT 1 "tabulate_in";
    .port_info 6 /OUTPUT 11 "x_out";
    .port_info 7 /OUTPUT 10 "y_out";
    .port_info 8 /OUTPUT 1 "valid_out";
v0x55f7b55f85d0_0 .net "clk_in", 0 0, v0x55f7b55fade0_0;  alias, 1 drivers
v0x55f7b55f8690_0 .var "count", 31 0;
v0x55f7b55f8770_0 .var "count_copy", 31 0;
v0x55f7b55f8860_0 .var "data_valid_in", 0 0;
v0x55f7b55f8950_0 .var "prev", 0 0;
v0x55f7b55f8a60_0 .net "rst_in", 0 0, v0x55f7b55faf90_0;  alias, 1 drivers
v0x55f7b55f8b50_0 .net "tabulate_in", 0 0, v0x55f7b55fb0f0_0;  alias, 1 drivers
v0x55f7b55f8c10_0 .net "valid_in", 0 0, v0x55f7b55fb190_0;  alias, 1 drivers
v0x55f7b55f8cd0_0 .var "valid_out", 0 0;
v0x55f7b55f8e20_0 .net "x_busy", 0 0, v0x55f7b55d48f0_0;  1 drivers
v0x55f7b55f8ec0_0 .net "x_data_valid_out", 0 0, v0x55f7b55f6870_0;  1 drivers
v0x55f7b55f8f60_0 .var "x_done", 0 0;
v0x55f7b55f9000_0 .net "x_error", 0 0, v0x55f7b55f6d00_0;  1 drivers
v0x55f7b55f90a0_0 .net "x_in", 10 0, v0x55f7b55fb370_0;  alias, 1 drivers
v0x55f7b55f9140_0 .net "x_out", 10 0, L_0x55f7b55fb6d0;  alias, 1 drivers
v0x55f7b55f9220_0 .net "x_remainder", 31 0, v0x55f7b55f6f80_0;  1 drivers
v0x55f7b55f92e0_0 .var "x_sum", 31 0;
v0x55f7b55f93a0_0 .var "x_sum_copy", 31 0;
v0x55f7b55f9490_0 .net "y_busy", 0 0, v0x55f7b55f78e0_0;  1 drivers
v0x55f7b55f9560_0 .net "y_data_valid_out", 0 0, v0x55f7b55f7b90_0;  1 drivers
v0x55f7b55f9630_0 .var "y_done", 0 0;
v0x55f7b55f96d0_0 .net "y_error", 0 0, v0x55f7b55f7f80_0;  1 drivers
v0x55f7b55f97a0_0 .net "y_in", 9 0, v0x55f7b55fb590_0;  alias, 1 drivers
v0x55f7b55f9840_0 .net "y_out", 9 0, L_0x55f7b55fb7c0;  alias, 1 drivers
v0x55f7b55f9900_0 .net "y_remainder", 31 0, v0x55f7b55f81e0_0;  1 drivers
v0x55f7b55f99f0_0 .var "y_sum", 31 0;
v0x55f7b55f9ab0_0 .var "y_sum_copy", 31 0;
L_0x55f7b55fb6d0 .part v0x55f7b55f6ea0_0, 0, 11;
L_0x55f7b55fb7c0 .part v0x55f7b55f8100_0, 0, 10;
S_0x55f7b55f6380 .scope module, "x_division" "divider" 5 20, 6 4 0, S_0x55f7b55f6070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x55f7b556c620 .param/l "DIVIDING" 1 6 15, +C4<00000000000000000000000000000001>;
P_0x55f7b556c660 .param/l "RESTING" 1 6 14, +C4<00000000000000000000000000000000>;
P_0x55f7b556c6a0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x55f7b55d48f0_0 .var "busy_out", 0 0;
v0x55f7b55d0790_0 .net "clk_in", 0 0, v0x55f7b55fade0_0;  alias, 1 drivers
v0x55f7b55cd2e0_0 .net "data_valid_in", 0 0, v0x55f7b55f8860_0;  1 drivers
v0x55f7b55f6870_0 .var "data_valid_out", 0 0;
v0x55f7b55f6930_0 .var "dividend", 31 0;
v0x55f7b55f6a60_0 .net "dividend_in", 31 0, v0x55f7b55f93a0_0;  1 drivers
v0x55f7b55f6b40_0 .var "divisor", 31 0;
v0x55f7b55f6c20_0 .net "divisor_in", 31 0, v0x55f7b55f8770_0;  1 drivers
v0x55f7b55f6d00_0 .var "error_out", 0 0;
v0x55f7b55f6dc0_0 .var "quotient", 31 0;
v0x55f7b55f6ea0_0 .var "quotient_out", 31 0;
v0x55f7b55f6f80_0 .var "remainder_out", 31 0;
v0x55f7b55f7060_0 .net "rst_in", 0 0, v0x55f7b55faf90_0;  alias, 1 drivers
v0x55f7b55f7120_0 .var "state", 0 0;
E_0x55f7b55ad420 .event posedge, v0x55f7b55d0790_0;
S_0x55f7b55f7380 .scope module, "y_division" "divider" 5 31, 6 4 0, S_0x55f7b55f6070;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 32 "dividend_in";
    .port_info 3 /INPUT 32 "divisor_in";
    .port_info 4 /INPUT 1 "data_valid_in";
    .port_info 5 /OUTPUT 32 "quotient_out";
    .port_info 6 /OUTPUT 32 "remainder_out";
    .port_info 7 /OUTPUT 1 "data_valid_out";
    .port_info 8 /OUTPUT 1 "error_out";
    .port_info 9 /OUTPUT 1 "busy_out";
P_0x55f7b55f7530 .param/l "DIVIDING" 1 6 15, +C4<00000000000000000000000000000001>;
P_0x55f7b55f7570 .param/l "RESTING" 1 6 14, +C4<00000000000000000000000000000000>;
P_0x55f7b55f75b0 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000100000>;
v0x55f7b55f78e0_0 .var "busy_out", 0 0;
v0x55f7b55f79a0_0 .net "clk_in", 0 0, v0x55f7b55fade0_0;  alias, 1 drivers
v0x55f7b55f7a90_0 .net "data_valid_in", 0 0, v0x55f7b55f8860_0;  alias, 1 drivers
v0x55f7b55f7b90_0 .var "data_valid_out", 0 0;
v0x55f7b55f7c30_0 .var "dividend", 31 0;
v0x55f7b55f7d20_0 .net "dividend_in", 31 0, v0x55f7b55f9ab0_0;  1 drivers
v0x55f7b55f7de0_0 .var "divisor", 31 0;
v0x55f7b55f7ec0_0 .net "divisor_in", 31 0, v0x55f7b55f8770_0;  alias, 1 drivers
v0x55f7b55f7f80_0 .var "error_out", 0 0;
v0x55f7b55f8020_0 .var "quotient", 31 0;
v0x55f7b55f8100_0 .var "quotient_out", 31 0;
v0x55f7b55f81e0_0 .var "remainder_out", 31 0;
v0x55f7b55f82c0_0 .net "rst_in", 0 0, v0x55f7b55faf90_0;  alias, 1 drivers
v0x55f7b55f8390_0 .var "state", 0 0;
    .scope S_0x55f7b55f6380;
T_0 ;
    %wait E_0x55f7b55ad420;
    %load/vec4 v0x55f7b55f7060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f6dc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f6930_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f6b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f6f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55d48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f6d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f6870_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55f7b55f7120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x55f7b55cd2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f7120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f6dc0_0, 0;
    %load/vec4 v0x55f7b55f6a60_0;
    %assign/vec4 v0x55f7b55f6930_0, 0;
    %load/vec4 v0x55f7b55f6c20_0;
    %assign/vec4 v0x55f7b55f6b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55d48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f6d00_0, 0;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f6870_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x55f7b55f6930_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f7120_0, 0;
    %load/vec4 v0x55f7b55f6930_0;
    %assign/vec4 v0x55f7b55f6f80_0, 0;
    %load/vec4 v0x55f7b55f6dc0_0;
    %assign/vec4 v0x55f7b55f6ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55d48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f6d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f6870_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x55f7b55f6b40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f7120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f6f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f6ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55d48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f6d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f6870_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %load/vec4 v0x55f7b55f6930_0;
    %load/vec4 v0x55f7b55f6b40_0;
    %cmp/u;
    %jmp/0xz  T_0.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f7120_0, 0;
    %load/vec4 v0x55f7b55f6930_0;
    %assign/vec4 v0x55f7b55f6f80_0, 0;
    %load/vec4 v0x55f7b55f6dc0_0;
    %assign/vec4 v0x55f7b55f6ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55d48f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f6d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f6870_0, 0;
    %jmp T_0.12;
T_0.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f7120_0, 0;
    %load/vec4 v0x55f7b55f6dc0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f7b55f6dc0_0, 0;
    %load/vec4 v0x55f7b55f6930_0;
    %load/vec4 v0x55f7b55f6b40_0;
    %sub;
    %assign/vec4 v0x55f7b55f6930_0, 0;
T_0.12 ;
T_0.10 ;
T_0.8 ;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55f7b55f7380;
T_1 ;
    %wait E_0x55f7b55ad420;
    %load/vec4 v0x55f7b55f82c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f8020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f7c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f7de0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f81e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f78e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f7f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f8390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f7b90_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55f7b55f8390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x55f7b55f7a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f8390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f8020_0, 0;
    %load/vec4 v0x55f7b55f7d20_0;
    %assign/vec4 v0x55f7b55f7c30_0, 0;
    %load/vec4 v0x55f7b55f7ec0_0;
    %assign/vec4 v0x55f7b55f7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f78e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f7f80_0, 0;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f7b90_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x55f7b55f7c30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_1.7, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f8390_0, 0;
    %load/vec4 v0x55f7b55f7c30_0;
    %assign/vec4 v0x55f7b55f81e0_0, 0;
    %load/vec4 v0x55f7b55f8020_0;
    %assign/vec4 v0x55f7b55f8100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f78e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f7f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f7b90_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %load/vec4 v0x55f7b55f7de0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f8390_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f81e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f8100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f78e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f7f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f7b90_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x55f7b55f7c30_0;
    %load/vec4 v0x55f7b55f7de0_0;
    %cmp/u;
    %jmp/0xz  T_1.11, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f8390_0, 0;
    %load/vec4 v0x55f7b55f7c30_0;
    %assign/vec4 v0x55f7b55f81e0_0, 0;
    %load/vec4 v0x55f7b55f8020_0;
    %assign/vec4 v0x55f7b55f8100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f78e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f7f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f7b90_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f8390_0, 0;
    %load/vec4 v0x55f7b55f8020_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f7b55f8020_0, 0;
    %load/vec4 v0x55f7b55f7c30_0;
    %load/vec4 v0x55f7b55f7de0_0;
    %sub;
    %assign/vec4 v0x55f7b55f7c30_0, 0;
T_1.12 ;
T_1.10 ;
T_1.8 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55f7b55f6070;
T_2 ;
    %wait E_0x55f7b55ad420;
    %load/vec4 v0x55f7b55f8a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f92e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f99f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f8690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f8860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f8cd0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55f7b55f8c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x55f7b55f92e0_0;
    %load/vec4 v0x55f7b55f90a0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55f7b55f92e0_0, 0;
    %load/vec4 v0x55f7b55f99f0_0;
    %load/vec4 v0x55f7b55f97a0_0;
    %pad/u 32;
    %add;
    %assign/vec4 v0x55f7b55f99f0_0, 0;
    %load/vec4 v0x55f7b55f8690_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55f7b55f8690_0, 0;
T_2.2 ;
    %load/vec4 v0x55f7b55f8b50_0;
    %load/vec4 v0x55f7b55f8950_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55f7b55f8690_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55f7b55f92e0_0;
    %assign/vec4 v0x55f7b55f93a0_0, 0;
    %load/vec4 v0x55f7b55f99f0_0;
    %assign/vec4 v0x55f7b55f9ab0_0, 0;
    %load/vec4 v0x55f7b55f8690_0;
    %assign/vec4 v0x55f7b55f8770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f8860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f92e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f99f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55f7b55f8690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f8f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f9630_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f8860_0, 0;
T_2.5 ;
    %load/vec4 v0x55f7b55f8ec0_0;
    %load/vec4 v0x55f7b55f9000_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f8f60_0, 0;
T_2.6 ;
    %load/vec4 v0x55f7b55f9560_0;
    %load/vec4 v0x55f7b55f96d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f9630_0, 0;
T_2.8 ;
    %load/vec4 v0x55f7b55f8f60_0;
    %load/vec4 v0x55f7b55f9630_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f8cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f8f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f9630_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f8cd0_0, 0;
T_2.11 ;
    %load/vec4 v0x55f7b55f8b50_0;
    %assign/vec4 v0x55f7b55f8950_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55f7b55f5dd0;
T_3 ;
    %wait E_0x55f7b55ad420;
    %load/vec4 v0x55f7b55fa220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f9ef0_0, 0;
    %pushi/vec4 10, 0, 11;
    %assign/vec4 v0x55f7b55fa800_0, 0;
    %pushi/vec4 5, 0, 10;
    %assign/vec4 v0x55f7b55faba0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55f7b55fa150_0;
    %load/vec4 v0x55f7b55f9ef0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f9ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f9d60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f9e20_0, 0;
    %load/vec4 v0x55f7b55fa670_0;
    %assign/vec4 v0x55f7b55fa740_0, 0;
    %load/vec4 v0x55f7b55fa8e0_0;
    %assign/vec4 v0x55f7b55faae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55fa460_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x55f7b55f9ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55f7b55fa090_0;
    %load/vec4 v0x55f7b55fa740_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f7b55faae0_0;
    %load/vec4 v0x55f7b55fa500_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55f7b55f9e20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55f7b55faba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55f7b55fa390_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %load/vec4 v0x55f7b55faba0_0;
    %subi 1, 0, 10;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %load/vec4 v0x55f7b55faba0_0;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x55f7b55faba0_0, 0;
    %load/vec4 v0x55f7b55faba0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f7b55fa500_0;
    %pad/u 32;
    %pushi/vec4 640, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f7b55f9e20_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %load/vec4 v0x55f7b55fa500_0;
    %assign/vec4 v0x55f7b55f9fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f9e20_0, 0;
T_3.10 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x55f7b55fa500_0;
    %load/vec4 v0x55f7b55faae0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f7b55fa740_0;
    %load/vec4 v0x55f7b55fa090_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55f7b55f9d60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x55f7b55fa800_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55f7b55fa390_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %load/vec4 v0x55f7b55fa800_0;
    %subi 1, 0, 11;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %load/vec4 v0x55f7b55fa800_0;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %assign/vec4 v0x55f7b55fa800_0, 0;
    %load/vec4 v0x55f7b55fa800_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x55f7b55fa090_0;
    %pad/u 32;
    %pushi/vec4 960, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v0x55f7b55f9d60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x55f7b55fa090_0;
    %assign/vec4 v0x55f7b55fa5d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55f9d60_0, 0;
T_3.16 ;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0x55f7b55f9e20_0;
    %load/vec4 v0x55f7b55f9d60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 10, 0, 11;
    %assign/vec4 v0x55f7b55fa800_0, 0;
    %pushi/vec4 5, 0, 10;
    %assign/vec4 v0x55f7b55faba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55f9ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55f7b55fa460_0, 0;
T_3.18 ;
T_3.13 ;
T_3.7 ;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55f7b55fa460_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55f7b556ad20;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x55f7b55fade0_0;
    %nor/r;
    %store/vec4 v0x55f7b55fade0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55f7b556ad20;
T_5 ;
    %vpi_call/w 3 34 "$dumpfile", "bounding.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55f7b556ad20 {0 0 0};
    %vpi_call/w 3 36 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f7b55fade0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f7b55faf90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f7b55faf90_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f7b55faf90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f7b55fb0f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f7b55fb190_0, 0, 1;
    %fork t_1, S_0x55f7b556aeb0;
    %jmp t_0;
    .scope S_0x55f7b556aeb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f7b55b9780_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x55f7b55b9780_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_5.1, 5;
    %fork t_3, S_0x55f7b55b6e50;
    %jmp t_2;
    .scope S_0x55f7b55b6e50;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f7b55b9900_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x55f7b55b9900_0;
    %cmpi/s 1020, 0, 32;
    %jmp/0xz T_5.3, 5;
    %fork t_5, S_0x55f7b55b7030;
    %jmp t_4;
    .scope S_0x55f7b55b7030;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55f7b55b9c00_0, 0, 32;
T_5.4 ;
    %load/vec4 v0x55f7b55b9c00_0;
    %cmpi/s 960, 0, 32;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v0x55f7b55b9900_0;
    %pad/s 11;
    %store/vec4 v0x55f7b55fb370_0, 0, 11;
    %load/vec4 v0x55f7b55b9c00_0;
    %pad/s 10;
    %store/vec4 v0x55f7b55fb590_0, 0, 10;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v0x55f7b55b9900_0;
    %cmp/s;
    %flag_get/vec4 5;
    %load/vec4 v0x55f7b55b9900_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v0x55f7b55b9c00_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x55f7b55b9c00_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_5.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.7, 8;
T_5.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.7, 8;
 ; End of false expr.
    %blend;
T_5.7;
    %pad/s 1;
    %store/vec4 v0x55f7b55fb190_0, 0, 1;
    %delay 10000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f7b55b9c00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f7b55b9c00_0, 0, 32;
    %jmp T_5.4;
T_5.5 ;
    %end;
    .scope S_0x55f7b55b6e50;
t_4 %join;
    %delay 50000, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f7b55b9900_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f7b55b9900_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x55f7b556aeb0;
t_2 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55f7b55fb0f0_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55f7b55fb0f0_0, 0, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55f7b55b9780_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55f7b55b9780_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x55f7b556ad20;
t_0 %join;
    %vpi_call/w 3 60 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 61 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "sim/bounding_tb.sv";
    "hdl/bounding_box.sv";
    "hdl/center_of_mass.sv";
    "hdl/divider.sv";
