[Files List]
C:\Aldec\Active-HDL-Student-Edition\vlib\std/src/standard.vhd=S
e:\GIT\my_projects\FPGA\Verilog\lights_ActiveHDL\lights\lights\lights/src/lights.v=S
e:\GIT\my_projects\FPGA\Verilog\lights_ActiveHDL\lights\lights\lights/src/lights_testbench.v=S
