name: RCC
description: Reset and clock control
groupName: RCC
source: STM32H7A3 SVD v3.4
registers:
  - name: CR
    displayName: CR
    addressOffset: 0
    size: 32
    resetValue: 37
    resetMask: 4294967295
    fields:
      - name: HSION
        description: "HSI clock enable\nSet and cleared by software.\nSet by hardware to force the HSI to ON when the product leaves Stop mode, if STOPWUCK = 0 or STOPKERWUCK = 0.\nSet by hardware to force the HSI to ON when the product leaves Standby mode or in case of a failure of the HSE which is used as the system clock source.\nThis bit cannot be cleared if the HSI is used directly (via SW mux) as system clock, or if the HSI is selected as reference clock for PLL1 with PLL1 enabled (PLL1ON bit set to 1)."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI is OFF
            value: 0
          - name: B_0x1
            description: HSI is ON (default after reset)
            value: 1
      - name: HSIKERON
        description: "HSI clock enable in Stop mode\nSet and reset by software to force the HSI to ON, even in Stop mode, in order to be quickly available as kernel clock for peripherals. This bit has no effect on the value of HSION."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect on HSI (default after reset)
            value: 0
          - name: B_0x1
            description: HSI is forced to ON even in Stop mode
            value: 1
      - name: HSIRDY
        description: "HSI clock ready flag\nSet by hardware to indicate that the HSI oscillator is stable."
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: HSI clock is ready
            value: 1
      - name: HSIDIV
        description: "HSI clock divider\nSet and reset by software.\nThese bits allow selecting a division ratio in order to configure the wanted HSI clock frequency. The HSIDIV cannot be changed if the HSI is selected as reference clock for at least one enabled PLL (PLLxON bit set to 1). In that case, the new HSIDIV value is ignored."
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: division by 1, hsi(_ker)_ck = 64 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: division by 2, hsi(_ker)_ck = 32 MHz
            value: 1
          - name: B_0x2
            description: division by 4, hsi(_ker)_ck = 16 MHz
            value: 2
          - name: B_0x3
            description: division by 8, hsi(_ker)_ck = 8 MHz
            value: 3
      - name: HSIDIVF
        description: "HSI divider flag\nSet and reset by hardware.\nAs a write operation to HSIDIV has not an immediate effect on the frequency, this flag indicates the current status of the HSI divider. HSIDIVF goes immediately to 0 when HSIDIV value is changed, and is set back to 1 when the output frequency matches the value programmed into HSIDIV.\nclock setting is completed)"
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: new division ratio not yet propagated to hsi(_ker)_ck (default after reset)
            value: 0
          - name: B_0x1
            description: hsi(_ker)_ck clock frequency reflects the new HSIDIV value (default register value when the
            value: 1
      - name: CSION
        description: "CSI clock enable\nSet and reset by software to enable/disable CSI clock for system and/or peripheral.\nSet by hardware to force the CSI to ON when the system leaves Stop mode, if STOPWUCK = 1 or STOPKERWUCK = 1.\nThis bit cannot be cleared if the CSI is used directly (via SW mux) as system clock, or if the CSI is selected as reference clock for PLL1 with PLL1 enabled (PLL1ON bit set to 1)."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSI is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: CSI is ON
            value: 1
      - name: CSIRDY
        description: "CSI clock ready flag\nSet by hardware to indicate that the CSI oscillator is stable. This bit is activated only if the RC is enabled by CSION (it is not activated if the CSI is enabled by CSIKERON or by a peripheral request)."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CSI clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: CSI clock is ready
            value: 1
      - name: CSIKERON
        description: "CSI clock enable in Stop mode\nSet and reset by software to force the CSI to ON, even in Stop mode, in order to be quickly available as kernel clock for some peripherals. This bit has no effect on the value of CSION."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no effect on CSI (default after reset)
            value: 0
          - name: B_0x1
            description: CSI is forced to ON even in Stop mode
            value: 1
      - name: HSI48ON
        description: "HSI48 clock enable\nSet by software and cleared by software or by the hardware when the system enters to Stop or Standby mode."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48 is ON
            value: 1
      - name: HSI48RDY
        description: "HSI48 clock ready flag\nSet by hardware to indicate that the HSI48 oscillator is stable."
        bitOffset: 13
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI48 clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48 clock is ready
            value: 1
      - name: CPUCKRDY
        description: "CPU related clocks ready flag\nSet by hardware to indicate that the CPU related clocks (CPU, APB3, AXI bus matrix and related memories) are available."
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CPU related clocks are not available (default after reset)
            value: 0
          - name: B_0x1
            description: CPU related clocks are available
            value: 1
      - name: CDCKRDY
        description: "CPU domain clocks ready flag\nSet by hardware to indicate that the following CPU domain clocks are available: APB1, APB2, AHB bus matrix."
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: CPU domain clocks are not available (default after reset)
            value: 0
          - name: B_0x1
            description: CPU domain clocks are available
            value: 1
      - name: HSEON
        description: "HSE clock enable\nSet and cleared by software.\nCleared by hardware to stop the HSE when entering Stop or Standby mode.\nThis bit cannot be cleared if the HSE is used directly (via SW mux) as system clock, or if the HSE is selected as reference clock for PLL1 with PLL1 enabled (PLL1ON bit set to 1)."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: HSE is ON
            value: 1
      - name: HSERDY
        description: "HSE clock ready flag\nSet by hardware to indicate that the HSE oscillator is stable."
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSE clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: HSE clock is ready
            value: 1
      - name: HSEBYP
        description: "HSE clock bypass\nSet and cleared by software to bypass the oscillator with an external clock. The external clock must be enabled with the HSEON bit to be used by the device.\nThe HSEBYP bit can be written only if the HSE oscillator is disabled."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE oscillator not bypassed (default after reset)
            value: 0
          - name: B_0x1
            description: HSE oscillator bypassed with an external clock
            value: 1
      - name: HSECSSON
        description: "HSE clock security system enable\nSet by software to enable clock security system on HSE.\nThis bit is set only (disabled by a system reset or when the system enters in Standby mode).\nWhen HSECSSON is set, the clock detector is enabled by hardware when the HSE is ready and disabled by hardware if an oscillator failure is detected."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSS on HSE OFF (clock detector OFF) (default after reset)
            value: 0
          - name: B_0x1
            description: CSS on HSE ON (clock detector ON if the HSE oscillator is stable, OFF if not).
            value: 1
      - name: HSEEXT
        description: "external high speed clock type in Bypass mode\nSet and reset by software to select the external clock type (analog or digital).\nThe external clock must be enabled with the HSEON bit to be used by the device.\nThe HSEEXT bit can be written only if the HSE oscillator is disabled."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE in analog mode (default after reset)
            value: 0
          - name: B_0x1
            description: HSE in digital mode
            value: 1
      - name: PLL1ON
        description: "PLL1 enable\nSet and cleared by software to enable PLL1.\nCleared by hardware when entering Stop or Standby mode. Note that the hardware prevents writing this bit to 0, if the PLL1 output is used as the system clock."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 ON
            value: 1
      - name: PLL1RDY
        description: "PLL1 clock ready flag\nSet by hardware to indicate that the PLL1 is locked."
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL1 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 locked
            value: 1
      - name: PLL2ON
        description: "PLL2 enable\nSet and cleared by software to enable PLL2.\nCleared by hardware when entering Stop or Standby mode."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 ON
            value: 1
      - name: PLL2RDY
        description: "PLL2 clock ready flag\nSet by hardware to indicate that the PLL2 is locked."
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL2 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 locked
            value: 1
      - name: PLL3ON
        description: "PLL3 enable\nSet and cleared by software to enable PLL3.\nCleared by hardware when entering Stop or Standby mode."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 OFF (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 ON
            value: 1
      - name: PLL3RDY
        description: "PLL3 clock ready flag\nSet by hardware to indicate that the PLL3 is locked."
        bitOffset: 29
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: PLL3 unlocked (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 locked
            value: 1
  - name: HSICFGR
    displayName: HSICFGR
    description: HSI calibration register
    addressOffset: 4
    size: 32
    resetValue: 1073741824
    resetMask: 4294963200
    fields:
      - name: HSICAL
        description: "HSI clock calibration\nSet by hardware by option byte loading during system reset nreset.\nAdjusted by software through trimming bits HSITRIM.\nThis field represents the sum of engineering option byte calibration value and HSITRIM bits value."
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: HSITRIM
        description: "HSI clock trimming\nSet by software to adjust calibration.\nHSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_HSI_opt) in order to form the calibration trimming value. HSICAL=HSITRIM+FLASH_HSI_opt.\nNote: The reset value of the field is 0x40."
        bitOffset: 24
        bitWidth: 7
        access: read-write
  - name: CRRCR
    displayName: CRRCR
    description: Clock recovery RC register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294963200
    fields:
      - name: HSI48CAL
        description: "Internal RC 48 MHz clock calibration\nSet by hardware by option byte loading during system reset nreset.\nRead-only."
        bitOffset: 0
        bitWidth: 10
        access: read-only
  - name: CSICFGR
    displayName: CSICFGR
    description: CSI calibration register
    addressOffset: 12
    size: 32
    resetValue: 536870912
    resetMask: 4294963200
    fields:
      - name: CSICAL
        description: "CSI clock calibration\nSet by hardware by option byte loading during system reset nreset.\nAdjusted by software through trimming bits CSITRIM.\nThis field represents the sum of engineering option byte calibration value and CSITRIM bits value."
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: CSITRIM
        description: "CSI clock trimming\nSet by software to adjust calibration.\nCSITRIM field is added to the engineering option bytes loaded during reset phase (FLASH_CSI_opt) in order to form the calibration trimming value.\nCSICAL=CSITRIM+FLASH_CSI_opt.\nNote: The reset value of the field is 0x20."
        bitOffset: 24
        bitWidth: 6
        access: read-write
  - name: CFGR
    displayName: CFGR
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SW
        description: "system clock and trace clock switch\nSet and reset by software to select system clock and trace clock sources (sys_ck and traceclk).\nSet by hardware in order to:\nforce the selection of the HSI or CSI (depending on STOPWUCK selection) when leaving a system Stop mode\nforce the selection of the HSI in case of failure of the HSE when used directly or indirectly as system clock\nothers: reserved"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as system clock (hsi_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as system clock (csi_ck)
            value: 1
          - name: B_0x2
            description: HSE selected as system clock (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 selected as system clock (pll1_p_ck for sys_ck, pll1_r_ck for traceclk)
            value: 3
      - name: SWS
        description: "system clock switch status\nSet and reset by hardware to indicate which clock source is used as system clock.\nothers: reserved"
        bitOffset: 3
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: HSI used as system clock (hsi_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: CSI used as system clock (csi_ck)
            value: 1
          - name: B_0x2
            description: HSE used as system clock (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 used as system clock (pll1_p_ck)
            value: 3
      - name: STOPWUCK
        description: "system clock selection after a wake up from system Stop\nSet and reset by software to select the system wakeup clock from system Stop.\nThe selected clock is also used as emergency clock for the clock security system (CSS) on HSE.\nSee  for details.\nSTOPWUCK must not be modified when CSS is enabled (by HSECSSON bit) and the system clock is HSE (SWS=10) or a switch on HSE is requested (SW=10)."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as wake up clock from system Stop (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as wake up clock from system Stop
            value: 1
      - name: STOPKERWUCK
        description: "kernel clock selection after a wake up from system Stop\nSet and reset by software to select the kernel wakeup clock from system Stop.\nSee  for details."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as wake up clock from system Stop (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as wake up clock from system Stop
            value: 1
      - name: RTCPRE
        description: "HSE division factor for RTC clock\nSet and cleared by software to divide the HSE to generate a clock for RTC.\nCaution: The software must set these bits correctly to ensure that the clock supplied to the RTC is lower than 1MHz. These bits must be configured if needed before selecting the RTC clock source.\n..."
        bitOffset: 8
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no clock (default after reset)
            value: 0
          - name: B_0x1
            description: no clock
            value: 1
          - name: B_0x2
            description: HSE/2
            value: 2
          - name: B_0x3
            description: HSE/3
            value: 3
          - name: B_0x4
            description: HSE/4
            value: 4
          - name: B_0x3E
            description: HSE/62
            value: 62
          - name: B_0x3F
            description: HSE/63
            value: 63
      - name: TIMPRE
        description: "timers clocks prescaler selection\nThis bit is set and reset by software to control the clock frequency of all the timers connected to APB1 and APB2 domains.\nRefer to  for more details."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The timers kernel clock is equal to rcc_hclk1 if CDPPRE1 or CDPPRE2 corresponds to a division by 1 or 2, else it is equal to 2 x Frcc_pclk1 or 2 x Frcc_pclk2 (default after reset)
            value: 0
          - name: B_0x1
            description: The timers kernel clock is equal to 2 x Frcc_pclk1 or 2 x Frcc_pclk2 if CDPPRE1 or CDPPRE2 corresponds to a division by 1, 2or 4, else it is equal to 4 x Frcc_pclk1 or 4 x Frcc_pclk2.
            value: 1
      - name: MCO1PRE
        description: "MCO1 prescaler\nSet and cleared by software to configure the prescaler of the MCO1. Modification of this prescaler may generate glitches on MCO1. It is highly recommended to change this prescaler only after reset, before enabling the external oscillators and the PLLs.\n..."
        bitOffset: 18
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled (default after reset)
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x4
            description: division by 4
            value: 4
          - name: B_0xF
            description: division by 15
            value: 15
      - name: MCO1SEL
        description: "Microcontroller clock output 1\nSet and cleared by software. Clock source selection may generate glitches on MCO1.\nIt is highly recommended to configure these bits only after reset, before enabling the external oscillators and the PLLs.\nothers: reserved"
        bitOffset: 22
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI clock selected (hsi_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator clock selected (lse_ck)
            value: 1
          - name: B_0x2
            description: HSE clock selected (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 clock selected (pll1_q_ck)
            value: 3
          - name: B_0x4
            description: HSI48 clock selected (hsi48_ck)
            value: 4
      - name: MCO2PRE
        description: "MCO2 prescaler\nSet and cleared by software to configure the prescaler of the MCO2. Modification of this prescaler may generate glitches on MCO2. It is highly recommended to change this prescaler only after reset, before enabling the external oscillators and the PLLs.\n..."
        bitOffset: 25
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled (default after reset)
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x4
            description: division by 4
            value: 4
          - name: B_0xF
            description: division by 15
            value: 15
      - name: MCO2SEL
        description: "microcontroller clock output 2\nSet and cleared by software. Clock source selection may generate glitches on MCO2.\nIt is highly recommended to configure these bits only after reset, before enabling the external oscillators and the PLLs.\nothers: reserved"
        bitOffset: 29
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: system clock selected (sys_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 oscillator clock selected (pll2_p_ck)
            value: 1
          - name: B_0x2
            description: HSE clock selected (hse_ck)
            value: 2
          - name: B_0x3
            description: PLL1 clock selected (pll1_p_ck)
            value: 3
          - name: B_0x4
            description: CSI clock selected (csi_ck)
            value: 4
          - name: B_0x5
            description: LSI clock selected (lsi_ck)
            value: 5
  - name: CDCFGR1
    displayName: CDCFGR1
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HPRE
        description: "CPU domain AHB prescaler\nSet and reset by software to control the division factor of rcc_hclk3 and rcc_aclk. Changing this division ratio has an impact on the frequency of all bus matrix clocks.\n0xxx: rcc_hclk3 = sys_cdcpre_ck (default after reset)\nNote: The clocks are divided by the new prescaler factor from1 to 16 periods of the slowest APB clock among rcc_pclk[4:1] after HPRE update.\nNote: Note also that rcc_hclk3 = rcc_aclk."
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x8
            description: rcc_hclk3 = sys_cdcpre_ck / 2
            value: 8
          - name: B_0x9
            description: rcc_hclk3 = sys_cdcpre_ck / 4
            value: 9
          - name: B_0xA
            description: rcc_hclk3 = sys_cdcpre_ck / 8
            value: 10
          - name: B_0xB
            description: rcc_hclk3 = sys_cdcpre_ck / 16
            value: 11
          - name: B_0xC
            description: rcc_hclk3 = sys_cdcpre_ck / 64
            value: 12
          - name: B_0xD
            description: rcc_hclk3 = sys_cdcpre_ck / 128
            value: 13
          - name: B_0xE
            description: rcc_hclk3 = sys_cdcpre_ck / 256
            value: 14
          - name: B_0xF
            description: rcc_hclk3 = sys_cdcpre_ck / 512
            value: 15
      - name: CDPPRE
        description: "CPU domain APB3 prescaler\nSet and reset by software to control the division factor of rcc_pclk3.\nThe clock is divided by the new prescaler factor from 1 to 16 cycles of rcc_hclk3 after CDPPRE write.\n0xx: rcc_pclk3 = rcc_hclk3 (default after reset)"
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk3 = rcc_hclk3 / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk3 = rcc_hclk3 / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk3 = rcc_hclk3 / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk3 = rcc_hclk3 / 16
            value: 7
      - name: CDCPRE
        description: "CPU domain core prescaler\nSet and reset by software to control the CPU domain CPU clock division factor.\nChanging this division ratio has an impact on the frequency of the CPU clock and all bus matrix clocks.\nAfter changing this prescaler value, it takes up to 16 periods of the slowest APB clock before the new division ratio is taken into account. The application can check if the new division factor is taken into account by reading back this register.\n0xxx: sys_ck not divided (default after reset)"
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x8
            description: sys_ck divided by 2
            value: 8
          - name: B_0x9
            description: sys_ck divided by 4
            value: 9
          - name: B_0xA
            description: sys_ck divided by 8
            value: 10
          - name: B_0xB
            description: sys_ck divided by 16
            value: 11
          - name: B_0xC
            description: sys_ck divided by 64
            value: 12
          - name: B_0xD
            description: sys_ck divided by 128
            value: 13
          - name: B_0xE
            description: sys_ck divided by 256
            value: 14
          - name: B_0xF
            description: sys_ck divided by 512
            value: 15
  - name: CDCFGR2
    displayName: CDCFGR2
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CDPPRE1
        description: "CPU domain APB1 prescaler\nSet and reset by software to control the CPU domain APB1 clock division factor.\nThe clock is divided by the new prescaler factor from 1 to 16 cycles of rcc_hclk1 after CDPPRE1 write.\n0xx: rcc_pclk1 = rcc_hclk1 (default after reset)"
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk1 = rcc_hclk1 / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk1 = rcc_hclk1 / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk1 = rcc_hclk1 / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk1 = rcc_hclk1 / 16
            value: 7
      - name: CDPPRE2
        description: "CPU domain APB2 prescaler\nSet and reset by software to control the CPU domain APB2 clock division factor.\nThe clock is divided by the new prescaler factor from 1 to 16 cycles of rcc_hclk1 after CDPPRE2 write.\n0xx: rcc_pclk2 = rcc_hclk1 (default after reset)"
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk2 = rcc_hclk1 / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk2 = rcc_hclk1 / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk2 = rcc_hclk1 / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk2 = rcc_hclk1 / 16
            value: 7
  - name: SRDCFGR
    displayName: SRDCFGR
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SRDPPRE
        description: "SmartRun domain APB4 prescaler\nSet and reset by software to control the SmartRun domain APB4 clock division factor.\nThe clock is divided by the new prescaler factor from 1 to 16 cycles of rcc_hclk4 after SRDPPRE write.\n0xx: rcc_pclk4 = rcc_hclk4 (default after reset)"
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x4
            description: rcc_pclk4 = rcc_hclk4 / 2
            value: 4
          - name: B_0x5
            description: rcc_pclk4 = rcc_hclk4 / 4
            value: 5
          - name: B_0x6
            description: rcc_pclk4 = rcc_hclk4 / 8
            value: 6
          - name: B_0x7
            description: rcc_pclk4 = rcc_hclk4 / 16
            value: 7
  - name: PLLCKSELR
    displayName: PLLCKSELR
    addressOffset: 40
    size: 32
    resetValue: 33686016
    resetMask: 4294967295
    fields:
      - name: PLLSRC
        description: "DIVMx and PLLs clock source selection\nSet and reset by software to select the PLL clock source.\nThese bits can be written only when all PLLs are disabled.\nIn order to save power, when no PLL is used, the value of PLLSRC must be set to '11'."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI selected as PLL clock (hsi_ck) (default after reset)
            value: 0
          - name: B_0x1
            description: CSI selected as PLL clock (csi_ck)
            value: 1
          - name: B_0x2
            description: HSE selected as PLL clock (hse_ck)
            value: 2
          - name: B_0x3
            description: no clock send to DIVMx divider and PLLs
            value: 3
      - name: DIVM1
        description: "prescaler for PLL1\nSet and cleared by software to configure the prescaler of the PLL1.\nThe hardware does not allow any modification of this prescaler when PLL1 is enabled (PLL1ON=1).\nIn order to save power when PLL1 is not used, the value of DIVM1 must be set to 0.\n...\n..."
        bitOffset: 4
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x20
            description: division by 32 (default after reset)
            value: 32
          - name: B_0x3F
            description: division by 63
            value: 63
      - name: DIVM2
        description: "prescaler for PLL2\nSet and cleared by software to configure the prescaler of the PLL2.\nThe hardware does not allow any modification of this prescaler when PLL2 is enabled (PLL2ON=1).\nIn order to save power when PLL2 is not used, the value of DIVM2 must be set to 0.\n...\n..."
        bitOffset: 12
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x20
            description: division by 32 (default after reset)
            value: 32
          - name: B_0x3F
            description: division by 63
            value: 63
      - name: DIVM3
        description: "prescaler for PLL3\nSet and cleared by software to configure the prescaler of the PLL3.\nThe hardware does not allow any modification of this prescaler when PLL3 is enabled (PLL3ON=1).\nIn order to save power when PLL3 is not used, the value of DIVM3 must be set to 0.\n...\n..."
        bitOffset: 20
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: prescaler disabled (default after reset)
            value: 0
          - name: B_0x1
            description: division by 1 (bypass)
            value: 1
          - name: B_0x2
            description: division by 2
            value: 2
          - name: B_0x3
            description: division by 3
            value: 3
          - name: B_0x20
            description: division by 32 (default after reset)
            value: 32
          - name: B_0x3F
            description: division by 63
            value: 63
  - name: PLLCFGR
    displayName: PLLCFGR
    addressOffset: 44
    size: 32
    resetValue: 33488896
    resetMask: 4294967295
    fields:
      - name: PLL1FRACEN
        description: "PLL1 fractional latch enable\nSet and reset by software to latch the content of FRACN1 into the sigma-delta modulator.\nIn order to latch the FRACN1 value into the sigma-delta modulator, PLL1FRACEN must be set to 0, then set to 1. The transition 0 to 1 transfers the content of FRACN1 into the modulator.\nRefer to  for additional information."
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PLL1VCOSEL
        description: "PLL1 VCO selection\nSet and reset by software to select the proper VCO frequency range used for PLL1.\nThese bits must be written before enabling the PLL1."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wide VCO range from 128 to 560 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: medium VCO range from 150 to 420 MHz
            value: 1
      - name: PLL1RGE
        description: "PLL1 input frequency range\nSet and reset by software to select the proper reference frequency range used for PLL1.\nThis bit must be written before enabling the PLL1."
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 input (ref1_ck) clock range frequency between 1 and 2 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 input (ref1_ck) clock range frequency between 2 and 4 MHz
            value: 1
          - name: B_0x2
            description: PLL1 input (ref1_ck) clock range frequency between 4 and 8 MHz
            value: 2
          - name: B_0x3
            description: PLL1 input (ref1_ck) clock range frequency between 8 and 16 MHz
            value: 3
      - name: PLL2FRACEN
        description: "PLL2 fractional latch enable\nSet and reset by software to latch the content of FRACN2 into the sigma-delta modulator.\nIn order to latch the FRACN2 value into the sigma-delta modulator, PLL2FRACEN must be set to 0, then set to 1. The transition 0 to 1 transfers the content of FRACN2 into the modulator.\nRefer to  for additional information."
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: PLL2VCOSEL
        description: "PLL2 VCO selection\nSet and reset by software to select the proper VCO frequency range used for PLL2.\nThis bit must be written before enabling the PLL2."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wide VCO range 128 to 560 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: medium VCO range 150 to 420 MHz
            value: 1
      - name: PLL2RGE
        description: "PLL2 input frequency range\nSet and reset by software to select the proper reference frequency range used for PLL2.\nThese bits must be written before enabling the PLL2."
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 input (ref2_ck) clock range frequency between 1 and 2 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 input (ref2_ck) clock range frequency between 2 and 4 MHz
            value: 1
          - name: B_0x2
            description: PLL2 input (ref2_ck) clock range frequency between 4 and 8 MHz
            value: 2
          - name: B_0x3
            description: PLL2 input (ref2_ck) clock range frequency between 8 and 16 MHz
            value: 3
      - name: PLL3FRACEN
        description: "PLL3 fractional latch enable\nSet and reset by software to latch the content of FRACN3 into the sigma-delta modulator.\nIn order to latch the FRACN3 value into the sigma-delta modulator, PLL3FRACEN must be set to 0, then set to 1. The transition 0 to 1 transfers the content of FRACN3 into the modulator.\nRefer to  for additional information."
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: PLL3VCOSEL
        description: "PLL3 VCO selection\nSet and reset by software to select the proper VCO frequency range used for PLL3.\nThis bit must be written before enabling the PLL3."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wide VCO range 128 to 560 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: medium VCO range 150 to 420 MHz
            value: 1
      - name: PLL3RGE
        description: "PLL3 input frequency range\nSet and reset by software to select the proper reference frequency range used for PLL3.\nThese bits must be written before enabling the PLL3."
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 input (ref3_ck) clock range frequency between 1 and 2 MHz (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 input (ref3_ck) clock range frequency between 2 and 4 MHz
            value: 1
          - name: B_0x2
            description: PLL3 input (ref3_ck) clock range frequency between 4 and 8 MHz
            value: 2
          - name: B_0x3
            description: PLL3 input (ref3_ck) clock range frequency between 8 and 16 MHz
            value: 3
      - name: DIVP1EN
        description: "PLL1 DIVP divider output enable\nSet and reset by software to enable the pll1_p_ck output of the PLL1.\nThis bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\nIn order to save power, when the pll1_p_ck output of the PLL1 is not used, the pll1_p_ck must be disabled."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_p_ck output disabled
            value: 0
          - name: B_0x1
            description: pll1_p_ck output enabled (default after reset)
            value: 1
      - name: DIVQ1EN
        description: "PLL1 DIVQ divider output enable\nSet and reset by software to enable the pll1_q_ck output of the PLL1.\nIn order to save power, when the pll1_q_ck output of the PLL1 is not used, the pll1_q_ck must be disabled.\nThis bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0)."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck output disabled
            value: 0
          - name: B_0x1
            description: pll1_q_ck output enabled (default after reset)
            value: 1
      - name: DIVR1EN
        description: "PLL1 DIVR divider output enable\nSet and reset by software to enable the pll1_r_ck output of the PLL1.\nTo save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used.\nThis bit can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0)."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_r_ck output disabled
            value: 0
          - name: B_0x1
            description: pll1_r_ck output enabled (default after reset)
            value: 1
      - name: DIVP2EN
        description: "PLL2 DIVP divider output enable\nSet and reset by software to enable the pll2_p_ck output of the PLL2.\nThis bit can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0).\nTo save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_p_ck output disabled
            value: 0
          - name: B_0x1
            description: pll2_p_ck output enabled (default after reset)
            value: 1
      - name: DIVQ2EN
        description: "PLL2 DIVQ divider output enable\nSet and reset by software to enable the pll2_q_ck output of the PLL2.\nTo save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used.\nThis bit can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0)."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_q_ck output disabled
            value: 0
          - name: B_0x1
            description: pll2_q_ck output enabled (default after reset)
            value: 1
      - name: DIVR2EN
        description: "PLL2 DIVR divider output enable\nSet and reset by software to enable the pll2_r_ck output of the PLL2.\nTo save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used.\nThis bit can be written only when the PLL2 is disabled (PLL2ON = 0 and PLL2RDY = 0)."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_r_ck output disabled
            value: 0
          - name: B_0x1
            description: pll2_r_ck output enabled (default after reset)
            value: 1
      - name: DIVP3EN
        description: "PLL3 DIVP divider output enable\nSet and reset by software to enable the pll3_p_ck output of the PLL3.\nThis bit can be written only when the PLL3 is disabled (PLL3ON = 0 and PLL3RDY = 0).\nTo save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_p_ck output disabled
            value: 0
          - name: B_0x1
            description: pll3_p_ck output enabled (default after reset)
            value: 1
      - name: DIVQ3EN
        description: "PLL3 DIVQ divider output enable\nSet and reset by software to enable the pll3_q_ck output of the PLL3.\nTo save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used.\nThis bit can be written only when the PLL3 is disabled (PLL3ON = 0 and PLL3RDY = 0)."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_q_ck output disabled
            value: 0
          - name: B_0x1
            description: pll3_q_ck output enabled (default after reset)
            value: 1
      - name: DIVR3EN
        description: "PLL3 DIVR divider output enable\nSet and reset by software to enable the pll3_r_ck output of the PLL3.\nTo save power, DIVR3EN and DIVR3 bits must be set to 0 when the pll3_r_ck is not used.\nThis bit can be written only when the PLL3 is disabled (PLL3ON = 0 and PLL3RDY = 0)."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_r_ck output disabled
            value: 0
          - name: B_0x1
            description: pll3_r_ck output enabled (default after reset)
            value: 1
  - name: PLL1DIVR
    displayName: PLL1DIVR
    addressOffset: 48
    size: 32
    resetValue: 16843392
    resetMask: 4294967295
    fields:
      - name: DIVN1
        description: "multiplication factor for PLL1 VCO\nSet and reset by software to control the multiplication factor of the VCO.\nThese bits can be written only when the PLL is disabled (PLL1ON = PLL1RDY = 0).\n..........: not used\n...\n...\nOthers: wrong configurations\nThe software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is:\n128 to 560MHz if PLL1VCOSEL = 0\n150 to 420MHz if PLL1VCOSEL = 1\nVCO output frequency = Fref1_ck x DIVN1, when fractional value 0 has been loaded into FRACN1, with:\nDIVN1 between 8 and 420\nThe input frequency Fref1_ck must be between 1 and 16MHz."
        bitOffset: 0
        bitWidth: 9
        access: read-write
        enumeratedValues:
          - name: B_0x6
            description: wrong configuration
            value: 6
          - name: B_0x7
            description: DIVN1 = 8
            value: 7
          - name: B_0x80
            description: DIVN1 = 129 (default after reset)
            value: 128
          - name: B_0x1A3
            description: DIVN1 = 420
            value: 419
      - name: DIVP1
        description: "PLL1 DIVP division factor\nSet and reset by software to control the frequency of the pll1_p_ck clock.\nThese bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\nNote that odd division factors are not allowed.\n..."
        bitOffset: 9
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: not allowed
            value: 0
          - name: B_0x1
            description: pll1_p_ck = vco1_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: not allowed
            value: 2
          - name: B_0x3
            description: pll1_p_ck = vco1_ck / 4
            value: 3
          - name: B_0x7F
            description: pll1_p_ck = vco1_ck / 128
            value: 127
      - name: DIVQ1
        description: "PLL1 DIVQ division factor\nSet and reset by software to control the frequency of the pll1_q_ck clock.\nThese bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\n..."
        bitOffset: 16
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck = vco1_ck
            value: 0
          - name: B_0x1
            description: pll1_q_ck = vco1_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll1_q_ck = vco1_ck / 3
            value: 2
          - name: B_0x3
            description: pll1_q_ck = vco1_ck / 4
            value: 3
          - name: B_0x7F
            description: pll1_q_ck = vco1_ck / 128
            value: 127
      - name: DIVR1
        description: "PLL1 DIVR division factor\nSet and reset by software to control the frequency of the pll1_r_ck clock.\nThese bits can be written only when the PLL1 is disabled (PLL1ON = 0 and PLL1RDY = 0).\n..."
        bitOffset: 24
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_r_ck = vco1_ck
            value: 0
          - name: B_0x1
            description: pll1_r_ck = vco1_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll1_r_ck = vco1_ck / 3
            value: 2
          - name: B_0x3
            description: pll1_r_ck = vco1_ck / 4
            value: 3
          - name: B_0x7F
            description: pll1_r_ck = vco1_ck / 128
            value: 127
  - name: PLL1FRACR
    displayName: PLL1FRACR
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FRACN1
        description: "fractional part of the multiplication factor for PLL1 VCO\nSet and reset by software to control the fractional part of the multiplication factor of the VCO.\nThese bits can be written at any time, allowing dynamic fine-tuning of the PLL1 VCO.\nThe software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is:\n128 to 560MHz if PLL1VCOSEL = 0\n150 to 420MHz if PLL1VCOSEL = 1\nVCO output frequency = Fref1_ck x (DIVN1 + (FRACN1 / 213)), with\nDIVN1 between 8 and 420\nFRACN1 can be between 0 and 213- 1\nThe input frequency Fref1_ck must be between 1 and 16 MHz.\nTo change the FRACN value on-the-fly even if the PLL is enabled, the application must proceed as follows:\nSet the bit PLL1FRACEN to 0.\nWrite the new fractional value into FRACN1.\nSet the bit PLL1FRACEN to 1."
        bitOffset: 3
        bitWidth: 13
        access: read-write
  - name: PLL2DIVR
    displayName: PLL2DIVR
    addressOffset: 56
    size: 32
    resetValue: 16843392
    resetMask: 4294967295
    fields:
      - name: DIVN2
        description: "multiplication factor for PLL2 VCO\nSet and reset by software to control the multiplication factor of the VCO.\nThese bits can be written only when the PLL is disabled (PLL2ON = PLL2RDY = 0).\n..........: not used\n...\n...\nOthers: wrong configurations\nThe software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is:\n128 to 560MHz if PLL2VCOSEL = 0\n150 to 420MHz if PLL2VCOSEL = 1\nVCO output frequency = Fref2_ck x DIVN2, when fractional value 0 has been loaded into FRACN2, with\nDIVN2 between 8 and 420\nThe input frequency Fref2_ck must be between 1 and 16MHz."
        bitOffset: 0
        bitWidth: 9
        access: read-write
        enumeratedValues:
          - name: B_0x6
            description: wrong configuration
            value: 6
          - name: B_0x7
            description: DIVN2 = 8
            value: 7
          - name: B_0x80
            description: DIVN2 = 129 (default after reset)
            value: 128
          - name: B_0x1A3
            description: DIVN2 = 420
            value: 419
      - name: DIVP2
        description: "PLL2 DIVP division factor\nSet and reset by software to control the frequency of the pll2_p_ck clock.\nThese bits can be written only when the PLL2 is disabled (PLL2ON = PLL2RDY = 0).\n..."
        bitOffset: 9
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_p_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_p_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_p_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_p_ck = vco2_ck / 4
            value: 3
          - name: B_0x7F
            description: pll2_p_ck = vco2_ck / 128
            value: 127
      - name: DIVQ2
        description: "PLL2 DIVQ division factor\nSet and reset by software to control the frequency of the pll2_q_ck clock.\nThese bits can be written only when the PLL2 is disabled (PLL2ON = PLL2RDY = 0).\n..."
        bitOffset: 16
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_q_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_q_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_q_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_q_ck = vco2_ck / 4
            value: 3
          - name: B_0x7F
            description: pll2_q_ck = vco2_ck / 128
            value: 127
      - name: DIVR2
        description: "PLL2 DIVR division factor\nSet and reset by software to control the frequency of the pll2_r_ck clock.\nThese bits can be written only when the PLL2 is disabled (PLL2ON = PLL2RDY = 0).\n..."
        bitOffset: 24
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_r_ck = vco2_ck
            value: 0
          - name: B_0x1
            description: pll2_r_ck = vco2_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll2_r_ck = vco2_ck / 3
            value: 2
          - name: B_0x3
            description: pll2_r_ck = vco2_ck / 4
            value: 3
          - name: B_0x7F
            description: pll2_r_ck = vco2_ck / 128
            value: 127
  - name: PLL2FRACR
    displayName: PLL2FRACR
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FRACN2
        description: "fractional part of the multiplication factor for PLL2 VCO\nSet and reset by software to control the fractional part of the multiplication factor of the VCO.\nThese bits can be written at any time, allowing dynamic fine-tuning of the PLL2 VCO.\nThe software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is:\n128 to 560MHz if PLL2VCOSEL = 0\n150 to 420MHz if PLL2VCOSEL = 1\nVCO output frequency = Fref2_ck x (DIVN2 + (FRACN2 / 213)), with\nDIVN2 between 8 and 420\nFRACN2 can be between 0 and 213 - 1\nThe input frequency Fref2_ck must be between 1 and 16 MHz.\nIn order to change the FRACN value on-the-fly even if the PLL is enabled, the application must proceed as follows:\nSet the bit PLL2FRACEN to 0.\nWrite the new fractional value into FRACN2.\nSet the bit PLL2FRACEN to 1."
        bitOffset: 3
        bitWidth: 13
        access: read-write
  - name: PLL3DIVR
    displayName: PLL3DIVR
    addressOffset: 64
    size: 32
    resetValue: 16843392
    resetMask: 4294967295
    fields:
      - name: DIVN3
        description: "Multiplication factor for PLL3 VCO\nSet and reset by software to control the multiplication factor of the VCO.\nThese bits can be written only when the PLL is disabled (PLL3ON = PLL3RDY = 0).\n...........: not used\n...\n...\nOthers: wrong configurations\nThe software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is:\n128 to 560MHz if PLL3VCOSEL = 0\n150 to 420MHz if PLL3VCOSEL = 1\nVCO output frequency = Fref3_ck x DIVN3, when fractional value 0 has been loaded into FRACN3, with:\nDIVN3 between 8 and 420\nThe input frequency Fref3_ck must be between 1 and 16MHz"
        bitOffset: 0
        bitWidth: 9
        access: read-write
        enumeratedValues:
          - name: B_0x6
            description: wrong configuration
            value: 6
          - name: B_0x7
            description: DIVN3 = 8
            value: 7
          - name: B_0x80
            description: DIVN3 = 129 (default after reset)
            value: 128
          - name: B_0x1A3
            description: DIVN3 = 420
            value: 419
      - name: DIVP3
        description: "PLL3 DIVP division factor\nSet and reset by software to control the frequency of the pll3_p_ck clock.\nThese bits can be written only when the PLL3 is disabled (PLL3ON = PLL3RDY = 0).\n..."
        bitOffset: 9
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_p_ck = vco3_ck
            value: 0
          - name: B_0x1
            description: pll3_p_ck = vco3_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll3_p_ck = vco3_ck / 3
            value: 2
          - name: B_0x3
            description: pll3_p_ck = vco3_ck / 4
            value: 3
          - name: B_0x7F
            description: pll3_p_ck = vco3_ck / 128
            value: 127
      - name: DIVQ3
        description: "PLL3 DIVQ division factor\nSet and reset by software to control the frequency of the pll3_q_ck clock.\nThese bits can be written only when the PLL3 is disabled (PLL3ON = PLL3RDY = 0).\n..."
        bitOffset: 16
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_q_ck = vco3_ck
            value: 0
          - name: B_0x1
            description: pll3_q_ck = vco3_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll3_q_ck = vco3_ck / 3
            value: 2
          - name: B_0x3
            description: pll3_q_ck = vco3_ck / 4
            value: 3
          - name: B_0x7F
            description: pll3_q_ck = vco3_ck / 128
            value: 127
      - name: DIVR3
        description: "PLL3 DIVR division factor\nSet and reset by software to control the frequency of the pll3_r_ck clock.\nThese bits can be written only when the PLL3 is disabled (PLL3ON = PLL3RDY = 0).\n..."
        bitOffset: 24
        bitWidth: 7
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll3_r_ck = vco3_ck
            value: 0
          - name: B_0x1
            description: pll3_r_ck = vco3_ck / 2 (default after reset)
            value: 1
          - name: B_0x2
            description: pll3_r_ck = vco3_ck / 3
            value: 2
          - name: B_0x3
            description: pll3_r_ck = vco3_ck / 4
            value: 3
          - name: B_0x7F
            description: pll3_r_ck = vco3_ck / 128
            value: 127
  - name: PLL3FRACR
    displayName: PLL3FRACR
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FRACN3
        description: "fractional part of the multiplication factor for PLL3 VCO\nSet and reset by software to control the fractional part of the multiplication factor of the VCO.\nThese bits can be written at any time, allowing dynamic fine-tuning of the PLL3 VCO.\nThe software must set correctly these bits to insure that the VCO output frequency is between its valid frequency range, that is:\n128 to 560MHz if PLL3VCOSEL = 0\n150 to 420MHz if PLL3VCOSEL = 1\nVCO output frequency = Fref3_ck x (DIVN3 + (FRACN3 / 213)), with\nDIVN3 between 8 and 420\nFRACN3 can be between 0 and 213 - 1\nThe input frequency Fref3_ck must be between 1 and 16 MHz.\nIn order to change the FRACN value on-the-fly even if the PLL is enabled, the application must proceed as follows:\nSet the bit PLL1FRACEN to 0.\nWrite the new fractional value into FRACN1.\nSet the bit PLL1FRACEN to 1."
        bitOffset: 3
        bitWidth: 13
        access: read-write
  - name: CDCCIPR
    displayName: CDCCIPR
    description: CPU domain kernel clock configuration register
    addressOffset: 76
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FMCSEL
        description: FMC kernel clock source selection
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_hclk3 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll2_r_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: per_ck selected as kernel peripheral clock
            value: 3
      - name: OCTOSPISEL
        description: OCTOSPI kernel clock source selection
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_hclk3 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll2_r_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: per_ck selected as kernel peripheral clock
            value: 3
      - name: SDMMCSEL
        description: SDMMC kernel clock source selection
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_r_ck selected as kernel peripheral clock
            value: 1
      - name: CKPERSEL
        description: per_ck clock source selection
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi_ker_ck selected as per_ck clock (default after reset)
            value: 0
          - name: B_0x1
            description: csi_ker_ck selected as per_ck clock
            value: 1
          - name: B_0x2
            description: hse_ck selected as per_ck clock
            value: 2
          - name: B_0x3
            description: reserved, the per_ck clock is disabled
            value: 3
  - name: CDCCIP1R
    displayName: CDCCIP1R
    description: CPU domain kernel clock configuration register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SAI1SEL
        description: "SAI1 and DFSDM1 kernel Aclk clock source selection\nSet and reset by software.\nIf the selected clock is the external clock and this clock is stopped, it isnot be possible to switch to another clock. Refer to  for additional information.\nNote: DFSDM1 clock source selection is done by DFSDM1SEL.\nothers: reserved, the kernel clock is disabled\nNote: I2S_CKIN is an external clock taken from a pin."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as SAI1 and DFSDM1 Aclk kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as SAI1 and DFSDM1 Aclk kernel clock
            value: 1
          - name: B_0x2
            description: pll3_p_ck selected as SAI1 and DFSDM1 Aclk kernel clock
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as SAI1 and DFSDM1 Aclk kernel clock
            value: 3
          - name: B_0x4
            description: per_ck selected as SAI1 and DFSDM1 Aclk kernel clock
            value: 4
      - name: SAI2ASEL
        description: "SAI2 kernel clock source A selection\nSet and reset by software.\nIf the selected clock is the external clock and this clock is stopped, it is not be possible to switch to another clock. Refer to  for additional information.\nothers: reserved, the kernel clock is disabled\nNote: I2S_CKIN is an external clock taken from a pin. spdifrx_symb_ck is the symbol clock generated by the SPDIFRX (see )."
        bitOffset: 6
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as SAI2 kernel clock A (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as SAI2 kernel clock A
            value: 1
          - name: B_0x2
            description: pll3_p_ck selected as SAI2 kernel clock A
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as SAI2 kernel clock A
            value: 3
          - name: B_0x4
            description: per_ck selected as SAI2 kernel clock A
            value: 4
          - name: B_0x5
            description: spdifrx_symb_ck selected as SAI2 kernel clock A
            value: 5
      - name: SAI2BSEL
        description: "SAI2 kernel clock B source selection\nSet and reset by software.\nIf the selected clock is the external clock and this clock is stopped, it is not be possible to switch to another clock. Refer to  for additional information.\nothers: reserved, the kernel clock is disabled\nNote: I2S_CKIN is an external clock taken from a pin. spdifrx_symb_ck is the symbol clock generated by the spdifrx (see )."
        bitOffset: 9
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as SAI2 kernel clock B (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as SAI2 kernel clock B
            value: 1
          - name: B_0x2
            description: pll3_p_ck selected as SAI2 kernel clock B
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as SAI2 kernel clock B
            value: 3
          - name: B_0x4
            description: per_ck selected as SAI2 kernel clock B
            value: 4
          - name: B_0x5
            description: spdifrx_symb_ck selected as SAI2 kernel clock B
            value: 5
      - name: SPI123SEL
        description: "SPI/I2S1,2 and 3 kernel clock source selection\nSet and reset by software.\nIf the selected clock is the external clock and this clock is stopped, it is not be possible to switch to another clock. Refer to  for additional information.\nothers: reserved, the kernel clock is disabled\nNote: I2S_CKIN is an external clock taken from a pin."
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as SPI/I2S1,2 and 3 kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as SPI/I2S1,2 and 3 kernel clock
            value: 1
          - name: B_0x2
            description: pll3_p_ck selected as SPI/I2S1,2 and 3 kernel clock
            value: 2
          - name: B_0x3
            description: I2S_CKIN selected as SPI/I2S1,2 and 3 kernel clock
            value: 3
          - name: B_0x4
            description: per_ck selected as SPI/I2S1,2 and 3 kernel clock
            value: 4
      - name: SPI45SEL
        description: "SPI4 and 5 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk2 clock selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck is selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck is selected as kernel clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck is selected as kernel clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck is selected as kernel clock
            value: 4
          - name: B_0x5
            description: hse_ck is selected as kernel clock
            value: 5
      - name: SPDIFRXSEL
        description: SPDIFRX kernel clock source selection
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll1_q_ck selected as SPDIFRX kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_r_ck selected as SPDIFRX kernel clock
            value: 1
          - name: B_0x2
            description: pll3_r_ck selected as SPDIFRX kernel clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as SPDIFRX kernel clock
            value: 3
      - name: DFSDM1SEL
        description: "DFSDM1 kernel clock Clk source selection\nSet and reset by software.\nNote: the DFSDM1 Aclk clock source selection is done by SAI1SEL (see )."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk2 selected as DFSDM1 Clk kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: sys_ck selected as DFSDM1 Clk kernel clock
            value: 1
      - name: FDCANSEL
        description: "FDCAN kernel clock source selection\nSet and reset by software."
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hse_ck clock selected as FDCAN kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck selected as FDCAN kernel clock
            value: 1
          - name: B_0x2
            description: pll2_q_ck selected as FDCAN kernel clock
            value: 2
          - name: B_0x3
            description: reserved, the kernel clock is disabled
            value: 3
      - name: SWPMISEL
        description: "SWPMI kernel clock source selection\nSet and reset by software."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk1 selected as SWPMI kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: hsi_ker_ck selected as SWPMI kernel clock
            value: 1
  - name: CDCCIP2R
    displayName: CDCCIP2R
    description: CPU domain kernel clock configuration register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: USART234578SEL
        description: "USART2/3, UART4,5, 7 and 8 (APB1) kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk1 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: lse_ck selected as kernel clock
            value: 5
      - name: USART16910SEL
        description: "USART1, 6, 9 and 10 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 3
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk2 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as kernel clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel clock
            value: 4
          - name: B_0x5
            description: lse_ck selected as kernel clock
            value: 5
      - name: RNGSEL
        description: "RNG kernel clock source selection\nSet and reset by software."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hsi48_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: lse_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: lsi_ck selected as kernel clock
            value: 3
      - name: I2C123SEL
        description: "I2C1,2,3 kernel clock source selection\nSet and reset by software."
        bitOffset: 12
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk1 selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_r_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: hsi_ker_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: csi_ker_ck selected as kernel clock
            value: 3
      - name: USBSEL
        description: "USBOTG 1 and 2 kernel clock source selection\nSet and reset by software."
        bitOffset: 20
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disable the kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll1_q_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck selected as kernel clock
            value: 2
          - name: B_0x3
            description: hsi48_ck selected as kernel clock
            value: 3
      - name: CECSEL
        description: "HDMI-CEC kernel clock source selection\nSet and reset by software."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: lse_ck selected as kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: lsi_ck selected as kernel clock
            value: 1
          - name: B_0x2
            description: csi_ker_ck divided by 122 selected as kernel clock
            value: 2
          - name: B_0x3
            description: reserved, the kernel clock is disabled
            value: 3
      - name: LPTIM1SEL
        description: "LPTIM1 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk1 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll3_r_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as kernel peripheral clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as kernel peripheral clock
            value: 4
          - name: B_0x5
            description: per_ck selected as kernel peripheral clock
            value: 5
  - name: SRDCCIPR
    displayName: SRDCCIPR
    description: SmartRun domain kernel clock configuration register
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPUART1SEL
        description: "LPUART1 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk4 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as kernel peripheral clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel peripheral clock
            value: 4
          - name: B_0x5
            description: lse_ck selected as kernel peripheral clock
            value: 5
      - name: I2C4SEL
        description: "I2C4 kernel clock source selection\nSet and reset by software."
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk4 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_r_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: hsi_ker_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: csi_ker_ck selected as kernel peripheral clock
            value: 3
      - name: LPTIM2SEL
        description: "LPTIM2 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 10
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk4 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll3_r_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as kernel peripheral clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as kernel peripheral clock
            value: 4
          - name: B_0x5
            description: per_ck selected as kernel peripheral clock
            value: 5
      - name: LPTIM3SEL
        description: "LPTIM3 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 13
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk4 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_p_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll3_r_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: lse_ck selected as kernel peripheral clock
            value: 3
          - name: B_0x4
            description: lsi_ck selected as kernel peripheral clock
            value: 4
          - name: B_0x5
            description: per_ck selected as kernel peripheral clock
            value: 5
      - name: ADCSEL
        description: "SAR ADC kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: pll2_p_ck selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll3_r_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: per_ck selected as kernel peripheral clock
            value: 2
      - name: DFSDM2SEL
        description: "DFSDM2 kernel Clk clock source selection\nSet and reset by software.\nNote: The DFSDM2 Aclk clock source selection is done by SPI6SEL (see  and )."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk4 selected as DFSDM2 Clk kernel clock (default after reset)
            value: 0
          - name: B_0x1
            description: sys_ck selected as DFSDM2 Clk kernel clock
            value: 1
      - name: SPI6SEL
        description: "SPI6 kernel clock source selection\nSet and reset by software.\nothers: reserved, the kernel clock is disabled"
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rcc_pclk4 selected as kernel peripheral clock (default after reset)
            value: 0
          - name: B_0x1
            description: pll2_q_ck selected as kernel peripheral clock
            value: 1
          - name: B_0x2
            description: pll3_q_ck selected as kernel peripheral clock
            value: 2
          - name: B_0x3
            description: hsi_ker_ck selected as kernel peripheral clock
            value: 3
          - name: B_0x4
            description: csi_ker_ck selected as kernel peripheral clock
            value: 4
          - name: B_0x5
            description: hse_ck selected as kernel peripheral clock
            value: 5
          - name: B_0x6
            description: I2S_CKIN selected as kernel peripheral clock
            value: 6
  - name: CIER
    displayName: CIER
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYIE
        description: "LSI ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the LSI oscillator stabilization."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSI ready interrupt enabled
            value: 1
      - name: LSERDYIE
        description: "LSE ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the LSE oscillator stabilization."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSE ready interrupt enabled
            value: 1
      - name: HSIRDYIE
        description: "HSI ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the HSI oscillator stabilization."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSI ready interrupt enabled
            value: 1
      - name: HSERDYIE
        description: "HSE ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the HSE oscillator stabilization."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSE ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSE ready interrupt enabled
            value: 1
      - name: CSIRDYIE
        description: "CSI ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the CSI oscillator stabilization."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSI ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CSI ready interrupt enabled
            value: 1
      - name: HSI48RDYIE
        description: "HSI48 ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by the HSI48 oscillator stabilization."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48 ready interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48 ready interrupt enabled
            value: 1
      - name: PLL1RDYIE
        description: "PLL1 ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by PLL1 lock."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1 lock interrupt enabled
            value: 1
      - name: PLL2RDYIE
        description: "PLL2 ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by PLL2 lock."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2 lock interrupt enabled
            value: 1
      - name: PLL3RDYIE
        description: "PLL3 ready interrupt enable\nSet and reset by software to enable/disable interrupt caused by PLL3 lock."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3 lock interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3 lock interrupt enabled
            value: 1
      - name: LSECSSIE
        description: "LSE clock security system interrupt enable\nSet and reset by software to enable/disable interrupt caused by the clock security system (CSS) on external 32 kHz oscillator."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE CSS interrupt disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LSE CSS interrupt enabled
            value: 1
  - name: CIFR
    displayName: CIFR
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYF
        description: "LSI ready interrupt flag\nReset by software by writing LSIRDYC bit.\nSet by hardware when the LSI clock becomes stable and LSIRDYIE is set."
        bitOffset: 0
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the LSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the LSI
            value: 1
      - name: LSERDYF
        description: "LSE ready interrupt flag\nReset by software by writing LSERDYC bit.\nSet by hardware when the LSE clock becomes stable and LSERDYIE is set."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the LSE (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the LSE
            value: 1
      - name: HSIRDYF
        description: "HSI ready interrupt flag\nReset by software by writing HSIRDYC bit.\nSet by hardware when the HSI clock becomes stable and HSIRDYIE is set."
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSI
            value: 1
      - name: HSERDYF
        description: "HSE ready interrupt flag\nReset by software by writing HSERDYC bit.\nSet by hardware when the HSE clock becomes stable and HSERDYIE is set."
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSE (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSE
            value: 1
      - name: CSIRDYF
        description: "CSI ready interrupt flag\nReset by software by writing CSIRDYC bit.\nSet by hardware when the CSI clock becomes stable and CSIRDYIE is set."
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the CSI (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the CSI
            value: 1
      - name: HSI48RDYF
        description: "HSI48 ready interrupt flag\nReset by software by writing HSI48RDYC bit.\nSet by hardware when the HSI48 clock becomes stable and HSI48RDYIE is set."
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by the HSI48 oscillator (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by the HSI48 oscillator
            value: 1
      - name: PLL1RDYF
        description: "PLL1 ready interrupt flag\nReset by software by writing PLL1RDYC bit.\nSet by hardware when the PLL1 locks and PLL1RDYIE is set."
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by PLL1 lock (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by PLL1 lock
            value: 1
      - name: PLL2RDYF
        description: "PLL2 ready interrupt flag\nReset by software by writing PLL2RDYC bit.\nSet by hardware when the PLL2 locks and PLL2RDYIE is set."
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by PLL2 lock (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by PLL2 lock
            value: 1
      - name: PLL3RDYF
        description: "PLL3 ready interrupt flag\nReset by software by writing PLL3RDYC bit.\nSet by hardware when the PLL3 locks and PLL3RDYIE is set."
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock ready interrupt caused by PLL3 lock (default after reset)
            value: 0
          - name: B_0x1
            description: clock ready interrupt caused by PLL3 lock
            value: 1
      - name: LSECSSF
        description: "LSE clock security system interrupt flag\nReset by software by writing LSECSSC bit.\nSet by hardware when a failure is detected on the external 32 kHz oscillator and LSECSSIE is set."
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no failure detected on the external 32 kHz oscillator (default after reset)
            value: 0
          - name: B_0x1
            description: failure detected on the external 32 kHz oscillator
            value: 1
      - name: HSECSSF
        description: "HSE clock security system interrupt flag\nReset by software by writing HSECSSC bit.\nSet by hardware in case of HSE clock failure."
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no clock security interrupt caused by HSE clock failure (default after reset)
            value: 0
          - name: B_0x1
            description: clock security interrupt caused by HSE clock failure
            value: 1
  - name: CICR
    displayName: CICR
    addressOffset: 104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSIRDYC
        description: "LSI ready interrupt clear\nSet by software to clear LSIRDYF.\nReset by hardware when clear done."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSIRDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: LSIRDYF cleared
            value: 1
      - name: LSERDYC
        description: "LSE ready interrupt clear\nSet by software to clear LSERDYF.\nReset by hardware when clear done."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSERDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: LSERDYF cleared
            value: 1
      - name: HSIRDYC
        description: "HSI ready interrupt clear\nSet by software to clear HSIRDYF.\nReset by hardware when clear done."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSIRDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSIRDYF cleared
            value: 1
      - name: HSERDYC
        description: "HSE ready interrupt clear\nSet by software to clear HSERDYF.\nReset by hardware when clear done."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSERDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSERDYF cleared
            value: 1
      - name: CSIRDYC
        description: "CSI ready interrupt clear\nSet by software to clear CSIRDYF.\nReset by hardware when clear done."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSIRDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: CSIRDYF cleared
            value: 1
      - name: HSI48RDYC
        description: "HSI48 ready interrupt clear\nSet by software to clear HSI48RDYF.\nReset by hardware when clear done."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSI48RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSI48RDYF cleared
            value: 1
      - name: PLL1RDYC
        description: "PLL1 ready interrupt clear\nSet by software to clear PLL1RDYF.\nReset by hardware when clear done."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL1RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: PLL1RDYF cleared
            value: 1
      - name: PLL2RDYC
        description: "PLL2 ready interrupt clear\nSet by software to clear PLL2RDYF.\nReset by hardware when clear done."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL2RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: PLL2RDYF cleared
            value: 1
      - name: PLL3RDYC
        description: "PLL3 ready interrupt clear\nSet by software to clear PLL3RDYF.\nReset by hardware when clear done."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PLL3RDYF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: PLL3RDYF cleared
            value: 1
      - name: LSECSSC
        description: "LSE clock security system interrupt clear\nSet by software to clear LSECSSF.\nReset by hardware when clear done."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSECSSF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: LSECSSF cleared
            value: 1
      - name: HSECSSC
        description: "HSE clock security system interrupt clear\nSet by software to clear HSECSSF.\nReset by hardware when clear done."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSECSSF no effect (default after reset)
            value: 0
          - name: B_0x1
            description: HSECSSF cleared
            value: 1
  - name: BDCR
    displayName: BDCR
    description: Backup domain control register
    addressOffset: 112
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSEON
        description: "LSE oscillator enabled\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator OFF (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator ON
            value: 1
      - name: LSERDY
        description: "LSE oscillator ready\nSet and reset by hardware to indicate when the LSE is stable. This bit needs 6 cycles of lse_ck clock to fall down after LSEON has been set to 0."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator not ready (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator ready
            value: 1
      - name: LSEBYP
        description: "LSE oscillator bypass\nSet and reset by software to bypass oscillator in debug mode. This bit must not be written when the LSE is enabled (by LSEON) or ready (LSERDY = 1)"
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE oscillator not bypassed (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE oscillator bypassed
            value: 1
      - name: LSEDRV
        description: "LSE oscillator driving capability\nSet by software to select the driving capability of the LSE oscillator."
        bitOffset: 3
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: lowest drive (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: medium-low drive
            value: 1
          - name: B_0x2
            description: medium-high drive
            value: 2
          - name: B_0x3
            description: highest drive
            value: 3
      - name: LSECSSON
        description: "LSE clock security system enable\nSet by software to enable the clock security system on 32 kHz oscillator.\nLSECSSON must be enabled after LSE is enabled (LSEON enabled) and ready (LSERDY set by hardware) and after RTCSEL is selected.\nOnce enabled, this bit cannot be disabled, except after a LSE failure detection (LSECSSD = 1). In that case the software must disable LSECSSON."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSS on 32 kHz oscillator OFF (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: CSS on 32 kHz oscillator ON
            value: 1
      - name: LSECSSD
        description: "LSE clock security system failure detection\nSet by hardware to indicate when a failure has been detected by the clock security system on the external 32 kHz oscillator."
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no failure detected on 32 kHz oscillator (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: failure detected on 32 kHz oscillator
            value: 1
      - name: LSEEXT
        description: "low-speed external clock type in Bypass mode\nSet and reset by software to select the external clock type (analog or digital).\nThe external clock must be enabled with the LSEON bit, to be used by the device.\nThe LSEEXT bit can be written only if the LSE oscillator is disabled."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSE in analog mode (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE in digital mode (do not use if RTC is active).
            value: 1
      - name: RTCSEL
        description: "RTC clock source selection\nSet by software to select the clock source for the RTC. These bits can be written only one time (except in case of failure detection on LSE). These bits must be written before LSECSSON is enabled. The VSWRST bit can be used to reset them, then it can be written one time again.\nIf HSE is selected as RTC clock, this clock is lost when the system is in Stop mode or in case of a pin reset (NRST)."
        bitOffset: 8
        bitWidth: 2
        access: read-writeOnce
        enumeratedValues:
          - name: B_0x0
            description: no clock (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: LSE selected as RTC clock
            value: 1
          - name: B_0x2
            description: LSI selected as RTC clock
            value: 2
          - name: B_0x3
            description: HSE divided by RTCPRE value selected as RTC clock
            value: 3
      - name: RTCEN
        description: "RTC clock enable\nSet and reset by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rtc_ck disabled (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: rtc_ck enabled
            value: 1
      - name: VSWRST
        description: "VSwitch domain software reset\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset not activated (default after Backup domain reset)
            value: 0
          - name: B_0x1
            description: resets the entire VSW domain
            value: 1
  - name: CSR
    displayName: CSR
    description: Clock control and status register
    addressOffset: 116
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSION
        description: "LSI oscillator enable\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LSI is OFF (default after reset)
            value: 0
          - name: B_0x1
            description: LSI is ON
            value: 1
      - name: LSIRDY
        description: "LSI oscillator ready\nSet and reset by hardware to indicate when the low-speed internal RC oscillator is stable.\nThis bit needs 3 cycles of lsi_ck clock to fall down after LSION has been set to 0.\nThis bit can be set even when LSION is not enabled if there is a request for LSI clock by the clock security system on LSE or by the low-speed watchdog or by the RTC."
        bitOffset: 1
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: LSI clock is not ready (default after reset)
            value: 0
          - name: B_0x1
            description: LSI clock is ready
            value: 1
  - name: AHB3RSTR
    displayName: AHB3RSTR
    addressOffset: 124
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDMARST
        description: "MDMA block reset\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset MDMA block (default after reset)
            value: 0
          - name: B_0x1
            description: resets MDMA block
            value: 1
      - name: DMA2DRST
        description: "DMA2D block reset\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset DMA2D block (default after reset)
            value: 0
          - name: B_0x1
            description: resets DMA2D block
            value: 1
      - name: JPGDECRST
        description: "JPGDEC block reset\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset JPGDEC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets JPGDEC block
            value: 1
      - name: FMCRST
        description: "FMC block reset\nSet and reset by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset FMC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets FMC block
            value: 1
      - name: OCTOSPI1RST
        description: "OCTOSPI1 and OCTOSPI1 delay blocks reset\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset OCTOSPI1 and OCTOSPI1 delay blocks (default after reset)
            value: 0
          - name: B_0x1
            description: resets OCTOSPI1 and OCTOSPI1 delay blocks
            value: 1
      - name: SDMMC1RST
        description: "SDMMC1 and SDMMC1 delay blocks reset\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset SDMMC1 and SDMMC1 delay blocks (default after reset)
            value: 0
          - name: B_0x1
            description: resets SDMMC1 and SDMMC1 delay blocks
            value: 1
      - name: OCTOSPI2RST
        description: "OCTOSPI2 and OCTOSPI2 delay block reset\nSet and reset by software"
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the OCTOSPI2 and OCTOSPI2 delay block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the OCTOSPI2 and OCTOSPI2 delay block
            value: 1
      - name: OCTOSPIMRST
        description: "OCTOSPIM reset\nSet and reset by software"
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the OCTOSPIM (default after reset)
            value: 0
          - name: B_0x1
            description: resets the OCTOSPIM
            value: 1
      - name: OTFD1RST
        description: "OTFD1 reset\nSet and reset by software\nTake care that resetting the OTFD means loosing the decryption key loaded during secure boot."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the OTFD1 (default after reset)
            value: 0
          - name: B_0x1
            description: resets the OTFD1
            value: 1
      - name: OTFD2RST
        description: "OTFD2 reset\nSet and reset by software\nTake care that resetting the OTFD means loosing the decryption key loaded during secure boot."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the OTFD2 (default after reset)
            value: 0
          - name: B_0x1
            description: resets the OTFD2
            value: 1
      - name: GFXMMURST
        description: "GFXMMU reset\nSet and reset by software"
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GFXMMU (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GFXMMU
            value: 1
  - name: AHB1RSTR
    displayName: AHB1RSTR
    addressOffset: 128
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMA1RST
        description: "DMA1 and DMAMUX1 blocks reset\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset DMA1 and DMAMUX1 blocks (default after reset)
            value: 0
          - name: B_0x1
            description: resets DMA1 and DMAMUX1 blocks
            value: 1
      - name: DMA2RST
        description: "DMA2 and DMAMUX2 blocks reset\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset DMA2 and DMAMUX2 blocks (default after reset)
            value: 0
          - name: B_0x1
            description: resets DMA2 and DMAMUX2 blocks
            value: 1
      - name: ADC12RST
        description: "ADC1 and 2 blocks reset\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset ADC1 and 2 blocks (default after reset)
            value: 0
          - name: B_0x1
            description: resets ADC1 and 2 blocks
            value: 1
      - name: CRCRST
        description: "CRC block reset\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset CRC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets CRC block
            value: 1
      - name: USB1OTGRST
        description: "USB1OTG block reset\nSet and reset by software."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset USB1OTG block (default after reset)
            value: 0
          - name: B_0x1
            description: resets USB1OTG block
            value: 1
  - name: AHB2RSTR
    displayName: AHB2RSTR
    addressOffset: 132
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DCMI_PSSIRST
        description: "digital camera interface block reset (DCMI or PSSI depending which IP is active)\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the DCMI/PSSI block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the DCMI/PSSI block
            value: 1
      - name: HSEMRST
        description: "HSEM block reset\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset HSEM block (default after reset)
            value: 0
          - name: B_0x1
            description: resets HSEM block
            value: 1
      - name: CRYPTRST
        description: "cryptography block reset\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset cryptography block (default after reset)
            value: 0
          - name: B_0x1
            description: resets cryptography block
            value: 1
      - name: HASHRST
        description: "hash block reset\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset hash block (default after reset)
            value: 0
          - name: B_0x1
            description: resets hash block
            value: 1
      - name: RNGRST
        description: "random number generator block reset\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset RNG block (default after reset)
            value: 0
          - name: B_0x1
            description: resets RNG block
            value: 1
      - name: SDMMC2RST
        description: "SDMMC2 and SDMMC2 delay blocks reset\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset SDMMC2 and SDMMC2 delay blocks (default after reset)
            value: 0
          - name: B_0x1
            description: resets SDMMC2 and SDMMC2 delay blocks
            value: 1
      - name: BDMA1RST
        description: "BDMA1 reset (DFSDM dedicated DMA)\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset DMA block (default after reset)
            value: 0
          - name: B_0x1
            description: resets DMA block
            value: 1
  - name: AHB4RSTR
    displayName: AHB4RSTR
    addressOffset: 136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOARST
        description: "GPIOA block reset\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOA block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOA block
            value: 1
      - name: GPIOBRST
        description: "GPIOB block reset\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOB block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOB block
            value: 1
      - name: GPIOCRST
        description: "GPIOC block reset\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOC block
            value: 1
      - name: GPIODRST
        description: "GPIOD block reset\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOD block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOD block
            value: 1
      - name: GPIOERST
        description: "GPIOE block reset\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOE block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOE block
            value: 1
      - name: GPIOFRST
        description: "GPIOF block reset\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOF block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOF block
            value: 1
      - name: GPIOGRST
        description: "GPIOG block reset\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOG block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOG block
            value: 1
      - name: GPIOHRST
        description: "GPIOH block reset\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOH block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOH block
            value: 1
      - name: GPIOIRST
        description: "GPIOI block reset\nSet and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOI block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOI block
            value: 1
      - name: GPIOJRST
        description: "GPIOJ block reset\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOJ block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOJ block
            value: 1
      - name: GPIOKRST
        description: "GPIOK block reset\nSet and reset by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the GPIOK block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the GPIOK block
            value: 1
      - name: BDMA2RST
        description: "SmartRun domain DMA and DMAMUX blocks reset\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the DMA and DMAMUX blocks (default after reset)
            value: 0
          - name: B_0x1
            description: resets the DMA and DMAMUX blocks
            value: 1
  - name: APB3RSTR
    displayName: APB3RSTR
    addressOffset: 140
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCRST
        description: "LTDC block reset\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LTDC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LTDC block
            value: 1
  - name: APB1LRSTR
    displayName: APB1LRSTR
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2RST
        description: "TIM2 block reset\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM2 block
            value: 1
      - name: TIM3RST
        description: "TIM3 block reset\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM3 block
            value: 1
      - name: TIM4RST
        description: "TIM4 block reset\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM4 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM4 block
            value: 1
      - name: TIM5RST
        description: "TIM5 block reset\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM5 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM5 block
            value: 1
      - name: TIM6RST
        description: "TIM6 block reset\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM6 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM6 block
            value: 1
      - name: TIM7RST
        description: "TIM7 block reset\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM7 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM7 block
            value: 1
      - name: TIM12RST
        description: "TIM12 block reset\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM12 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM12 block
            value: 1
      - name: TIM13RST
        description: "TIM13 block reset\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM13 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM13 block
            value: 1
      - name: TIM14RST
        description: "TIM14 block reset\nSet and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM14 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM14 block
            value: 1
      - name: LPTIM1RST
        description: "LPTIM1 block reset\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPTIM1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPTIM1 block
            value: 1
      - name: SPI2RST
        description: "SPI2 block reset\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI2 block
            value: 1
      - name: SPI3RST
        description: "SPI3 block reset\nSet and reset by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI3 block
            value: 1
      - name: SPDIFRXRST
        description: "SPDIFRX block reset\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPDIFRX block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPDIFRX block
            value: 1
      - name: USART2RST
        description: "USART2 block reset\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART2 block
            value: 1
      - name: USART3RST
        description: "USART3 block reset\nSet and reset by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART3 block
            value: 1
      - name: UART4RST
        description: "UART4 block reset\nSet and reset by software."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the UART4 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the UART4 block
            value: 1
      - name: UART5RST
        description: "UART5 block reset\nSet and reset by software."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the UART5 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the UART5 block
            value: 1
      - name: I2C1RST
        description: "I2C1 block reset\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I2C1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I2C1 block
            value: 1
      - name: I2C2RST
        description: "I2C2 block reset\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I2C2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I2C2 block
            value: 1
      - name: I2C3RST
        description: "I2C3 block reset\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I2C3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I2C3 block
            value: 1
      - name: CECRST
        description: "HDMI-CEC block reset\nSet and reset by software."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the HDMI-CEC block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the HDMI-CEC block
            value: 1
      - name: DAC1RST
        description: "DAC1 (containing two converters) reset\nSet and reset by software."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the DAC1 (default after reset)
            value: 0
          - name: B_0x1
            description: resets the DAC1
            value: 1
      - name: UART7RST
        description: "UART7 block reset\nSet and reset by software."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the UART7 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the UART7 block
            value: 1
      - name: UART8RST
        description: "UART8 block reset\nSet and reset by software."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the UART8 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the UART8 block
            value: 1
  - name: APB1HRSTR
    displayName: APB1HRSTR
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRSRST
        description: "clock recovery system reset\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset CRS (default after reset)
            value: 0
          - name: B_0x1
            description: resets CRS
            value: 1
      - name: SWPMIRST
        description: "SWPMI block reset\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SWPMI block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SWPMI block
            value: 1
      - name: OPAMPRST
        description: "OPAMP block reset\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the OPAMP block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the OPAMP block
            value: 1
      - name: MDIOSRST
        description: "MDIOS block reset\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the MDIOS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the MDIOS block
            value: 1
      - name: FDCANRST
        description: "FDCAN block reset\nSet and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the FDCAN block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the FDCAN block
            value: 1
  - name: APB2RSTR
    displayName: APB2RSTR
    addressOffset: 152
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1RST
        description: "TIM1 block reset\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM1 block
            value: 1
      - name: TIM8RST
        description: "TIM8 block reset\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM8 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM8 block
            value: 1
      - name: USART1RST
        description: "USART1 block reset\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART1 block
            value: 1
      - name: USART6RST
        description: "USART6 block reset\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART6 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART6 block
            value: 1
      - name: UART9RST
        description: "UART9 block reset\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the UART9 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the UART9 block
            value: 1
      - name: USART10RST
        description: "USART10 block reset\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the USART10 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the USART10 block
            value: 1
      - name: SPI1RST
        description: "SPI1 block reset\nSet and reset by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI1 block
            value: 1
      - name: SPI4RST
        description: "SPI4 block reset\nSet and reset by software."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI4 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI4 block
            value: 1
      - name: TIM15RST
        description: "TIM15 block reset\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM15 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM15 block
            value: 1
      - name: TIM16RST
        description: "TIM16 block reset\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM16 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM16 block
            value: 1
      - name: TIM17RST
        description: "TIM17 block reset\nSet and reset by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the TIM17 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the TIM17 block
            value: 1
      - name: SPI5RST
        description: "SPI5 block reset\nSet and reset by software."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI5 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI5 block
            value: 1
      - name: SAI1RST
        description: "SAI1 block reset\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SAI1 (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SAI1
            value: 1
      - name: SAI2RST
        description: "SAI2 block reset\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SAI2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SAI2 block
            value: 1
      - name: DFSDM1RST
        description: "DFSDM1 block reset\nSet and reset by software."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset DFSDM1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets DFSDM1 block
            value: 1
  - name: APB4RSTR
    displayName: APB4RSTR
    addressOffset: 156
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SYSCFGRST
        description: "SYSCFG block reset\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SYSCFG block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SYSCFG block
            value: 1
      - name: LPUART1RST
        description: "LPUART1 block reset\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPUART1 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPUART1 block
            value: 1
      - name: SPI6RST
        description: "SPI6 block reset\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the SPI6 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the SPI6 block
            value: 1
      - name: I2C4RST
        description: "I2C4 block reset\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the I2C4 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the I2C4 block
            value: 1
      - name: LPTIM2RST
        description: "LPTIM2 block reset\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPTIM2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPTIM2 block
            value: 1
      - name: LPTIM3RST
        description: "LPTIM3 block reset\nSet and reset by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the LPTIM3 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the LPTIM3 block
            value: 1
      - name: DAC2RST
        description: "DAC2 (containing one converter) reset\nSet and reset by software."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the DAC2 (default after reset)
            value: 0
          - name: B_0x1
            description: resets the DAC2
            value: 1
      - name: COMP12RST
        description: "COMP1 and 2 blocks reset\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the COMP1 and 2 blocks (default after reset)
            value: 0
          - name: B_0x1
            description: resets the COMP1 and 2 blocks
            value: 1
      - name: VREFRST
        description: "VREF block reset\nSet and reset by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the VREF block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the VREF block
            value: 1
      - name: DTSRST
        description: "Digital temperature sensor block reset\nSet and reset by software."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the DTS block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the DTS block
            value: 1
      - name: DFSDM2RST
        description: "DFSDM2 block reset\nSet and reset by software."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: does not reset the DFSDM2 block (default after reset)
            value: 0
          - name: B_0x1
            description: resets the DFSDM2 block
            value: 1
  - name: SRDAMR
    displayName: SRDAMR
    description: SmartRun domain Autonomous mode register
    addressOffset: 168
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BDMA2AMEN
        description: "SmartRun domain DMA and DMAMUX Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BDMA2 and DMAMUX2 peripheral clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: BDMA2 and DMAMUX2 peripheral clocks enabled when the SmartRun domain is in Run.
            value: 1
      - name: GPIOAMEN
        description: "GPIO Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIO peripheral clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: GPIO peripheral clocks enabled when the SmartRun domain is in Run.
            value: 1
      - name: LPUART1AMEN
        description: "LPUART1 Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 peripheral clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: LPUART1 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock is enabled when the SmartRun domain is in Stop mode.
            value: 1
      - name: SPI6AMEN
        description: "SPI6 Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI6 peripheral clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: SPI6 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock is enabled when the SmartRun domain is in Stop mode.
            value: 1
      - name: I2C4AMEN
        description: "I2C4 Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C4 peripheral clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: I2C4 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock is enabled when the SmartRun domain is in Stop mode.
            value: 1
      - name: LPTIM2AMEN
        description: "LPTIM2 Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information"
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 peripheral clocks are disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM2 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock is enabled when the SmartRun domain is in Stop mode.
            value: 1
      - name: LPTIM3AMEN
        description: "LPTIM3 Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM3 peripheral clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM3 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock is enabled when the SmartRun domain is in Stop mode.
            value: 1
      - name: DAC2AMEN
        description: "DAC2 (containing one converter) Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC2 peripheral clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: DAC2 peripheral clocks enabled when the SmartRun domain is in Run.
            value: 1
      - name: COMP12AMEN
        description: "COMP1 and 2 Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP1 and 2 peripheral clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: COMP1 and 2 peripheral clocks enabled when the SmartRun domain is in Run.
            value: 1
      - name: VREFAMEN
        description: "VREF Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREF clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: VREF clocks enabled when the SmartRun domain is in Run or Stop mode.
            value: 1
      - name: RTCAMEN
        description: "RTC Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RTC bus clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: RTC bus clocks enabled when the SmartRun domain is in Run.
            value: 1
      - name: DTSAMEN
        description: "Digital temperature sensor Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTS clocks disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: DTS clocks enabled when the SmartRun domain is in Run.
            value: 1
      - name: DFSDM2AMEN
        description: "DFSDM2 Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFSDM2 clock disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: DFSDM2 peripheral clocks enabled when the SmartRun domain is in Run mode. Kernel clock enabled when the SmartRun domain is in Stop mode.
            value: 1
      - name: BKPRAMAMEN
        description: "Backup RAM Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Backup RAM clock disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: Backup RAM clock enabling is controlled by the SmartRun domain state.
            value: 1
      - name: SRDSRAMAMEN
        description: "SmartRun domain SRAM Autonomous mode enable\nSet and reset by software.\nRefer to  for additional information."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRDSRAM clock disabled when the CPU is in CStop (default after reset)
            value: 0
          - name: B_0x1
            description: SRDSRAM bus clock enabled when the SmartRun domain is in Run.
            value: 1
  - name: CKGAENR
    displayName: CKGAENR
    description: AXI clocks gating enable register
    addressOffset: 176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXICKG
        description: "AXI interconnect matrix clock gating\nThis bit is set and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI interconnect matrix clock is enabled on bus transaction request.
            value: 1
      - name: AHBCKG
        description: "AXI master AHB clock gating\nThis bit is set and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix master AHB clock is enabled on bus transaction request.
            value: 1
      - name: CPUCKG
        description: "AXI master CPU clock gating\nThis bit is set and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix master CPU clock is enabled on bus transaction request.
            value: 1
      - name: SDMMCCKG
        description: "AXI master SDMMC clock gating\nThis bit is set and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix master SDMMC clock is enabled on bus transaction request.
            value: 1
      - name: MDMACKG
        description: "AXI master MDMA clock gating\nThis bit is set and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix master MDMA clock is enabled on bus transaction request.
            value: 1
      - name: DMA2DCKG
        description: "AXI master DMA2D clock gating\nThis bit is set and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix master DMA2D clock is enabled on bus transaction request.
            value: 1
      - name: LTDCCKG
        description: "AXI master LTDC clock gating\nThis bit is set and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix master LTDC clock is enabled on bus transaction request.
            value: 1
      - name: GFXMMUMCKG
        description: "AXI master GFXMMU clock gating\nThis bit is set and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix master GFXMMU clock is enabled on bus transaction request.
            value: 1
      - name: AHB12CKG
        description: "AXI slave AHB12 clock gating\nThis bit is set and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix slave AHB12 clock is enabled on bus transaction request.
            value: 1
      - name: AHB34CKG
        description: "AXI slave AHB34 clock gating\nThis bit is set and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix slave AHB34 clock is enabled on bus transaction request.
            value: 1
      - name: FLIFTCKG
        description: "AXI slave Flash interface (FLIFT) clock gating\nThis bit is set and reset by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix slave FLIFT clock is enabled on bus transaction request.
            value: 1
      - name: OCTOSPI2CKG
        description: "AXI slave OCTOSPI2 clock gating\nThis bit is set and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix slave OCTOSPI2 clock is enabled on bus transaction request.
            value: 1
      - name: FMCCKG
        description: "AXI slave FMC clock gating\nThis bit is set and reset by software."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix slave FMC clock is enabled on bus transaction request.
            value: 1
      - name: OCTOSPI1CKG
        description: "AXI slave OCTOSPI1 clock gating\nThis bit is set and reset by software."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix slave OCTOSPI1 clock is enabled on bus transaction request.
            value: 1
      - name: AXIRAM1CKG
        description: "AXI slave SRAM1 clock gating\nThis bit is set and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix slave SRAM1 clock is enabled on bus transaction request.
            value: 1
      - name: AXIRAM2CKG
        description: "AXI matrix slave SRAM2 clock gating\nThis bit is set and reset by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix slave SRAM2 clock is enabled on bus transaction request.
            value: 1
      - name: AXIRAM3CKG
        description: "AXI matrix slave SRAM3 clock gating\nThis bit is set and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix slave SRAM3 clock is enabled on bus transaction request.
            value: 1
      - name: GFXMMUSCKG
        description: "AXI matrix slave GFXMMU clock gating\nThis bit is set and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The AXI matrix slave GFXMMU clock is enabled on bus transaction request.
            value: 1
      - name: ECCRAMCKG
        description: "RAM error code correction (ECC) clock gating\nThis bit is set and reset by software."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The ECC clock is enabled only during a RAM access.
            value: 1
      - name: EXTICKG
        description: "EXTI clock gating\nThis bit is set and reset by software."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The clock is enabled after an event detection and stopped again when the event flag is cleared.
            value: 1
      - name: JTAGCKG
        description: "JTAG automatic clock gating\nThis bit is set and reset by software."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The clock gating is disabled. The clock is always enabled.
            value: 0
          - name: B_0x1
            description: The clock gating is enabled. The clock is disabled except if a JTAG connection has been detected
            value: 1
  - name: RSR
    displayName: RSR
    description: Reset status register
    addressOffset: 304
    size: 32
    resetValue: 15204352
    resetMask: 4294967295
    fields:
      - name: RMVF
        description: "remove reset flag\nSet and reset by software to reset the value of the reset flags."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: reset of the reset flags not activated (default after power-on reset)
            value: 0
          - name: B_0x1
            description: resets the value of the reset flags
            value: 1
      - name: CDRSTF
        description: "CPU domain power-switch reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a the CPU domain exits from DStop or after of power-on reset. Set also when the CPU domain exists DStop2 but only when a pad reset has occurred during DStop2 (PINRST bit also set by hardware)"
        bitOffset: 19
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no CPU domain power-switch reset occurred
            value: 0
          - name: B_0x1
            description: CPU domain power-switch (ePOD2) reset occurred (default after power-on reset)
            value: 1
      - name: BORRSTF
        description: "BOR reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a BOR reset occurs (pwr_bor_rst)."
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no BOR reset occurred
            value: 0
          - name: B_0x1
            description: BOR reset occurred (default after power-on reset)
            value: 1
      - name: PINRSTF
        description: "pin reset flag (NRST)\nReset by software by writing the RMVF bit.\nSet by hardware when a reset from pin occurs."
        bitOffset: 22
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no reset from pin occurred
            value: 0
          - name: B_0x1
            description: reset from pin occurred (default after power-on reset)
            value: 1
      - name: PORRSTF
        description: "POR/PDR reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a POR/PDR reset occurs."
        bitOffset: 23
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no POR/PDR reset occurred
            value: 0
          - name: B_0x1
            description: POR/PDR reset occurred (default after power-on reset)
            value: 1
      - name: SFTRSTF
        description: "system reset from CPU reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when the system reset is due to CPU.The CPU can generate a system reset by writing SYSRESETREQ bit of AIRCR register of the core M7."
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no CPU software reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: a system reset has been generated by the CPU
            value: 1
      - name: IWDGRSTF
        description: "independent watchdog reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when an independent watchdog reset occurs."
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no independent watchdog reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: independent watchdog reset occurred
            value: 1
      - name: WWDGRSTF
        description: "window watchdog reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a window watchdog reset occurs."
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no window watchdog reset occurred from WWDG (default after power-on reset)
            value: 0
          - name: B_0x1
            description: window watchdog reset occurred from WWDG
            value: 1
      - name: LPWRRSTF
        description: "reset due to illegal CD DStop or CD DStop2 or CPU CStop flag\nReset by software by writing the RMVF bit.\nSet by hardware when the CPU domain goes erroneously in DStop or DStop2, or when the CPU goes erroneously in CStop."
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no illegal reset occurred (default after power-on reset)
            value: 0
          - name: B_0x1
            description: illegal CD DStop or CD DStop2 or CPU CStop reset occurred
            value: 1
  - name: AHB3ENR
    displayName: AHB3ENR
    addressOffset: 308
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MDMAEN
        description: "MDMA peripheral clock enable\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDMA peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MDMA peripheral clock enabled
            value: 1
      - name: DMA2DEN
        description: "DMA2D peripheral clock enable\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA2D peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DMA2D peripheral clock enabled
            value: 1
      - name: JPGDECEN
        description: "JPGDEC peripheral clock enable\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: JPGDEC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: JPGDEC peripheral clock enabled
            value: 1
      - name: FMCEN
        description: "FMC peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the FMC are the kernel clock selected by FMCSEL and provided to fmc_ker_ck input, and the rcc_hclk3 bus interface clock."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: FMC peripheral clocks enabled
            value: 1
      - name: OCTOSPI1EN
        description: "OCTOSPI1 and OCTOSPI1 delay clock enable\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OCTOSPI1 and OCTOSPI1 delay clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OCTOSPI1 and OCTOSPI1 delay clock enabled
            value: 1
      - name: SDMMC1EN
        description: "SDMMC1 and SDMMC1 delay clock enable\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC1 and SDMMC1 delay clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC1 and SDMMC1 delay clock enabled
            value: 1
      - name: OCTOSPI2EN
        description: "OCTOSPI2 clock enable\nSet and reset by software."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OCTOSPI2 and OCTOSPI2 delay clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OCTOSPI2 OCTOSPI2 delay clock enabled
            value: 1
      - name: OCTOSPIMEN
        description: "OCTOSPIM clock enable\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OCTOSPIM clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OCTOSPIM clock enabled
            value: 1
      - name: OTFD1EN
        description: "OTFD1 clock enable\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTFD1 clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OTFD1 clock enabled
            value: 1
      - name: OTFD2EN
        description: "OTFD2 clock enable\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTFD2 clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OTFD2 clock enabled
            value: 1
      - name: GFXMMUEN
        description: "GFXMMU clock enable\nSet and reset by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXMMU clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GFXMMU clock enabled
            value: 1
  - name: AHB1ENR
    displayName: AHB1ENR
    addressOffset: 312
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DMA1EN
        description: "DMA1 clock enable\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA1 clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DMA1 clock enabled
            value: 1
      - name: DMA2EN
        description: "DMA2 clock enable\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA2 clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DMA2 clock enabled
            value: 1
      - name: ADC12EN
        description: "ADC1 and 2 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the ADC1 and 2 are the kernel clock selected by ADCSEL and provided to adc_ker_ck input, and the rcc_hclk1 bus interface clock."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC1 and 2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: ADC1 and 2 peripheral clocks enabled
            value: 1
      - name: CRCEN
        description: "CRC peripheral clock enable\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CRC peripheral clock enabled
            value: 1
      - name: USB1OTGEN
        description: "USB1OTG peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the USB1OTG are the kernel clock selected by USBSEL and the rcc_hclk1 bus interface clock."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USB1OTG peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USB1OTG peripheral clocks enabled
            value: 1
      - name: USB1ULPIEN
        description: "USB_PHY1 clocks enable\nSet and reset by software."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USB1ULPI PHY clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USB1ULPI PHY clocks enabled
            value: 1
  - name: AHB2ENR
    displayName: AHB2ENR
    addressOffset: 316
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DCMI_PSSIEN
        description: "digital camera interface peripheral clock enable (DCMI or PSSI depending which IP is active)\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DCMI/PSSI peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DCMI/PSSI peripheral clock enabled
            value: 1
      - name: HSEMEN
        description: "HSEM peripheral clock enable\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HSEM peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HSEM peripheral clock enabled
            value: 1
      - name: CRYPTEN
        description: "CRYPT peripheral clock enable\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRYPT peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CRYPT peripheral clock enabled
            value: 1
      - name: HASHEN
        description: "HASH peripheral clock enable\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HASH peripheral clock enabled
            value: 1
      - name: RNGEN
        description: "RNG peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the RNG are the kernel clock selected by RNGSEL and provided to rng_clk input, and the rcc_hclk2 bus interface clock."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'RNG peripheral clocks enabled:'
            value: 1
      - name: SDMMC2EN
        description: "SDMMC2 and SDMMC2 delay clock enable\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC2 and SDMMC2 delay clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SDMMC2 and SDMMC2 delay clock enabled
            value: 1
      - name: BDMA1EN
        description: "DMA clock enable (DFSDM dedicated DMA)\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DMA clock enabled
            value: 1
      - name: AHBSRAM1EN
        description: "AHBSRAM1 block enable\nSet and reset by software.\nWhen set, this bit indicates that the SRAM1 is allocated by the CPU. It causes the CPU domain to take into account also the CPU operation modes, keeping the CPU domain in DRun when the CPU is in CRun."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM1 interface clock is disabled. (default after reset)
            value: 0
          - name: B_0x1
            description: AHBSRAM1 interface clock is enabled.
            value: 1
      - name: AHBSRAM2EN
        description: "AHBSRAM2 block enable\nSet and reset by software.\nWhen set, this bit indicates that the SRAM2 is allocated by the CPU. It causes the CPU domain to take into account also the CPU operation modes, keeping the CPU domain in DRun when the CPU is in CRun."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM2 interface clock is disabled. (default after reset)
            value: 0
          - name: B_0x1
            description: AHBSRAM2 interface clock is enabled.
            value: 1
  - name: AHB4ENR
    displayName: AHB4ENR
    addressOffset: 320
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPIOAEN
        description: "GPIOA peripheral clock enable\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOA peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOA peripheral clock enabled
            value: 1
      - name: GPIOBEN
        description: "GPIOB peripheral clock enable\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOB peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOB peripheral clock enabled
            value: 1
      - name: GPIOCEN
        description: "GPIOC peripheral clock enable\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOC peripheral clock enabled
            value: 1
      - name: GPIODEN
        description: "GPIOD peripheral clock enable\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOD peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOD peripheral clock enabled
            value: 1
      - name: GPIOEEN
        description: "GPIOE peripheral clock enable\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOE peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOE peripheral clock enabled
            value: 1
      - name: GPIOFEN
        description: "GPIOF peripheral clock enable\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOF peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOF peripheral clock enabled
            value: 1
      - name: GPIOGEN
        description: "GPIOG peripheral clock enable\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOG peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOG peripheral clock enabled
            value: 1
      - name: GPIOHEN
        description: "GPIOH peripheral clock enable\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOH peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOH peripheral clock enabled
            value: 1
      - name: GPIOIEN
        description: "GPIOI peripheral clock enable\nSet and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOI peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOI peripheral clock enabled
            value: 1
      - name: GPIOJEN
        description: "GPIOJ peripheral clock enable\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOJ peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOJ peripheral clock enabled
            value: 1
      - name: GPIOKEN
        description: "GPIOK peripheral clock enable\nSet and reset by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOK peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: GPIOK peripheral clock enabled
            value: 1
      - name: BDMA2EN
        description: "SmartRun domain DMA and DMAMUX clock enable\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BDMA2 and DMAMUX2 clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: BDMA2 and DMAMUX2 clock enabled
            value: 1
      - name: BKPRAMEN
        description: "Backup RAM clock enable\nSet and reset by software."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Backup RAM clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: Backup RAM clock enabled
            value: 1
      - name: SRDSRAMEN
        description: "SmartRun domain SRAM clock enable\nSet and reset by software."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRDSRAM clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SRDSRAM clock enabled
            value: 1
  - name: APB3ENR
    displayName: APB3ENR
    addressOffset: 324
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LTDCEN
        description: "LTDC clock enable\nProvides the clock (ltdc_pclk, ltdc_aclk, ltdc_ker_ck) to the LTDC block.\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LTDC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LTDC peripheral clock provided to the LTDC block
            value: 1
      - name: WWDGEN
        description: "WWDG clock enable\nSet by software, and reset by hardware when a system reset occurs.\nNote that in order to work properly, before enabling the WWDG, the bit WW1RSC must be set to 1."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG peripheral clock disable (default after reset)
            value: 0
          - name: B_0x1
            description: WWDG peripheral clock enabled
            value: 1
  - name: APB1LENR
    displayName: APB1LENR
    addressOffset: 328
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM2EN
        description: "TIM2 peripheral clock enable\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM2 peripheral clock enabled
            value: 1
      - name: TIM3EN
        description: "TIM3 peripheral clock enable\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM3 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM3 peripheral clock enabled
            value: 1
      - name: TIM4EN
        description: "TIM4 peripheral clock enable\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM4 peripheral clock disable (default after reset)
            value: 0
          - name: B_0x1
            description: TIM4 peripheral clock enabled
            value: 1
      - name: TIM5EN
        description: "TIM5 peripheral clock enable\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM5 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM5 peripheral clock enabled
            value: 1
      - name: TIM6EN
        description: "TIM6 peripheral clock enable\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM6 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM6 peripheral clock enabled
            value: 1
      - name: TIM7EN
        description: "TIM7 peripheral clock enable\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM7 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM7 peripheral clock enabled
            value: 1
      - name: TIM12EN
        description: "TIM12 peripheral clock enable\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM12 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM12 peripheral clock enabled
            value: 1
      - name: TIM13EN
        description: "TIM13 peripheral clock enable\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM13 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM13 peripheral clock enabled
            value: 1
      - name: TIM14EN
        description: "TIM14 peripheral clock enable\nSet and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM14 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM14 peripheral clock enabled
            value: 1
      - name: LPTIM1EN
        description: "LPTIM1 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the LPTIM1 are the kernel clock selected by LPTIM1SEL and provided to lptim_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM1 peripheral clocks enabled
            value: 1
      - name: SPI2EN
        description: "SPI2 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the SPI2 are the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI2 peripheral clocks enabled
            value: 1
      - name: SPI3EN
        description: "SPI3 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the SPI3 are the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI3 peripheral clocks enabled
            value: 1
      - name: SPDIFRXEN
        description: "SPDIFRX peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the SPDIFRX are the kernel clock selected by SPDIFRXSEL and provided to spdifrx_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPDIFRX peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPDIFRX peripheral clocks enabled
            value: 1
      - name: USART2EN
        description: "USART2peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the USART2 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART2 peripheral clocks enabled
            value: 1
      - name: USART3EN
        description: "USART3 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the USART3 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: USART3 peripheral clocks enabled
            value: 1
      - name: UART4EN
        description: "UART4 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the UART4 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART4 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART4 peripheral clocks enabled
            value: 1
      - name: UART5EN
        description: "UART5 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the UART5 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART5 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART5 peripheral clocks enabled
            value: 1
      - name: I2C1EN
        description: "I2C1 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the I2C1 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C1 peripheral clocks enabled
            value: 1
      - name: I2C2EN
        description: "I2C2 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the I2C2 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C2 peripheral clocks enabled
            value: 1
      - name: I2C3EN
        description: "I2C3 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the I2C3 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C3 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C3 peripheral clocks enabled
            value: 1
      - name: CECEN
        description: "HDMI-CEC peripheral clock enable\nSet and reset by software.\nThe peripheral clocks of the HDMI-CEC are the kernel clock selected by CECSEL and provided to cec_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HDMI-CEC peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: HDMI-CEC peripheral clock enabled
            value: 1
      - name: DAC1EN
        description: "DAC1 (containing two converters) peripheral clock enable\nSet and reset by software."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DAC1 peripheral clock enabled
            value: 1
      - name: UART7EN
        description: "UART7 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the UART7 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART7 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART7 peripheral clocks enabled
            value: 1
      - name: UART8EN
        description: "UART8 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the UART8 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART8 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: UART8 peripheral clocks enabled
            value: 1
  - name: APB1HENR
    displayName: APB1HENR
    addressOffset: 332
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CRSEN
        description: "clock recovery system peripheral clock enable\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: CRS peripheral clock enabled
            value: 1
      - name: SWPMIEN
        description: "SWPMI peripheral clocks enable\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SWPMI peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'SWPMI peripheral clocks enabled:'
            value: 1
      - name: OPAMPEN
        description: "OPAMP peripheral clock enable\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OPAMP peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: OPAMP peripheral clock enabled
            value: 1
      - name: MDIOSEN
        description: "MDIOS peripheral clock enable\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDIOS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: MDIOS peripheral clock enabled
            value: 1
      - name: FDCANEN
        description: "FDCAN peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the FDCAN are the kernel clock selected by FDCANSEL and provided to fdcan_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'FDCAN peripheral clocks enabled:'
            value: 1
  - name: APB2ENR
    displayName: APB2ENR
    addressOffset: 336
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIM1EN
        description: "TIM1 peripheral clock enable\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM1 peripheral clock enabled
            value: 1
      - name: TIM8EN
        description: "TIM8 peripheral clock enable\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM8 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM8 peripheral clock enabled
            value: 1
      - name: USART1EN
        description: "USART1 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the USART1 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'USART1 peripheral clocks enabled:'
            value: 1
      - name: USART6EN
        description: "USART6 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the USART6 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART6 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'USART6 peripheral clocks enabled:'
            value: 1
      - name: UART9EN
        description: "UART9 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART9 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'UART9 peripheral clocks enabled:'
            value: 1
      - name: USART10EN
        description: "USART10 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to UCKL input, and the rcc_pclk2 bus interface clock."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART10 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'USART10 peripheral clocks enabled:'
            value: 1
      - name: SPI1EN
        description: "SPI1 Peripheral Clocks Enable\nSet and reset by software.\nThe peripheral clocks of the SPI1 are: the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'SPI1 peripheral clocks enabled:'
            value: 1
      - name: SPI4EN
        description: "SPI4 Peripheral Clocks Enable\nSet and reset by software.\nThe peripheral clocks of the SPI4 are: the kernel clock selected by SPI45SEL and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI4 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'SPI4 peripheral clocks enabled:'
            value: 1
      - name: TIM15EN
        description: "TIM15 peripheral clock enable\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM15 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM15 peripheral clock enabled
            value: 1
      - name: TIM16EN
        description: "TIM16 peripheral clock enable\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM16 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM16 peripheral clock enabled
            value: 1
      - name: TIM17EN
        description: "TIM17 peripheral clock enable\nSet and reset by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM17 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: TIM17 peripheral clock enabled
            value: 1
      - name: SPI5EN
        description: "SPI5 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the SPI5 are the kernel clock selected by SPI45SEL and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI5 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'SPI5 peripheral clocks enabled:'
            value: 1
      - name: SAI1EN
        description: "SAI1 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the SAI1 are: the kernel clock selected by SAI1SEL and provided to sai_a_ker_ck and sai_b_ker_ck inputs, and the rcc_pclk2 bus interface clock."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: 'SAI1 peripheral clocks enabled:'
            value: 1
      - name: SAI2EN
        description: "SAI2 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the SAI2 are the kernel clock selected by SAI2SEL and provided to sai_a_ker_ck and sai_b_ker_ck inputs, and the rcc_pclk2 bus interface clock."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SAI2 peripheral clocks enabled
            value: 1
      - name: DFSDM1EN
        description: "DFSDM1 peripheral clocks enable\nSet and reset by software.\nDFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively,"
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFSDM1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DFSDM1 peripheral clocks enabled
            value: 1
  - name: APB4ENR
    displayName: APB4ENR
    addressOffset: 340
    size: 32
    resetValue: 65536
    resetMask: 4294967295
    fields:
      - name: SYSCFGEN
        description: "SYSCFG peripheral clock enable\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCFG peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SYSCFG peripheral clock enabled
            value: 1
      - name: LPUART1EN
        description: "LPUART1 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the LPUART1 are the kernel clock selected by LPUART1SEL and provided to lpuart_ker_ck input, and the rcc_pclk4 bus interface clock."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPUART1 peripheral clocks enabled
            value: 1
      - name: SPI6EN
        description: "SPI6 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the SPI6 are the kernel clock selected by SPI6SEL and provided to spi_ker_ck input, and the rcc_pclk4 bus interface clock."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI6 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: SPI6 peripheral clocks enabled
            value: 1
      - name: I2C4EN
        description: "I2C4 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the I2C4 are the kernel clock selected by I2C4SEL and provided to i2C_ker_ck input, and the rcc_pclk4 bus interface clock."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C4 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: I2C4 peripheral clocks enabled
            value: 1
      - name: LPTIM2EN
        description: "LPTIM2 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the LPTIM2 are the kernel clock selected by LPTIM2SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM2 peripheral clocks enabled
            value: 1
      - name: LPTIM3EN
        description: "LPTIM3 peripheral clocks enable\nSet and reset by software.\nThe peripheral clocks of the LPTIM3 are the kernel clock selected by LPTIM345SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM3 peripheral clocks disabled (default after reset)
            value: 0
          - name: B_0x1
            description: LPTIM3 peripheral clocks enabled
            value: 1
      - name: DAC2EN
        description: "DAC2 (containing one converter) peripheral clock enable\nSet and reset by software."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC2 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DAC2 peripheral clock enabled
            value: 1
      - name: COMP12EN
        description: "COMP1 and 2 peripheral clock enable\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP1 and 2 peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: COMP1 and 2 peripheral clock enabled
            value: 1
      - name: VREFEN
        description: "VREF peripheral clock enable\nSet and reset by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREF peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: VREF peripheral clock enabled
            value: 1
      - name: RTCAPBEN
        description: "RTC APB clock enable\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The register clock interface of the RTC (APB) is disabled
            value: 0
          - name: B_0x1
            description: The register clock interface of the RTC (APB) is enabled (default after reset)
            value: 1
      - name: DTSEN
        description: "Digital temperature sensor peripheral clock enable\nSet and reset by software."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTS peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DTS peripheral clock enabled
            value: 1
      - name: DFSDM2EN
        description: "DFSDM2peripheral clock enable\nSet and reset by software."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFSDM2peripheral peripheral clock disabled (default after reset)
            value: 0
          - name: B_0x1
            description: DFSDM2peripheral peripheral clock enabled
            value: 1
  - name: AHB3LPENR
    displayName: AHB3LPENR
    addressOffset: 348
    size: 32
    resetValue: 4259926321
    resetMask: 4294967295
    fields:
      - name: MDMALPEN
        description: "MDMA clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDMA peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: MDMA peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: DMA2DLPEN
        description: "DMA2D clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA2D peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DMA2D peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: JPGDECLPEN
        description: "JPGDEC clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: JPGDEC peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: JPGDEC peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: FLITFLPEN
        description: "FLITF clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FLITF clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: FLITF clock enabled during CSleep mode (default after reset)
            value: 1
      - name: FMCLPEN
        description: "FMC peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the FMC are the kernel clock selected by FMCSEL and provided to fmc_ker_ck input, and the rcc_hclk3 bus interface clock."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FMC peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: 'FMC peripheral clocks enabled during CSleep mode (default after reset):'
            value: 1
      - name: OCTOSPI1LPEN
        description: "OCTOSPI1 and OCTOSPI1 delay clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OCTOSPI1 and OCTOSPI1 delay clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: OCTOSPI1 and OCTOSPI1 delay clock enabled during CSleep mode (default after reset)
            value: 1
      - name: SDMMC1LPEN
        description: "SDMMC1 and SDMMC1 delay clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC1 and SDMMC1 delay clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SDMMC1 and SDMMC1 delay clock enabled during CSleep mode (default after reset)
            value: 1
      - name: OCTOSPI2LPEN
        description: "OCTOSPI2 and OCTOSPI2 delay clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OCTOSPI2 and OCTOSPI2 delay clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: OCTOSPI2 and OCTOSPI2 delay clock enabled during CSleep mode (default after reset)
            value: 1
      - name: OCTOSPIMLPEN
        description: "OCTOSPIM block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OCTOSPIM interface clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: OCTOSPIM interface clock enabled during CSleep mode (default after reset)
            value: 1
      - name: OTFD1LPEN
        description: "OTFD1 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTFD1 interface clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: OTFD1 interface clock enabled during CSleep mode (default after reset)
            value: 1
      - name: OTFD2LPEN
        description: "OTFD2 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OTFD2 interface clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: OTFD2 interface clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GFXMMULPEN
        description: "GFXMMU block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GFXMMU interface clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GFXMMU interface clock enabled during CSleep mode (default after reset)
            value: 1
      - name: AXISRAM2LPEN
        description: "AXISRAM2 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM2 interface clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: AXISRAM2 interface clock enabled during CSleep mode (default after reset)
            value: 1
      - name: AXISRAM3LPEN
        description: "AXISRAM3 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM3 interface clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: AXISRAM3 interface clock enabled during CSleep mode (default after reset)
            value: 1
      - name: DTCM1LPEN
        description: "DTCM1 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTCM1 interface clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DTCM1 interface clock enabled during CSleep mode (default after reset)
            value: 1
      - name: DTCM2LPEN
        description: "DTCM2 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTCM2 interface clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DTCM2 interface clock enabled during CSleep mode (default after reset)
            value: 1
      - name: ITCMLPEN
        description: "ITCM block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ITCM interface clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: ITCM interface clock enabled during CSleep mode (default after reset)
            value: 1
      - name: AXISRAM1LPEN
        description: "AXISRAM1 block clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AXISRAM1 interface clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: AXISRAM1 interface clock enabled during CSleep mode (default after reset)
            value: 1
  - name: AHB1LPENR
    displayName: AHB1LPENR
    addressOffset: 352
    size: 32
    resetValue: 100663843
    resetMask: 4294967295
    fields:
      - name: DMA1LPEN
        description: "DMA1 clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA1 clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DMA1 clock enabled during CSleep mode (default after reset)
            value: 1
      - name: DMA2LPEN
        description: "DMA2 clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA2 clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DMA2 clock enabled during CSleep mode (default after reset)
            value: 1
      - name: ADC12LPEN
        description: "ADC1 and 2 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the ADC1 and 2 are the kernel clock selected by ADCSEL and provided to adc_ker_ck input, and the rcc_hclk1 bus interface clock."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ADC1 and 2 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: ADC1 and 2 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: CRCLPEN
        description: "CRC peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRC peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: CRC peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: USB1OTGLPEN
        description: "USB1OTG peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the USB1OTG are the kernel clock selected by USBSEL and the rcc_hclk1 bus interface clock."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USB1OTG peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: USB1OTG peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: USB1ULPILPEN
        description: "USB_PHY1 clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USB_PHY1 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: USB_PHY1 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
  - name: AHB2LPENR
    displayName: AHB2LPENR
    addressOffset: 356
    size: 32
    resetValue: 1610615409
    resetMask: 4294967295
    fields:
      - name: DCMI_PSSILPEN
        description: "digital camera interface peripheral clock enable during CSleep mode (DCMI or PSSI depending which IP is active)\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DCMI/PSSI peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DCMI/PSSI peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: CRYPTLPEN
        description: "CRYPT peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRYPT peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: CRYPT peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: HASHLPEN
        description: "HASH peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HASH peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: HASH peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: RNGLPEN
        description: "RNG peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the RNG are the kernel clock selected by RNGSEL and provided to rng_clk input, and the rcc_hclk2 bus interface clock."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: RNG peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: RNG peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: SDMMC2LPEN
        description: "SDMMC2 and SDMMC2 delay clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SDMMC2 and SDMMC2 delay clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SDMMC2 and SDMMC2 delay clock enabled during CSleep mode (default after reset)
            value: 1
      - name: DFSDMDMALPEN
        description: "DFSDMDMA clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 11
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFSDMDMA clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DFSDMDMA clock enabled during CSleep mode (default after reset)
            value: 1
      - name: AHBSRAM1LPEN
        description: "AHBSRAM1 clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM1 clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: AHBSRAM1 clock enabled during CSleep mode (default after reset)
            value: 1
      - name: AHBSRAM2LPEN
        description: "AHBSRAM2 clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: AHBSRAM2 clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: AHBSRAM2 clock enabled during CSleep mode (default after reset)
            value: 1
  - name: AHB4LPENR
    displayName: AHB4LPENR
    addressOffset: 360
    size: 32
    resetValue: 807405567
    resetMask: 4294967295
    fields:
      - name: GPIOALPEN
        description: "GPIOA peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOA peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOA peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GPIOBLPEN
        description: "GPIOB peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOB peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOB peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GPIOCLPEN
        description: "GPIOC peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOC peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOC peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GPIODLPEN
        description: "GPIOD peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOD peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOD peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GPIOELPEN
        description: "GPIOE peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOE peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOE peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GPIOFLPEN
        description: "GPIOF peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOF peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOF peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GPIOGLPEN
        description: "GPIOG peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOG peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOG peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GPIOHLPEN
        description: "GPIOH peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOH peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOH peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GPIOILPEN
        description: "GPIOI peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOI peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOI peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GPIOJLPEN
        description: "GPIOJ peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOJ peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOJ peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: GPIOKLPEN
        description: "GPIOK peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: GPIOK peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: GPIOK peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: BDMA2LPEN
        description: "SmartRun domain DMA and DMAMUX clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: BDMA2 and DMAMUX2 clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: BDMA2 and DMAMUX2 clock enabled during CSleep mode (default after reset)
            value: 1
      - name: BKPRAMLPEN
        description: "Backup RAM clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Backup RAM clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: Backup RAM clock enabled during CSleep mode (default after reset)
            value: 1
      - name: SRDSRAMLPEN
        description: "SmartRun domain SRAM clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SRDSRAM clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SRDSRAM clock enabled during CSleep mode (default after reset)
            value: 1
  - name: APB3LPENR
    displayName: APB3LPENR
    addressOffset: 364
    size: 32
    resetValue: 72
    resetMask: 4294967295
    fields:
      - name: LTDCLPEN
        description: "LTDC peripheral clock enable during CSleep mode\nSet and reset by software.\nThe LTDC peripheral clocks are the kernel clock provided to ltdc_ker_ck input and the rcc_pclk3 bus interface clock."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LTDC clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: LTDC clock provided to the LTDC during CSleep mode (default after reset)
            value: 1
      - name: WWDGLPEN
        description: "WWDG clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: WWDG clock disable during CSleep mode
            value: 0
          - name: B_0x1
            description: WWDG clock enabled during CSleep mode (default after reset)
            value: 1
  - name: APB1LLPENR
    displayName: APB1LLPENR
    addressOffset: 368
    size: 32
    resetValue: 3909075967
    resetMask: 4294967295
    fields:
      - name: TIM2LPEN
        description: "TIM2 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM2 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM2 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM3LPEN
        description: "TIM3 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM3 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM3 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM4LPEN
        description: "TIM4 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM4 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM4 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM5LPEN
        description: "TIM5 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM5 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM5 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM6LPEN
        description: "TIM6 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM6 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM6 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM7LPEN
        description: "TIM7 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM7 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM7 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM12LPEN
        description: "TIM12 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM12 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM12 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM13LPEN
        description: "TIM13 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM13 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM13 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM14LPEN
        description: "TIM14 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM14 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM14 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: LPTIM1LPEN
        description: "LPTIM1 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the LPTIM1 are the kernel clock selected by LPTIM1SEL and provided to lptim_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM1 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: LPTIM1 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: SPI2LPEN
        description: "SPI2 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the SPI2 are the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI2 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SPI2 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: SPI3LPEN
        description: "SPI3 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the SPI3 are the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI3 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SPI3 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: SPDIFRXLPEN
        description: "SPDIFRX peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the SPDIFRX are: the kernel clock selected by SPDIFRXSEL and provided to spdifrx_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPDIFRX peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SPDIFRX peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: USART2LPEN
        description: "USART2 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the USART2 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART2 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: USART2 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: USART3LPEN
        description: "USART3 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the USART3 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART3 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: 'USART3 peripheral clocks enabled during CSleep mode (default after reset):'
            value: 1
      - name: UART4LPEN
        description: "UART4 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the UART4 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART4 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: UART4 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: UART5LPEN
        description: "UART5 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the UART5 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART5 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: UART5 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: I2C1LPEN
        description: "I2C1 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the I2C1 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 21
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C1 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: 'I2C1 peripheral clocks enabled during CSleep mode (default after reset):'
            value: 1
      - name: I2C2LPEN
        description: "I2C2 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the I2C2 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C2 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: 'I2C2 peripheral clocks enabled during CSleep mode (default after reset):'
            value: 1
      - name: I2C3LPEN
        description: "I2C3 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the I2C3 are the kernel clock selected by I2C123SEL and provided to i2C_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C3 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: 'I2C3 peripheral clocks enabled during CSleep mode (default after reset):'
            value: 1
      - name: CECLPEN
        description: "HDMI-CEC peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the HDMI-CEC are the kernel clock selected by CECSEL and provided to cec_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HDMI-CEC peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: HDMI-CEC peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: DAC1LPEN
        description: "DAC1 (containing two converters) peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC1 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DAC1 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: UART7LPEN
        description: "UART7 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the UART7 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART7 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: 'UART7 peripheral clocks enabled during CSleep mode (default after reset):'
            value: 1
      - name: UART8LPEN
        description: "UART8 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the UART8 are the kernel clock selected by USART234578SEL and provided to usart_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 31
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART8 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: 'UART8 peripheral clocks enabled during CSleep mode (default after reset):'
            value: 1
  - name: APB1HLPENR
    displayName: APB1HLPENR
    addressOffset: 372
    size: 32
    resetValue: 310
    resetMask: 4294967295
    fields:
      - name: CRSLPEN
        description: "clock recovery system peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CRS peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: CRS peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: SWPMILPEN
        description: "SWPMI peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the SWPMI are the kernel clock selected by SWPMISEL and provided to swpmi_ker_ck input, and the rcc_pclk1 bus interface clock."
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SWPMI peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SWPMI peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: OPAMPLPEN
        description: "OPAMP peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: OPAMP peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: OPAMP peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: MDIOSLPEN
        description: "MDIOS peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: MDIOS peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: MDIOS peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: FDCANLPEN
        description: "FDCAN peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the FDCAN are: the kernel clock selected by FDCANSEL and provided to fdcan_clk input, and the rcc_pclk1 bus interface clock."
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: FDCAN peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: FDCAN peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
  - name: APB2LPENR
    displayName: APB2LPENR
    addressOffset: 376
    size: 32
    resetValue: 1087844595
    resetMask: 4294967295
    fields:
      - name: TIM1LPEN
        description: "TIM1 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM1 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM1 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM8LPEN
        description: "TIM8 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM8 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM8 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: USART1LPEN
        description: "USART1 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the USART1 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck inputs, and the rcc_pclk2 bus interface clock."
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART1 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: USART1 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: USART6LPEN
        description: "USART6 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the USART6 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART6 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: USART6 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: UART9LPEN
        description: "UART9 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the UART9 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: UART9 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: UART9 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: USART10LPEN
        description: "USART10 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the USART10 are the kernel clock selected by USART16910SEL and provided to usart_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: USART10 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: USART10 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: SPI1LPEN
        description: "SPI1 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the SPI1 are: the kernel clock selected by I2S123SRC and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI1 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SPI1 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: SPI4LPEN
        description: "SPI4 peripheral clock enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the SPI4 are: the kernel clock selected by SPI45SEL and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI4 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SPI4 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM15LPEN
        description: "TIM15 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM15 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM15 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM16LPEN
        description: "TIM16 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM16 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM16 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: TIM17LPEN
        description: "TIM17 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: TIM17 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: TIM17 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: SPI5LPEN
        description: "SPI5 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the SPI5 are the kernel clock selected by SPI45SEL and provided to spi_ker_ck input, and the rcc_pclk2 bus interface clock."
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI5 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SPI5 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: SAI1LPEN
        description: "SAI1 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the SAI1 are: the kernel clock selected by SAI1SEL and provided to sai_a_ker_ck and sai_b_ker_ck inputs, and the rcc_pclk2 bus interface clock."
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI1 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SAI1 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: SAI2LPEN
        description: "SAI2 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the SAI2 are the kernel clock selected by SAI23EL and provided to sai_a_ker_ck and sai_b_ker_ck inputs, and the rcc_pclk2 bus interface clock."
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SAI2 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SAI2 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: DFSDM1LPEN
        description: "DFSDM1 peripheral clocks enable during CSleep mode\nSet and reset by software.\nDFSDM1 peripheral clocks are the kernel clocks selected by SAI1SEL and DFSDM1SEL and provided to Aclk and clk inputs respectively, and the rcc_pclk2 bus interface clock."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFSDM1 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DFSDM1 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
  - name: APB4LPENR
    displayName: APB4LPENR
    addressOffset: 380
    size: 32
    resetValue: 201451178
    resetMask: 4294967295
    fields:
      - name: SYSCFGLPEN
        description: "SYSCFG peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SYSCFG peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SYSCFG peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: LPUART1LPEN
        description: "LPUART1 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the LPUART1 are the kernel clock selected by LPUART1SEL and provided to lpuart_ker_ck input, and the rcc_pclk4 bus interface clock."
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPUART1 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: LPUART1 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: SPI6LPEN
        description: "SPI6 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the SPI6 are the kernel clock selected by SPI6SEL and provided to com_ck input, and the rcc_pclk4 bus interface clock."
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SPI6 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: SPI6 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: I2C4LPEN
        description: "I2C4 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the I2C4 are the kernel clock selected by I2C4SEL and provided to i2C_ker_ck input, and the rcc_pclk4 bus interface clock."
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I2C4 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: I2C4 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: LPTIM2LPEN
        description: "LPTIM2 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the LPTIM2 are the kernel clock selected by LPTIM2SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM2 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: LPTIM2 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: LPTIM3LPEN
        description: "LPTIM3 peripheral clocks enable during CSleep mode\nSet and reset by software.\nThe peripheral clocks of the LPTIM3 are the kernel clock selected by LPTIM345SEL and provided to lptim_ker_ck input, and the rcc_pclk4 bus interface clock."
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LPTIM3 peripheral clocks disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: LPTIM3 peripheral clocks enabled during CSleep mode (default after reset)
            value: 1
      - name: DAC2LPEN
        description: "DAC2 (containing one converter) peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC2 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DAC2 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: COMP12LPEN
        description: "COMP1 and 2 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: COMP1 and 2 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: COMP1 and 2 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: VREFLPEN
        description: "VREF peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VREF peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: VREF peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: RTCAPBLPEN
        description: "RTC APB clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The register clock interface of the RTC (APB) is disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: The register clock interface of the RTC (APB) is enabled during CSleep mode (default after reset)
            value: 1
      - name: DTSLPEN
        description: "temperature sensor peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DTS peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DTS peripheral clock enabled during CSleep mode (default after reset)
            value: 1
      - name: DFSDM2LPEN
        description: "DFSDM2 peripheral clock enable during CSleep mode\nSet and reset by software."
        bitOffset: 27
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DFSDM2 peripheral clock disabled during CSleep mode
            value: 0
          - name: B_0x1
            description: DFSDM2 peripheral clock enabled during CSleep mode (default after reset)
            value: 1
addressBlocks:
  - offset: 0
    size: 384
    usage: registers
interrupts:
  - name: INTR
    description: RCC global interrupt
