module pc(input logic clk,input logic rst,input logic [31:0]next_pc_in,output logic [31:0]pc_out);
// Define the program counter
logic [31:0]pc;
// Reset the PC to 0 on reset signal
always_ff @(posedge clk or posedge rst) begin
if (rst)
pc <= 0;
else
pc <= next_pc_in;
end
// Provide the current PC value as an output
assign pc_out = pc;
endmodule
