

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_update_1'
================================================================
* Date:           Mon Jun 26 15:21:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  0.10 us|  10.629 ns|    27.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.800 us|  0.800 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- update_1  |        6|        6|         2|          1|          1|     6|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.19>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 5 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sub_ln220_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %sub_ln220"   --->   Operation 6 'read' 'sub_ln220_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %empty"   --->   Operation 7 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %n"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body309"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%n_2 = load i3 %n" [src/runge_kutta_45.cpp:218]   --->   Operation 10 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln218 = icmp_eq  i3 %n_2, i3 6" [src/runge_kutta_45.cpp:218]   --->   Operation 11 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 12 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.65ns)   --->   "%add_ln218 = add i3 %n_2, i3 1" [src/runge_kutta_45.cpp:218]   --->   Operation 13 'add' 'add_ln218' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %icmp_ln218, void %for.body309.split, void %for.end324.exitStub" [src/runge_kutta_45.cpp:218]   --->   Operation 14 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i3 %n_2" [src/runge_kutta_45.cpp:218]   --->   Operation 15 'zext' 'zext_ln218' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln859 = zext i3 %n_2"   --->   Operation 16 'zext' 'zext_ln859' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.94ns)   --->   "%add_ln859 = add i15 %tmp, i15 %zext_ln859"   --->   Operation 17 'add' 'add_ln859' <Predicate = (!icmp_ln218)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln859_2 = zext i15 %add_ln859"   --->   Operation 18 'zext' 'zext_ln859_2' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%yy_loc_V_addr = getelementptr i85 %yy_loc_V, i64 0, i64 %zext_ln859_2"   --->   Operation 19 'getelementptr' 'yy_loc_V_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.94ns)   --->   "%add_ln220 = add i15 %sub_ln220_read, i15 %zext_ln859" [src/runge_kutta_45.cpp:220]   --->   Operation 20 'add' 'add_ln220' <Predicate = (!icmp_ln218)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%yy_loc_V_load = load i15 %yy_loc_V_addr"   --->   Operation 21 'load' 'yy_loc_V_load' <Predicate = (!icmp_ln218)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%c_V_addr = getelementptr i85 %c_V, i64 0, i64 %zext_ln218"   --->   Operation 22 'getelementptr' 'c_V_addr' <Predicate = (!icmp_ln218)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.31ns)   --->   "%c_V_load = load i3 %c_V_addr"   --->   Operation 23 'load' 'c_V_load' <Predicate = (!icmp_ln218)> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln218 = store i3 %add_ln218, i3 %n" [src/runge_kutta_45.cpp:218]   --->   Operation 24 'store' 'store_ln218' <Predicate = (!icmp_ln218)> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 34 'ret' 'ret_ln0' <Predicate = (icmp_ln218)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln220 = zext i15 %add_ln220" [src/runge_kutta_45.cpp:220]   --->   Operation 25 'zext' 'zext_ln220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%yy_loc_V_addr_2 = getelementptr i85 %yy_loc_V, i64 0, i64 %zext_ln220" [src/runge_kutta_45.cpp:220]   --->   Operation 26 'getelementptr' 'yy_loc_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln219 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:219]   --->   Operation 27 'specpipeline' 'specpipeline_ln219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln218 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/runge_kutta_45.cpp:218]   --->   Operation 28 'specloopname' 'specloopname_ln218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%yy_loc_V_load = load i15 %yy_loc_V_addr"   --->   Operation 29 'load' 'yy_loc_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_2 : Operation 30 [1/2] (2.31ns)   --->   "%c_V_load = load i3 %c_V_addr"   --->   Operation 30 'load' 'c_V_load' <Predicate = true> <Delay = 2.31> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.31> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 6> <RAM>
ST_2 : Operation 31 [1/1] (4.12ns)   --->   "%add_ln859_2 = add i85 %c_V_load, i85 %yy_loc_V_load"   --->   Operation 31 'add' 'add_ln859_2' <Predicate = true> <Delay = 4.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (3.25ns)   --->   "%store_ln220 = store i85 %add_ln859_2, i15 %yy_loc_V_addr_2" [src/runge_kutta_45.cpp:220]   --->   Operation 32 'store' 'store_ln220' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 24576> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln218 = br void %for.body309" [src/runge_kutta_45.cpp:218]   --->   Operation 33 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 100ns, clock uncertainty: 27ns.

 <State 1>: 5.2ns
The critical path consists of the following:
	'alloca' operation ('n') [5]  (0 ns)
	'load' operation ('n', src/runge_kutta_45.cpp:218) on local variable 'n' [11]  (0 ns)
	'add' operation ('add_ln859') [19]  (1.94 ns)
	'getelementptr' operation ('yy_loc_V_addr') [21]  (0 ns)
	'load' operation ('yy_loc_V_load') on array 'yy_loc_V' [27]  (3.25 ns)

 <State 2>: 10.6ns
The critical path consists of the following:
	'load' operation ('yy_loc_V_load') on array 'yy_loc_V' [27]  (3.25 ns)
	'add' operation ('add_ln859_2') [30]  (4.12 ns)
	'store' operation ('store_ln220', src/runge_kutta_45.cpp:220) of variable 'add_ln859_2' on array 'yy_loc_V' [31]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
