
*** Running vivado
    with args -log design_1_Video_IO_2_HDMI_TMDS_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Video_IO_2_HDMI_TMDS_0_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_Video_IO_2_HDMI_TMDS_0_0.tcl -notrace
Command: synth_design -top design_1_Video_IO_2_HDMI_TMDS_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7388 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 362.367 ; gain = 101.938
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Video_IO_2_HDMI_TMDS_0_0' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ip/design_1_Video_IO_2_HDMI_TMDS_0_0/synth/design_1_Video_IO_2_HDMI_TMDS_0_0.vhd:72]
	Parameter C_CLK_SWAP bound to: 0 - type: bool 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_INT_CLOCKING bound to: 1 - type: bool 
	Parameter C_VIDEO_MODE bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'Video_IO_2_HDMI_TMDS_v1_0' declared at 'd:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:11' bound to instance 'U0' of component 'Video_IO_2_HDMI_TMDS_v1_0' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ip/design_1_Video_IO_2_HDMI_TMDS_0_0/synth/design_1_Video_IO_2_HDMI_TMDS_0_0.vhd:112]
INFO: [Synth 8-638] synthesizing module 'Video_IO_2_HDMI_TMDS_v1_0' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:52]
	Parameter C_CLK_SWAP bound to: 0 - type: bool 
	Parameter C_D0_SWAP bound to: 0 - type: bool 
	Parameter C_D1_SWAP bound to: 0 - type: bool 
	Parameter C_D2_SWAP bound to: 0 - type: bool 
	Parameter C_INT_CLOCKING bound to: 1 - type: bool 
	Parameter C_VIDEO_MODE bound to: 6 - type: integer 
	Parameter C_VIDEO_MODE bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'clock_system' declared at 'd:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/clock_system.vhd:11' bound to instance 'clock_system_inst' of component 'clock_system' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:115]
INFO: [Synth 8-638] synthesizing module 'clock_system' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/clock_system.vhd:32]
	Parameter C_VIDEO_MODE bound to: 6 - type: integer 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 10 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN_PERIOD bound to: 13.468000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLK_FEEDBACK bound to: CLKFBOUT - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER bound to: 0.100000 - type: float 
	Parameter RESET_ON_LOSS_OF_LOCK bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'pll_inst' to cell 'PLL_BASE' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/clock_system.vhd:197]
INFO: [Synth 8-113] binding component instance 'dclk_BUFIO_inst' to cell 'BUFIO' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/clock_system.vhd:270]
INFO: [Synth 8-113] binding component instance 'out_clk_BUFG_inst' to cell 'BUFG' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/clock_system.vhd:276]
INFO: [Synth 8-256] done synthesizing module 'clock_system' (1#1) [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/clock_system.vhd:32]
INFO: [Synth 8-3491] module 'dvi_encoder' declared at 'd:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/dvi_encoder.vhd:9' bound to instance 'enc_inst' of component 'dvi_encoder' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:141]
INFO: [Synth 8-638] synthesizing module 'dvi_encoder' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/dvi_encoder.vhd:25]
INFO: [Synth 8-3491] module 'tmds_encoder' declared at 'd:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:9' bound to instance 'encb_inst' of component 'tmds_encoder' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/dvi_encoder.vhd:42]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:21]
INFO: [Synth 8-3491] module 'tmds_encoder' declared at 'd:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:9' bound to instance 'encg_inst' of component 'tmds_encoder' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/dvi_encoder.vhd:53]
INFO: [Synth 8-3491] module 'tmds_encoder' declared at 'd:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:9' bound to instance 'encr_inst' of component 'tmds_encoder' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/dvi_encoder.vhd:64]
INFO: [Synth 8-256] done synthesizing module 'dvi_encoder' (3#1) [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/dvi_encoder.vhd:25]
INFO: [Synth 8-3491] module 'serdes_ddr' declared at 'd:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/src/serdes_ddr.vhd:11' bound to instance 'serdes_ddr_inst' of component 'serdes_ddr' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:192]
INFO: [Synth 8-638] synthesizing module 'serdes_ddr' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/src/serdes_ddr.vhd:21]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'OSERDESE2_m_inst' to cell 'OSERDESE2' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/src/serdes_ddr.vhd:32]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'OSERDESE2_s_inst' to cell 'OSERDESE2' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/src/serdes_ddr.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'serdes_ddr' (4#1) [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/src/serdes_ddr.vhd:21]
INFO: [Synth 8-3491] module 'serdes_ddr' declared at 'd:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/src/serdes_ddr.vhd:11' bound to instance 'serdes_ddr_inst' of component 'serdes_ddr' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:192]
INFO: [Synth 8-3491] module 'serdes_ddr' declared at 'd:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/src/serdes_ddr.vhd:11' bound to instance 'serdes_ddr_inst' of component 'serdes_ddr' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:192]
INFO: [Synth 8-3491] module 'serdes_ddr' declared at 'd:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/src/serdes_ddr.vhd:11' bound to instance 'serdes_ddr_inst' of component 'serdes_ddr' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:192]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obufds_d0_inst' to cell 'OBUFDS' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:204]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obufds_d1_inst' to cell 'OBUFDS' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:210]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obufds_d2_inst' to cell 'OBUFDS' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:216]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obufds_clk_inst' to cell 'OBUFDS' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'Video_IO_2_HDMI_TMDS_v1_0' (5#1) [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/Video_IO_2_HDMI_TMDS_v1_0.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'design_1_Video_IO_2_HDMI_TMDS_0_0' (6#1) [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ip/design_1_Video_IO_2_HDMI_TMDS_0_0/synth/design_1_Video_IO_2_HDMI_TMDS_0_0.vhd:72]
WARNING: [Synth 8-3331] design Video_IO_2_HDMI_TMDS_v1_0 has unconnected port video_clk5x_in
WARNING: [Synth 8-3331] design Video_IO_2_HDMI_TMDS_v1_0 has unconnected port lock_in
WARNING: [Synth 8-3331] design Video_IO_2_HDMI_TMDS_v1_0 has unconnected port vid_hblank
WARNING: [Synth 8-3331] design Video_IO_2_HDMI_TMDS_v1_0 has unconnected port vid_vblank
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 414.766 ; gain = 154.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 414.766 ; gain = 154.336
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  PLL_BASE => MMCME2_ADV: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 759.723 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 759.723 ; gain = 499.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 759.723 ; gain = 499.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 759.723 ; gain = 499.293
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:161]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:142]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:88]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:84]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:56]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 759.723 ; gain = 499.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 12    
	   8 Input      4 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 15    
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      5 Bit       Adders := 4     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'U0/enc_inst/encg_inst/de_q_reg' into 'U0/enc_inst/encb_inst/de_q_reg' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'U0/enc_inst/encg_inst/de_reg_reg' into 'U0/enc_inst/encb_inst/de_reg_reg' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:116]
INFO: [Synth 8-4471] merging register 'U0/enc_inst/encg_inst/c1_q_reg' into 'U0/enc_inst/encg_inst/c0_q_reg' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:118]
INFO: [Synth 8-4471] merging register 'U0/enc_inst/encr_inst/de_q_reg' into 'U0/enc_inst/encb_inst/de_q_reg' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'U0/enc_inst/encr_inst/de_reg_reg' into 'U0/enc_inst/encb_inst/de_reg_reg' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:116]
INFO: [Synth 8-4471] merging register 'U0/enc_inst/encr_inst/c0_q_reg' into 'U0/enc_inst/encg_inst/c0_q_reg' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:117]
INFO: [Synth 8-4471] merging register 'U0/enc_inst/encr_inst/c1_q_reg' into 'U0/enc_inst/encg_inst/c0_q_reg' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:118]
INFO: [Synth 8-4471] merging register 'U0/enc_inst/encr_inst/c_reg_reg[1:0]' into 'U0/enc_inst/encg_inst/c_reg_reg[1:0]' [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:120]
WARNING: [Synth 8-6014] Unused sequential element U0/enc_inst/encg_inst/de_q_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element U0/enc_inst/encg_inst/de_reg_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element U0/enc_inst/encg_inst/c1_q_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element U0/enc_inst/encr_inst/de_q_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element U0/enc_inst/encr_inst/de_reg_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:116]
WARNING: [Synth 8-6014] Unused sequential element U0/enc_inst/encr_inst/c0_q_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:117]
WARNING: [Synth 8-6014] Unused sequential element U0/enc_inst/encr_inst/c1_q_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:118]
WARNING: [Synth 8-6014] Unused sequential element U0/enc_inst/encr_inst/c_reg_reg was removed.  [d:/Project/Vivado/PYNQ/MIX/MIX.srcs/sources_1/bd/design_1/ipshared/a8f3/hdl/tmds_encoder.vhd:120]
WARNING: [Synth 8-3331] design design_1_Video_IO_2_HDMI_TMDS_0_0 has unconnected port vid_hblank
WARNING: [Synth 8-3331] design design_1_Video_IO_2_HDMI_TMDS_0_0 has unconnected port vid_vblank
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/enc_inst/encg_inst/c0_q_reg )
INFO: [Synth 8-3886] merging instance 'U0/enc_inst/encb_inst/n0q_m_reg[0]' (FD) to 'U0/enc_inst/encb_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/enc_inst/encg_inst/n0q_m_reg[0]' (FD) to 'U0/enc_inst/encg_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/enc_inst/encr_inst/n0q_m_reg[0]' (FD) to 'U0/enc_inst/encr_inst/n1q_m_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/enc_inst/encg_inst/c_reg_reg[0]' (FD) to 'U0/enc_inst/encg_inst/c0_q_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/enc_inst/encg_inst/c0_q_reg )
INFO: [Synth 8-3332] Sequential element (U0/enc_inst/encg_inst/c0_q_reg) is unused and will be removed from module design_1_Video_IO_2_HDMI_TMDS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/enc_inst/encb_inst/n1q_m_reg[0]) is unused and will be removed from module design_1_Video_IO_2_HDMI_TMDS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/enc_inst/encg_inst/n1q_m_reg[0]) is unused and will be removed from module design_1_Video_IO_2_HDMI_TMDS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/enc_inst/encr_inst/n1q_m_reg[0]) is unused and will be removed from module design_1_Video_IO_2_HDMI_TMDS_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 759.723 ; gain = 499.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 772.734 ; gain = 512.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 772.918 ; gain = 512.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (U0/enc_inst/encb_inst/cnt_reg[0]) is unused and will be removed from module design_1_Video_IO_2_HDMI_TMDS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/enc_inst/encg_inst/cnt_reg[0]) is unused and will be removed from module design_1_Video_IO_2_HDMI_TMDS_0_0.
INFO: [Synth 8-3332] Sequential element (U0/enc_inst/encr_inst/cnt_reg[0]) is unused and will be removed from module design_1_Video_IO_2_HDMI_TMDS_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 803.297 ; gain = 542.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 803.297 ; gain = 542.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 803.297 ; gain = 542.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 803.297 ; gain = 542.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 803.297 ; gain = 542.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 803.297 ; gain = 542.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 803.297 ; gain = 542.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |BUFIO       |     1|
|3     |LUT1        |     5|
|4     |LUT2        |     5|
|5     |LUT3        |    36|
|6     |LUT4        |    17|
|7     |LUT5        |    67|
|8     |LUT6        |    86|
|9     |OSERDESE2   |     4|
|10    |OSERDESE2_1 |     4|
|11    |PLL_BASE    |     1|
|12    |FDRE        |   121|
|13    |FDSE        |     8|
|14    |OBUFDS      |     4|
+------+------------+------+

Report Instance Areas: 
+------+--------------------------------------------+--------------------------+------+
|      |Instance                                    |Module                    |Cells |
+------+--------------------------------------------+--------------------------+------+
|1     |top                                         |                          |   360|
|2     |  U0                                        |Video_IO_2_HDMI_TMDS_v1_0 |   360|
|3     |    \HDMI_ddr_lines_gen[0].serdes_ddr_inst  |serdes_ddr                |     2|
|4     |    \HDMI_ddr_lines_gen[1].serdes_ddr_inst  |serdes_ddr_0              |     2|
|5     |    \HDMI_ddr_lines_gen[2].serdes_ddr_inst  |serdes_ddr_1              |     2|
|6     |    \HDMI_ddr_lines_gen[3].serdes_ddr_inst  |serdes_ddr_2              |     2|
|7     |    enc_inst                                |dvi_encoder               |   344|
|8     |      encb_inst                             |tmds_encoder              |   120|
|9     |      encg_inst                             |tmds_encoder_3            |   111|
|10    |      encr_inst                             |tmds_encoder_4            |   113|
|11    |    \int_clock_sys.clock_system_inst        |clock_system              |     4|
+------+--------------------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 803.297 ; gain = 542.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 803.297 ; gain = 197.910
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 803.297 ; gain = 542.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances
  PLL_BASE => MMCME2_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 803.297 ; gain = 554.336
INFO: [Common 17-1381] The checkpoint 'D:/Project/Vivado/PYNQ/MIX/MIX.runs/design_1_Video_IO_2_HDMI_TMDS_0_0_synth_1/design_1_Video_IO_2_HDMI_TMDS_0_0.dcp' has been generated.
