#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13bdd20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13bdeb0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x13b6130 .functor NOT 1, L_0x13ef480, C4<0>, C4<0>, C4<0>;
L_0x13ef210 .functor XOR 1, L_0x13ef0b0, L_0x13ef170, C4<0>, C4<0>;
L_0x13ef370 .functor XOR 1, L_0x13ef210, L_0x13ef2d0, C4<0>, C4<0>;
v0x13ec4a0_0 .net *"_ivl_10", 0 0, L_0x13ef2d0;  1 drivers
v0x13ec5a0_0 .net *"_ivl_12", 0 0, L_0x13ef370;  1 drivers
v0x13ec680_0 .net *"_ivl_2", 0 0, L_0x13ef010;  1 drivers
v0x13ec740_0 .net *"_ivl_4", 0 0, L_0x13ef0b0;  1 drivers
v0x13ec820_0 .net *"_ivl_6", 0 0, L_0x13ef170;  1 drivers
v0x13ec950_0 .net *"_ivl_8", 0 0, L_0x13ef210;  1 drivers
v0x13eca30_0 .net "a", 0 0, v0x13ea770_0;  1 drivers
v0x13ecad0_0 .net "b", 0 0, v0x13ea810_0;  1 drivers
v0x13ecb70_0 .net "c", 0 0, v0x13ea8b0_0;  1 drivers
v0x13ecc10_0 .var "clk", 0 0;
v0x13eccb0_0 .net "d", 0 0, v0x13eaa20_0;  1 drivers
v0x13ecd50_0 .net "out_dut", 0 0, L_0x13eecb0;  1 drivers
v0x13ecdf0_0 .net "out_ref", 0 0, L_0x13eddc0;  1 drivers
v0x13ece90_0 .var/2u "stats1", 159 0;
v0x13ecf30_0 .var/2u "strobe", 0 0;
v0x13ecfd0_0 .net "tb_match", 0 0, L_0x13ef480;  1 drivers
v0x13ed090_0 .net "tb_mismatch", 0 0, L_0x13b6130;  1 drivers
v0x13ed260_0 .net "wavedrom_enable", 0 0, v0x13eab10_0;  1 drivers
v0x13ed300_0 .net "wavedrom_title", 511 0, v0x13eabb0_0;  1 drivers
L_0x13ef010 .concat [ 1 0 0 0], L_0x13eddc0;
L_0x13ef0b0 .concat [ 1 0 0 0], L_0x13eddc0;
L_0x13ef170 .concat [ 1 0 0 0], L_0x13eecb0;
L_0x13ef2d0 .concat [ 1 0 0 0], L_0x13eddc0;
L_0x13ef480 .cmp/eeq 1, L_0x13ef010, L_0x13ef370;
S_0x13be040 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x13bdeb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x13be7c0 .functor NOT 1, v0x13ea8b0_0, C4<0>, C4<0>, C4<0>;
L_0x13b69f0 .functor NOT 1, v0x13ea810_0, C4<0>, C4<0>, C4<0>;
L_0x13ed510 .functor AND 1, L_0x13be7c0, L_0x13b69f0, C4<1>, C4<1>;
L_0x13ed5b0 .functor NOT 1, v0x13eaa20_0, C4<0>, C4<0>, C4<0>;
L_0x13ed6e0 .functor NOT 1, v0x13ea770_0, C4<0>, C4<0>, C4<0>;
L_0x13ed7e0 .functor AND 1, L_0x13ed5b0, L_0x13ed6e0, C4<1>, C4<1>;
L_0x13ed8c0 .functor OR 1, L_0x13ed510, L_0x13ed7e0, C4<0>, C4<0>;
L_0x13ed980 .functor AND 1, v0x13ea770_0, v0x13ea8b0_0, C4<1>, C4<1>;
L_0x13eda40 .functor AND 1, L_0x13ed980, v0x13eaa20_0, C4<1>, C4<1>;
L_0x13edb00 .functor OR 1, L_0x13ed8c0, L_0x13eda40, C4<0>, C4<0>;
L_0x13edc70 .functor AND 1, v0x13ea810_0, v0x13ea8b0_0, C4<1>, C4<1>;
L_0x13edce0 .functor AND 1, L_0x13edc70, v0x13eaa20_0, C4<1>, C4<1>;
L_0x13eddc0 .functor OR 1, L_0x13edb00, L_0x13edce0, C4<0>, C4<0>;
v0x13b63a0_0 .net *"_ivl_0", 0 0, L_0x13be7c0;  1 drivers
v0x13b6440_0 .net *"_ivl_10", 0 0, L_0x13ed7e0;  1 drivers
v0x13e8f60_0 .net *"_ivl_12", 0 0, L_0x13ed8c0;  1 drivers
v0x13e9020_0 .net *"_ivl_14", 0 0, L_0x13ed980;  1 drivers
v0x13e9100_0 .net *"_ivl_16", 0 0, L_0x13eda40;  1 drivers
v0x13e9230_0 .net *"_ivl_18", 0 0, L_0x13edb00;  1 drivers
v0x13e9310_0 .net *"_ivl_2", 0 0, L_0x13b69f0;  1 drivers
v0x13e93f0_0 .net *"_ivl_20", 0 0, L_0x13edc70;  1 drivers
v0x13e94d0_0 .net *"_ivl_22", 0 0, L_0x13edce0;  1 drivers
v0x13e95b0_0 .net *"_ivl_4", 0 0, L_0x13ed510;  1 drivers
v0x13e9690_0 .net *"_ivl_6", 0 0, L_0x13ed5b0;  1 drivers
v0x13e9770_0 .net *"_ivl_8", 0 0, L_0x13ed6e0;  1 drivers
v0x13e9850_0 .net "a", 0 0, v0x13ea770_0;  alias, 1 drivers
v0x13e9910_0 .net "b", 0 0, v0x13ea810_0;  alias, 1 drivers
v0x13e99d0_0 .net "c", 0 0, v0x13ea8b0_0;  alias, 1 drivers
v0x13e9a90_0 .net "d", 0 0, v0x13eaa20_0;  alias, 1 drivers
v0x13e9b50_0 .net "out", 0 0, L_0x13eddc0;  alias, 1 drivers
S_0x13e9cb0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x13bdeb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x13ea770_0 .var "a", 0 0;
v0x13ea810_0 .var "b", 0 0;
v0x13ea8b0_0 .var "c", 0 0;
v0x13ea980_0 .net "clk", 0 0, v0x13ecc10_0;  1 drivers
v0x13eaa20_0 .var "d", 0 0;
v0x13eab10_0 .var "wavedrom_enable", 0 0;
v0x13eabb0_0 .var "wavedrom_title", 511 0;
S_0x13e9f50 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x13e9cb0;
 .timescale -12 -12;
v0x13ea1b0_0 .var/2s "count", 31 0;
E_0x13b8c70/0 .event negedge, v0x13ea980_0;
E_0x13b8c70/1 .event posedge, v0x13ea980_0;
E_0x13b8c70 .event/or E_0x13b8c70/0, E_0x13b8c70/1;
E_0x13b8ec0 .event negedge, v0x13ea980_0;
E_0x13a39f0 .event posedge, v0x13ea980_0;
S_0x13ea2b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x13e9cb0;
 .timescale -12 -12;
v0x13ea4b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13ea590 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x13e9cb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13ead10 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x13bdeb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x13edf20 .functor AND 1, v0x13ea770_0, v0x13eaa20_0, C4<1>, C4<1>;
L_0x13edf90 .functor NOT 1, L_0x13edf20, C4<0>, C4<0>, C4<0>;
L_0x13ee070 .functor AND 1, v0x13ea8b0_0, v0x13eaa20_0, C4<1>, C4<1>;
L_0x13ee1f0 .functor OR 1, L_0x13edf90, L_0x13ee070, C4<0>, C4<0>;
L_0x13ee330 .functor NOT 1, v0x13ea810_0, C4<0>, C4<0>, C4<0>;
L_0x13ee3a0 .functor AND 1, v0x13ea770_0, L_0x13ee330, C4<1>, C4<1>;
L_0x13ee4a0 .functor OR 1, L_0x13ee1f0, L_0x13ee3a0, C4<0>, C4<0>;
L_0x13ee5b0 .functor AND 1, v0x13ea770_0, v0x13ea810_0, C4<1>, C4<1>;
L_0x13ee780 .functor NOT 1, v0x13ea8b0_0, C4<0>, C4<0>, C4<0>;
L_0x13ee900 .functor AND 1, L_0x13ee5b0, L_0x13ee780, C4<1>, C4<1>;
L_0x13eea70 .functor OR 1, L_0x13ee4a0, L_0x13ee900, C4<0>, C4<0>;
L_0x13eeb30 .functor NOT 1, v0x13ea810_0, C4<0>, C4<0>, C4<0>;
L_0x13eed20 .functor AND 1, v0x13ea770_0, L_0x13eeb30, C4<1>, C4<1>;
L_0x13eede0 .functor AND 1, L_0x13eed20, v0x13ea8b0_0, C4<1>, C4<1>;
L_0x13eecb0 .functor OR 1, L_0x13eea70, L_0x13eede0, C4<0>, C4<0>;
v0x13eb000_0 .net *"_ivl_0", 0 0, L_0x13edf20;  1 drivers
v0x13eb0e0_0 .net *"_ivl_10", 0 0, L_0x13ee3a0;  1 drivers
v0x13eb1c0_0 .net *"_ivl_12", 0 0, L_0x13ee4a0;  1 drivers
v0x13eb2b0_0 .net *"_ivl_14", 0 0, L_0x13ee5b0;  1 drivers
v0x13eb390_0 .net *"_ivl_16", 0 0, L_0x13ee780;  1 drivers
v0x13eb4c0_0 .net *"_ivl_18", 0 0, L_0x13ee900;  1 drivers
v0x13eb5a0_0 .net *"_ivl_2", 0 0, L_0x13edf90;  1 drivers
v0x13eb680_0 .net *"_ivl_20", 0 0, L_0x13eea70;  1 drivers
v0x13eb760_0 .net *"_ivl_22", 0 0, L_0x13eeb30;  1 drivers
v0x13eb840_0 .net *"_ivl_24", 0 0, L_0x13eed20;  1 drivers
v0x13eb920_0 .net *"_ivl_26", 0 0, L_0x13eede0;  1 drivers
v0x13eba00_0 .net *"_ivl_4", 0 0, L_0x13ee070;  1 drivers
v0x13ebae0_0 .net *"_ivl_6", 0 0, L_0x13ee1f0;  1 drivers
v0x13ebbc0_0 .net *"_ivl_8", 0 0, L_0x13ee330;  1 drivers
v0x13ebca0_0 .net "a", 0 0, v0x13ea770_0;  alias, 1 drivers
v0x13ebd40_0 .net "b", 0 0, v0x13ea810_0;  alias, 1 drivers
v0x13ebe30_0 .net "c", 0 0, v0x13ea8b0_0;  alias, 1 drivers
v0x13ec030_0 .net "d", 0 0, v0x13eaa20_0;  alias, 1 drivers
v0x13ec120_0 .net "out", 0 0, L_0x13eecb0;  alias, 1 drivers
S_0x13ec280 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x13bdeb0;
 .timescale -12 -12;
E_0x13b8a10 .event anyedge, v0x13ecf30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13ecf30_0;
    %nor/r;
    %assign/vec4 v0x13ecf30_0, 0;
    %wait E_0x13b8a10;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13e9cb0;
T_3 ;
    %fork t_1, S_0x13e9f50;
    %jmp t_0;
    .scope S_0x13e9f50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13ea1b0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13eaa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ea8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ea810_0, 0;
    %assign/vec4 v0x13ea770_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13a39f0;
    %load/vec4 v0x13ea1b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x13ea1b0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13eaa20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ea8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ea810_0, 0;
    %assign/vec4 v0x13ea770_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x13b8ec0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x13ea590;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13b8c70;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x13ea770_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ea810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13ea8b0_0, 0;
    %assign/vec4 v0x13eaa20_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x13e9cb0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x13bdeb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ecc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13ecf30_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x13bdeb0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x13ecc10_0;
    %inv;
    %store/vec4 v0x13ecc10_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x13bdeb0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13ea980_0, v0x13ed090_0, v0x13eca30_0, v0x13ecad0_0, v0x13ecb70_0, v0x13eccb0_0, v0x13ecdf0_0, v0x13ecd50_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x13bdeb0;
T_7 ;
    %load/vec4 v0x13ece90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x13ece90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13ece90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x13ece90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13ece90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13ece90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13ece90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x13bdeb0;
T_8 ;
    %wait E_0x13b8c70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13ece90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ece90_0, 4, 32;
    %load/vec4 v0x13ecfd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x13ece90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ece90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13ece90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ece90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x13ecdf0_0;
    %load/vec4 v0x13ecdf0_0;
    %load/vec4 v0x13ecd50_0;
    %xor;
    %load/vec4 v0x13ecdf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x13ece90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ece90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x13ece90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13ece90_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/kmap2/iter4/response4/top_module.sv";
