
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v
Parsing SystemVerilog input from `/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v' to AST representation.
Generating RTLIL representation for module `\conv'.
Generating RTLIL representation for module `\ram'.
Generating RTLIL representation for module `\matmul_4x4_systolic'.
/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1951: Warning: Identifier `\row_latch_en' is implicitly declared.
Generating RTLIL representation for module `\output_logic'.
Generating RTLIL representation for module `\systolic_data_setup'.
Generating RTLIL representation for module `\systolic_pe_matrix'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\seq_mac'.
Generating RTLIL representation for module `\qmult'.
Generating RTLIL representation for module `\qadd'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: qadd                
root of   0 design levels: qmult               
root of   1 design levels: seq_mac             
root of   2 design levels: processing_element  
root of   3 design levels: systolic_pe_matrix  
root of   0 design levels: systolic_data_setup 
root of   0 design levels: output_logic        
root of   4 design levels: matmul_4x4_systolic 
root of   0 design levels: ram                 
root of   5 design levels: conv                
Automatically selected conv as design top module.

2.2. Analyzing design hierarchy..
Top module:  \conv
Used module:     \matmul_4x4_systolic
Used module:         \systolic_pe_matrix
Used module:             \processing_element
Used module:                 \seq_mac
Used module:                     \qadd
Used module:                     \qmult
Used module:         \output_logic
Used module:         \systolic_data_setup
Used module:     \ram

2.3. Analyzing design hierarchy..
Top module:  \conv
Used module:     \matmul_4x4_systolic
Used module:         \systolic_pe_matrix
Used module:             \processing_element
Used module:                 \seq_mac
Used module:                     \qadd
Used module:                     \qmult
Used module:         \output_logic
Used module:         \systolic_data_setup
Used module:     \ram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2809$322 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2783$315 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2766$310 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2754$309 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2621$304 in module processing_element.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2393$271 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2356$241 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2337$226 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2308$218 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2271$188 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2251$173 in module systolic_data_setup.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162 in module output_logic.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1791$129 in module matmul_4x4_systolic.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27 in module conv.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3 in module conv.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 20 redundant assignments.
Promoted 43 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2809$322'.
     1/1: $0\out[15:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2783$315'.
     1/1: $0\add_out_reg[31:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2766$310'.
     1/1: $0\mul_out_reg[31:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2754$309'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2621$304'.
     1/2: $0\out_b[15:0]
     2/2: $0\out_a[15:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2393$271'.
     1/6: $0\b3_data_delayed_3_temp[15:0]
     2/6: $0\b3_data_delayed_2_temp[15:0]
     3/6: $0\b3_data_delayed_1_temp[15:0]
     4/6: $0\b2_data_delayed_2_temp[15:0]
     5/6: $0\b2_data_delayed_1_temp[15:0]
     6/6: $0\b1_data_delayed_1_temp[15:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2356$241'.
     1/1: $0\b_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2337$226'.
     1/2: $0\b_mem_access[0:0]
     2/2: $0\b_addr[9:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2308$218'.
     1/6: $0\a3_data_delayed_3_temp[15:0]
     2/6: $0\a3_data_delayed_2_temp[15:0]
     3/6: $0\a3_data_delayed_1_temp[15:0]
     4/6: $0\a2_data_delayed_2_temp[15:0]
     5/6: $0\a2_data_delayed_1_temp[15:0]
     6/6: $0\a1_data_delayed_1_temp[15:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2271$188'.
     1/1: $0\a_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2251$173'.
     1/2: $0\a_mem_access[0:0]
     2/2: $0\a_addr[9:0]
Creating decoders for process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
     1/8: $0\c_data_out_3[63:0]
     2/8: $0\c_data_out_2[63:0]
     3/8: $0\c_data_out_1[63:0]
     4/8: $0\counter[31:0]
     5/8: $0\start_capturing_c_data[0:0]
     6/8: $0\c_data_available[0:0]
     7/8: $0\c_addr[9:0]
     8/8: $0\c_data_out[63:0]
Creating decoders for process `\matmul_4x4_systolic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1791$129'.
     1/2: $0\clk_cnt[7:0]
     2/2: $0\done_mat_mul[0:0]
Creating decoders for process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
     1/88: $0\vertical_count[4:0]
     2/88: $0\state[4:0]
     3/88: $0\count[3:0]
     4/88: $0\slice_6_op[1:0]
     5/88: $0\slice_5_op[1:0]
     6/88: $0\slice_4_op[1:0]
     7/88: $0\slice_3_op[1:0]
     8/88: $0\slice_2_op[1:0]
     9/88: $0\slice_1_op[1:0]
    10/88: $0\slice_0_op[1:0]
    11/88: $0\validity_mask_b_6_cols[3:0]
    12/88: $0\validity_mask_b_6_rows[3:0]
    13/88: $0\validity_mask_a_6_cols[3:0]
    14/88: $0\validity_mask_a_6_rows[3:0]
    15/88: $0\address_stride_c_6[15:0]
    16/88: $0\address_stride_b_6[15:0]
    17/88: $0\address_stride_a_6[15:0]
    18/88: $0\address_mat_c_6[9:0]
    19/88: $0\address_mat_b_6[9:0]
    20/88: $0\address_mat_a_6[9:0]
    21/88: $0\start_mat_mul_6[0:0]
    22/88: $0\validity_mask_b_5_cols[3:0]
    23/88: $0\validity_mask_b_5_rows[3:0]
    24/88: $0\validity_mask_a_5_cols[3:0]
    25/88: $0\validity_mask_a_5_rows[3:0]
    26/88: $0\address_stride_c_5[15:0]
    27/88: $0\address_stride_b_5[15:0]
    28/88: $0\address_stride_a_5[15:0]
    29/88: $0\address_mat_c_5[9:0]
    30/88: $0\address_mat_b_5[9:0]
    31/88: $0\address_mat_a_5[9:0]
    32/88: $0\start_mat_mul_5[0:0]
    33/88: $0\validity_mask_b_4_cols[3:0]
    34/88: $0\validity_mask_b_4_rows[3:0]
    35/88: $0\validity_mask_a_4_cols[3:0]
    36/88: $0\validity_mask_a_4_rows[3:0]
    37/88: $0\address_stride_c_4[15:0]
    38/88: $0\address_stride_b_4[15:0]
    39/88: $0\address_stride_a_4[15:0]
    40/88: $0\address_mat_c_4[9:0]
    41/88: $0\address_mat_b_4[9:0]
    42/88: $0\address_mat_a_4[9:0]
    43/88: $0\start_mat_mul_4[0:0]
    44/88: $0\validity_mask_b_3_cols[3:0]
    45/88: $0\validity_mask_b_3_rows[3:0]
    46/88: $0\validity_mask_a_3_cols[3:0]
    47/88: $0\validity_mask_a_3_rows[3:0]
    48/88: $0\address_stride_c_3[15:0]
    49/88: $0\address_stride_b_3[15:0]
    50/88: $0\address_stride_a_3[15:0]
    51/88: $0\address_mat_c_3[9:0]
    52/88: $0\address_mat_b_3[9:0]
    53/88: $0\address_mat_a_3[9:0]
    54/88: $0\start_mat_mul_3[0:0]
    55/88: $0\validity_mask_b_2_cols[3:0]
    56/88: $0\validity_mask_b_2_rows[3:0]
    57/88: $0\validity_mask_a_2_cols[3:0]
    58/88: $0\validity_mask_a_2_rows[3:0]
    59/88: $0\address_stride_c_2[15:0]
    60/88: $0\address_stride_b_2[15:0]
    61/88: $0\address_stride_a_2[15:0]
    62/88: $0\address_mat_c_2[9:0]
    63/88: $0\address_mat_b_2[9:0]
    64/88: $0\address_mat_a_2[9:0]
    65/88: $0\start_mat_mul_2[0:0]
    66/88: $0\validity_mask_b_1_cols[3:0]
    67/88: $0\validity_mask_b_1_rows[3:0]
    68/88: $0\validity_mask_a_1_cols[3:0]
    69/88: $0\validity_mask_a_1_rows[3:0]
    70/88: $0\address_stride_c_1[15:0]
    71/88: $0\address_stride_b_1[15:0]
    72/88: $0\address_stride_a_1[15:0]
    73/88: $0\address_mat_c_1[9:0]
    74/88: $0\address_mat_b_1[9:0]
    75/88: $0\address_mat_a_1[9:0]
    76/88: $0\start_mat_mul_1[0:0]
    77/88: $0\validity_mask_b_0_cols[3:0]
    78/88: $0\validity_mask_b_0_rows[3:0]
    79/88: $0\validity_mask_a_0_cols[3:0]
    80/88: $0\validity_mask_a_0_rows[3:0]
    81/88: $0\address_stride_c_0[15:0]
    82/88: $0\address_stride_b_0[15:0]
    83/88: $0\address_stride_a_0[15:0]
    84/88: $0\address_mat_c_0[9:0]
    85/88: $0\address_mat_b_0[9:0]
    86/88: $0\address_mat_a_0[9:0]
    87/88: $0\start_mat_mul_0[0:0]
    88/88: $0\done[0:0]
Creating decoders for process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3'.
     1/43: $1\bram_rdata_ext[63:0]
     2/43: $1\bram_we_a_0_ext[3:0]
     3/43: $1\bram_wdata_a_0_ext[63:0]
     4/43: $1\bram_addr_a_0_ext[9:0]
     5/43: $1\bram_we_b_6_ext[3:0]
     6/43: $1\bram_wdata_b_6_ext[63:0]
     7/43: $1\bram_addr_b_6_ext[9:0]
     8/43: $1\bram_we_a_6_ext[3:0]
     9/43: $1\bram_wdata_a_6_ext[63:0]
    10/43: $1\bram_addr_a_6_ext[9:0]
    11/43: $1\bram_we_b_5_ext[3:0]
    12/43: $1\bram_wdata_b_5_ext[63:0]
    13/43: $1\bram_addr_b_5_ext[9:0]
    14/43: $1\bram_we_a_5_ext[3:0]
    15/43: $1\bram_wdata_a_5_ext[63:0]
    16/43: $1\bram_addr_a_5_ext[9:0]
    17/43: $1\bram_we_b_4_ext[3:0]
    18/43: $1\bram_wdata_b_4_ext[63:0]
    19/43: $1\bram_addr_b_4_ext[9:0]
    20/43: $1\bram_we_a_4_ext[3:0]
    21/43: $1\bram_wdata_a_4_ext[63:0]
    22/43: $1\bram_addr_a_4_ext[9:0]
    23/43: $1\bram_we_b_3_ext[3:0]
    24/43: $1\bram_wdata_b_3_ext[63:0]
    25/43: $1\bram_addr_b_3_ext[9:0]
    26/43: $1\bram_we_a_3_ext[3:0]
    27/43: $1\bram_wdata_a_3_ext[63:0]
    28/43: $1\bram_addr_a_3_ext[9:0]
    29/43: $1\bram_we_b_2_ext[3:0]
    30/43: $1\bram_wdata_b_2_ext[63:0]
    31/43: $1\bram_addr_b_2_ext[9:0]
    32/43: $1\bram_we_a_2_ext[3:0]
    33/43: $1\bram_wdata_a_2_ext[63:0]
    34/43: $1\bram_addr_a_2_ext[9:0]
    35/43: $1\bram_we_b_1_ext[3:0]
    36/43: $1\bram_wdata_b_1_ext[63:0]
    37/43: $1\bram_addr_b_1_ext[9:0]
    38/43: $1\bram_we_a_1_ext[3:0]
    39/43: $1\bram_wdata_a_1_ext[63:0]
    40/43: $1\bram_addr_a_1_ext[9:0]
    41/43: $1\bram_we_b_0_ext[3:0]
    42/43: $1\bram_wdata_b_0_ext[63:0]
    43/43: $1\bram_addr_b_0_ext[9:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\conv.\bram_rdata_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3'.
Latch inferred for signal `\conv.\bram_addr_a_0_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2066
Latch inferred for signal `\conv.\bram_wdata_a_0_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2077
Latch inferred for signal `\conv.\bram_we_a_0_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2088
Latch inferred for signal `\conv.\bram_addr_b_0_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2099
Latch inferred for signal `\conv.\bram_wdata_b_0_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2110
Latch inferred for signal `\conv.\bram_we_b_0_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2121
Latch inferred for signal `\conv.\bram_addr_a_1_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2132
Latch inferred for signal `\conv.\bram_wdata_a_1_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2143
Latch inferred for signal `\conv.\bram_we_a_1_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2154
Latch inferred for signal `\conv.\bram_addr_b_1_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2165
Latch inferred for signal `\conv.\bram_wdata_b_1_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2176
Latch inferred for signal `\conv.\bram_we_b_1_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2187
Latch inferred for signal `\conv.\bram_addr_a_2_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2198
Latch inferred for signal `\conv.\bram_wdata_a_2_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2209
Latch inferred for signal `\conv.\bram_we_a_2_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2220
Latch inferred for signal `\conv.\bram_addr_b_2_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2231
Latch inferred for signal `\conv.\bram_wdata_b_2_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2242
Latch inferred for signal `\conv.\bram_we_b_2_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2253
Latch inferred for signal `\conv.\bram_addr_a_3_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2264
Latch inferred for signal `\conv.\bram_wdata_a_3_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2275
Latch inferred for signal `\conv.\bram_we_a_3_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2286
Latch inferred for signal `\conv.\bram_addr_b_3_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2297
Latch inferred for signal `\conv.\bram_wdata_b_3_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2308
Latch inferred for signal `\conv.\bram_we_b_3_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2319
Latch inferred for signal `\conv.\bram_addr_a_4_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2330
Latch inferred for signal `\conv.\bram_wdata_a_4_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2341
Latch inferred for signal `\conv.\bram_we_a_4_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2352
Latch inferred for signal `\conv.\bram_addr_b_4_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2363
Latch inferred for signal `\conv.\bram_wdata_b_4_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2374
Latch inferred for signal `\conv.\bram_we_b_4_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2385
Latch inferred for signal `\conv.\bram_addr_a_5_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2396
Latch inferred for signal `\conv.\bram_wdata_a_5_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2407
Latch inferred for signal `\conv.\bram_we_a_5_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2418
Latch inferred for signal `\conv.\bram_addr_b_5_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2429
Latch inferred for signal `\conv.\bram_wdata_b_5_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2440
Latch inferred for signal `\conv.\bram_we_b_5_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2451
Latch inferred for signal `\conv.\bram_addr_a_6_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2462
Latch inferred for signal `\conv.\bram_wdata_a_6_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2473
Latch inferred for signal `\conv.\bram_we_a_6_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2484
Latch inferred for signal `\conv.\bram_addr_b_6_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2495
Latch inferred for signal `\conv.\bram_wdata_b_6_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2506
Latch inferred for signal `\conv.\bram_we_b_6_ext' from process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3': $auto$proc_dlatch.cc:427:proc_dlatch$2517

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\seq_mac.\out' using process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2809$322'.
  created $dff cell `$procdff$2518' with positive edge clock.
Creating register for signal `\seq_mac.\add_out_reg' using process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2783$315'.
  created $dff cell `$procdff$2519' with positive edge clock.
Creating register for signal `\seq_mac.\mul_out_reg' using process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2766$310'.
  created $dff cell `$procdff$2520' with positive edge clock.
Creating register for signal `\seq_mac.\a_flopped' using process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2754$309'.
  created $dff cell `$procdff$2521' with positive edge clock.
Creating register for signal `\seq_mac.\b_flopped' using process `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2754$309'.
  created $dff cell `$procdff$2522' with positive edge clock.
Creating register for signal `\processing_element.\out_a' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2621$304'.
  created $dff cell `$procdff$2523' with positive edge clock.
Creating register for signal `\processing_element.\out_b' using process `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2621$304'.
  created $dff cell `$procdff$2524' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b1_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2393$271'.
  created $dff cell `$procdff$2525' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2393$271'.
  created $dff cell `$procdff$2526' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_2_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2393$271'.
  created $dff cell `$procdff$2527' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2393$271'.
  created $dff cell `$procdff$2528' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_2_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2393$271'.
  created $dff cell `$procdff$2529' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_3_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2393$271'.
  created $dff cell `$procdff$2530' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2356$241'.
  created $dff cell `$procdff$2531' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_addr' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2337$226'.
  created $dff cell `$procdff$2532' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2337$226'.
  created $dff cell `$procdff$2533' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a1_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2308$218'.
  created $dff cell `$procdff$2534' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2308$218'.
  created $dff cell `$procdff$2535' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_2_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2308$218'.
  created $dff cell `$procdff$2536' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2308$218'.
  created $dff cell `$procdff$2537' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_2_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2308$218'.
  created $dff cell `$procdff$2538' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_3_temp' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2308$218'.
  created $dff cell `$procdff$2539' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2271$188'.
  created $dff cell `$procdff$2540' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_addr' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2251$173'.
  created $dff cell `$procdff$2541' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2251$173'.
  created $dff cell `$procdff$2542' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
  created $dff cell `$procdff$2543' with positive edge clock.
Creating register for signal `\output_logic.\c_addr' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
  created $dff cell `$procdff$2544' with positive edge clock.
Creating register for signal `\output_logic.\c_data_available' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
  created $dff cell `$procdff$2545' with positive edge clock.
Creating register for signal `\output_logic.\start_capturing_c_data' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
  created $dff cell `$procdff$2546' with positive edge clock.
Creating register for signal `\output_logic.\counter' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
  created $dff cell `$procdff$2547' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_1' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
  created $dff cell `$procdff$2548' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_2' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
  created $dff cell `$procdff$2549' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_3' using process `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
  created $dff cell `$procdff$2550' with positive edge clock.
Creating register for signal `\matmul_4x4_systolic.\done_mat_mul' using process `\matmul_4x4_systolic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1791$129'.
  created $dff cell `$procdff$2551' with positive edge clock.
Creating register for signal `\matmul_4x4_systolic.\clk_cnt' using process `\matmul_4x4_systolic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1791$129'.
  created $dff cell `$procdff$2552' with positive edge clock.
Creating register for signal `\conv.\done' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2553' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_0' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2554' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_0' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2555' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_0' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2556' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_0' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2557' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_0' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2558' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_0' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2559' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_0' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2560' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_0_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2561' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_0_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2562' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_0_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2563' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_0_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2564' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_1' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2565' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_1' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2566' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_1' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2567' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_1' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2568' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_1' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2569' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_1' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2570' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_1' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2571' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_1_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2572' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_1_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2573' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_1_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2574' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_1_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2575' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_2' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2576' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_2' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2577' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_2' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2578' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_2' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2579' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_2' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2580' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_2' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2581' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_2' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2582' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_2_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2583' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_2_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2584' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_2_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2585' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_2_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2586' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_3' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2587' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_3' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2588' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_3' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2589' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_3' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2590' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_3' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2591' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_3' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2592' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_3' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2593' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_3_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2594' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_3_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2595' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_3_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2596' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_3_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2597' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_4' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2598' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_4' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2599' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_4' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2600' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_4' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2601' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_4' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2602' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_4' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2603' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_4' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2604' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_4_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2605' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_4_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2606' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_4_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2607' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_4_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2608' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_5' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2609' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_5' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2610' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_5' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2611' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_5' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2612' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_5' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2613' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_5' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2614' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_5' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2615' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_5_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2616' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_5_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2617' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_5_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2618' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_5_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2619' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_6' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2620' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_6' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2621' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_6' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2622' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_6' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2623' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_6' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2624' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_6' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2625' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_6' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2626' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_6_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2627' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_6_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2628' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_6_rows' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2629' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_6_cols' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2630' with positive edge clock.
Creating register for signal `\conv.\slice_0_op' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2631' with positive edge clock.
Creating register for signal `\conv.\slice_1_op' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2632' with positive edge clock.
Creating register for signal `\conv.\slice_2_op' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2633' with positive edge clock.
Creating register for signal `\conv.\slice_3_op' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2634' with positive edge clock.
Creating register for signal `\conv.\slice_4_op' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2635' with positive edge clock.
Creating register for signal `\conv.\slice_5_op' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2636' with positive edge clock.
Creating register for signal `\conv.\slice_6_op' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2637' with positive edge clock.
Creating register for signal `\conv.\count' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2638' with positive edge clock.
Creating register for signal `\conv.\state' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2639' with positive edge clock.
Creating register for signal `\conv.\vertical_count' using process `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
  created $dff cell `$procdff$2640' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2809$322'.
Removing empty process `seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2809$322'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2783$315'.
Removing empty process `seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2783$315'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2766$310'.
Removing empty process `seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2766$310'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2754$309'.
Removing empty process `seq_mac.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2754$309'.
Found and cleaned up 2 empty switches in `\processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2621$304'.
Removing empty process `processing_element.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2621$304'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2393$271'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2393$271'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2356$241'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2356$241'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2337$226'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2337$226'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2308$218'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2308$218'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2271$188'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2271$188'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2251$173'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2251$173'.
Found and cleaned up 5 empty switches in `\output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
Removing empty process `output_logic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2123$162'.
Found and cleaned up 3 empty switches in `\matmul_4x4_systolic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1791$129'.
Removing empty process `matmul_4x4_systolic.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1791$129'.
Found and cleaned up 8 empty switches in `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
Removing empty process `conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:871$27'.
Found and cleaned up 1 empty switch in `\conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3'.
Removing empty process `conv.$proc$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:459$3'.
Cleaned up 33 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
<suppressed ~2 debug messages>
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module systolic_data_setup.
<suppressed ~18 debug messages>
Optimizing module output_logic.
<suppressed ~1 debug messages>
Optimizing module matmul_4x4_systolic.
<suppressed ~13 debug messages>
Optimizing module ram.
Optimizing module conv.
<suppressed ~319 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
<suppressed ~4 debug messages>
Optimizing module systolic_data_setup.
Optimizing module output_logic.
Optimizing module matmul_4x4_systolic.
Optimizing module ram.
Optimizing module conv.
<suppressed ~41 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
<suppressed ~6 debug messages>
Finding identical cells in module `\processing_element'.
<suppressed ~3 debug messages>
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\systolic_data_setup'.
<suppressed ~42 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~12 debug messages>
Finding identical cells in module `\matmul_4x4_systolic'.
<suppressed ~24 debug messages>
Finding identical cells in module `\ram'.
Finding identical cells in module `\conv'.
<suppressed ~942 debug messages>
Removed a total of 343 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2803$320: { \add_out_reg [31] 15'000000000000000 } -> 16'1000000000000000
      Replacing known input bits on port B of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2803$320: { \add_out_reg [31] \add_out_reg [14:0] } -> { 1'1 \add_out_reg [14:0] }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2797$318: { \add_out_reg [31] \add_out_reg [14:0] } -> { 1'0 \add_out_reg [14:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2797$318: { \add_out_reg [31] 15'111111111111111 } -> 16'0111111111111111
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_4x4_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$535: \done_mat_mul -> 1'0
  Analyzing evaluation results.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \conv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~158 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \matmul_4x4_systolic.
    New ctrl vector for $mux cell $procmux$535: { }
    New ctrl vector for $mux cell $procmux$526: { }
    New ctrl vector for $mux cell $procmux$529: { }
  Optimizing cells in module \matmul_4x4_systolic.
  Optimizing cells in module \ram.
  Optimizing cells in module \conv.
    New ctrl vector for $pmux cell $procmux$1191: { $procmux$1625_CMP $auto$opt_reduce.cc:134:opt_mux$2642 }
    New ctrl vector for $pmux cell $procmux$1045: { $auto$opt_reduce.cc:134:opt_mux$2646 $auto$opt_reduce.cc:134:opt_mux$2644 }
    New ctrl vector for $pmux cell $procmux$1479: { $procmux$1625_CMP $auto$opt_reduce.cc:134:opt_mux$2648 }
    New ctrl vector for $pmux cell $procmux$974: $auto$opt_reduce.cc:134:opt_mux$2650
    New ctrl vector for $pmux cell $procmux$962: $auto$opt_reduce.cc:134:opt_mux$2652
    New ctrl vector for $pmux cell $procmux$950: $auto$opt_reduce.cc:134:opt_mux$2654
    New ctrl vector for $pmux cell $procmux$938: $auto$opt_reduce.cc:134:opt_mux$2656
    New ctrl vector for $pmux cell $procmux$926: $auto$opt_reduce.cc:134:opt_mux$2658
    New ctrl vector for $pmux cell $procmux$909: { $auto$opt_reduce.cc:134:opt_mux$2662 $auto$opt_reduce.cc:134:opt_mux$2660 }
    New ctrl vector for $pmux cell $procmux$866: { $procmux$1625_CMP $auto$opt_reduce.cc:134:opt_mux$2664 }
    New ctrl vector for $pmux cell $procmux$855: { $procmux$1625_CMP $auto$opt_reduce.cc:134:opt_mux$2666 }
    New ctrl vector for $pmux cell $procmux$844: $auto$opt_reduce.cc:134:opt_mux$2668
    New ctrl vector for $pmux cell $procmux$833: $auto$opt_reduce.cc:134:opt_mux$2670
    New ctrl vector for $pmux cell $procmux$822: $auto$opt_reduce.cc:134:opt_mux$2672
    New ctrl vector for $pmux cell $procmux$811: $auto$opt_reduce.cc:134:opt_mux$2674
    New ctrl vector for $pmux cell $procmux$800: $auto$opt_reduce.cc:134:opt_mux$2676
    New ctrl vector for $pmux cell $procmux$783: { $auto$opt_reduce.cc:134:opt_mux$2680 $auto$opt_reduce.cc:134:opt_mux$2678 }
    New ctrl vector for $pmux cell $procmux$744: { $procmux$1625_CMP $auto$opt_reduce.cc:134:opt_mux$2682 }
    New ctrl vector for $pmux cell $procmux$734: { $procmux$1625_CMP $auto$opt_reduce.cc:134:opt_mux$2684 }
    New ctrl vector for $pmux cell $procmux$724: $auto$opt_reduce.cc:134:opt_mux$2686
    New ctrl vector for $pmux cell $procmux$714: $auto$opt_reduce.cc:134:opt_mux$2688
    New ctrl vector for $pmux cell $procmux$704: $auto$opt_reduce.cc:134:opt_mux$2690
    New ctrl vector for $pmux cell $procmux$694: $auto$opt_reduce.cc:134:opt_mux$2692
    New ctrl vector for $pmux cell $procmux$684: $auto$opt_reduce.cc:134:opt_mux$2694
    New ctrl vector for $pmux cell $procmux$611: { $procmux$1625_CMP $auto$opt_reduce.cc:134:opt_mux$2696 }
    New ctrl vector for $pmux cell $procmux$599: { $procmux$1625_CMP $auto$opt_reduce.cc:134:opt_mux$2698 }
    New ctrl vector for $pmux cell $procmux$1623: { $procmux$1625_CMP $auto$opt_reduce.cc:134:opt_mux$2700 }
    New ctrl vector for $pmux cell $procmux$1335: { $procmux$1625_CMP $auto$opt_reduce.cc:134:opt_mux$2702 }
  Optimizing cells in module \conv.
Performed a total of 31 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\matmul_4x4_systolic'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\conv'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2521 ($dff) from module seq_mac (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2522 ($dff) from module seq_mac (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2518 ($dff) from module seq_mac (D = $ternary$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2795$321_Y, Q = \out, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2519 ($dff) from module seq_mac (D = \add_out, Q = \add_out_reg, rval = 0).
Adding SRST signal on $procdff$2520 ($dff) from module seq_mac (D = \mul_out, Q = \mul_out_reg, rval = 0).
Adding SRST signal on $procdff$2524 ($dff) from module processing_element (D = $procmux$340_Y, Q = \out_b, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2708 ($sdff) from module processing_element (D = \in_b, Q = \out_b).
Adding SRST signal on $procdff$2523 ($dff) from module processing_element (D = $procmux$345_Y, Q = \out_a, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2710 ($sdff) from module processing_element (D = \in_a, Q = \out_a).
Adding SRST signal on $procdff$2527 ($dff) from module systolic_data_setup (D = \b2_data_delayed_1_temp, Q = \b2_data_delayed_2_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2542 ($dff) from module systolic_data_setup (D = $procmux$408_Y, Q = \a_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2713 ($sdff) from module systolic_data_setup (D = 1'1, Q = \a_mem_access).
Adding SRST signal on $procdff$2528 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2384$270_Y, Q = \b3_data_delayed_1_temp, rval = 16'0000000000000000).
Adding EN signal on $procdff$2541 ($dff) from module systolic_data_setup (D = $procmux$416_Y, Q = \a_addr).
Adding SRST signal on $procdff$2540 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2276$192_Y [7:0], Q = \a_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$2529 ($dff) from module systolic_data_setup (D = \b3_data_delayed_1_temp, Q = \b3_data_delayed_2_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2539 ($dff) from module systolic_data_setup (D = \a3_data_delayed_2_temp, Q = \a3_data_delayed_3_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2530 ($dff) from module systolic_data_setup (D = \b3_data_delayed_2_temp, Q = \b3_data_delayed_3_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2531 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2361$245_Y [7:0], Q = \b_mem_access_counter, rval = 8'00000000).
Adding EN signal on $procdff$2532 ($dff) from module systolic_data_setup (D = $procmux$382_Y, Q = \b_addr).
Adding SRST signal on $procdff$2525 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2382$266_Y, Q = \b1_data_delayed_1_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2538 ($dff) from module systolic_data_setup (D = \a3_data_delayed_1_temp, Q = \a3_data_delayed_2_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2533 ($dff) from module systolic_data_setup (D = $procmux$374_Y, Q = \b_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2737 ($sdff) from module systolic_data_setup (D = 1'1, Q = \b_mem_access).
Adding SRST signal on $procdff$2537 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2299$217_Y, Q = \a3_data_delayed_1_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2536 ($dff) from module systolic_data_setup (D = \a2_data_delayed_1_temp, Q = \a2_data_delayed_2_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2534 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2297$213_Y, Q = \a1_data_delayed_1_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2526 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2383$268_Y, Q = \b2_data_delayed_1_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2535 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2298$215_Y, Q = \a2_data_delayed_1_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2550 ($dff) from module output_logic (D = $procmux$427_Y, Q = \c_data_out_3, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2744 ($sdff) from module output_logic (D = $procmux$427_Y, Q = \c_data_out_3).
Adding SRST signal on $procdff$2546 ($dff) from module output_logic (D = $procmux$478_Y, Q = \start_capturing_c_data, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2748 ($sdff) from module output_logic (D = $procmux$478_Y, Q = \start_capturing_c_data).
Adding SRST signal on $procdff$2547 ($dff) from module output_logic (D = $procmux$469_Y, Q = \counter, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2752 ($sdff) from module output_logic (D = $procmux$469_Y, Q = \counter).
Adding SRST signal on $procdff$2548 ($dff) from module output_logic (D = $procmux$455_Y, Q = \c_data_out_1, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2762 ($sdff) from module output_logic (D = $procmux$455_Y, Q = \c_data_out_1).
Adding SRST signal on $procdff$2549 ($dff) from module output_logic (D = $procmux$441_Y, Q = \c_data_out_2, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2766 ($sdff) from module output_logic (D = $procmux$441_Y, Q = \c_data_out_2).
Adding SRST signal on $procdff$2543 ($dff) from module output_logic (D = $procmux$520_Y, Q = \c_data_out, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2770 ($sdff) from module output_logic (D = $procmux$520_Y, Q = \c_data_out).
Adding EN signal on $procdff$2544 ($dff) from module output_logic (D = $procmux$509_Y, Q = \c_addr).
Adding SRST signal on $procdff$2545 ($dff) from module output_logic (D = $procmux$492_Y, Q = \c_data_available, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2777 ($sdff) from module output_logic (D = $procmux$492_Y, Q = \c_data_available).
Adding SRST signal on $procdff$2552 ($dff) from module matmul_4x4_systolic (D = $procmux$529_Y, Q = \clk_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$2551 ($dff) from module matmul_4x4_systolic (D = $procmux$538_Y, Q = \done_mat_mul, rval = 1'0).
Adding SRST signal on $procdff$2640 ($dff) from module conv (D = $procmux$546_Y, Q = \vertical_count, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2787 ($sdff) from module conv (D = $procmux$546_Y, Q = \vertical_count).
Adding SRST signal on $procdff$2557 ($dff) from module conv (D = $procmux$1585_Y, Q = \address_mat_c_0, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2797 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1194$89_Y, Q = \address_mat_c_0).
Adding SRST signal on $procdff$2556 ($dff) from module conv (D = $procmux$1598_Y, Q = \address_mat_b_0, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2799 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1005$33_Y, Q = \address_mat_b_0).
Adding SRST signal on $procdff$2555 ($dff) from module conv (D = $procmux$1611_Y, Q = \address_mat_a_0, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2801 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1005$33_Y, Q = \address_mat_a_0).
Adding SRST signal on $procdff$2639 ($dff) from module conv (D = $procmux$557_Y, Q = \state, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2803 ($sdff) from module conv (D = $procmux$557_Y, Q = \state).
Adding SRST signal on $procdff$2554 ($dff) from module conv (D = $procmux$1623_Y, Q = \start_mat_mul_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2819 ($sdff) from module conv (D = $procmux$1623_Y, Q = \start_mat_mul_0).
Adding SRST signal on $procdff$2553 ($dff) from module conv (D = $procmux$1633_Y, Q = \done, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2823 ($sdff) from module conv (D = $procmux$1633_Y, Q = \done).
Adding SRST signal on $procdff$2638 ($dff) from module conv (D = $procmux$588_Y, Q = \count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2833 ($sdff) from module conv (D = $procmux$588_Y, Q = \count).
Adding SRST signal on $procdff$2637 ($dff) from module conv (D = $procmux$599_Y, Q = \slice_6_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2841 ($sdff) from module conv (D = $procmux$599_Y, Q = \slice_6_op).
Adding SRST signal on $procdff$2636 ($dff) from module conv (D = $procmux$611_Y, Q = \slice_5_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2845 ($sdff) from module conv (D = $procmux$611_Y, Q = \slice_5_op).
Adding SRST signal on $procdff$2635 ($dff) from module conv (D = $procmux$624_Y, Q = \slice_4_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2849 ($sdff) from module conv (D = $procmux$624_Y, Q = \slice_4_op).
Adding SRST signal on $procdff$2634 ($dff) from module conv (D = $procmux$638_Y, Q = \slice_3_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2853 ($sdff) from module conv (D = 2'00, Q = \slice_3_op).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2854 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2854 ($sdffe) from module conv.
Adding SRST signal on $procdff$2633 ($dff) from module conv (D = $procmux$651_Y, Q = \slice_2_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2855 ($sdff) from module conv (D = 2'00, Q = \slice_2_op).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2856 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2856 ($sdffe) from module conv.
Adding SRST signal on $procdff$2632 ($dff) from module conv (D = $procmux$664_Y, Q = \slice_1_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2857 ($sdff) from module conv (D = 2'00, Q = \slice_1_op).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2858 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2858 ($sdffe) from module conv.
Adding SRST signal on $procdff$2631 ($dff) from module conv (D = $procmux$677_Y, Q = \slice_0_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$2859 ($sdff) from module conv (D = 2'00, Q = \slice_0_op).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2860 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2860 ($sdffe) from module conv.
Adding SRST signal on $procdff$2630 ($dff) from module conv (D = $procmux$684_Y, Q = \validity_mask_b_6_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2861 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_6_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2862 ($sdffe) from module conv.
Adding SRST signal on $procdff$2629 ($dff) from module conv (D = $procmux$694_Y, Q = \validity_mask_b_6_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2864 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_6_rows).
Adding SRST signal on $procdff$2628 ($dff) from module conv (D = $procmux$704_Y, Q = \validity_mask_a_6_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2866 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_6_cols).
Adding SRST signal on $procdff$2627 ($dff) from module conv (D = $procmux$714_Y, Q = \validity_mask_a_6_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2868 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_6_rows).
Adding SRST signal on $procdff$2626 ($dff) from module conv (D = $procmux$724_Y, Q = \address_stride_c_6, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2870 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_6).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2871 ($sdffe) from module conv.
Adding SRST signal on $procdff$2625 ($dff) from module conv (D = $procmux$734_Y, Q = \address_stride_b_6, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2873 ($sdff) from module conv (D = $procmux$734_Y, Q = \address_stride_b_6).
Adding SRST signal on $procdff$2624 ($dff) from module conv (D = $procmux$744_Y, Q = \address_stride_a_6, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2877 ($sdff) from module conv (D = $procmux$744_Y, Q = \address_stride_a_6).
Adding SRST signal on $procdff$2623 ($dff) from module conv (D = $procmux$754_Y, Q = \address_mat_c_6, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2881 ($sdff) from module conv (D = $procmux$754_Y, Q = \address_mat_c_6).
Adding SRST signal on $procdff$2622 ($dff) from module conv (D = $procmux$764_Y, Q = \address_mat_b_6, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2885 ($sdff) from module conv (D = $procmux$764_Y, Q = \address_mat_b_6).
Adding SRST signal on $procdff$2621 ($dff) from module conv (D = $procmux$774_Y, Q = \address_mat_a_6, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2889 ($sdff) from module conv (D = $procmux$774_Y, Q = \address_mat_a_6).
Adding SRST signal on $procdff$2620 ($dff) from module conv (D = $procmux$783_Y, Q = \start_mat_mul_6, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2893 ($sdff) from module conv (D = $procmux$783_Y, Q = \start_mat_mul_6).
Adding SRST signal on $procdff$2619 ($dff) from module conv (D = $procmux$800_Y, Q = \validity_mask_b_5_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2897 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_5_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2898 ($sdffe) from module conv.
Adding SRST signal on $procdff$2618 ($dff) from module conv (D = $procmux$811_Y, Q = \validity_mask_b_5_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2900 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_5_rows).
Adding SRST signal on $procdff$2617 ($dff) from module conv (D = $procmux$822_Y, Q = \validity_mask_a_5_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2902 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_5_cols).
Adding SRST signal on $procdff$2616 ($dff) from module conv (D = $procmux$833_Y, Q = \validity_mask_a_5_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2904 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_5_rows).
Adding SRST signal on $procdff$2615 ($dff) from module conv (D = $procmux$844_Y, Q = \address_stride_c_5, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2906 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_5).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2907 ($sdffe) from module conv.
Adding SRST signal on $procdff$2614 ($dff) from module conv (D = $procmux$855_Y, Q = \address_stride_b_5, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2909 ($sdff) from module conv (D = $procmux$855_Y, Q = \address_stride_b_5).
Adding SRST signal on $procdff$2613 ($dff) from module conv (D = $procmux$866_Y, Q = \address_stride_a_5, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2913 ($sdff) from module conv (D = $procmux$866_Y, Q = \address_stride_a_5).
Adding SRST signal on $procdff$2612 ($dff) from module conv (D = $procmux$877_Y, Q = \address_mat_c_5, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2917 ($sdff) from module conv (D = $procmux$877_Y, Q = \address_mat_c_5).
Adding SRST signal on $procdff$2611 ($dff) from module conv (D = $procmux$888_Y, Q = \address_mat_b_5, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2921 ($sdff) from module conv (D = $procmux$888_Y, Q = \address_mat_b_5).
Adding SRST signal on $procdff$2610 ($dff) from module conv (D = $procmux$899_Y, Q = \address_mat_a_5, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2925 ($sdff) from module conv (D = $procmux$899_Y, Q = \address_mat_a_5).
Adding SRST signal on $procdff$2609 ($dff) from module conv (D = $procmux$909_Y, Q = \start_mat_mul_5, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2929 ($sdff) from module conv (D = $procmux$909_Y, Q = \start_mat_mul_5).
Adding SRST signal on $procdff$2608 ($dff) from module conv (D = $procmux$926_Y, Q = \validity_mask_b_4_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2933 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_4_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2934 ($sdffe) from module conv.
Adding SRST signal on $procdff$2607 ($dff) from module conv (D = $procmux$938_Y, Q = \validity_mask_b_4_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2936 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_4_rows).
Adding SRST signal on $procdff$2606 ($dff) from module conv (D = $procmux$950_Y, Q = \validity_mask_a_4_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2938 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_4_cols).
Adding SRST signal on $procdff$2605 ($dff) from module conv (D = $procmux$962_Y, Q = \validity_mask_a_4_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2940 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_4_rows).
Adding SRST signal on $procdff$2604 ($dff) from module conv (D = $procmux$974_Y, Q = \address_stride_c_4, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2942 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_4).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2943 ($sdffe) from module conv.
Adding SRST signal on $procdff$2603 ($dff) from module conv (D = $procmux$986_Y, Q = \address_stride_b_4, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2945 ($sdff) from module conv (D = $procmux$986_Y, Q = \address_stride_b_4).
Adding SRST signal on $procdff$2602 ($dff) from module conv (D = $procmux$998_Y, Q = \address_stride_a_4, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2949 ($sdff) from module conv (D = $procmux$998_Y, Q = \address_stride_a_4).
Adding SRST signal on $procdff$2601 ($dff) from module conv (D = $procmux$1010_Y, Q = \address_mat_c_4, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2953 ($sdff) from module conv (D = $procmux$1010_Y, Q = \address_mat_c_4).
Adding SRST signal on $procdff$2600 ($dff) from module conv (D = $procmux$1022_Y, Q = \address_mat_b_4, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2957 ($sdff) from module conv (D = $procmux$1022_Y, Q = \address_mat_b_4).
Adding SRST signal on $procdff$2599 ($dff) from module conv (D = $procmux$1034_Y, Q = \address_mat_a_4, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2961 ($sdff) from module conv (D = $procmux$1034_Y, Q = \address_mat_a_4).
Adding SRST signal on $procdff$2598 ($dff) from module conv (D = $procmux$1045_Y, Q = \start_mat_mul_4, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2965 ($sdff) from module conv (D = $procmux$1045_Y, Q = \start_mat_mul_4).
Adding SRST signal on $procdff$2597 ($dff) from module conv (D = $procmux$1062_Y, Q = \validity_mask_b_3_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2969 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_3_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2970 ($sdffe) from module conv.
Adding SRST signal on $procdff$2596 ($dff) from module conv (D = $procmux$1075_Y, Q = \validity_mask_b_3_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2972 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_3_rows).
Adding SRST signal on $procdff$2595 ($dff) from module conv (D = $procmux$1088_Y, Q = \validity_mask_a_3_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2974 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_3_cols).
Adding SRST signal on $procdff$2594 ($dff) from module conv (D = $procmux$1101_Y, Q = \validity_mask_a_3_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2976 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_3_rows).
Adding SRST signal on $procdff$2593 ($dff) from module conv (D = $procmux$1114_Y, Q = \address_stride_c_3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2978 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_3).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2979 ($sdffe) from module conv.
Adding SRST signal on $procdff$2592 ($dff) from module conv (D = $procmux$1127_Y, Q = \address_stride_b_3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2981 ($sdff) from module conv (D = 16'0000000000000011, Q = \address_stride_b_3).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2982 ($sdffe) from module conv.
Adding SRST signal on $procdff$2591 ($dff) from module conv (D = $procmux$1140_Y, Q = \address_stride_a_3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2984 ($sdff) from module conv (D = 16'0000000000000001, Q = \address_stride_a_3).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$2985 ($sdffe) from module conv.
Adding SRST signal on $procdff$2590 ($dff) from module conv (D = $procmux$1153_Y, Q = \address_mat_c_3, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2987 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1194$89_Y, Q = \address_mat_c_3).
Adding SRST signal on $procdff$2589 ($dff) from module conv (D = $procmux$1166_Y, Q = \address_mat_b_3, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2989 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1059$51_Y, Q = \address_mat_b_3).
Adding SRST signal on $procdff$2588 ($dff) from module conv (D = $procmux$1179_Y, Q = \address_mat_a_3, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2991 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1058$49_Y, Q = \address_mat_a_3).
Adding SRST signal on $procdff$2587 ($dff) from module conv (D = $procmux$1191_Y, Q = \start_mat_mul_3, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2993 ($sdff) from module conv (D = $procmux$1191_Y, Q = \start_mat_mul_3).
Adding SRST signal on $procdff$2586 ($dff) from module conv (D = $procmux$1206_Y, Q = \validity_mask_b_2_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$2997 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_2_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$2998 ($sdffe) from module conv.
Adding SRST signal on $procdff$2585 ($dff) from module conv (D = $procmux$1219_Y, Q = \validity_mask_b_2_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3000 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_2_rows).
Adding SRST signal on $procdff$2584 ($dff) from module conv (D = $procmux$1232_Y, Q = \validity_mask_a_2_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3002 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_2_cols).
Adding SRST signal on $procdff$2583 ($dff) from module conv (D = $procmux$1245_Y, Q = \validity_mask_a_2_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3004 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_2_rows).
Adding SRST signal on $procdff$2582 ($dff) from module conv (D = $procmux$1258_Y, Q = \address_stride_c_2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3006 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3007 ($sdffe) from module conv.
Adding SRST signal on $procdff$2581 ($dff) from module conv (D = $procmux$1271_Y, Q = \address_stride_b_2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3009 ($sdff) from module conv (D = 16'0000000000000011, Q = \address_stride_b_2).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3010 ($sdffe) from module conv.
Adding SRST signal on $procdff$2580 ($dff) from module conv (D = $procmux$1284_Y, Q = \address_stride_a_2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3012 ($sdff) from module conv (D = 16'0000000000000001, Q = \address_stride_a_2).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3013 ($sdffe) from module conv.
Adding SRST signal on $procdff$2579 ($dff) from module conv (D = $procmux$1297_Y, Q = \address_mat_c_2, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3015 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1194$89_Y, Q = \address_mat_c_2).
Adding SRST signal on $procdff$2578 ($dff) from module conv (D = $procmux$1310_Y, Q = \address_mat_b_2, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3017 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1041$45_Y, Q = \address_mat_b_2).
Adding SRST signal on $procdff$2577 ($dff) from module conv (D = $procmux$1323_Y, Q = \address_mat_a_2, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3019 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1040$43_Y, Q = \address_mat_a_2).
Adding SRST signal on $procdff$2576 ($dff) from module conv (D = $procmux$1335_Y, Q = \start_mat_mul_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3021 ($sdff) from module conv (D = $procmux$1335_Y, Q = \start_mat_mul_2).
Adding SRST signal on $procdff$2575 ($dff) from module conv (D = $procmux$1350_Y, Q = \validity_mask_b_1_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3025 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_1_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3026 ($sdffe) from module conv.
Adding SRST signal on $procdff$2574 ($dff) from module conv (D = $procmux$1363_Y, Q = \validity_mask_b_1_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3028 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_1_rows).
Adding SRST signal on $procdff$2573 ($dff) from module conv (D = $procmux$1376_Y, Q = \validity_mask_a_1_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3030 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_1_cols).
Adding SRST signal on $procdff$2572 ($dff) from module conv (D = $procmux$1389_Y, Q = \validity_mask_a_1_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3032 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_1_rows).
Adding SRST signal on $procdff$2571 ($dff) from module conv (D = $procmux$1402_Y, Q = \address_stride_c_1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3034 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3035 ($sdffe) from module conv.
Adding SRST signal on $procdff$2570 ($dff) from module conv (D = $procmux$1415_Y, Q = \address_stride_b_1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3037 ($sdff) from module conv (D = 16'0000000000000011, Q = \address_stride_b_1).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3038 ($sdffe) from module conv.
Adding SRST signal on $procdff$2569 ($dff) from module conv (D = $procmux$1428_Y, Q = \address_stride_a_1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3040 ($sdff) from module conv (D = 16'0000000000000001, Q = \address_stride_a_1).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3041 ($sdffe) from module conv.
Adding SRST signal on $procdff$2568 ($dff) from module conv (D = $procmux$1441_Y, Q = \address_mat_c_1, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3043 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1194$89_Y, Q = \address_mat_c_1).
Adding SRST signal on $procdff$2567 ($dff) from module conv (D = $procmux$1454_Y, Q = \address_mat_b_1, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3045 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1023$39_Y, Q = \address_mat_b_1).
Adding SRST signal on $procdff$2566 ($dff) from module conv (D = $procmux$1467_Y, Q = \address_mat_a_1, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3047 ($sdff) from module conv (D = $add$/home/zhigang/DATA/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1022$37_Y, Q = \address_mat_a_1).
Adding SRST signal on $procdff$2565 ($dff) from module conv (D = $procmux$1479_Y, Q = \start_mat_mul_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3049 ($sdff) from module conv (D = $procmux$1479_Y, Q = \start_mat_mul_1).
Adding SRST signal on $procdff$2564 ($dff) from module conv (D = $procmux$1494_Y, Q = \validity_mask_b_0_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3053 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_0_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3054 ($sdffe) from module conv.
Adding SRST signal on $procdff$2563 ($dff) from module conv (D = $procmux$1507_Y, Q = \validity_mask_b_0_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3056 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_0_rows).
Adding SRST signal on $procdff$2562 ($dff) from module conv (D = $procmux$1520_Y, Q = \validity_mask_a_0_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3058 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_0_cols).
Adding SRST signal on $procdff$2561 ($dff) from module conv (D = $procmux$1533_Y, Q = \validity_mask_a_0_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3060 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_0_rows).
Adding SRST signal on $procdff$2560 ($dff) from module conv (D = $procmux$1546_Y, Q = \address_stride_c_0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3062 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_0).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Adding SRST signal on $procdff$2559 ($dff) from module conv (D = $procmux$1559_Y, Q = \address_stride_b_0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3065 ($sdff) from module conv (D = 16'0000000000000011, Q = \address_stride_b_0).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3066 ($sdffe) from module conv.
Adding SRST signal on $procdff$2558 ($dff) from module conv (D = $procmux$1572_Y, Q = \address_stride_a_0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3068 ($sdff) from module conv (D = 16'0000000000000001, Q = \address_stride_a_0).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3069 ($sdffe) from module conv.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \matmul_4x4_systolic..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \conv..
Removed 216 unused cells and 1309 unused wires.
<suppressed ~282 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv.
<suppressed ~28 debug messages>
Optimizing module matmul_4x4_systolic.
Optimizing module output_logic.
<suppressed ~8 debug messages>
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
<suppressed ~2 debug messages>
Optimizing module systolic_pe_matrix.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_4x4_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~75 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv.
  Optimizing cells in module \matmul_4x4_systolic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv'.
<suppressed ~180 debug messages>
Finding identical cells in module `\matmul_4x4_systolic'.
Finding identical cells in module `\output_logic'.
<suppressed ~18 debug messages>
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Removed a total of 66 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2800 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2800 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2800 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2800 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2800 ($sdffe) from module conv.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv..
Finding unused cells or wires in module \matmul_4x4_systolic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..
Removed 0 unused cells and 29 unused wires.
<suppressed ~2 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv.
Optimizing module matmul_4x4_systolic.
Optimizing module output_logic.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_4x4_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~73 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv.
  Optimizing cells in module \matmul_4x4_systolic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv'.
Finding identical cells in module `\matmul_4x4_systolic'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv..
Finding unused cells or wires in module \matmul_4x4_systolic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv.
Optimizing module matmul_4x4_systolic.
Optimizing module output_logic.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== conv ===

   Number of wires:                419
   Number of wire bits:           8209
   Number of public wires:         307
   Number of public wire bits:    7712
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                241
     $add                           17
     $and                            9
     $dlatch                        42
     $eq                            23
     $logic_not                      2
     $mux                           23
     $ne                             7
     $not                            2
     $pmux                          26
     $reduce_and                     3
     $reduce_bool                   11
     $reduce_or                      9
     $sdffe                         46
     matmul_4x4_systolic             7
     ram                            14

=== matmul_4x4_systolic ===

   Number of wires:                 94
   Number of wire bits:           1503
   Number of public wires:          83
   Number of public wire bits:    1337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $add                            3
     $eq                             1
     $gt                             1
     $logic_not                      2
     $logic_or                       1
     $mux                           10
     $not                            1
     $or                             1
     $sdff                           2
     $sub                            1
     output_logic                    1
     systolic_data_setup             1
     systolic_pe_matrix              1

=== output_logic ===

   Number of wires:                 90
   Number of wire bits:           2337
   Number of public wires:          40
   Number of public wire bits:     925
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $add                            4
     $dffe                           1
     $eq                             2
     $ge                             1
     $mux                           32
     $ne                             2
     $not                            1
     $or                             1
     $reduce_and                     2
     $reduce_bool                    3
     $sdffe                          7
     $sub                            3

=== processing_element ===

   Number of wires:                 20
   Number of wire bits:            114
   Number of public wires:          14
   Number of public wire bits:     108
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            2
     $logic_and                      1
     $logic_or                       2
     $not                            3
     $or                             1
     $sdffe                          2
     seq_mac                         1

=== qadd ===

   Number of wires:                  3
   Number of wire bits:             96
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                            1

=== qmult ===

   Number of wires:                  3
   Number of wire bits:             64
   Number of public wires:           3
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                            1

=== ram ===

   Number of wires:                 11
   Number of wire bits:            287
   Number of public wires:          11
   Number of public wire bits:     287
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $reduce_or                      2
     dual_port_ram                   1

=== seq_mac ===

   Number of wires:                 20
   Number of wire bits:            326
   Number of public wires:          16
   Number of public wire bits:     292
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and                            1
     $mux                            5
     $reduce_or                      1
     $sdff                           5
     qadd                            1
     qmult                           1

=== systolic_data_setup ===

   Number of wires:                124
   Number of wire bits:           1052
   Number of public wires:          52
   Number of public wire bits:     688
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     $add                            6
     $and                           16
     $dffe                           2
     $eq                             8
     $ge                             6
     $logic_and                     10
     $logic_not                      1
     $logic_or                      10
     $lt                             2
     $mux                           12
     $not                           11
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                          14
     $sdffe                          2
     $sub                            2

=== systolic_pe_matrix ===

   Number of wires:                 89
   Number of wire bits:           1092
   Number of public wires:          79
   Number of public wire bits:    1052
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $or                            12
     processing_element             12

=== design hierarchy ===

   conv                              1
     matmul_4x4_systolic             7
       output_logic                  1
       systolic_data_setup           1
       systolic_pe_matrix            1
         processing_element         12
           seq_mac                   1
             qadd                    1
             qmult                   1
     ram                            14

   Number of wires:               7216
   Number of wire bits:         104515
   Number of public wires:        5263
   Number of public wire bits:   86784
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3762
     $add                          192
     $and                          373
     $dffe                          21
     $dlatch                        42
     $eq                           100
     $ge                            49
     $gt                             7
     $logic_and                    154
     $logic_not                     23
     $logic_or                     245
     $lt                            14
     $mul                           84
     $mux                          821
     $ne                            21
     $not                          345
     $or                           182
     $pmux                          26
     $reduce_and                    17
     $reduce_bool                   46
     $reduce_or                    135
     $sdff                         532
     $sdffe                        277
     $sub                           42
     dual_port_ram                  14

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 6efd8ec042, CPU: user 0.81s system 0.01s, MEM: 25.29 MB peak
Yosys 0.10+12 (git sha1 4d87019, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 21% 5x opt_expr (0 sec), 18% 3x opt_clean (0 sec), ...
