Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1.1 (lin64) Build 6233196 Thu Sep 11 21:27:11 MDT 2025
| Date              : Tue Feb  3 15:58:30 2026
| Host              : ece-linlabsrv01 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command           : report_timing -max_paths 10 -file ./report/top_kernel_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 4.064ns (61.400%)  route 2.555ns (38.600%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ap_clk
    RAMB18_X3Y50         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.962     1.043 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/DOUTADOUT[5]
                         net (fo=7, routed)           0.675     1.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/A[23]
    DSP48E2_X2Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.241     1.959 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X2Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.098     2.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     2.057    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X2Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[42])
                                                      0.647     2.704 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.704    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.763 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.462 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.621 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.637    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/PCIN[47]
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.335 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.335    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.476 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.547     5.023    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/trunc_ln85_3_fu_2035_p4[17]
    SLICE_X29Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.320 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279_reg[23]_i_3/O[7]
                         net (fo=25, routed)          0.731     6.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_30_fu_2071_p3
    SLICE_X38Y112        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279[23]_i_1/O
                         net (fo=24, routed)          0.586     6.700    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279
    SLICE_X36Y111        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/ap_clk
    SLICE_X36Y111        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[1]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X36Y111        FDSE (Setup_HFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[1]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 4.064ns (61.400%)  route 2.555ns (38.600%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ap_clk
    RAMB18_X3Y50         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.962     1.043 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/DOUTADOUT[5]
                         net (fo=7, routed)           0.675     1.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/A[23]
    DSP48E2_X2Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.241     1.959 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X2Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.098     2.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     2.057    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X2Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[42])
                                                      0.647     2.704 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.704    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.763 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.462 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.621 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.637    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/PCIN[47]
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.335 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.335    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.476 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.547     5.023    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/trunc_ln85_3_fu_2035_p4[17]
    SLICE_X29Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.320 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279_reg[23]_i_3/O[7]
                         net (fo=25, routed)          0.731     6.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_30_fu_2071_p3
    SLICE_X38Y112        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279[23]_i_1/O
                         net (fo=24, routed)          0.586     6.700    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279
    SLICE_X36Y111        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/ap_clk
    SLICE_X36Y111        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[4]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X36Y111        FDSE (Setup_GFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[4]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 4.064ns (61.400%)  route 2.555ns (38.600%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ap_clk
    RAMB18_X3Y50         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.962     1.043 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/DOUTADOUT[5]
                         net (fo=7, routed)           0.675     1.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/A[23]
    DSP48E2_X2Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.241     1.959 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X2Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.098     2.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     2.057    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X2Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[42])
                                                      0.647     2.704 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.704    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.763 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.462 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.621 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.637    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/PCIN[47]
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.335 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.335    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.476 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.547     5.023    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/trunc_ln85_3_fu_2035_p4[17]
    SLICE_X29Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.320 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279_reg[23]_i_3/O[7]
                         net (fo=25, routed)          0.731     6.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_30_fu_2071_p3
    SLICE_X38Y112        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279[23]_i_1/O
                         net (fo=24, routed)          0.586     6.700    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279
    SLICE_X36Y111        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/ap_clk
    SLICE_X36Y111        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[6]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X36Y111        FDSE (Setup_FFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[6]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.218ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.619ns  (logic 4.064ns (61.400%)  route 2.555ns (38.600%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 10.025 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ap_clk
    RAMB18_X3Y50         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.962     1.043 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/DOUTADOUT[5]
                         net (fo=7, routed)           0.675     1.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/A[23]
    DSP48E2_X2Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.241     1.959 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X2Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.098     2.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     2.057    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X2Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[42])
                                                      0.647     2.704 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.704    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.763 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.462 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.621 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.637    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/PCIN[47]
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.335 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.335    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.476 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.547     5.023    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/trunc_ln85_3_fu_2035_p4[17]
    SLICE_X29Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.320 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279_reg[23]_i_3/O[7]
                         net (fo=25, routed)          0.731     6.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_30_fu_2071_p3
    SLICE_X38Y112        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279[23]_i_1/O
                         net (fo=24, routed)          0.586     6.700    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279
    SLICE_X36Y111        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.025    10.025    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/ap_clk
    SLICE_X36Y111        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[8]/C
                         clock pessimism              0.000    10.025    
                         clock uncertainty           -0.035     9.990    
    SLICE_X36Y111        FDSE (Setup_EFF_SLICEL_C_S)
                                                     -0.072     9.918    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[8]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  3.218    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[15]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 4.064ns (62.083%)  route 2.482ns (37.917%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ap_clk
    RAMB18_X3Y50         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.962     1.043 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/DOUTADOUT[5]
                         net (fo=7, routed)           0.675     1.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/A[23]
    DSP48E2_X2Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.241     1.959 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X2Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.098     2.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     2.057    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X2Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[42])
                                                      0.647     2.704 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.704    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.763 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.462 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.621 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.637    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/PCIN[47]
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.335 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.335    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.476 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.547     5.023    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/trunc_ln85_3_fu_2035_p4[17]
    SLICE_X29Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.320 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279_reg[23]_i_3/O[7]
                         net (fo=25, routed)          0.731     6.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_30_fu_2071_p3
    SLICE_X38Y112        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279[23]_i_1/O
                         net (fo=24, routed)          0.513     6.627    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[15]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/ap_clk
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[15]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y112        FDSE (Setup_DFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[15]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 4.064ns (62.083%)  route 2.482ns (37.917%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ap_clk
    RAMB18_X3Y50         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.962     1.043 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/DOUTADOUT[5]
                         net (fo=7, routed)           0.675     1.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/A[23]
    DSP48E2_X2Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.241     1.959 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X2Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.098     2.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     2.057    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X2Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[42])
                                                      0.647     2.704 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.704    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.763 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.462 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.621 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.637    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/PCIN[47]
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.335 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.335    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.476 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.547     5.023    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/trunc_ln85_3_fu_2035_p4[17]
    SLICE_X29Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.320 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279_reg[23]_i_3/O[7]
                         net (fo=25, routed)          0.731     6.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_30_fu_2071_p3
    SLICE_X38Y112        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279[23]_i_1/O
                         net (fo=24, routed)          0.513     6.627    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/ap_clk
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[17]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y112        FDSE (Setup_CFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[17]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[22]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 4.064ns (62.083%)  route 2.482ns (37.917%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ap_clk
    RAMB18_X3Y50         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.962     1.043 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/DOUTADOUT[5]
                         net (fo=7, routed)           0.675     1.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/A[23]
    DSP48E2_X2Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.241     1.959 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X2Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.098     2.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     2.057    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X2Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[42])
                                                      0.647     2.704 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.704    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.763 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.462 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.621 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.637    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/PCIN[47]
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.335 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.335    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.476 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.547     5.023    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/trunc_ln85_3_fu_2035_p4[17]
    SLICE_X29Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.320 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279_reg[23]_i_3/O[7]
                         net (fo=25, routed)          0.731     6.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_30_fu_2071_p3
    SLICE_X38Y112        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279[23]_i_1/O
                         net (fo=24, routed)          0.513     6.627    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[22]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/ap_clk
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[22]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y112        FDSE (Setup_BFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[22]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.292ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 4.064ns (62.083%)  route 2.482ns (37.917%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ap_clk
    RAMB18_X3Y50         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.962     1.043 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/DOUTADOUT[5]
                         net (fo=7, routed)           0.675     1.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/A[23]
    DSP48E2_X2Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.241     1.959 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X2Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.098     2.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     2.057    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X2Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[42])
                                                      0.647     2.704 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.704    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.763 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.462 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.621 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.637    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/PCIN[47]
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.335 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.335    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.476 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.547     5.023    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/trunc_ln85_3_fu_2035_p4[17]
    SLICE_X29Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.320 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279_reg[23]_i_3/O[7]
                         net (fo=25, routed)          0.731     6.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_30_fu_2071_p3
    SLICE_X38Y112        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279[23]_i_1/O
                         net (fo=24, routed)          0.513     6.627    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/ap_clk
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[9]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y112        FDSE (Setup_AFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[9]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                  3.292    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[14]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 4.064ns (62.102%)  route 2.480ns (37.898%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ap_clk
    RAMB18_X3Y50         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.962     1.043 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/DOUTADOUT[5]
                         net (fo=7, routed)           0.675     1.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/A[23]
    DSP48E2_X2Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.241     1.959 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X2Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.098     2.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     2.057    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X2Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[42])
                                                      0.647     2.704 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.704    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.763 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.462 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.621 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.637    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/PCIN[47]
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.335 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.335    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.476 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.547     5.023    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/trunc_ln85_3_fu_2035_p4[17]
    SLICE_X29Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.320 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279_reg[23]_i_3/O[7]
                         net (fo=25, routed)          0.731     6.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_30_fu_2071_p3
    SLICE_X38Y112        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279[23]_i_1/O
                         net (fo=24, routed)          0.511     6.625    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[14]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/ap_clk
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[14]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y112        FDSE (Setup_HFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[14]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
                            (rising edge-triggered cell RAMB18E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.544ns  (logic 4.064ns (62.102%)  route 2.480ns (37.898%))
  Logic Levels:           10  (CARRY8=1 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 10.026 - 10.000 ) 
    Source Clock Delay      (SCD):    0.081ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.081     0.081    bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ap_clk
    RAMB18_X3Y50         RAMB18E2                                     r  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y50         RAMB18E2 (Prop_RAMB18E2_L_RAMB180_CLKARDCLK_DOUTADOUT[5])
                                                      0.962     1.043 f  bd_0_i/hls_inst/inst/top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_U/ram_reg_bram_1/DOUTADOUT[5]
                         net (fo=7, routed)           0.675     1.718    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/A[23]
    DSP48E2_X2Y44        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[23]_A2_DATA[23])
                                                      0.241     1.959 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA_INST/A2_DATA[23]
                         net (fo=1, routed)           0.000     1.959    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_A_B_DATA.A2_DATA<23>
    DSP48E2_X2Y44        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[23]_A2A1[23])
                                                      0.098     2.057 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA_INST/A2A1[23]
                         net (fo=1, routed)           0.000     2.057    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_PREADD_DATA.A2A1<23>
    DSP48E2_X2Y44        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[23]_U[42])
                                                      0.647     2.704 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER_INST/U[42]
                         net (fo=1, routed)           0.000     2.704    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_MULTIPLIER.U<42>
    DSP48E2_X2Y44        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[42]_U_DATA[42])
                                                      0.059     2.763 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA_INST/U_DATA[42]
                         net (fo=1, routed)           0.000     2.763    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_M_DATA.U_DATA<42>
    DSP48E2_X2Y44        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[42]_ALU_OUT[47])
                                                      0.699     3.462 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     3.462    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_ALU.ALU_OUT<47>
    DSP48E2_X2Y44        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.159     3.621 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.016     3.637    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/PCIN[47]
    DSP48E2_X2Y45        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[14])
                                                      0.698     4.335 f  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     4.335    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_ALU.ALU_OUT<14>
    DSP48E2_X2Y45        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.141     4.476 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_product__0/DSP_OUTPUT_INST/P[14]
                         net (fo=1, routed)           0.547     5.023    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/trunc_ln85_3_fu_2035_p4[17]
    SLICE_X29Y112        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.297     5.320 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279_reg[23]_i_3/O[7]
                         net (fo=25, routed)          0.731     6.051    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/tmp_30_fu_2071_p3
    SLICE_X38Y112        LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.063     6.114 r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/mul_24s_24s_48_1_1_U245/select_ln85_15_reg_3279[23]_i_1/O
                         net (fo=24, routed)          0.511     6.625    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=25427, unset)        0.026    10.026    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/ap_clk
    SLICE_X37Y112        FDSE                                         r  bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[7]/C
                         clock pessimism              0.000    10.026    
                         clock uncertainty           -0.035     9.991    
    SLICE_X37Y112        FDSE (Setup_GFF_SLICEM_C_S)
                                                     -0.072     9.919    bd_0_i/hls_inst/inst/grp_top_kernel_Pipeline_VITIS_LOOP_79_9_VITIS_LOOP_80_10_fu_1119/select_ln85_15_reg_3279_reg[7]
  -------------------------------------------------------------------
                         required time                          9.919    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  3.294    




