#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Dec 11 09:03:49 2023
# Process ID: 8624
# Current directory: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11000 C:\Users\82106\Documents\GitHub\ECE_exp2\final_traffic\final_traffic\final_traffic.xpr
# Log file: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/vivado.log
# Journal file: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic\vivado.jou
# Running On: BAYERNchampions, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1492.305 ; gain = 372.258
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 11 2023-00:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1506.156 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
set_property PROGRAM.FILE {C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/impl_1/leemujin.bit} [get_hw_devices xc7s75_0]
current_hw_device [get_hw_devices xc7s75_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/impl_1/leemujin.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1548.023 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/synth_1/leemujin.dcp to C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 09:14:39 2023] Launched synth_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/synth_1/runme.log
[Mon Dec 11 09:14:39 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.

****** Xilinx hw_server v2023.1
  **** Build date : May  7 2023 at 15:26:57
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO가 설정되어 있지 않습니다.
ECHO가 설정되어 있지 않습니다.


******** Xilinx cs_server v2023.1.0
  ****** Build date   : Apr 11 2023-00:59:24
    **** Build number : 2023.1.1681142364
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
set_property PROGRAM.FILE {C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/impl_1/leemujin.bit} [get_hw_devices xc7s75_0]
current_hw_device [get_hw_devices xc7s75_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/impl_1/leemujin.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1605.590 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/13724327082d01
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/13724327082d01
INFO: [Labtools 27-1435] Device xc7s75 (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/impl_1/leemujin.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.590 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/utils_1/imports/synth_1/leemujin.dcp with file C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/synth_1/leemujin.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 09:33:44 2023] Launched synth_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/synth_1/runme.log
[Mon Dec 11 09:33:44 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/impl_1/leemujin.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.590 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/utils_1/imports/synth_1/leemujin.dcp with file C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/synth_1/leemujin.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Dec 11 09:39:41 2023] Launched synth_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/synth_1/runme.log
[Mon Dec 11 09:39:41 2023] Launched impl_1...
Run output will be captured here: C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s75_0]
set_property PROGRAM.FILE {C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.runs/impl_1/leemujin.bit} [get_hw_devices xc7s75_0]
program_hw_devices [get_hw_devices xc7s75_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1605.590 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices xc7s75_0] 0]
INFO: [Labtools 27-1434] Device xc7s75 (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: leemujin
INFO: [Device 21-403] Loading part xc7s75fgga484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2353.629 ; gain = 397.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'leemujin' [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:221]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:246]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:356]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:363]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:378]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:388]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:403]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:413]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:464]
INFO: [Synth 8-6155] done synthesizing module 'leemujin' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:23]
WARNING: [Synth 8-7137] Register limit_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:94]
WARNING: [Synth 8-7137] Register time_on_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:521]
WARNING: [Synth 8-7137] Register emergency_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:520]
WARNING: [Synth 8-7137] Register state_save_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:524]
WARNING: [Synth 8-7137] Register led_left_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:623]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2451.766 ; gain = 495.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2451.766 ; gain = 495.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2451.766 ; gain = 495.320
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2451.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2547.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2585.316 ; gain = 628.871
23 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 2585.316 ; gain = 979.727
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2607.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2893.645 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2893.645 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2893.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2999.875 ; gain = 391.988
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7s75fgga484-1
Top: leemujin
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3535.859 ; gain = 67.039
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'leemujin' [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:23]
INFO: [Synth 8-6157] synthesizing module 'oneshot_universal' [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/oneshot_universal.v:23]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'oneshot_universal' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/oneshot_universal.v:23]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/bin2bcd.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:199]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:206]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:221]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:231]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:246]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:256]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:356]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:363]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:378]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:388]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:403]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:413]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:464]
INFO: [Synth 8-6155] done synthesizing module 'leemujin' (0#1) [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:23]
WARNING: [Synth 8-7137] Register limit_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:94]
WARNING: [Synth 8-7137] Register time_on_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:521]
WARNING: [Synth 8-7137] Register emergency_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:520]
WARNING: [Synth 8-7137] Register state_save_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:524]
WARNING: [Synth 8-7137] Register led_left_reg in module leemujin has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/sources_1/new/leemujin.v:623]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3535.859 ; gain = 67.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3535.859 ; gain = 67.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 3535.859 ; gain = 67.039
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3535.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/82106/Documents/GitHub/ECE_exp2/final_traffic/final_traffic/final_traffic.srcs/constrs_1/new/leemujin.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3535.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3535.859 ; gain = 67.039
22 Infos, 6 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 3535.859 ; gain = 67.039
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/13724327082d01
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 10:29:46 2023...
