{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 19:26:24 2024 " "Info: Processing started: Mon Jun 03 19:26:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off countAndSetting -c countAndSetting " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off countAndSetting -c countAndSetting" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Info: Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countandsetting.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file countandsetting.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 countAndSetting-Behavioral " "Info: Found design unit 1: countAndSetting-Behavioral" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 countAndSetting " "Info: Found entity 1: countAndSetting" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vhdl2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-arc " "Info: Found design unit 1: add-arc" {  } { { "Vhdl2.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/Vhdl2.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add " "Info: Found entity 1: add" {  } { { "Vhdl2.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/Vhdl2.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Behavioral " "Info: Found design unit 1: Adder-Behavioral" {  } { { "Adder.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/Adder.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Info: Found entity 1: Adder" {  } { { "Adder.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/Adder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "countAndSetting " "Info: Elaborating entity \"countAndSetting\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input countAndSetting.vhd(41) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(41): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "show_switch countAndSetting.vhd(44) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(44): signal \"show_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input countAndSetting.vhd(46) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(46): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "input countAndSetting.vhd(48) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(48): signal \"input\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pills_need countAndSetting.vhd(52) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(52): signal \"pills_need\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bottom_need countAndSetting.vhd(52) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(52): signal \"bottom_need\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stop countAndSetting.vhd(56) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(56): signal \"stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "show_switch countAndSetting.vhd(84) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(84): signal \"show_switch\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pills_need countAndSetting.vhd(86) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(86): signal \"pills_need\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bottom_need countAndSetting.vhd(88) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(88): signal \"bottom_need\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 88 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pills_count_8421 countAndSetting.vhd(90) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(90): signal \"pills_count_8421\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bottom_count_8421 countAndSetting.vhd(92) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(92): signal \"bottom_count_8421\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "error countAndSetting.vhd(96) " "Warning (10492): VHDL Process Statement warning at countAndSetting.vhd(96): signal \"error\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pills_need countAndSetting.vhd(29) " "Warning (10631): VHDL Process Statement warning at countAndSetting.vhd(29): inferring latch(es) for signal or variable \"pills_need\", which holds its previous value in one or more paths through the process" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bottom_need countAndSetting.vhd(29) " "Warning (10631): VHDL Process Statement warning at countAndSetting.vhd(29): inferring latch(es) for signal or variable \"bottom_need\", which holds its previous value in one or more paths through the process" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "error countAndSetting.vhd(29) " "Warning (10631): VHDL Process Statement warning at countAndSetting.vhd(29): inferring latch(es) for signal or variable \"error\", which holds its previous value in one or more paths through the process" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "print_light_one countAndSetting.vhd(101) " "Warning (10631): VHDL Process Statement warning at countAndSetting.vhd(101): inferring latch(es) for signal or variable \"print_light_one\", which holds its previous value in one or more paths through the process" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "print_light_one\[0\] countAndSetting.vhd(101) " "Info (10041): Inferred latch for \"print_light_one\[0\]\" at countAndSetting.vhd(101)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "print_light_one\[1\] countAndSetting.vhd(101) " "Info (10041): Inferred latch for \"print_light_one\[1\]\" at countAndSetting.vhd(101)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "print_light_one\[2\] countAndSetting.vhd(101) " "Info (10041): Inferred latch for \"print_light_one\[2\]\" at countAndSetting.vhd(101)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "print_light_one\[3\] countAndSetting.vhd(101) " "Info (10041): Inferred latch for \"print_light_one\[3\]\" at countAndSetting.vhd(101)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "print_light_one\[4\] countAndSetting.vhd(101) " "Info (10041): Inferred latch for \"print_light_one\[4\]\" at countAndSetting.vhd(101)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "print_light_one\[5\] countAndSetting.vhd(101) " "Info (10041): Inferred latch for \"print_light_one\[5\]\" at countAndSetting.vhd(101)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "print_light_one\[6\] countAndSetting.vhd(101) " "Info (10041): Inferred latch for \"print_light_one\[6\]\" at countAndSetting.vhd(101)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "error countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"error\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_need\[0\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"bottom_need\[0\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_need\[1\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"bottom_need\[1\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_need\[2\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"bottom_need\[2\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_need\[3\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"bottom_need\[3\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_need\[4\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"bottom_need\[4\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_need\[5\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"bottom_need\[5\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_need\[6\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"bottom_need\[6\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bottom_need\[7\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"bottom_need\[7\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[0\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[0\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[1\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[1\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[2\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[2\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[3\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[3\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[4\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[4\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[5\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[5\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[6\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[6\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[7\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[7\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[8\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[8\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[9\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[9\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[10\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[10\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pills_need\[11\] countAndSetting.vhd(29) " "Info (10041): Inferred latch for \"pills_need\[11\]\" at countAndSetting.vhd(29)" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add2\"" {  } { { "ieee/numeric_std.vhd" "Add2" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add1\"" {  } { { "countAndSetting.vhd" "Add1" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 65 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add3\"" {  } { { "ieee/numeric_std.vhd" "Add3" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add5\"" {  } { { "ieee/numeric_std.vhd" "Add5" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add4\"" {  } { { "countAndSetting.vhd" "Add4" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 73 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add0\"" {  } { { "countAndSetting.vhd" "Add0" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 63 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add2 " "Info: Instantiated megafunction \"lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder\[1\] lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\[1\]\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder\[1\]\|a_csnbuffer:oflow_node lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\[1\]\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder\[1\]\|a_csnbuffer:result_node lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\[1\]\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "addcore.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/addcore.tdf" 178 5 0 } } { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|addcore:adder\[0\] lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|addcore:adder\[0\]\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 260 9 0 } } { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|look_add:look_ahead_unit lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|altshift:result_ext_latency_ffs lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add2\|altshift:carry_ext_latency_ffs lpm_add_sub:Add2 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add2\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add2\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 65 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add1 " "Info: Instantiated megafunction \"lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 65 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add3 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add3\"" {  } { { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add3 " "Info: Instantiated megafunction \"lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1311 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add5\"" {  } { { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add5 " "Info: Instantiated megafunction \"lpm_add_sub:Add5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add5\|look_add:look_ahead_unit lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add5\|look_add:look_ahead_unit\", which is child of megafunction instantiation \"lpm_add_sub:Add5\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 263 4 0 } } { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add5\|altshift:result_ext_latency_ffs lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add5\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add5\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "ieee/numeric_std.vhd" "" { Text "d:/quartus/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add4\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 73 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add4 " "Info: Instantiated megafunction \"lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 73 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add0\"" {  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 63 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add0 " "Info: Instantiated megafunction \"lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Info: Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "countAndSetting.vhd" "" { Text "D:/andy_liu/课程/大二/数电课设/countAndSetting (2)/countAndSetting/countAndSetting.vhd" 63 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "43 " "Info: Ignored 43 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "43 " "Info: Ignored 43 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Info: Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_MCELLS" "120 " "Info: Implemented 120 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_SEXPS" "33 " "Info: Implemented 33 shareable expanders" {  } {  } 0 0 "Implemented %1!d! shareable expanders" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 19:26:26 2024 " "Info: Processing ended: Mon Jun 03 19:26:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
