
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000024  00800100  00001e3c  00001ed0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001e3c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000583  00800124  00800124  00001ef4  2**0
                  ALLOC
  3 .stab         00000dc8  00000000  00000000  00001ef4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000006c  00000000  00000000  00002cbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000c0  00000000  00000000  00002d28  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000aba  00000000  00000000  00002de8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001bda  00000000  00000000  000038a2  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000008b6  00000000  00000000  0000547c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001a27  00000000  00000000  00005d32  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000600  00000000  00000000  0000775c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00000b48  00000000  00000000  00007d5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000903  00000000  00000000  000088a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000000a8  00000000  00000000  000091a7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       8:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
       c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      10:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      14:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      18:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      1c:	0c 94 f1 08 	jmp	0x11e2	; 0x11e2 <__vector_7>
      20:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      24:	0c 94 e2 09 	jmp	0x13c4	; 0x13c4 <__vector_9>
      28:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      2c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      30:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      34:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      38:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      3c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      40:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      44:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      48:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      4c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      50:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      54:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      58:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      5c:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      60:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>
      64:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__bad_interrupt>

00000068 <__ctors_end>:
      68:	11 24       	eor	r1, r1
      6a:	1f be       	out	0x3f, r1	; 63
      6c:	cf ef       	ldi	r28, 0xFF	; 255
      6e:	d8 e0       	ldi	r29, 0x08	; 8
      70:	de bf       	out	0x3e, r29	; 62
      72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
      74:	11 e0       	ldi	r17, 0x01	; 1
      76:	a0 e0       	ldi	r26, 0x00	; 0
      78:	b1 e0       	ldi	r27, 0x01	; 1
      7a:	ec e3       	ldi	r30, 0x3C	; 60
      7c:	fe e1       	ldi	r31, 0x1E	; 30
      7e:	02 c0       	rjmp	.+4      	; 0x84 <.do_copy_data_start>

00000080 <.do_copy_data_loop>:
      80:	05 90       	lpm	r0, Z+
      82:	0d 92       	st	X+, r0

00000084 <.do_copy_data_start>:
      84:	a4 32       	cpi	r26, 0x24	; 36
      86:	b1 07       	cpc	r27, r17
      88:	d9 f7       	brne	.-10     	; 0x80 <.do_copy_data_loop>

0000008a <__do_clear_bss>:
      8a:	16 e0       	ldi	r17, 0x06	; 6
      8c:	a4 e2       	ldi	r26, 0x24	; 36
      8e:	b1 e0       	ldi	r27, 0x01	; 1
      90:	01 c0       	rjmp	.+2      	; 0x94 <.do_clear_bss_start>

00000092 <.do_clear_bss_loop>:
      92:	1d 92       	st	X+, r1

00000094 <.do_clear_bss_start>:
      94:	a7 3a       	cpi	r26, 0xA7	; 167
      96:	b1 07       	cpc	r27, r17
      98:	e1 f7       	brne	.-8      	; 0x92 <.do_clear_bss_loop>
      9a:	0e 94 53 00 	call	0xa6	; 0xa6 <main>
      9e:	0c 94 1c 0f 	jmp	0x1e38	; 0x1e38 <_exit>

000000a2 <__bad_interrupt>:
      a2:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a6 <main>:



int main(void) {
    
	Kernel_Clock_Prescale(2);
      a6:	82 e0       	ldi	r24, 0x02	; 2
      a8:	0e 94 48 0e 	call	0x1c90	; 0x1c90 <Kernel_Clock_Prescale>
	
	Debug_Init(0);
      ac:	80 e0       	ldi	r24, 0x00	; 0
      ae:	90 e0       	ldi	r25, 0x00	; 0
      b0:	0e 94 7d 0e 	call	0x1cfa	; 0x1cfa <Debug_Init>
	Kernel_Init();
      b4:	0e 94 5d 0c 	call	0x18ba	; 0x18ba <Kernel_Init>
	Kernel_Task_Create(Task_RGB_LED,  0);
      b8:	88 ee       	ldi	r24, 0xE8	; 232
      ba:	90 e0       	ldi	r25, 0x00	; 0
      bc:	60 e0       	ldi	r22, 0x00	; 0
      be:	0e 94 1b 0b 	call	0x1636	; 0x1636 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Vin_Sense,  1);
      c2:	8f ed       	ldi	r24, 0xDF	; 223
      c4:	90 e0       	ldi	r25, 0x00	; 0
      c6:	61 e0       	ldi	r22, 0x01	; 1
      c8:	0e 94 1b 0b 	call	0x1636	; 0x1636 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Radio,  2);
      cc:	81 e8       	ldi	r24, 0x81	; 129
      ce:	90 e0       	ldi	r25, 0x00	; 0
      d0:	62 e0       	ldi	r22, 0x02	; 2
      d2:	0e 94 1b 0b 	call	0x1636	; 0x1636 <Kernel_Task_Create>
	Kernel_Task_Create(Task_Sensor,  3);
      d6:	88 e7       	ldi	r24, 0x78	; 120
      d8:	90 e0       	ldi	r25, 0x00	; 0
      da:	63 e0       	ldi	r22, 0x03	; 3
      dc:	0e 94 1b 0b 	call	0x1636	; 0x1636 <Kernel_Task_Create>
	Kernel_PreSleep_Hook(Tasks_Disable_Peripherals);
      e0:	87 e7       	ldi	r24, 0x77	; 119
      e2:	90 e0       	ldi	r25, 0x00	; 0
      e4:	0e 94 45 0e 	call	0x1c8a	; 0x1c8a <Kernel_PreSleep_Hook>
	Kernel_Start_Tasks();
      e8:	0e 94 93 0b 	call	0x1726	; 0x1726 <Kernel_Start_Tasks>
      ec:	ff cf       	rjmp	.-2      	; 0xec <SRUDR0+0x26>

000000ee <Tasks_Disable_Peripherals>:
#include "rgb.h"

void Tasks_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}
      ee:	08 95       	ret

000000f0 <Task_Sensor>:
  }
}

void Task_Sensor(void){
  
  Sensors_Init();
      f0:	0e 94 77 06 	call	0xcee	; 0xcee <Sensors_Init>
  
  while(1){

    Sensors_Sample();
      f4:	0e 94 b0 08 	call	0x1160	; 0x1160 <Sensors_Sample>
    Kernel_Task_Sleep(30000/KER_TICK_TIME);
      f8:	8e e1       	ldi	r24, 0x1E	; 30
      fa:	90 e0       	ldi	r25, 0x00	; 0
      fc:	0e 94 a3 0c 	call	0x1946	; 0x1946 <Kernel_Task_Sleep>
     100:	f9 cf       	rjmp	.-14     	; 0xf4 <Task_Sensor+0x4>

00000102 <Task_Radio>:
    Kernel_Task_Sleep(10000/KER_TICK_TIME);
	
  }
}

void Task_Radio(void){
     102:	0f 93       	push	r16
     104:	1f 93       	push	r17
     106:	df 93       	push	r29
     108:	cf 93       	push	r28
     10a:	cd b7       	in	r28, 0x3d	; 61
     10c:	de b7       	in	r29, 0x3e	; 62
     10e:	a0 97       	sbiw	r28, 0x20	; 32
     110:	0f b6       	in	r0, 0x3f	; 63
     112:	f8 94       	cli
     114:	de bf       	out	0x3e, r29	; 62
     116:	0f be       	out	0x3f, r0	; 63
     118:	cd bf       	out	0x3d, r28	; 61
  int16_t  DTemp;
  uint16_t DRH;
  uint8_t  buf[32];

  //Radio init with deep sleep
  nRF24L01P_Init();
     11a:	0e 94 44 04 	call	0x888	; 0x888 <nRF24L01P_Init>
    Debug_Tx_Byte(Sensors_HDC1080_Status_Get());
    Debug_Tx_Byte(Sensors_HDC1080_Error_Get());
    Debug_Tx_Byte(Sensors_HDC1080_Sticky_Error_Get());

    nRF24L01P_WakeUp();
    nRF24L01P_Transmit_Basic(buf, 8);
     11e:	8e 01       	movw	r16, r28
     120:	0f 5f       	subi	r16, 0xFF	; 255
     122:	1f 4f       	sbci	r17, 0xFF	; 255
  nRF24L01P_Init();

  while(1){
    
    //Process Vin Data
    Vin = Peripherals_Vin_RawADC_Get();
     124:	0e 94 3b 06 	call	0xc76	; 0xc76 <Peripherals_Vin_RawADC_Get>
    buf[0] = Vin >> 8;
     128:	99 83       	std	Y+1, r25	; 0x01
    buf[1] = Vin & 0xFF;
     12a:	8a 83       	std	Y+2, r24	; 0x02

    //Process Analog Temp Data
    ATemp = Peripherals_Analog_Temp_Get();
     12c:	0e 94 40 06 	call	0xc80	; 0xc80 <Peripherals_Analog_Temp_Get>
    buf[2] = ATemp >> 8;
     130:	29 2f       	mov	r18, r25
     132:	33 27       	eor	r19, r19
     134:	27 fd       	sbrc	r18, 7
     136:	3a 95       	dec	r19
     138:	2b 83       	std	Y+3, r18	; 0x03
    buf[3] = ATemp & 0xFF;
     13a:	8c 83       	std	Y+4, r24	; 0x04
    
    //Process Digital Temp Data
    DTemp = Peripherals_Digital_Temp_Get();
     13c:	0e 94 43 06 	call	0xc86	; 0xc86 <Peripherals_Digital_Temp_Get>
    buf[4] = DTemp >> 8;
     140:	29 2f       	mov	r18, r25
     142:	33 27       	eor	r19, r19
     144:	27 fd       	sbrc	r18, 7
     146:	3a 95       	dec	r19
     148:	2d 83       	std	Y+5, r18	; 0x05
    buf[5] = DTemp & 0xFF;
     14a:	8e 83       	std	Y+6, r24	; 0x06

    //Process Digital RH Data
    DRH = Peripherals_Digital_RH_Get();
     14c:	0e 94 46 06 	call	0xc8c	; 0xc8c <Peripherals_Digital_RH_Get>
    buf[6] = DRH >> 8;
     150:	9f 83       	std	Y+7, r25	; 0x07
    buf[7] = DRH & 0xFF;
     152:	88 87       	std	Y+8, r24	; 0x08
    
    Debug_Tx_Byte(buf[0]);
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[1]);
     15a:	8a 81       	ldd	r24, Y+2	; 0x02
     15c:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[2]);
     160:	8b 81       	ldd	r24, Y+3	; 0x03
     162:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[3]);
     166:	8c 81       	ldd	r24, Y+4	; 0x04
     168:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[4]);
     16c:	8d 81       	ldd	r24, Y+5	; 0x05
     16e:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[5]);
     172:	8e 81       	ldd	r24, Y+6	; 0x06
     174:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[6]);
     178:	8f 81       	ldd	r24, Y+7	; 0x07
     17a:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
    Debug_Tx_Byte(buf[7]);
     17e:	88 85       	ldd	r24, Y+8	; 0x08
     180:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>

    Debug_Tx_Byte(Sensors_HDC1080_Address_Get());
     184:	0e 94 dd 08 	call	0x11ba	; 0x11ba <Sensors_HDC1080_Address_Get>
     188:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
    Debug_Tx_Byte(Sensors_HDC1080_Status_Get());
     18c:	0e 94 e0 08 	call	0x11c0	; 0x11c0 <Sensors_HDC1080_Status_Get>
     190:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
    Debug_Tx_Byte(Sensors_HDC1080_Error_Get());
     194:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <Sensors_HDC1080_Error_Get>
     198:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
    Debug_Tx_Byte(Sensors_HDC1080_Sticky_Error_Get());
     19c:	0e 94 e6 08 	call	0x11cc	; 0x11cc <Sensors_HDC1080_Sticky_Error_Get>
     1a0:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>

    nRF24L01P_WakeUp();
     1a4:	0e 94 38 04 	call	0x870	; 0x870 <nRF24L01P_WakeUp>
    nRF24L01P_Transmit_Basic(buf, 8);
     1a8:	c8 01       	movw	r24, r16
     1aa:	68 e0       	ldi	r22, 0x08	; 8
     1ac:	0e 94 1e 05 	call	0xa3c	; 0xa3c <nRF24L01P_Transmit_Basic>
    nRF24L01P_Deep_Sleep();
     1b0:	0e 94 2c 04 	call	0x858	; 0x858 <nRF24L01P_Deep_Sleep>
    Kernel_Task_Sleep(15000/KER_TICK_TIME);
     1b4:	8f e0       	ldi	r24, 0x0F	; 15
     1b6:	90 e0       	ldi	r25, 0x00	; 0
     1b8:	0e 94 a3 0c 	call	0x1946	; 0x1946 <Kernel_Task_Sleep>
     1bc:	b3 cf       	rjmp	.-154    	; 0x124 <Task_Radio+0x22>

000001be <Task_Vin_Sense>:
}

void Task_Vin_Sense(void){
  
  //Init VinSense
  DDRD  |= (1<<2);
     1be:	52 9a       	sbi	0x0a, 2	; 10

  //Disable VinSense
  PORTD &=~(1<<2);
     1c0:	5a 98       	cbi	0x0b, 2	; 11

  while(1){

    //Vin Sample
    Peripherals_Vin_Sense_Sample();
     1c2:	0e 94 26 06 	call	0xc4c	; 0xc4c <Peripherals_Vin_Sense_Sample>
    
    //Delay 5000ms
    Kernel_Task_Sleep(10000/KER_TICK_TIME);
     1c6:	8a e0       	ldi	r24, 0x0A	; 10
     1c8:	90 e0       	ldi	r25, 0x00	; 0
     1ca:	0e 94 a3 0c 	call	0x1946	; 0x1946 <Kernel_Task_Sleep>
     1ce:	f9 cf       	rjmp	.-14     	; 0x1c2 <Task_Vin_Sense+0x4>

000001d0 <Task_RGB_LED>:
void Tasks_Disable_Peripherals(void){
  //ADC and Analog comparator will be
  //turned off automatically by the kernel
}

void Task_RGB_LED(void){
     1d0:	1f 93       	push	r17

  RGB_Init();
     1d2:	0e 94 49 06 	call	0xc92	; 0xc92 <RGB_Init>
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     1d6:	12 e4       	ldi	r17, 0x42	; 66
  
  while(1){

    //Red LED on
    RGB_Set_State(1,0,0);
     1d8:	81 e0       	ldi	r24, 0x01	; 1
     1da:	60 e0       	ldi	r22, 0x00	; 0
     1dc:	40 e0       	ldi	r20, 0x00	; 0
     1de:	0e 94 50 06 	call	0xca0	; 0xca0 <RGB_Set_State>
     1e2:	81 2f       	mov	r24, r17
     1e4:	8a 95       	dec	r24
     1e6:	f1 f7       	brne	.-4      	; 0x1e4 <Task_RGB_LED+0x14>

    //Blocking delay
    _delay_us(100);

    //Red LED off
    RGB_Set_State(0,0,0);
     1e8:	80 e0       	ldi	r24, 0x00	; 0
     1ea:	60 e0       	ldi	r22, 0x00	; 0
     1ec:	40 e0       	ldi	r20, 0x00	; 0
     1ee:	0e 94 50 06 	call	0xca0	; 0xca0 <RGB_Set_State>

    //Delay 5000 ms
    Kernel_Task_Sleep(5000/KER_TICK_TIME);
     1f2:	85 e0       	ldi	r24, 0x05	; 5
     1f4:	90 e0       	ldi	r25, 0x00	; 0
     1f6:	0e 94 a3 0c 	call	0x1946	; 0x1946 <Kernel_Task_Sleep>
     1fa:	ee cf       	rjmp	.-36     	; 0x1d8 <Task_RGB_LED+0x8>

000001fc <nRF24L01P_Struct_Init>:

nrf24l01p_t nRF24L01P_type;
nrf24l01p_t *nRF24L01P;

void nRF24L01P_Struct_Init(void){
  nRF24L01P=&nRF24L01P_type;
     1fc:	87 e8       	ldi	r24, 0x87	; 135
     1fe:	96 e0       	ldi	r25, 0x06	; 6
     200:	90 93 9b 06 	sts	0x069B, r25
     204:	80 93 9a 06 	sts	0x069A, r24
  nRF24L01P->Mode=0x04;
     208:	84 e0       	ldi	r24, 0x04	; 4
     20a:	80 93 87 06 	sts	0x0687, r24
  nRF24L01P->TempBuf[0]=0x00;
     20e:	10 92 88 06 	sts	0x0688, r1
  nRF24L01P->TempBuf[1]=0x00;
     212:	10 92 89 06 	sts	0x0689, r1
  nRF24L01P->Address.Own=0x00;
     216:	10 92 8a 06 	sts	0x068A, r1
  nRF24L01P->Address.Dest=0x01;
     21a:	21 e0       	ldi	r18, 0x01	; 1
     21c:	20 93 8b 06 	sts	0x068B, r18
  nRF24L01P->Config.RxTimeout=10;
     220:	8a e0       	ldi	r24, 0x0A	; 10
     222:	90 e0       	ldi	r25, 0x00	; 0
     224:	90 93 8d 06 	sts	0x068D, r25
     228:	80 93 8c 06 	sts	0x068C, r24
  nRF24L01P->Config.RxTicks=0;
     22c:	10 92 8f 06 	sts	0x068F, r1
     230:	10 92 8e 06 	sts	0x068E, r1
  nRF24L01P->Config.MaxDataLength=0;
     234:	10 92 90 06 	sts	0x0690, r1
  nRF24L01P->Config.MaxRetry=0;
     238:	10 92 92 06 	sts	0x0692, r1
     23c:	10 92 91 06 	sts	0x0691, r1
  nRF24L01P->Config.RetryOccured=0;
     240:	10 92 94 06 	sts	0x0694, r1
     244:	10 92 93 06 	sts	0x0693, r1
  nRF24L01P->Packet.PID=0;
     248:	10 92 95 06 	sts	0x0695, r1
  nRF24L01P->Packet.ACKReq=1;
     24c:	20 93 96 06 	sts	0x0696, r18
  nRF24L01P->ErrorTicks=0;
     250:	10 92 98 06 	sts	0x0698, r1
     254:	10 92 97 06 	sts	0x0697, r1
  nRF24L01P->Error=0;
     258:	10 92 99 06 	sts	0x0699, r1
}
     25c:	08 95       	ret

0000025e <nRF24L01P_CSN_High>:

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     25e:	2a 9a       	sbi	0x05, 2	; 5
}
     260:	08 95       	ret

00000262 <nRF24L01P_CSN_Low>:

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     262:	2a 98       	cbi	0x05, 2	; 5
}
     264:	08 95       	ret

00000266 <nRF24L01P_CE_High>:

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     266:	29 9a       	sbi	0x05, 1	; 5
}
     268:	08 95       	ret

0000026a <nRF24L01P_CE_Low>:

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     26a:	29 98       	cbi	0x05, 1	; 5
}
     26c:	08 95       	ret

0000026e <nRF24L01P_Enable_GPIO>:

void nRF24L01P_Enable_GPIO(void){
  DDRB |= (1<<5)|(1<<3)|(1<<2);
     26e:	84 b1       	in	r24, 0x04	; 4
     270:	8c 62       	ori	r24, 0x2C	; 44
     272:	84 b9       	out	0x04, r24	; 4
  DDRB &=~(1<<4);
     274:	24 98       	cbi	0x04, 4	; 4
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
     276:	22 9a       	sbi	0x04, 2	; 4
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
     278:	21 9a       	sbi	0x04, 1	; 4
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     27a:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     27c:	29 98       	cbi	0x05, 1	; 5
  DDRB &=~(1<<4);
  nRF24L01P_CSN_DDR |= (1<<nRF24L01P_CSN_bp);
  nRF24L01P_CE_DDR  |= (1<<nRF24L01P_CE_bp) ;
  nRF24L01P_CSN_High();
  nRF24L01P_CE_Low()  ;
}
     27e:	08 95       	ret

00000280 <nRF24L01P_Disable_GPIO>:

void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
     280:	24 9a       	sbi	0x04, 4	; 4
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
     282:	85 b1       	in	r24, 0x05	; 5
     284:	83 7c       	andi	r24, 0xC3	; 195
     286:	85 b9       	out	0x05, r24	; 5
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     288:	2a 9a       	sbi	0x05, 2	; 5
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     28a:	29 98       	cbi	0x05, 1	; 5
void nRF24L01P_Disable_GPIO(void){
  DDRB |= (1<<4);                              
  PORTB&=~((1<<5)|(1<<4)|(1<<3)|(1<<2));
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}
     28c:	08 95       	ret

0000028e <nRF24L01P_Enable_SPI>:

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     28e:	80 e5       	ldi	r24, 0x50	; 80
     290:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     292:	81 e0       	ldi	r24, 0x01	; 1
     294:	8d bd       	out	0x2d, r24	; 45
}
     296:	08 95       	ret

00000298 <nRF24L01P_Disable_SPI>:

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     298:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     29a:	1d bc       	out	0x2d, r1	; 45
}
     29c:	08 95       	ret

0000029e <nRF24L01P_Enable>:

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
     29e:	0e 94 37 01 	call	0x26e	; 0x26e <nRF24L01P_Enable_GPIO>
  nRF24L01P_CSN_High(); 
  nRF24L01P_CE_Low() ;  
}

void nRF24L01P_Enable_SPI(void){
  SPCR=(1<<SPE)|(1<<MSTR);                     
     2a2:	80 e5       	ldi	r24, 0x50	; 80
     2a4:	8c bd       	out	0x2c, r24	; 44
  SPSR=(1<<SPI2X);                             
     2a6:	81 e0       	ldi	r24, 0x01	; 1
     2a8:	8d bd       	out	0x2d, r24	; 45
}

void nRF24L01P_Enable(void){
  nRF24L01P_Enable_GPIO();
  nRF24L01P_Enable_SPI();
}
     2aa:	08 95       	ret

000002ac <nRF24L01P_Disable>:
  SPCR=(1<<SPE)|(1<<MSTR);                     
  SPSR=(1<<SPI2X);                             
}

void nRF24L01P_Disable_SPI(void){                 
  SPCR=0x00;
     2ac:	1c bc       	out	0x2c, r1	; 44
  SPSR=0x00;
     2ae:	1d bc       	out	0x2d, r1	; 45
  nRF24L01P_Enable_SPI();
}

void nRF24L01P_Disable(void){
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
     2b0:	0e 94 40 01 	call	0x280	; 0x280 <nRF24L01P_Disable_GPIO>
}
     2b4:	08 95       	ret

000002b6 <nRF24L01P_Error_Clear>:

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     2b6:	e0 91 9a 06 	lds	r30, 0x069A
     2ba:	f0 91 9b 06 	lds	r31, 0x069B
     2be:	11 8a       	std	Z+17, r1	; 0x11
     2c0:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     2c2:	12 8a       	std	Z+18, r1	; 0x12
}
     2c4:	08 95       	ret

000002c6 <nRF24L01P_Get_Error>:

uint8_t nRF24L01P_Get_Error(void){
     2c6:	e0 91 9a 06 	lds	r30, 0x069A
     2ca:	f0 91 9b 06 	lds	r31, 0x069B
  return nRF24L01P->Error;
}
     2ce:	82 89       	ldd	r24, Z+18	; 0x12
     2d0:	08 95       	ret

000002d2 <nRF24L01P_No_Error>:

uint8_t nRF24L01P_No_Error(void){
     2d2:	90 e0       	ldi	r25, 0x00	; 0
     2d4:	e0 91 9a 06 	lds	r30, 0x069A
     2d8:	f0 91 9b 06 	lds	r31, 0x069B
     2dc:	82 89       	ldd	r24, Z+18	; 0x12
     2de:	88 23       	and	r24, r24
     2e0:	09 f4       	brne	.+2      	; 0x2e4 <nRF24L01P_No_Error+0x12>
     2e2:	91 e0       	ldi	r25, 0x01	; 1
  if(nRF24L01P_Get_Error()==0){
    return 1;
  }else{
    return 0;
  }
}
     2e4:	89 2f       	mov	r24, r25
     2e6:	08 95       	ret

000002e8 <nRF24L01P_Error_Timeout>:
     2e8:	81 e0       	ldi	r24, 0x01	; 1
     2ea:	8a 95       	dec	r24
     2ec:	f1 f7       	brne	.-4      	; 0x2ea <nRF24L01P_Error_Timeout+0x2>

uint8_t nRF24L01P_Error_Timeout(void){
  _delay_us(1);
  nRF24L01P->ErrorTicks++;
     2ee:	e0 91 9a 06 	lds	r30, 0x069A
     2f2:	f0 91 9b 06 	lds	r31, 0x069B
     2f6:	80 89       	ldd	r24, Z+16	; 0x10
     2f8:	91 89       	ldd	r25, Z+17	; 0x11
     2fa:	01 96       	adiw	r24, 0x01	; 1
     2fc:	91 8b       	std	Z+17, r25	; 0x11
     2fe:	80 8b       	std	Z+16, r24	; 0x10
  if(nRF24L01P->ErrorTicks>1000){
     300:	89 5e       	subi	r24, 0xE9	; 233
     302:	93 40       	sbci	r25, 0x03	; 3
     304:	20 f0       	brcs	.+8      	; 0x30e <nRF24L01P_Error_Timeout+0x26>
    nRF24L01P->ErrorTicks=0;
     306:	11 8a       	std	Z+17, r1	; 0x11
     308:	10 8a       	std	Z+16, r1	; 0x10
    nRF24L01P->Error=0x10;
     30a:	80 e1       	ldi	r24, 0x10	; 16
     30c:	82 8b       	std	Z+18, r24	; 0x12
  }
  return nRF24L01P->Error;
}
     30e:	82 89       	ldd	r24, Z+18	; 0x12
     310:	08 95       	ret

00000312 <nRF24L01P_SPI_Transfer>:

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
     312:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     314:	e0 91 9a 06 	lds	r30, 0x069A
     318:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     31c:	82 89       	ldd	r24, Z+18	; 0x12
     31e:	88 23       	and	r24, r24
     320:	a9 f4       	brne	.+42     	; 0x34c <nRF24L01P_SPI_Transfer+0x3a>
}

uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
     322:	9e bd       	out	0x2e, r25	; 46
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     324:	11 8a       	std	Z+17, r1	; 0x11
     326:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     328:	12 8a       	std	Z+18, r1	; 0x12
     32a:	04 c0       	rjmp	.+8      	; 0x334 <nRF24L01P_SPI_Transfer+0x22>
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
      if(nRF24L01P_Error_Timeout()){
     32c:	0e 94 74 01 	call	0x2e8	; 0x2e8 <nRF24L01P_Error_Timeout>
     330:	88 23       	and	r24, r24
     332:	19 f4       	brne	.+6      	; 0x33a <nRF24L01P_SPI_Transfer+0x28>
uint8_t nRF24L01P_SPI_Transfer(uint8_t data){
  uint8_t sts=0;
  if(nRF24L01P_No_Error()){
    SPDR = data;
    nRF24L01P_Error_Clear();
    while(!(SPSR & (1 << SPIF))){
     334:	0d b4       	in	r0, 0x2d	; 45
     336:	07 fe       	sbrs	r0, 7
     338:	f9 cf       	rjmp	.-14     	; 0x32c <nRF24L01P_SPI_Transfer+0x1a>
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     33a:	e0 91 9a 06 	lds	r30, 0x069A
     33e:	f0 91 9b 06 	lds	r31, 0x069B
     342:	82 89       	ldd	r24, Z+18	; 0x12
     344:	88 23       	and	r24, r24
     346:	11 f4       	brne	.+4      	; 0x34c <nRF24L01P_SPI_Transfer+0x3a>
	    sts=0;
	    break;
	  }
    }
    if(nRF24L01P_No_Error()){
      sts=SPDR;
     348:	8e b5       	in	r24, 0x2e	; 46
     34a:	08 95       	ret
     34c:	80 e0       	ldi	r24, 0x00	; 0
    }
  }else{
    sts=0;
  }
  return sts;
}
     34e:	08 95       	ret

00000350 <nRF24L01P_Calcuate_CRC>:

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
     350:	36 2f       	mov	r19, r22
     352:	20 e0       	ldi	r18, 0x00	; 0
     354:	28 27       	eor	r18, r24
     356:	39 27       	eor	r19, r25
     358:	40 e0       	ldi	r20, 0x00	; 0
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
	  crc=(crc<<1)^0x1021;
     35a:	61 e2       	ldi	r22, 0x21	; 33
     35c:	70 e1       	ldi	r23, 0x10	; 16
     35e:	c9 01       	movw	r24, r18
     360:	88 0f       	add	r24, r24
     362:	99 1f       	adc	r25, r25
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
    if(crc & 0x8000){
     364:	37 ff       	sbrs	r19, 7
     366:	04 c0       	rjmp	.+8      	; 0x370 <nRF24L01P_Calcuate_CRC+0x20>
	  crc=(crc<<1)^0x1021;
     368:	9c 01       	movw	r18, r24
     36a:	26 27       	eor	r18, r22
     36c:	37 27       	eor	r19, r23
     36e:	01 c0       	rjmp	.+2      	; 0x372 <nRF24L01P_Calcuate_CRC+0x22>
	}
    else{
	  crc<<=1;
     370:	9c 01       	movw	r18, r24
  return sts;
}

uint16_t nRF24L01P_Calcuate_CRC(uint16_t crc, uint8_t data){
  crc=crc^((uint16_t)data<<8);
  for(uint8_t i=0;i<8;i++){
     372:	4f 5f       	subi	r20, 0xFF	; 255
     374:	48 30       	cpi	r20, 0x08	; 8
     376:	99 f7       	brne	.-26     	; 0x35e <nRF24L01P_Calcuate_CRC+0xe>
    else{
	  crc<<=1;
	}
  }
  return crc;
}
     378:	c9 01       	movw	r24, r18
     37a:	08 95       	ret

0000037c <nRF24L01P_Calcuate_CRC_Block>:

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
     37c:	0f 93       	push	r16
     37e:	1f 93       	push	r17
     380:	cf 93       	push	r28
     382:	df 93       	push	r29
     384:	06 2f       	mov	r16, r22
     386:	ec 01       	movw	r28, r24
     388:	20 e0       	ldi	r18, 0x00	; 0
     38a:	30 e0       	ldi	r19, 0x00	; 0
     38c:	10 e0       	ldi	r17, 0x00	; 0
     38e:	06 c0       	rjmp	.+12     	; 0x39c <nRF24L01P_Calcuate_CRC_Block+0x20>
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
     390:	c9 01       	movw	r24, r18
     392:	69 91       	ld	r22, Y+
     394:	0e 94 a8 01 	call	0x350	; 0x350 <nRF24L01P_Calcuate_CRC>
     398:	9c 01       	movw	r18, r24
  return crc;
}

uint16_t nRF24L01P_Calcuate_CRC_Block(uint8_t *buf, uint8_t len){
  uint16_t crc=0;
  for(uint8_t i=0;i<len;i++){
     39a:	1f 5f       	subi	r17, 0xFF	; 255
     39c:	10 17       	cp	r17, r16
     39e:	c0 f3       	brcs	.-16     	; 0x390 <nRF24L01P_Calcuate_CRC_Block+0x14>
    crc=nRF24L01P_Calcuate_CRC(crc,buf[i]);
  }
  return crc;
}
     3a0:	c9 01       	movw	r24, r18
     3a2:	df 91       	pop	r29
     3a4:	cf 91       	pop	r28
     3a6:	1f 91       	pop	r17
     3a8:	0f 91       	pop	r16
     3aa:	08 95       	ret

000003ac <nRF24L01P_ReadWrite_Register>:


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
     3ac:	ff 92       	push	r15
     3ae:	0f 93       	push	r16
     3b0:	1f 93       	push	r17
     3b2:	cf 93       	push	r28
     3b4:	df 93       	push	r29
     3b6:	98 2f       	mov	r25, r24
     3b8:	14 2f       	mov	r17, r20
     3ba:	05 2f       	mov	r16, r21
     3bc:	f2 2e       	mov	r15, r18
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     3be:	e0 91 9a 06 	lds	r30, 0x069A
     3c2:	f0 91 9b 06 	lds	r31, 0x069B
     3c6:	82 89       	ldd	r24, Z+18	; 0x12
     3c8:	88 23       	and	r24, r24
     3ca:	29 f5       	brne	.+74     	; 0x416 <KER_TR+0x2e>
void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
     3cc:	2a 98       	cbi	0x05, 2	; 5


void nRF24L01P_ReadWrite_Register(uint8_t reg, uint8_t rw, uint8_t *data, uint8_t len){
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
     3ce:	66 23       	and	r22, r22
     3d0:	89 f4       	brne	.+34     	; 0x3f4 <KER_TR+0xc>
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
     3d2:	89 2f       	mov	r24, r25
     3d4:	80 62       	ori	r24, 0x20	; 32
     3d6:	0e 94 89 01 	call	0x312	; 0x312 <nRF24L01P_SPI_Transfer>
     3da:	81 2f       	mov	r24, r17
     3dc:	90 2f       	mov	r25, r16
     3de:	9c 01       	movw	r18, r24
     3e0:	e9 01       	movw	r28, r18
     3e2:	10 e0       	ldi	r17, 0x00	; 0
     3e4:	04 c0       	rjmp	.+8      	; 0x3ee <KER_TR+0x6>
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
     3e6:	89 91       	ld	r24, Y+
     3e8:	0e 94 89 01 	call	0x312	; 0x312 <nRF24L01P_SPI_Transfer>
  if(nRF24L01P_No_Error()){
    nRF24L01P_CSN_Low();
    if(rw==0){
      reg|=0x20;
	  nRF24L01P_SPI_Transfer(reg);
	  for(uint8_t i=0;i<len;i++){
     3ec:	1f 5f       	subi	r17, 0xFF	; 255
     3ee:	1f 15       	cp	r17, r15
     3f0:	d0 f3       	brcs	.-12     	; 0x3e6 <nRF24L01P_ReadWrite_Register+0x3a>
     3f2:	10 c0       	rjmp	.+32     	; 0x414 <KER_TR+0x2c>
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
     3f4:	89 2f       	mov	r24, r25
     3f6:	0e 94 89 01 	call	0x312	; 0x312 <nRF24L01P_SPI_Transfer>
     3fa:	81 2f       	mov	r24, r17
     3fc:	90 2f       	mov	r25, r16
     3fe:	9c 01       	movw	r18, r24
     400:	e9 01       	movw	r28, r18
     402:	10 e0       	ldi	r17, 0x00	; 0
     404:	05 c0       	rjmp	.+10     	; 0x410 <KER_TR+0x28>
      for(uint8_t i=0;i<len;i++){
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
     406:	8f ef       	ldi	r24, 0xFF	; 255
     408:	0e 94 89 01 	call	0x312	; 0x312 <nRF24L01P_SPI_Transfer>
     40c:	89 93       	st	Y+, r24
	  for(uint8_t i=0;i<len;i++){
	    nRF24L01P_SPI_Transfer(data[i]);
	  }
    }else{
      nRF24L01P_SPI_Transfer(reg);
      for(uint8_t i=0;i<len;i++){
     40e:	1f 5f       	subi	r17, 0xFF	; 255
     410:	1f 15       	cp	r17, r15
     412:	c8 f3       	brcs	.-14     	; 0x406 <KER_TR+0x1e>
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

void nRF24L01P_CSN_High(void){
  nRF24L01P_CSN_PORT|= (1<<nRF24L01P_CSN_bp);
     414:	2a 9a       	sbi	0x05, 2	; 5
        data[i]=nRF24L01P_SPI_Transfer(0xFF);
      }
    }
    nRF24L01P_CSN_High();
  }
}
     416:	df 91       	pop	r29
     418:	cf 91       	pop	r28
     41a:	1f 91       	pop	r17
     41c:	0f 91       	pop	r16
     41e:	ff 90       	pop	r15
     420:	08 95       	ret

00000422 <nRF24L01P_Flush_Transmit_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     422:	e0 91 9a 06 	lds	r30, 0x069A
     426:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     42a:	82 89       	ldd	r24, Z+18	; 0x12
     42c:	88 23       	and	r24, r24
     42e:	39 f4       	brne	.+14     	; 0x43e <nRF24L01P_Flush_Transmit_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Transmit_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE1,0,nRF24L01P->TempBuf,0);
     430:	31 96       	adiw	r30, 0x01	; 1
     432:	81 ee       	ldi	r24, 0xE1	; 225
     434:	60 e0       	ldi	r22, 0x00	; 0
     436:	af 01       	movw	r20, r30
     438:	20 e0       	ldi	r18, 0x00	; 0
     43a:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
     43e:	08 95       	ret

00000440 <nRF24L01P_Write_Data_To_Transmit_Buffer>:
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
     440:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     442:	e0 91 9a 06 	lds	r30, 0x069A
     446:	f0 91 9b 06 	lds	r31, 0x069B
     44a:	82 89       	ldd	r24, Z+18	; 0x12
     44c:	88 23       	and	r24, r24
     44e:	29 f4       	brne	.+10     	; 0x45a <nRF24L01P_Write_Data_To_Transmit_Buffer+0x1a>
  }
}

void nRF24L01P_Write_Data_To_Transmit_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xA0,0,data,32);
     450:	80 ea       	ldi	r24, 0xA0	; 160
     452:	60 e0       	ldi	r22, 0x00	; 0
     454:	20 e2       	ldi	r18, 0x20	; 32
     456:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
     45a:	08 95       	ret

0000045c <nRF24L01P_Transmit_Buffer_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     45c:	e0 91 9a 06 	lds	r30, 0x069A
     460:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     464:	82 89       	ldd	r24, Z+18	; 0x12
     466:	88 23       	and	r24, r24
     468:	11 f0       	breq	.+4      	; 0x46e <nRF24L01P_Transmit_Buffer_Empty+0x12>
     46a:	80 e0       	ldi	r24, 0x00	; 0
     46c:	08 95       	ret
  }
}

uint8_t nRF24L01P_Transmit_Buffer_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     46e:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     470:	31 96       	adiw	r30, 0x01	; 1
     472:	87 e1       	ldi	r24, 0x17	; 23
     474:	61 e0       	ldi	r22, 0x01	; 1
     476:	af 01       	movw	r20, r30
     478:	21 e0       	ldi	r18, 0x01	; 1
     47a:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
     47e:	e0 91 9a 06 	lds	r30, 0x069A
     482:	f0 91 9b 06 	lds	r31, 0x069B
     486:	81 81       	ldd	r24, Z+1	; 0x01
     488:	90 e0       	ldi	r25, 0x00	; 0
     48a:	64 e0       	ldi	r22, 0x04	; 4
     48c:	96 95       	lsr	r25
     48e:	87 95       	ror	r24
     490:	6a 95       	dec	r22
     492:	e1 f7       	brne	.-8      	; 0x48c <nRF24L01P_Transmit_Buffer_Empty+0x30>
     494:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     496:	08 95       	ret

00000498 <nRF24L01P_Wait_Till_Transmission_Completes>:

void nRF24L01P_Wait_Till_Transmission_Completes(void){
     498:	1f 93       	push	r17
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     49a:	e0 91 9a 06 	lds	r30, 0x069A
     49e:	f0 91 9b 06 	lds	r31, 0x069B
     4a2:	82 89       	ldd	r24, Z+18	; 0x12
     4a4:	88 23       	and	r24, r24
     4a6:	29 f0       	breq	.+10     	; 0x4b2 <nRF24L01P_Wait_Till_Transmission_Completes+0x1a>
     4a8:	09 c0       	rjmp	.+18     	; 0x4bc <nRF24L01P_Wait_Till_Transmission_Completes+0x24>
     4aa:	81 2f       	mov	r24, r17
     4ac:	8a 95       	dec	r24
     4ae:	f1 f7       	brne	.-4      	; 0x4ac <nRF24L01P_Wait_Till_Transmission_Completes+0x14>
     4b0:	01 c0       	rjmp	.+2      	; 0x4b4 <nRF24L01P_Wait_Till_Transmission_Completes+0x1c>
     4b2:	12 e4       	ldi	r17, 0x42	; 66
  }
}

void nRF24L01P_Wait_Till_Transmission_Completes(void){
  if(nRF24L01P_No_Error()){
    while(!nRF24L01P_Transmit_Buffer_Empty()){
     4b4:	0e 94 2e 02 	call	0x45c	; 0x45c <nRF24L01P_Transmit_Buffer_Empty>
     4b8:	88 23       	and	r24, r24
     4ba:	b9 f3       	breq	.-18     	; 0x4aa <nRF24L01P_Wait_Till_Transmission_Completes+0x12>
      _delay_us(100);
    }
  }
}
     4bc:	1f 91       	pop	r17
     4be:	08 95       	ret

000004c0 <nRF24L01P_Flush_Receive_Buffer>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4c0:	e0 91 9a 06 	lds	r30, 0x069A
     4c4:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4c8:	82 89       	ldd	r24, Z+18	; 0x12
     4ca:	88 23       	and	r24, r24
     4cc:	39 f4       	brne	.+14     	; 0x4dc <nRF24L01P_Flush_Receive_Buffer+0x1c>
  }
}

void nRF24L01P_Flush_Receive_Buffer(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0xE2,0,nRF24L01P->TempBuf,0);
     4ce:	31 96       	adiw	r30, 0x01	; 1
     4d0:	82 ee       	ldi	r24, 0xE2	; 226
     4d2:	60 e0       	ldi	r22, 0x00	; 0
     4d4:	af 01       	movw	r20, r30
     4d6:	20 e0       	ldi	r18, 0x00	; 0
     4d8:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
     4dc:	08 95       	ret

000004de <nRF24L01P_Read_Data_From_Receive_Buffer>:
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
     4de:	ac 01       	movw	r20, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     4e0:	e0 91 9a 06 	lds	r30, 0x069A
     4e4:	f0 91 9b 06 	lds	r31, 0x069B
     4e8:	82 89       	ldd	r24, Z+18	; 0x12
     4ea:	88 23       	and	r24, r24
     4ec:	29 f4       	brne	.+10     	; 0x4f8 <nRF24L01P_Read_Data_From_Receive_Buffer+0x1a>
  }
}

void nRF24L01P_Read_Data_From_Receive_Buffer(uint8_t *data){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x61,1,data,32);
     4ee:	81 e6       	ldi	r24, 0x61	; 97
     4f0:	61 e0       	ldi	r22, 0x01	; 1
     4f2:	20 e2       	ldi	r18, 0x20	; 32
     4f4:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
     4f8:	08 95       	ret

000004fa <nRF24L01P_Receive_Buffer_Not_Empty>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     4fa:	e0 91 9a 06 	lds	r30, 0x069A
     4fe:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     502:	82 89       	ldd	r24, Z+18	; 0x12
     504:	88 23       	and	r24, r24
     506:	11 f0       	breq	.+4      	; 0x50c <nRF24L01P_Receive_Buffer_Not_Empty+0x12>
     508:	80 e0       	ldi	r24, 0x00	; 0
     50a:	08 95       	ret
  }
}

uint8_t nRF24L01P_Receive_Buffer_Not_Empty(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0;
     50c:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x17,1,nRF24L01P->TempBuf,1);
     50e:	31 96       	adiw	r30, 0x01	; 1
     510:	87 e1       	ldi	r24, 0x17	; 23
     512:	61 e0       	ldi	r22, 0x01	; 1
     514:	af 01       	movw	r20, r30
     516:	21 e0       	ldi	r18, 0x01	; 1
     518:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
     51c:	e0 91 9a 06 	lds	r30, 0x069A
     520:	f0 91 9b 06 	lds	r31, 0x069B
     524:	81 81       	ldd	r24, Z+1	; 0x01
     526:	80 95       	com	r24
     528:	81 70       	andi	r24, 0x01	; 1
      return 0;
    }
  }else{
    return 0;
  }
}
     52a:	08 95       	ret

0000052c <nRF24L01P_Get_Mode>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     52c:	e0 91 9a 06 	lds	r30, 0x069A
     530:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     534:	82 89       	ldd	r24, Z+18	; 0x12
     536:	88 23       	and	r24, r24
     538:	11 f0       	breq	.+4      	; 0x53e <nRF24L01P_Get_Mode+0x12>
     53a:	80 e0       	ldi	r24, 0x00	; 0
     53c:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Mode(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x00,1,nRF24L01P->TempBuf,1);
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	80 e0       	ldi	r24, 0x00	; 0
     542:	61 e0       	ldi	r22, 0x01	; 1
     544:	af 01       	movw	r20, r30
     546:	21 e0       	ldi	r18, 0x01	; 1
     548:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
    if(nRF24L01P->TempBuf[0] & (1<<1)){
     54c:	e0 91 9a 06 	lds	r30, 0x069A
     550:	f0 91 9b 06 	lds	r31, 0x069B
     554:	81 81       	ldd	r24, Z+1	; 0x01
     556:	81 ff       	sbrs	r24, 1
     558:	07 c0       	rjmp	.+14     	; 0x568 <nRF24L01P_Get_Mode+0x3c>
      if(nRF24L01P->TempBuf[0] & (1<<0)){
     55a:	80 ff       	sbrs	r24, 0
     55c:	02 c0       	rjmp	.+4      	; 0x562 <nRF24L01P_Get_Mode+0x36>
	    nRF24L01P->Mode=0x01;
     55e:	81 e0       	ldi	r24, 0x01	; 1
     560:	01 c0       	rjmp	.+2      	; 0x564 <nRF24L01P_Get_Mode+0x38>
	    return 1; //rx mode
	  }else{
	    nRF24L01P->Mode=0x02;
     562:	82 e0       	ldi	r24, 0x02	; 2
     564:	80 83       	st	Z, r24
     566:	08 95       	ret
	    return 2; //tx mode
	  }
    }else{
      nRF24L01P->Mode=0x00;
     568:	10 82       	st	Z, r1
     56a:	80 e0       	ldi	r24, 0x00	; 0
      return 0; //pwr down
    }
  }else{
    return 0;
  }
}
     56c:	08 95       	ret

0000056e <nRF24L01P_Set_Mode_Sleep>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     56e:	e0 91 9a 06 	lds	r30, 0x069A
     572:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     576:	82 89       	ldd	r24, Z+18	; 0x12
     578:	88 23       	and	r24, r24
     57a:	61 f4       	brne	.+24     	; 0x594 <nRF24L01P_Set_Mode_Sleep+0x26>
  }
}
  
void nRF24L01P_Set_Mode_Sleep(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x00;
     57c:	11 82       	std	Z+1, r1	; 0x01
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     57e:	31 96       	adiw	r30, 0x01	; 1
     580:	60 e0       	ldi	r22, 0x00	; 0
     582:	af 01       	movw	r20, r30
     584:	21 e0       	ldi	r18, 0x01	; 1
     586:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
    nRF24L01P->Mode=0x00;
     58a:	e0 91 9a 06 	lds	r30, 0x069A
     58e:	f0 91 9b 06 	lds	r31, 0x069B
     592:	10 82       	st	Z, r1
     594:	08 95       	ret

00000596 <nRF24L01P_Set_Mode_Tx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     596:	e0 91 9a 06 	lds	r30, 0x069A
     59a:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     59e:	82 89       	ldd	r24, Z+18	; 0x12
     5a0:	88 23       	and	r24, r24
     5a2:	91 f4       	brne	.+36     	; 0x5c8 <nRF24L01P_Set_Mode_Tx+0x32>
  }
}

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
     5a4:	82 e7       	ldi	r24, 0x72	; 114
     5a6:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     5a8:	29 98       	cbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Tx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x72;
    nRF24L01P_CE_Low();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5aa:	31 96       	adiw	r30, 0x01	; 1
     5ac:	80 e0       	ldi	r24, 0x00	; 0
     5ae:	60 e0       	ldi	r22, 0x00	; 0
     5b0:	af 01       	movw	r20, r30
     5b2:	21 e0       	ldi	r18, 0x01	; 1
     5b4:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
	  nRF24L01P_Flush_Transmit_Buffer();
     5b8:	0e 94 11 02 	call	0x422	; 0x422 <nRF24L01P_Flush_Transmit_Buffer>
	  nRF24L01P->Mode=0x02;
     5bc:	e0 91 9a 06 	lds	r30, 0x069A
     5c0:	f0 91 9b 06 	lds	r31, 0x069B
     5c4:	82 e0       	ldi	r24, 0x02	; 2
     5c6:	80 83       	st	Z, r24
     5c8:	08 95       	ret

000005ca <nRF24L01P_Set_Mode_Rx>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     5ca:	e0 91 9a 06 	lds	r30, 0x069A
     5ce:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     5d2:	82 89       	ldd	r24, Z+18	; 0x12
     5d4:	88 23       	and	r24, r24
     5d6:	81 f4       	brne	.+32     	; 0x5f8 <nRF24L01P_Set_Mode_Rx+0x2e>
  }
}

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
     5d8:	83 e7       	ldi	r24, 0x73	; 115
     5da:	81 83       	std	Z+1, r24	; 0x01
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     5dc:	29 9a       	sbi	0x05, 1	; 5

void nRF24L01P_Set_Mode_Rx(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P->TempBuf[0]=0x73;
    nRF24L01P_CE_High();
    nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     5de:	31 96       	adiw	r30, 0x01	; 1
     5e0:	80 e0       	ldi	r24, 0x00	; 0
     5e2:	60 e0       	ldi	r22, 0x00	; 0
     5e4:	af 01       	movw	r20, r30
     5e6:	21 e0       	ldi	r18, 0x01	; 1
     5e8:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
	  nRF24L01P->Mode=0x01;
     5ec:	e0 91 9a 06 	lds	r30, 0x069A
     5f0:	f0 91 9b 06 	lds	r31, 0x069B
     5f4:	81 e0       	ldi	r24, 0x01	; 1
     5f6:	80 83       	st	Z, r24
     5f8:	08 95       	ret

000005fa <nRF24L01P_ReadModifyWrite>:
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
     5fa:	ff 92       	push	r15
     5fc:	0f 93       	push	r16
     5fe:	1f 93       	push	r17
     600:	f8 2e       	mov	r15, r24
     602:	16 2f       	mov	r17, r22
     604:	04 2f       	mov	r16, r20
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     606:	e0 91 9a 06 	lds	r30, 0x069A
     60a:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     60e:	82 89       	ldd	r24, Z+18	; 0x12
     610:	88 23       	and	r24, r24
     612:	69 f5       	brne	.+90     	; 0x66e <nRF24L01P_ReadModifyWrite+0x74>
  }
}

void nRF24L01P_ReadModifyWrite(uint8_t reg, uint8_t bit_pos, uint8_t bit_val){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(reg,1,nRF24L01P->TempBuf,1);
     614:	31 96       	adiw	r30, 0x01	; 1
     616:	8f 2d       	mov	r24, r15
     618:	61 e0       	ldi	r22, 0x01	; 1
     61a:	af 01       	movw	r20, r30
     61c:	21 e0       	ldi	r18, 0x01	; 1
     61e:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
     622:	e0 91 9a 06 	lds	r30, 0x069A
     626:	f0 91 9b 06 	lds	r31, 0x069B
    if(bit_val){
     62a:	00 23       	and	r16, r16
     62c:	51 f0       	breq	.+20     	; 0x642 <nRF24L01P_ReadModifyWrite+0x48>
      nRF24L01P->TempBuf[0]|=(1<<bit_pos);
     62e:	81 e0       	ldi	r24, 0x01	; 1
     630:	90 e0       	ldi	r25, 0x00	; 0
     632:	02 c0       	rjmp	.+4      	; 0x638 <nRF24L01P_ReadModifyWrite+0x3e>
     634:	88 0f       	add	r24, r24
     636:	99 1f       	adc	r25, r25
     638:	1a 95       	dec	r17
     63a:	e2 f7       	brpl	.-8      	; 0x634 <nRF24L01P_ReadModifyWrite+0x3a>
     63c:	21 81       	ldd	r18, Z+1	; 0x01
     63e:	28 2b       	or	r18, r24
     640:	0a c0       	rjmp	.+20     	; 0x656 <nRF24L01P_ReadModifyWrite+0x5c>
    }else{
      nRF24L01P->TempBuf[0]&=~(1<<bit_pos);
     642:	81 e0       	ldi	r24, 0x01	; 1
     644:	90 e0       	ldi	r25, 0x00	; 0
     646:	02 c0       	rjmp	.+4      	; 0x64c <nRF24L01P_ReadModifyWrite+0x52>
     648:	88 0f       	add	r24, r24
     64a:	99 1f       	adc	r25, r25
     64c:	1a 95       	dec	r17
     64e:	e2 f7       	brpl	.-8      	; 0x648 <nRF24L01P_ReadModifyWrite+0x4e>
     650:	80 95       	com	r24
     652:	21 81       	ldd	r18, Z+1	; 0x01
     654:	28 23       	and	r18, r24
     656:	21 83       	std	Z+1, r18	; 0x01
    }
    nRF24L01P_ReadWrite_Register(reg,0,nRF24L01P->TempBuf,1);
     658:	40 91 9a 06 	lds	r20, 0x069A
     65c:	50 91 9b 06 	lds	r21, 0x069B
     660:	4f 5f       	subi	r20, 0xFF	; 255
     662:	5f 4f       	sbci	r21, 0xFF	; 255
     664:	8f 2d       	mov	r24, r15
     666:	60 e0       	ldi	r22, 0x00	; 0
     668:	21 e0       	ldi	r18, 0x01	; 1
     66a:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  }
}
     66e:	1f 91       	pop	r17
     670:	0f 91       	pop	r16
     672:	ff 90       	pop	r15
     674:	08 95       	ret

00000676 <nRF24L01P_Get_Channel>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     676:	e0 91 9a 06 	lds	r30, 0x069A
     67a:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     67e:	82 89       	ldd	r24, Z+18	; 0x12
     680:	88 23       	and	r24, r24
     682:	11 f0       	breq	.+4      	; 0x688 <nRF24L01P_Get_Channel+0x12>
     684:	80 e0       	ldi	r24, 0x00	; 0
     686:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Channel(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x05,1,nRF24L01P->TempBuf,1);
     688:	31 96       	adiw	r30, 0x01	; 1
     68a:	85 e0       	ldi	r24, 0x05	; 5
     68c:	61 e0       	ldi	r22, 0x01	; 1
     68e:	af 01       	movw	r20, r30
     690:	21 e0       	ldi	r18, 0x01	; 1
     692:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
    return nRF24L01P->TempBuf[0];
     696:	e0 91 9a 06 	lds	r30, 0x069A
     69a:	f0 91 9b 06 	lds	r31, 0x069B
     69e:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}
     6a0:	08 95       	ret

000006a2 <nRF24L01P_Set_Channel>:

void nRF24L01P_Set_Channel(uint8_t channel){
     6a2:	98 2f       	mov	r25, r24
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6a4:	e0 91 9a 06 	lds	r30, 0x069A
     6a8:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6ac:	82 89       	ldd	r24, Z+18	; 0x12
     6ae:	88 23       	and	r24, r24
     6b0:	61 f4       	brne	.+24     	; 0x6ca <nRF24L01P_Set_Channel+0x28>
void nRF24L01P_Set_Channel(uint8_t channel){
  if(nRF24L01P_No_Error()){
    if(channel>125){
      channel=125;
    }
    nRF24L01P->TempBuf[0]=channel;
     6b2:	89 2f       	mov	r24, r25
     6b4:	9e 37       	cpi	r25, 0x7E	; 126
     6b6:	08 f0       	brcs	.+2      	; 0x6ba <nRF24L01P_Set_Channel+0x18>
     6b8:	8d e7       	ldi	r24, 0x7D	; 125
     6ba:	81 83       	std	Z+1, r24	; 0x01
    nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     6bc:	31 96       	adiw	r30, 0x01	; 1
     6be:	85 e0       	ldi	r24, 0x05	; 5
     6c0:	60 e0       	ldi	r22, 0x00	; 0
     6c2:	af 01       	movw	r20, r30
     6c4:	21 e0       	ldi	r18, 0x01	; 1
     6c6:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
     6ca:	08 95       	ret

000006cc <nRF24L01P_Get_Speed>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     6cc:	e0 91 9a 06 	lds	r30, 0x069A
     6d0:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     6d4:	82 89       	ldd	r24, Z+18	; 0x12
     6d6:	88 23       	and	r24, r24
     6d8:	11 f0       	breq	.+4      	; 0x6de <nRF24L01P_Get_Speed+0x12>
     6da:	80 e0       	ldi	r24, 0x00	; 0
     6dc:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     6de:	31 96       	adiw	r30, 0x01	; 1
     6e0:	86 e0       	ldi	r24, 0x06	; 6
     6e2:	61 e0       	ldi	r22, 0x01	; 1
     6e4:	af 01       	movw	r20, r30
     6e6:	21 e0       	ldi	r18, 0x01	; 1
     6e8:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     6ec:	e0 91 9a 06 	lds	r30, 0x069A
     6f0:	f0 91 9b 06 	lds	r31, 0x069B
     6f4:	91 81       	ldd	r25, Z+1	; 0x01
     6f6:	96 95       	lsr	r25
     6f8:	96 95       	lsr	r25
     6fa:	96 95       	lsr	r25
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
     6fc:	89 2f       	mov	r24, r25
     6fe:	86 95       	lsr	r24
     700:	82 70       	andi	r24, 0x02	; 2
     702:	81 83       	std	Z+1, r24	; 0x01
}

uint8_t nRF24L01P_Get_Speed(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
    nRF24L01P->TempBuf[1]=(nRF24L01P->TempBuf[0] >> 3) & 0x01;
     704:	91 70       	andi	r25, 0x01	; 1
    nRF24L01P->TempBuf[0]>>=4;
    nRF24L01P->TempBuf[0]&=0x02;
    nRF24L01P->TempBuf[1]|=nRF24L01P->TempBuf[0];
     706:	89 2b       	or	r24, r25
     708:	82 83       	std	Z+2, r24	; 0x02
    if      (nRF24L01P->TempBuf[1]==0x02){
     70a:	82 30       	cpi	r24, 0x02	; 2
     70c:	11 f4       	brne	.+4      	; 0x712 <nRF24L01P_Get_Speed+0x46>
      nRF24L01P->TempBuf[0]=0;
     70e:	11 82       	std	Z+1, r1	; 0x01
     710:	06 c0       	rjmp	.+12     	; 0x71e <nRF24L01P_Get_Speed+0x52>
    }else if(nRF24L01P->TempBuf[1]==0x01){
     712:	81 30       	cpi	r24, 0x01	; 1
     714:	19 f0       	breq	.+6      	; 0x71c <nRF24L01P_Get_Speed+0x50>
      nRF24L01P->TempBuf[0]=1;
    }else if(nRF24L01P->TempBuf[1]==0x00){
     716:	88 23       	and	r24, r24
     718:	11 f4       	brne	.+4      	; 0x71e <nRF24L01P_Get_Speed+0x52>
      nRF24L01P->TempBuf[0]=2;
     71a:	82 e0       	ldi	r24, 0x02	; 2
     71c:	81 83       	std	Z+1, r24	; 0x01
    }
    return nRF24L01P->TempBuf[0];
     71e:	81 81       	ldd	r24, Z+1	; 0x01
  }else{
    return 0;
  }
}  
     720:	08 95       	ret

00000722 <nRF24L01P_Set_Speed>:

void nRF24L01P_Set_Speed(uint8_t index){
     722:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     724:	e0 91 9a 06 	lds	r30, 0x069A
     728:	f0 91 9b 06 	lds	r31, 0x069B
     72c:	82 89       	ldd	r24, Z+18	; 0x12
     72e:	88 23       	and	r24, r24
     730:	41 f5       	brne	.+80     	; 0x782 <nRF24L01P_Set_Speed+0x60>
  }
}  

void nRF24L01P_Set_Speed(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){       //250kbps
     732:	99 23       	and	r25, r25
     734:	21 f4       	brne	.+8      	; 0x73e <nRF24L01P_Set_Speed+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,5,1);
     736:	86 e0       	ldi	r24, 0x06	; 6
     738:	65 e0       	ldi	r22, 0x05	; 5
     73a:	41 e0       	ldi	r20, 0x01	; 1
     73c:	05 c0       	rjmp	.+10     	; 0x748 <nRF24L01P_Set_Speed+0x26>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
    }
    else if(index==1){  //1Mbps
     73e:	91 30       	cpi	r25, 0x01	; 1
     740:	49 f4       	brne	.+18     	; 0x754 <nRF24L01P_Set_Speed+0x32>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     742:	86 e0       	ldi	r24, 0x06	; 6
     744:	65 e0       	ldi	r22, 0x05	; 5
     746:	40 e0       	ldi	r20, 0x00	; 0
     748:	0e 94 fd 02 	call	0x5fa	; 0x5fa <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,0);
     74c:	86 e0       	ldi	r24, 0x06	; 6
     74e:	63 e0       	ldi	r22, 0x03	; 3
     750:	40 e0       	ldi	r20, 0x00	; 0
     752:	0a c0       	rjmp	.+20     	; 0x768 <nRF24L01P_Set_Speed+0x46>
    }
    else if(index==2){  //2Mbps
     754:	92 30       	cpi	r25, 0x02	; 2
     756:	59 f4       	brne	.+22     	; 0x76e <nRF24L01P_Set_Speed+0x4c>
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     758:	86 e0       	ldi	r24, 0x06	; 6
     75a:	65 e0       	ldi	r22, 0x05	; 5
     75c:	40 e0       	ldi	r20, 0x00	; 0
     75e:	0e 94 fd 02 	call	0x5fa	; 0x5fa <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     762:	86 e0       	ldi	r24, 0x06	; 6
     764:	63 e0       	ldi	r22, 0x03	; 3
     766:	41 e0       	ldi	r20, 0x01	; 1
     768:	0e 94 fd 02 	call	0x5fa	; 0x5fa <nRF24L01P_ReadModifyWrite>
     76c:	08 95       	ret
    }else{              //2Mbps
      nRF24L01P_ReadModifyWrite(0x06,5,0);
     76e:	86 e0       	ldi	r24, 0x06	; 6
     770:	65 e0       	ldi	r22, 0x05	; 5
     772:	40 e0       	ldi	r20, 0x00	; 0
     774:	0e 94 fd 02 	call	0x5fa	; 0x5fa <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,3,1);
     778:	86 e0       	ldi	r24, 0x06	; 6
     77a:	63 e0       	ldi	r22, 0x03	; 3
     77c:	41 e0       	ldi	r20, 0x01	; 1
     77e:	0e 94 fd 02 	call	0x5fa	; 0x5fa <nRF24L01P_ReadModifyWrite>
     782:	08 95       	ret

00000784 <nRF24L01P_Get_Tx_Power>:
  nRF24L01P->ErrorTicks=0;
  nRF24L01P->Error=0;
}

uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
     784:	e0 91 9a 06 	lds	r30, 0x069A
     788:	f0 91 9b 06 	lds	r31, 0x069B
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     78c:	82 89       	ldd	r24, Z+18	; 0x12
     78e:	88 23       	and	r24, r24
     790:	11 f0       	breq	.+4      	; 0x796 <nRF24L01P_Get_Tx_Power+0x12>
     792:	80 e0       	ldi	r24, 0x00	; 0
     794:	08 95       	ret
  }
}

uint8_t nRF24L01P_Get_Tx_Power(void){
  if(nRF24L01P_No_Error()){
    nRF24L01P_ReadWrite_Register(0x06,1,nRF24L01P->TempBuf,1);
     796:	31 96       	adiw	r30, 0x01	; 1
     798:	86 e0       	ldi	r24, 0x06	; 6
     79a:	61 e0       	ldi	r22, 0x01	; 1
     79c:	af 01       	movw	r20, r30
     79e:	21 e0       	ldi	r18, 0x01	; 1
     7a0:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
    nRF24L01P->TempBuf[0]>>=1;
     7a4:	e0 91 9a 06 	lds	r30, 0x069A
     7a8:	f0 91 9b 06 	lds	r31, 0x069B
    nRF24L01P->TempBuf[0]&=0x03;
     7ac:	81 81       	ldd	r24, Z+1	; 0x01
     7ae:	86 95       	lsr	r24
     7b0:	83 70       	andi	r24, 0x03	; 3
     7b2:	81 83       	std	Z+1, r24	; 0x01
    return nRF24L01P->TempBuf[0];
  }else{
    return 0;
  }
}  
     7b4:	08 95       	ret

000007b6 <nRF24L01P_Set_Tx_Power>:

void nRF24L01P_Set_Tx_Power(uint8_t index){
     7b6:	98 2f       	mov	r25, r24
uint8_t nRF24L01P_Get_Error(void){
  return nRF24L01P->Error;
}

uint8_t nRF24L01P_No_Error(void){
  if(nRF24L01P_Get_Error()==0){
     7b8:	e0 91 9a 06 	lds	r30, 0x069A
     7bc:	f0 91 9b 06 	lds	r31, 0x069B
     7c0:	82 89       	ldd	r24, Z+18	; 0x12
     7c2:	88 23       	and	r24, r24
     7c4:	71 f5       	brne	.+92     	; 0x822 <nRF24L01P_Set_Tx_Power+0x6c>
  }
}  

void nRF24L01P_Set_Tx_Power(uint8_t index){
  if(nRF24L01P_No_Error()){
    if(index==0){
     7c6:	99 23       	and	r25, r25
     7c8:	21 f4       	brne	.+8      	; 0x7d2 <nRF24L01P_Set_Tx_Power+0x1c>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     7ca:	86 e0       	ldi	r24, 0x06	; 6
     7cc:	62 e0       	ldi	r22, 0x02	; 2
     7ce:	40 e0       	ldi	r20, 0x00	; 0
     7d0:	0b c0       	rjmp	.+22     	; 0x7e8 <nRF24L01P_Set_Tx_Power+0x32>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
    }
    else if(index==1){
     7d2:	91 30       	cpi	r25, 0x01	; 1
     7d4:	21 f4       	brne	.+8      	; 0x7de <nRF24L01P_Set_Tx_Power+0x28>
      nRF24L01P_ReadModifyWrite(0x06,2,0);
     7d6:	86 e0       	ldi	r24, 0x06	; 6
     7d8:	62 e0       	ldi	r22, 0x02	; 2
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	10 c0       	rjmp	.+32     	; 0x7fe <nRF24L01P_Set_Tx_Power+0x48>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
    }
    else if(index==2){
     7de:	92 30       	cpi	r25, 0x02	; 2
     7e0:	49 f4       	brne	.+18     	; 0x7f4 <nRF24L01P_Set_Tx_Power+0x3e>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7e2:	86 e0       	ldi	r24, 0x06	; 6
     7e4:	62 e0       	ldi	r22, 0x02	; 2
     7e6:	41 e0       	ldi	r20, 0x01	; 1
     7e8:	0e 94 fd 02 	call	0x5fa	; 0x5fa <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,0);
     7ec:	86 e0       	ldi	r24, 0x06	; 6
     7ee:	61 e0       	ldi	r22, 0x01	; 1
     7f0:	40 e0       	ldi	r20, 0x00	; 0
     7f2:	0a c0       	rjmp	.+20     	; 0x808 <nRF24L01P_Set_Tx_Power+0x52>
    }
    else if(index==3){
     7f4:	93 30       	cpi	r25, 0x03	; 3
     7f6:	59 f4       	brne	.+22     	; 0x80e <nRF24L01P_Set_Tx_Power+0x58>
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     7f8:	86 e0       	ldi	r24, 0x06	; 6
     7fa:	62 e0       	ldi	r22, 0x02	; 2
     7fc:	41 e0       	ldi	r20, 0x01	; 1
     7fe:	0e 94 fd 02 	call	0x5fa	; 0x5fa <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     802:	86 e0       	ldi	r24, 0x06	; 6
     804:	61 e0       	ldi	r22, 0x01	; 1
     806:	41 e0       	ldi	r20, 0x01	; 1
     808:	0e 94 fd 02 	call	0x5fa	; 0x5fa <nRF24L01P_ReadModifyWrite>
     80c:	08 95       	ret
    }else{
      nRF24L01P_ReadModifyWrite(0x06,2,1);
     80e:	86 e0       	ldi	r24, 0x06	; 6
     810:	62 e0       	ldi	r22, 0x02	; 2
     812:	41 e0       	ldi	r20, 0x01	; 1
     814:	0e 94 fd 02 	call	0x5fa	; 0x5fa <nRF24L01P_ReadModifyWrite>
      nRF24L01P_ReadModifyWrite(0x06,1,1);
     818:	86 e0       	ldi	r24, 0x06	; 6
     81a:	61 e0       	ldi	r22, 0x01	; 1
     81c:	41 e0       	ldi	r20, 0x01	; 1
     81e:	0e 94 fd 02 	call	0x5fa	; 0x5fa <nRF24L01P_ReadModifyWrite>
     822:	08 95       	ret

00000824 <nRF24L01P_Set_Own_Address>:
    }
  }
}

void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
     824:	e0 91 9a 06 	lds	r30, 0x069A
     828:	f0 91 9b 06 	lds	r31, 0x069B
     82c:	83 83       	std	Z+3, r24	; 0x03
}
     82e:	08 95       	ret

00000830 <nRF24L01P_Set_Destination_Address>:

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     830:	e0 91 9a 06 	lds	r30, 0x069A
     834:	f0 91 9b 06 	lds	r31, 0x069B
     838:	84 83       	std	Z+4, r24	; 0x04
}
     83a:	08 95       	ret

0000083c <nRF24L01P_Set_Receive_Timeout>:

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     83c:	e0 91 9a 06 	lds	r30, 0x069A
     840:	f0 91 9b 06 	lds	r31, 0x069B
     844:	96 83       	std	Z+6, r25	; 0x06
     846:	85 83       	std	Z+5, r24	; 0x05
}
     848:	08 95       	ret

0000084a <nRF24L01P_Set_MaxRetransmission>:

void nRF24L01P_Set_MaxRetransmission(uint16_t val){
  nRF24L01P->Config.MaxRetry=val;
     84a:	e0 91 9a 06 	lds	r30, 0x069A
     84e:	f0 91 9b 06 	lds	r31, 0x069B
     852:	93 87       	std	Z+11, r25	; 0x0b
     854:	82 87       	std	Z+10, r24	; 0x0a
}
     856:	08 95       	ret

00000858 <nRF24L01P_Deep_Sleep>:

void nRF24L01P_Deep_Sleep(void){
  if(nRF24L01P->Mode != 0x00){
     858:	e0 91 9a 06 	lds	r30, 0x069A
     85c:	f0 91 9b 06 	lds	r31, 0x069B
     860:	80 81       	ld	r24, Z
     862:	88 23       	and	r24, r24
     864:	21 f0       	breq	.+8      	; 0x86e <nRF24L01P_Deep_Sleep+0x16>
    nRF24L01P_Set_Mode_Sleep();
     866:	0e 94 b7 02 	call	0x56e	; 0x56e <nRF24L01P_Set_Mode_Sleep>
    nRF24L01P_Disable();
     86a:	0e 94 56 01 	call	0x2ac	; 0x2ac <nRF24L01P_Disable>
     86e:	08 95       	ret

00000870 <nRF24L01P_WakeUp>:
  }
}


void nRF24L01P_WakeUp(void){
  if(nRF24L01P->Mode == 0x00){ 
     870:	e0 91 9a 06 	lds	r30, 0x069A
     874:	f0 91 9b 06 	lds	r31, 0x069B
     878:	80 81       	ld	r24, Z
     87a:	88 23       	and	r24, r24
     87c:	21 f4       	brne	.+8      	; 0x886 <nRF24L01P_WakeUp+0x16>
    nRF24L01P_Enable();
     87e:	0e 94 4f 01 	call	0x29e	; 0x29e <nRF24L01P_Enable>
    nRF24L01P_Set_Mode_Rx();
     882:	0e 94 e5 02 	call	0x5ca	; 0x5ca <nRF24L01P_Set_Mode_Rx>
     886:	08 95       	ret

00000888 <nRF24L01P_Init>:
  }
}

void nRF24L01P_Init(void){
     888:	0f 93       	push	r16
     88a:	1f 93       	push	r17
  nRF24L01P_Struct_Init();
     88c:	0e 94 fe 00 	call	0x1fc	; 0x1fc <nRF24L01P_Struct_Init>
  nRF24L01P_Enable();
     890:	0e 94 4f 01 	call	0x29e	; 0x29e <nRF24L01P_Enable>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x00,0,nRF24L01P->TempBuf,1);
     894:	e0 91 9a 06 	lds	r30, 0x069A
     898:	f0 91 9b 06 	lds	r31, 0x069B
     89c:	11 82       	std	Z+1, r1	; 0x01
     89e:	31 96       	adiw	r30, 0x01	; 1
     8a0:	80 e0       	ldi	r24, 0x00	; 0
     8a2:	60 e0       	ldi	r22, 0x00	; 0
     8a4:	af 01       	movw	r20, r30
     8a6:	21 e0       	ldi	r18, 0x01	; 1
     8a8:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x01,0,nRF24L01P->TempBuf,1);
     8ac:	e0 91 9a 06 	lds	r30, 0x069A
     8b0:	f0 91 9b 06 	lds	r31, 0x069B
     8b4:	11 82       	std	Z+1, r1	; 0x01
     8b6:	31 96       	adiw	r30, 0x01	; 1
     8b8:	81 e0       	ldi	r24, 0x01	; 1
     8ba:	60 e0       	ldi	r22, 0x00	; 0
     8bc:	af 01       	movw	r20, r30
     8be:	21 e0       	ldi	r18, 0x01	; 1
     8c0:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x03;  nRF24L01P_ReadWrite_Register(0x02,0,nRF24L01P->TempBuf,1);
     8c4:	e0 91 9a 06 	lds	r30, 0x069A
     8c8:	f0 91 9b 06 	lds	r31, 0x069B
     8cc:	83 e0       	ldi	r24, 0x03	; 3
     8ce:	81 83       	std	Z+1, r24	; 0x01
     8d0:	31 96       	adiw	r30, 0x01	; 1
     8d2:	82 e0       	ldi	r24, 0x02	; 2
     8d4:	60 e0       	ldi	r22, 0x00	; 0
     8d6:	af 01       	movw	r20, r30
     8d8:	21 e0       	ldi	r18, 0x01	; 1
     8da:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x01;  nRF24L01P_ReadWrite_Register(0x03,0,nRF24L01P->TempBuf,1);
     8de:	e0 91 9a 06 	lds	r30, 0x069A
     8e2:	f0 91 9b 06 	lds	r31, 0x069B
     8e6:	81 e0       	ldi	r24, 0x01	; 1
     8e8:	81 83       	std	Z+1, r24	; 0x01
     8ea:	31 96       	adiw	r30, 0x01	; 1
     8ec:	83 e0       	ldi	r24, 0x03	; 3
     8ee:	60 e0       	ldi	r22, 0x00	; 0
     8f0:	af 01       	movw	r20, r30
     8f2:	21 e0       	ldi	r18, 0x01	; 1
     8f4:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x04,0,nRF24L01P->TempBuf,1);
     8f8:	e0 91 9a 06 	lds	r30, 0x069A
     8fc:	f0 91 9b 06 	lds	r31, 0x069B
     900:	11 82       	std	Z+1, r1	; 0x01
     902:	31 96       	adiw	r30, 0x01	; 1
     904:	84 e0       	ldi	r24, 0x04	; 4
     906:	60 e0       	ldi	r22, 0x00	; 0
     908:	af 01       	movw	r20, r30
     90a:	21 e0       	ldi	r18, 0x01	; 1
     90c:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x02;  nRF24L01P_ReadWrite_Register(0x05,0,nRF24L01P->TempBuf,1);
     910:	e0 91 9a 06 	lds	r30, 0x069A
     914:	f0 91 9b 06 	lds	r31, 0x069B
     918:	82 e0       	ldi	r24, 0x02	; 2
     91a:	81 83       	std	Z+1, r24	; 0x01
     91c:	31 96       	adiw	r30, 0x01	; 1
     91e:	85 e0       	ldi	r24, 0x05	; 5
     920:	60 e0       	ldi	r22, 0x00	; 0
     922:	af 01       	movw	r20, r30
     924:	21 e0       	ldi	r18, 0x01	; 1
     926:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x26;  nRF24L01P_ReadWrite_Register(0x06,0,nRF24L01P->TempBuf,1); 
     92a:	e0 91 9a 06 	lds	r30, 0x069A
     92e:	f0 91 9b 06 	lds	r31, 0x069B
     932:	86 e2       	ldi	r24, 0x26	; 38
     934:	81 83       	std	Z+1, r24	; 0x01
     936:	31 96       	adiw	r30, 0x01	; 1
     938:	86 e0       	ldi	r24, 0x06	; 6
     93a:	60 e0       	ldi	r22, 0x00	; 0
     93c:	af 01       	movw	r20, r30
     93e:	21 e0       	ldi	r18, 0x01	; 1
     940:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x70;  nRF24L01P_ReadWrite_Register(0x07,0,nRF24L01P->TempBuf,1);
     944:	e0 91 9a 06 	lds	r30, 0x069A
     948:	f0 91 9b 06 	lds	r31, 0x069B
     94c:	80 e7       	ldi	r24, 0x70	; 112
     94e:	81 83       	std	Z+1, r24	; 0x01
     950:	31 96       	adiw	r30, 0x01	; 1
     952:	87 e0       	ldi	r24, 0x07	; 7
     954:	60 e0       	ldi	r22, 0x00	; 0
     956:	af 01       	movw	r20, r30
     958:	21 e0       	ldi	r18, 0x01	; 1
     95a:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     95e:	e0 91 9a 06 	lds	r30, 0x069A
     962:	f0 91 9b 06 	lds	r31, 0x069B
     966:	10 e2       	ldi	r17, 0x20	; 32
     968:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x11,0,nRF24L01P->TempBuf,1);
     96a:	31 96       	adiw	r30, 0x01	; 1
     96c:	81 e1       	ldi	r24, 0x11	; 17
     96e:	60 e0       	ldi	r22, 0x00	; 0
     970:	af 01       	movw	r20, r30
     972:	21 e0       	ldi	r18, 0x01	; 1
     974:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=nRF24L01P_PACKET_LEN;  
     978:	e0 91 9a 06 	lds	r30, 0x069A
     97c:	f0 91 9b 06 	lds	r31, 0x069B
     980:	11 83       	std	Z+1, r17	; 0x01
  nRF24L01P_ReadWrite_Register(0x12,0,nRF24L01P->TempBuf,1);
     982:	31 96       	adiw	r30, 0x01	; 1
     984:	82 e1       	ldi	r24, 0x12	; 18
     986:	60 e0       	ldi	r22, 0x00	; 0
     988:	af 01       	movw	r20, r30
     98a:	21 e0       	ldi	r18, 0x01	; 1
     98c:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1C,0,nRF24L01P->TempBuf,1);
     990:	e0 91 9a 06 	lds	r30, 0x069A
     994:	f0 91 9b 06 	lds	r31, 0x069B
     998:	11 82       	std	Z+1, r1	; 0x01
     99a:	31 96       	adiw	r30, 0x01	; 1
     99c:	8c e1       	ldi	r24, 0x1C	; 28
     99e:	60 e0       	ldi	r22, 0x00	; 0
     9a0:	af 01       	movw	r20, r30
     9a2:	21 e0       	ldi	r18, 0x01	; 1
     9a4:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P->TempBuf[0]=0x00;  nRF24L01P_ReadWrite_Register(0x1D,0,nRF24L01P->TempBuf,1);
     9a8:	e0 91 9a 06 	lds	r30, 0x069A
     9ac:	f0 91 9b 06 	lds	r31, 0x069B
     9b0:	11 82       	std	Z+1, r1	; 0x01
     9b2:	31 96       	adiw	r30, 0x01	; 1
     9b4:	8d e1       	ldi	r24, 0x1D	; 29
     9b6:	60 e0       	ldi	r22, 0x00	; 0
     9b8:	af 01       	movw	r20, r30
     9ba:	21 e0       	ldi	r18, 0x01	; 1
     9bc:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x10,0,(uint8_t*)"ACK00",5);
     9c0:	00 e0       	ldi	r16, 0x00	; 0
     9c2:	11 e0       	ldi	r17, 0x01	; 1
     9c4:	80 e1       	ldi	r24, 0x10	; 16
     9c6:	60 e0       	ldi	r22, 0x00	; 0
     9c8:	a8 01       	movw	r20, r16
     9ca:	25 e0       	ldi	r18, 0x05	; 5
     9cc:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0A,0,(uint8_t*)"ACK00",5);
     9d0:	8a e0       	ldi	r24, 0x0A	; 10
     9d2:	60 e0       	ldi	r22, 0x00	; 0
     9d4:	a8 01       	movw	r20, r16
     9d6:	25 e0       	ldi	r18, 0x05	; 5
     9d8:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0B,0,(uint8_t*)"PIPE1",5);
     9dc:	8b e0       	ldi	r24, 0x0B	; 11
     9de:	60 e0       	ldi	r22, 0x00	; 0
     9e0:	46 e0       	ldi	r20, 0x06	; 6
     9e2:	51 e0       	ldi	r21, 0x01	; 1
     9e4:	25 e0       	ldi	r18, 0x05	; 5
     9e6:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
     9ea:	8c e0       	ldi	r24, 0x0C	; 12
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	4c e0       	ldi	r20, 0x0C	; 12
     9f0:	51 e0       	ldi	r21, 0x01	; 1
     9f2:	25 e0       	ldi	r18, 0x05	; 5
     9f4:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
     9f8:	8d e0       	ldi	r24, 0x0D	; 13
     9fa:	60 e0       	ldi	r22, 0x00	; 0
     9fc:	42 e1       	ldi	r20, 0x12	; 18
     9fe:	51 e0       	ldi	r21, 0x01	; 1
     a00:	25 e0       	ldi	r18, 0x05	; 5
     a02:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
     a06:	8e e0       	ldi	r24, 0x0E	; 14
     a08:	60 e0       	ldi	r22, 0x00	; 0
     a0a:	48 e1       	ldi	r20, 0x18	; 24
     a0c:	51 e0       	ldi	r21, 0x01	; 1
     a0e:	25 e0       	ldi	r18, 0x05	; 5
     a10:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
     a14:	8f e0       	ldi	r24, 0x0F	; 15
     a16:	60 e0       	ldi	r22, 0x00	; 0
     a18:	4e e1       	ldi	r20, 0x1E	; 30
     a1a:	51 e0       	ldi	r21, 0x01	; 1
     a1c:	25 e0       	ldi	r18, 0x05	; 5
     a1e:	0e 94 d6 01 	call	0x3ac	; 0x3ac <nRF24L01P_ReadWrite_Register>
void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
}

void nRF24L01P_Set_Receive_Timeout(uint16_t val){
  nRF24L01P->Config.RxTimeout=val;
     a22:	e0 91 9a 06 	lds	r30, 0x069A
     a26:	f0 91 9b 06 	lds	r31, 0x069B
     a2a:	80 e2       	ldi	r24, 0x20	; 32
     a2c:	90 e0       	ldi	r25, 0x00	; 0
     a2e:	96 83       	std	Z+6, r25	; 0x06
     a30:	85 83       	std	Z+5, r24	; 0x05
  nRF24L01P_ReadWrite_Register(0x0C,0,(uint8_t*)"PIPE2",5);
  nRF24L01P_ReadWrite_Register(0x0D,0,(uint8_t*)"PIPE3",5);
  nRF24L01P_ReadWrite_Register(0x0E,0,(uint8_t*)"PIPE4",5);
  nRF24L01P_ReadWrite_Register(0x0F,0,(uint8_t*)"PIPE5",5);
  nRF24L01P_Set_Receive_Timeout(32);
  nRF24L01P_Deep_Sleep();
     a32:	0e 94 2c 04 	call	0x858	; 0x858 <nRF24L01P_Deep_Sleep>
}
     a36:	1f 91       	pop	r17
     a38:	0f 91       	pop	r16
     a3a:	08 95       	ret

00000a3c <nRF24L01P_Transmit_Basic>:

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
     a3c:	ff 92       	push	r15
     a3e:	0f 93       	push	r16
     a40:	1f 93       	push	r17
     a42:	8c 01       	movw	r16, r24
     a44:	f6 2e       	mov	r15, r22
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     a46:	e0 91 9a 06 	lds	r30, 0x069A
     a4a:	f0 91 9b 06 	lds	r31, 0x069B
     a4e:	11 8a       	std	Z+17, r1	; 0x11
     a50:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     a52:	12 8a       	std	Z+18, r1	; 0x12
  nRF24L01P_Deep_Sleep();
}

void nRF24L01P_Transmit_Basic(uint8_t *buf, uint8_t len){
  nRF24L01P_Error_Clear();
  nRF24L01P_Set_Mode_Tx();
     a54:	0e 94 cb 02 	call	0x596	; 0x596 <nRF24L01P_Set_Mode_Tx>
  buf[nRF24L01P_PACKET_LEN-5]=nRF24L01P->Address.Own;
     a58:	e0 91 9a 06 	lds	r30, 0x069A
     a5c:	f0 91 9b 06 	lds	r31, 0x069B
     a60:	83 81       	ldd	r24, Z+3	; 0x03
     a62:	f8 01       	movw	r30, r16
     a64:	83 8f       	std	Z+27, r24	; 0x1b
  buf[nRF24L01P_PACKET_LEN-4]=nRF24L01P->Address.Dest;
     a66:	e0 91 9a 06 	lds	r30, 0x069A
     a6a:	f0 91 9b 06 	lds	r31, 0x069B
     a6e:	84 81       	ldd	r24, Z+4	; 0x04
     a70:	f8 01       	movw	r30, r16
     a72:	84 8f       	std	Z+28, r24	; 0x1c
  buf[nRF24L01P_PACKET_LEN-3]=len;
     a74:	f5 8e       	std	Z+29, r15	; 0x1d
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
     a76:	c8 01       	movw	r24, r16
     a78:	6e e1       	ldi	r22, 0x1E	; 30
     a7a:	0e 94 be 01 	call	0x37c	; 0x37c <nRF24L01P_Calcuate_CRC_Block>
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
     a7e:	f8 01       	movw	r30, r16
     a80:	96 8f       	std	Z+30, r25	; 0x1e
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
     a82:	87 8f       	std	Z+31, r24	; 0x1f
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
     a84:	c8 01       	movw	r24, r16
     a86:	0e 94 20 02 	call	0x440	; 0x440 <nRF24L01P_Write_Data_To_Transmit_Buffer>
void nRF24L01P_CSN_Low(void){
  nRF24L01P_CSN_PORT&=~(1<<nRF24L01P_CSN_bp);
}

void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
     a8a:	29 9a       	sbi	0x05, 1	; 5
  uint16_t temp=nRF24L01P_Calcuate_CRC_Block(buf, 30);
  buf[nRF24L01P_PACKET_LEN-2]=(temp & 0xFF00)>>8;
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
     a8c:	0e 94 4c 02 	call	0x498	; 0x498 <nRF24L01P_Wait_Till_Transmission_Completes>
void nRF24L01P_CE_High(void){
  nRF24L01P_CE_PORT|= (1<<nRF24L01P_CE_bp);
}

void nRF24L01P_CE_Low(void){
  nRF24L01P_CE_PORT&=~(1<<nRF24L01P_CE_bp);
     a90:	29 98       	cbi	0x05, 1	; 5
  buf[nRF24L01P_PACKET_LEN-1]=(temp & 0x00FF);
  nRF24L01P_Write_Data_To_Transmit_Buffer(buf);
  nRF24L01P_CE_High();
  nRF24L01P_Wait_Till_Transmission_Completes();
  nRF24L01P_CE_Low();
}
     a92:	1f 91       	pop	r17
     a94:	0f 91       	pop	r16
     a96:	ff 90       	pop	r15
     a98:	08 95       	ret

00000a9a <nRF24L01P_Recieve_Basic>:


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
     a9a:	df 92       	push	r13
     a9c:	ef 92       	push	r14
     a9e:	ff 92       	push	r15
     aa0:	0f 93       	push	r16
     aa2:	1f 93       	push	r17
     aa4:	cf 93       	push	r28
     aa6:	df 93       	push	r29
     aa8:	7c 01       	movw	r14, r24
  nRF24L01P_Disable_SPI();
  nRF24L01P_Disable_GPIO();
}

void nRF24L01P_Error_Clear(void){
  nRF24L01P->ErrorTicks=0;
     aaa:	e0 91 9a 06 	lds	r30, 0x069A
     aae:	f0 91 9b 06 	lds	r31, 0x069B
     ab2:	11 8a       	std	Z+17, r1	; 0x11
     ab4:	10 8a       	std	Z+16, r1	; 0x10
  nRF24L01P->Error=0;
     ab6:	12 8a       	std	Z+18, r1	; 0x12


uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
     ab8:	10 86       	std	Z+8, r1	; 0x08
     aba:	17 82       	std	Z+7, r1	; 0x07
  nRF24L01P_Set_Mode_Rx();
     abc:	0e 94 e5 02 	call	0x5ca	; 0x5ca <nRF24L01P_Set_Mode_Rx>
     ac0:	72 e4       	ldi	r23, 0x42	; 66
     ac2:	d7 2e       	mov	r13, r23
     ac4:	23 c0       	rjmp	.+70     	; 0xb0c <nRF24L01P_Recieve_Basic+0x72>
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
    if(nRF24L01P_Receive_Buffer_Not_Empty()){
     ac6:	0e 94 7d 02 	call	0x4fa	; 0x4fa <nRF24L01P_Receive_Buffer_Not_Empty>
     aca:	88 23       	and	r24, r24
     acc:	99 f0       	breq	.+38     	; 0xaf4 <nRF24L01P_Recieve_Basic+0x5a>
      nRF24L01P_Read_Data_From_Receive_Buffer(buf);
     ace:	c7 01       	movw	r24, r14
     ad0:	0e 94 6f 02 	call	0x4de	; 0x4de <nRF24L01P_Read_Data_From_Receive_Buffer>
	  uint16_t rec_crc=buf[nRF24L01P_PACKET_LEN-2];
	  rec_crc<<=8;
     ad4:	f7 01       	movw	r30, r14
     ad6:	d6 8d       	ldd	r29, Z+30	; 0x1e
     ad8:	c0 e0       	ldi	r28, 0x00	; 0
	  rec_crc|=buf[nRF24L01P_PACKET_LEN-1];
     ada:	07 8d       	ldd	r16, Z+31	; 0x1f
     adc:	10 e0       	ldi	r17, 0x00	; 0
     ade:	0c 2b       	or	r16, r28
     ae0:	1d 2b       	or	r17, r29
      uint16_t calc_crc=nRF24L01P_Calcuate_CRC_Block(buf, nRF24L01P_PACKET_LEN-2);
     ae2:	c7 01       	movw	r24, r14
     ae4:	6e e1       	ldi	r22, 0x1E	; 30
     ae6:	0e 94 be 01 	call	0x37c	; 0x37c <nRF24L01P_Calcuate_CRC_Block>
      if(rec_crc == calc_crc){
     aea:	08 17       	cp	r16, r24
     aec:	19 07       	cpc	r17, r25
     aee:	11 f4       	brne	.+4      	; 0xaf4 <nRF24L01P_Recieve_Basic+0x5a>
     af0:	81 e0       	ldi	r24, 0x01	; 1
     af2:	18 c0       	rjmp	.+48     	; 0xb24 <nRF24L01P_Recieve_Basic+0x8a>
     af4:	8d 2d       	mov	r24, r13
     af6:	8a 95       	dec	r24
     af8:	f1 f7       	brne	.-4      	; 0xaf6 <nRF24L01P_Recieve_Basic+0x5c>
		sts=1;
		break;
	  }
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
     afa:	e0 91 9a 06 	lds	r30, 0x069A
     afe:	f0 91 9b 06 	lds	r31, 0x069B
     b02:	87 81       	ldd	r24, Z+7	; 0x07
     b04:	90 85       	ldd	r25, Z+8	; 0x08
     b06:	01 96       	adiw	r24, 0x01	; 1
     b08:	90 87       	std	Z+8, r25	; 0x08
     b0a:	87 83       	std	Z+7, r24	; 0x07
uint8_t nRF24L01P_Recieve_Basic(uint8_t *buf){
  uint8_t sts=0;
  nRF24L01P_Error_Clear();
  nRF24L01P->Config.RxTicks=0;
  nRF24L01P_Set_Mode_Rx();
  while(nRF24L01P->Config.RxTicks < nRF24L01P->Config.RxTimeout){
     b0c:	e0 91 9a 06 	lds	r30, 0x069A
     b10:	f0 91 9b 06 	lds	r31, 0x069B
     b14:	27 81       	ldd	r18, Z+7	; 0x07
     b16:	30 85       	ldd	r19, Z+8	; 0x08
     b18:	85 81       	ldd	r24, Z+5	; 0x05
     b1a:	96 81       	ldd	r25, Z+6	; 0x06
     b1c:	28 17       	cp	r18, r24
     b1e:	39 07       	cpc	r19, r25
     b20:	90 f2       	brcs	.-92     	; 0xac6 <nRF24L01P_Recieve_Basic+0x2c>
     b22:	80 e0       	ldi	r24, 0x00	; 0
    }
    _delay_us(100);
    nRF24L01P->Config.RxTicks++;
  }
  return sts;
}
     b24:	df 91       	pop	r29
     b26:	cf 91       	pop	r28
     b28:	1f 91       	pop	r17
     b2a:	0f 91       	pop	r16
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	df 90       	pop	r13
     b32:	08 95       	ret

00000b34 <nRF24L01P_Transmit_With_ACK>:

uint8_t nRF24L01P_Transmit_With_ACK(uint8_t *buf, uint8_t len){
     b34:	cf 93       	push	r28
     b36:	df 93       	push	r29
     b38:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P->Packet.ACKReq){
     b3a:	e0 91 9a 06 	lds	r30, 0x069A
     b3e:	f0 91 9b 06 	lds	r31, 0x069B
     b42:	87 85       	ldd	r24, Z+15	; 0x0f
     b44:	88 23       	and	r24, r24
     b46:	19 f0       	breq	.+6      	; 0xb4e <nRF24L01P_Transmit_With_ACK+0x1a>
    buf[nRF24L01P_PACKET_LEN-6]=1;
     b48:	81 e0       	ldi	r24, 0x01	; 1
     b4a:	8a 8f       	std	Y+26, r24	; 0x1a
     b4c:	01 c0       	rjmp	.+2      	; 0xb50 <nRF24L01P_Transmit_With_ACK+0x1c>
  }else{
    buf[nRF24L01P_PACKET_LEN-6]=0;
     b4e:	1a 8e       	std	Y+26, r1	; 0x1a
  }
  nRF24L01P_Transmit_Basic(buf, len);
     b50:	ce 01       	movw	r24, r28
     b52:	0e 94 1e 05 	call	0xa3c	; 0xa3c <nRF24L01P_Transmit_Basic>
  if(nRF24L01P_Recieve_Basic(buf)){
     b56:	ce 01       	movw	r24, r28
     b58:	0e 94 4d 05 	call	0xa9a	; 0xa9a <nRF24L01P_Recieve_Basic>
     b5c:	81 11       	cpse	r24, r1
     b5e:	81 e0       	ldi	r24, 0x01	; 1
    //if( (nRF24L01P->Address.Own == buf[28])){
      sts=1;
    //}
  }
  return sts;
}
     b60:	df 91       	pop	r29
     b62:	cf 91       	pop	r28
     b64:	08 95       	ret

00000b66 <nRF24L01P_Recieve_With_ACK>:


uint8_t nRF24L01P_Recieve_With_ACK(uint8_t *buf){
     b66:	cf 93       	push	r28
     b68:	df 93       	push	r29
     b6a:	ec 01       	movw	r28, r24
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
     b6c:	0e 94 4d 05 	call	0xa9a	; 0xa9a <nRF24L01P_Recieve_Basic>
     b70:	88 23       	and	r24, r24
     b72:	b9 f0       	breq	.+46     	; 0xba2 <nRF24L01P_Recieve_With_ACK+0x3c>
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
     b74:	8a 8d       	ldd	r24, Y+26	; 0x1a
     b76:	81 30       	cpi	r24, 0x01	; 1
     b78:	a1 f4       	brne	.+40     	; 0xba2 <nRF24L01P_Recieve_With_ACK+0x3c>
     b7a:	e0 91 9a 06 	lds	r30, 0x069A
     b7e:	f0 91 9b 06 	lds	r31, 0x069B
     b82:	93 81       	ldd	r25, Z+3	; 0x03
     b84:	8c 8d       	ldd	r24, Y+28	; 0x1c
     b86:	98 17       	cp	r25, r24
     b88:	61 f4       	brne	.+24     	; 0xba2 <nRF24L01P_Recieve_With_ACK+0x3c>
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     b8a:	8a ef       	ldi	r24, 0xFA	; 250
     b8c:	90 e0       	ldi	r25, 0x00	; 0
     b8e:	01 97       	sbiw	r24, 0x01	; 1
     b90:	f1 f7       	brne	.-4      	; 0xb8e <nRF24L01P_Recieve_With_ACK+0x28>
void nRF24L01P_Set_Own_Address(uint8_t addr){
  nRF24L01P->Address.Own=addr;
}

void nRF24L01P_Set_Destination_Address(uint8_t addr){
  nRF24L01P->Address.Dest=addr;
     b92:	8b 8d       	ldd	r24, Y+27	; 0x1b
     b94:	84 83       	std	Z+4, r24	; 0x04
  uint8_t sts=0;
  if(nRF24L01P_Recieve_Basic(buf)){
    if((buf[nRF24L01P_PACKET_LEN-6]==1) && (nRF24L01P->Address.Own == buf[nRF24L01P_PACKET_LEN-4])){
      _delay_us(500);
	  nRF24L01P_Set_Destination_Address(buf[nRF24L01P_PACKET_LEN-5]);
      nRF24L01P_Transmit_Basic(buf, 2);
     b96:	ce 01       	movw	r24, r28
     b98:	62 e0       	ldi	r22, 0x02	; 2
     b9a:	0e 94 1e 05 	call	0xa3c	; 0xa3c <nRF24L01P_Transmit_Basic>
     b9e:	81 e0       	ldi	r24, 0x01	; 1
     ba0:	01 c0       	rjmp	.+2      	; 0xba4 <nRF24L01P_Recieve_With_ACK+0x3e>
     ba2:	80 e0       	ldi	r24, 0x00	; 0
      sts=1;
    }
  }
  return sts;
}
     ba4:	df 91       	pop	r29
     ba6:	cf 91       	pop	r28
     ba8:	08 95       	ret

00000baa <Peripherals_ADC_Init>:
  .V3V3Sense  = 0
};


void Peripherals_ADC_Init(void){
  if( !(ADCSRA & (1<<ADEN)) ){
     baa:	80 91 7a 00 	lds	r24, 0x007A
     bae:	87 fd       	sbrc	r24, 7
     bb0:	0f c0       	rjmp	.+30     	; 0xbd0 <Peripherals_ADC_Init+0x26>
    ADMUX   = (1<<REFS1)|(1<<REFS0)|0x0F;
     bb2:	8f ec       	ldi	r24, 0xCF	; 207
     bb4:	80 93 7c 00 	sts	0x007C, r24
    ADCSRA  = (1<<ADPS1)|(1<<ADPS2);
     bb8:	86 e0       	ldi	r24, 0x06	; 6
     bba:	80 93 7a 00 	sts	0x007A, r24
    ADCSRA |= (1<<ADEN) |(1<<ADSC);
     bbe:	80 91 7a 00 	lds	r24, 0x007A
     bc2:	80 6c       	ori	r24, 0xC0	; 192
     bc4:	80 93 7a 00 	sts	0x007A, r24
    while (!(ADCSRA & (1<<ADIF))) {
     bc8:	80 91 7a 00 	lds	r24, 0x007A
     bcc:	84 ff       	sbrs	r24, 4
     bce:	fc cf       	rjmp	.-8      	; 0xbc8 <Peripherals_ADC_Init+0x1e>
     bd0:	08 95       	ret

00000bd2 <Peripherals_ADC_Sample>:
      //add timeout management
    }
  }
}

uint16_t Peripherals_ADC_Sample(uint8_t channel, uint8_t nsamples){
     bd2:	df 92       	push	r13
     bd4:	ef 92       	push	r14
     bd6:	ff 92       	push	r15
     bd8:	0f 93       	push	r16
     bda:	1f 93       	push	r17
     bdc:	18 2f       	mov	r17, r24
     bde:	d6 2e       	mov	r13, r22
  uint8_t  temp;
  uint32_t val = 0;
  Peripherals_ADC_Init();
     be0:	0e 94 d5 05 	call	0xbaa	; 0xbaa <Peripherals_ADC_Init>
  temp  = ADMUX;
     be4:	80 91 7c 00 	lds	r24, 0x007C
  temp &= 0xF0;
     be8:	80 7f       	andi	r24, 0xF0	; 240
  temp |= channel;
     bea:	81 2b       	or	r24, r17
  ADMUX = temp;
     bec:	80 93 7c 00 	sts	0x007C, r24
     bf0:	8a ef       	ldi	r24, 0xFA	; 250
     bf2:	90 e0       	ldi	r25, 0x00	; 0
     bf4:	01 97       	sbiw	r24, 0x01	; 1
     bf6:	f1 f7       	brne	.-4      	; 0xbf4 <Peripherals_ADC_Sample+0x22>
     bf8:	ee 24       	eor	r14, r14
     bfa:	ff 24       	eor	r15, r15
     bfc:	87 01       	movw	r16, r14
     bfe:	20 e0       	ldi	r18, 0x00	; 0
     c00:	14 c0       	rjmp	.+40     	; 0xc2a <Peripherals_ADC_Sample+0x58>
  _delay_us(500);
  for(uint8_t i=0; i<nsamples; i++){
    ADCSRA |= (1<<ADSC);
     c02:	80 91 7a 00 	lds	r24, 0x007A
     c06:	80 64       	ori	r24, 0x40	; 64
     c08:	80 93 7a 00 	sts	0x007A, r24
    while (!(ADCSRA & (1<<ADIF))) {
     c0c:	80 91 7a 00 	lds	r24, 0x007A
     c10:	84 ff       	sbrs	r24, 4
     c12:	fc cf       	rjmp	.-8      	; 0xc0c <Peripherals_ADC_Sample+0x3a>
      //add timeout management
    }
    val += ADCW;
     c14:	80 91 78 00 	lds	r24, 0x0078
     c18:	90 91 79 00 	lds	r25, 0x0079
     c1c:	a0 e0       	ldi	r26, 0x00	; 0
     c1e:	b0 e0       	ldi	r27, 0x00	; 0
     c20:	e8 0e       	add	r14, r24
     c22:	f9 1e       	adc	r15, r25
     c24:	0a 1f       	adc	r16, r26
     c26:	1b 1f       	adc	r17, r27
  temp  = ADMUX;
  temp &= 0xF0;
  temp |= channel;
  ADMUX = temp;
  _delay_us(500);
  for(uint8_t i=0; i<nsamples; i++){
     c28:	2f 5f       	subi	r18, 0xFF	; 255
     c2a:	2d 15       	cp	r18, r13
     c2c:	50 f3       	brcs	.-44     	; 0xc02 <Peripherals_ADC_Sample+0x30>
     c2e:	2d 2d       	mov	r18, r13
     c30:	30 e0       	ldi	r19, 0x00	; 0
     c32:	40 e0       	ldi	r20, 0x00	; 0
     c34:	50 e0       	ldi	r21, 0x00	; 0
     c36:	c8 01       	movw	r24, r16
     c38:	b7 01       	movw	r22, r14
     c3a:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <__udivmodsi4>
     c3e:	c9 01       	movw	r24, r18
    }
    val += ADCW;
  }
  val /= nsamples;
  return (uint16_t)val;
}
     c40:	1f 91       	pop	r17
     c42:	0f 91       	pop	r16
     c44:	ff 90       	pop	r15
     c46:	ef 90       	pop	r14
     c48:	df 90       	pop	r13
     c4a:	08 95       	ret

00000c4c <Peripherals_Vin_Sense_Sample>:

void Peripherals_Vin_Sense_Sample(void){
  //Status bit 0 indicates Vinsense is active
  Peripherals.Status |= (1<<0);
     c4c:	80 91 24 01 	lds	r24, 0x0124
     c50:	81 60       	ori	r24, 0x01	; 1
     c52:	80 93 24 01 	sts	0x0124, r24
  //Enable VinSense
  PORTD |= (1<<2);
     c56:	5a 9a       	sbi	0x0b, 2	; 11
  //Sample ADC
  Peripherals.VinRawADC = Peripherals_ADC_Sample(6, 4);
     c58:	86 e0       	ldi	r24, 0x06	; 6
     c5a:	64 e0       	ldi	r22, 0x04	; 4
     c5c:	0e 94 e9 05 	call	0xbd2	; 0xbd2 <Peripherals_ADC_Sample>
     c60:	90 93 26 01 	sts	0x0126, r25
     c64:	80 93 25 01 	sts	0x0125, r24
  //Disable VinSense
  PORTD &=~(1<<2);
     c68:	5a 98       	cbi	0x0b, 2	; 11
  Peripherals.Status &=~(1<<0);
     c6a:	80 91 24 01 	lds	r24, 0x0124
     c6e:	8e 7f       	andi	r24, 0xFE	; 254
     c70:	80 93 24 01 	sts	0x0124, r24
}
     c74:	08 95       	ret

00000c76 <Peripherals_Vin_RawADC_Get>:

uint16_t Peripherals_Vin_RawADC_Get(void){
  return Peripherals.VinRawADC;
}
     c76:	80 91 25 01 	lds	r24, 0x0125
     c7a:	90 91 26 01 	lds	r25, 0x0126
     c7e:	08 95       	ret

00000c80 <Peripherals_Analog_Temp_Get>:

int16_t Peripherals_Analog_Temp_Get(void){
  return 0;
}
     c80:	80 e0       	ldi	r24, 0x00	; 0
     c82:	90 e0       	ldi	r25, 0x00	; 0
     c84:	08 95       	ret

00000c86 <Peripherals_Digital_Temp_Get>:

int16_t Peripherals_Digital_Temp_Get(void){
  return 0;
}
     c86:	80 e0       	ldi	r24, 0x00	; 0
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	08 95       	ret

00000c8c <Peripherals_Digital_RH_Get>:

uint16_t Peripherals_Digital_RH_Get(void){
  return Sensors_HDC1080_RH_Get();
     c8c:	0e 94 ec 08 	call	0x11d8	; 0x11d8 <Sensors_HDC1080_RH_Get>
     c90:	08 95       	ret

00000c92 <RGB_Init>:


void RGB_Init(void){
    //LEDs are active low
    //Set logic high to turn off
    RGB_R_PORT |= (1<<RGB_R_PIN);
     c92:	5d 9a       	sbi	0x0b, 5	; 11
    RGB_G_PORT |= (1<<RGB_G_PIN);
     c94:	5e 9a       	sbi	0x0b, 6	; 11
    RGB_B_PORT |= (1<<RGB_B_PIN);
     c96:	5f 9a       	sbi	0x0b, 7	; 11
    
    //Declare pins as output
    RGB_R_DDR  |= (1<<RGB_R_PIN);
     c98:	55 9a       	sbi	0x0a, 5	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     c9a:	56 9a       	sbi	0x0a, 6	; 10
    RGB_G_DDR  |= (1<<RGB_G_PIN);
     c9c:	56 9a       	sbi	0x0a, 6	; 10
}
     c9e:	08 95       	ret

00000ca0 <RGB_Set_State>:

void RGB_Set_State(uint8_t r, uint8_t g, uint8_t b){
    if(r == ON){
     ca0:	81 30       	cpi	r24, 0x01	; 1
     ca2:	11 f4       	brne	.+4      	; 0xca8 <RGB_Set_State+0x8>
        RGB_R_PORT &=~ (1<<RGB_R_PIN);
     ca4:	5d 98       	cbi	0x0b, 5	; 11
     ca6:	01 c0       	rjmp	.+2      	; 0xcaa <RGB_Set_State+0xa>
    }
    else{
        RGB_R_PORT |=  (1<<RGB_R_PIN);
     ca8:	5d 9a       	sbi	0x0b, 5	; 11
    }

    if(g == ON){
     caa:	61 30       	cpi	r22, 0x01	; 1
     cac:	11 f4       	brne	.+4      	; 0xcb2 <RGB_Set_State+0x12>
        RGB_G_PORT &=~ (1<<RGB_G_PIN);
     cae:	5e 98       	cbi	0x0b, 6	; 11
     cb0:	01 c0       	rjmp	.+2      	; 0xcb4 <RGB_Set_State+0x14>
    }
    else{
        RGB_G_PORT |=  (1<<RGB_G_PIN);
     cb2:	5e 9a       	sbi	0x0b, 6	; 11
    }

    if(b == ON){
     cb4:	41 30       	cpi	r20, 0x01	; 1
     cb6:	11 f4       	brne	.+4      	; 0xcbc <RGB_Set_State+0x1c>
        RGB_B_PORT &=~ (1<<RGB_B_PIN);
     cb8:	5f 98       	cbi	0x0b, 7	; 11
     cba:	08 95       	ret
    }
    else{
        RGB_B_PORT |=  (1<<RGB_B_PIN);
     cbc:	5f 9a       	sbi	0x0b, 7	; 11
     cbe:	08 95       	ret

00000cc0 <Sensors_HDC1080_Struct_Init>:
}hdc1080_t;

hdc1080_t HDC1080;

void Sensors_HDC1080_Struct_Init(void){
    HDC1080.Status = 0;
     cc0:	10 92 9c 06 	sts	0x069C, r1
    HDC1080.Address = 0;
     cc4:	10 92 9d 06 	sts	0x069D, r1
    HDC1080.LoopCnt = 0;
     cc8:	10 92 9f 06 	sts	0x069F, r1
     ccc:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.Temp = 0;
     cd0:	10 92 a1 06 	sts	0x06A1, r1
     cd4:	10 92 a0 06 	sts	0x06A0, r1
    HDC1080.RH = 0;
     cd8:	10 92 a3 06 	sts	0x06A3, r1
     cdc:	10 92 a2 06 	sts	0x06A2, r1
    HDC1080.TimeoutError = 0;
     ce0:	10 92 a4 06 	sts	0x06A4, r1
    HDC1080.Error = 0;
     ce4:	10 92 a5 06 	sts	0x06A5, r1
    HDC1080.StickyError = 0;
     ce8:	10 92 a6 06 	sts	0x06A6, r1
}
     cec:	08 95       	ret

00000cee <Sensors_Init>:

void Sensors_Init(void){
    Sensors_HDC1080_Struct_Init();
     cee:	0e 94 60 06 	call	0xcc0	; 0xcc0 <Sensors_HDC1080_Struct_Init>
    //Gated with PMOS
    //Output logic high to turn off
    SENSORS_PWR_EN_PORT |= (1<<SENSORS_PWR_EN_PIN);
     cf2:	5b 9a       	sbi	0x0b, 3	; 11
    //Declare as output pin
    SENSORS_PWR_EN_DDR  |= (1<<SENSORS_PWR_EN_PIN);
     cf4:	53 9a       	sbi	0x0a, 3	; 10
    
    //SCL as input, internal pull-up disabled, HW I2C
    SENSORS_HDC1080_SCL_PORT &=~ (1<<SENSORS_HDC1080_SCL_PIN);
     cf6:	45 98       	cbi	0x08, 5	; 8
    SENSORS_HDC1080_SCL_DDR  &=~ (1<<SENSORS_HDC1080_SCL_PIN);
     cf8:	3d 98       	cbi	0x07, 5	; 7

    //SDA as input, internal pull-up disabled, HW I2C
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_PIN);
     cfa:	44 98       	cbi	0x08, 4	; 8
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_PIN);
     cfc:	3c 98       	cbi	0x07, 4	; 7
}
     cfe:	08 95       	ret

00000d00 <Sensors_I2C_Enable>:

void Sensors_I2C_Enable(void){
    TWBR = SENSORS_HDC1080_TWBR_VAL;
     d00:	83 e0       	ldi	r24, 0x03	; 3
     d02:	80 93 b8 00 	sts	0x00B8, r24
    TWCR = (1<<TWEN);
     d06:	84 e0       	ldi	r24, 0x04	; 4
     d08:	80 93 bc 00 	sts	0x00BC, r24
}
     d0c:	08 95       	ret

00000d0e <Sensors_I2C_Disable>:

void Sensors_I2C_Disable(void){
    TWCR = 0x00;
     d0e:	10 92 bc 00 	sts	0x00BC, r1
    TWBR = 0x00;
     d12:	10 92 b8 00 	sts	0x00B8, r1
}
     d16:	08 95       	ret

00000d18 <Sensors_HDC1080_Timeout_Clear>:

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     d18:	10 92 9f 06 	sts	0x069F, r1
     d1c:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     d20:	10 92 a4 06 	sts	0x06A4, r1
}
     d24:	08 95       	ret

00000d26 <Sensors_HDC1080_Error_Clear>:

void Sensors_HDC1080_Error_Clear(void){
    HDC1080.Error = 0;
     d26:	10 92 a5 06 	sts	0x06A5, r1
}
     d2a:	08 95       	ret

00000d2c <Sensors_HDC1080_Error_Reset>:
    TWCR = 0x00;
    TWBR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     d2c:	10 92 9f 06 	sts	0x069F, r1
     d30:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     d34:	10 92 a4 06 	sts	0x06A4, r1
}

void Sensors_HDC1080_Error_Clear(void){
    HDC1080.Error = 0;
     d38:	10 92 a5 06 	sts	0x06A5, r1
}

void Sensors_HDC1080_Error_Reset(void){
    Sensors_HDC1080_Timeout_Clear();
    Sensors_HDC1080_Error_Clear();
}
     d3c:	08 95       	ret

00000d3e <Sensors_HDC1080_Timeout>:
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
     d3e:	86 e0       	ldi	r24, 0x06	; 6
     d40:	8a 95       	dec	r24
     d42:	f1 f7       	brne	.-4      	; 0xd40 <Sensors_HDC1080_Timeout+0x2>

uint8_t Sensors_HDC1080_Timeout(void){
    _delay_us(10);
    uint8_t sts = 0;
    HDC1080.LoopCnt++;
     d44:	80 91 9e 06 	lds	r24, 0x069E
     d48:	90 91 9f 06 	lds	r25, 0x069F
     d4c:	01 96       	adiw	r24, 0x01	; 1
     d4e:	90 93 9f 06 	sts	0x069F, r25
     d52:	80 93 9e 06 	sts	0x069E, r24
    if(HDC1080.LoopCnt > 100){
     d56:	85 36       	cpi	r24, 0x65	; 101
     d58:	91 05       	cpc	r25, r1
     d5a:	10 f4       	brcc	.+4      	; 0xd60 <Sensors_HDC1080_Timeout+0x22>
     d5c:	80 e0       	ldi	r24, 0x00	; 0
     d5e:	08 95       	ret
      HDC1080.LoopCnt = 0;
     d60:	10 92 9f 06 	sts	0x069F, r1
     d64:	10 92 9e 06 	sts	0x069E, r1
     d68:	81 e0       	ldi	r24, 0x01	; 1
	  sts = 1;
    }
    return sts;
}
     d6a:	08 95       	ret

00000d6c <Sensors_HDC1080_I2C_Start>:

void Sensors_HDC1080_I2C_Start(void){
    if(HDC1080.Error == 0){
     d6c:	80 91 a5 06 	lds	r24, 0x06A5
     d70:	88 23       	and	r24, r24
     d72:	01 f5       	brne	.+64     	; 0xdb4 <Sensors_HDC1080_I2C_Start+0x48>
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTA);
     d74:	84 ea       	ldi	r24, 0xA4	; 164
     d76:	80 93 bc 00 	sts	0x00BC, r24
    TWCR = 0x00;
    TWBR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     d7a:	10 92 9f 06 	sts	0x069F, r1
     d7e:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     d82:	10 92 a4 06 	sts	0x06A4, r1
     d86:	08 c0       	rjmp	.+16     	; 0xd98 <Sensors_HDC1080_I2C_Start+0x2c>
void Sensors_HDC1080_I2C_Start(void){
    if(HDC1080.Error == 0){
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTA);
        Sensors_HDC1080_Timeout_Clear();
        while( !(TWCR & (1<<TWINT)) ){
            if(Sensors_HDC1080_Timeout()){
     d88:	0e 94 9f 06 	call	0xd3e	; 0xd3e <Sensors_HDC1080_Timeout>
     d8c:	88 23       	and	r24, r24
     d8e:	21 f0       	breq	.+8      	; 0xd98 <Sensors_HDC1080_I2C_Start+0x2c>
                HDC1080.Error = SENSOR_ERROR_I2C_START_TIMEOUT;
     d90:	81 e0       	ldi	r24, 0x01	; 1
     d92:	80 93 a5 06 	sts	0x06A5, r24
     d96:	08 95       	ret

void Sensors_HDC1080_I2C_Start(void){
    if(HDC1080.Error == 0){
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTA);
        Sensors_HDC1080_Timeout_Clear();
        while( !(TWCR & (1<<TWINT)) ){
     d98:	80 91 bc 00 	lds	r24, 0x00BC
     d9c:	87 ff       	sbrs	r24, 7
     d9e:	f4 cf       	rjmp	.-24     	; 0xd88 <Sensors_HDC1080_I2C_Start+0x1c>
            if(Sensors_HDC1080_Timeout()){
                HDC1080.Error = SENSOR_ERROR_I2C_START_TIMEOUT;
	            return;
	        }
        }
        HDC1080.Status = (TWSR & 0xF8);
     da0:	80 91 b9 00 	lds	r24, 0x00B9
     da4:	88 7f       	andi	r24, 0xF8	; 248
     da6:	80 93 9c 06 	sts	0x069C, r24
        if(HDC1080.Status != SENSORS_TWI_START_SENT){
     daa:	88 30       	cpi	r24, 0x08	; 8
     dac:	19 f0       	breq	.+6      	; 0xdb4 <Sensors_HDC1080_I2C_Start+0x48>
            HDC1080.Error = SENSOR_ERROR_I2C_START_NOT_SENT;
     dae:	82 e0       	ldi	r24, 0x02	; 2
     db0:	80 93 a5 06 	sts	0x06A5, r24
     db4:	08 95       	ret

00000db6 <Sensors_HDC1080_I2C_Stop>:
        }
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.Error == 0){
     db6:	80 91 a5 06 	lds	r24, 0x06A5
     dba:	88 23       	and	r24, r24
     dbc:	19 f4       	brne	.+6      	; 0xdc4 <Sensors_HDC1080_I2C_Stop+0xe>
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     dbe:	84 e9       	ldi	r24, 0x94	; 148
     dc0:	80 93 bc 00 	sts	0x00BC, r24
     dc4:	08 95       	ret

00000dc6 <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error>:
    }
}

void Sensors_HDC1080_I2C_Forced_Stop_Clear_Error(void){
    if(HDC1080.Error != 0){
     dc6:	90 91 a5 06 	lds	r25, 0x06A5
     dca:	99 23       	and	r25, r25
     dcc:	39 f0       	breq	.+14     	; 0xddc <Sensors_HDC1080_I2C_Forced_Stop_Clear_Error+0x16>
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     dce:	84 e9       	ldi	r24, 0x94	; 148
     dd0:	80 93 bc 00 	sts	0x00BC, r24
        HDC1080.StickyError = HDC1080.Error;
     dd4:	90 93 a6 06 	sts	0x06A6, r25
        HDC1080.Error = 0;
     dd8:	10 92 a5 06 	sts	0x06A5, r1
     ddc:	08 95       	ret

00000dde <Sensors_HDC1080_I2C_Send_Address>:
    }
}

void Sensors_HDC1080_I2C_Send_Address(uint8_t addr){
     dde:	98 2f       	mov	r25, r24
    if(HDC1080.Error == 0){
     de0:	80 91 a5 06 	lds	r24, 0x06A5
     de4:	88 23       	and	r24, r24
     de6:	19 f5       	brne	.+70     	; 0xe2e <Sensors_HDC1080_I2C_Send_Address+0x50>
        TWDR = addr << 1;
     de8:	99 0f       	add	r25, r25
     dea:	90 93 bb 00 	sts	0x00BB, r25
        TWCR = (1<<TWEN)|(1<<TWINT);
     dee:	84 e8       	ldi	r24, 0x84	; 132
     df0:	80 93 bc 00 	sts	0x00BC, r24
    TWCR = 0x00;
    TWBR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     df4:	10 92 9f 06 	sts	0x069F, r1
     df8:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     dfc:	10 92 a4 06 	sts	0x06A4, r1
     e00:	08 c0       	rjmp	.+16     	; 0xe12 <Sensors_HDC1080_I2C_Send_Address+0x34>
    if(HDC1080.Error == 0){
        TWDR = addr << 1;
        TWCR = (1<<TWEN)|(1<<TWINT);
        Sensors_HDC1080_Timeout_Clear();
        while( !(TWCR & (1<<TWINT)) ){
            if(Sensors_HDC1080_Timeout()){
     e02:	0e 94 9f 06 	call	0xd3e	; 0xd3e <Sensors_HDC1080_Timeout>
     e06:	88 23       	and	r24, r24
     e08:	21 f0       	breq	.+8      	; 0xe12 <Sensors_HDC1080_I2C_Send_Address+0x34>
	            HDC1080.Error = SENSOR_ERROR_I2C_ADDR_SEND_TIMEOUT;
     e0a:	83 e0       	ldi	r24, 0x03	; 3
     e0c:	80 93 a5 06 	sts	0x06A5, r24
     e10:	08 95       	ret
void Sensors_HDC1080_I2C_Send_Address(uint8_t addr){
    if(HDC1080.Error == 0){
        TWDR = addr << 1;
        TWCR = (1<<TWEN)|(1<<TWINT);
        Sensors_HDC1080_Timeout_Clear();
        while( !(TWCR & (1<<TWINT)) ){
     e12:	80 91 bc 00 	lds	r24, 0x00BC
     e16:	87 ff       	sbrs	r24, 7
     e18:	f4 cf       	rjmp	.-24     	; 0xe02 <Sensors_HDC1080_I2C_Send_Address+0x24>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.Error = SENSOR_ERROR_I2C_ADDR_SEND_TIMEOUT;
	            return;
	        }
        }
        HDC1080.Status = (TWSR & 0xF8);
     e1a:	80 91 b9 00 	lds	r24, 0x00B9
     e1e:	88 7f       	andi	r24, 0xF8	; 248
     e20:	80 93 9c 06 	sts	0x069C, r24
        if(HDC1080.Status != SENSORS_TWI_MT_SLAW_ACK){
     e24:	88 31       	cpi	r24, 0x18	; 24
     e26:	19 f0       	breq	.+6      	; 0xe2e <Sensors_HDC1080_I2C_Send_Address+0x50>
            HDC1080.Error = SENSOR_ERROR_I2C_ADDR_NACK;
     e28:	84 e0       	ldi	r24, 0x04	; 4
     e2a:	80 93 a5 06 	sts	0x06A5, r24
     e2e:	08 95       	ret

00000e30 <Sensors_HDC1080_I2C_Read>:
}


//need to check later
uint8_t Sensors_HDC1080_I2C_Read(void){
    if(HDC1080.TimeoutError==0){
     e30:	80 91 a4 06 	lds	r24, 0x06A4
     e34:	88 23       	and	r24, r24
     e36:	11 f0       	breq	.+4      	; 0xe3c <Sensors_HDC1080_I2C_Read+0xc>
     e38:	80 e0       	ldi	r24, 0x00	; 0
     e3a:	08 95       	ret
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
     e3c:	84 ec       	ldi	r24, 0xC4	; 196
     e3e:	80 93 bc 00 	sts	0x00BC, r24
    TWCR = 0x00;
    TWBR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     e42:	10 92 9f 06 	sts	0x069F, r1
     e46:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     e4a:	10 92 a4 06 	sts	0x06A4, r1
     e4e:	08 c0       	rjmp	.+16     	; 0xe60 <Sensors_HDC1080_I2C_Read+0x30>
uint8_t Sensors_HDC1080_I2C_Read(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     e50:	0e 94 9f 06 	call	0xd3e	; 0xd3e <Sensors_HDC1080_Timeout>
     e54:	88 23       	and	r24, r24
     e56:	21 f0       	breq	.+8      	; 0xe60 <Sensors_HDC1080_I2C_Read+0x30>
	            HDC1080.TimeoutError=0xF2;
     e58:	82 ef       	ldi	r24, 0xF2	; 242
     e5a:	80 93 a4 06 	sts	0x06A4, r24
     e5e:	04 c0       	rjmp	.+8      	; 0xe68 <Sensors_HDC1080_I2C_Read+0x38>
//need to check later
uint8_t Sensors_HDC1080_I2C_Read(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     e60:	80 91 bc 00 	lds	r24, 0x00BC
     e64:	87 ff       	sbrs	r24, 7
     e66:	f4 cf       	rjmp	.-24     	; 0xe50 <Sensors_HDC1080_I2C_Read+0x20>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF2;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     e68:	80 91 b9 00 	lds	r24, 0x00B9
     e6c:	88 7f       	andi	r24, 0xF8	; 248
     e6e:	80 93 9c 06 	sts	0x069C, r24
        return TWDR;
     e72:	80 91 bb 00 	lds	r24, 0x00BB
    }
    else{
        return 0;
    }
}
     e76:	08 95       	ret

00000e78 <Sensors_HDC1080_I2C_Write>:

void Sensors_HDC1080_I2C_Write(uint8_t data){
     e78:	98 2f       	mov	r25, r24
    if(HDC1080.Error == 0){
     e7a:	80 91 a5 06 	lds	r24, 0x06A5
     e7e:	88 23       	and	r24, r24
     e80:	e9 f4       	brne	.+58     	; 0xebc <Sensors_HDC1080_I2C_Write+0x44>
        TWDR = data;
     e82:	90 93 bb 00 	sts	0x00BB, r25
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWEA);
     e86:	84 ec       	ldi	r24, 0xC4	; 196
     e88:	80 93 bc 00 	sts	0x00BC, r24
    TWCR = 0x00;
    TWBR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     e8c:	10 92 9f 06 	sts	0x069F, r1
     e90:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     e94:	10 92 a4 06 	sts	0x06A4, r1
     e98:	08 c0       	rjmp	.+16     	; 0xeaa <Sensors_HDC1080_I2C_Write+0x32>
    if(HDC1080.Error == 0){
        TWDR = data;
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     e9a:	0e 94 9f 06 	call	0xd3e	; 0xd3e <Sensors_HDC1080_Timeout>
     e9e:	88 23       	and	r24, r24
     ea0:	21 f0       	breq	.+8      	; 0xeaa <Sensors_HDC1080_I2C_Write+0x32>
	            HDC1080.TimeoutError=0xF1;
     ea2:	81 ef       	ldi	r24, 0xF1	; 241
     ea4:	80 93 a4 06 	sts	0x06A4, r24
     ea8:	04 c0       	rjmp	.+8      	; 0xeb2 <Sensors_HDC1080_I2C_Write+0x3a>
void Sensors_HDC1080_I2C_Write(uint8_t data){
    if(HDC1080.Error == 0){
        TWDR = data;
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWEA);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     eaa:	80 91 bc 00 	lds	r24, 0x00BC
     eae:	87 ff       	sbrs	r24, 7
     eb0:	f4 cf       	rjmp	.-24     	; 0xe9a <Sensors_HDC1080_I2C_Write+0x22>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF1;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     eb2:	80 91 b9 00 	lds	r24, 0x00B9
     eb6:	88 7f       	andi	r24, 0xF8	; 248
     eb8:	80 93 9c 06 	sts	0x069C, r24
     ebc:	08 95       	ret

00000ebe <Sensors_HDC1080_I2C_Read_Nack>:
    }
}

uint8_t Sensors_HDC1080_I2C_Read_Nack(void){
    if(HDC1080.TimeoutError==0){
     ebe:	80 91 a4 06 	lds	r24, 0x06A4
     ec2:	88 23       	and	r24, r24
     ec4:	11 f0       	breq	.+4      	; 0xeca <Sensors_HDC1080_I2C_Read_Nack+0xc>
     ec6:	80 e0       	ldi	r24, 0x00	; 0
     ec8:	08 95       	ret
        TWCR=(1<<TWEN)|(1<<TWINT);
     eca:	84 e8       	ldi	r24, 0x84	; 132
     ecc:	80 93 bc 00 	sts	0x00BC, r24
    TWCR = 0x00;
    TWBR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
     ed0:	10 92 9f 06 	sts	0x069F, r1
     ed4:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
     ed8:	10 92 a4 06 	sts	0x06A4, r1
     edc:	08 c0       	rjmp	.+16     	; 0xeee <Sensors_HDC1080_I2C_Read_Nack+0x30>
uint8_t Sensors_HDC1080_I2C_Read_Nack(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
            if(Sensors_HDC1080_Timeout()){
     ede:	0e 94 9f 06 	call	0xd3e	; 0xd3e <Sensors_HDC1080_Timeout>
     ee2:	88 23       	and	r24, r24
     ee4:	21 f0       	breq	.+8      	; 0xeee <Sensors_HDC1080_I2C_Read_Nack+0x30>
	            HDC1080.TimeoutError=0xF3;
     ee6:	83 ef       	ldi	r24, 0xF3	; 243
     ee8:	80 93 a4 06 	sts	0x06A4, r24
     eec:	04 c0       	rjmp	.+8      	; 0xef6 <Sensors_HDC1080_I2C_Read_Nack+0x38>

uint8_t Sensors_HDC1080_I2C_Read_Nack(void){
    if(HDC1080.TimeoutError==0){
        TWCR=(1<<TWEN)|(1<<TWINT);
        Sensors_HDC1080_Timeout_Clear();
        while(!(TWCR & (1<<TWINT))){
     eee:	80 91 bc 00 	lds	r24, 0x00BC
     ef2:	87 ff       	sbrs	r24, 7
     ef4:	f4 cf       	rjmp	.-24     	; 0xede <Sensors_HDC1080_I2C_Read_Nack+0x20>
            if(Sensors_HDC1080_Timeout()){
	            HDC1080.TimeoutError=0xF3;
	            break;
	        }
        }
        HDC1080.Status=(TWSR & 0xF8);
     ef6:	80 91 b9 00 	lds	r24, 0x00B9
     efa:	88 7f       	andi	r24, 0xF8	; 248
     efc:	80 93 9c 06 	sts	0x069C, r24
        return TWDR;
     f00:	80 91 bb 00 	lds	r24, 0x00BB
    }
    else{
        return 0;
    }
}
     f04:	08 95       	ret

00000f06 <Sensors_HDC1080_Find_Address>:
uint8_t Sensors_HDC1080_Find_Address(void){
     f06:	0f 93       	push	r16
     f08:	1f 93       	push	r17
     f0a:	10 e0       	ldi	r17, 0x00	; 0
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.Error == 0){
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     f0c:	04 e9       	ldi	r16, 0x94	; 148
    }
}
uint8_t Sensors_HDC1080_Find_Address(void){
    uint8_t addr=0;
    for(uint8_t i=0;i<127;i++){
        Sensors_HDC1080_I2C_Start();
     f0e:	0e 94 b6 06 	call	0xd6c	; 0xd6c <Sensors_HDC1080_I2C_Start>
	    Sensors_HDC1080_I2C_Write(i<<1);
     f12:	81 2f       	mov	r24, r17
     f14:	88 0f       	add	r24, r24
     f16:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
        }
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.Error == 0){
     f1a:	80 91 a5 06 	lds	r24, 0x06A5
     f1e:	88 23       	and	r24, r24
     f20:	11 f4       	brne	.+4      	; 0xf26 <Sensors_HDC1080_Find_Address+0x20>
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     f22:	00 93 bc 00 	sts	0x00BC, r16
    uint8_t addr=0;
    for(uint8_t i=0;i<127;i++){
        Sensors_HDC1080_I2C_Start();
	    Sensors_HDC1080_I2C_Write(i<<1);
	    Sensors_HDC1080_I2C_Stop();
	    if(HDC1080.TimeoutError==0){
     f26:	80 91 a4 06 	lds	r24, 0x06A4
     f2a:	88 23       	and	r24, r24
     f2c:	41 f4       	brne	.+16     	; 0xf3e <Sensors_HDC1080_Find_Address+0x38>
	        if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
     f2e:	80 91 9c 06 	lds	r24, 0x069C
     f32:	88 31       	cpi	r24, 0x18	; 24
     f34:	21 f4       	brne	.+8      	; 0xf3e <Sensors_HDC1080_Find_Address+0x38>
	            addr=i;
	            HDC1080.Address=i;
     f36:	10 93 9d 06 	sts	0x069D, r17
     f3a:	81 2f       	mov	r24, r17
     f3c:	04 c0       	rjmp	.+8      	; 0xf46 <Sensors_HDC1080_Find_Address+0x40>
        return 0;
    }
}
uint8_t Sensors_HDC1080_Find_Address(void){
    uint8_t addr=0;
    for(uint8_t i=0;i<127;i++){
     f3e:	1f 5f       	subi	r17, 0xFF	; 255
     f40:	1f 37       	cpi	r17, 0x7F	; 127
     f42:	29 f7       	brne	.-54     	; 0xf0e <Sensors_HDC1080_Find_Address+0x8>
     f44:	80 e0       	ldi	r24, 0x00	; 0
        else{
	        addr=0;
	    }
    }
    return addr;
}
     f46:	1f 91       	pop	r17
     f48:	0f 91       	pop	r16
     f4a:	08 95       	ret

00000f4c <Sensors_HDC1080_Read_Reg>:

uint16_t Sensors_HDC1080_Read_Reg(uint8_t addr){
     f4c:	0f 93       	push	r16
     f4e:	1f 93       	push	r17
     f50:	08 2f       	mov	r16, r24
    uint16_t val=0;
    Sensors_HDC1080_I2C_Start();
     f52:	0e 94 b6 06 	call	0xd6c	; 0xd6c <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
     f56:	80 91 9d 06 	lds	r24, 0x069D
     f5a:	88 0f       	add	r24, r24
     f5c:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
     f60:	80 91 9c 06 	lds	r24, 0x069C
     f64:	88 31       	cpi	r24, 0x18	; 24
     f66:	d9 f5       	brne	.+118    	; 0xfde <Sensors_HDC1080_Read_Reg+0x92>
        Sensors_HDC1080_I2C_Write(addr);
     f68:	80 2f       	mov	r24, r16
     f6a:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
     f6e:	80 91 9c 06 	lds	r24, 0x069C
     f72:	88 32       	cpi	r24, 0x28	; 40
     f74:	91 f5       	brne	.+100    	; 0xfda <Sensors_HDC1080_Read_Reg+0x8e>
        }
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.Error == 0){
     f76:	80 91 a5 06 	lds	r24, 0x06A5
     f7a:	88 23       	and	r24, r24
     f7c:	19 f4       	brne	.+6      	; 0xf84 <Sensors_HDC1080_Read_Reg+0x38>
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     f7e:	84 e9       	ldi	r24, 0x94	; 148
     f80:	80 93 bc 00 	sts	0x00BC, r24
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
        Sensors_HDC1080_I2C_Write(addr);
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
	        Sensors_HDC1080_I2C_Stop();
	        Sensors_HDC1080_I2C_Start();
     f84:	0e 94 b6 06 	call	0xd6c	; 0xd6c <Sensors_HDC1080_I2C_Start>
	        Sensors_HDC1080_I2C_Write((HDC1080.Address<<1)|0x01);
     f88:	80 91 9d 06 	lds	r24, 0x069D
     f8c:	88 0f       	add	r24, r24
     f8e:	81 60       	ori	r24, 0x01	; 1
     f90:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
            if(HDC1080.Status==SENSORS_TWI_MR_SLAR_ACK){
     f94:	80 91 9c 06 	lds	r24, 0x069C
     f98:	80 34       	cpi	r24, 0x40	; 64
     f9a:	e9 f4       	brne	.+58     	; 0xfd6 <Sensors_HDC1080_Read_Reg+0x8a>
	            val=Sensors_HDC1080_I2C_Read();
     f9c:	0e 94 18 07 	call	0xe30	; 0xe30 <Sensors_HDC1080_I2C_Read>
     fa0:	28 2f       	mov	r18, r24
     fa2:	30 e0       	ldi	r19, 0x00	; 0
		        if(HDC1080.Status==SENSORS_TWI_MR_DATA_ACK){
     fa4:	80 91 9c 06 	lds	r24, 0x069C
     fa8:	80 35       	cpi	r24, 0x50	; 80
     faa:	89 f4       	brne	.+34     	; 0xfce <Sensors_HDC1080_Read_Reg+0x82>
		            val<<=8;
     fac:	12 2f       	mov	r17, r18
     fae:	00 27       	eor	r16, r16
		            val|=Sensors_HDC1080_I2C_Read_Nack();
     fb0:	0e 94 5f 07 	call	0xebe	; 0xebe <Sensors_HDC1080_I2C_Read_Nack>
     fb4:	28 2f       	mov	r18, r24
     fb6:	30 e0       	ldi	r19, 0x00	; 0
     fb8:	20 2b       	or	r18, r16
     fba:	31 2b       	or	r19, r17
		            if(HDC1080.Status==SENSORS_TWI_MR_DATA_NACK){
     fbc:	80 91 9c 06 	lds	r24, 0x069C
     fc0:	88 35       	cpi	r24, 0x58	; 88
     fc2:	19 f4       	brne	.+6      	; 0xfca <Sensors_HDC1080_Read_Reg+0x7e>
		                HDC1080.Error=0x00;
     fc4:	10 92 a5 06 	sts	0x06A5, r1
     fc8:	0f c0       	rjmp	.+30     	; 0xfe8 <Sensors_HDC1080_Read_Reg+0x9c>
		            }
                    else{
		                HDC1080.Error=0x05;
     fca:	85 e0       	ldi	r24, 0x05	; 5
     fcc:	01 c0       	rjmp	.+2      	; 0xfd0 <Sensors_HDC1080_Read_Reg+0x84>
		            }
		        }
                else{
		            HDC1080.Error=0x04;
     fce:	84 e0       	ldi	r24, 0x04	; 4
     fd0:	80 93 a5 06 	sts	0x06A5, r24
     fd4:	09 c0       	rjmp	.+18     	; 0xfe8 <Sensors_HDC1080_Read_Reg+0x9c>
		        }
	        }
            else{
	            HDC1080.Error=0x03;
     fd6:	83 e0       	ldi	r24, 0x03	; 3
     fd8:	03 c0       	rjmp	.+6      	; 0xfe0 <Sensors_HDC1080_Read_Reg+0x94>
	        }
	    }
        else{
	        HDC1080.Error=0x02;
     fda:	82 e0       	ldi	r24, 0x02	; 2
     fdc:	01 c0       	rjmp	.+2      	; 0xfe0 <Sensors_HDC1080_Read_Reg+0x94>
	    }
    }
    else{
        HDC1080.Error=0x01;
     fde:	81 e0       	ldi	r24, 0x01	; 1
     fe0:	80 93 a5 06 	sts	0x06A5, r24
     fe4:	20 e0       	ldi	r18, 0x00	; 0
     fe6:	30 e0       	ldi	r19, 0x00	; 0
        }
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.Error == 0){
     fe8:	80 91 a5 06 	lds	r24, 0x06A5
     fec:	88 23       	and	r24, r24
     fee:	19 f0       	breq	.+6      	; 0xff6 <Sensors_HDC1080_Read_Reg+0xaa>
     ff0:	20 e0       	ldi	r18, 0x00	; 0
     ff2:	30 e0       	ldi	r19, 0x00	; 0
     ff4:	03 c0       	rjmp	.+6      	; 0xffc <Sensors_HDC1080_Read_Reg+0xb0>
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
     ff6:	84 e9       	ldi	r24, 0x94	; 148
     ff8:	80 93 bc 00 	sts	0x00BC, r24
    Sensors_HDC1080_I2C_Stop();
    if(HDC1080.Error!=0x00){
        val=0;
    }
    return val;
}
     ffc:	c9 01       	movw	r24, r18
     ffe:	1f 91       	pop	r17
    1000:	0f 91       	pop	r16
    1002:	08 95       	ret

00001004 <Sensors_HDC1080_Write_Reg>:


void Sensors_HDC1080_Write_Reg(uint8_t addr, uint16_t val){
    1004:	ff 92       	push	r15
    1006:	0f 93       	push	r16
    1008:	1f 93       	push	r17
    100a:	18 2f       	mov	r17, r24
    100c:	f6 2e       	mov	r15, r22
    100e:	07 2f       	mov	r16, r23
    Sensors_HDC1080_I2C_Start();
    1010:	0e 94 b6 06 	call	0xd6c	; 0xd6c <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
    1014:	80 91 9d 06 	lds	r24, 0x069D
    1018:	88 0f       	add	r24, r24
    101a:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
    101e:	80 91 9c 06 	lds	r24, 0x069C
    1022:	88 31       	cpi	r24, 0x18	; 24
    1024:	f1 f4       	brne	.+60     	; 0x1062 <Sensors_HDC1080_Write_Reg+0x5e>
        Sensors_HDC1080_I2C_Write(addr);
    1026:	81 2f       	mov	r24, r17
    1028:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
    102c:	80 91 9c 06 	lds	r24, 0x069C
    1030:	88 32       	cpi	r24, 0x28	; 40
    1032:	a9 f4       	brne	.+42     	; 0x105e <Sensors_HDC1080_Write_Reg+0x5a>
	        Sensors_HDC1080_I2C_Write(val>>8);
    1034:	80 2f       	mov	r24, r16
    1036:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
	        if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
    103a:	80 91 9c 06 	lds	r24, 0x069C
    103e:	88 32       	cpi	r24, 0x28	; 40
    1040:	61 f4       	brne	.+24     	; 0x105a <Sensors_HDC1080_Write_Reg+0x56>
	            Sensors_HDC1080_I2C_Write(val&0xFF);
    1042:	8f 2d       	mov	r24, r15
    1044:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
		        if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
    1048:	80 91 9c 06 	lds	r24, 0x069C
    104c:	88 32       	cpi	r24, 0x28	; 40
    104e:	19 f4       	brne	.+6      	; 0x1056 <Sensors_HDC1080_Write_Reg+0x52>
		            HDC1080.Error=0x00;
    1050:	10 92 a5 06 	sts	0x06A5, r1
    1054:	09 c0       	rjmp	.+18     	; 0x1068 <Sensors_HDC1080_Write_Reg+0x64>
		        }
                else{
		            HDC1080.Error=0x14;
    1056:	84 e1       	ldi	r24, 0x14	; 20
    1058:	05 c0       	rjmp	.+10     	; 0x1064 <Sensors_HDC1080_Write_Reg+0x60>
		        }
	        }
            else{
	            HDC1080.Error=0x13;
    105a:	83 e1       	ldi	r24, 0x13	; 19
    105c:	03 c0       	rjmp	.+6      	; 0x1064 <Sensors_HDC1080_Write_Reg+0x60>
	        }
	    }
        else{
	        HDC1080.Error=0x12;
    105e:	82 e1       	ldi	r24, 0x12	; 18
    1060:	01 c0       	rjmp	.+2      	; 0x1064 <Sensors_HDC1080_Write_Reg+0x60>
	    }
    }
    else{
        HDC1080.Error=0x11;
    1062:	81 e1       	ldi	r24, 0x11	; 17
    1064:	80 93 a5 06 	sts	0x06A5, r24
        }
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.Error == 0){
    1068:	80 91 a5 06 	lds	r24, 0x06A5
    106c:	88 23       	and	r24, r24
    106e:	19 f4       	brne	.+6      	; 0x1076 <Sensors_HDC1080_Write_Reg+0x72>
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
    1070:	84 e9       	ldi	r24, 0x94	; 148
    1072:	80 93 bc 00 	sts	0x00BC, r24
    }
    else{
        HDC1080.Error=0x11;
    }
    Sensors_HDC1080_I2C_Stop();
}
    1076:	1f 91       	pop	r17
    1078:	0f 91       	pop	r16
    107a:	ff 90       	pop	r15
    107c:	08 95       	ret

0000107e <Sensors_HDC1080_Trigger_Humidity_Measurement>:

void Sensors_HDC1080_Trigger_Humidity_Measurement(void){
    Sensors_HDC1080_I2C_Start();
    107e:	0e 94 b6 06 	call	0xd6c	; 0xd6c <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write(HDC1080.Address<<1);
    1082:	80 91 9d 06 	lds	r24, 0x069D
    1086:	88 0f       	add	r24, r24
    1088:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
    if(HDC1080.Status==SENSORS_TWI_MT_SLAW_ACK){
    108c:	80 91 9c 06 	lds	r24, 0x069C
    1090:	88 31       	cpi	r24, 0x18	; 24
    1092:	61 f4       	brne	.+24     	; 0x10ac <Sensors_HDC1080_Trigger_Humidity_Measurement+0x2e>
        Sensors_HDC1080_I2C_Write(0x01);
    1094:	81 e0       	ldi	r24, 0x01	; 1
    1096:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
	    if(HDC1080.Status==SENSORS_TWI_MT_DATA_ACK){
    109a:	80 91 9c 06 	lds	r24, 0x069C
    109e:	88 32       	cpi	r24, 0x28	; 40
    10a0:	19 f4       	brne	.+6      	; 0x10a8 <Sensors_HDC1080_Trigger_Humidity_Measurement+0x2a>
	        HDC1080.Error=0x00;
    10a2:	10 92 a5 06 	sts	0x06A5, r1
    10a6:	05 c0       	rjmp	.+10     	; 0x10b2 <Sensors_HDC1080_Trigger_Humidity_Measurement+0x34>
	    }
        else{
	        HDC1080.Error=0x22;
    10a8:	82 e2       	ldi	r24, 0x22	; 34
    10aa:	01 c0       	rjmp	.+2      	; 0x10ae <Sensors_HDC1080_Trigger_Humidity_Measurement+0x30>
	    }
    }
    else{
        HDC1080.Error=0x21;
    10ac:	81 e2       	ldi	r24, 0x21	; 33
    10ae:	80 93 a5 06 	sts	0x06A5, r24
        }
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.Error == 0){
    10b2:	80 91 a5 06 	lds	r24, 0x06A5
    10b6:	88 23       	and	r24, r24
    10b8:	19 f4       	brne	.+6      	; 0x10c0 <Sensors_HDC1080_Trigger_Humidity_Measurement+0x42>
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
    10ba:	84 e9       	ldi	r24, 0x94	; 148
    10bc:	80 93 bc 00 	sts	0x00BC, r24
    10c0:	08 95       	ret

000010c2 <Sensors_HDC1080_Read_Humidity_Plain>:
        HDC1080.Error=0x21;
    }
    Sensors_HDC1080_I2C_Stop();
}

uint16_t Sensors_HDC1080_Read_Humidity_Plain(void){
    10c2:	1f 93       	push	r17
    TWCR = 0x00;
    TWBR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
    10c4:	10 92 9f 06 	sts	0x069F, r1
    10c8:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
    10cc:	10 92 a4 06 	sts	0x06A4, r1
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    10d0:	80 e1       	ldi	r24, 0x10	; 16
    10d2:	97 e2       	ldi	r25, 0x27	; 39
    10d4:	01 97       	sbiw	r24, 0x01	; 1
    10d6:	f1 f7       	brne	.-4      	; 0x10d4 <Sensors_HDC1080_Read_Humidity_Plain+0x12>

uint16_t Sensors_HDC1080_Read_Humidity_Plain(void){
    uint32_t val=0;
    Sensors_HDC1080_Timeout_Clear();
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    Sensors_HDC1080_I2C_Start();
    10d8:	0e 94 b6 06 	call	0xd6c	; 0xd6c <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Write((HDC1080.Address<<1)|0x01);
    10dc:	80 91 9d 06 	lds	r24, 0x069D
    10e0:	88 0f       	add	r24, r24
    10e2:	81 60       	ori	r24, 0x01	; 1
    10e4:	0e 94 3c 07 	call	0xe78	; 0xe78 <Sensors_HDC1080_I2C_Write>
    val=Sensors_HDC1080_I2C_Read();
    10e8:	0e 94 18 07 	call	0xe30	; 0xe30 <Sensors_HDC1080_I2C_Read>
    10ec:	18 2f       	mov	r17, r24
    val<<=8;
    val|=Sensors_HDC1080_I2C_Read_Nack();
    10ee:	0e 94 5f 07 	call	0xebe	; 0xebe <Sensors_HDC1080_I2C_Read_Nack>
    10f2:	28 2f       	mov	r18, r24
        }
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.Error == 0){
    10f4:	80 91 a5 06 	lds	r24, 0x06A5
    10f8:	88 23       	and	r24, r24
    10fa:	19 f4       	brne	.+6      	; 0x1102 <Sensors_HDC1080_Read_Humidity_Plain+0x40>
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
    10fc:	84 e9       	ldi	r24, 0x94	; 148
    10fe:	80 93 bc 00 	sts	0x00BC, r24
    Sensors_HDC1080_I2C_Write((HDC1080.Address<<1)|0x01);
    val=Sensors_HDC1080_I2C_Read();
    val<<=8;
    val|=Sensors_HDC1080_I2C_Read_Nack();
    Sensors_HDC1080_I2C_Stop();
    if(Sensors_HDC1080_Timeout_Error_Get()==0){
    1102:	80 91 a4 06 	lds	r24, 0x06A4
    1106:	88 23       	and	r24, r24
    1108:	29 f0       	breq	.+10     	; 0x1114 <Sensors_HDC1080_Read_Humidity_Plain+0x52>
    110a:	20 e0       	ldi	r18, 0x00	; 0
    110c:	30 e0       	ldi	r19, 0x00	; 0
    110e:	40 e0       	ldi	r20, 0x00	; 0
    1110:	50 e0       	ldi	r21, 0x00	; 0
    1112:	23 c0       	rjmp	.+70     	; 0x115a <Sensors_HDC1080_Read_Humidity_Plain+0x98>
    uint32_t val=0;
    Sensors_HDC1080_Timeout_Clear();
    _delay_ms(SENSORS_HDC1080_CONV_DELAY);
    Sensors_HDC1080_I2C_Start();
    Sensors_HDC1080_I2C_Write((HDC1080.Address<<1)|0x01);
    val=Sensors_HDC1080_I2C_Read();
    1114:	61 2f       	mov	r22, r17
    1116:	70 e0       	ldi	r23, 0x00	; 0
    1118:	80 e0       	ldi	r24, 0x00	; 0
    111a:	90 e0       	ldi	r25, 0x00	; 0
    val<<=8;
    111c:	98 2f       	mov	r25, r24
    111e:	87 2f       	mov	r24, r23
    1120:	76 2f       	mov	r23, r22
    1122:	66 27       	eor	r22, r22
    val|=Sensors_HDC1080_I2C_Read_Nack();
    1124:	30 e0       	ldi	r19, 0x00	; 0
    1126:	40 e0       	ldi	r20, 0x00	; 0
    1128:	50 e0       	ldi	r21, 0x00	; 0
    112a:	62 2b       	or	r22, r18
    112c:	73 2b       	or	r23, r19
    112e:	84 2b       	or	r24, r20
    1130:	95 2b       	or	r25, r21
    Sensors_HDC1080_I2C_Stop();
    if(Sensors_HDC1080_Timeout_Error_Get()==0){
        val*=100;
    1132:	24 e6       	ldi	r18, 0x64	; 100
    1134:	30 e0       	ldi	r19, 0x00	; 0
    1136:	40 e0       	ldi	r20, 0x00	; 0
    1138:	50 e0       	ldi	r21, 0x00	; 0
    113a:	0e 94 db 0e 	call	0x1db6	; 0x1db6 <__mulsi3>
        val/=65535;
    113e:	2f ef       	ldi	r18, 0xFF	; 255
    1140:	3f ef       	ldi	r19, 0xFF	; 255
    1142:	40 e0       	ldi	r20, 0x00	; 0
    1144:	50 e0       	ldi	r21, 0x00	; 0
    1146:	0e 94 fa 0e 	call	0x1df4	; 0x1df4 <__udivmodsi4>
    114a:	c9 01       	movw	r24, r18
    114c:	da 01       	movw	r26, r20
    114e:	9c 01       	movw	r18, r24
    1150:	ad 01       	movw	r20, r26
        HDC1080.RH = (uint16_t)val;
    1152:	30 93 a3 06 	sts	0x06A3, r19
    1156:	20 93 a2 06 	sts	0x06A2, r18
    }
    else{
        val=0;
    }
    return val;
}
    115a:	c9 01       	movw	r24, r18
    115c:	1f 91       	pop	r17
    115e:	08 95       	ret

00001160 <Sensors_Sample>:



void Sensors_Sample(void){
    //Enable Power to sensor module
    SENSORS_PWR_EN_PORT &=~ (1<<SENSORS_PWR_EN_PIN);
    1160:	5b 98       	cbi	0x0b, 3	; 11
    SENSORS_HDC1080_SDA_PORT &=~ (1<<SENSORS_HDC1080_SDA_PIN);
    SENSORS_HDC1080_SDA_DDR  &=~ (1<<SENSORS_HDC1080_SDA_PIN);
}

void Sensors_I2C_Enable(void){
    TWBR = SENSORS_HDC1080_TWBR_VAL;
    1162:	83 e0       	ldi	r24, 0x03	; 3
    1164:	80 93 b8 00 	sts	0x00B8, r24
    TWCR = (1<<TWEN);
    1168:	84 e0       	ldi	r24, 0x04	; 4
    116a:	80 93 bc 00 	sts	0x00BC, r24
    116e:	80 e1       	ldi	r24, 0x10	; 16
    1170:	97 e2       	ldi	r25, 0x27	; 39
    1172:	01 97       	sbiw	r24, 0x01	; 1
    1174:	f1 f7       	brne	.-4      	; 0x1172 <Sensors_Sample+0x12>
    TWCR = 0x00;
    TWBR = 0x00;
}

void Sensors_HDC1080_Timeout_Clear(void){
    HDC1080.LoopCnt = 0;
    1176:	10 92 9f 06 	sts	0x069F, r1
    117a:	10 92 9e 06 	sts	0x069E, r1
    HDC1080.TimeoutError = 0;
    117e:	10 92 a4 06 	sts	0x06A4, r1
}

void Sensors_HDC1080_Error_Clear(void){
    HDC1080.Error = 0;
    1182:	10 92 a5 06 	sts	0x06A5, r1
    Sensors_I2C_Enable();
    //Wait until sensor is ready
    _delay_ms(20);
    
    Sensors_HDC1080_Error_Reset();
    Sensors_HDC1080_I2C_Start();
    1186:	0e 94 b6 06 	call	0xd6c	; 0xd6c <Sensors_HDC1080_I2C_Start>
    Sensors_HDC1080_I2C_Send_Address(0x40);
    118a:	80 e4       	ldi	r24, 0x40	; 64
    118c:	0e 94 ef 06 	call	0xdde	; 0xdde <Sensors_HDC1080_I2C_Send_Address>
        }
    }
}

void Sensors_HDC1080_I2C_Stop(void){
    if(HDC1080.Error == 0){
    1190:	90 91 a5 06 	lds	r25, 0x06A5
    1194:	99 23       	and	r25, r25
    1196:	21 f4       	brne	.+8      	; 0x11a0 <Sensors_Sample+0x40>
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
    1198:	84 e9       	ldi	r24, 0x94	; 148
    119a:	80 93 bc 00 	sts	0x00BC, r24
    119e:	07 c0       	rjmp	.+14     	; 0x11ae <Sensors_Sample+0x4e>
    }
}

void Sensors_HDC1080_I2C_Forced_Stop_Clear_Error(void){
    if(HDC1080.Error != 0){
        TWCR = (1<<TWEN)|(1<<TWINT)|(1<<TWSTO);
    11a0:	84 e9       	ldi	r24, 0x94	; 148
    11a2:	80 93 bc 00 	sts	0x00BC, r24
        HDC1080.StickyError = HDC1080.Error;
    11a6:	90 93 a6 06 	sts	0x06A6, r25
        HDC1080.Error = 0;
    11aa:	10 92 a5 06 	sts	0x06A5, r1
    TWBR = SENSORS_HDC1080_TWBR_VAL;
    TWCR = (1<<TWEN);
}

void Sensors_I2C_Disable(void){
    TWCR = 0x00;
    11ae:	10 92 bc 00 	sts	0x00BC, r1
    TWBR = 0x00;
    11b2:	10 92 b8 00 	sts	0x00B8, r1
    //Clear errors, send forced stop if necessary
    Sensors_HDC1080_I2C_Forced_Stop_Clear_Error();
    //Disable I2C hardware
    Sensors_I2C_Disable();
    //Disable Power to sensor module
    SENSORS_PWR_EN_PORT |=  (1<<SENSORS_PWR_EN_PIN);
    11b6:	5b 9a       	sbi	0x0b, 3	; 11
}
    11b8:	08 95       	ret

000011ba <Sensors_HDC1080_Address_Get>:



uint8_t Sensors_HDC1080_Address_Get(void){
  return HDC1080.Address;
}
    11ba:	80 91 9d 06 	lds	r24, 0x069D
    11be:	08 95       	ret

000011c0 <Sensors_HDC1080_Status_Get>:

uint8_t Sensors_HDC1080_Status_Get(void){
  return HDC1080.Status;
}
    11c0:	80 91 9c 06 	lds	r24, 0x069C
    11c4:	08 95       	ret

000011c6 <Sensors_HDC1080_Error_Get>:

uint8_t Sensors_HDC1080_Error_Get(void){
  return HDC1080.Error;
}
    11c6:	80 91 a5 06 	lds	r24, 0x06A5
    11ca:	08 95       	ret

000011cc <Sensors_HDC1080_Sticky_Error_Get>:

uint8_t Sensors_HDC1080_Sticky_Error_Get(void){
  return HDC1080.StickyError;
}
    11cc:	80 91 a6 06 	lds	r24, 0x06A6
    11d0:	08 95       	ret

000011d2 <Sensors_HDC1080_Timeout_Error_Get>:

uint8_t Sensors_HDC1080_Timeout_Error_Get(void){
  return HDC1080.TimeoutError;
}
    11d2:	80 91 a4 06 	lds	r24, 0x06A4
    11d6:	08 95       	ret

000011d8 <Sensors_HDC1080_RH_Get>:

uint16_t Sensors_HDC1080_RH_Get(void){
    return HDC1080.RH;
    11d8:	80 91 a2 06 	lds	r24, 0x06A2
    11dc:	90 91 a3 06 	lds	r25, 0x06A3
    11e0:	08 95       	ret

000011e2 <__vector_7>:

#ifdef  KER_TOSC_AS_TICK_SRC                                                                   
.global  __vector_7                                                                            
    __vector_7:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    11e2:	20 91 53 00 	lds	r18, 0x0053
    11e6:	2e 7f       	andi	r18, 0xFE	; 254
    11e8:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    11ec:	0f 92       	push	r0
    11ee:	0f b6       	in	r0, 0x3f	; 63
    11f0:	0f 92       	push	r0
    11f2:	1f 92       	push	r1
    11f4:	11 24       	eor	r1, r1
    11f6:	2f 92       	push	r2
    11f8:	3f 92       	push	r3
    11fa:	4f 92       	push	r4
    11fc:	5f 92       	push	r5
    11fe:	6f 92       	push	r6
    1200:	7f 92       	push	r7
    1202:	8f 92       	push	r8
    1204:	9f 92       	push	r9
    1206:	af 92       	push	r10
    1208:	bf 92       	push	r11
    120a:	cf 92       	push	r12
    120c:	df 92       	push	r13
    120e:	ef 92       	push	r14
    1210:	ff 92       	push	r15
    1212:	0f 93       	push	r16
    1214:	1f 93       	push	r17
    1216:	2f 93       	push	r18
    1218:	3f 93       	push	r19
    121a:	4f 93       	push	r20
    121c:	5f 93       	push	r21
    121e:	6f 93       	push	r22
    1220:	7f 93       	push	r23
    1222:	8f 93       	push	r24
    1224:	9f 93       	push	r25
    1226:	af 93       	push	r26
    1228:	bf 93       	push	r27
    122a:	cf 93       	push	r28
    122c:	df 93       	push	r29
    122e:	ef 93       	push	r30
    1230:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1232:	ed e3       	ldi	r30, 0x3D	; 61
    1234:	f1 e0       	ldi	r31, 0x01	; 1
    1236:	20 91 34 01 	lds	r18, 0x0134
    123a:	22 0f       	add	r18, r18
    123c:	e2 0f       	add	r30, r18
    123e:	20 e0       	ldi	r18, 0x00	; 0
    1240:	f2 1f       	adc	r31, r18
    1242:	2d b7       	in	r18, 0x3d	; 61
    1244:	3e b7       	in	r19, 0x3e	; 62
    1246:	20 83       	st	Z, r18
    1248:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    124a:	20 91 33 01 	lds	r18, 0x0133
    124e:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    1252:	20 91 2d 01 	lds	r18, 0x012D
    1256:	23 95       	inc	r18
    1258:	20 93 2d 01 	sts	0x012D, r18
    125c:	30 e0       	ldi	r19, 0x00	; 0
    125e:	20 91 2e 01 	lds	r18, 0x012E
    1262:	23 1f       	adc	r18, r19
    1264:	20 93 2e 01 	sts	0x012E, r18
    1268:	20 91 2f 01 	lds	r18, 0x012F
    126c:	23 1f       	adc	r18, r19
    126e:	20 93 2f 01 	sts	0x012F, r18
    1272:	20 91 30 01 	lds	r18, 0x0130
    1276:	23 1f       	adc	r18, r19
    1278:	20 93 30 01 	sts	0x0130, r18
    127c:	20 91 31 01 	lds	r18, 0x0131
    1280:	23 1f       	adc	r18, r19
    1282:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    1286:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1288:	2f ef       	ldi	r18, 0xFF	; 255
    128a:	20 93 36 01 	sts	0x0136, r18
    128e:	20 e0       	ldi	r18, 0x00	; 0
    1290:	20 93 37 01 	sts	0x0137, r18
    1294:	58 2f       	mov	r21, r24

00001296 <_KER_SCH_LOOP9>:
    1296:	20 93 34 01 	sts	0x0134, r18
    129a:	85 2f       	mov	r24, r21
    129c:	e3 e7       	ldi	r30, 0x73	; 115
    129e:	f1 e0       	ldi	r31, 0x01	; 1
    12a0:	20 91 34 01 	lds	r18, 0x0134
    12a4:	22 0f       	add	r18, r18
    12a6:	e2 0f       	add	r30, r18
    12a8:	20 e0       	ldi	r18, 0x00	; 0
    12aa:	f2 1f       	adc	r31, r18
    12ac:	20 81       	ld	r18, Z
    12ae:	31 81       	ldd	r19, Z+1	; 0x01
    12b0:	42 2f       	mov	r20, r18
    12b2:	43 2b       	or	r20, r19
    12b4:	59 f0       	breq	.+22     	; 0x12cc <_VAL_NULL10>
    12b6:	81 30       	cpi	r24, 0x01	; 1
    12b8:	99 f0       	breq	.+38     	; 0x12e0 <_VAL_NOT_NULL10>
    12ba:	41 e0       	ldi	r20, 0x01	; 1
    12bc:	24 1b       	sub	r18, r20
    12be:	40 e0       	ldi	r20, 0x00	; 0
    12c0:	34 0b       	sbc	r19, r20
    12c2:	20 83       	st	Z, r18
    12c4:	31 83       	std	Z+1, r19	; 0x01
    12c6:	42 2f       	mov	r20, r18
    12c8:	43 2b       	or	r20, r19
    12ca:	51 f4       	brne	.+20     	; 0x12e0 <_VAL_NOT_NULL10>

000012cc <_VAL_NULL10>:
    12cc:	ef e5       	ldi	r30, 0x5F	; 95
    12ce:	f1 e0       	ldi	r31, 0x01	; 1
    12d0:	20 91 34 01 	lds	r18, 0x0134
    12d4:	e2 0f       	add	r30, r18
    12d6:	20 e0       	ldi	r18, 0x00	; 0
    12d8:	f2 1f       	adc	r31, r18
    12da:	81 e0       	ldi	r24, 0x01	; 1
    12dc:	80 83       	st	Z, r24
    12de:	08 c0       	rjmp	.+16     	; 0x12f0 <_EXIT_SLP_TIME10>

000012e0 <_VAL_NOT_NULL10>:
    12e0:	ef e5       	ldi	r30, 0x5F	; 95
    12e2:	f1 e0       	ldi	r31, 0x01	; 1
    12e4:	20 91 34 01 	lds	r18, 0x0134
    12e8:	e2 0f       	add	r30, r18
    12ea:	20 e0       	ldi	r18, 0x00	; 0
    12ec:	f2 1f       	adc	r31, r18
    12ee:	80 81       	ld	r24, Z

000012f0 <_EXIT_SLP_TIME10>:
    12f0:	81 30       	cpi	r24, 0x01	; 1
    12f2:	19 f0       	breq	.+6      	; 0x12fa <_KER_CALC_PRIO9>
    12f4:	84 30       	cpi	r24, 0x04	; 4
    12f6:	09 f0       	breq	.+2      	; 0x12fa <_KER_CALC_PRIO9>
    12f8:	12 c0       	rjmp	.+36     	; 0x131e <_KER_SCH_NEXT9>

000012fa <_KER_CALC_PRIO9>:
    12fa:	e9 e6       	ldi	r30, 0x69	; 105
    12fc:	f1 e0       	ldi	r31, 0x01	; 1
    12fe:	20 e0       	ldi	r18, 0x00	; 0
    1300:	80 91 34 01 	lds	r24, 0x0134
    1304:	e8 0f       	add	r30, r24
    1306:	f2 1f       	adc	r31, r18
    1308:	80 81       	ld	r24, Z
    130a:	20 91 36 01 	lds	r18, 0x0136
    130e:	82 17       	cp	r24, r18
    1310:	30 f4       	brcc	.+12     	; 0x131e <_KER_SCH_NEXT9>
    1312:	80 93 36 01 	sts	0x0136, r24
    1316:	20 91 34 01 	lds	r18, 0x0134
    131a:	20 93 37 01 	sts	0x0137, r18

0000131e <_KER_SCH_NEXT9>:
    131e:	20 91 34 01 	lds	r18, 0x0134
    1322:	23 95       	inc	r18
    1324:	30 91 35 01 	lds	r19, 0x0135
    1328:	23 17       	cp	r18, r19
    132a:	08 f4       	brcc	.+2      	; 0x132e <_KER_SCH_EXIT9>
    132c:	b4 cf       	rjmp	.-152    	; 0x1296 <_KER_SCH_LOOP9>

0000132e <_KER_SCH_EXIT9>:
    132e:	20 91 37 01 	lds	r18, 0x0137
    1332:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    1336:	20 91 34 01 	lds	r18, 0x0134
    133a:	22 23       	and	r18, r18
    133c:	29 f0       	breq	.+10     	; 0x1348 <_KER_USG_TICK15>
    133e:	20 91 39 01 	lds	r18, 0x0139
    1342:	23 95       	inc	r18
    1344:	20 93 39 01 	sts	0x0139, r18

00001348 <_KER_USG_TICK15>:
    1348:	20 91 38 01 	lds	r18, 0x0138
    134c:	23 95       	inc	r18
    134e:	24 36       	cpi	r18, 0x64	; 100
    1350:	40 f0       	brcs	.+16     	; 0x1362 <_KER_USG_UTC_SV15>
    1352:	20 e0       	ldi	r18, 0x00	; 0
    1354:	30 91 39 01 	lds	r19, 0x0139
    1358:	30 93 3a 01 	sts	0x013A, r19
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	30 93 39 01 	sts	0x0139, r19

00001362 <_KER_USG_UTC_SV15>:
    1362:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1366:	ed e3       	ldi	r30, 0x3D	; 61
    1368:	f1 e0       	ldi	r31, 0x01	; 1
    136a:	20 91 34 01 	lds	r18, 0x0134
    136e:	22 0f       	add	r18, r18
    1370:	e2 0f       	add	r30, r18
    1372:	20 e0       	ldi	r18, 0x00	; 0
    1374:	f2 1f       	adc	r31, r18
    1376:	20 81       	ld	r18, Z
    1378:	31 81       	ldd	r19, Z+1	; 0x01
    137a:	2d bf       	out	0x3d, r18	; 61
    137c:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    137e:	ff 91       	pop	r31
    1380:	ef 91       	pop	r30
    1382:	df 91       	pop	r29
    1384:	cf 91       	pop	r28
    1386:	bf 91       	pop	r27
    1388:	af 91       	pop	r26
    138a:	9f 91       	pop	r25
    138c:	8f 91       	pop	r24
    138e:	7f 91       	pop	r23
    1390:	6f 91       	pop	r22
    1392:	5f 91       	pop	r21
    1394:	4f 91       	pop	r20
    1396:	3f 91       	pop	r19
    1398:	2f 91       	pop	r18
    139a:	1f 91       	pop	r17
    139c:	0f 91       	pop	r16
    139e:	ff 90       	pop	r15
    13a0:	ef 90       	pop	r14
    13a2:	df 90       	pop	r13
    13a4:	cf 90       	pop	r12
    13a6:	bf 90       	pop	r11
    13a8:	af 90       	pop	r10
    13aa:	9f 90       	pop	r9
    13ac:	8f 90       	pop	r8
    13ae:	7f 90       	pop	r7
    13b0:	6f 90       	pop	r6
    13b2:	5f 90       	pop	r5
    13b4:	4f 90       	pop	r4
    13b6:	3f 90       	pop	r3
    13b8:	2f 90       	pop	r2
    13ba:	1f 90       	pop	r1
    13bc:	0f 90       	pop	r0
    13be:	0f be       	out	0x3f, r0	; 63
    13c0:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    13c2:	18 95       	reti

000013c4 <__vector_9>:
.global  __vector_9                                                                            
    __vector_9:                                           ;total 40.00uS @8MHz    (344 clocks) 
	    KER_DEBUG_PIN_SET                                 ;debug pin set          (  2 clocks) 
		KER_EXIT_SLEEP                                    ;exit sleep if enabled  (  5 clocks) 
    13c4:	20 91 53 00 	lds	r18, 0x0053
    13c8:	2e 7f       	andi	r18, 0xFE	; 254
    13ca:	20 93 53 00 	sts	0x0053, r18
        KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    13ce:	0f 92       	push	r0
    13d0:	0f b6       	in	r0, 0x3f	; 63
    13d2:	0f 92       	push	r0
    13d4:	1f 92       	push	r1
    13d6:	11 24       	eor	r1, r1
    13d8:	2f 92       	push	r2
    13da:	3f 92       	push	r3
    13dc:	4f 92       	push	r4
    13de:	5f 92       	push	r5
    13e0:	6f 92       	push	r6
    13e2:	7f 92       	push	r7
    13e4:	8f 92       	push	r8
    13e6:	9f 92       	push	r9
    13e8:	af 92       	push	r10
    13ea:	bf 92       	push	r11
    13ec:	cf 92       	push	r12
    13ee:	df 92       	push	r13
    13f0:	ef 92       	push	r14
    13f2:	ff 92       	push	r15
    13f4:	0f 93       	push	r16
    13f6:	1f 93       	push	r17
    13f8:	2f 93       	push	r18
    13fa:	3f 93       	push	r19
    13fc:	4f 93       	push	r20
    13fe:	5f 93       	push	r21
    1400:	6f 93       	push	r22
    1402:	7f 93       	push	r23
    1404:	8f 93       	push	r24
    1406:	9f 93       	push	r25
    1408:	af 93       	push	r26
    140a:	bf 93       	push	r27
    140c:	cf 93       	push	r28
    140e:	df 93       	push	r29
    1410:	ef 93       	push	r30
    1412:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1414:	ed e3       	ldi	r30, 0x3D	; 61
    1416:	f1 e0       	ldi	r31, 0x01	; 1
    1418:	20 91 34 01 	lds	r18, 0x0134
    141c:	22 0f       	add	r18, r18
    141e:	e2 0f       	add	r30, r18
    1420:	20 e0       	ldi	r18, 0x00	; 0
    1422:	f2 1f       	adc	r31, r18
    1424:	2d b7       	in	r18, 0x3d	; 61
    1426:	3e b7       	in	r19, 0x3e	; 62
    1428:	20 83       	st	Z, r18
    142a:	31 83       	std	Z+1, r19	; 0x01
		KER_COUNTER_RELOAD                                ;counter reload         (  4 clocks) 
    142c:	20 91 33 01 	lds	r18, 0x0133
    1430:	20 93 46 00 	sts	0x0046, r18
		KER_TICK_INCREMENT                                ;increment tick counter ( 26 clocks) 
    1434:	20 91 2d 01 	lds	r18, 0x012D
    1438:	23 95       	inc	r18
    143a:	20 93 2d 01 	sts	0x012D, r18
    143e:	30 e0       	ldi	r19, 0x00	; 0
    1440:	20 91 2e 01 	lds	r18, 0x012E
    1444:	23 1f       	adc	r18, r19
    1446:	20 93 2e 01 	sts	0x012E, r18
    144a:	20 91 2f 01 	lds	r18, 0x012F
    144e:	23 1f       	adc	r18, r19
    1450:	20 93 2f 01 	sts	0x012F, r18
    1454:	20 91 30 01 	lds	r18, 0x0130
    1458:	23 1f       	adc	r18, r19
    145a:	20 93 30 01 	sts	0x0130, r18
    145e:	20 91 31 01 	lds	r18, 0x0131
    1462:	23 1f       	adc	r18, r19
    1464:	20 93 31 01 	sts	0x0131, r18
		LDI    R24               , SCH_MODE_HANDLER       ;set sch mode           (  1 clock ) 
    1468:	80 e0       	ldi	r24, 0x00	; 0
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    146a:	2f ef       	ldi	r18, 0xFF	; 255
    146c:	20 93 36 01 	sts	0x0136, r18
    1470:	20 e0       	ldi	r18, 0x00	; 0
    1472:	20 93 37 01 	sts	0x0137, r18
    1476:	58 2f       	mov	r21, r24

00001478 <_KER_SCH_LOOP31>:
    1478:	20 93 34 01 	sts	0x0134, r18
    147c:	85 2f       	mov	r24, r21
    147e:	e3 e7       	ldi	r30, 0x73	; 115
    1480:	f1 e0       	ldi	r31, 0x01	; 1
    1482:	20 91 34 01 	lds	r18, 0x0134
    1486:	22 0f       	add	r18, r18
    1488:	e2 0f       	add	r30, r18
    148a:	20 e0       	ldi	r18, 0x00	; 0
    148c:	f2 1f       	adc	r31, r18
    148e:	20 81       	ld	r18, Z
    1490:	31 81       	ldd	r19, Z+1	; 0x01
    1492:	42 2f       	mov	r20, r18
    1494:	43 2b       	or	r20, r19
    1496:	59 f0       	breq	.+22     	; 0x14ae <_VAL_NULL32>
    1498:	81 30       	cpi	r24, 0x01	; 1
    149a:	99 f0       	breq	.+38     	; 0x14c2 <_VAL_NOT_NULL32>
    149c:	41 e0       	ldi	r20, 0x01	; 1
    149e:	24 1b       	sub	r18, r20
    14a0:	40 e0       	ldi	r20, 0x00	; 0
    14a2:	34 0b       	sbc	r19, r20
    14a4:	20 83       	st	Z, r18
    14a6:	31 83       	std	Z+1, r19	; 0x01
    14a8:	42 2f       	mov	r20, r18
    14aa:	43 2b       	or	r20, r19
    14ac:	51 f4       	brne	.+20     	; 0x14c2 <_VAL_NOT_NULL32>

000014ae <_VAL_NULL32>:
    14ae:	ef e5       	ldi	r30, 0x5F	; 95
    14b0:	f1 e0       	ldi	r31, 0x01	; 1
    14b2:	20 91 34 01 	lds	r18, 0x0134
    14b6:	e2 0f       	add	r30, r18
    14b8:	20 e0       	ldi	r18, 0x00	; 0
    14ba:	f2 1f       	adc	r31, r18
    14bc:	81 e0       	ldi	r24, 0x01	; 1
    14be:	80 83       	st	Z, r24
    14c0:	08 c0       	rjmp	.+16     	; 0x14d2 <_EXIT_SLP_TIME32>

000014c2 <_VAL_NOT_NULL32>:
    14c2:	ef e5       	ldi	r30, 0x5F	; 95
    14c4:	f1 e0       	ldi	r31, 0x01	; 1
    14c6:	20 91 34 01 	lds	r18, 0x0134
    14ca:	e2 0f       	add	r30, r18
    14cc:	20 e0       	ldi	r18, 0x00	; 0
    14ce:	f2 1f       	adc	r31, r18
    14d0:	80 81       	ld	r24, Z

000014d2 <_EXIT_SLP_TIME32>:
    14d2:	81 30       	cpi	r24, 0x01	; 1
    14d4:	19 f0       	breq	.+6      	; 0x14dc <_KER_CALC_PRIO31>
    14d6:	84 30       	cpi	r24, 0x04	; 4
    14d8:	09 f0       	breq	.+2      	; 0x14dc <_KER_CALC_PRIO31>
    14da:	12 c0       	rjmp	.+36     	; 0x1500 <_KER_SCH_NEXT31>

000014dc <_KER_CALC_PRIO31>:
    14dc:	e9 e6       	ldi	r30, 0x69	; 105
    14de:	f1 e0       	ldi	r31, 0x01	; 1
    14e0:	20 e0       	ldi	r18, 0x00	; 0
    14e2:	80 91 34 01 	lds	r24, 0x0134
    14e6:	e8 0f       	add	r30, r24
    14e8:	f2 1f       	adc	r31, r18
    14ea:	80 81       	ld	r24, Z
    14ec:	20 91 36 01 	lds	r18, 0x0136
    14f0:	82 17       	cp	r24, r18
    14f2:	30 f4       	brcc	.+12     	; 0x1500 <_KER_SCH_NEXT31>
    14f4:	80 93 36 01 	sts	0x0136, r24
    14f8:	20 91 34 01 	lds	r18, 0x0134
    14fc:	20 93 37 01 	sts	0x0137, r18

00001500 <_KER_SCH_NEXT31>:
    1500:	20 91 34 01 	lds	r18, 0x0134
    1504:	23 95       	inc	r18
    1506:	30 91 35 01 	lds	r19, 0x0135
    150a:	23 17       	cp	r18, r19
    150c:	08 f4       	brcc	.+2      	; 0x1510 <_KER_SCH_EXIT31>
    150e:	b4 cf       	rjmp	.-152    	; 0x1478 <_KER_SCH_LOOP31>

00001510 <_KER_SCH_EXIT31>:
    1510:	20 91 37 01 	lds	r18, 0x0137
    1514:	20 93 34 01 	sts	0x0134, r18
		KER_CPU_USAGE                                     ;calc cpu usage         ( 26 clocks) 
    1518:	20 91 34 01 	lds	r18, 0x0134
    151c:	22 23       	and	r18, r18
    151e:	29 f0       	breq	.+10     	; 0x152a <_KER_USG_TICK37>
    1520:	20 91 39 01 	lds	r18, 0x0139
    1524:	23 95       	inc	r18
    1526:	20 93 39 01 	sts	0x0139, r18

0000152a <_KER_USG_TICK37>:
    152a:	20 91 38 01 	lds	r18, 0x0138
    152e:	23 95       	inc	r18
    1530:	24 36       	cpi	r18, 0x64	; 100
    1532:	40 f0       	brcs	.+16     	; 0x1544 <_KER_USG_UTC_SV37>
    1534:	20 e0       	ldi	r18, 0x00	; 0
    1536:	30 91 39 01 	lds	r19, 0x0139
    153a:	30 93 3a 01 	sts	0x013A, r19
    153e:	30 e0       	ldi	r19, 0x00	; 0
    1540:	30 93 39 01 	sts	0x0139, r19

00001544 <_KER_USG_UTC_SV37>:
    1544:	20 93 38 01 	sts	0x0138, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1548:	ed e3       	ldi	r30, 0x3D	; 61
    154a:	f1 e0       	ldi	r31, 0x01	; 1
    154c:	20 91 34 01 	lds	r18, 0x0134
    1550:	22 0f       	add	r18, r18
    1552:	e2 0f       	add	r30, r18
    1554:	20 e0       	ldi	r18, 0x00	; 0
    1556:	f2 1f       	adc	r31, r18
    1558:	20 81       	ld	r18, Z
    155a:	31 81       	ldd	r19, Z+1	; 0x01
    155c:	2d bf       	out	0x3d, r18	; 61
    155e:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_HANDLER                       ;restore context        ( 67 clocks) 
    1560:	ff 91       	pop	r31
    1562:	ef 91       	pop	r30
    1564:	df 91       	pop	r29
    1566:	cf 91       	pop	r28
    1568:	bf 91       	pop	r27
    156a:	af 91       	pop	r26
    156c:	9f 91       	pop	r25
    156e:	8f 91       	pop	r24
    1570:	7f 91       	pop	r23
    1572:	6f 91       	pop	r22
    1574:	5f 91       	pop	r21
    1576:	4f 91       	pop	r20
    1578:	3f 91       	pop	r19
    157a:	2f 91       	pop	r18
    157c:	1f 91       	pop	r17
    157e:	0f 91       	pop	r16
    1580:	ff 90       	pop	r15
    1582:	ef 90       	pop	r14
    1584:	df 90       	pop	r13
    1586:	cf 90       	pop	r12
    1588:	bf 90       	pop	r11
    158a:	af 90       	pop	r10
    158c:	9f 90       	pop	r9
    158e:	8f 90       	pop	r8
    1590:	7f 90       	pop	r7
    1592:	6f 90       	pop	r6
    1594:	5f 90       	pop	r5
    1596:	4f 90       	pop	r4
    1598:	3f 90       	pop	r3
    159a:	2f 90       	pop	r2
    159c:	1f 90       	pop	r1
    159e:	0f 90       	pop	r0
    15a0:	0f be       	out	0x3f, r0	; 63
    15a2:	0f 90       	pop	r0
	    KER_DEBUG_PIN_CLEAR                               ;debug pin clear        (  2 clocks) 
		RETI                                              ;return from interrupt  (  4 clocks) 
    15a4:	18 95       	reti

000015a6 <Kernel_SysTick_Reg_Init>:
;used registers          : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
;arg registers           : R24(Prescaler), R22(ReloadVal)                                      
;return registers        : None                                                                
;unsafe access registers : R18, R19, R22, R24, R26(XL), R27(XH), R30(ZL), R31(ZH)              
Kernel_SysTick_Reg_Init:                                  ;total 11.50uS @8MHz    ( 92 clocks) 
        CLI                                               ;disable global int     (  1 clock ) 
    15a6:	f8 94       	cli
		KER_DEBUG_PIN_INIT                                ;debug pin init         (  4 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    15a8:	a0 91 51 01 	lds	r26, 0x0151
    15ac:	b0 91 52 01 	lds	r27, 0x0152
    15b0:	2d b7       	in	r18, 0x3d	; 61
    15b2:	3e b7       	in	r19, 0x3e	; 62
    15b4:	2d 93       	st	X+, r18
    15b6:	3d 93       	st	X+, r19
    15b8:	ed 93       	st	X+, r30
    15ba:	fd 93       	st	X+, r31
    15bc:	a0 93 51 01 	sts	0x0151, r26
    15c0:	b0 93 52 01 	sts	0x0152, r27
		;clear reg                                                                             
		LDI   R18                , 0x00                   ;set 0x00 to R18        (  1 clock ) 
    15c4:	20 e0       	ldi	r18, 0x00	; 0
		;clear tick counter                                                                    
		STS   KerBase+OFB_TICK0  , R18                    ;clear  KerBase[0]      (  2 clocks) 
    15c6:	20 93 2d 01 	sts	0x012D, r18
		STS   KerBase+OFB_TICK1  , R18                    ;clear  KerBase[1]      (  2 clocks) 
    15ca:	20 93 2e 01 	sts	0x012E, r18
		STS   KerBase+OFB_TICK2  , R18                    ;clear  KerBase[2]      (  2 clocks) 
    15ce:	20 93 2f 01 	sts	0x012F, r18
		STS   KerBase+OFB_TICK3  , R18                    ;clear  KerBase[3]      (  2 clocks) 
    15d2:	20 93 30 01 	sts	0x0130, r18
		STS   KerBase+OFB_TICK4  , R18                    ;clear  KerBase[4]      (  2 clocks) 
    15d6:	20 93 31 01 	sts	0x0131, r18
		;clear system registers                                                                
		STS   KerBase+OFB_PRS    , R18                    ;clear  KerBase[5]      (  2 clocks) 
    15da:	20 93 32 01 	sts	0x0132, r18
		STS   KerBase+OFB_RLD    , R18                    ;clear  KerBase[6]      (  2 clocks) 
    15de:	20 93 33 01 	sts	0x0133, r18
		STS   KerBase+OFB_TID    , R18                    ;clear  KerBase[7]      (  2 clocks) 
    15e2:	20 93 34 01 	sts	0x0134, r18
		STS   KerBase+OFB_NTSK   , R18                    ;clear  KerBase[8]      (  2 clocks) 
    15e6:	20 93 35 01 	sts	0x0135, r18
		STS   KerBase+OFB_LPR    , R18                    ;clear  KerBase[9]      (  2 clocks) 
    15ea:	20 93 36 01 	sts	0x0136, r18
        STS   KerBase+OFB_PTID   , R18                    ;clear  KerBase[10]     (  2 clocks) 
    15ee:	20 93 37 01 	sts	0x0137, r18
		STS   KerBase+OFB_UTC    , R18                    ;clear  KerBase[11]     (  2 clocks) 
    15f2:	20 93 38 01 	sts	0x0138, r18
		STS   KerBase+OFB_UATC   , R18                    ;clear  KerBase[12]     (  2 clocks) 
    15f6:	20 93 39 01 	sts	0x0139, r18
		STS   KerBase+OFB_USAGE  , R18                    ;clear  KerBase[13]     (  2 clocks) 
    15fa:	20 93 3a 01 	sts	0x013A, r18
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		LDI   R18                , 0x00                   ;clear WDE              (  1 clock ) 
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		#endif                                                                                 
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
        LDI   R18                , 0x00                   ;clear interrupt enbits (  1 clock ) 
    15fe:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTIMSK2           , R18                    ;set val to TIMSK2      (  2 clocks) 
    1600:	20 93 70 00 	sts	0x0070, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1604:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRTCCR2B           , R18                    ;set val to TCCR2B      (  2 clocks) 
    1606:	20 93 b1 00 	sts	0x00B1, r18
		LDI   R18                , 0x00                   ;clear AS2 bit          (  1 clock ) 
    160a:	20 e0       	ldi	r18, 0x00	; 0
		STS   SRASSR             , R18                    ;set val to ASSR        (  2 clocks) 
    160c:	20 93 b6 00 	sts	0x00B6, r18
		#endif                                                                                 
		;save values for future use                                                            
		STS   KerBase+OFB_PRS    , R24                    ;KerBase[5] prescaler   (  2 clocks) 
    1610:	80 93 32 01 	sts	0x0132, r24
		STS   KerBase+OFB_RLD    , R22                    ;KerBase[6] reload val  (  2 clocks) 
    1614:	60 93 33 01 	sts	0x0133, r22
        KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1618:	a0 91 51 01 	lds	r26, 0x0151
    161c:	b0 91 52 01 	lds	r27, 0x0152
    1620:	fe 91       	ld	r31, -X
    1622:	ee 91       	ld	r30, -X
    1624:	3e 91       	ld	r19, -X
    1626:	2e 91       	ld	r18, -X
    1628:	2d bf       	out	0x3d, r18	; 61
    162a:	3e bf       	out	0x3e, r19	; 62
    162c:	a0 93 51 01 	sts	0x0151, r26
    1630:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1634:	08 95       	ret

00001636 <Kernel_Task_Create>:
;used registers          : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
;arg registers           : R25:R24(FuncPtr), R22(TaskPriority)                                 
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)    
Kernel_Task_Create:                                       ;total 21.50uS @8MHz    (172 clocks) 
        KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    1636:	a0 91 51 01 	lds	r26, 0x0151
    163a:	b0 91 52 01 	lds	r27, 0x0152
    163e:	2d b7       	in	r18, 0x3d	; 61
    1640:	3e b7       	in	r19, 0x3e	; 62
    1642:	2d 93       	st	X+, r18
    1644:	3d 93       	st	X+, r19
    1646:	ed 93       	st	X+, r30
    1648:	fd 93       	st	X+, r31
    164a:	a0 93 51 01 	sts	0x0151, r26
    164e:	b0 93 52 01 	sts	0x0152, r27
		;set priority to KerSchPr+task_id                                                      
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1652:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1654:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1656:	20 91 34 01 	lds	r18, 0x0134
    165a:	e2 0f       	add	r30, r18
    165c:	20 e0       	ldi	r18, 0x00	; 0
    165e:	f2 1f       	adc	r31, r18
		ST    Z                  , R22                    ;save priority          (  2 clocks) 
    1660:	60 83       	st	Z, r22
		;set task status to KerSchSts+task_id                                                  
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1662:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1664:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;calc offset            (  5 clocks) 
    1666:	20 91 34 01 	lds	r18, 0x0134
    166a:	e2 0f       	add	r30, r18
    166c:	20 e0       	ldi	r18, 0x00	; 0
    166e:	f2 1f       	adc	r31, r18
		LDI   R18                , TASK_READY             ;set status as ready    (  1 clock ) 
    1670:	21 e0       	ldi	r18, 0x01	; 1
		ST    Z                  , R18                    ;save status            (  2 clocks) 
    1672:	20 83       	st	Z, r18
		;stack pointer for current task (KerStack + KER_STK_SZ*(task_id+1) - 1) ->stack top    
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    1674:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    1678:	23 95       	inc	r18
		LDI   R19                , KER_STK_SZ             ;load stack size        (  1 clock ) 
    167a:	30 e8       	ldi	r19, 0x80	; 128
		MUL   R18                , R19                    ;multiply to get offset (  2 clocks) 
    167c:	23 9f       	mul	r18, r19
		MOV   ZL                 , R0                     ;load multiplied low    (  1 clocks) 
    167e:	e0 2d       	mov	r30, r0
		MOV   ZH                 , R1                     ;load multiplied high   (  1 clocks) 
    1680:	f1 2d       	mov	r31, r1
		SBIW  ZL                 , 0x01                   ;dec multiplied val-1   (  2 clocks) 
    1682:	31 97       	sbiw	r30, 0x01	; 1
		CLR   R1                                          ;gcc expects cleared    (  1 clock ) 
    1684:	11 24       	eor	r1, r1
		LDI   R18                , lo8(KerStack)          ;load base addr low     (  1 clock ) 
    1686:	27 e8       	ldi	r18, 0x87	; 135
		LDI   R19                , hi8(KerStack)          ;load base addr high    (  1 clock ) 
    1688:	31 e0       	ldi	r19, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    168a:	e2 0f       	add	r30, r18
		ADC   ZH                 , R19                    ;add high bytes+carry   (  1 clock ) 
    168c:	f3 1f       	adc	r31, r19
		OUT   IOSPL              , ZL                     ;load SPL               (  1 clock ) 
    168e:	ed bf       	out	0x3d, r30	; 61
        OUT   IOSPH              , ZH                     ;load SPH               (  1 clock ) 
    1690:	fe bf       	out	0x3e, r31	; 62
		;function argument directly returns word address                                       
	    PUSH  R24                                         ;push word addr low     (  2 clocks) 
    1692:	8f 93       	push	r24
		PUSH  R25                                         ;push word addr high    (  2 clocks) 
    1694:	9f 93       	push	r25
		;push context to stack of this task                                                    
		KER_CONTEXT_SAVE_HANDLER                          ;save context           ( 68 clocks) 
    1696:	0f 92       	push	r0
    1698:	0f b6       	in	r0, 0x3f	; 63
    169a:	0f 92       	push	r0
    169c:	1f 92       	push	r1
    169e:	11 24       	eor	r1, r1
    16a0:	2f 92       	push	r2
    16a2:	3f 92       	push	r3
    16a4:	4f 92       	push	r4
    16a6:	5f 92       	push	r5
    16a8:	6f 92       	push	r6
    16aa:	7f 92       	push	r7
    16ac:	8f 92       	push	r8
    16ae:	9f 92       	push	r9
    16b0:	af 92       	push	r10
    16b2:	bf 92       	push	r11
    16b4:	cf 92       	push	r12
    16b6:	df 92       	push	r13
    16b8:	ef 92       	push	r14
    16ba:	ff 92       	push	r15
    16bc:	0f 93       	push	r16
    16be:	1f 93       	push	r17
    16c0:	2f 93       	push	r18
    16c2:	3f 93       	push	r19
    16c4:	4f 93       	push	r20
    16c6:	5f 93       	push	r21
    16c8:	6f 93       	push	r22
    16ca:	7f 93       	push	r23
    16cc:	8f 93       	push	r24
    16ce:	9f 93       	push	r25
    16d0:	af 93       	push	r26
    16d2:	bf 93       	push	r27
    16d4:	cf 93       	push	r28
    16d6:	df 93       	push	r29
    16d8:	ef 93       	push	r30
    16da:	ff 93       	push	r31
		;read stack pointer of current task (necessary when restore)                           
		IN    R18                , IOSPL                  ;read SPL               (  1 clock ) 
    16dc:	2d b7       	in	r18, 0x3d	; 61
        IN    R19                , IOSPH                  ;read SPH               (  1 clock ) 
    16de:	3e b7       	in	r19, 0x3e	; 62
		;calculate the address where current task's SP will be stored and store SP             
		LDS   R20                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    16e0:	40 91 34 01 	lds	r20, 0x0134
		LSL   R20                                         ;left shift to multiply (  1 clock ) 
    16e4:	44 0f       	add	r20, r20
		LDI   ZL                 , lo8(KerPSP)            ;fetch base pos low     (  1 clock ) 
    16e6:	ed e3       	ldi	r30, 0x3D	; 61
		LDI   ZH                 , hi8(KerPSP)            ;fetch base pos high    (  1 clock ) 
    16e8:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R20                    ;add offset to array    (  1 clock ) 
    16ea:	e4 0f       	add	r30, r20
		LDI   R20                , 0x00                   ;clear reg              (  1 clock ) 
    16ec:	40 e0       	ldi	r20, 0x00	; 0
		ADC   ZH                 , R20                    ;add carry if any       (  1 clock ) 
    16ee:	f4 1f       	adc	r31, r20
		ST    Z+                 , R18                    ;SPL at KerPSp+offset   (  2 clocks) 
    16f0:	21 93       	st	Z+, r18
		ST    Z                  , R19                    ;SPH at KerPSp+offset   (  2 clocks) 
    16f2:	30 83       	st	Z, r19
		;increment task_id                                                                     
		LDS   R18                , KerBase+OFB_TID        ;load task_id           (  2 clocks) 
    16f4:	20 91 34 01 	lds	r18, 0x0134
		INC   R18                                         ;increment task_id      (  1 clock ) 
    16f8:	23 95       	inc	r18
		STS   KerBase+OFB_TID    , R18                    ;store task_id          (  2 clocks) 
    16fa:	20 93 34 01 	sts	0x0134, r18
		;increment ntask                                                                       
		LDS   R18                , KerBase+OFB_NTSK       ;load ntask             (  2 clocks) 
    16fe:	20 91 35 01 	lds	r18, 0x0135
		INC   R18                                         ;increment ntask        (  1 clock ) 
    1702:	23 95       	inc	r18
		STS   KerBase+OFB_NTSK   , R18                    ;store ntask            (  2 clocks) 
    1704:	20 93 35 01 	sts	0x0135, r18
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    1708:	a0 91 51 01 	lds	r26, 0x0151
    170c:	b0 91 52 01 	lds	r27, 0x0152
    1710:	fe 91       	ld	r31, -X
    1712:	ee 91       	ld	r30, -X
    1714:	3e 91       	ld	r19, -X
    1716:	2e 91       	ld	r18, -X
    1718:	2d bf       	out	0x3d, r18	; 61
    171a:	3e bf       	out	0x3e, r19	; 62
    171c:	a0 93 51 01 	sts	0x0151, r26
    1720:	b0 93 52 01 	sts	0x0152, r27
		RET                                               ;return from subroutine (  4 clocks) 
    1724:	08 95       	ret

00001726 <Kernel_Start_Tasks>:
;used registers          : R0~R31                                                              
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Start_Tasks:                                       ;total 25.63uS @8MHz    (205 clocks) 
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1726:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1728:	2f ef       	ldi	r18, 0xFF	; 255
    172a:	20 93 36 01 	sts	0x0136, r18
    172e:	20 e0       	ldi	r18, 0x00	; 0
    1730:	20 93 37 01 	sts	0x0137, r18
    1734:	58 2f       	mov	r21, r24

00001736 <_KER_SCH_LOOP54>:
    1736:	20 93 34 01 	sts	0x0134, r18
    173a:	85 2f       	mov	r24, r21
    173c:	e3 e7       	ldi	r30, 0x73	; 115
    173e:	f1 e0       	ldi	r31, 0x01	; 1
    1740:	20 91 34 01 	lds	r18, 0x0134
    1744:	22 0f       	add	r18, r18
    1746:	e2 0f       	add	r30, r18
    1748:	20 e0       	ldi	r18, 0x00	; 0
    174a:	f2 1f       	adc	r31, r18
    174c:	20 81       	ld	r18, Z
    174e:	31 81       	ldd	r19, Z+1	; 0x01
    1750:	42 2f       	mov	r20, r18
    1752:	43 2b       	or	r20, r19
    1754:	59 f0       	breq	.+22     	; 0x176c <_VAL_NULL55>
    1756:	81 30       	cpi	r24, 0x01	; 1
    1758:	99 f0       	breq	.+38     	; 0x1780 <_VAL_NOT_NULL55>
    175a:	41 e0       	ldi	r20, 0x01	; 1
    175c:	24 1b       	sub	r18, r20
    175e:	40 e0       	ldi	r20, 0x00	; 0
    1760:	34 0b       	sbc	r19, r20
    1762:	20 83       	st	Z, r18
    1764:	31 83       	std	Z+1, r19	; 0x01
    1766:	42 2f       	mov	r20, r18
    1768:	43 2b       	or	r20, r19
    176a:	51 f4       	brne	.+20     	; 0x1780 <_VAL_NOT_NULL55>

0000176c <_VAL_NULL55>:
    176c:	ef e5       	ldi	r30, 0x5F	; 95
    176e:	f1 e0       	ldi	r31, 0x01	; 1
    1770:	20 91 34 01 	lds	r18, 0x0134
    1774:	e2 0f       	add	r30, r18
    1776:	20 e0       	ldi	r18, 0x00	; 0
    1778:	f2 1f       	adc	r31, r18
    177a:	81 e0       	ldi	r24, 0x01	; 1
    177c:	80 83       	st	Z, r24
    177e:	08 c0       	rjmp	.+16     	; 0x1790 <_EXIT_SLP_TIME55>

00001780 <_VAL_NOT_NULL55>:
    1780:	ef e5       	ldi	r30, 0x5F	; 95
    1782:	f1 e0       	ldi	r31, 0x01	; 1
    1784:	20 91 34 01 	lds	r18, 0x0134
    1788:	e2 0f       	add	r30, r18
    178a:	20 e0       	ldi	r18, 0x00	; 0
    178c:	f2 1f       	adc	r31, r18
    178e:	80 81       	ld	r24, Z

00001790 <_EXIT_SLP_TIME55>:
    1790:	81 30       	cpi	r24, 0x01	; 1
    1792:	19 f0       	breq	.+6      	; 0x179a <_KER_CALC_PRIO54>
    1794:	84 30       	cpi	r24, 0x04	; 4
    1796:	09 f0       	breq	.+2      	; 0x179a <_KER_CALC_PRIO54>
    1798:	12 c0       	rjmp	.+36     	; 0x17be <_KER_SCH_NEXT54>

0000179a <_KER_CALC_PRIO54>:
    179a:	e9 e6       	ldi	r30, 0x69	; 105
    179c:	f1 e0       	ldi	r31, 0x01	; 1
    179e:	20 e0       	ldi	r18, 0x00	; 0
    17a0:	80 91 34 01 	lds	r24, 0x0134
    17a4:	e8 0f       	add	r30, r24
    17a6:	f2 1f       	adc	r31, r18
    17a8:	80 81       	ld	r24, Z
    17aa:	20 91 36 01 	lds	r18, 0x0136
    17ae:	82 17       	cp	r24, r18
    17b0:	30 f4       	brcc	.+12     	; 0x17be <_KER_SCH_NEXT54>
    17b2:	80 93 36 01 	sts	0x0136, r24
    17b6:	20 91 34 01 	lds	r18, 0x0134
    17ba:	20 93 37 01 	sts	0x0137, r18

000017be <_KER_SCH_NEXT54>:
    17be:	20 91 34 01 	lds	r18, 0x0134
    17c2:	23 95       	inc	r18
    17c4:	30 91 35 01 	lds	r19, 0x0135
    17c8:	23 17       	cp	r18, r19
    17ca:	08 f4       	brcc	.+2      	; 0x17ce <_KER_SCH_EXIT54>
    17cc:	b4 cf       	rjmp	.-152    	; 0x1736 <_KER_SCH_LOOP54>

000017ce <_KER_SCH_EXIT54>:
    17ce:	20 91 37 01 	lds	r18, 0x0137
    17d2:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    17d6:	ed e3       	ldi	r30, 0x3D	; 61
    17d8:	f1 e0       	ldi	r31, 0x01	; 1
    17da:	20 91 34 01 	lds	r18, 0x0134
    17de:	22 0f       	add	r18, r18
    17e0:	e2 0f       	add	r30, r18
    17e2:	20 e0       	ldi	r18, 0x00	; 0
    17e4:	f2 1f       	adc	r31, r18
    17e6:	20 81       	ld	r18, Z
    17e8:	31 81       	ldd	r19, Z+1	; 0x01
    17ea:	2d bf       	out	0x3d, r18	; 61
    17ec:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    17ee:	ff 91       	pop	r31
    17f0:	ef 91       	pop	r30
    17f2:	df 91       	pop	r29
    17f4:	cf 91       	pop	r28
    17f6:	bf 91       	pop	r27
    17f8:	af 91       	pop	r26
    17fa:	9f 91       	pop	r25
    17fc:	8f 91       	pop	r24
    17fe:	7f 91       	pop	r23
    1800:	6f 91       	pop	r22
    1802:	5f 91       	pop	r21
    1804:	4f 91       	pop	r20
    1806:	3f 91       	pop	r19
    1808:	2f 91       	pop	r18
    180a:	1f 91       	pop	r17
    180c:	0f 91       	pop	r16
    180e:	ff 90       	pop	r15
    1810:	ef 90       	pop	r14
    1812:	df 90       	pop	r13
    1814:	cf 90       	pop	r12
    1816:	bf 90       	pop	r11
    1818:	af 90       	pop	r10
    181a:	9f 90       	pop	r9
    181c:	8f 90       	pop	r8
    181e:	7f 90       	pop	r7
    1820:	6f 90       	pop	r6
    1822:	5f 90       	pop	r5
    1824:	4f 90       	pop	r4
    1826:	3f 90       	pop	r3
    1828:	2f 90       	pop	r2
    182a:	1f 90       	pop	r1
    182c:	0f 90       	pop	r0
    182e:	0f be       	out	0x3f, r0	; 63
    1830:	0f 90       	pop	r0
    1832:	78 94       	sei
		                                                                                       
		STS   SRWDTCSR           , R18                    ;set val                (  2 clocks) 
		SEI                                               ;force enable interrupt (  1 clock ) 
		#endif                                                                                 
                                                                                               
		#ifdef KER_TOSC_AS_TICK_SRC                                                            
    1834:	20 e0       	ldi	r18, 0x00	; 0
    1836:	20 93 70 00 	sts	0x0070, r18
    183a:	20 e2       	ldi	r18, 0x20	; 32
    183c:	20 93 b6 00 	sts	0x00B6, r18
		LDI   R18                , 0x80                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x80                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1840:	20 e8       	ldi	r18, 0x80	; 128
    1842:	20 93 b3 00 	sts	0x00B3, r18
    1846:	20 e0       	ldi	r18, 0x00	; 0
    1848:	20 93 b4 00 	sts	0x00B4, r18
    184c:	22 e0       	ldi	r18, 0x02	; 2
    184e:	20 93 b0 00 	sts	0x00B0, r18
		LDI   R18                , 0x04                   ;4Hz->clk/64/128        (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_500MS                                                             
		LDI   R18                , 0x05                   ;2Hz->clk/128/128       (  1 clock ) 
		#endif                                                                                 
		#ifdef KER_TOSC_TICK_1000MS                                                            
    1852:	26 e0       	ldi	r18, 0x06	; 6
    1854:	20 93 b1 00 	sts	0x00B1, r18
    1858:	20 e0       	ldi	r18, 0x00	; 0
    185a:	20 93 b2 00 	sts	0x00B2, r18

0000185e <_KER_TC2_AUB65>:
    185e:	20 91 b6 00 	lds	r18, 0x00B6
    1862:	22 70       	andi	r18, 0x02	; 2
    1864:	e1 f7       	brne	.-8      	; 0x185e <_KER_TC2_AUB65>

00001866 <_KER_TC2_BUB65>:
    1866:	20 91 b6 00 	lds	r18, 0x00B6
    186a:	21 70       	andi	r18, 0x01	; 1
    186c:	e1 f7       	brne	.-8      	; 0x1866 <_KER_TC2_BUB65>

0000186e <_KER_OC2_AUB65>:
    186e:	20 91 b6 00 	lds	r18, 0x00B6
    1872:	28 70       	andi	r18, 0x08	; 8
    1874:	e1 f7       	brne	.-8      	; 0x186e <_KER_OC2_AUB65>

00001876 <_KER_OC2_BUB65>:
    1876:	20 91 b6 00 	lds	r18, 0x00B6
    187a:	24 70       	andi	r18, 0x04	; 4
    187c:	e1 f7       	brne	.-8      	; 0x1876 <_KER_OC2_BUB65>

0000187e <_KER_TC2_UB65>:
    187e:	20 91 b6 00 	lds	r18, 0x00B6
    1882:	20 71       	andi	r18, 0x10	; 16
    1884:	e1 f7       	brne	.-8      	; 0x187e <_KER_TC2_UB65>

00001886 <_KER_TC2_TOV265>:
    1886:	20 91 37 00 	lds	r18, 0x0037
    188a:	21 70       	andi	r18, 0x01	; 1
    188c:	19 f0       	breq	.+6      	; 0x1894 <_KER_TC2_OCF2A65>
    188e:	21 e0       	ldi	r18, 0x01	; 1
    1890:	20 93 37 00 	sts	0x0037, r18

00001894 <_KER_TC2_OCF2A65>:
    1894:	20 91 37 00 	lds	r18, 0x0037
    1898:	22 70       	andi	r18, 0x02	; 2
    189a:	19 f0       	breq	.+6      	; 0x18a2 <_KER_TC2_OCF2B65>
    189c:	22 e0       	ldi	r18, 0x02	; 2
    189e:	20 93 37 00 	sts	0x0037, r18

000018a2 <_KER_TC2_OCF2B65>:
    18a2:	20 91 37 00 	lds	r18, 0x0037
    18a6:	24 70       	andi	r18, 0x04	; 4
    18a8:	19 f0       	breq	.+6      	; 0x18b0 <_KER_TC2_INTEN65>
    18aa:	24 e0       	ldi	r18, 0x04	; 4
    18ac:	20 93 37 00 	sts	0x0037, r18

000018b0 <_KER_TC2_INTEN65>:
    18b0:	22 e0       	ldi	r18, 0x02	; 2
    18b2:	20 93 70 00 	sts	0x0070, r18
    18b6:	78 94       	sei
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
		;config timer for system tick                                                          
		KER_TIMER_INIT                                    ;init timer, int enable ( 12 clocks) 
		;execute return to jump to highest priority task                                       
		RET                                               ;return from subroutine (  4 clocks) 
    18b8:	08 95       	ret

000018ba <Kernel_Init>:
;used registers          : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
;arg registers           : None                                                                
;return registers        : None                                                                
;unsafe access registers : R1, R18, R19, R22, R24, R25, R26(XL), R27(XH), R30(ZL), R31(ZH)     
Kernel_Init:                                              ;total 39.75uS @8MHz    (318 clocks) 
		CLR   R1                                          ;gcc expects            (  1 clock ) 
    18ba:	11 24       	eor	r1, r1
        ;store stack top (for MSP) addr to KerSSZ+OFM_MSPI0:1                                  
		LDI   R18                , lo8(KerSSZ+OFM_MSPS)   ;load low address       (  1 clock ) 
    18bc:	23 e5       	ldi	r18, 0x53	; 83
		LDI   R19                , hi8(KerSSZ+OFM_MSPS)   ;load high address      (  1 clock ) 
    18be:	31 e0       	ldi	r19, 0x01	; 1
        STS   KerSSZ+OFM_MSPI+0  , R18                    ;set mspi to stack top  (  2 clocks) 
    18c0:	20 93 51 01 	sts	0x0151, r18
		STS   KerSSZ+OFM_MSPI+1  , R19                    ;set mspi to stack top  (  2 clocks) 
    18c4:	30 93 52 01 	sts	0x0152, r19
		KER_PUSH_MSP_ZP                                   ;push MSP and ZP        ( 18 clocks) 
    18c8:	a0 91 51 01 	lds	r26, 0x0151
    18cc:	b0 91 52 01 	lds	r27, 0x0152
    18d0:	2d b7       	in	r18, 0x3d	; 61
    18d2:	3e b7       	in	r19, 0x3e	; 62
    18d4:	2d 93       	st	X+, r18
    18d6:	3d 93       	st	X+, r19
    18d8:	ed 93       	st	X+, r30
    18da:	fd 93       	st	X+, r31
    18dc:	a0 93 51 01 	sts	0x0151, r26
    18e0:	b0 93 52 01 	sts	0x0152, r27
		;init timer for kernel                                                                 
		LDI   R24                , 0x03                   ;set prescaler          (  1 clock ) 
    18e4:	83 e0       	ldi	r24, 0x03	; 3
		LDI   R22                , 0x82                   ;set reload val         (  1 clock ) 
    18e6:	62 e8       	ldi	r22, 0x82	; 130
		CALL  Kernel_SysTick_Reg_Init                     ;init timer             ( 92 clocks) 
    18e8:	0e 94 d3 0a 	call	0x15a6	; 0x15a6 <Kernel_SysTick_Reg_Init>
		;create idle task at task_id 0, priority 0xFF (lowest)                                 
		LDI   R24                , lo8(Kernel_Task_Idle)  ;load func addr low     (  1 clock ) 
    18ec:	88 e1       	ldi	r24, 0x18	; 24
		LDI   R25                , hi8(Kernel_Task_Idle)  ;load func addr high    (  1 clock ) 
    18ee:	99 e1       	ldi	r25, 0x19	; 25
		LSR   R25                                         ;right shift to divide  (  1 clock ) 
    18f0:	96 95       	lsr	r25
		ROR   R24                                         ;rotate right th carry  (  1 clock ) 
    18f2:	87 95       	ror	r24
		LDI   R22                , 0xFF                   ;set max val            (  1 clock ) 
    18f4:	6f ef       	ldi	r22, 0xFF	; 255
		CALL  Kernel_Task_Create                          ;init idle task         (172 clocks) 
    18f6:	0e 94 1b 0b 	call	0x1636	; 0x1636 <Kernel_Task_Create>
		KER_POP_MSP_ZP                                    ;pop MSP and ZP         ( 18 clocks) 
    18fa:	a0 91 51 01 	lds	r26, 0x0151
    18fe:	b0 91 52 01 	lds	r27, 0x0152
    1902:	fe 91       	ld	r31, -X
    1904:	ee 91       	ld	r30, -X
    1906:	3e 91       	ld	r19, -X
    1908:	2e 91       	ld	r18, -X
    190a:	2d bf       	out	0x3d, r18	; 61
    190c:	3e bf       	out	0x3e, r19	; 62
    190e:	a0 93 51 01 	sts	0x0151, r26
    1912:	b0 93 52 01 	sts	0x0152, r27
		;execute return to jump to task0, pushed while task init                               
		RET                                               ;return from subroutine (  4 clocks) 
    1916:	08 95       	ret

00001918 <Kernel_Task_Idle>:
                                                                                               
		#ifdef KER_SLEEP_MODE_POWER_DOWN                                                       
		LDI   R18                , 0x04                   ;set SM[2:0] val        (  1 clock ) 
        #endif                                                                                 
		                                                                                       
		#ifdef KER_SLEEP_MODE_POWER_SAVE                                                       
    1918:	26 e0       	ldi	r18, 0x06	; 6
    191a:	20 93 53 00 	sts	0x0053, r18
    191e:	20 93 3b 01 	sts	0x013B, r18

00001922 <_IDLE_LOOP>:
;return registers        : None                                                                
;unsafe access registers : None                                                                
Kernel_Task_Idle:                                                                              
	    KER_SLEEP_INIT                                    ;sleep init             (  5 clocks) 
    _IDLE_LOOP:                                           ;forever loop                        
	    KER_DISABLE_ANALOG_DOMAIN                         ;disable adc, ac        ( 10 clocks) 
    1922:	20 91 7a 00 	lds	r18, 0x007A
    1926:	2f 77       	andi	r18, 0x7F	; 127
    1928:	20 93 7a 00 	sts	0x007A, r18
    192c:	20 91 50 00 	lds	r18, 0x0050
    1930:	20 68       	ori	r18, 0x80	; 128
    1932:	20 93 50 00 	sts	0x0050, r18
		#ifdef KER_CALL_FUNC_BEFORE_SLEEP                                                      
		CALL  Kernel_PreSleep_Hook                        ;call func before sleep (  8 clocks) 
		#endif                                                                                 
	    KER_ENTER_SLEEP                                   ;enter sleep mode       (  6 clocks) 
    1936:	20 91 53 00 	lds	r18, 0x0053
    193a:	21 60       	ori	r18, 0x01	; 1
    193c:	20 93 53 00 	sts	0x0053, r18
    1940:	88 95       	sleep
		JMP   _IDLE_LOOP                                  ;jump to loop start     (  2 clocks) 
    1942:	0c 94 91 0c 	jmp	0x1922	; 0x1922 <_IDLE_LOOP>

00001946 <Kernel_Task_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Sleep:                                        ;total 37.25uS @8MHz    (298 clocks) 
        ;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1946:	0f 92       	push	r0
    1948:	0f b6       	in	r0, 0x3f	; 63
    194a:	f8 94       	cli
    194c:	0f 92       	push	r0
    194e:	1f 92       	push	r1
    1950:	11 24       	eor	r1, r1
    1952:	2f 92       	push	r2
    1954:	3f 92       	push	r3
    1956:	4f 92       	push	r4
    1958:	5f 92       	push	r5
    195a:	6f 92       	push	r6
    195c:	7f 92       	push	r7
    195e:	8f 92       	push	r8
    1960:	9f 92       	push	r9
    1962:	af 92       	push	r10
    1964:	bf 92       	push	r11
    1966:	cf 92       	push	r12
    1968:	df 92       	push	r13
    196a:	ef 92       	push	r14
    196c:	ff 92       	push	r15
    196e:	0f 93       	push	r16
    1970:	1f 93       	push	r17
    1972:	2f 93       	push	r18
    1974:	3f 93       	push	r19
    1976:	4f 93       	push	r20
    1978:	5f 93       	push	r21
    197a:	6f 93       	push	r22
    197c:	7f 93       	push	r23
    197e:	8f 93       	push	r24
    1980:	9f 93       	push	r25
    1982:	af 93       	push	r26
    1984:	bf 93       	push	r27
    1986:	cf 93       	push	r28
    1988:	df 93       	push	r29
    198a:	ef 93       	push	r30
    198c:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    198e:	ed e3       	ldi	r30, 0x3D	; 61
    1990:	f1 e0       	ldi	r31, 0x01	; 1
    1992:	20 91 34 01 	lds	r18, 0x0134
    1996:	22 0f       	add	r18, r18
    1998:	e2 0f       	add	r30, r18
    199a:	20 e0       	ldi	r18, 0x00	; 0
    199c:	f2 1f       	adc	r31, r18
    199e:	2d b7       	in	r18, 0x3d	; 61
    19a0:	3e b7       	in	r19, 0x3e	; 62
    19a2:	20 83       	st	Z, r18
    19a4:	31 83       	std	Z+1, r19	; 0x01
		;create next task wakeup time (args R25:R24)                                           
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    19a6:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    19a8:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    19aa:	20 91 34 01 	lds	r18, 0x0134
    19ae:	22 0f       	add	r18, r18
    19b0:	e2 0f       	add	r30, r18
    19b2:	20 e0       	ldi	r18, 0x00	; 0
    19b4:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    19b6:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    19b8:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    19ba:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    19bc:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    19be:	20 91 34 01 	lds	r18, 0x0134
    19c2:	e2 0f       	add	r30, r18
    19c4:	20 e0       	ldi	r18, 0x00	; 0
    19c6:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;block task until cnt=0 (  1 clock ) 
    19c8:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    19ca:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    19cc:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    19ce:	2f ef       	ldi	r18, 0xFF	; 255
    19d0:	20 93 36 01 	sts	0x0136, r18
    19d4:	20 e0       	ldi	r18, 0x00	; 0
    19d6:	20 93 37 01 	sts	0x0137, r18
    19da:	58 2f       	mov	r21, r24

000019dc <_KER_SCH_LOOP78>:
    19dc:	20 93 34 01 	sts	0x0134, r18
    19e0:	85 2f       	mov	r24, r21
    19e2:	e3 e7       	ldi	r30, 0x73	; 115
    19e4:	f1 e0       	ldi	r31, 0x01	; 1
    19e6:	20 91 34 01 	lds	r18, 0x0134
    19ea:	22 0f       	add	r18, r18
    19ec:	e2 0f       	add	r30, r18
    19ee:	20 e0       	ldi	r18, 0x00	; 0
    19f0:	f2 1f       	adc	r31, r18
    19f2:	20 81       	ld	r18, Z
    19f4:	31 81       	ldd	r19, Z+1	; 0x01
    19f6:	42 2f       	mov	r20, r18
    19f8:	43 2b       	or	r20, r19
    19fa:	59 f0       	breq	.+22     	; 0x1a12 <_VAL_NULL79>
    19fc:	81 30       	cpi	r24, 0x01	; 1
    19fe:	99 f0       	breq	.+38     	; 0x1a26 <_VAL_NOT_NULL79>
    1a00:	41 e0       	ldi	r20, 0x01	; 1
    1a02:	24 1b       	sub	r18, r20
    1a04:	40 e0       	ldi	r20, 0x00	; 0
    1a06:	34 0b       	sbc	r19, r20
    1a08:	20 83       	st	Z, r18
    1a0a:	31 83       	std	Z+1, r19	; 0x01
    1a0c:	42 2f       	mov	r20, r18
    1a0e:	43 2b       	or	r20, r19
    1a10:	51 f4       	brne	.+20     	; 0x1a26 <_VAL_NOT_NULL79>

00001a12 <_VAL_NULL79>:
    1a12:	ef e5       	ldi	r30, 0x5F	; 95
    1a14:	f1 e0       	ldi	r31, 0x01	; 1
    1a16:	20 91 34 01 	lds	r18, 0x0134
    1a1a:	e2 0f       	add	r30, r18
    1a1c:	20 e0       	ldi	r18, 0x00	; 0
    1a1e:	f2 1f       	adc	r31, r18
    1a20:	81 e0       	ldi	r24, 0x01	; 1
    1a22:	80 83       	st	Z, r24
    1a24:	08 c0       	rjmp	.+16     	; 0x1a36 <_EXIT_SLP_TIME79>

00001a26 <_VAL_NOT_NULL79>:
    1a26:	ef e5       	ldi	r30, 0x5F	; 95
    1a28:	f1 e0       	ldi	r31, 0x01	; 1
    1a2a:	20 91 34 01 	lds	r18, 0x0134
    1a2e:	e2 0f       	add	r30, r18
    1a30:	20 e0       	ldi	r18, 0x00	; 0
    1a32:	f2 1f       	adc	r31, r18
    1a34:	80 81       	ld	r24, Z

00001a36 <_EXIT_SLP_TIME79>:
    1a36:	81 30       	cpi	r24, 0x01	; 1
    1a38:	19 f0       	breq	.+6      	; 0x1a40 <_KER_CALC_PRIO78>
    1a3a:	84 30       	cpi	r24, 0x04	; 4
    1a3c:	09 f0       	breq	.+2      	; 0x1a40 <_KER_CALC_PRIO78>
    1a3e:	12 c0       	rjmp	.+36     	; 0x1a64 <_KER_SCH_NEXT78>

00001a40 <_KER_CALC_PRIO78>:
    1a40:	e9 e6       	ldi	r30, 0x69	; 105
    1a42:	f1 e0       	ldi	r31, 0x01	; 1
    1a44:	20 e0       	ldi	r18, 0x00	; 0
    1a46:	80 91 34 01 	lds	r24, 0x0134
    1a4a:	e8 0f       	add	r30, r24
    1a4c:	f2 1f       	adc	r31, r18
    1a4e:	80 81       	ld	r24, Z
    1a50:	20 91 36 01 	lds	r18, 0x0136
    1a54:	82 17       	cp	r24, r18
    1a56:	30 f4       	brcc	.+12     	; 0x1a64 <_KER_SCH_NEXT78>
    1a58:	80 93 36 01 	sts	0x0136, r24
    1a5c:	20 91 34 01 	lds	r18, 0x0134
    1a60:	20 93 37 01 	sts	0x0137, r18

00001a64 <_KER_SCH_NEXT78>:
    1a64:	20 91 34 01 	lds	r18, 0x0134
    1a68:	23 95       	inc	r18
    1a6a:	30 91 35 01 	lds	r19, 0x0135
    1a6e:	23 17       	cp	r18, r19
    1a70:	08 f4       	brcc	.+2      	; 0x1a74 <_KER_SCH_EXIT78>
    1a72:	b4 cf       	rjmp	.-152    	; 0x19dc <_KER_SCH_LOOP78>

00001a74 <_KER_SCH_EXIT78>:
    1a74:	20 91 37 01 	lds	r18, 0x0137
    1a78:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1a7c:	ed e3       	ldi	r30, 0x3D	; 61
    1a7e:	f1 e0       	ldi	r31, 0x01	; 1
    1a80:	20 91 34 01 	lds	r18, 0x0134
    1a84:	22 0f       	add	r18, r18
    1a86:	e2 0f       	add	r30, r18
    1a88:	20 e0       	ldi	r18, 0x00	; 0
    1a8a:	f2 1f       	adc	r31, r18
    1a8c:	20 81       	ld	r18, Z
    1a8e:	31 81       	ldd	r19, Z+1	; 0x01
    1a90:	2d bf       	out	0x3d, r18	; 61
    1a92:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1a94:	ff 91       	pop	r31
    1a96:	ef 91       	pop	r30
    1a98:	df 91       	pop	r29
    1a9a:	cf 91       	pop	r28
    1a9c:	bf 91       	pop	r27
    1a9e:	af 91       	pop	r26
    1aa0:	9f 91       	pop	r25
    1aa2:	8f 91       	pop	r24
    1aa4:	7f 91       	pop	r23
    1aa6:	6f 91       	pop	r22
    1aa8:	5f 91       	pop	r21
    1aaa:	4f 91       	pop	r20
    1aac:	3f 91       	pop	r19
    1aae:	2f 91       	pop	r18
    1ab0:	1f 91       	pop	r17
    1ab2:	0f 91       	pop	r16
    1ab4:	ff 90       	pop	r15
    1ab6:	ef 90       	pop	r14
    1ab8:	df 90       	pop	r13
    1aba:	cf 90       	pop	r12
    1abc:	bf 90       	pop	r11
    1abe:	af 90       	pop	r10
    1ac0:	9f 90       	pop	r9
    1ac2:	8f 90       	pop	r8
    1ac4:	7f 90       	pop	r7
    1ac6:	6f 90       	pop	r6
    1ac8:	5f 90       	pop	r5
    1aca:	4f 90       	pop	r4
    1acc:	3f 90       	pop	r3
    1ace:	2f 90       	pop	r2
    1ad0:	1f 90       	pop	r1
    1ad2:	0f 90       	pop	r0
    1ad4:	0f be       	out	0x3f, r0	; 63
    1ad6:	0f 90       	pop	r0
    1ad8:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1ada:	08 95       	ret

00001adc <Kernel_Task_Constant_Latency>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Constant_Latency:                             ;total 3.50uS @8MHz     ( 28 clocks) 
		;create next task wakeup time (args R25:R24)                                           
		CLI                                               ;disable interrupt      (  1 clock ) 
    1adc:	f8 94       	cli
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1ade:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1ae0:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_WORD                            ;offset calc            (  6 clocks) 
    1ae2:	20 91 34 01 	lds	r18, 0x0134
    1ae6:	22 0f       	add	r18, r18
    1ae8:	e2 0f       	add	r30, r18
    1aea:	20 e0       	ldi	r18, 0x00	; 0
    1aec:	f2 1f       	adc	r31, r18
		STD   Z+0                , R24                    ;save sleep time low    (  2 clocks) 
    1aee:	80 83       	st	Z, r24
		STD   Z+1                , R25                    ;save sleep time high   (  2 clocks) 
    1af0:	91 83       	std	Z+1, r25	; 0x01
		;update task scheduler status as constant latency                                      
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1af2:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1af4:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1af6:	20 91 34 01 	lds	r18, 0x0134
    1afa:	e2 0f       	add	r30, r18
    1afc:	20 e0       	ldi	r18, 0x00	; 0
    1afe:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_CONS_LAT          ;save as cons_lat       (  1 clock ) 
    1b00:	24 e0       	ldi	r18, 0x04	; 4
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1b02:	20 83       	st	Z, r18
		SEI                                               ;enable interrupt       (  1 clock ) 
    1b04:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1b06:	08 95       	ret

00001b08 <Kernel_Task_Constant_Latency_Sleep>:
;arg registers           : R25:R24(SleepTime)                                                  
;return registers        : None                                                                
;unsafe access registers : R18, R19, R20, R24, R25, R30(ZL), R31(ZH)                           
Kernel_Task_Constant_Latency_Sleep:                       ;total 35.75uS @8MHz    (286 clocks) 
		;save current context                                                                  
        KER_CONTEXT_SAVE_THREAD                           ;save context           ( 69 clocks) 
    1b08:	0f 92       	push	r0
    1b0a:	0f b6       	in	r0, 0x3f	; 63
    1b0c:	f8 94       	cli
    1b0e:	0f 92       	push	r0
    1b10:	1f 92       	push	r1
    1b12:	11 24       	eor	r1, r1
    1b14:	2f 92       	push	r2
    1b16:	3f 92       	push	r3
    1b18:	4f 92       	push	r4
    1b1a:	5f 92       	push	r5
    1b1c:	6f 92       	push	r6
    1b1e:	7f 92       	push	r7
    1b20:	8f 92       	push	r8
    1b22:	9f 92       	push	r9
    1b24:	af 92       	push	r10
    1b26:	bf 92       	push	r11
    1b28:	cf 92       	push	r12
    1b2a:	df 92       	push	r13
    1b2c:	ef 92       	push	r14
    1b2e:	ff 92       	push	r15
    1b30:	0f 93       	push	r16
    1b32:	1f 93       	push	r17
    1b34:	2f 93       	push	r18
    1b36:	3f 93       	push	r19
    1b38:	4f 93       	push	r20
    1b3a:	5f 93       	push	r21
    1b3c:	6f 93       	push	r22
    1b3e:	7f 93       	push	r23
    1b40:	8f 93       	push	r24
    1b42:	9f 93       	push	r25
    1b44:	af 93       	push	r26
    1b46:	bf 93       	push	r27
    1b48:	cf 93       	push	r28
    1b4a:	df 93       	push	r29
    1b4c:	ef 93       	push	r30
    1b4e:	ff 93       	push	r31
		KER_SAVE_CURR_TASK_SP                             ;save current task SP   ( 14 clocks) 
    1b50:	ed e3       	ldi	r30, 0x3D	; 61
    1b52:	f1 e0       	ldi	r31, 0x01	; 1
    1b54:	20 91 34 01 	lds	r18, 0x0134
    1b58:	22 0f       	add	r18, r18
    1b5a:	e2 0f       	add	r30, r18
    1b5c:	20 e0       	ldi	r18, 0x00	; 0
    1b5e:	f2 1f       	adc	r31, r18
    1b60:	2d b7       	in	r18, 0x3d	; 61
    1b62:	3e b7       	in	r19, 0x3e	; 62
    1b64:	20 83       	st	Z, r18
    1b66:	31 83       	std	Z+1, r19	; 0x01
		;update task scheduler status as blocked                                               
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1b68:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1b6a:	f1 e0       	ldi	r31, 0x01	; 1
		KER_CALC_ADDR_OFF_BYTES                           ;offset calc            (  5 clocks) 
    1b6c:	20 91 34 01 	lds	r18, 0x0134
    1b70:	e2 0f       	add	r30, r18
    1b72:	20 e0       	ldi	r18, 0x00	; 0
    1b74:	f2 1f       	adc	r31, r18
        LDI   R18                , TASK_BLOCKED           ;blocked until cnt=0    (  1 clock ) 
    1b76:	20 e0       	ldi	r18, 0x00	; 0
		STD   Z+0                , R18                    ;save block flag        (  2 clocks) 
    1b78:	20 83       	st	Z, r18
		;run scheduler, load next task sp, restore context                                     
		LDI    R24               , SCH_MODE_THREAD        ;set sch mode           (  1 clock ) 
    1b7a:	81 e0       	ldi	r24, 0x01	; 1
		KER_RUN_SCHEDULER                                 ;run scheduler          (106 clocks) 
    1b7c:	2f ef       	ldi	r18, 0xFF	; 255
    1b7e:	20 93 36 01 	sts	0x0136, r18
    1b82:	20 e0       	ldi	r18, 0x00	; 0
    1b84:	20 93 37 01 	sts	0x0137, r18
    1b88:	58 2f       	mov	r21, r24

00001b8a <_KER_SCH_LOOP97>:
    1b8a:	20 93 34 01 	sts	0x0134, r18
    1b8e:	85 2f       	mov	r24, r21
    1b90:	e3 e7       	ldi	r30, 0x73	; 115
    1b92:	f1 e0       	ldi	r31, 0x01	; 1
    1b94:	20 91 34 01 	lds	r18, 0x0134
    1b98:	22 0f       	add	r18, r18
    1b9a:	e2 0f       	add	r30, r18
    1b9c:	20 e0       	ldi	r18, 0x00	; 0
    1b9e:	f2 1f       	adc	r31, r18
    1ba0:	20 81       	ld	r18, Z
    1ba2:	31 81       	ldd	r19, Z+1	; 0x01
    1ba4:	42 2f       	mov	r20, r18
    1ba6:	43 2b       	or	r20, r19
    1ba8:	59 f0       	breq	.+22     	; 0x1bc0 <_VAL_NULL98>
    1baa:	81 30       	cpi	r24, 0x01	; 1
    1bac:	99 f0       	breq	.+38     	; 0x1bd4 <_VAL_NOT_NULL98>
    1bae:	41 e0       	ldi	r20, 0x01	; 1
    1bb0:	24 1b       	sub	r18, r20
    1bb2:	40 e0       	ldi	r20, 0x00	; 0
    1bb4:	34 0b       	sbc	r19, r20
    1bb6:	20 83       	st	Z, r18
    1bb8:	31 83       	std	Z+1, r19	; 0x01
    1bba:	42 2f       	mov	r20, r18
    1bbc:	43 2b       	or	r20, r19
    1bbe:	51 f4       	brne	.+20     	; 0x1bd4 <_VAL_NOT_NULL98>

00001bc0 <_VAL_NULL98>:
    1bc0:	ef e5       	ldi	r30, 0x5F	; 95
    1bc2:	f1 e0       	ldi	r31, 0x01	; 1
    1bc4:	20 91 34 01 	lds	r18, 0x0134
    1bc8:	e2 0f       	add	r30, r18
    1bca:	20 e0       	ldi	r18, 0x00	; 0
    1bcc:	f2 1f       	adc	r31, r18
    1bce:	81 e0       	ldi	r24, 0x01	; 1
    1bd0:	80 83       	st	Z, r24
    1bd2:	08 c0       	rjmp	.+16     	; 0x1be4 <_EXIT_SLP_TIME98>

00001bd4 <_VAL_NOT_NULL98>:
    1bd4:	ef e5       	ldi	r30, 0x5F	; 95
    1bd6:	f1 e0       	ldi	r31, 0x01	; 1
    1bd8:	20 91 34 01 	lds	r18, 0x0134
    1bdc:	e2 0f       	add	r30, r18
    1bde:	20 e0       	ldi	r18, 0x00	; 0
    1be0:	f2 1f       	adc	r31, r18
    1be2:	80 81       	ld	r24, Z

00001be4 <_EXIT_SLP_TIME98>:
    1be4:	81 30       	cpi	r24, 0x01	; 1
    1be6:	19 f0       	breq	.+6      	; 0x1bee <_KER_CALC_PRIO97>
    1be8:	84 30       	cpi	r24, 0x04	; 4
    1bea:	09 f0       	breq	.+2      	; 0x1bee <_KER_CALC_PRIO97>
    1bec:	12 c0       	rjmp	.+36     	; 0x1c12 <_KER_SCH_NEXT97>

00001bee <_KER_CALC_PRIO97>:
    1bee:	e9 e6       	ldi	r30, 0x69	; 105
    1bf0:	f1 e0       	ldi	r31, 0x01	; 1
    1bf2:	20 e0       	ldi	r18, 0x00	; 0
    1bf4:	80 91 34 01 	lds	r24, 0x0134
    1bf8:	e8 0f       	add	r30, r24
    1bfa:	f2 1f       	adc	r31, r18
    1bfc:	80 81       	ld	r24, Z
    1bfe:	20 91 36 01 	lds	r18, 0x0136
    1c02:	82 17       	cp	r24, r18
    1c04:	30 f4       	brcc	.+12     	; 0x1c12 <_KER_SCH_NEXT97>
    1c06:	80 93 36 01 	sts	0x0136, r24
    1c0a:	20 91 34 01 	lds	r18, 0x0134
    1c0e:	20 93 37 01 	sts	0x0137, r18

00001c12 <_KER_SCH_NEXT97>:
    1c12:	20 91 34 01 	lds	r18, 0x0134
    1c16:	23 95       	inc	r18
    1c18:	30 91 35 01 	lds	r19, 0x0135
    1c1c:	23 17       	cp	r18, r19
    1c1e:	08 f4       	brcc	.+2      	; 0x1c22 <_KER_SCH_EXIT97>
    1c20:	b4 cf       	rjmp	.-152    	; 0x1b8a <_KER_SCH_LOOP97>

00001c22 <_KER_SCH_EXIT97>:
    1c22:	20 91 37 01 	lds	r18, 0x0137
    1c26:	20 93 34 01 	sts	0x0134, r18
		KER_LOAD_TASK_ID_AND_SP                           ;load next task id, SP  ( 14 clocks) 
    1c2a:	ed e3       	ldi	r30, 0x3D	; 61
    1c2c:	f1 e0       	ldi	r31, 0x01	; 1
    1c2e:	20 91 34 01 	lds	r18, 0x0134
    1c32:	22 0f       	add	r18, r18
    1c34:	e2 0f       	add	r30, r18
    1c36:	20 e0       	ldi	r18, 0x00	; 0
    1c38:	f2 1f       	adc	r31, r18
    1c3a:	20 81       	ld	r18, Z
    1c3c:	31 81       	ldd	r19, Z+1	; 0x01
    1c3e:	2d bf       	out	0x3d, r18	; 61
    1c40:	3e bf       	out	0x3e, r19	; 62
		KER_CONTEXT_RESTORE_THREAD                        ;restore context        ( 68 clocks) 
    1c42:	ff 91       	pop	r31
    1c44:	ef 91       	pop	r30
    1c46:	df 91       	pop	r29
    1c48:	cf 91       	pop	r28
    1c4a:	bf 91       	pop	r27
    1c4c:	af 91       	pop	r26
    1c4e:	9f 91       	pop	r25
    1c50:	8f 91       	pop	r24
    1c52:	7f 91       	pop	r23
    1c54:	6f 91       	pop	r22
    1c56:	5f 91       	pop	r21
    1c58:	4f 91       	pop	r20
    1c5a:	3f 91       	pop	r19
    1c5c:	2f 91       	pop	r18
    1c5e:	1f 91       	pop	r17
    1c60:	0f 91       	pop	r16
    1c62:	ff 90       	pop	r15
    1c64:	ef 90       	pop	r14
    1c66:	df 90       	pop	r13
    1c68:	cf 90       	pop	r12
    1c6a:	bf 90       	pop	r11
    1c6c:	af 90       	pop	r10
    1c6e:	9f 90       	pop	r9
    1c70:	8f 90       	pop	r8
    1c72:	7f 90       	pop	r7
    1c74:	6f 90       	pop	r6
    1c76:	5f 90       	pop	r5
    1c78:	4f 90       	pop	r4
    1c7a:	3f 90       	pop	r3
    1c7c:	2f 90       	pop	r2
    1c7e:	1f 90       	pop	r1
    1c80:	0f 90       	pop	r0
    1c82:	0f be       	out	0x3f, r0	; 63
    1c84:	0f 90       	pop	r0
    1c86:	78 94       	sei
		RET                                               ;return from subroutine (  4 clocks) 
    1c88:	08 95       	ret

00001c8a <Kernel_PreSleep_Hook>:
;used registers          : R24, R25, R30(ZL), R31(ZH)                                          
;arg registers           : R25:R24(FunctionPtr)                                                
;return registers        : None                                                                
;unsafe access registers : R24, R25, R30(ZL), R31(ZH)                                          
Kernel_PreSleep_Hook:                                     ;total 1.00uS @8MHz     (  8 clocks) 
        MOVW  R30                , R24                    ;move pointer to Z      (  1 clock ) 
    1c8a:	fc 01       	movw	r30, r24
		ICALL                                             ;indirect call          (  3 clocks) 
    1c8c:	09 95       	icall
		RET                                               ;return from subroutine (  4 clocks) 
    1c8e:	08 95       	ret

00001c90 <Kernel_Clock_Prescale>:
;used registers          : R18, R24                                                            
;arg registers           : R24(prescaler reg val)                                              
;return registers        : None                                                                
;unsafe access registers : R18, R24                                                            
Kernel_Clock_Prescale:                                    ;total 1.75uS @8MHz     ( 14 clocks) 
        LDS   R18                , SRSREG                 ;load sreg              (  2 clocks)
    1c90:	20 91 5f 00 	lds	r18, 0x005F
		CLI                                               ;disable interrupt      (  1 clock )
    1c94:	f8 94       	cli
		LDI   R19                , 0x80                   ;set CLKPCE             (  1 clock ) 
    1c96:	30 e8       	ldi	r19, 0x80	; 128
		STS   SRCLKPR            , R19                    ;store val              (  2 clocks) 
    1c98:	30 93 61 00 	sts	0x0061, r19
		STS   SRCLKPR            , R24                    ;store val              (  2 clocks)
    1c9c:	80 93 61 00 	sts	0x0061, r24
        STS   SRSREG             , R18                    ;store val              (  2 clocks) 
    1ca0:	20 93 5f 00 	sts	0x005F, r18
		RET                                               ;return from subroutine (  4 clocks) 
    1ca4:	08 95       	ret

00001ca6 <Kernel_Task_Sleep_Time_Get>:
;used registers          : R18, R24, R25, R30(ZL), R31(ZH)                                     
;arg registers           : R24(TaskID)                                                         
;return registers        : R25:R24(SleepTime)                                                  
;unsafe access registers : R18, R24, R25, R30(ZL), R31(ZH)                                     
Kernel_Task_Sleep_Time_Get:                               ;total 1.88uS @8MHz     ( 15 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1ca6:	28 2f       	mov	r18, r24
		LSL   R18                                         ;x2                     (  1 clock ) 
    1ca8:	22 0f       	add	r18, r18
		LDI   ZL                 , lo8(KerSchSlp)         ;load low byte          (  1 clock ) 
    1caa:	e3 e7       	ldi	r30, 0x73	; 115
		LDI   ZH                 , hi8(KerSchSlp)         ;load high byte         (  1 clock ) 
    1cac:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1cae:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1cb0:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1cb2:	f2 1f       	adc	r31, r18
		LDD   R24                , Z+0                    ;load sleep time        (  2 clocks) 
    1cb4:	80 81       	ld	r24, Z
		LDD   R25                , Z+1                    ;load sleep time        (  2 clocks) 
    1cb6:	91 81       	ldd	r25, Z+1	; 0x01
		RET                                               ;return from subroutine (  4 clocks) 
    1cb8:	08 95       	ret

00001cba <Kernel_Task_Status_Get>:
;used registers          : R18, R24, R30(ZL), R31(ZH)                                          
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskSts)                                                        
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Status_Get:                                   ;total 1.50uS @8MHz     ( 12 clocks) 
		MOV   R18                , R24                    ;copy                   (  1 clock ) 
    1cba:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchSts)         ;load low byte          (  1 clock ) 
    1cbc:	ef e5       	ldi	r30, 0x5F	; 95
		LDI   ZH                 , hi8(KerSchSts)         ;load high byte         (  1 clock ) 
    1cbe:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1cc0:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;load 0                 (  1 clock ) 
    1cc2:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1cc4:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load task status       (  2 clocks) 
    1cc6:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1cc8:	08 95       	ret

00001cca <Kernel_NTask_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(NTask)                                                          
;unsafe access registers : R24                                                                 
Kernel_NTask_Get:                                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                 , KerBase+OFB_NTSK      ;load ntask             (  2 clock ) 
    1cca:	80 91 35 01 	lds	r24, 0x0135
		RET                                               ;return from subroutine (  4 clocks) 
    1cce:	08 95       	ret

00001cd0 <Kernel_Task_Prio_Get>:
;arg registers           : R24(TaskID)                                                         
;return registers        : R24(TaskPriority)                                                   
;unsafe access registers : R18, R24, R30(ZL), R31(ZH)                                          
Kernel_Task_Prio_Get:                                     ;total 1.50uS @8MHz     ( 12 clocks) 
		;get priority of the task id, arg (task_id->R24), return R24                           
		MOV   R18                , R24                    ;copy task_id           (  1 clock ) 
    1cd0:	28 2f       	mov	r18, r24
		LDI   ZL                 , lo8(KerSchPr)          ;load low byte          (  1 clock ) 
    1cd2:	e9 e6       	ldi	r30, 0x69	; 105
		LDI   ZH                 , hi8(KerSchPr)          ;load high byte         (  1 clock ) 
    1cd4:	f1 e0       	ldi	r31, 0x01	; 1
		ADD   ZL                 , R18                    ;add low bytes          (  1 clock ) 
    1cd6:	e2 0f       	add	r30, r18
		LDI   R18                , 0x00                   ;clear reg              (  1 clock ) 
    1cd8:	20 e0       	ldi	r18, 0x00	; 0
		ADC   ZH                 , R18                    ;add high byte+carry    (  1 clock ) 
    1cda:	f2 1f       	adc	r31, r18
		LD    R24                , Z                      ;load priority          (  2 clocks) 
    1cdc:	80 81       	ld	r24, Z
		RET                                               ;return from subroutine (  4 clocks) 
    1cde:	08 95       	ret

00001ce0 <Kernel_Lowest_Prio_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(LowestPriorityVal)                                              
;unsafe access registers : R24                                                                 
Kernel_Lowest_Prio_Get:                                   ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_LPR        ;load lowest priority   (  2 clocks) 
    1ce0:	80 91 36 01 	lds	r24, 0x0136
		RET                                               ;return from subroutine (  4 clocks) 
    1ce4:	08 95       	ret

00001ce6 <Kernel_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->UserTaskID (Excluding Idle Task)         
;unsafe access registers : R24                                                                 
Kernel_High_Prio_Task_ID_Get:                             ;total 0.88uS @8MHz     (  7 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1ce6:	80 91 37 01 	lds	r24, 0x0137
		DEC   R24                                         ;decrement by 1         (  1 clock ) 
    1cea:	8a 95       	dec	r24
		RET                                               ;return from subroutine (  4 clocks) 
    1cec:	08 95       	ret

00001cee <Kernel_Abs_High_Prio_Task_ID_Get>:
;used registers          : R24                                                                 
;arg registers           : None                                                                
;return registers        : R24(HighstPriorityTaskID)->AbsoluteTaskID (Including Idle Task)     
;unsafe access registers : R24                                                                 
Kernel_Abs_High_Prio_Task_ID_Get:                         ;total 0.75uS @8MHz     (  6 clocks) 
		LDS   R24                , KerBase+OFB_PTID       ;load priority tak_id   (  2 clocks) 
    1cee:	80 91 37 01 	lds	r24, 0x0137
		RET                                               ;return from subroutine (  4 clocks) 
    1cf2:	08 95       	ret

00001cf4 <Kernel_CPU_Usage_Get>:
;arg registers           : None                                                                
;return registers        : R24(CurrentCpuUsage)->In percentage                                 
;unsafe access registers : R24                                                                 
Kernel_CPU_Usage_Get:                                     ;total 0.75uS @8MHz     (  6 clocks) 
		;get cpu usage, return R24                                                             
		LDS   R24                , KerBase+OFB_USAGE      ;load cpu usage         (  2 clocks) 
    1cf4:	80 91 3a 01 	lds	r24, 0x013A
		RET                                               ;return from subroutine (  4 clocks) 
    1cf8:	08 95       	ret

00001cfa <Debug_Init>:


;;===================================debug init starting====================================;; 
Debug_Init:                                               ;total 2.38uS @8MHz     ( 19 clocks) 
        ;init registers for UART0 (Arg R25:R24->UBRRH:UBRRL)                                   
		LDI   R18                , (1<<1)                 ;mask U2x               (  1 clock ) 
    1cfa:	22 e0       	ldi	r18, 0x02	; 2
		STS   SRUCSR0A           , R18                    ;load val to UCSR0A     (  2 clocks) 
    1cfc:	20 93 c0 00 	sts	0x00C0, r18
		MOV   R18                , R25                    ;copy R25->baud rate H  (  1 clock ) 
    1d00:	29 2f       	mov	r18, r25
		STS   SRUBRR0H           , R18                    ;load val to UBRR0H     (  2 clocks) 
    1d02:	20 93 c5 00 	sts	0x00C5, r18
		MOV   R18                , R24                    ;copy R24->baud rate L  (  1 clock ) 
    1d06:	28 2f       	mov	r18, r24
		STS   SRUBRR0L           , R18                    ;load val to UBRR0L     (  2 clocks) 
    1d08:	20 93 c4 00 	sts	0x00C4, r18
		LDI   R18                , (1<<1)|(1<<2)          ;config 8 data bit      (  1 clock ) 
    1d0c:	26 e0       	ldi	r18, 0x06	; 6
		STS   SRUCSR0C           , R18                    ;load val to UCSR0C     (  2 clocks) 
    1d0e:	20 93 c2 00 	sts	0x00C2, r18
		LDI   R18                , (1<<3)                 ;enable tx              (  1 clock ) 
    1d12:	28 e0       	ldi	r18, 0x08	; 8
		STS   SRUCSR0B           , R18                    ;load val to UCSR0B     (  2 clocks) 
    1d14:	20 93 c1 00 	sts	0x00C1, r18
        RET                                               ;return from subroutine (  4 clocks) 
    1d18:	08 95       	ret

00001d1a <Debug_Tx_Byte>:


;;====================================debug tx starting=====================================;; 
Debug_Tx_Byte:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write single byte to data register (Arg R24)                                          
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1d1a:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0       (  2 clocks) 
    1d1c:	80 93 c6 00 	sts	0x00C6, r24

00001d20 <__UDRE0_CLEARED>:
                                                                                               
    __UDRE0_CLEARED:                                      ;undefined loop wrt ck               
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18     (  2 clocks) 
    1d20:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x05                   ;skip if UDRE0 is set   (  2 clocks) 
    1d24:	25 ff       	sbrs	r18, 5
		RJMP  __UDRE0_CLEARED                             ;wait until UDRE0 is set(  2 clocks) 
    1d26:	fc cf       	rjmp	.-8      	; 0x1d20 <__UDRE0_CLEARED>
		POP   R18                                         ;restore reg            (  2 clocks) 
    1d28:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1d2a:	08 95       	ret

00001d2c <Debug_Tx_Word>:


;;==================================debug tx word starting==================================;; 
Debug_Tx_Word:                                            ;total 2.00uS+LT @8MHz  ( 16 clocks) 
		;write 2 bytes, (Arg R24, R25), Args retained                                          
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1d2c:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy reg               (  1 clock ) 
    1d2e:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1d30:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
        POP   R24                                         ;restore reg            (  2 clocks) 
    1d34:	8f 91       	pop	r24
		CALL  Debug_Tx_Byte                               ;send via uart          ( 21 clocks) 
    1d36:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <Debug_Tx_Byte>
        RET                                               ;return from subroutine (  4 clocks) 
    1d3a:	08 95       	ret

00001d3c <Debug_Tx_Byte_Conf>:


;;================================debug tx confirm starting=================================;; 
Debug_Tx_Byte_Conf:                                       ;total 2.63uS+LT @8MHz  ( 21 clocks) 
        ;write 1 byte, (Arg R24), Args retained                                                
		PUSH  R18                                         ;save reg               (  2 clocks) 
    1d3c:	2f 93       	push	r18
		STS   SRUDR0             , R24                    ;load val to UDR0,      (  2 clocks) 
    1d3e:	80 93 c6 00 	sts	0x00C6, r24

00001d42 <__TXC0_CLEARED>:
    __TXC0_CLEARED:                                                                            
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1d42:	20 91 c0 00 	lds	r18, 0x00C0
		SBRS  R18                , 0x06                   ;skip if TXC0 is set,   (  2 clocks) 
    1d46:	26 ff       	sbrs	r18, 6
		RJMP  __TXC0_CLEARED                              ;wait until TXC0 is set (  2 clocks) 
    1d48:	fc cf       	rjmp	.-8      	; 0x1d42 <__TXC0_CLEARED>
		LDS   R18                , SRUCSR0A               ;load UCSR0A to R18,    (  2 clocks) 
    1d4a:	20 91 c0 00 	lds	r18, 0x00C0
		ORI   R18                , (1<<6)                 ;mask bit 6,            (  1 clock ) 
    1d4e:	20 64       	ori	r18, 0x40	; 64
		STS   SRUCSR0A           , R18                    ;write reg with bit msk (  2 clocks) 
    1d50:	20 93 c0 00 	sts	0x00C0, r18
		POP   R18                                         ;restore reg            (  2 clocks) 
    1d54:	2f 91       	pop	r18
        RET                                               ;return from subroutine (  4 clocks) 
    1d56:	08 95       	ret

00001d58 <Debug_Tx_Word_Conf>:


;;==============================debug tx word confirm starting==============================;; 
Debug_Tx_Word_Conf:                                       ;total 6.38uS+LT @8MHz  ( 51 clocks) 
        ;write 2 bytes, (Arg R24, R25), Args retained                                          
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d58:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <Debug_Tx_Byte_Conf>
		PUSH  R24                                         ;save reg               (  2 clocks) 
    1d5c:	8f 93       	push	r24
		MOV   R24                , R25                    ;copy R25 to R24        (  1 clock ) 
    1d5e:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d60:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <Debug_Tx_Byte_Conf>
		POP   R24                                         ;restore reg            (  2 clocks) 
    1d64:	8f 91       	pop	r24
        RET                                               ;return from subroutine (  4 clocks) 
    1d66:	08 95       	ret

00001d68 <Debug_Tx_DWord_Conf>:


;;==============================debug tx dword confirm starting=============================;; 
Debug_Tx_DWord_Conf:                                      ;total 12.38uS+LT @8MHz ( 99 clocks) 
        ;write 4 bytes, (Arg R22-R25), Args retained                                           
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1d68:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R22                    ;copy R22 to R24          (1 clock ) 
    1d6c:	86 2f       	mov	r24, r22
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d6e:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <Debug_Tx_Byte_Conf>
		MOV   R24                , R23                    ;copy R23 to R24          (1 clock ) 
    1d72:	87 2f       	mov	r24, r23
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d74:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24              (2 clocks) 
    1d78:	80 91 4a 00 	lds	r24, 0x004A
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d7c:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <Debug_Tx_Byte_Conf>
		STS   SRGPIOR1           , R24                    ;store R24 val,           (2 clocks) 
    1d80:	80 93 4a 00 	sts	0x004A, r24
		MOV   R24                , R25                    ;copy R22 to R24          (1 clock ) 
    1d84:	89 2f       	mov	r24, r25
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d86:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <Debug_Tx_Byte_Conf>
		LDS   R24                , SRGPIOR1               ;restore R24 val,         (2 clocks) 
    1d8a:	80 91 4a 00 	lds	r24, 0x004A
        RET                                               ;return from subroutine,  (4 clocks) 
    1d8e:	08 95       	ret

00001d90 <Debug_Tx_From_RAM>:


;;=============================debug tx confirm from ram starting===========================;; 
Debug_Tx_From_RAM:                                        ;total 4.38uS+LT @8MHz  ( 35 clocks) 
        ;print data from RAM address (Arg R24-R25)                                             
		MOV   R16                , R30                    ;copy R30 to R16          (1 clock ) 
    1d90:	0e 2f       	mov	r16, r30
		MOV   R17                , R31                    ;copy R31 to R17          (1 clock ) 
    1d92:	1f 2f       	mov	r17, r31
		MOV   R18                , R24                    ;copy R24 to R18          (1 clock ) 
    1d94:	28 2f       	mov	r18, r24
		MOV   R30                , R24                    ;copy R22 to R24          (1 clock ) 
    1d96:	e8 2f       	mov	r30, r24
		MOV   R31                , R25                    ;copy R22 to R24          (1 clock ) 
    1d98:	f9 2f       	mov	r31, r25
		LD    R24                , Z                      ;load val to R24          (2 clocks) 
    1d9a:	80 81       	ld	r24, Z
		CALL  Debug_Tx_Byte_Conf                          ;send via uart                       
    1d9c:	0e 94 9e 0e 	call	0x1d3c	; 0x1d3c <Debug_Tx_Byte_Conf>
		MOV   R30                , R16                    ;copy R16 to R30          (1 clock ) 
    1da0:	e0 2f       	mov	r30, r16
		MOV   R31                , R17                    ;copy R17 to R31          (1 clock ) 
    1da2:	f1 2f       	mov	r31, r17
		MOV   R24                , R18                    ;copy R18 to R24          (1 clock ) 
    1da4:	82 2f       	mov	r24, r18
        RET                                               ;return from subroutine,  (4 clocks) 
    1da6:	08 95       	ret

00001da8 <Debug_Tx_RAM_Area>:

;;=============================debug tx confirm ram area starting===========================;; 
Debug_Tx_RAM_Area:                                        ;5.5uS+LT x R22 @8MHz   ( 44 clocks) 
        ;print data from RAM address (arguments R24:R25, R22)                                  
	__DUMP_BYTES:                                                                              
	    CALL  Debug_Tx_From_RAM                           ;send via uart from ram              
    1da8:	0e 94 c8 0e 	call	0x1d90	; 0x1d90 <Debug_Tx_From_RAM>
		SUBI  R24                , 0x01                   ;decrement from LSByte               
    1dac:	81 50       	subi	r24, 0x01	; 1
        SBCI  R25                , 0x00                   ;decrement if carry                  
    1dae:	90 40       	sbci	r25, 0x00	; 0
		SUBI  R22                , 0x01                   ;decrement                           
    1db0:	61 50       	subi	r22, 0x01	; 1
		BRNE  __DUMP_BYTES                                                                     
    1db2:	d1 f7       	brne	.-12     	; 0x1da8 <Debug_Tx_RAM_Area>
        RET                                               ;return from subroutine,  (4 clocks) 
    1db4:	08 95       	ret

00001db6 <__mulsi3>:
    1db6:	62 9f       	mul	r22, r18
    1db8:	d0 01       	movw	r26, r0
    1dba:	73 9f       	mul	r23, r19
    1dbc:	f0 01       	movw	r30, r0
    1dbe:	82 9f       	mul	r24, r18
    1dc0:	e0 0d       	add	r30, r0
    1dc2:	f1 1d       	adc	r31, r1
    1dc4:	64 9f       	mul	r22, r20
    1dc6:	e0 0d       	add	r30, r0
    1dc8:	f1 1d       	adc	r31, r1
    1dca:	92 9f       	mul	r25, r18
    1dcc:	f0 0d       	add	r31, r0
    1dce:	83 9f       	mul	r24, r19
    1dd0:	f0 0d       	add	r31, r0
    1dd2:	74 9f       	mul	r23, r20
    1dd4:	f0 0d       	add	r31, r0
    1dd6:	65 9f       	mul	r22, r21
    1dd8:	f0 0d       	add	r31, r0
    1dda:	99 27       	eor	r25, r25
    1ddc:	72 9f       	mul	r23, r18
    1dde:	b0 0d       	add	r27, r0
    1de0:	e1 1d       	adc	r30, r1
    1de2:	f9 1f       	adc	r31, r25
    1de4:	63 9f       	mul	r22, r19
    1de6:	b0 0d       	add	r27, r0
    1de8:	e1 1d       	adc	r30, r1
    1dea:	f9 1f       	adc	r31, r25
    1dec:	bd 01       	movw	r22, r26
    1dee:	cf 01       	movw	r24, r30
    1df0:	11 24       	eor	r1, r1
    1df2:	08 95       	ret

00001df4 <__udivmodsi4>:
    1df4:	a1 e2       	ldi	r26, 0x21	; 33
    1df6:	1a 2e       	mov	r1, r26
    1df8:	aa 1b       	sub	r26, r26
    1dfa:	bb 1b       	sub	r27, r27
    1dfc:	fd 01       	movw	r30, r26
    1dfe:	0d c0       	rjmp	.+26     	; 0x1e1a <__udivmodsi4_ep>

00001e00 <__udivmodsi4_loop>:
    1e00:	aa 1f       	adc	r26, r26
    1e02:	bb 1f       	adc	r27, r27
    1e04:	ee 1f       	adc	r30, r30
    1e06:	ff 1f       	adc	r31, r31
    1e08:	a2 17       	cp	r26, r18
    1e0a:	b3 07       	cpc	r27, r19
    1e0c:	e4 07       	cpc	r30, r20
    1e0e:	f5 07       	cpc	r31, r21
    1e10:	20 f0       	brcs	.+8      	; 0x1e1a <__udivmodsi4_ep>
    1e12:	a2 1b       	sub	r26, r18
    1e14:	b3 0b       	sbc	r27, r19
    1e16:	e4 0b       	sbc	r30, r20
    1e18:	f5 0b       	sbc	r31, r21

00001e1a <__udivmodsi4_ep>:
    1e1a:	66 1f       	adc	r22, r22
    1e1c:	77 1f       	adc	r23, r23
    1e1e:	88 1f       	adc	r24, r24
    1e20:	99 1f       	adc	r25, r25
    1e22:	1a 94       	dec	r1
    1e24:	69 f7       	brne	.-38     	; 0x1e00 <__udivmodsi4_loop>
    1e26:	60 95       	com	r22
    1e28:	70 95       	com	r23
    1e2a:	80 95       	com	r24
    1e2c:	90 95       	com	r25
    1e2e:	9b 01       	movw	r18, r22
    1e30:	ac 01       	movw	r20, r24
    1e32:	bd 01       	movw	r22, r26
    1e34:	cf 01       	movw	r24, r30
    1e36:	08 95       	ret

00001e38 <_exit>:
    1e38:	f8 94       	cli

00001e3a <__stop_program>:
    1e3a:	ff cf       	rjmp	.-2      	; 0x1e3a <__stop_program>
