FAIL:IMP-8-0-0-12:Confirm no inputs are tied directly to the power rails (VDD/VSS) by using Tiehigh/Tielow cells(check the Note)
Fail Occurrence: 9
1: Fail: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_0 | Pin: PAD2_HV_IN_XTC | Location: (162.031, 507.375). In line 24, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Input pins tied directly to power rails without proper tie cells
2: Fail: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_4 | Pin: PAD1_HV_IN_XTC | Location: (158.688, 118.788). In line 22, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Input pins tied directly to power rails without proper tie cells
3: Fail: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_4 | Pin: PAD2_HV_IN_XTC | Location: (162.031, 91.276). In line 23, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Input pins tied directly to power rails without proper tie cells
4: Fail: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_5 | Pin: PAD1_HV_IN_XTC | Location: (158.688, 89.148). In line 20, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Input pins tied directly to power rails without proper tie cells
5: Fail: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_5 | Pin: PAD2_HV_IN_XTC | Location: (162.031, 61.636). In line 21, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Input pins tied directly to power rails without proper tie cells
6: Fail: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/dm_pad | Pin: PAD1_HV_IN_XTC | Location: (158.688, 266.690). In line 16, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Input pins tied directly to power rails without proper tie cells
7: Fail: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/dm_pad | Pin: PAD2_HV_IN_XTC | Location: (162.031, 209.841). In line 17, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Input pins tied directly to power rails without proper tie cells
8: Fail: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/dqs_pad | Pin: PAD1_HV_IN_XTC | Location: (158.688, 327.110). In line 14, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Input pins tied directly to power rails without proper tie cells
9: Fail: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/dqs_pad | Pin: PAD2_HV_IN_XTC | Location: (162.031, 270.262). In line 15, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Input pins tied directly to power rails without proper tie cells
Info Occurrence: 4
1: Info: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6 | Pin: PAD1_HV_IN_XTC | Location: (158.688, 59.508). In line 18, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Tie cell violation waived per design approval[WAIVER]
2: Info: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_6 | Pin: PAD2_HV_IN_XTC | Location: (162.031, 31.995). In line 19, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Tie cell violation waived per design approval[WAIVER]
3: Info: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7 | Pin: PAD1_HV_IN_XTC | Location: (158.688, 29.867). In line 12, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Tie cell violation waived per design approval[WAIVER]
4: Info: inst_data_path_top/inst_data_byte_macro/cdn_hs_phy_data_asic_pads/data_pad_7 | Pin: PAD2_HV_IN_XTC | Location: (162.031, 2.356). In line 13, C:\Users\yuyin\OneDrive - Cadence Design Systems Inc\2025\Checklist\AAI\CHECKLIST_V3\CHECKLIST\IP_project_folder\reports\8.0\IMP-8-0-0-12.rpt: Tie cell violation waived per design approval[WAIVER]
