Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Feb 20 21:10:32 2019
| Host         : DESKTOP-KM458MG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cpu28_timing_summary_routed.rpt -rpx cpu28_timing_summary_routed.rpx
| Design       : cpu28
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_div/clk_F_reg/Q (HIGH)

 There are 2736 register/latch pins with no clock driven by root clock pin: clk_div/clk_N_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/PC/data_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/PC/data_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/PC/data_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/PC/data_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/PC/data_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/PC/data_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/PC/data_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/PC/data_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: my_datapath/PC/data_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8205 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.682        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.682        0.000                      0                  130        0.263        0.000                      0                  130        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.682ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.315ns (34.369%)  route 4.421ns (65.631%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y92         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    clk_div/counter_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  clk_div/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.906    clk_div/counter_reg[0]_i_35_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  clk_div/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.020    clk_div/counter_reg[0]_i_18_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  clk_div/counter_reg[0]_i_17/O[1]
                         net (fo=3, routed)           0.837     8.191    clk_div/counter_reg[0]_i_17_n_6
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.303     8.494 r  clk_div/counter[0]_i_16/O
                         net (fo=1, routed)           0.695     9.189    clk_div/counter[0]_i_16_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  clk_div/counter[0]_i_10/O
                         net (fo=1, routed)           1.158    10.471    clk_div/counter[0]_i_10_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.595 r  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           0.423    11.018    clk_div/counter[0]_i_4_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.142 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.827    11.969    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[24]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    clk_div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.315ns (34.369%)  route 4.421ns (65.631%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y92         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    clk_div/counter_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  clk_div/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.906    clk_div/counter_reg[0]_i_35_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  clk_div/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.020    clk_div/counter_reg[0]_i_18_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  clk_div/counter_reg[0]_i_17/O[1]
                         net (fo=3, routed)           0.837     8.191    clk_div/counter_reg[0]_i_17_n_6
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.303     8.494 r  clk_div/counter[0]_i_16/O
                         net (fo=1, routed)           0.695     9.189    clk_div/counter[0]_i_16_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  clk_div/counter[0]_i_10/O
                         net (fo=1, routed)           1.158    10.471    clk_div/counter[0]_i_10_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.595 r  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           0.423    11.018    clk_div/counter[0]_i_4_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.142 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.827    11.969    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[25]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    clk_div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.315ns (34.369%)  route 4.421ns (65.631%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y92         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    clk_div/counter_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  clk_div/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.906    clk_div/counter_reg[0]_i_35_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  clk_div/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.020    clk_div/counter_reg[0]_i_18_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  clk_div/counter_reg[0]_i_17/O[1]
                         net (fo=3, routed)           0.837     8.191    clk_div/counter_reg[0]_i_17_n_6
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.303     8.494 r  clk_div/counter[0]_i_16/O
                         net (fo=1, routed)           0.695     9.189    clk_div/counter[0]_i_16_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  clk_div/counter[0]_i_10/O
                         net (fo=1, routed)           1.158    10.471    clk_div/counter[0]_i_10_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.595 r  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           0.423    11.018    clk_div/counter[0]_i_4_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.142 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.827    11.969    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[26]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    clk_div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.315ns (34.369%)  route 4.421ns (65.631%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y92         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    clk_div/counter_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  clk_div/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.906    clk_div/counter_reg[0]_i_35_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  clk_div/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.020    clk_div/counter_reg[0]_i_18_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  clk_div/counter_reg[0]_i_17/O[1]
                         net (fo=3, routed)           0.837     8.191    clk_div/counter_reg[0]_i_17_n_6
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.303     8.494 r  clk_div/counter[0]_i_16/O
                         net (fo=1, routed)           0.695     9.189    clk_div/counter[0]_i_16_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  clk_div/counter[0]_i_10/O
                         net (fo=1, routed)           1.158    10.471    clk_div/counter[0]_i_10_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.595 r  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           0.423    11.018    clk_div/counter[0]_i_4_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.142 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.827    11.969    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X50Y98         FDRE                                         r  clk_div/counter_reg[27]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y98         FDRE (Setup_fdre_C_R)       -0.524    14.651    clk_div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.969    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 2.315ns (35.109%)  route 4.279ns (64.891%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y92         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    clk_div/counter_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  clk_div/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.906    clk_div/counter_reg[0]_i_35_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  clk_div/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.020    clk_div/counter_reg[0]_i_18_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  clk_div/counter_reg[0]_i_17/O[1]
                         net (fo=3, routed)           0.837     8.191    clk_div/counter_reg[0]_i_17_n_6
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.303     8.494 r  clk_div/counter[0]_i_16/O
                         net (fo=1, routed)           0.695     9.189    clk_div/counter[0]_i_16_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  clk_div/counter[0]_i_10/O
                         net (fo=1, routed)           1.158    10.471    clk_div/counter[0]_i_10_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.595 r  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           0.423    11.018    clk_div/counter[0]_i_4_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.142 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.685    11.828    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  clk_div/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X50Y97         FDRE                                         r  clk_div/counter_reg[20]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    clk_div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 2.315ns (35.109%)  route 4.279ns (64.891%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y92         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    clk_div/counter_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  clk_div/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.906    clk_div/counter_reg[0]_i_35_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  clk_div/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.020    clk_div/counter_reg[0]_i_18_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  clk_div/counter_reg[0]_i_17/O[1]
                         net (fo=3, routed)           0.837     8.191    clk_div/counter_reg[0]_i_17_n_6
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.303     8.494 r  clk_div/counter[0]_i_16/O
                         net (fo=1, routed)           0.695     9.189    clk_div/counter[0]_i_16_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  clk_div/counter[0]_i_10/O
                         net (fo=1, routed)           1.158    10.471    clk_div/counter[0]_i_10_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.595 r  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           0.423    11.018    clk_div/counter[0]_i_4_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.142 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.685    11.828    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  clk_div/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X50Y97         FDRE                                         r  clk_div/counter_reg[21]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    clk_div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 2.315ns (35.109%)  route 4.279ns (64.891%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y92         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    clk_div/counter_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  clk_div/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.906    clk_div/counter_reg[0]_i_35_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  clk_div/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.020    clk_div/counter_reg[0]_i_18_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  clk_div/counter_reg[0]_i_17/O[1]
                         net (fo=3, routed)           0.837     8.191    clk_div/counter_reg[0]_i_17_n_6
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.303     8.494 r  clk_div/counter[0]_i_16/O
                         net (fo=1, routed)           0.695     9.189    clk_div/counter[0]_i_16_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  clk_div/counter[0]_i_10/O
                         net (fo=1, routed)           1.158    10.471    clk_div/counter[0]_i_10_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.595 r  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           0.423    11.018    clk_div/counter[0]_i_4_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.142 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.685    11.828    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  clk_div/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X50Y97         FDRE                                         r  clk_div/counter_reg[22]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    clk_div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.594ns  (logic 2.315ns (35.109%)  route 4.279ns (64.891%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y92         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    clk_div/counter_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  clk_div/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.906    clk_div/counter_reg[0]_i_35_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  clk_div/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.020    clk_div/counter_reg[0]_i_18_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  clk_div/counter_reg[0]_i_17/O[1]
                         net (fo=3, routed)           0.837     8.191    clk_div/counter_reg[0]_i_17_n_6
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.303     8.494 r  clk_div/counter[0]_i_16/O
                         net (fo=1, routed)           0.695     9.189    clk_div/counter[0]_i_16_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  clk_div/counter[0]_i_10/O
                         net (fo=1, routed)           1.158    10.471    clk_div/counter[0]_i_10_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.595 r  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           0.423    11.018    clk_div/counter[0]_i_4_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.142 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.685    11.828    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y97         FDRE                                         r  clk_div/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.512    14.935    clk_div/clk
    SLICE_X50Y97         FDRE                                         r  clk_div/counter_reg[23]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X50Y97         FDRE (Setup_fdre_C_R)       -0.524    14.651    clk_div/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -11.828    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.315ns (35.251%)  route 4.252ns (64.749%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y92         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    clk_div/counter_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  clk_div/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.906    clk_div/counter_reg[0]_i_35_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  clk_div/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.020    clk_div/counter_reg[0]_i_18_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  clk_div/counter_reg[0]_i_17/O[1]
                         net (fo=3, routed)           0.837     8.191    clk_div/counter_reg[0]_i_17_n_6
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.303     8.494 r  clk_div/counter[0]_i_16/O
                         net (fo=1, routed)           0.695     9.189    clk_div/counter[0]_i_16_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  clk_div/counter[0]_i_10/O
                         net (fo=1, routed)           1.158    10.471    clk_div/counter[0]_i_10_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.595 r  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           0.423    11.018    clk_div/counter[0]_i_4_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.142 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.659    11.801    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  clk_div/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.934    clk_div/clk
    SLICE_X50Y95         FDRE                                         r  clk_div/counter_reg[12]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y95         FDRE (Setup_fdre_C_R)       -0.524    14.650    clk_div/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 clk_div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.567ns  (logic 2.315ns (35.251%)  route 4.252ns (64.749%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.631     5.234    clk_div/clk
    SLICE_X50Y92         FDRE                                         r  clk_div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 r  clk_div/counter_reg[2]/Q
                         net (fo=2, routed)           0.481     6.232    clk_div/counter_reg[2]
    SLICE_X49Y92         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.906 r  clk_div/counter_reg[0]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.906    clk_div/counter_reg[0]_i_35_n_0
    SLICE_X49Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.020 r  clk_div/counter_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.020    clk_div/counter_reg[0]_i_18_n_0
    SLICE_X49Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.354 r  clk_div/counter_reg[0]_i_17/O[1]
                         net (fo=3, routed)           0.837     8.191    clk_div/counter_reg[0]_i_17_n_6
    SLICE_X48Y93         LUT6 (Prop_lut6_I1_O)        0.303     8.494 r  clk_div/counter[0]_i_16/O
                         net (fo=1, routed)           0.695     9.189    clk_div/counter[0]_i_16_n_0
    SLICE_X48Y93         LUT6 (Prop_lut6_I0_O)        0.124     9.313 r  clk_div/counter[0]_i_10/O
                         net (fo=1, routed)           1.158    10.471    clk_div/counter[0]_i_10_n_0
    SLICE_X48Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.595 r  clk_div/counter[0]_i_4/O
                         net (fo=2, routed)           0.423    11.018    clk_div/counter[0]_i_4_n_0
    SLICE_X51Y95         LUT2 (Prop_lut2_I0_O)        0.124    11.142 r  clk_div/counter[0]_i_1/O
                         net (fo=32, routed)          0.659    11.801    clk_div/counter[0]_i_1_n_0
    SLICE_X50Y95         FDRE                                         r  clk_div/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.511    14.934    clk_div/clk
    SLICE_X50Y95         FDRE                                         r  clk_div/counter_reg[13]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X50Y95         FDRE (Setup_fdre_C_R)       -0.524    14.650    clk_div/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                         -11.801    
  -------------------------------------------------------------------
                         slack                                  2.849    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.574     1.493    clk_div/clk
    SLICE_X13Y57         FDRE                                         r  clk_div/counter_f_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y57         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  clk_div/counter_f_reg[23]/Q
                         net (fo=2, routed)           0.119     1.753    clk_div/counter_f_reg[23]
    SLICE_X13Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  clk_div/counter_f_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    clk_div/counter_f_reg[20]_i_1_n_4
    SLICE_X13Y57         FDRE                                         r  clk_div/counter_f_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.845     2.010    clk_div/clk
    SLICE_X13Y57         FDRE                                         r  clk_div/counter_f_reg[23]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X13Y57         FDRE (Hold_fdre_C_D)         0.105     1.598    clk_div/counter_f_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.574     1.493    clk_div/clk
    SLICE_X13Y58         FDRE                                         r  clk_div/counter_f_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y58         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  clk_div/counter_f_reg[27]/Q
                         net (fo=2, routed)           0.119     1.753    clk_div/counter_f_reg[27]
    SLICE_X13Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  clk_div/counter_f_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    clk_div/counter_f_reg[24]_i_1_n_4
    SLICE_X13Y58         FDRE                                         r  clk_div/counter_f_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.845     2.010    clk_div/clk
    SLICE_X13Y58         FDRE                                         r  clk_div/counter_f_reg[27]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X13Y58         FDRE (Hold_fdre_C_D)         0.105     1.598    clk_div/counter_f_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.574     1.493    clk_div/clk
    SLICE_X13Y59         FDRE                                         r  clk_div/counter_f_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y59         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  clk_div/counter_f_reg[31]/Q
                         net (fo=2, routed)           0.119     1.753    clk_div/counter_f_reg[31]
    SLICE_X13Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  clk_div/counter_f_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    clk_div/counter_f_reg[28]_i_1_n_4
    SLICE_X13Y59         FDRE                                         r  clk_div/counter_f_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.845     2.010    clk_div/clk
    SLICE_X13Y59         FDRE                                         r  clk_div/counter_f_reg[31]/C
                         clock pessimism             -0.516     1.493    
    SLICE_X13Y59         FDRE (Hold_fdre_C_D)         0.105     1.598    clk_div/counter_f_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.575     1.494    clk_div/clk
    SLICE_X13Y54         FDRE                                         r  clk_div/counter_f_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y54         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  clk_div/counter_f_reg[11]/Q
                         net (fo=2, routed)           0.119     1.754    clk_div/counter_f_reg[11]
    SLICE_X13Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  clk_div/counter_f_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    clk_div/counter_f_reg[8]_i_1_n_4
    SLICE_X13Y54         FDRE                                         r  clk_div/counter_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.846     2.011    clk_div/clk
    SLICE_X13Y54         FDRE                                         r  clk_div/counter_f_reg[11]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.105     1.599    clk_div/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.575     1.494    clk_div/clk
    SLICE_X13Y55         FDRE                                         r  clk_div/counter_f_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y55         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  clk_div/counter_f_reg[15]/Q
                         net (fo=2, routed)           0.119     1.754    clk_div/counter_f_reg[15]
    SLICE_X13Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  clk_div/counter_f_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    clk_div/counter_f_reg[12]_i_1_n_4
    SLICE_X13Y55         FDRE                                         r  clk_div/counter_f_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.846     2.011    clk_div/clk
    SLICE_X13Y55         FDRE                                         r  clk_div/counter_f_reg[15]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)         0.105     1.599    clk_div/counter_f_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.575     1.494    clk_div/clk
    SLICE_X13Y56         FDRE                                         r  clk_div/counter_f_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y56         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  clk_div/counter_f_reg[19]/Q
                         net (fo=2, routed)           0.119     1.754    clk_div/counter_f_reg[19]
    SLICE_X13Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  clk_div/counter_f_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    clk_div/counter_f_reg[16]_i_1_n_4
    SLICE_X13Y56         FDRE                                         r  clk_div/counter_f_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.846     2.011    clk_div/clk
    SLICE_X13Y56         FDRE                                         r  clk_div/counter_f_reg[19]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X13Y56         FDRE (Hold_fdre_C_D)         0.105     1.599    clk_div/counter_f_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.576     1.495    clk_div/clk
    SLICE_X13Y52         FDRE                                         r  clk_div/counter_f_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  clk_div/counter_f_reg[3]/Q
                         net (fo=2, routed)           0.119     1.755    clk_div/counter_f_reg[3]
    SLICE_X13Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.863 r  clk_div/counter_f_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.863    clk_div/counter_f_reg[0]_i_2_n_4
    SLICE_X13Y52         FDRE                                         r  clk_div/counter_f_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.847     2.012    clk_div/clk
    SLICE_X13Y52         FDRE                                         r  clk_div/counter_f_reg[3]/C
                         clock pessimism             -0.516     1.495    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.105     1.600    clk_div/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/counter_f_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/counter_f_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.575     1.494    clk_div/clk
    SLICE_X13Y53         FDRE                                         r  clk_div/counter_f_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y53         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  clk_div/counter_f_reg[7]/Q
                         net (fo=2, routed)           0.119     1.754    clk_div/counter_f_reg[7]
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.862 r  clk_div/counter_f_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.862    clk_div/counter_f_reg[4]_i_1_n_4
    SLICE_X13Y53         FDRE                                         r  clk_div/counter_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.846     2.011    clk_div/clk
    SLICE_X13Y53         FDRE                                         r  clk_div/counter_f_reg[7]/C
                         clock pessimism             -0.516     1.494    
    SLICE_X13Y53         FDRE (Hold_fdre_C_D)         0.105     1.599    clk_div/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div/clk_N_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_N_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.565     1.484    clk_div/clk
    SLICE_X51Y95         FDRE                                         r  clk_div/clk_N_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  clk_div/clk_N_reg/Q
                         net (fo=2, routed)           0.168     1.794    clk_div/clk_N
    SLICE_X51Y95         LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  clk_div/clk_N_i_1/O
                         net (fo=1, routed)           0.000     1.839    clk_div/clk_N_i_1_n_0
    SLICE_X51Y95         FDRE                                         r  clk_div/clk_N_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.835     2.000    clk_div/clk
    SLICE_X51Y95         FDRE                                         r  clk_div/clk_N_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.091     1.575    clk_div/clk_N_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div/clk_F_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/clk_F_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.575     1.494    clk_div/clk
    SLICE_X14Y54         FDRE                                         r  clk_div/clk_F_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  clk_div/clk_F_reg/Q
                         net (fo=4, routed)           0.175     1.834    clk_div/CLK
    SLICE_X14Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  clk_div/clk_F_i_1/O
                         net (fo=1, routed)           0.000     1.879    clk_div/clk_F_i_1_n_0
    SLICE_X14Y54         FDRE                                         r  clk_div/clk_F_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.846     2.011    clk_div/clk
    SLICE_X14Y54         FDRE                                         r  clk_div/clk_F_reg/C
                         clock pessimism             -0.516     1.494    
    SLICE_X14Y54         FDRE (Hold_fdre_C_D)         0.120     1.614    clk_div/clk_F_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y54    clk_div/clk_F_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X51Y95    clk_div/clk_N_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y52    clk_div/counter_f_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y54    clk_div/counter_f_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y54    clk_div/counter_f_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55    clk_div/counter_f_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55    clk_div/counter_f_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55    clk_div/counter_f_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y55    clk_div/counter_f_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57    clk_div/counter_f_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57    clk_div/counter_f_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57    clk_div/counter_f_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y57    clk_div/counter_f_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    clk_div/counter_f_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    clk_div/counter_f_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    clk_div/counter_f_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y58    clk_div/counter_f_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    clk_div/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    clk_div/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52    clk_div/counter_f_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52    clk_div/counter_f_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52    clk_div/counter_f_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52    clk_div/counter_f_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y54    clk_div/clk_F_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clk_div/clk_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y95    clk_div/clk_N_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y52    clk_div/counter_f_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y54    clk_div/counter_f_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y54    clk_div/counter_f_reg[11]/C



