//
// File created by:  irun
// Do not modify this file

s1::(27Oct2024:20:21:47):( irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog0+FSDB_ALL -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog0 +rdcycle=1 +notimingcheck )
s2::(27Oct2024:21:09:36):( irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog1+FSDB_ALL -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck )
s3::(27Oct2024:21:28:03):( irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog1+FSDB_ALL -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck )
s4::(27Oct2024:22:01:12):( irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog1+FSDB_ALL -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck )
s5::(27Oct2024:22:01:42):( irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog1+FSDB_ALL -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck )
s6::(27Oct2024:22:01:51):( irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog1+FSDB_ALL -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck )
s7::(27Oct2024:22:03:45):( irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog1+FSDB_ALL -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck )
s8::(27Oct2024:22:04:08):( irun /home/WangYanTing/VLSI/hw1_act/P76131416/./sim/top_tb.sv +incdir+/home/WangYanTing/VLSI/hw1_act/P76131416/./src+/home/WangYanTing/VLSI/hw1_act/P76131416/./src/AXI+/home/WangYanTing/VLSI/hw1_act/P76131416/./include+/home/WangYanTing/VLSI/hw1_act/P76131416/./sim +define+prog1+FSDB_ALL -define CYCLE=1.4 -define MAX=100000 +access+r +nc64bit +prog_path=/home/WangYanTing/VLSI/hw1_act/P76131416/./sim/prog1 +rdcycle=1 +notimingcheck )
