INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Wed Jul 24 13:16:22 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : image_resize
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 start_0/startBuff/oehb1/validArray_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb3/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.058ns  (logic 0.524ns (17.137%)  route 2.534ns (82.863%))
  Logic Levels:           7  (LUT3=2 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.153ns = ( 5.153 - 4.000 ) 
    Source Clock Delay      (SCD):    1.284ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=608, unset)          1.284     1.284    start_0/startBuff/oehb1/clk
    SLICE_X13Y107        FDCE                                         r  start_0/startBuff/oehb1/validArray_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDCE (Prop_fdce_C_Q)         0.223     1.507 f  start_0/startBuff/oehb1/validArray_reg[0]/Q
                         net (fo=8, routed)           0.594     2.101    oehb8/start_0_validArray_0
    SLICE_X15Y106        LUT6 (Prop_lut6_I1_O)        0.043     2.144 f  oehb8/full_reg_i_2__8/O
                         net (fo=11, routed)          0.347     2.491    control_merge4/oehb1/full_reg_reg_3
    SLICE_X13Y105        LUT6 (Prop_lut6_I0_O)        0.043     2.534 f  control_merge4/oehb1/reg_value_i_6/O
                         net (fo=2, routed)           0.104     2.638    control_merge5/oehb1/index
    SLICE_X13Y105        LUT3 (Prop_lut3_I2_O)        0.043     2.681 f  control_merge5/oehb1/reg_value_i_4__0/O
                         net (fo=13, routed)          0.432     3.113    control_merge5/fork_C1/generateBlocks[1].regblock/validArray_reg[0]
    SLICE_X15Y107        LUT6 (Prop_lut6_I2_O)        0.043     3.156 f  control_merge5/fork_C1/generateBlocks[1].regblock/validArray[0]_i_3/O
                         net (fo=3, routed)           0.241     3.396    fork10/generateBlocks[2].regblock/reg_value_reg_3
    SLICE_X17Y106        LUT6 (Prop_lut6_I2_O)        0.043     3.439 f  fork10/generateBlocks[2].regblock/reg_value_i_3__0/O
                         net (fo=2, routed)           0.423     3.863    fork10/generateBlocks[1].regblock/reg_value_reg_4
    SLICE_X17Y104        LUT6 (Prop_lut6_I2_O)        0.043     3.906 r  fork10/generateBlocks[1].regblock/readyArray[0]_i_4/O
                         net (fo=7, routed)           0.191     4.096    fork10/generateBlocks[1].regblock/validArray_reg[0]
    SLICE_X17Y103        LUT3 (Prop_lut3_I0_O)        0.043     4.139 r  fork10/generateBlocks[1].regblock/data_reg[6]_i_1/O
                         net (fo=7, routed)           0.202     4.342    oehb3/E[0]
    SLICE_X18Y102        FDCE                                         r  oehb3/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=608, unset)          1.153     5.153    oehb3/clk
    SLICE_X18Y102        FDCE                                         r  oehb3/data_reg_reg[1]/C
                         clock pessimism              0.085     5.238    
                         clock uncertainty           -0.035     5.203    
    SLICE_X18Y102        FDCE (Setup_fdce_C_CE)      -0.178     5.025    oehb3/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          5.025    
                         arrival time                          -4.342    
  -------------------------------------------------------------------
                         slack                                  0.683    




