$date
	Mon Nov 11 20:43:24 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module bus_arbiter_tb $end
$var wire 1 ! m3_grnt_n $end
$var wire 1 " m2_grnt_n $end
$var wire 1 # m1_grnt_n $end
$var wire 1 $ m0_grnt_n $end
$var reg 1 % clk $end
$var reg 1 & m0_req_n $end
$var reg 1 ' m1_req_n $end
$var reg 1 ( m2_req_n $end
$var reg 1 ) m3_req_n $end
$var reg 1 * reset $end
$scope module bus_arbiter_01 $end
$var wire 1 % clk $end
$var wire 1 & m0_req_n $end
$var wire 1 ' m1_req_n $end
$var wire 1 ( m2_req_n $end
$var wire 1 ) m3_req_n $end
$var wire 1 * reset $end
$var reg 1 $ m0_grnt_n $end
$var reg 1 # m1_grnt_n $end
$var reg 1 " m2_grnt_n $end
$var reg 1 ! m3_grnt_n $end
$var reg 2 + owner [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
1*
1)
1(
1'
1&
0%
x$
x#
x"
x!
$end
#100
1%
#110
1!
1"
1#
0$
b0 +
#200
0%
#300
1%
#400
0%
#500
1%
0*
#600
0%
#700
1%
#800
0%
#900
1%
#1000
0%
0)
#1100
1%
#1110
0!
1$
b11 +
#1200
0%
#1300
1%
#1400
0%
#1500
1%
1*
#1510
0$
1!
b0 +
#1600
0%
#1700
1%
#1800
0%
#1900
1%
#2000
0%
1)
#2100
1%
#2200
0%
#2300
1%
#2400
0%
#2500
1%
0*
#2600
0%
#2700
1%
#2800
0%
#2900
1%
#3000
0%
#3100
1%
#3200
0%
#3300
1%
#3400
0%
#3500
1%
0&
#3600
0%
#3700
1%
#3800
0%
#3900
1%
#4000
0%
0'
#4100
1%
#4200
0%
#4300
1%
#4400
0%
#4500
1%
1&
#4510
0#
1$
b1 +
#4600
0%
#4700
1%
#4800
0%
0)
#4900
1%
#5000
0%
#5100
1%
0(
#5200
0%
#5300
1%
#5400
0%
1'
#5500
1%
#5510
0"
1#
b10 +
#5600
0%
#5700
1%
#5800
0%
#5900
1%
1(
#5910
0!
1"
b11 +
#6000
0%
#6100
1%
#6200
0%
#6300
1%
#6400
0%
1)
#6500
1%
#6600
0%
#6700
1%
#6800
0%
#6900
1%
#7000
0%
#7100
1%
#7200
0%
#7300
1%
#7400
0%
